
---------- Begin Simulation Statistics ----------
final_tick                               171796705000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 386982                       # Simulator instruction rate (inst/s)
host_mem_usage                                 660124                       # Number of bytes of host memory used
host_op_rate                                   387742                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   258.41                       # Real time elapsed on the host
host_tick_rate                              664821719                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196375                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.171797                       # Number of seconds simulated
sim_ticks                                171796705000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196375                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.717967                       # CPI: cycles per instruction
system.cpu.discardedOps                        191317                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        38788339                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.582083                       # IPC: instructions per cycle
system.cpu.numCycles                        171796705                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526221     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20720      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42691041     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958375     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196375                       # Class of committed instruction
system.cpu.tickCycles                       133008366                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    84                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       238490                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        479125                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          264                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           25                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       909559                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        47264                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1819424                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          47289                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                 4486589                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735744                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80989                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104678                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102572                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.899937                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65391                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             702                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              413                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          166                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     51152590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51152590                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51153257                       # number of overall hits
system.cpu.dcache.overall_hits::total        51153257                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       925006                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         925006                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       932760                       # number of overall misses
system.cpu.dcache.overall_misses::total        932760                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  52581211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  52581211000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  52581211000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  52581211000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52077596                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52077596                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52086017                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52086017                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017908                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017908                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 56844.183713                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 56844.183713                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 56371.640079                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 56371.640079                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       856175                       # number of writebacks
system.cpu.dcache.writebacks::total            856175                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        17530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        17530                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        17530                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        17530                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       907476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       907476                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       909469                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       909469                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  48778260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  48778260000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  49053016000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  49053016000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.017425                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017425                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.017461                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017461                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 53751.570289                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53751.570289                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 53935.885665                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53935.885665                       # average overall mshr miss latency
system.cpu.dcache.replacements                 909340                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40605483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40605483                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       522886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        522886                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  22965037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  22965037000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41128369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41128369                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.012714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.012714                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 43919.777925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43919.777925                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2316                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       520570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       520570                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  21723878000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  21723878000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.012657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.012657                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 41730.944926                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 41730.944926                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10547107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10547107                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       402120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       402120                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  29616174000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  29616174000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949227                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.036726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.036726                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73650.089526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73650.089526                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        15214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        15214                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       386906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       386906                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  27054382000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  27054382000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.035336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.035336                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 69924.948179                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 69924.948179                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          667                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           667                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7754                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7754                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8421                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.920793                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.920793                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         1993                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         1993                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    274756000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    274756000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.236670                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.236670                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 137860.511791                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 137860.511791                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           127.309223                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52062801                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            909468                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             57.245336                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            255000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   127.309223                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.994603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.994603                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          128                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           53                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           69                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            6                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         209253840                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        209253840                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            42689689                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43479377                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026513                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst      7055908                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          7055908                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      7055908                       # number of overall hits
system.cpu.icache.overall_hits::total         7055908                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          396                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            396                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          396                       # number of overall misses
system.cpu.icache.overall_misses::total           396                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     38882000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     38882000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     38882000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     38882000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      7056304                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      7056304                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      7056304                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      7056304                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000056                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000056                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000056                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000056                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 98186.868687                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 98186.868687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 98186.868687                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 98186.868687                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          219                       # number of writebacks
system.cpu.icache.writebacks::total               219                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          396                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          396                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          396                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     38090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     38090000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     38090000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     38090000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000056                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000056                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 96186.868687                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 96186.868687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 96186.868687                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 96186.868687                       # average overall mshr miss latency
system.cpu.icache.replacements                    219                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      7055908                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         7055908                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          396                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           396                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     38882000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     38882000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      7056304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      7056304                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000056                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 98186.868687                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 98186.868687                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          396                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     38090000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     38090000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 96186.868687                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 96186.868687                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           163.339418                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             7056304                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               396                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          17818.949495                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            123000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   163.339418                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.638045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.638045                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          177                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          177                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.691406                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           7056700                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          7056700                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 171796705000                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  100196375                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  106                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               669038                       # number of demand (read+write) hits
system.l2.demand_hits::total                   669144                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 106                       # number of overall hits
system.l2.overall_hits::.cpu.data              669038                       # number of overall hits
system.l2.overall_hits::total                  669144                       # number of overall hits
system.l2.demand_misses::.cpu.inst                290                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             240431                       # number of demand (read+write) misses
system.l2.demand_misses::total                 240721                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               290                       # number of overall misses
system.l2.overall_misses::.cpu.data            240431                       # number of overall misses
system.l2.overall_misses::total                240721                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     34236000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  31758793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      31793029000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     34236000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  31758793000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     31793029000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              396                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           909469                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               909865                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             396                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          909469                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              909865                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.732323                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.264364                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.264568                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.732323                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.264364                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.264568                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 118055.172414                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 132091.090583                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 132074.181314                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 118055.172414                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 132091.090583                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 132074.181314                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              202275                       # number of writebacks
system.l2.writebacks::total                    202275                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               5                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   5                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              5                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  5                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           290                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        240426                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            240716                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          290                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       240426                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           240716                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     28436000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  26949720000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  26978156000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     28436000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  26949720000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  26978156000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.732323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.264359                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.264562                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.732323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.264359                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.264562                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 98055.172414                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 112091.537521                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 112074.627362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 98055.172414                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 112091.537521                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 112074.627362                       # average overall mshr miss latency
system.l2.replacements                         284135                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       856175                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           856175                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       856175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       856175                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          204                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              204                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          204                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          204                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         1563                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          1563                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data            233719                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                233719                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          153187                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              153187                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  20906893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   20906893000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        386906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            386906                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.395928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.395928                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 136479.551137                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 136479.551137                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       153187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         153187                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  17843173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  17843173000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.395928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.395928                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 116479.681696                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 116479.681696                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                106                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          290                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              290                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     34236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     34236000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            396                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.732323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.732323                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 118055.172414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 118055.172414                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          290                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     28436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     28436000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.732323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.732323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 98055.172414                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 98055.172414                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        435319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            435319                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        87244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           87244                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  10851900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  10851900000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       522563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        522563                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.166954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.166954                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 124385.631104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 124385.631104                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            5                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        87239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        87239                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   9106547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   9106547000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.166944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.166944                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 104386.191955                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 104386.191955                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2022.861734                       # Cycle average of tags in use
system.l2.tags.total_refs                     1817591                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    286183                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      6.351149                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    102000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      55.688837                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         6.712493                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1960.460403                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.027192                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003278                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.957256                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.987725                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           40                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          193                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1105                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          703                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2105343                       # Number of tag accesses
system.l2.tags.data_accesses                  2105343                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    807481.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1160.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    942242.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.004543753500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        42903                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        42903                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1378528                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             765565                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      240716                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     202275                       # Number of write requests accepted
system.mem_ctrls.readBursts                    962864                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   809100                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                  19462                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  1619                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       4.15                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.55                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                962864                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::8                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               809100                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::8                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  204867                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  206886                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  208288                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  214362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                   31412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                   28846                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                   27412                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                   21317                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  23210                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  24134                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  28145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  33043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  39158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  42800                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  41837                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  44233                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  45033                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  44960                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  44674                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  44885                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  45872                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  45751                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  46543                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  46070                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  44426                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  44135                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  40585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  33562                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                     65                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                     60                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                     52                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples        42903                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      21.988719                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     44.288304                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127         42839     99.85%     99.85% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255           25      0.06%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           13      0.03%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            1      0.00%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            3      0.01%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279            1      0.00%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407            1      0.00%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           15      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2431            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3456-3583            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         42903                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        42903                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      18.820549                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     18.636767                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      2.688935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            15955     37.19%     37.19% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             1314      3.06%     40.25% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1625      3.79%     44.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             1707      3.98%     48.02% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20            16181     37.72%     85.73% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              803      1.87%     87.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              474      1.10%     88.71% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23              460      1.07%     89.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24             3895      9.08%     98.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25              171      0.40%     99.26% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26               33      0.08%     99.34% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27               39      0.09%     99.43% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::28              212      0.49%     99.92% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                9      0.02%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::30                3      0.01%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::31                4      0.01%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::32               14      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::33                1      0.00%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::36                3      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         42903                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                 1245568                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                61623296                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             51782400                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    358.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    301.42                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  171796660000                       # Total gap between requests
system.mem_ctrls.avgGap                     387810.72                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        74240                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     60303488                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     51677312                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 432138.672275466553                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 351016557.622569084167                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 300805024.170865237713                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         1160                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       961704                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       809100                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     44549750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  51012728000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4093200658250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     38404.96                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     53044.11                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   5058955.21                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        74240                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     61548800                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      61623040                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        74240                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     51782400                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     51782400                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          290                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       240425                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         240715                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       202275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        202275                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       432139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    358265311                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        358697450                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       432139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       432139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    301416724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       301416724                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    301416724                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       432139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    358265311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       660114174                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               943402                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              807458                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        58340                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        59526                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        52893                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        53959                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        61311                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        55392                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        66847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        65045                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        65207                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        57668                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        75595                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        50603                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        54296                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        62956                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        53910                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        49854                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        49925                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        50404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        44089                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        44725                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        52992                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        46993                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        58653                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        56532                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        57846                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        50316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        68074                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        41592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        45460                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        54078                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        44937                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        40842                       # Per bank write bursts
system.mem_ctrls.dram.totQLat             33368490250                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            4717010000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        51057277750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                35370.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           54120.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              769852                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             636781                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            81.60                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           78.86                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples       344222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   325.525364                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   283.488890                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   212.408159                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        11487      3.34%      3.34% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        13556      3.94%      7.28% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383       264234     76.76%     84.04% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2008      0.58%     84.62% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639        24219      7.04%     91.66% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          608      0.18%     91.83% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4108      1.19%     93.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         2134      0.62%     93.65% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        21868      6.35%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total       344222                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              60377728                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           51677312                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              351.448696                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              300.805024                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.10                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                2.75                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               2.35                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               80.34                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy      1239261240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       658675380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     3379454820                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy    2110513860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 13561416960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  35251368420                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  36284571840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   92485262520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   538.341306                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  93950225750                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   5736640000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  72109839250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy      1218519540                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       647647110                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     3356435460                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy    2104416900                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 13561416960.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  36060745620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  35602991040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   92552172630                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   538.730779                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  92169343250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   5736640000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  73890721750                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              87529                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       202275                       # Transaction distribution
system.membus.trans_dist::CleanEvict            36134                       # Transaction distribution
system.membus.trans_dist::ReadExReq            153187                       # Transaction distribution
system.membus.trans_dist::ReadExResp           153186                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         87529                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       719840                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 719840                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port    113405440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total               113405440                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            240716                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  240716    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              240716                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy          3715525000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4208752750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              2.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            522959                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1058450                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          219                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          135025                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           386906                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          386905                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           396                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       522563                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1011                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2728277                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2729288                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       157440                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    452004608                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              452162048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          284135                       # Total snoops (count)
system.tol2bus.snoopTraffic                  51782400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1194000                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.039848                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.195708                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1146447     96.02%     96.02% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  47528      3.98%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     25      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1194000                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 171796705000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         8670576000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           3564000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        8185216995                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.8                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
