###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       145486   # Number of WRITE/WRITEP commands
num_reads_done                 =      1426113   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1144251   # Number of read row buffer hits
num_read_cmds                  =      1426109   # Number of READ/READP commands
num_writes_done                =       145490   # Number of read requests issued
num_write_row_hits             =        96023   # Number of write row buffer hits
num_act_cmds                   =       333323   # Number of ACT commands
num_pre_cmds                   =       333293   # Number of PRE commands
num_ondemand_pres              =       308116   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9543110   # Cyles of rank active rank.0
rank_active_cycles.1           =      9346537   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       456890   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       653463   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1477253   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        37662   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9978   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7543   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         6054   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3757   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3552   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         2132   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1383   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1366   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20923   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =           10   # Write cmd latency (cycles)
write_latency[20-39]           =           33   # Write cmd latency (cycles)
write_latency[40-59]           =           49   # Write cmd latency (cycles)
write_latency[60-79]           =          125   # Write cmd latency (cycles)
write_latency[80-99]           =          217   # Write cmd latency (cycles)
write_latency[100-119]         =          372   # Write cmd latency (cycles)
write_latency[120-139]         =          511   # Write cmd latency (cycles)
write_latency[140-159]         =          657   # Write cmd latency (cycles)
write_latency[160-179]         =         1031   # Write cmd latency (cycles)
write_latency[180-199]         =         1330   # Write cmd latency (cycles)
write_latency[200-]            =       141151   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            4   # Read request latency (cycles)
read_latency[20-39]            =       372359   # Read request latency (cycles)
read_latency[40-59]            =       147024   # Read request latency (cycles)
read_latency[60-79]            =       152311   # Read request latency (cycles)
read_latency[80-99]            =        92133   # Read request latency (cycles)
read_latency[100-119]          =        75252   # Read request latency (cycles)
read_latency[120-139]          =        66298   # Read request latency (cycles)
read_latency[140-159]          =        52205   # Read request latency (cycles)
read_latency[160-179]          =        44306   # Read request latency (cycles)
read_latency[180-199]          =        37769   # Read request latency (cycles)
read_latency[200-]             =       386452   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  7.26266e+08   # Write energy
read_energy                    =  5.75007e+09   # Read energy
act_energy                     =  9.11972e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  2.19307e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.13662e+08   # Precharge standby energy rank.1
act_stb_energy.0               =   5.9549e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.83224e+09   # Active standby energy rank.1
average_read_latency           =      200.585   # Average read request latency (cycles)
average_interarrival           =      6.36283   # Average request interarrival latency (cycles)
total_energy                   =  2.04131e+10   # Total energy (pJ)
average_power                  =      2041.31   # Average power (mW)
average_bandwidth              =       13.411   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =       162307   # Number of WRITE/WRITEP commands
num_reads_done                 =      1583559   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =      1279547   # Number of read row buffer hits
num_read_cmds                  =      1583554   # Number of READ/READP commands
num_writes_done                =       162332   # Number of read requests issued
num_write_row_hits             =       108639   # Number of write row buffer hits
num_act_cmds                   =       360696   # Number of ACT commands
num_pre_cmds                   =       360667   # Number of PRE commands
num_ondemand_pres              =       334402   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      9457667   # Cyles of rank active rank.0
rank_active_cycles.1           =      9420776   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =       542333   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =       579224   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =      1655726   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =        36166   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =         9361   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =         7218   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =         5659   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =         3548   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =         3295   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =         1923   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =         1250   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =         1237   # Request interarrival latency (cycles)
interarrival_latency[100-]     =        20524   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            4   # Write cmd latency (cycles)
write_latency[20-39]           =           31   # Write cmd latency (cycles)
write_latency[40-59]           =           44   # Write cmd latency (cycles)
write_latency[60-79]           =           95   # Write cmd latency (cycles)
write_latency[80-99]           =          163   # Write cmd latency (cycles)
write_latency[100-119]         =          252   # Write cmd latency (cycles)
write_latency[120-139]         =          412   # Write cmd latency (cycles)
write_latency[140-159]         =          525   # Write cmd latency (cycles)
write_latency[160-179]         =          769   # Write cmd latency (cycles)
write_latency[180-199]         =         1037   # Write cmd latency (cycles)
write_latency[200-]            =       158975   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            6   # Read request latency (cycles)
read_latency[20-39]            =       342572   # Read request latency (cycles)
read_latency[40-59]            =       145408   # Read request latency (cycles)
read_latency[60-79]            =       144149   # Read request latency (cycles)
read_latency[80-99]            =        94427   # Read request latency (cycles)
read_latency[100-119]          =        78400   # Read request latency (cycles)
read_latency[120-139]          =        70272   # Read request latency (cycles)
read_latency[140-159]          =        57830   # Read request latency (cycles)
read_latency[160-179]          =        50468   # Read request latency (cycles)
read_latency[180-199]          =        43794   # Read request latency (cycles)
read_latency[200-]             =       556233   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =  8.10237e+08   # Write energy
read_energy                    =  6.38489e+09   # Read energy
act_energy                     =  9.86864e+08   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =   2.6032e+08   # Precharge standby energy rank.0
pre_stb_energy.1               =  2.78028e+08   # Precharge standby energy rank.1
act_stb_energy.0               =  5.90158e+09   # Active standby energy rank.0
act_stb_energy.1               =  5.87856e+09   # Active standby energy rank.1
average_read_latency           =      258.045   # Average read request latency (cycles)
average_interarrival           =      5.72759   # Average request interarrival latency (cycles)
total_energy                   =  2.12051e+10   # Total energy (pJ)
average_power                  =      2120.51   # Average power (mW)
average_bandwidth              =      14.8983   # Average bandwidth
