--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 30 -s 2
-n 3 -fastpaths -xml Pico_Toplevel.twx Pico_Toplevel.ncd -o Pico_Toplevel.twr
Pico_Toplevel.pcf

Design file:              Pico_Toplevel.ncd
Physical constraint file: Pico_Toplevel.pcf
Device,package,speed:     xc7k325t,ffg900,C,-2 (PRODUCTION 1.09 2013-03-26)
Report level:             verbose report, limited to 30 items per endpoint, 3 endpoints per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.538ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_SYSCLK = PERIOD TIMEGRP "SYSCLK" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y5.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y7.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y6.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y4.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y1.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y3.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.462ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.538ns (650.195MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/GTREFCLK0
  Location pin: GTXE2_CHANNEL_X0Y2.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTSOUTHREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y0.GTSOUTHREFCLK1
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------
Slack: 8.507ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.493ns (669.792MHz) (Tgtxper_GTREFCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/GTREFCLK0
  Location pin: GTXE2_COMMON_X0Y1.GTREFCLK0
  Clock network: PicoFramework/sys_clk_c
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 
50% PRIORITY 2;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2975 paths analyzed, 2725 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.714ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12 (SLICE_X144Y155.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y201.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X144Y155.SR    net (fanout=153)      4.180   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X144Y155.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_addr<68>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_12
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.563ns logic, 4.180ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1 (SLICE_X144Y155.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y201.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X144Y155.SR    net (fanout=153)      4.180   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X144Y155.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_addr<68>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.563ns logic, 4.180ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6 (SLICE_X144Y155.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.222ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6 (FF)
  Requirement:          8.000ns
  Data Path Delay:      4.743ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X130Y201.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/dclk_rst_reg2
    SLICE_X144Y155.SR    net (fanout=153)      4.180   PicoFramework/core/gt_top_i/pipe_wrapper_i/rst_dclk_reset
    SLICE_X144Y155.CLK   Tsrck                 0.304   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_addr<68>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/addr_reg_6
    -------------------------------------------------  ---------------------------
    Total                                      4.743ns (0.563ns logic, 4.180ns route)
                                                       (11.9% logic, 88.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1 (SLICE_X142Y156.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.096ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.096ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y156.BQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_1
    SLICE_X142Y156.C6    net (fanout=1)        0.055   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2<1>
    SLICE_X142Y156.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<114>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT91
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_1
    -------------------------------------------------  ---------------------------
    Total                                      0.096ns (0.041ns logic, 0.055ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15 (SLICE_X142Y174.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.123ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y174.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2<15>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2_15
    SLICE_X142Y174.D5    net (fanout=1)        0.082   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/do_reg2<15>
    SLICE_X142Y174.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/qdrp_di<31>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/Mmux_index[2]_GND_48_o_wide_mux_28_OUT71
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_drp_i/di_15
    -------------------------------------------------  ---------------------------
    Total                                      0.123ns (0.041ns logic, 0.082ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0 (SLICE_X142Y156.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.124ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_0 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Destination Clock:    PicoFramework/PIPE_DCLK_IN rising at 8.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_0 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y156.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2_0
    SLICE_X142Y156.B5    net (fanout=1)        0.083   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/do_reg2<0>
    SLICE_X142Y156.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/drp_mux_di<114>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/Mmux_index[3]_GND_45_o_wide_mux_79_OUT11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/di_reg_0
    -------------------------------------------------  ---------------------------
    Total                                      0.124ns (0.041ns logic, 0.083ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_125 = PERIOD TIMEGRP "CLK_125" TS_SYSCLK * 1.25 HIGH 50% PRIORITY 2;
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y5.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y7.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y6.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y0.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.pipe_common.qpll_wrapper_i/gtx_common.gtxe2_common_i/DRPCLK
  Location pin: GTXE2_COMMON_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y4.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y1.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y3.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 2.286ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 5.714ns (175.009MHz) (Tgtxper_DRPCLK)
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/DRPCLK
  Location pin: GTXE2_CHANNEL_X0Y2.DRPCLK
  Clock network: PicoFramework/PIPE_DCLK_IN
--------------------------------------------------------------------------------
Slack: 4.000ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y5.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 4.970ns (period - min period limit)
  Period: 8.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 
50% PRIORITY 1;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 9761 paths analyzed, 3553 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.154ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.647ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO3 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI3 net (fanout=7)        2.442   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><3>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.647ns (1.205ns logic, 2.442ns route)
                                                                (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y1.RXCHBONDI4), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.181ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.620ns (Levels of Logic = 0)
  Clock Path Skew:      -0.134ns (1.329 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO4 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y1.RXCHBONDI4 net (fanout=7)        2.415   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><4>
    GTXE2_CHANNEL_X0Y1.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.620ns (1.205ns logic, 2.415ns route)
                                                                (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (GTXE2_CHANNEL_X0Y2.RXCHBONDI0), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i (HSIO)
  Requirement:          4.000ns
  Data Path Delay:      3.454ns (Levels of Logic = 0)
  Clock Path Skew:      -0.130ns (1.333 - 1.463)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    Location                      Delay type         Delay(ns)  Physical Resource
                                                                Logical Resource(s)
    ----------------------------------------------------------  -------------------
    GTXE2_CHANNEL_X0Y7.RXCHBONDO0 Tgtxcko_CHBONDO       0.902   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    GTXE2_CHANNEL_X0Y2.RXCHBONDI0 net (fanout=7)        2.249   PicoFramework/core/gt_top_i/pipe_wrapper_i/gt_rxchbondo<1><0>
    GTXE2_CHANNEL_X0Y2.RXUSRCLK2  Tgtxcck_CHBONDI       0.303   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
                                                                PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i
    ----------------------------------------------------------  ---------------------------
    Total                                               3.454ns (1.205ns logic, 2.249ns route)
                                                                (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.PIPERX2VALID), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.025ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_valid_q (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.060ns (Levels of Logic = 0)
  Clock Path Skew:      0.035ns (0.367 - 0.332)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_valid_q to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X133Y166.AMUX    Tshcko                0.129   PicoFramework/core/pcie_top_i/pipe_rx5_valid
                                                         PicoFramework/core/pcie_top_i/pcie_pipe_pipeline_i/pipe_4_lane.pipe_lane_2_i/pipe_rx_valid_q
    PCIE_X0Y0.PIPERX2VALID net (fanout=1)        0.426   PicoFramework/core/pcie_top_i/pipe_rx2_valid
    PCIE_X0Y0.PIPECLK      Tpcickc_MGT2(-Th)     0.495   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.060ns (-0.366ns logic, 0.426ns route)
                                                         (-610.0% logic, 710.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2 (SLICE_X142Y192.CX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.791 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y200.CQ    Tcko                  0.118   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_2
    SLICE_X142Y192.CX    net (fanout=1)        0.176   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1<2>
    SLICE_X142Y192.CLK   Tckdi       (-Th)     0.040   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_2
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.078ns logic, 0.176ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3 (SLICE_X142Y192.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.041ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.254ns (Levels of Logic = 0)
  Clock Path Skew:      0.213ns (0.791 - 0.578)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y200.DQ    Tcko                  0.118   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3
    SLICE_X142Y192.DX    net (fanout=1)        0.176   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1<3>
    SLICE_X142Y192.CLK   Tckdi       (-Th)     0.040   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg2_3
    -------------------------------------------------  ---------------------------
    Total                                      0.254ns (0.078ns logic, 0.176ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_250 = PERIOD TIMEGRP "CLK_250" TS_SYSCLK * 2.5 HIGH 50% PRIORITY 1;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_PIPECLK(Fpipeclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Location pin: PCIE_X0Y0.PIPECLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y5.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y5.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y5.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y7.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y6.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[7].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y0.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y4.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y1.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK2(Trx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.RXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK(Ttx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_TXUSRCLK2(Ttx2))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[4].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXUSRCLK2
  Location pin: GTXE2_CHANNEL_X0Y3.TXUSRCLK2
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------
Slack: 0.970ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 3.030ns (330.033MHz) (Tgtxper_RXUSRCLK(Trx))
  Physical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Logical resource: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[5].gt_wrapper_i/gtx_channel.gtxe2_channel_i/RXUSRCLK
  Location pin: GTXE2_CHANNEL_X0Y2.RXUSRCLK
  Clock network: PicoFramework/PIPE_OOBCLK_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 832 paths analyzed, 768 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI14), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_14 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.030ns (0.647 - 0.617)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_14 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X119Y157.CQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<15>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_14
    RAMB36_X4Y31.DIBDI14    net (fanout=1)        1.192   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<14>
    RAMB36_X4Y31.CLKBWRCLKL Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.958ns (0.766ns logic, 1.192ns route)
                                                          (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y33.DIBDI23), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.015ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_59 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.958ns (Levels of Logic = 0)
  Clock Path Skew:      0.032ns (0.641 - 0.609)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_59 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X120Y166.DQ       Tcko                  0.259   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<59>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_59
    RAMB36_X4Y33.DIBDI23    net (fanout=1)        1.156   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<59>
    RAMB36_X4Y33.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.958ns (0.802ns logic, 1.156ns route)
                                                          (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y34.DIBDI27), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_27 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          2.000ns
  Data Path Delay:      1.961ns (Levels of Logic = 0)
  Clock Path Skew:      0.036ns (0.636 - 0.600)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.059ns

  Clock Uncertainty:          0.059ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.095ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_27 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X121Y173.DQ       Tcko                  0.223   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<27>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q_27
    RAMB36_X4Y34.DIBDI27    net (fanout=1)        1.195   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/wr_lat_2.wdata_q<27>
    RAMB36_X4Y34.CLKBWRCLKU Trdck_DIB             0.543   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         1.961ns (0.766ns logic, 1.195ns route)
                                                          (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y30.DIBDI23), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.123ns (Levels of Logic = 0)
  Clock Path Skew:      0.123ns (0.695 - 0.572)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X118Y151.DMUX     Tshcko                0.257   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<39>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_59
    RAMB36_X4Y30.DIBDI23    net (fanout=1)        0.393   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<59>
    RAMB36_X4Y30.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.123ns (-0.270ns logic, 0.393ns route)
                                                          (-219.5% logic, 319.5% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAMB36_X4Y31.DIBDI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.002ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_7 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.124ns (Levels of Logic = 0)
  Clock Path Skew:      0.122ns (0.694 - 0.572)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_7 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X120Y155.DMUX     Tshcko                0.257   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<3>
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q_7
    RAMB36_X4Y31.DIBDI7     net (fanout=1)        0.394   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<7>
    RAMB36_X4Y31.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
                                                          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl
    ----------------------------------------------------  ---------------------------
    Total                                         0.124ns (-0.270ns logic, 0.394ns route)
                                                          (-217.7% logic, 317.7% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (PCIE_X0Y0.MIMRXRDATA31), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.012ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_31 (FF)
  Destination:          PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i (CPU)
  Requirement:          0.000ns
  Data Path Delay:      0.055ns (Levels of Logic = 0)
  Clock Path Skew:      0.043ns (0.365 - 0.322)
  Source Clock:         PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Destination Clock:    PicoFramework/PIPE_USERCLK1_IN rising at 2.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_31 to PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    Location               Delay type         Delay(ns)  Physical Resource
                                                         Logical Resource(s)
    ---------------------------------------------------  -------------------
    SLICE_X123Y172.DQ      Tcko                  0.100   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/rdata_lat_3.rdata_q_31
    PCIE_X0Y0.MIMRXRDATA31 net (fanout=1)        0.429   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
    PCIE_X0Y0.USERCLK      Tpcickd_RXRAM(-Th)     0.474   PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
                                                         PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i
    ---------------------------------------------------  ---------------------------
    Total                                        0.055ns (-0.374ns logic, 0.429ns route)
                                                         (-680.0% logic, 780.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK = PERIOD TIMEGRP "CLK_USERCLK" TS_SYSCLK * 5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 2.000ns (500.000MHz) (Tpciper_USERCLK(Fuserclk))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Location pin: PCIE_X0Y0.USERCLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y31.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y31.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y31.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y31.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y30.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y30.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y30.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y30.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y34.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y34.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y34.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[0].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y34.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKL
  Location pin: RAMB36_X4Y33.CLKARDCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKA)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKARDCLKU
  Location pin: RAMB36_X4Y33.CLKARDCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLKB)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKL
  Location pin: RAMB36_X4Y33.CLKBWRCLKL
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.161ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.839ns (543.774MHz) (Trper_CLK_WF_NC(FMAX_BRAM_WF_NC))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/brams[1].ram/use_sdp.ramb36sdp/bram36_dp_bl.bram36_tdp_bl/CLKBWRCLKU
  Location pin: RAMB36_X4Y33.CLKBWRCLKU
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 0.591ns (period - min period limit)
  Period: 2.000ns
  Min period limit: 1.409ns (709.723MHz) (Tbcper_I(Fmax))
  Physical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Logical resource: PicoFramework/ext_clk.pipe_clock_i/userclk1_i1.usrclk1_i1/I0
  Location pin: BUFGCTRL_X0Y3.I0
  Clock network: PicoFramework/ext_clk.pipe_clock_i/userclk1
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.raddr_q<9>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_rx/raddr_lat_2.ren_q/CK
  Location pin: SLICE_X116Y171.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_4/CK
  Location pin: SLICE_X119Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_5/CK
  Location pin: SLICE_X119Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_6/CK
  Location pin: SLICE_X119Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.wdata_q<67>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_7/CK
  Location pin: SLICE_X119Y152.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_4/CK
  Location pin: SLICE_X119Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_5/CK
  Location pin: SLICE_X119Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_6/CK
  Location pin: SLICE_X119Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/wr_lat_2.waddr_q<3>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/raddr_lat_2.raddr_q_7/CK
  Location pin: SLICE_X119Y153.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_64/CK
  Location pin: SLICE_X119Y154.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_65/CK
  Location pin: SLICE_X119Y154.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------
Slack: 1.200ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.000ns
  Low pulse: 1.000ns
  Low pulse limit: 0.400ns (Tcl)
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/n0129<11>/CLK
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_bram_top/pcie_brams_tx/rdata_lat_3.rdata_q_66/CK
  Location pin: SLICE_X119Y154.CLK
  Clock network: PicoFramework/PIPE_USERCLK1_IN
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 
2.5 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 168749 paths analyzed, 37103 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (SLICE_X116Y170.BX), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1 (RAM)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 2)
  Clock Path Skew:      -0.206ns (1.105 - 1.311)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y42.EMPTY   Trcko_EMPTY           0.664   PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1
                                                       PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1
    SLICE_X120Y180.C5    net (fanout=19)       1.673   PicoFramework/app/PIO_EP/empty_wire<0>
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.763ns logic, 2.955ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1 (RAM)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.718ns (Levels of Logic = 2)
  Clock Path Skew:      -0.206ns (1.105 - 1.311)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y42.EMPTY   Trcko_EMPTY           0.664   PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1
                                                       PicoFramework/app/PIO_EP/iwr_q_fifo/fifo1
    SLICE_X120Y180.C5    net (fanout=19)       1.673   PicoFramework/app/PIO_EP/empty_wire<0>
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      3.718ns (0.763ns logic, 2.955ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2 (RAM)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (1.105 - 1.305)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y43.EMPTY   Trcko_EMPTY           0.664   PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2
                                                       PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2
    SLICE_X120Y180.C6    net (fanout=19)       1.619   PicoFramework/app/PIO_EP/empty_wire<1>
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.763ns logic, 2.901ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2 (RAM)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.664ns (Levels of Logic = 2)
  Clock Path Skew:      -0.200ns (1.105 - 1.305)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB36_X4Y43.EMPTY   Trcko_EMPTY           0.664   PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2
                                                       PicoFramework/app/PIO_EP/iwr_q_fifo/fifo2
    SLICE_X120Y180.C6    net (fanout=19)       1.619   PicoFramework/app/PIO_EP/empty_wire<1>
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      3.664ns (0.763ns logic, 2.901ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.437ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.395ns (Levels of Logic = 3)
  Clock Path Skew:      -0.103ns (0.561 - 0.664)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y159.DQ    Tcko                  0.223   PicoFramework/tready_thrtl
                                                       PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl
    SLICE_X119Y184.B5    net (fanout=243)      1.173   PicoFramework/tready_thrtl
    SLICE_X119Y184.B     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<51>
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o1
    SLICE_X120Y180.C3    net (fanout=56)       0.575   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      3.395ns (0.365ns logic, 3.030ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.843ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.561 - 0.664)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y159.DQ    Tcko                  0.223   PicoFramework/tready_thrtl
                                                       PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl
    SLICE_X121Y180.B5    net (fanout=243)      1.152   PicoFramework/tready_thrtl
    SLICE_X121Y180.B     Tilo                  0.043   PicoFramework/s_axis_tx_tdata<29>
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In211
    SLICE_X123Y172.A2    net (fanout=3)        0.736   PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In21
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.322ns logic, 2.667ns route)
                                                       (10.8% logic, 89.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.888ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/cmd_type_0 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.946ns (Levels of Logic = 2)
  Clock Path Skew:      -0.101ns (0.561 - 0.662)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/cmd_type_0 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y189.AQ    Tcko                  0.259   PicoFramework/app/PIO_EP/EP_TX/cmd_type<0>
                                                       PicoFramework/app/PIO_EP/EP_TX/cmd_type_0
    SLICE_X121Y180.B2    net (fanout=23)       1.073   PicoFramework/app/PIO_EP/EP_TX/cmd_type<0>
    SLICE_X121Y180.B     Tilo                  0.043   PicoFramework/s_axis_tx_tdata<29>
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In211
    SLICE_X123Y172.A2    net (fanout=3)        0.736   PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In21
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.946ns (0.358ns logic, 2.588ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tvalid (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.100ns (0.561 - 0.661)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tvalid to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y187.CQ    Tcko                  0.259   PicoFramework/s_axis_tx_tvalid
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tvalid
    SLICE_X119Y184.B3    net (fanout=28)       0.684   PicoFramework/s_axis_tx_tvalid
    SLICE_X119Y184.B     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<51>
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o1
    SLICE_X120Y180.C3    net (fanout=56)       0.575   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tready_s_axis_tx_tvalid_OR_916_o
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (0.401ns logic, 2.541ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/empty (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.841ns (Levels of Logic = 2)
  Clock Path Skew:      -0.134ns (1.105 - 1.239)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/empty to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X116Y202.DQ    Tcko                  0.259   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_empty
                                                       PicoFramework/app/PIO_EP/iwr_wr_postdata_q_fifo/empty
    SLICE_X120Y180.C4    net (fanout=50)       1.201   PicoFramework/app/PIO_EP/iwr_wr_postdata_q_empty
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.841ns (0.358ns logic, 2.483ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.843ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.561 - 0.613)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y186.AQ    Tcko                  0.259   PicoFramework/app/PIO_EP/state_FSM_FFd3
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2
    SLICE_X121Y176.A2    net (fanout=341)      1.101   PicoFramework/app/PIO_EP/state_FSM_FFd2
    SLICE_X121Y176.A     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<35>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>311
    SLICE_X123Y172.A3    net (fanout=4)        0.605   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>31
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.843ns (0.358ns logic, 2.485ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/cmd_type_1 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.596ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.561 - 0.664)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/cmd_type_1 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y192.AQ    Tcko                  0.223   PicoFramework/app/PIO_EP/EP_TX/cmd_type<1>
                                                       PicoFramework/app/PIO_EP/EP_TX/cmd_type_1
    SLICE_X121Y176.A5    net (fanout=23)       0.890   PicoFramework/app/PIO_EP/EP_TX/cmd_type<1>
    SLICE_X121Y176.A     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<35>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>311
    SLICE_X123Y172.A3    net (fanout=4)        0.605   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>31
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.596ns (0.322ns logic, 2.274ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.052ns (0.561 - 0.613)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y186.CQ    Tcko                  0.259   PicoFramework/app/PIO_EP/state_FSM_FFd3
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3
    SLICE_X121Y176.A1    net (fanout=309)      0.856   PicoFramework/app/PIO_EP/state_FSM_FFd3
    SLICE_X121Y176.A     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<35>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>311
    SLICE_X123Y172.A3    net (fanout=4)        0.605   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>31
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.598ns (0.358ns logic, 2.240ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/cmd_type_0 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.545ns (Levels of Logic = 2)
  Clock Path Skew:      -0.101ns (0.561 - 0.662)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/cmd_type_0 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y189.AQ    Tcko                  0.259   PicoFramework/app/PIO_EP/EP_TX/cmd_type<0>
                                                       PicoFramework/app/PIO_EP/EP_TX/cmd_type_0
    SLICE_X121Y176.A4    net (fanout=23)       0.803   PicoFramework/app/PIO_EP/EP_TX/cmd_type<0>
    SLICE_X121Y176.A     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<35>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>311
    SLICE_X123Y172.A3    net (fanout=4)        0.605   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>31
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.545ns (0.358ns logic, 2.187ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.306ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/cmd_type_1 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.526ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.561 - 0.664)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/cmd_type_1 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X123Y192.AQ    Tcko                  0.223   PicoFramework/app/PIO_EP/EP_TX/cmd_type<1>
                                                       PicoFramework/app/PIO_EP/EP_TX/cmd_type_1
    SLICE_X121Y180.B4    net (fanout=23)       0.689   PicoFramework/app/PIO_EP/EP_TX/cmd_type<1>
    SLICE_X121Y180.B     Tilo                  0.043   PicoFramework/s_axis_tx_tdata<29>
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In211
    SLICE_X123Y172.A2    net (fanout=3)        0.736   PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd1-In21
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.526ns (0.322ns logic, 2.204ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.448ns (Levels of Logic = 2)
  Clock Path Skew:      -0.103ns (0.561 - 0.664)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y159.DQ    Tcko                  0.223   PicoFramework/tready_thrtl
                                                       PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl
    SLICE_X121Y176.A6    net (fanout=243)      0.742   PicoFramework/tready_thrtl
    SLICE_X121Y176.A     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<35>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>311
    SLICE_X123Y172.A3    net (fanout=4)        0.605   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>31
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.448ns (0.322ns logic, 2.126ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/req_compl_q3 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.333ns (Levels of Logic = 2)
  Clock Path Skew:      -0.090ns (0.561 - 0.651)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/req_compl_q3 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X124Y178.CQ    Tcko                  0.223   PicoFramework/app/PIO_EP/EP_TX/req_compl_q3
                                                       PicoFramework/app/PIO_EP/EP_TX/req_compl_q3
    SLICE_X120Y180.C1    net (fanout=10)       0.729   PicoFramework/app/PIO_EP/EP_TX/req_compl_q3
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (0.322ns logic, 2.011ns route)
                                                       (13.8% logic, 86.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/tx_rd_req_ok (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.379ns (Levels of Logic = 2)
  Clock Path Skew:      -0.044ns (0.561 - 0.605)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/tx_rd_req_ok to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X119Y179.AQ    Tcko                  0.223   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB12
                                                       PicoFramework/app/PIO_EP/tx_rd_req_ok
    SLICE_X121Y176.A3    net (fanout=13)       0.673   PicoFramework/app/PIO_EP/tx_rd_req_ok
    SLICE_X121Y176.A     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/wr_data_q_data_q<35>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>311
    SLICE_X123Y172.A3    net (fanout=4)        0.605   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>31
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.322ns logic, 2.057ns route)
                                                       (13.5% logic, 86.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.594ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/hold_cpl (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.248ns (Levels of Logic = 2)
  Clock Path Skew:      -0.093ns (0.561 - 0.654)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/hold_cpl to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X122Y181.CQ    Tcko                  0.259   PicoFramework/app/PIO_EP/EP_TX/hold_cpl
                                                       PicoFramework/app/PIO_EP/EP_TX/hold_cpl
    SLICE_X120Y180.C2    net (fanout=10)       0.608   PicoFramework/app/PIO_EP/EP_TX/hold_cpl
    SLICE_X120Y180.C     Tilo                  0.043   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_2_BRB16
                                                       PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT9011
    SLICE_X123Y172.A6    net (fanout=6)        0.503   PicoFramework/app/PIO_EP/EP_TX/Mmux_s_axis_tx_tdata[127]_rd_data_sw[31]_mux_60_OUT901
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.248ns (0.358ns logic, 1.890ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.633ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.250ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.561 - 0.613)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y186.CQ    Tcko                  0.259   PicoFramework/app/PIO_EP/state_FSM_FFd3
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd3
    SLICE_X123Y172.A4    net (fanout=309)      1.156   PicoFramework/app/PIO_EP/state_FSM_FFd3
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.250ns (0.315ns logic, 1.935ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2 (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.067ns (Levels of Logic = 1)
  Clock Path Skew:      -0.052ns (0.561 - 0.613)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2 to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X120Y186.AQ    Tcko                  0.259   PicoFramework/app/PIO_EP/state_FSM_FFd3
                                                       PicoFramework/app/PIO_EP/EP_TX/state_FSM_FFd2
    SLICE_X123Y172.A5    net (fanout=341)      0.973   PicoFramework/app/PIO_EP/state_FSM_FFd2
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.067ns (0.315ns logic, 1.752ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.010ns (Levels of Logic = 1)
  Clock Path Skew:      -0.103ns (0.561 - 0.664)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X125Y159.DQ    Tcko                  0.223   PicoFramework/tready_thrtl
                                                       PicoFramework/core/pcie_top_i/axi_basic_top/tx_inst/thrtl_ctl_enabled.tx_thrl_ctl_inst/tready_thrtl
    SLICE_X123Y172.A1    net (fanout=243)      0.952   PicoFramework/tready_thrtl
    SLICE_X123Y172.A     Tilo                  0.043   PicoFramework/core/pcie_top_i/pcie_7x_i/n0133<31>
                                                       PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.BX    net (fanout=24)       0.779   PicoFramework/app/PIO_EP/EP_TX/state[7]_s_axis_tx_tdata[127]_select_164_OUT<100>2
    SLICE_X116Y170.CLK   Tdick                 0.013   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_119_BRB1
    -------------------------------------------------  ---------------------------
    Total                                      2.010ns (0.279ns logic, 1.731ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0 (SLICE_X119Y159.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/pio_reset_n (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 1)
  Clock Path Skew:      -0.172ns (1.114 - 1.286)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/pio_reset_n to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y213.AQ    Tcko                  0.259   PicoFramework/app/pio_reset_n
                                                       PicoFramework/app/pio_reset_n
    SLICE_X140Y224.C6    net (fanout=267)      0.775   PicoFramework/app/pio_reset_n
    SLICE_X140Y224.C     Tilo                  0.043   PicoFramework/app/PIO_EP/wr_addr<13>
                                                       PicoFramework/app/PIO_EP/rst_n_01_INV_0
    SLICE_X119Y159.SR    net (fanout=148)      2.370   PicoFramework/app/PIO_EP/rst_n_0
    SLICE_X119Y159.CLK   Tsrck                 0.304   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_5_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.606ns logic, 3.145ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0 (SLICE_X119Y159.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/app/pio_reset_n (FF)
  Destination:          PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      3.751ns (Levels of Logic = 1)
  Clock Path Skew:      -0.172ns (1.114 - 1.286)
  Source Clock:         s_clk rising at 0.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/app/pio_reset_n to PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X134Y213.AQ    Tcko                  0.259   PicoFramework/app/pio_reset_n
                                                       PicoFramework/app/pio_reset_n
    SLICE_X140Y224.C6    net (fanout=267)      0.775   PicoFramework/app/pio_reset_n
    SLICE_X140Y224.C     Tilo                  0.043   PicoFramework/app/PIO_EP/wr_addr<13>
                                                       PicoFramework/app/PIO_EP/rst_n_01_INV_0
    SLICE_X119Y159.SR    net (fanout=148)      2.370   PicoFramework/app/PIO_EP/rst_n_0
    SLICE_X119Y159.CLK   Tsrck                 0.304   PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0
                                                       PicoFramework/app/PIO_EP/EP_TX/s_axis_tx_tdata_49_BRB0
    -------------------------------------------------  ---------------------------
    Total                                      3.751ns (0.606ns logic, 3.145ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2 (RAMB36_X4Y49.DIBDI26), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din_122 (FF)
  Destination:          PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.076ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.695 - 0.619)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din_122 to PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X129Y244.CQ       Tcko                  0.178   PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din<123>
                                                          PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din_122
    RAMB36_X4Y49.DIBDI26    net (fanout=2)        0.425   PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo_din<122>
    RAMB36_X4Y49.CLKBWRCLKL Trckd_DIB   (-Th)     0.527   PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2
                                                          PicoFramework/app/FrameworkPicoBus/s126i_stream/s0_fifo/fifo2
    ----------------------------------------------------  ---------------------------
    Total                                         0.076ns (-0.349ns logic, 0.425ns route)
                                                          (-459.2% logic, 559.2% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAMB36_X3Y48.DIADI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_1 (FF)
  Destination:          UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.081ns (Levels of Logic = 0)
  Clock Path Skew:      0.081ns (0.642 - 0.561)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_1 to UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X101Y240.BMUX     Tshcko                0.226   s_poll_next_desc<22>
                                                          UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_1
    RAMB36_X3Y48.DIADI1     net (fanout=2)        0.382   UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din<1>
    RAMB36_X3Y48.CLKBWRCLKU Trckd_DIA   (-Th)     0.527   UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
                                                          UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.081ns (-0.301ns logic, 0.382ns route)
                                                          (-371.6% logic, 471.6% route)

--------------------------------------------------------------------------------

Paths for end point UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAMB36_X3Y48.DIBDI1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.000ns (requirement - (clock path skew + uncertainty - data path))
  Source:               UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_33 (FF)
  Destination:          UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.080ns (Levels of Logic = 0)
  Clock Path Skew:      0.080ns (0.642 - 0.562)
  Source Clock:         s_clk rising at 4.000ns
  Destination Clock:    s_clk rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Slow Process Corner: UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_33 to UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X101Y242.BMUX     Tshcko                0.226   UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din<35>
                                                          UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din_33
    RAMB36_X3Y48.DIBDI1     net (fanout=2)        0.381   UserWrapper/stream_in[0].gen_stream_in/s0_fifo_din<33>
    RAMB36_X3Y48.CLKBWRCLKU Trckd_DIB   (-Th)     0.527   UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
                                                          UserWrapper/stream_in[0].gen_stream_in/s0_fifo/fifo1
    ----------------------------------------------------  ---------------------------
    Total                                         0.080ns (-0.301ns logic, 0.381ns route)
                                                          (-376.2% logic, 476.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_USERCLK2 = PERIOD TIMEGRP "CLK_USERCLK2" TS_SYSCLK * 2.5 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 0.000ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 4.000ns (250.000MHz) (Tpciper_USERCLK2(Fuserclk2))
  Physical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Logical resource: PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Location pin: PCIE_X0Y0.USERCLK2
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_seq_end/CLKARDCLK
  Location pin: RAMB18_X5Y95.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKARDCLK
  Location pin: RAMB18_X5Y93.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_a/CLKBWRCLK
  Location pin: RAMB18_X5Y93.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKARDCLK
  Location pin: RAMB18_X5Y91.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_b/CLKBWRCLK
  Location pin: RAMB18_X5Y91.CLKBWRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKARDCLK
  Location pin: RAMB18_X5Y90.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_c/CLKBWRCLK
  Location pin: RAMB18_X5Y90.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKARDCLK
  Location pin: RAMB18_X5Y92.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_host_sd_table_d/CLKBWRCLK
  Location pin: RAMB18_X5Y92.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKL
  Location pin: RAMB36_X5Y48.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKARDCLKU
  Location pin: RAMB36_X5Y48.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKL
  Location pin: RAMB36_X5Y48.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr1/CLKBWRCLKU
  Location pin: RAMB36_X5Y48.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKL
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKL
  Location pin: RAMB36_X5Y49.CLKARDCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKU
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKARDCLKU
  Location pin: RAMB36_X5Y49.CLKARDCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKL
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKL
  Location pin: RAMB36_X5Y49.CLKBWRCLKL
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKU
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_data_arr2/CLKBWRCLKU
  Location pin: RAMB36_X5Y49.CLKBWRCLKU
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_last_rpt_seq_peer_table/CLKARDCLK
  Location pin: RAMB18_X4Y89.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/EP_RX/Reorderer/Mram_tag_arr/CLKARDCLK
  Location pin: RAMB18_X4Y95.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKARDCLK
  Location pin: RAMB18_X4Y88.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_itx_seq_table/CLKBWRCLK
  Location pin: RAMB18_X4Y88.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_read_log/CLKARDCLK
  Location pin: RAMB18_X4Y91.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKARDCLK
  Location pin: RAMB18_X4Y76.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_iseq_cache_table/CLKBWRCLK
  Location pin: RAMB18_X4Y76.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_hi/CLKARDCLK
  Location pin: RAMB18_X4Y93.CLKARDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKARDCLK
  Location pin: RAMB18_X4Y92.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_seq_push_addr_table_lo/CLKBWRCLK
  Location pin: RAMB18_X4Y92.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKA)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKARDCLK
  Location pin: RAMB18_X4Y90.RDCLK
  Clock network: s_clk
--------------------------------------------------------------------------------
Slack: 1.905ns (period - min period limit)
  Period: 4.000ns
  Min period limit: 2.095ns (477.327MHz) (Trper_CLKB)
  Physical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Logical resource: PicoFramework/app/PIO_EP/Mram_irem_seq_table/CLKBWRCLK
  Location pin: RAMB18_X4Y90.WRCLK
  Clock network: s_clk
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" 
TS_CLK_USERCLK * 0.5;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1744 paths analyzed, 968 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   2.571ns.
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (SLICE_X142Y201.D6), 3 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.458ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.623 - 0.671)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y201.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X145Y199.A5    net (fanout=4)        1.692   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X145Y199.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In11
    SLICE_X142Y201.D6    net (fanout=1)        0.523   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In1
    SLICE_X142Y201.CLK   Tas                  -0.023   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                      2.458ns (0.243ns logic, 2.215ns route)
                                                       (9.9% logic, 90.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 2)
  Clock Path Skew:      -0.048ns (0.623 - 0.671)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y203.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_sync_i/txdlysresetdone_reg2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2
    SLICE_X145Y199.A1    net (fanout=3)        0.582   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/drp_done_reg2
    SLICE_X145Y199.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In11
    SLICE_X142Y201.D6    net (fanout=1)        0.523   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In1
    SLICE_X142Y201.CLK   Tas                  -0.023   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.304ns logic, 1.105ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.498ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.623 - 0.670)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y204.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_rate.pipe_rate_i/fsm_FSM_FFd20
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2
    SLICE_X145Y199.A2    net (fanout=3)        0.588   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/cplllock_reg2
    SLICE_X145Y199.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In11
    SLICE_X142Y201.D6    net (fanout=1)        0.523   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In1
    SLICE_X142Y201.CLK   Tas                  -0.023   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19-In25
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.279ns logic, 1.111ns route)
                                                       (20.1% logic, 79.9% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X145Y169.C1), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.237ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.614 - 0.663)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y164.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X143Y167.D3    net (fanout=4)        0.828   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X143Y167.DMUX  Tilo                  0.145   PicoFramework/core/gt_top_i/pipe_wrapper_i/converge_cnt_6_5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X144Y166.A2    net (fanout=1)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N220
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.237ns (0.420ns logic, 1.817ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.983ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.928ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.098 - 0.122)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y167.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X143Y167.D1    net (fanout=4)        0.459   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X143Y167.DMUX  Tilo                  0.143   PicoFramework/core/gt_top_i/pipe_wrapper_i/converge_cnt_6_5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X144Y166.A2    net (fanout=1)        0.447   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N220
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.928ns (0.480ns logic, 1.448ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.853ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.614 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y165.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y165.D2    net (fanout=4)        0.498   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X142Y165.DMUX  Tilo                  0.138   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y165.C6    net (fanout=1)        0.105   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.853ns (0.456ns logic, 1.397ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.063ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.824ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.614 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y165.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y165.D3    net (fanout=5)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X142Y165.DMUX  Tilo                  0.142   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y165.C6    net (fanout=1)        0.105   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.824ns (0.460ns logic, 1.364ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.768ns (Levels of Logic = 4)
  Clock Path Skew:      -0.045ns (0.614 - 0.659)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y168.CMUX  Tshcko                0.285   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y165.D5    net (fanout=3)        0.352   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X142Y165.DMUX  Tilo                  0.137   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y165.C6    net (fanout=1)        0.105   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.768ns (0.517ns logic, 1.251ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.159ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.752ns (Levels of Logic = 3)
  Clock Path Skew:      -0.024ns (0.098 - 0.122)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y167.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X142Y165.C2    net (fanout=5)        0.640   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<6>
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.752ns (0.318ns logic, 1.434ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.167ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.719ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.614 - 0.663)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y164.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y165.C1    net (fanout=7)        0.607   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.318ns logic, 1.401ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.179ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.708ns (Levels of Logic = 4)
  Clock Path Skew:      -0.048ns (0.614 - 0.662)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y165.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y165.D4    net (fanout=4)        0.350   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X142Y165.DMUX  Tilo                  0.141   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X142Y165.C6    net (fanout=1)        0.105   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/N222
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.708ns (0.459ns logic, 1.249ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.184ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.702ns (Levels of Logic = 3)
  Clock Path Skew:      -0.049ns (0.614 - 0.663)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X138Y164.BQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y165.C3    net (fanout=3)        0.554   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.702ns (0.354ns logic, 1.348ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.098 - 0.124)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y165.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X142Y165.C4    net (fanout=3)        0.348   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<6>
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.523ns (0.381ns logic, 1.142ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.374ns (Levels of Logic = 2)
  Clock Path Skew:      -0.049ns (0.614 - 0.663)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y164.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X144Y166.A1    net (fanout=5)        0.557   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.374ns (0.275ns logic, 1.099ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.026ns (0.098 - 0.124)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y165.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y165.C5    net (fanout=3)        0.276   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X142Y165.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/do_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A5    net (fanout=2)        0.252   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.388ns (0.318ns logic, 1.070ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.614 - 0.665)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y163.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X144Y166.A4    net (fanout=5)        0.453   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.275ns logic, 0.995ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 2)
  Clock Path Skew:      -0.024ns (0.098 - 0.122)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y167.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X144Y166.A3    net (fanout=7)        0.462   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<6>
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.275ns logic, 1.004ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.884ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.025ns (Levels of Logic = 2)
  Clock Path Skew:      -0.026ns (0.098 - 0.124)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X144Y165.CQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X144Y166.A6    net (fanout=5)        0.208   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X144Y166.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<7>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.C1    net (fanout=2)        0.542   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X145Y169.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<21>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.025ns (0.275ns logic, 0.750ns route)
                                                       (26.8% logic, 73.2% route)

--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (SLICE_X144Y204.D4), 15 paths
--------------------------------------------------------------------------------
Slack (setup paths):    1.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.205ns (Levels of Logic = 4)
  Clock Path Skew:      -0.047ns (0.623 - 0.670)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y201.DMUX  Tshcko                0.286   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_drp_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y194.B4    net (fanout=3)        0.603   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd14
    SLICE_X141Y194.BMUX  Tilo                  0.149   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y194.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.205ns (0.530ns logic, 1.675ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.750ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.037ns (Levels of Logic = 4)
  Clock Path Skew:      -0.148ns (1.151 - 1.299)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y193.CQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y194.B2    net (fanout=4)        0.463   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
    SLICE_X141Y194.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y194.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.037ns (0.502ns logic, 1.535ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.827ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.960ns (Levels of Logic = 4)
  Clock Path Skew:      -0.148ns (1.151 - 1.299)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y193.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd10
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y194.B3    net (fanout=5)        0.386   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd9
    SLICE_X141Y194.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y194.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.960ns (0.502ns logic, 1.458ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.896ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      2.014ns (Levels of Logic = 4)
  Clock Path Skew:      -0.025ns (0.107 - 0.132)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y201.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/phystatus
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y194.B5    net (fanout=4)        0.476   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd12
    SLICE_X141Y194.BMUX  Tilo                  0.148   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711_SW0
    SLICE_X141Y194.A5    net (fanout=1)        0.232   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N246
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      2.014ns (0.466ns logic, 1.548ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.899ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.890ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (1.151 - 1.297)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y189.AQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y194.A1    net (fanout=7)        0.696   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd6
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.890ns (0.354ns logic, 1.536ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    1.960ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.829ns (Levels of Logic = 3)
  Clock Path Skew:      -0.146ns (1.151 - 1.297)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y189.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X140Y199.A5    net (fanout=4)        0.511   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd5
    SLICE_X140Y199.AMUX  Tilo                  0.142   PicoFramework/core/pcie_top_i/pipe_rx0_char_is_k<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X143Y199.C1    net (fanout=1)        0.436   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N244
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.829ns (0.417ns logic, 1.412ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.783ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.151 - 1.300)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y199.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X141Y194.A4    net (fanout=5)        0.589   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.783ns (0.354ns logic, 1.429ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.763ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.151 - 1.300)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y194.BMUX  Tshcko                0.284   PicoFramework/core/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd1
    SLICE_X141Y194.A3    net (fanout=3)        0.544   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_done<3>
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.763ns (0.379ns logic, 1.384ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.059ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.727ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.151 - 1.300)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y196.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y194.A2    net (fanout=3)        0.569   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd21
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.727ns (0.318ns logic, 1.409ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.080ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.151 - 1.300)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y199.DQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X140Y199.A1    net (fanout=4)        0.388   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd15
    SLICE_X140Y199.AMUX  Tilo                  0.142   PicoFramework/core/pcie_top_i/pipe_rx0_char_is_k<1>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371_SW0
    SLICE_X143Y199.C1    net (fanout=1)        0.436   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/N244
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.417ns logic, 1.289ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.311ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.475ns (Levels of Logic = 3)
  Clock Path Skew:      -0.149ns (1.151 - 1.300)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y194.BQ    Tcko                  0.223   PicoFramework/core/gt_top_i/gt_rx_valid_filter[1].GT_RX_VALID_FILTER_7x_inst/reg_symbol_after_eios
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y194.A6    net (fanout=3)        0.317   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    SLICE_X141Y194.A     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_reset.pipe_reset_i/rate_idle_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C5    net (fanout=2)        0.375   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n033711
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.318ns logic, 1.157ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.348ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.439ns (Levels of Logic = 2)
  Clock Path Skew:      -0.148ns (1.151 - 1.299)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X141Y193.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X143Y199.C4    net (fanout=5)        0.699   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd8
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.439ns (0.275ns logic, 1.164ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.399ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.387ns (Levels of Logic = 2)
  Clock Path Skew:      -0.149ns (1.151 - 1.300)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y194.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X143Y199.C3    net (fanout=5)        0.647   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.387ns (0.275ns logic, 1.112ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      1.341ns (Levels of Logic = 2)
  Clock Path Skew:      -0.047ns (0.623 - 0.670)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y201.DQ    Tcko                  0.259   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd19
    SLICE_X143Y199.C2    net (fanout=7)        0.565   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_idle<3>
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      1.341ns (0.311ns logic, 1.030ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    2.826ns (requirement - (data path - clock path skew + uncertainty))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0 (FF)
  Requirement:          4.000ns
  Data Path Delay:      0.959ns (Levels of Logic = 2)
  Clock Path Skew:      -0.150ns (1.151 - 1.301)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 0.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.065ns

  Clock Uncertainty:          0.065ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.108ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X145Y199.AQ    Tcko                  0.223   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X143Y199.C6    net (fanout=5)        0.219   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X143Y199.C     Tilo                  0.043   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.D4    net (fanout=2)        0.465   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm__n03371
    SLICE_X144Y204.CLK   Tas                   0.009   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_rate<9>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/fsm[23]_rate_out[2]_select_107_OUT<0>1
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/rate_out_0
    -------------------------------------------------  ---------------------------
    Total                                      0.959ns (0.275ns logic, 0.684ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_PIPE_RATE = MAXDELAY FROM TIMEGRP "MC_PIPE" TS_CLK_USERCLK * 0.5;
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (SLICE_X141Y200.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.037ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.229ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.192ns (0.784 - 0.592)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X142Y199.BQ    Tcko                  0.118   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd3
    SLICE_X141Y200.A5    net (fanout=5)        0.143   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<2>
    SLICE_X141Y200.CLK   Tah         (-Th)     0.032   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2_rstpot
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.229ns (0.086ns logic, 0.143ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset (SLICE_X142Y199.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.043ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.259ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.216ns (0.793 - 0.577)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11 to PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X140Y203.AQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd16
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y199.A5    net (fanout=5)        0.218   PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm_FSM_FFd11
    SLICE_X142Y199.CLK   Tah         (-Th)     0.059   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_txsync_start<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/fsm[23]_qpllreset_Select_97_o
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_rate.pipe_rate_i/qpllreset
    -------------------------------------------------  ---------------------------
    Total                                      0.259ns (0.041ns logic, 0.218ns route)
                                                       (15.8% logic, 84.2% route)
--------------------------------------------------------------------------------

Paths for end point PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3 (SLICE_X142Y200.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd (FF)
  Destination:          PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Positive Clock Path Skew: 0.192ns (0.784 - 0.592)
  Source Clock:         PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Destination Clock:    PicoFramework/PIPE_OOBCLK_IN rising at 4.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd to PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X143Y199.DQ    Tcko                  0.100   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_rate.pipe_rate_i/qpllpd
    SLICE_X142Y200.DX    net (fanout=2)        0.176   PicoFramework/core/gt_top_i/pipe_wrapper_i/rate_qpllpd<3>
    SLICE_X142Y200.CLK   Tckdi       (-Th)     0.040   PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1<3>
                                                       PicoFramework/core/gt_top_i/pipe_wrapper_i/qpll_reset.qpll_reset_i/qpllpd_in_reg1_3
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.060ns logic, 0.176ns route)
                                                       (25.4% logic, 74.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: Pin to Pin Skew Constraint;

 2 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------
Slack:                  0.101ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.022ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/PIPECLK
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------
Slack:                  0.103ns (maxskew - uncertainty - (arrival1 - arrival2))
  Max skew:             0.560ns
  Arrival 1:            2.020ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK2
  Arrival 2:            1.748ns PicoFramework/core/pcie_top_i/pcie_7x_i/pcie_block_i/USERCLK
  Clock Uncertainty:    0.185ns

--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_SYSCLK
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_SYSCLK                      |     10.000ns|      1.538ns|     10.000ns|            0|            0|            0|       184061|
| TS_CLK_125                    |      8.000ns|      5.714ns|          N/A|            0|            0|         2975|            0|
| TS_CLK_250                    |      4.000ns|      4.000ns|          N/A|            0|            0|         9761|            0|
| TS_CLK_USERCLK                |      2.000ns|      2.000ns|      1.286ns|            0|            0|          832|         1744|
|  TS_PIPE_RATE                 |      4.000ns|      2.571ns|          N/A|            0|            0|         1744|            0|
| TS_CLK_USERCLK2               |      4.000ns|      4.000ns|          N/A|            0|            0|       168749|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 184061 paths, 0 nets, and 39662 connections

Design statistics:
   Minimum period:   5.714ns{1}   (Maximum frequency: 175.009MHz)
   Maximum path delay from/to any node:   2.571ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Aug  6 16:28:41 2013 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 1258 MB



