# Floating-MAC-in-verilog
Floating mac from half precision inputs to single precision output
