Information: Updating design information... (UID-85)
Warning: Design 'RISCV_pipeline_abs' contains 1 high-fanout nets. A fanout number of 1000 will be used for delay calculations involving these nets. (TIM-134)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : RISCV_pipeline_abs
Version: O-2018.06-SP4
Date   : Sat Feb 13 15:46:41 2021
****************************************

 # A fanout number of 1000 was used for high fanout net computations.

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: ALUsrc1_1_reg
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: ALU_RESULT_1_reg[63]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  RISCV_pipeline_abs 5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  ALUsrc1_1_reg/CK (DFFRS_X2)                             0.00 #     0.00 r
  ALUsrc1_1_reg/Q (DFFRS_X2)                              0.10       0.10 r
  EX_STAGE/ALUsrc1_1 (EXECUTE_abs)                        0.00       0.10 r
  EX_STAGE/U9/Z (CLKBUF_X3)                               0.06       0.16 r
  EX_STAGE/U127/Z (MUX2_X1)                               0.11       0.27 f
  EX_STAGE/ALU_DP/A[31] (ALU_abs)                         0.00       0.27 f
  EX_STAGE/ALU_DP/U385/Z (XOR2_X1)                        0.09       0.36 f
  EX_STAGE/ALU_DP/SUB_ABS/A[31] (SUBTRACTOR_N64_0)        0.00       0.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/A[31] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       0.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U911/ZN (NOR2_X1)        0.04       0.41 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U971/ZN (OAI21_X1)       0.03       0.44 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U794/ZN (AOI21_X1)       0.05       0.49 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1020/ZN (OAI21_X1)      0.03       0.52 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1019/ZN (AOI21_X1)      0.05       0.58 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1076/ZN (OAI21_X1)      0.04       0.61 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U684/ZN (AOI21_X1)       0.04       0.65 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1077/ZN (OAI21_X1)      0.03       0.69 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1071/ZN (AOI21_X1)      0.04       0.73 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1070/ZN (OAI21_X1)      0.03       0.76 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U675/ZN (AOI21_X1)       0.04       0.80 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1053/ZN (OAI21_X1)      0.03       0.83 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U676/ZN (AOI21_X1)       0.04       0.88 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U616/ZN (OAI21_X1)       0.03       0.91 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U740/ZN (AOI21_X1)       0.04       0.95 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1075/ZN (OAI21_X1)      0.03       0.98 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1069/ZN (AOI21_X1)      0.04       1.03 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1068/ZN (OAI21_X1)      0.03       1.06 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U678/ZN (AOI21_X1)       0.04       1.10 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1052/ZN (OAI21_X1)      0.03       1.13 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U682/ZN (AOI21_X1)       0.04       1.17 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1043/ZN (OAI21_X1)      0.03       1.21 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1042/ZN (AOI21_X1)      0.04       1.25 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1074/ZN (OAI21_X1)      0.03       1.28 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U683/ZN (AOI21_X1)       0.04       1.32 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1066/ZN (OAI21_X1)      0.03       1.36 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1058/ZN (AOI21_X1)      0.04       1.40 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U1047/ZN (INV_X1)        0.03       1.43 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U634/ZN (NAND2_X1)       0.04       1.46 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U614/ZN (NAND3_X1)       0.04       1.50 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U658/ZN (NAND2_X1)       0.04       1.54 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U660/ZN (NAND3_X1)       0.04       1.58 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U665/ZN (NAND2_X1)       0.04       1.61 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U667/ZN (NAND3_X1)       0.04       1.65 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U672/ZN (NAND2_X1)       0.03       1.68 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U673/ZN (NAND3_X1)       0.05       1.73 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U557/ZN (NAND2_X1)       0.04       1.76 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U609/ZN (NAND3_X1)       0.03       1.80 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U650/ZN (NAND2_X1)       0.04       1.83 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U651/ZN (NAND3_X1)       0.04       1.87 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U555/ZN (NAND2_X1)       0.04       1.91 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U617/ZN (NAND3_X1)       0.04       1.94 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U626/ZN (NAND2_X1)       0.03       1.97 r
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U628/ZN (NAND3_X1)       0.03       2.01 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/U967/ZN (XNOR2_X1)       0.05       2.06 f
  EX_STAGE/ALU_DP/SUB_ABS/sub_16/DIFF[63] (SUBTRACTOR_N64_0_DW01_sub_1)
                                                          0.00       2.06 f
  EX_STAGE/ALU_DP/SUB_ABS/S[63] (SUBTRACTOR_N64_0)        0.00       2.06 f
  EX_STAGE/ALU_DP/U37/ZN (AOI22_X1)                       0.05       2.12 r
  EX_STAGE/ALU_DP/U36/ZN (NAND2_X1)                       0.03       2.14 f
  EX_STAGE/ALU_DP/ALU_RESULT[63] (ALU_abs)                0.00       2.14 f
  EX_STAGE/ALU_RESULT[63] (EXECUTE_abs)                   0.00       2.14 f
  ALU_RESULT_1_reg[63]/D (DFFR_X1)                        0.01       2.15 f
  data arrival time                                                  2.15

  clock MY_CLK (rise edge)                                2.24       2.24
  clock network delay (ideal)                             0.00       2.24
  clock uncertainty                                      -0.07       2.17
  ALU_RESULT_1_reg[63]/CK (DFFR_X1)                       0.00       2.17 r
  library setup time                                     -0.04       2.13
  data required time                                                 2.13
  --------------------------------------------------------------------------
  data required time                                                 2.13
  data arrival time                                                 -2.15
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.02


1
