
*** Running vivado
    with args -log RV32I_CPU.vds -m64 -mode batch -messageDb vivado.pb -notrace -source RV32I_CPU.tcl


****** Vivado v2015.4 (64-bit)
  **** SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
  **** IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source RV32I_CPU.tcl -notrace
Command: synth_design -top RV32I_CPU -part xc7a75tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a75t'
INFO: [Common 17-1223] The version limit for your license is '2019.07' and will expire in -751 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11158 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1024.555 ; gain = 181.477 ; free physical = 241 ; free virtual = 3314
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'RV32I_CPU' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RV32I_CPU.v:23]
INFO: [Synth 8-638] synthesizing module 'ProgramCounter' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-256] done synthesizing module 'ProgramCounter' (1#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/PC.v:23]
INFO: [Synth 8-638] synthesizing module 'IMEM' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-3876] $readmem data file 'ram.mem' is read successfully [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/IMEM.v:33]
INFO: [Synth 8-256] done synthesizing module 'IMEM' (2#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/IMEM.v:23]
INFO: [Synth 8-638] synthesizing module 'decode' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-256] done synthesizing module 'decode' (3#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/decode.v:23]
INFO: [Synth 8-638] synthesizing module 'RegisterFile' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-256] done synthesizing module 'RegisterFile' (4#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RegisterFile.v:23]
INFO: [Synth 8-638] synthesizing module 'ALU' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-256] done synthesizing module 'ALU' (5#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/ALU.v:23]
INFO: [Synth 8-638] synthesizing module 'BranchTarget' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/BranchLogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'BranchTarget' (6#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/BranchLogic.v:23]
INFO: [Synth 8-638] synthesizing module 'JumpTarget' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/JumpLogic.v:23]
INFO: [Synth 8-256] done synthesizing module 'JumpTarget' (7#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/JumpLogic.v:23]
INFO: [Synth 8-638] synthesizing module 'DMEM' [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/DMEM.v:23]
CRITICAL WARNING: [Synth 8-4445] could not open $readmem data file 'data.mem'; please make sure the file is added to project and has read permission, ignoring [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/DMEM.v:36]
INFO: [Synth 8-256] done synthesizing module 'DMEM' (8#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/DMEM.v:23]
INFO: [Synth 8-256] done synthesizing module 'RV32I_CPU' (9#1) [/home/abhishek/Verilog/Processor/Processor.srcs/sources_1/new/RV32I_CPU.v:23]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.930 ; gain = 220.852 ; free physical = 201 ; free virtual = 3274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1063.930 ; gain = 220.852 ; free physical = 201 ; free virtual = 3274
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a75tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 1071.934 ; gain = 228.855 ; free physical = 201 ; free virtual = 3274
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a75tcsg324-1
INFO: [Synth 8-5546] ROM "regfile_reg[31]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "regfile_reg[0]" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1095.957 ; gain = 252.879 ; free physical = 178 ; free virtual = 3251
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 10    
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 33    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 12    
	   6 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module RV32I_CPU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
Module IMEM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
Module ALU 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input     32 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 6     
Module BranchTarget 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module JumpTarget 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module DMEM 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   6 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 180 (col length:80)
BRAMs: 210 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1171.973 ; gain = 328.895 ; free physical = 130 ; free virtual = 3184
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|IMEM        | rom        | 256x8         | LUT            | 
|IMEM        | rom__1     | 256x8         | LUT            | 
|IMEM        | rom__2     | 256x8         | LUT            | 
|IMEM        | rom__3     | 256x8         | LUT            | 
|RV32I_CPU   | rom        | 256x8         | LUT            | 
|RV32I_CPU   | rom__4     | 256x8         | LUT            | 
|RV32I_CPU   | rom__5     | 256x8         | LUT            | 
|RV32I_CPU   | extrom     | 256x8         | Block RAM      | 
+------------+------------+---------------+----------------+


Distributed RAM: 
+------------+--------------------------+-----------+----------------------+-----------------+-------------------+
|Module Name | RTL Object               | Inference | Size (Depth x Width) | Primitives      | Hierarchical Name | 
+------------+--------------------------+-----------+----------------------+-----------------+-------------------+
|RV32I_CPU   | data_memory/data_mem_reg | Implied   | 32 x 32              | RAM32X1S x 32   | RV32I_CPU/ram__2  | 
+------------+--------------------------+-----------+----------------------+-----------------+-------------------+

Note: The table above shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once. "Hierarchical Name" reflects the Distributed RAM name as it appears in the hierarchical module and only part of it is displayed.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][31] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][30] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][29] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][28] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][27] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][26] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][25] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][24] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][23] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][22] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][21] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][20] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][19] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][18] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][17] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][16] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][15] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][14] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][13] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][12] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][11] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][10] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][9] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][8] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][7] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][6] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][5] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][4] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][3] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][2] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][1] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[31][0] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][31] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][30] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][29] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][28] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][27] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][26] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][25] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][24] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][23] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][22] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][21] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][20] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][19] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][18] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][17] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][16] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][15] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][14] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][13] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][12] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][11] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][10] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][9] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][8] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][7] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][6] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][5] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][4] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][3] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][2] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][1] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[30][0] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][31] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][30] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][29] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][28] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][27] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][26] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][25] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][24] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][23] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][22] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][21] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][20] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][19] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][18] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][17] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][16] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][15] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][14] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][13] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][12] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][11] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][10] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][9] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][8] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][7] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][6] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][5] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][4] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][3] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][2] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][1] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[29][0] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[28][31] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[28][30] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[28][29] ) is unused and will be removed from module RV32I_CPU.
WARNING: [Synth 8-3332] Sequential element (\RegFile/regfile_reg[28][28] ) is unused and will be removed from module RV32I_CPU.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+-+-----+------+
| |Cell |Count |
+-+-----+------+
+-+-----+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |     0|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 1 critical warnings and 1056 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1216.020 ; gain = 243.973 ; free physical = 122 ; free virtual = 3138
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1216.020 ; gain = 372.941 ; free physical = 122 ; free virtual = 3138
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 100 Warnings, 1 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1258.020 ; gain = 343.609 ; free physical = 122 ; free virtual = 3095
report_utilization: Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.48 . Memory (MB): peak = 1290.035 ; gain = 0.000 ; free physical = 135 ; free virtual = 3096
INFO: [Common 17-206] Exiting Vivado at Fri Aug 20 16:44:44 2021...
