#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x15e0100 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x15bb160 .scope module, "tb" "tb" 3 29;
 .timescale -12 -12;
L_0x15d3780 .functor NOT 1, L_0x16185d0, C4<0>, C4<0>, C4<0>;
L_0x1617cb0 .functor XOR 5, L_0x1618200, L_0x1618330, C4<00000>, C4<00000>;
L_0x16184c0 .functor XOR 5, L_0x1617cb0, L_0x1618420, C4<00000>, C4<00000>;
v0x1604970_0 .net *"_ivl_10", 4 0, L_0x1618420;  1 drivers
v0x1604a70_0 .net *"_ivl_12", 4 0, L_0x16184c0;  1 drivers
v0x1604b50_0 .net *"_ivl_2", 4 0, L_0x1618160;  1 drivers
v0x1604c10_0 .net *"_ivl_4", 4 0, L_0x1618200;  1 drivers
v0x1604cf0_0 .net *"_ivl_6", 4 0, L_0x1618330;  1 drivers
v0x1604e20_0 .net *"_ivl_8", 4 0, L_0x1617cb0;  1 drivers
v0x1604f00_0 .var "clk", 0 0;
v0x1604fa0_0 .var/2u "stats1", 159 0;
v0x1605060_0 .var/2u "strobe", 0 0;
v0x16051b0_0 .net "sum_dut", 4 0, L_0x1617dc0;  1 drivers
v0x1605270_0 .net "sum_ref", 4 0, L_0x1605980;  1 drivers
v0x1605310_0 .net "tb_match", 0 0, L_0x16185d0;  1 drivers
v0x16053b0_0 .net "tb_mismatch", 0 0, L_0x15d3780;  1 drivers
v0x1605470_0 .net "x", 3 0, v0x1601140_0;  1 drivers
v0x1605530_0 .net "y", 3 0, v0x1601200_0;  1 drivers
L_0x1618160 .concat [ 5 0 0 0], L_0x1605980;
L_0x1618200 .concat [ 5 0 0 0], L_0x1605980;
L_0x1618330 .concat [ 5 0 0 0], L_0x1617dc0;
L_0x1618420 .concat [ 5 0 0 0], L_0x1605980;
L_0x16185d0 .cmp/eeq 5, L_0x1618160, L_0x16184c0;
S_0x15de0e0 .scope module, "good1" "reference_module" 3 70, 3 4 0, S_0x15bb160;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
v0x15c56b0_0 .net *"_ivl_0", 4 0, L_0x1605670;  1 drivers
L_0x7f2610242018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15cb200_0 .net *"_ivl_3", 0 0, L_0x7f2610242018;  1 drivers
v0x15c8640_0 .net *"_ivl_4", 4 0, L_0x1605800;  1 drivers
L_0x7f2610242060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x15c5a50_0 .net *"_ivl_7", 0 0, L_0x7f2610242060;  1 drivers
v0x1600ad0_0 .net "sum", 4 0, L_0x1605980;  alias, 1 drivers
v0x1600c00_0 .net "x", 3 0, v0x1601140_0;  alias, 1 drivers
v0x1600ce0_0 .net "y", 3 0, v0x1601200_0;  alias, 1 drivers
L_0x1605670 .concat [ 4 1 0 0], v0x1601140_0, L_0x7f2610242018;
L_0x1605800 .concat [ 4 1 0 0], v0x1601200_0, L_0x7f2610242060;
L_0x1605980 .arith/sum 5, L_0x1605670, L_0x1605800;
S_0x1600e40 .scope module, "stim1" "stimulus_gen" 3 65, 3 14 0, S_0x15bb160;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
    .port_info 2 /OUTPUT 4 "y";
v0x1601060_0 .net "clk", 0 0, v0x1604f00_0;  1 drivers
v0x1601140_0 .var "x", 3 0;
v0x1601200_0 .var "y", 3 0;
E_0x15cec30/0 .event negedge, v0x1601060_0;
E_0x15cec30/1 .event posedge, v0x1601060_0;
E_0x15cec30 .event/or E_0x15cec30/0, E_0x15cec30/1;
S_0x16012e0 .scope module, "top_module1" "top_module" 3 75, 4 1 0, S_0x15bb160;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /INPUT 4 "y";
    .port_info 2 /OUTPUT 5 "sum";
L_0x7f26102420a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x1604150_0 .net/2s *"_ivl_4", 31 0, L_0x7f26102420a8;  1 drivers
v0x1604250_0 .net *"_ivl_47", 0 0, L_0x1618070;  1 drivers
v0x1604330_0 .net "c", 3 0, L_0x1617d20;  1 drivers
v0x16043f0_0 .net "sum", 4 0, L_0x1617dc0;  alias, 1 drivers
v0x16044d0_0 .net "x", 3 0, v0x1601140_0;  alias, 1 drivers
v0x16045e0_0 .net "y", 3 0, v0x1601200_0;  alias, 1 drivers
L_0x1605fc0 .part v0x1601140_0, 0, 1;
L_0x16060f0 .part v0x1601200_0, 0, 1;
L_0x1616230 .part L_0x7f26102420a8, 0, 1;
L_0x1616850 .part v0x1601140_0, 1, 1;
L_0x16169b0 .part v0x1601200_0, 1, 1;
L_0x1616ae0 .part L_0x1617d20, 0, 1;
L_0x1617090 .part v0x1601140_0, 2, 1;
L_0x16171c0 .part v0x1601200_0, 2, 1;
L_0x1617340 .part L_0x1617d20, 1, 1;
L_0x16178d0 .part v0x1601140_0, 3, 1;
L_0x1617a60 .part v0x1601200_0, 3, 1;
L_0x1617c10 .part L_0x1617d20, 2, 1;
L_0x1617d20 .concat8 [ 1 1 1 1], L_0x1605e70, L_0x1616700, L_0x1616f40, L_0x1617780;
LS_0x1617dc0_0_0 .concat8 [ 1 1 1 1], L_0x1605ac0, L_0x1616370, L_0x1616c30, L_0x1617450;
LS_0x1617dc0_0_4 .concat8 [ 1 0 0 0], L_0x1618070;
L_0x1617dc0 .concat8 [ 4 1 0 0], LS_0x1617dc0_0_0, LS_0x1617dc0_0_4;
L_0x1618070 .part L_0x1617d20, 3, 1;
S_0x16014c0 .scope module, "fa0" "full_adder" 4 10, 4 19 0, S_0x16012e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x15e1a70 .functor XOR 1, L_0x1605fc0, L_0x16060f0, C4<0>, C4<0>;
L_0x1605ac0 .functor XOR 1, L_0x15e1a70, L_0x1616230, C4<0>, C4<0>;
L_0x1605b80 .functor AND 1, L_0x1605fc0, L_0x16060f0, C4<1>, C4<1>;
L_0x1605cc0 .functor XOR 1, L_0x1605fc0, L_0x16060f0, C4<0>, C4<0>;
L_0x1605d60 .functor AND 1, L_0x1616230, L_0x1605cc0, C4<1>, C4<1>;
L_0x1605e70 .functor OR 1, L_0x1605b80, L_0x1605d60, C4<0>, C4<0>;
v0x1601750_0 .net *"_ivl_0", 0 0, L_0x15e1a70;  1 drivers
v0x1601850_0 .net *"_ivl_4", 0 0, L_0x1605b80;  1 drivers
v0x1601930_0 .net *"_ivl_6", 0 0, L_0x1605cc0;  1 drivers
v0x1601a20_0 .net *"_ivl_8", 0 0, L_0x1605d60;  1 drivers
v0x1601b00_0 .net "a", 0 0, L_0x1605fc0;  1 drivers
v0x1601c10_0 .net "b", 0 0, L_0x16060f0;  1 drivers
v0x1601cd0_0 .net "cin", 0 0, L_0x1616230;  1 drivers
v0x1601d90_0 .net "cout", 0 0, L_0x1605e70;  1 drivers
v0x1601e50_0 .net "sum", 0 0, L_0x1605ac0;  1 drivers
S_0x1601fb0 .scope module, "fa1" "full_adder" 4 11, 4 19 0, S_0x16012e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x16162d0 .functor XOR 1, L_0x1616850, L_0x16169b0, C4<0>, C4<0>;
L_0x1616370 .functor XOR 1, L_0x16162d0, L_0x1616ae0, C4<0>, C4<0>;
L_0x1616410 .functor AND 1, L_0x1616850, L_0x16169b0, C4<1>, C4<1>;
L_0x1616550 .functor XOR 1, L_0x1616850, L_0x16169b0, C4<0>, C4<0>;
L_0x16165f0 .functor AND 1, L_0x1616ae0, L_0x1616550, C4<1>, C4<1>;
L_0x1616700 .functor OR 1, L_0x1616410, L_0x16165f0, C4<0>, C4<0>;
v0x1602210_0 .net *"_ivl_0", 0 0, L_0x16162d0;  1 drivers
v0x16022f0_0 .net *"_ivl_4", 0 0, L_0x1616410;  1 drivers
v0x16023d0_0 .net *"_ivl_6", 0 0, L_0x1616550;  1 drivers
v0x16024c0_0 .net *"_ivl_8", 0 0, L_0x16165f0;  1 drivers
v0x16025a0_0 .net "a", 0 0, L_0x1616850;  1 drivers
v0x16026b0_0 .net "b", 0 0, L_0x16169b0;  1 drivers
v0x1602770_0 .net "cin", 0 0, L_0x1616ae0;  1 drivers
v0x1602830_0 .net "cout", 0 0, L_0x1616700;  1 drivers
v0x16028f0_0 .net "sum", 0 0, L_0x1616370;  1 drivers
S_0x1602ae0 .scope module, "fa2" "full_adder" 4 12, 4 19 0, S_0x16012e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x1616bc0 .functor XOR 1, L_0x1617090, L_0x16171c0, C4<0>, C4<0>;
L_0x1616c30 .functor XOR 1, L_0x1616bc0, L_0x1617340, C4<0>, C4<0>;
L_0x1616ca0 .functor AND 1, L_0x1617090, L_0x16171c0, C4<1>, C4<1>;
L_0x1616d90 .functor XOR 1, L_0x1617090, L_0x16171c0, C4<0>, C4<0>;
L_0x1616e30 .functor AND 1, L_0x1617340, L_0x1616d90, C4<1>, C4<1>;
L_0x1616f40 .functor OR 1, L_0x1616ca0, L_0x1616e30, C4<0>, C4<0>;
v0x1602d50_0 .net *"_ivl_0", 0 0, L_0x1616bc0;  1 drivers
v0x1602e30_0 .net *"_ivl_4", 0 0, L_0x1616ca0;  1 drivers
v0x1602f10_0 .net *"_ivl_6", 0 0, L_0x1616d90;  1 drivers
v0x1603000_0 .net *"_ivl_8", 0 0, L_0x1616e30;  1 drivers
v0x16030e0_0 .net "a", 0 0, L_0x1617090;  1 drivers
v0x16031f0_0 .net "b", 0 0, L_0x16171c0;  1 drivers
v0x16032b0_0 .net "cin", 0 0, L_0x1617340;  1 drivers
v0x1603370_0 .net "cout", 0 0, L_0x1616f40;  1 drivers
v0x1603430_0 .net "sum", 0 0, L_0x1616c30;  1 drivers
S_0x1603620 .scope module, "fa3" "full_adder" 4 13, 4 19 0, S_0x16012e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x16173e0 .functor XOR 1, L_0x16178d0, L_0x1617a60, C4<0>, C4<0>;
L_0x1617450 .functor XOR 1, L_0x16173e0, L_0x1617c10, C4<0>, C4<0>;
L_0x16174c0 .functor AND 1, L_0x16178d0, L_0x1617a60, C4<1>, C4<1>;
L_0x16175d0 .functor XOR 1, L_0x16178d0, L_0x1617a60, C4<0>, C4<0>;
L_0x1617670 .functor AND 1, L_0x1617c10, L_0x16175d0, C4<1>, C4<1>;
L_0x1617780 .functor OR 1, L_0x16174c0, L_0x1617670, C4<0>, C4<0>;
v0x1603860_0 .net *"_ivl_0", 0 0, L_0x16173e0;  1 drivers
v0x1603960_0 .net *"_ivl_4", 0 0, L_0x16174c0;  1 drivers
v0x1603a40_0 .net *"_ivl_6", 0 0, L_0x16175d0;  1 drivers
v0x1603b30_0 .net *"_ivl_8", 0 0, L_0x1617670;  1 drivers
v0x1603c10_0 .net "a", 0 0, L_0x16178d0;  1 drivers
v0x1603d20_0 .net "b", 0 0, L_0x1617a60;  1 drivers
v0x1603de0_0 .net "cin", 0 0, L_0x1617c10;  1 drivers
v0x1603ea0_0 .net "cout", 0 0, L_0x1617780;  1 drivers
v0x1603f60_0 .net "sum", 0 0, L_0x1617450;  1 drivers
S_0x1604770 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 82, 3 82 0, S_0x15bb160;
 .timescale -12 -12;
E_0x15cf0e0 .event anyedge, v0x1605060_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1605060_0;
    %nor/r;
    %assign/vec4 v0x1605060_0, 0;
    %wait E_0x15cf0e0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1600e40;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x15cec30;
    %vpi_func 3 21 "$random" 32 {0 0 0};
    %pad/s 8;
    %split/vec4 4;
    %assign/vec4 v0x1601200_0, 0;
    %assign/vec4 v0x1601140_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 24 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x15bb160;
T_2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1604f00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1605060_0, 0, 1;
    %end;
    .thread T_2, $init;
    .scope S_0x15bb160;
T_3 ;
T_3.0 ;
    %delay 5, 0;
    %load/vec4 v0x1604f00_0;
    %inv;
    %store/vec4 v0x1604f00_0, 0, 1;
    %jmp T_3.0;
T_3.1 ;
    %end;
    .thread T_3;
    .scope S_0x15bb160;
T_4 ;
    %vpi_call/w 3 57 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 58 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1601060_0, v0x16053b0_0, v0x1605470_0, v0x1605530_0, v0x1605270_0, v0x16051b0_0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x15bb160;
T_5 ;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_5.0, 4;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 91 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "sum", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_5.1;
T_5.0 ;
    %vpi_call/w 3 92 "$display", "Hint: Output '%s' has no mismatches.", "sum" {0 0 0};
T_5.1 ;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 94 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 95 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 96 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_5, $final;
    .scope S_0x15bb160;
T_6 ;
    %wait E_0x15cec30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1604fa0_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1604fa0_0, 4, 32;
    %load/vec4 v0x1605310_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.2, 4;
    %vpi_func 3 107 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1604fa0_0, 4, 32;
T_6.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1604fa0_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1604fa0_0, 4, 32;
T_6.0 ;
    %load/vec4 v0x1605270_0;
    %load/vec4 v0x1605270_0;
    %load/vec4 v0x16051b0_0;
    %xor;
    %load/vec4 v0x1605270_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_6.4, 6;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_6.6, 4;
    %vpi_func 3 111 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1604fa0_0, 4, 32;
T_6.6 ;
    %load/vec4 v0x1604fa0_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1604fa0_0, 4, 32;
T_6.4 ;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/m2014_q4j/m2014_q4j_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/human/m2014_q4j/iter0/response40/top_module.sv";
