
FC_v2.2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001ac  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001a8dc  080001b0  080001b0  000101b0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000023f8  0801aa90  0801aa90  0002aa90  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801ce88  0801ce88  00030264  2**0
                  CONTENTS
  4 .ARM          00000008  0801ce88  0801ce88  0002ce88  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801ce90  0801ce90  00030264  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801ce90  0801ce90  0002ce90  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801ce98  0801ce98  0002ce98  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000264  20000000  0801ce9c  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00030264  2**0
                  CONTENTS
 10 .bss          00007140  20000264  20000264  00030264  2**2
                  ALLOC
 11 ._user_heap_stack 00000a04  200073a4  200073a4  00030264  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00030264  2**0
                  CONTENTS, READONLY
 13 .debug_info   00062b01  00000000  00000000  00030294  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000936e  00000000  00000000  00092d95  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00003900  00000000  00000000  0009c108  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000350e9  00000000  00000000  0009fa08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0003fa13  00000000  00000000  000d4af1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00112f17  00000000  00000000  00114504  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0022741b  2**0
                  CONTENTS, READONLY
 20 .debug_ranges 00003660  00000000  00000000  00227470  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00010d98  00000000  00000000  0022aad0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001b0 <__do_global_dtors_aux>:
 80001b0:	b510      	push	{r4, lr}
 80001b2:	4c05      	ldr	r4, [pc, #20]	; (80001c8 <__do_global_dtors_aux+0x18>)
 80001b4:	7823      	ldrb	r3, [r4, #0]
 80001b6:	b933      	cbnz	r3, 80001c6 <__do_global_dtors_aux+0x16>
 80001b8:	4b04      	ldr	r3, [pc, #16]	; (80001cc <__do_global_dtors_aux+0x1c>)
 80001ba:	b113      	cbz	r3, 80001c2 <__do_global_dtors_aux+0x12>
 80001bc:	4804      	ldr	r0, [pc, #16]	; (80001d0 <__do_global_dtors_aux+0x20>)
 80001be:	f3af 8000 	nop.w
 80001c2:	2301      	movs	r3, #1
 80001c4:	7023      	strb	r3, [r4, #0]
 80001c6:	bd10      	pop	{r4, pc}
 80001c8:	20000264 	.word	0x20000264
 80001cc:	00000000 	.word	0x00000000
 80001d0:	0801aa74 	.word	0x0801aa74

080001d4 <frame_dummy>:
 80001d4:	b508      	push	{r3, lr}
 80001d6:	4b03      	ldr	r3, [pc, #12]	; (80001e4 <frame_dummy+0x10>)
 80001d8:	b11b      	cbz	r3, 80001e2 <frame_dummy+0xe>
 80001da:	4903      	ldr	r1, [pc, #12]	; (80001e8 <frame_dummy+0x14>)
 80001dc:	4803      	ldr	r0, [pc, #12]	; (80001ec <frame_dummy+0x18>)
 80001de:	f3af 8000 	nop.w
 80001e2:	bd08      	pop	{r3, pc}
 80001e4:	00000000 	.word	0x00000000
 80001e8:	20000268 	.word	0x20000268
 80001ec:	0801aa74 	.word	0x0801aa74

080001f0 <strcmp>:
 80001f0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001f4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001f8:	2a01      	cmp	r2, #1
 80001fa:	bf28      	it	cs
 80001fc:	429a      	cmpcs	r2, r3
 80001fe:	d0f7      	beq.n	80001f0 <strcmp>
 8000200:	1ad0      	subs	r0, r2, r3
 8000202:	4770      	bx	lr

08000204 <strlen>:
 8000204:	4603      	mov	r3, r0
 8000206:	f813 2b01 	ldrb.w	r2, [r3], #1
 800020a:	2a00      	cmp	r2, #0
 800020c:	d1fb      	bne.n	8000206 <strlen+0x2>
 800020e:	1a18      	subs	r0, r3, r0
 8000210:	3801      	subs	r0, #1
 8000212:	4770      	bx	lr
	...

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <lsm_write>:
/*
 * LSM6DSR
 */

static int32_t lsm_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af04      	add	r7, sp, #16
 8001032:	60f8      	str	r0, [r7, #12]
 8001034:	607a      	str	r2, [r7, #4]
 8001036:	461a      	mov	r2, r3
 8001038:	460b      	mov	r3, r1
 800103a:	72fb      	strb	r3, [r7, #11]
 800103c:	4613      	mov	r3, r2
 800103e:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LSM6DSR_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*) bufp, len, 1000);
 8001040:	7afb      	ldrb	r3, [r7, #11]
 8001042:	b29a      	uxth	r2, r3
 8001044:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001048:	9302      	str	r3, [sp, #8]
 800104a:	893b      	ldrh	r3, [r7, #8]
 800104c:	9301      	str	r3, [sp, #4]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	9300      	str	r3, [sp, #0]
 8001052:	2301      	movs	r3, #1
 8001054:	21d5      	movs	r1, #213	; 0xd5
 8001056:	68f8      	ldr	r0, [r7, #12]
 8001058:	f007 fc20 	bl	800889c <HAL_I2C_Mem_Write>
  return 0;
 800105c:	2300      	movs	r3, #0
}
 800105e:	4618      	mov	r0, r3
 8001060:	3710      	adds	r7, #16
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}

08001066 <lsm_read>:

static int32_t lsm_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 8001066:	b580      	push	{r7, lr}
 8001068:	b088      	sub	sp, #32
 800106a:	af04      	add	r7, sp, #16
 800106c:	60f8      	str	r0, [r7, #12]
 800106e:	607a      	str	r2, [r7, #4]
 8001070:	461a      	mov	r2, r3
 8001072:	460b      	mov	r3, r1
 8001074:	72fb      	strb	r3, [r7, #11]
 8001076:	4613      	mov	r3, r2
 8001078:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LSM6DSR_I2C_ADD_L, reg,
 800107a:	7afb      	ldrb	r3, [r7, #11]
 800107c:	b29a      	uxth	r2, r3
 800107e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001082:	9302      	str	r3, [sp, #8]
 8001084:	893b      	ldrh	r3, [r7, #8]
 8001086:	9301      	str	r3, [sp, #4]
 8001088:	687b      	ldr	r3, [r7, #4]
 800108a:	9300      	str	r3, [sp, #0]
 800108c:	2301      	movs	r3, #1
 800108e:	21d5      	movs	r1, #213	; 0xd5
 8001090:	68f8      	ldr	r0, [r7, #12]
 8001092:	f007 fcfd 	bl	8008a90 <HAL_I2C_Mem_Read>
                   I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
  return 0;
 8001096:	2300      	movs	r3, #0
}
 8001098:	4618      	mov	r0, r3
 800109a:	3710      	adds	r7, #16
 800109c:	46bd      	mov	sp, r7
 800109e:	bd80      	pop	{r7, pc}

080010a0 <MRT_LSM6DSR_Setup>:




stmdev_ctx_t  MRT_LSM6DSR_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 80010a0:	b590      	push	{r4, r7, lr}
 80010a2:	b08b      	sub	sp, #44	; 0x2c
 80010a4:	af00      	add	r7, sp, #0
 80010a6:	60f8      	str	r0, [r7, #12]
 80010a8:	60b9      	str	r1, [r7, #8]
 80010aa:	607a      	str	r2, [r7, #4]
	  Guart = uart;
 80010ac:	4a53      	ldr	r2, [pc, #332]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 80010ae:	687b      	ldr	r3, [r7, #4]
 80010b0:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LSM6DSR Setup Starts\n\r", 22, HAL_MAX_DELAY);
 80010b2:	4b52      	ldr	r3, [pc, #328]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 80010b4:	6818      	ldr	r0, [r3, #0]
 80010b6:	f04f 33ff 	mov.w	r3, #4294967295
 80010ba:	2216      	movs	r2, #22
 80010bc:	4950      	ldr	r1, [pc, #320]	; (8001200 <MRT_LSM6DSR_Setup+0x160>)
 80010be:	f00b fece 	bl	800ce5e <HAL_UART_Transmit>


	  stmdev_ctx_t lsm_ctx;

	  /* Initialize mems driver interface */
	  lsm_ctx.write_reg = lsm_write;
 80010c2:	4b50      	ldr	r3, [pc, #320]	; (8001204 <MRT_LSM6DSR_Setup+0x164>)
 80010c4:	61fb      	str	r3, [r7, #28]
	  lsm_ctx.read_reg = lsm_read;
 80010c6:	4b50      	ldr	r3, [pc, #320]	; (8001208 <MRT_LSM6DSR_Setup+0x168>)
 80010c8:	623b      	str	r3, [r7, #32]
	  lsm_ctx.handle = SENSOR_BUS;
 80010ca:	68bb      	ldr	r3, [r7, #8]
 80010cc:	627b      	str	r3, [r7, #36]	; 0x24
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 80010ce:	2064      	movs	r0, #100	; 0x64
 80010d0:	f006 fb62 	bl	8007798 <HAL_Delay>
	  /* Check device ID */
	  lsm6dsr_device_id_get(&lsm_ctx, &lsm_whoamI);
 80010d4:	f107 031c 	add.w	r3, r7, #28
 80010d8:	494c      	ldr	r1, [pc, #304]	; (800120c <MRT_LSM6DSR_Setup+0x16c>)
 80010da:	4618      	mov	r0, r3
 80010dc:	f005 fd9a 	bl	8006c14 <lsm6dsr_device_id_get>

	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 21, HAL_MAX_DELAY);
 80010e0:	4b46      	ldr	r3, [pc, #280]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 80010e2:	6818      	ldr	r0, [r3, #0]
 80010e4:	f04f 33ff 	mov.w	r3, #4294967295
 80010e8:	2215      	movs	r2, #21
 80010ea:	4949      	ldr	r1, [pc, #292]	; (8001210 <MRT_LSM6DSR_Setup+0x170>)
 80010ec:	f00b feb7 	bl	800ce5e <HAL_UART_Transmit>


	  if (lsm_whoamI != LSM6DSR_ID){
 80010f0:	4b46      	ldr	r3, [pc, #280]	; (800120c <MRT_LSM6DSR_Setup+0x16c>)
 80010f2:	781b      	ldrb	r3, [r3, #0]
 80010f4:	2b6a      	cmp	r3, #106	; 0x6a
 80010f6:	d032      	beq.n	800115e <MRT_LSM6DSR_Setup+0xbe>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 80010f8:	4b40      	ldr	r3, [pc, #256]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 80010fa:	6818      	ldr	r0, [r3, #0]
 80010fc:	f04f 33ff 	mov.w	r3, #4294967295
 8001100:	2208      	movs	r2, #8
 8001102:	4944      	ldr	r1, [pc, #272]	; (8001214 <MRT_LSM6DSR_Setup+0x174>)
 8001104:	f00b feab 	bl	800ce5e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 8001108:	4b3c      	ldr	r3, [pc, #240]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 800110a:	6818      	ldr	r0, [r3, #0]
 800110c:	f04f 33ff 	mov.w	r3, #4294967295
 8001110:	2210      	movs	r2, #16
 8001112:	4941      	ldr	r1, [pc, #260]	; (8001218 <MRT_LSM6DSR_Setup+0x178>)
 8001114:	f00b fea3 	bl	800ce5e <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lsm_whoamI);
 8001118:	4b3c      	ldr	r3, [pc, #240]	; (800120c <MRT_LSM6DSR_Setup+0x16c>)
 800111a:	781b      	ldrb	r3, [r3, #0]
 800111c:	461a      	mov	r2, r3
 800111e:	f107 0310 	add.w	r3, r7, #16
 8001122:	493e      	ldr	r1, [pc, #248]	; (800121c <MRT_LSM6DSR_Setup+0x17c>)
 8001124:	4618      	mov	r0, r3
 8001126:	f015 fcaf 	bl	8016a88 <siprintf>

			__BKPT();
 800112a:	be00      	bkpt	0x0000

		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 800112c:	4b33      	ldr	r3, [pc, #204]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 800112e:	681c      	ldr	r4, [r3, #0]
 8001130:	f107 0310 	add.w	r3, r7, #16
 8001134:	4618      	mov	r0, r3
 8001136:	f7ff f865 	bl	8000204 <strlen>
 800113a:	4603      	mov	r3, r0
 800113c:	b29a      	uxth	r2, r3
 800113e:	f107 0110 	add.w	r1, r7, #16
 8001142:	f04f 33ff 	mov.w	r3, #4294967295
 8001146:	4620      	mov	r0, r4
 8001148:	f00b fe89 	bl	800ce5e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 800114c:	4b2b      	ldr	r3, [pc, #172]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 800114e:	6818      	ldr	r0, [r3, #0]
 8001150:	f04f 33ff 	mov.w	r3, #4294967295
 8001154:	2216      	movs	r2, #22
 8001156:	4932      	ldr	r1, [pc, #200]	; (8001220 <MRT_LSM6DSR_Setup+0x180>)
 8001158:	f00b fe81 	bl	800ce5e <HAL_UART_Transmit>
		  while(1);
 800115c:	e7fe      	b.n	800115c <MRT_LSM6DSR_Setup+0xbc>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 6, HAL_MAX_DELAY);
 800115e:	4b27      	ldr	r3, [pc, #156]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 8001160:	6818      	ldr	r0, [r3, #0]
 8001162:	f04f 33ff 	mov.w	r3, #4294967295
 8001166:	2206      	movs	r2, #6
 8001168:	492e      	ldr	r1, [pc, #184]	; (8001224 <MRT_LSM6DSR_Setup+0x184>)
 800116a:	f00b fe78 	bl	800ce5e <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lsm6dsr_reset_set(&lsm_ctx, PROPERTY_ENABLE);
 800116e:	f107 031c 	add.w	r3, r7, #28
 8001172:	2101      	movs	r1, #1
 8001174:	4618      	mov	r0, r3
 8001176:	f005 fd5e 	bl	8006c36 <lsm6dsr_reset_set>


	  HAL_Delay(1000);
 800117a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800117e:	f006 fb0b 	bl	8007798 <HAL_Delay>

	  do {
	    lsm6dsr_reset_get(&lsm_ctx, &lsm_rst);
 8001182:	f107 031c 	add.w	r3, r7, #28
 8001186:	4928      	ldr	r1, [pc, #160]	; (8001228 <MRT_LSM6DSR_Setup+0x188>)
 8001188:	4618      	mov	r0, r3
 800118a:	f005 fd7a 	bl	8006c82 <lsm6dsr_reset_get>
	  } while (lsm_rst);
 800118e:	4b26      	ldr	r3, [pc, #152]	; (8001228 <MRT_LSM6DSR_Setup+0x188>)
 8001190:	781b      	ldrb	r3, [r3, #0]
 8001192:	2b00      	cmp	r3, #0
 8001194:	d1f5      	bne.n	8001182 <MRT_LSM6DSR_Setup+0xe2>

	  /* Disable I3C interface */
	  //TODO JASPER lsm6dsr_i3c_disable_set(&lsm_ctx, LSM6DSR_I3C_DISABLE);

	  /* Enable Block Data Update */
	  lsm6dsr_block_data_update_set(&lsm_ctx, PROPERTY_ENABLE);
 8001196:	f107 031c 	add.w	r3, r7, #28
 800119a:	2101      	movs	r1, #1
 800119c:	4618      	mov	r0, r3
 800119e:	f005 fbe9 	bl	8006974 <lsm6dsr_block_data_update_set>
	  /* Set Output Data Rate */
	  lsm6dsr_xl_data_rate_set(&lsm_ctx, LSM6DSR_XL_ODR_12Hz5);
 80011a2:	f107 031c 	add.w	r3, r7, #28
 80011a6:	2101      	movs	r1, #1
 80011a8:	4618      	mov	r0, r3
 80011aa:	f005 f9c5 	bl	8006538 <lsm6dsr_xl_data_rate_set>
	  lsm6dsr_gy_data_rate_set(&lsm_ctx, LSM6DSR_GY_ODR_12Hz5);
 80011ae:	f107 031c 	add.w	r3, r7, #28
 80011b2:	2101      	movs	r1, #1
 80011b4:	4618      	mov	r0, r3
 80011b6:	f005 fae1 	bl	800677c <lsm6dsr_gy_data_rate_set>
	  /* Set full scale */
	  lsm6dsr_xl_full_scale_set(&lsm_ctx, LSM6DSR_2g);
 80011ba:	f107 031c 	add.w	r3, r7, #28
 80011be:	2100      	movs	r1, #0
 80011c0:	4618      	mov	r0, r3
 80011c2:	f005 f993 	bl	80064ec <lsm6dsr_xl_full_scale_set>
	  lsm6dsr_gy_full_scale_set(&lsm_ctx, LSM6DSR_2000dps);
 80011c6:	f107 031c 	add.w	r3, r7, #28
 80011ca:	210c      	movs	r1, #12
 80011cc:	4618      	mov	r0, r3
 80011ce:	f005 faaf 	bl	8006730 <lsm6dsr_gy_full_scale_set>
	  /* Configure filtering chain(No aux interface)
	   * Accelerometer - LPF1 + LPF2 path
	   */
	  //TODO JASPER lsm6dsr_xl_hp_path_on_out_set(&lsm_ctx, LSM6DSR_LP_ODR_DIV_100);
	  //TODO JASPER lsm6dsr_xl_filter_lp2_set(&lsm_ctx, PROPERTY_ENABLE);
	  HAL_UART_Transmit(Guart,"LLSM6DSR Setup Ends\n\r", 25, HAL_MAX_DELAY);
 80011d2:	4b0a      	ldr	r3, [pc, #40]	; (80011fc <MRT_LSM6DSR_Setup+0x15c>)
 80011d4:	6818      	ldr	r0, [r3, #0]
 80011d6:	f04f 33ff 	mov.w	r3, #4294967295
 80011da:	2219      	movs	r2, #25
 80011dc:	4913      	ldr	r1, [pc, #76]	; (800122c <MRT_LSM6DSR_Setup+0x18c>)
 80011de:	f00b fe3e 	bl	800ce5e <HAL_UART_Transmit>

	  return lsm_ctx;
 80011e2:	68fb      	ldr	r3, [r7, #12]
 80011e4:	461c      	mov	r4, r3
 80011e6:	f107 031c 	add.w	r3, r7, #28
 80011ea:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80011ee:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	}
 80011f2:	68f8      	ldr	r0, [r7, #12]
 80011f4:	372c      	adds	r7, #44	; 0x2c
 80011f6:	46bd      	mov	sp, r7
 80011f8:	bd90      	pop	{r4, r7, pc}
 80011fa:	bf00      	nop
 80011fc:	20005b0c 	.word	0x20005b0c
 8001200:	0801aa90 	.word	0x0801aa90
 8001204:	0800102d 	.word	0x0800102d
 8001208:	08001067 	.word	0x08001067
 800120c:	20000290 	.word	0x20000290
 8001210:	0801aaa8 	.word	0x0801aaa8
 8001214:	0801aac0 	.word	0x0801aac0
 8001218:	0801aacc 	.word	0x0801aacc
 800121c:	0801aae0 	.word	0x0801aae0
 8001220:	0801aae8 	.word	0x0801aae8
 8001224:	0801ab00 	.word	0x0801ab00
 8001228:	20000291 	.word	0x20000291
 800122c:	0801ab08 	.word	0x0801ab08

08001230 <MRT_LSM6DSR_getAcceleration>:


/*
 * Get acceleration values
 */
void MRT_LSM6DSR_getAcceleration(stmdev_ctx_t lsm_ctx,float acceleration_mg[3]){
 8001230:	b590      	push	{r4, r7, lr}
 8001232:	b087      	sub	sp, #28
 8001234:	af00      	add	r7, sp, #0
 8001236:	1d3c      	adds	r4, r7, #4
 8001238:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800123c:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_xl_flag_data_ready_get(&lsm_ctx, &reg);
 800123e:	f107 0217 	add.w	r2, r7, #23
 8001242:	1d3b      	adds	r3, r7, #4
 8001244:	4611      	mov	r1, r2
 8001246:	4618      	mov	r0, r3
 8001248:	f005 fbba 	bl	80069c0 <lsm6dsr_xl_flag_data_ready_get>

		//if (reg.status_reg.gda) {
	    if(reg){
 800124c:	7dfb      	ldrb	r3, [r7, #23]
 800124e:	2b00      	cmp	r3, #0
 8001250:	d02d      	beq.n	80012ae <MRT_LSM6DSR_getAcceleration+0x7e>
		/* Read magnetic field data */
		memset(data_raw_acceleration, 0x00, 3 * sizeof(int16_t));
 8001252:	2206      	movs	r2, #6
 8001254:	2100      	movs	r1, #0
 8001256:	4818      	ldr	r0, [pc, #96]	; (80012b8 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001258:	f014 fb98 	bl	801598c <memset>
        lsm6dsr_acceleration_raw_get(&lsm_ctx, data_raw_acceleration);
 800125c:	1d3b      	adds	r3, r7, #4
 800125e:	4916      	ldr	r1, [pc, #88]	; (80012b8 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001260:	4618      	mov	r0, r3
 8001262:	f005 fc66 	bl	8006b32 <lsm6dsr_acceleration_raw_get>
        acceleration_mg[0] = lsm6dsr_from_fs2g_to_mg(
 8001266:	4b14      	ldr	r3, [pc, #80]	; (80012b8 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001268:	f9b3 3000 	ldrsh.w	r3, [r3]
 800126c:	4618      	mov	r0, r3
 800126e:	f005 f8f1 	bl	8006454 <lsm6dsr_from_fs2g_to_mg>
 8001272:	eef0 7a40 	vmov.f32	s15, s0
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	edc3 7a00 	vstr	s15, [r3]
                               data_raw_acceleration[0]);
        acceleration_mg[1] = lsm6dsr_from_fs2g_to_mg(
 800127c:	4b0e      	ldr	r3, [pc, #56]	; (80012b8 <MRT_LSM6DSR_getAcceleration+0x88>)
 800127e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8001282:	683b      	ldr	r3, [r7, #0]
 8001284:	1d1c      	adds	r4, r3, #4
 8001286:	4610      	mov	r0, r2
 8001288:	f005 f8e4 	bl	8006454 <lsm6dsr_from_fs2g_to_mg>
 800128c:	eef0 7a40 	vmov.f32	s15, s0
 8001290:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[1]);
        acceleration_mg[2] = lsm6dsr_from_fs2g_to_mg(
 8001294:	4b08      	ldr	r3, [pc, #32]	; (80012b8 <MRT_LSM6DSR_getAcceleration+0x88>)
 8001296:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	f103 0408 	add.w	r4, r3, #8
 80012a0:	4610      	mov	r0, r2
 80012a2:	f005 f8d7 	bl	8006454 <lsm6dsr_from_fs2g_to_mg>
 80012a6:	eef0 7a40 	vmov.f32	s15, s0
 80012aa:	edc4 7a00 	vstr	s15, [r4]
                               data_raw_acceleration[2]);
      }
}
 80012ae:	bf00      	nop
 80012b0:	371c      	adds	r7, #28
 80012b2:	46bd      	mov	sp, r7
 80012b4:	bd90      	pop	{r4, r7, pc}
 80012b6:	bf00      	nop
 80012b8:	20000280 	.word	0x20000280

080012bc <MRT_LSM6DSR_getTemperature>:


/*
 * Get temperature value
 */
void MRT_LSM6DSR_getTemperature(stmdev_ctx_t lsm_ctx,float* temperature_degC){
 80012bc:	b590      	push	{r4, r7, lr}
 80012be:	b087      	sub	sp, #28
 80012c0:	af00      	add	r7, sp, #0
 80012c2:	1d3c      	adds	r4, r7, #4
 80012c4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80012c8:	603b      	str	r3, [r7, #0]
	//lsm6dsr_reg_t reg;
	//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    uint8_t reg;
    lsm6dsr_temp_flag_data_ready_get(&lsm_ctx, &reg);
 80012ca:	f107 0217 	add.w	r2, r7, #23
 80012ce:	1d3b      	adds	r3, r7, #4
 80012d0:	4611      	mov	r1, r2
 80012d2:	4618      	mov	r0, r3
 80012d4:	f005 fba6 	bl	8006a24 <lsm6dsr_temp_flag_data_ready_get>

	//if (reg.status_reg.tda) {
    if(reg){
 80012d8:	7dfb      	ldrb	r3, [r7, #23]
 80012da:	2b00      	cmp	r3, #0
 80012dc:	d012      	beq.n	8001304 <MRT_LSM6DSR_getTemperature+0x48>
 80012de:	4b0b      	ldr	r3, [pc, #44]	; (800130c <MRT_LSM6DSR_getTemperature+0x50>)
 80012e0:	2200      	movs	r2, #0
 80012e2:	801a      	strh	r2, [r3, #0]
		//Read temperature data
		memset(&lsm_data_raw_temperature, 0x00, sizeof(int16_t));
		lsm6dsr_temperature_raw_get(&lsm_ctx, &lsm_data_raw_temperature);
 80012e4:	1d3b      	adds	r3, r7, #4
 80012e6:	4909      	ldr	r1, [pc, #36]	; (800130c <MRT_LSM6DSR_getTemperature+0x50>)
 80012e8:	4618      	mov	r0, r3
 80012ea:	f005 fbb4 	bl	8006a56 <lsm6dsr_temperature_raw_get>
		*temperature_degC = lsm6dsr_from_lsb_to_celsius(lsm_data_raw_temperature);
 80012ee:	4b07      	ldr	r3, [pc, #28]	; (800130c <MRT_LSM6DSR_getTemperature+0x50>)
 80012f0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012f4:	4618      	mov	r0, r3
 80012f6:	f005 f8dd 	bl	80064b4 <lsm6dsr_from_lsb_to_celsius>
 80012fa:	eef0 7a40 	vmov.f32	s15, s0
 80012fe:	683b      	ldr	r3, [r7, #0]
 8001300:	edc3 7a00 	vstr	s15, [r3]

	}
}
 8001304:	bf00      	nop
 8001306:	371c      	adds	r7, #28
 8001308:	46bd      	mov	sp, r7
 800130a:	bd90      	pop	{r4, r7, pc}
 800130c:	2000028e 	.word	0x2000028e

08001310 <MRT_LSM6DSR_getAngularRate>:


/*
 * Get angular rate values
 */
void MRT_LSM6DSR_getAngularRate(stmdev_ctx_t lsm_ctx,float angular_rate_mdps[3]){
 8001310:	b590      	push	{r4, r7, lr}
 8001312:	b087      	sub	sp, #28
 8001314:	af00      	add	r7, sp, #0
 8001316:	1d3c      	adds	r4, r7, #4
 8001318:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800131c:	603b      	str	r3, [r7, #0]
		//lsm6dsr_reg_t reg;
		//lsm6dsr_status_reg_get(&dev_ctx, &reg.status_reg);

    	uint8_t reg;
	    lsm6dsr_gy_flag_data_ready_get(&lsm_ctx, &reg);
 800131e:	f107 0217 	add.w	r2, r7, #23
 8001322:	1d3b      	adds	r3, r7, #4
 8001324:	4611      	mov	r1, r2
 8001326:	4618      	mov	r0, r3
 8001328:	f005 fb63 	bl	80069f2 <lsm6dsr_gy_flag_data_ready_get>

		//if (reg.status_reg.xlda) {
	    if(reg){
 800132c:	7dfb      	ldrb	r3, [r7, #23]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d02d      	beq.n	800138e <MRT_LSM6DSR_getAngularRate+0x7e>
		/* Read magnetic field data */
		memset(data_raw_angular_rate, 0x00, 3 * sizeof(int16_t));
 8001332:	2206      	movs	r2, #6
 8001334:	2100      	movs	r1, #0
 8001336:	4818      	ldr	r0, [pc, #96]	; (8001398 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001338:	f014 fb28 	bl	801598c <memset>
		lsm6dsr_angular_rate_raw_get(&lsm_ctx, data_raw_angular_rate);
 800133c:	1d3b      	adds	r3, r7, #4
 800133e:	4916      	ldr	r1, [pc, #88]	; (8001398 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001340:	4618      	mov	r0, r3
 8001342:	f005 fbab 	bl	8006a9c <lsm6dsr_angular_rate_raw_get>
		angular_rate_mdps[0] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[0]);
 8001346:	4b14      	ldr	r3, [pc, #80]	; (8001398 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001348:	f9b3 3000 	ldrsh.w	r3, [r3]
 800134c:	4618      	mov	r0, r3
 800134e:	f005 f899 	bl	8006484 <lsm6dsr_from_fs2000dps_to_mdps>
 8001352:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[0] =
 8001356:	683b      	ldr	r3, [r7, #0]
 8001358:	edc3 7a00 	vstr	s15, [r3]
		angular_rate_mdps[1] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 800135c:	4b0e      	ldr	r3, [pc, #56]	; (8001398 <MRT_LSM6DSR_getAngularRate+0x88>)
 800135e:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
		angular_rate_mdps[1] =
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	1d1c      	adds	r4, r3, #4
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[1]);
 8001366:	4610      	mov	r0, r2
 8001368:	f005 f88c 	bl	8006484 <lsm6dsr_from_fs2000dps_to_mdps>
 800136c:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[1] =
 8001370:	edc4 7a00 	vstr	s15, [r4]
		angular_rate_mdps[2] =
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001374:	4b08      	ldr	r3, [pc, #32]	; (8001398 <MRT_LSM6DSR_getAngularRate+0x88>)
 8001376:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
		angular_rate_mdps[2] =
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	f103 0408 	add.w	r4, r3, #8
				lsm6dsr_from_fs2000dps_to_mdps(data_raw_angular_rate[2]);
 8001380:	4610      	mov	r0, r2
 8001382:	f005 f87f 	bl	8006484 <lsm6dsr_from_fs2000dps_to_mdps>
 8001386:	eef0 7a40 	vmov.f32	s15, s0
		angular_rate_mdps[2] =
 800138a:	edc4 7a00 	vstr	s15, [r4]
		fs2000dps_to_mdps
		*/

		}

}
 800138e:	bf00      	nop
 8001390:	371c      	adds	r7, #28
 8001392:	46bd      	mov	sp, r7
 8001394:	bd90      	pop	{r4, r7, pc}
 8001396:	bf00      	nop
 8001398:	20000288 	.word	0x20000288

0800139c <MRT_LPS22HH_Setup>:
 * LPS22HH
 */


stmdev_ctx_t  MRT_LPS22HH_Setup(I2C_HandleTypeDef* SENSOR_BUS, UART_HandleTypeDef* uart)
	{
 800139c:	b590      	push	{r4, r7, lr}
 800139e:	b08d      	sub	sp, #52	; 0x34
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	60f8      	str	r0, [r7, #12]
 80013a4:	60b9      	str	r1, [r7, #8]
 80013a6:	607a      	str	r2, [r7, #4]

	  Guart = uart;
 80013a8:	4a4b      	ldr	r2, [pc, #300]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	6013      	str	r3, [r2, #0]
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Starts\n\r", 22, HAL_MAX_DELAY);
 80013ae:	4b4a      	ldr	r3, [pc, #296]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 80013b0:	6818      	ldr	r0, [r3, #0]
 80013b2:	f04f 33ff 	mov.w	r3, #4294967295
 80013b6:	2216      	movs	r2, #22
 80013b8:	4948      	ldr	r1, [pc, #288]	; (80014dc <MRT_LPS22HH_Setup+0x140>)
 80013ba:	f00b fd50 	bl	800ce5e <HAL_UART_Transmit>

	  stmdev_ctx_t lps_ctx;

	  lps22hh_reg_t reg;
	  /* Initialize mems driver interface */
	  lps_ctx.write_reg = lps_write;
 80013be:	4b48      	ldr	r3, [pc, #288]	; (80014e0 <MRT_LPS22HH_Setup+0x144>)
 80013c0:	627b      	str	r3, [r7, #36]	; 0x24
	  lps_ctx.read_reg = lps_read;
 80013c2:	4b48      	ldr	r3, [pc, #288]	; (80014e4 <MRT_LPS22HH_Setup+0x148>)
 80013c4:	62bb      	str	r3, [r7, #40]	; 0x28
	  lps_ctx.handle = SENSOR_BUS;
 80013c6:	68bb      	ldr	r3, [r7, #8]
 80013c8:	62fb      	str	r3, [r7, #44]	; 0x2c
	  /* Wait sensor boot time */
	  HAL_Delay(BOOT_TIME);
 80013ca:	2064      	movs	r0, #100	; 0x64
 80013cc:	f006 f9e4 	bl	8007798 <HAL_Delay>
	  /* Check device ID */
	  lps_whoamI = 0;
 80013d0:	4b45      	ldr	r3, [pc, #276]	; (80014e8 <MRT_LPS22HH_Setup+0x14c>)
 80013d2:	2200      	movs	r2, #0
 80013d4:	701a      	strb	r2, [r3, #0]
	  lps22hh_device_id_get(&lps_ctx, &lps_whoamI);
 80013d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80013da:	4943      	ldr	r1, [pc, #268]	; (80014e8 <MRT_LPS22HH_Setup+0x14c>)
 80013dc:	4618      	mov	r0, r3
 80013de:	f004 ffb8 	bl	8006352 <lps22hh_device_id_get>



  	  HAL_UART_Transmit(Guart,"Checking Sensor ID...", 22, HAL_MAX_DELAY);
 80013e2:	4b3d      	ldr	r3, [pc, #244]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 80013e4:	6818      	ldr	r0, [r3, #0]
 80013e6:	f04f 33ff 	mov.w	r3, #4294967295
 80013ea:	2216      	movs	r2, #22
 80013ec:	493f      	ldr	r1, [pc, #252]	; (80014ec <MRT_LPS22HH_Setup+0x150>)
 80013ee:	f00b fd36 	bl	800ce5e <HAL_UART_Transmit>
	  if ( lps_whoamI != LPS22HH_ID ){
 80013f2:	4b3d      	ldr	r3, [pc, #244]	; (80014e8 <MRT_LPS22HH_Setup+0x14c>)
 80013f4:	781b      	ldrb	r3, [r3, #0]
 80013f6:	2bb3      	cmp	r3, #179	; 0xb3
 80013f8:	d031      	beq.n	800145e <MRT_LPS22HH_Setup+0xc2>
		  HAL_UART_Transmit(Guart,"NOT OK\n\r", 8, HAL_MAX_DELAY);
 80013fa:	4b37      	ldr	r3, [pc, #220]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 80013fc:	6818      	ldr	r0, [r3, #0]
 80013fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001402:	2208      	movs	r2, #8
 8001404:	493a      	ldr	r1, [pc, #232]	; (80014f0 <MRT_LPS22HH_Setup+0x154>)
 8001406:	f00b fd2a 	bl	800ce5e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"This Device is: " , 16, HAL_MAX_DELAY);
 800140a:	4b33      	ldr	r3, [pc, #204]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 800140c:	6818      	ldr	r0, [r3, #0]
 800140e:	f04f 33ff 	mov.w	r3, #4294967295
 8001412:	2210      	movs	r2, #16
 8001414:	4937      	ldr	r1, [pc, #220]	; (80014f4 <MRT_LPS22HH_Setup+0x158>)
 8001416:	f00b fd22 	bl	800ce5e <HAL_UART_Transmit>
		  char buffer[10];
		  sprintf(buffer, "%X\r\n", lps_whoamI);
 800141a:	4b33      	ldr	r3, [pc, #204]	; (80014e8 <MRT_LPS22HH_Setup+0x14c>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	461a      	mov	r2, r3
 8001420:	f107 0314 	add.w	r3, r7, #20
 8001424:	4934      	ldr	r1, [pc, #208]	; (80014f8 <MRT_LPS22HH_Setup+0x15c>)
 8001426:	4618      	mov	r0, r3
 8001428:	f015 fb2e 	bl	8016a88 <siprintf>
		  HAL_UART_Transmit(Guart,buffer, strlen(buffer), HAL_MAX_DELAY);
 800142c:	4b2a      	ldr	r3, [pc, #168]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 800142e:	681c      	ldr	r4, [r3, #0]
 8001430:	f107 0314 	add.w	r3, r7, #20
 8001434:	4618      	mov	r0, r3
 8001436:	f7fe fee5 	bl	8000204 <strlen>
 800143a:	4603      	mov	r3, r0
 800143c:	b29a      	uxth	r2, r3
 800143e:	f107 0114 	add.w	r1, r7, #20
 8001442:	f04f 33ff 	mov.w	r3, #4294967295
 8001446:	4620      	mov	r0, r4
 8001448:	f00b fd09 	bl	800ce5e <HAL_UART_Transmit>
		  HAL_UART_Transmit(Guart,"\n\rProgram Terminated\n\r", 22, HAL_MAX_DELAY);
 800144c:	4b22      	ldr	r3, [pc, #136]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 800144e:	6818      	ldr	r0, [r3, #0]
 8001450:	f04f 33ff 	mov.w	r3, #4294967295
 8001454:	2216      	movs	r2, #22
 8001456:	4929      	ldr	r1, [pc, #164]	; (80014fc <MRT_LPS22HH_Setup+0x160>)
 8001458:	f00b fd01 	bl	800ce5e <HAL_UART_Transmit>
		  while(1);
 800145c:	e7fe      	b.n	800145c <MRT_LPS22HH_Setup+0xc0>
	  }
	  HAL_UART_Transmit(Guart,"OK\n\r", 4, HAL_MAX_DELAY);
 800145e:	4b1e      	ldr	r3, [pc, #120]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 8001460:	6818      	ldr	r0, [r3, #0]
 8001462:	f04f 33ff 	mov.w	r3, #4294967295
 8001466:	2204      	movs	r2, #4
 8001468:	4925      	ldr	r1, [pc, #148]	; (8001500 <MRT_LPS22HH_Setup+0x164>)
 800146a:	f00b fcf8 	bl	800ce5e <HAL_UART_Transmit>

	  /* Restore default configuration */
	  lps22hh_reset_set(&lps_ctx, PROPERTY_ENABLE);
 800146e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001472:	2101      	movs	r1, #1
 8001474:	4618      	mov	r0, r3
 8001476:	f004 ff7d 	bl	8006374 <lps22hh_reset_set>

	  HAL_Delay(1000);
 800147a:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800147e:	f006 f98b 	bl	8007798 <HAL_Delay>

	  do {
	    lps22hh_reset_get(&lps_ctx, &lps_rst);
 8001482:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001486:	491f      	ldr	r1, [pc, #124]	; (8001504 <MRT_LPS22HH_Setup+0x168>)
 8001488:	4618      	mov	r0, r3
 800148a:	f004 ff99 	bl	80063c0 <lps22hh_reset_get>
	  } while (lps_rst);
 800148e:	4b1d      	ldr	r3, [pc, #116]	; (8001504 <MRT_LPS22HH_Setup+0x168>)
 8001490:	781b      	ldrb	r3, [r3, #0]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d1f5      	bne.n	8001482 <MRT_LPS22HH_Setup+0xe6>


	  /* Enable Block Data Update */
	  lps22hh_block_data_update_set(&lps_ctx, PROPERTY_ENABLE);
 8001496:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800149a:	2101      	movs	r1, #1
 800149c:	4618      	mov	r0, r3
 800149e:	f004 fe7f 	bl	80061a0 <lps22hh_block_data_update_set>
	  /* Set Output Data Rate */
	  lps22hh_data_rate_set(&lps_ctx, LPS22HH_75_Hz_LOW_NOISE);
 80014a2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014a6:	2115      	movs	r1, #21
 80014a8:	4618      	mov	r0, r3
 80014aa:	f004 fe9f 	bl	80061ec <lps22hh_data_rate_set>
	  HAL_UART_Transmit(Guart,"LPS22HH Setup Ends\n\r", 24, HAL_MAX_DELAY);
 80014ae:	4b0a      	ldr	r3, [pc, #40]	; (80014d8 <MRT_LPS22HH_Setup+0x13c>)
 80014b0:	6818      	ldr	r0, [r3, #0]
 80014b2:	f04f 33ff 	mov.w	r3, #4294967295
 80014b6:	2218      	movs	r2, #24
 80014b8:	4913      	ldr	r1, [pc, #76]	; (8001508 <MRT_LPS22HH_Setup+0x16c>)
 80014ba:	f00b fcd0 	bl	800ce5e <HAL_UART_Transmit>

	  return lps_ctx;
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	461c      	mov	r4, r3
 80014c2:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80014c6:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80014ca:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	}
 80014ce:	68f8      	ldr	r0, [r7, #12]
 80014d0:	3734      	adds	r7, #52	; 0x34
 80014d2:	46bd      	mov	sp, r7
 80014d4:	bd90      	pop	{r4, r7, pc}
 80014d6:	bf00      	nop
 80014d8:	20005b0c 	.word	0x20005b0c
 80014dc:	0801ab20 	.word	0x0801ab20
 80014e0:	080015b9 	.word	0x080015b9
 80014e4:	080015f3 	.word	0x080015f3
 80014e8:	2000029a 	.word	0x2000029a
 80014ec:	0801aaa8 	.word	0x0801aaa8
 80014f0:	0801aac0 	.word	0x0801aac0
 80014f4:	0801aacc 	.word	0x0801aacc
 80014f8:	0801aae0 	.word	0x0801aae0
 80014fc:	0801aae8 	.word	0x0801aae8
 8001500:	0801ab00 	.word	0x0801ab00
 8001504:	2000029b 	.word	0x2000029b
 8001508:	0801ab38 	.word	0x0801ab38

0800150c <MRT_LPS22HH_getPressure>:



void MRT_LPS22HH_getPressure(stmdev_ctx_t lps_ctx,float* pressure){
 800150c:	b590      	push	{r4, r7, lr}
 800150e:	b087      	sub	sp, #28
 8001510:	af00      	add	r7, sp, #0
 8001512:	1d3c      	adds	r4, r7, #4
 8001514:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001518:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	lps22hh_reg_t reg;
	lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);
 800151a:	f107 0214 	add.w	r2, r7, #20
 800151e:	1d38      	adds	r0, r7, #4
 8001520:	2301      	movs	r3, #1
 8001522:	2127      	movs	r1, #39	; 0x27
 8001524:	f004 fdda 	bl	80060dc <lps22hh_read_reg>

	//uint8_t reg;
	//lps22hh_press_flag_data_ready_get(&lps_ctx, &reg);

	if (reg.status.p_da) {
 8001528:	7d3b      	ldrb	r3, [r7, #20]
 800152a:	f003 0301 	and.w	r3, r3, #1
 800152e:	b2db      	uxtb	r3, r3
 8001530:	2b00      	cmp	r3, #0
 8001532:	d011      	beq.n	8001558 <MRT_LPS22HH_getPressure+0x4c>
 8001534:	4b0a      	ldr	r3, [pc, #40]	; (8001560 <MRT_LPS22HH_getPressure+0x54>)
 8001536:	2200      	movs	r2, #0
 8001538:	601a      	str	r2, [r3, #0]
	//if (reg) {
	  memset(&data_raw_pressure, 0x00, sizeof(uint32_t)); //TODO CAN CAUSE AN HARDFAULT
	  lps22hh_pressure_raw_get(&lps_ctx, &data_raw_pressure);
 800153a:	1d3b      	adds	r3, r7, #4
 800153c:	4908      	ldr	r1, [pc, #32]	; (8001560 <MRT_LPS22HH_getPressure+0x54>)
 800153e:	4618      	mov	r0, r3
 8001540:	f004 febb 	bl	80062ba <lps22hh_pressure_raw_get>
	  *pressure = lps22hh_from_lsb_to_hpa(data_raw_pressure);
 8001544:	4b06      	ldr	r3, [pc, #24]	; (8001560 <MRT_LPS22HH_getPressure+0x54>)
 8001546:	681b      	ldr	r3, [r3, #0]
 8001548:	4618      	mov	r0, r3
 800154a:	f004 fdf7 	bl	800613c <lps22hh_from_lsb_to_hpa>
 800154e:	eef0 7a40 	vmov.f32	s15, s0
 8001552:	683b      	ldr	r3, [r7, #0]
 8001554:	edc3 7a00 	vstr	s15, [r3]
	}
}
 8001558:	bf00      	nop
 800155a:	371c      	adds	r7, #28
 800155c:	46bd      	mov	sp, r7
 800155e:	bd90      	pop	{r4, r7, pc}
 8001560:	20000294 	.word	0x20000294

08001564 <MRT_LPS22HH_getTemperature>:

void MRT_LPS22HH_getTemperature(stmdev_ctx_t lps_ctx,float* temperature_degC){
 8001564:	b590      	push	{r4, r7, lr}
 8001566:	b087      	sub	sp, #28
 8001568:	af00      	add	r7, sp, #0
 800156a:	1d3c      	adds	r4, r7, #4
 800156c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001570:	603b      	str	r3, [r7, #0]
	/* Read output only if new value is available */
	//lps22hh_reg_t reg;
	//lps22hh_read_reg(&lps_ctx, LPS22HH_STATUS, (uint8_t *)&reg, 1);

	uint8_t reg;
	lps22hh_temp_flag_data_ready_get(&lps_ctx, &reg);
 8001572:	f107 0217 	add.w	r2, r7, #23
 8001576:	1d3b      	adds	r3, r7, #4
 8001578:	4611      	mov	r1, r2
 800157a:	4618      	mov	r0, r3
 800157c:	f004 fe84 	bl	8006288 <lps22hh_temp_flag_data_ready_get>

	//if (reg.status.t_da) {
	if (reg) {
 8001580:	7dfb      	ldrb	r3, [r7, #23]
 8001582:	2b00      	cmp	r3, #0
 8001584:	d012      	beq.n	80015ac <MRT_LPS22HH_getTemperature+0x48>
 8001586:	4b0b      	ldr	r3, [pc, #44]	; (80015b4 <MRT_LPS22HH_getTemperature+0x50>)
 8001588:	2200      	movs	r2, #0
 800158a:	801a      	strh	r2, [r3, #0]
	  memset(&lps_data_raw_temperature, 0x00, sizeof(int16_t));
	  lps22hh_temperature_raw_get(&lps_ctx, &lps_data_raw_temperature);
 800158c:	1d3b      	adds	r3, r7, #4
 800158e:	4909      	ldr	r1, [pc, #36]	; (80015b4 <MRT_LPS22HH_getTemperature+0x50>)
 8001590:	4618      	mov	r0, r3
 8001592:	f004 febb 	bl	800630c <lps22hh_temperature_raw_get>
	  *temperature_degC = lps22hh_from_lsb_to_celsius(lps_data_raw_temperature);
 8001596:	4b07      	ldr	r3, [pc, #28]	; (80015b4 <MRT_LPS22HH_getTemperature+0x50>)
 8001598:	f9b3 3000 	ldrsh.w	r3, [r3]
 800159c:	4618      	mov	r0, r3
 800159e:	f004 fde5 	bl	800616c <lps22hh_from_lsb_to_celsius>
 80015a2:	eef0 7a40 	vmov.f32	s15, s0
 80015a6:	683b      	ldr	r3, [r7, #0]
 80015a8:	edc3 7a00 	vstr	s15, [r3]
	}
}
 80015ac:	bf00      	nop
 80015ae:	371c      	adds	r7, #28
 80015b0:	46bd      	mov	sp, r7
 80015b2:	bd90      	pop	{r4, r7, pc}
 80015b4:	20000298 	.word	0x20000298

080015b8 <lps_write>:




static int32_t lps_write(void *handle, uint8_t reg, const uint8_t *bufp, uint16_t len)
{
 80015b8:	b580      	push	{r7, lr}
 80015ba:	b088      	sub	sp, #32
 80015bc:	af04      	add	r7, sp, #16
 80015be:	60f8      	str	r0, [r7, #12]
 80015c0:	607a      	str	r2, [r7, #4]
 80015c2:	461a      	mov	r2, r3
 80015c4:	460b      	mov	r3, r1
 80015c6:	72fb      	strb	r3, [r7, #11]
 80015c8:	4613      	mov	r3, r2
 80015ca:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Write(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 80015cc:	7afb      	ldrb	r3, [r7, #11]
 80015ce:	b29a      	uxth	r2, r3
 80015d0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80015d4:	9302      	str	r3, [sp, #8]
 80015d6:	893b      	ldrh	r3, [r7, #8]
 80015d8:	9301      	str	r3, [sp, #4]
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	9300      	str	r3, [sp, #0]
 80015de:	2301      	movs	r3, #1
 80015e0:	21b9      	movs	r1, #185	; 0xb9
 80015e2:	68f8      	ldr	r0, [r7, #12]
 80015e4:	f007 f95a 	bl	800889c <HAL_I2C_Mem_Write>
  return 0;
 80015e8:	2300      	movs	r3, #0
}
 80015ea:	4618      	mov	r0, r3
 80015ec:	3710      	adds	r7, #16
 80015ee:	46bd      	mov	sp, r7
 80015f0:	bd80      	pop	{r7, pc}

080015f2 <lps_read>:

static int32_t lps_read(void *handle, uint8_t reg, uint8_t *bufp,
                             uint16_t len)
{
 80015f2:	b580      	push	{r7, lr}
 80015f4:	b088      	sub	sp, #32
 80015f6:	af04      	add	r7, sp, #16
 80015f8:	60f8      	str	r0, [r7, #12]
 80015fa:	607a      	str	r2, [r7, #4]
 80015fc:	461a      	mov	r2, r3
 80015fe:	460b      	mov	r3, r1
 8001600:	72fb      	strb	r3, [r7, #11]
 8001602:	4613      	mov	r3, r2
 8001604:	813b      	strh	r3, [r7, #8]
  HAL_I2C_Mem_Read(handle, LPS22HH_I2C_ADD_L, reg, I2C_MEMADD_SIZE_8BIT, bufp, len, 1000);
 8001606:	7afb      	ldrb	r3, [r7, #11]
 8001608:	b29a      	uxth	r2, r3
 800160a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800160e:	9302      	str	r3, [sp, #8]
 8001610:	893b      	ldrh	r3, [r7, #8]
 8001612:	9301      	str	r3, [sp, #4]
 8001614:	687b      	ldr	r3, [r7, #4]
 8001616:	9300      	str	r3, [sp, #0]
 8001618:	2301      	movs	r3, #1
 800161a:	21b9      	movs	r1, #185	; 0xb9
 800161c:	68f8      	ldr	r0, [r7, #12]
 800161e:	f007 fa37 	bl	8008a90 <HAL_I2C_Mem_Read>
  return 0;
 8001622:	2300      	movs	r3, #0
}
 8001624:	4618      	mov	r0, r3
 8001626:	3710      	adds	r7, #16
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}

0800162c <__NVIC_SystemReset>:
/**
  \brief   System Reset
  \details Initiates a system reset request to reset the MCU.
 */
__NO_RETURN __STATIC_INLINE void __NVIC_SystemReset(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8001630:	f3bf 8f4f 	dsb	sy
}
 8001634:	bf00      	nop
  __DSB();                                                          /* Ensure all outstanding memory accesses included
                                                                       buffered write are completed before reset */
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8001636:	4b06      	ldr	r3, [pc, #24]	; (8001650 <__NVIC_SystemReset+0x24>)
 8001638:	68db      	ldr	r3, [r3, #12]
 800163a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 800163e:	4904      	ldr	r1, [pc, #16]	; (8001650 <__NVIC_SystemReset+0x24>)
 8001640:	4b04      	ldr	r3, [pc, #16]	; (8001654 <__NVIC_SystemReset+0x28>)
 8001642:	4313      	orrs	r3, r2
 8001644:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8001646:	f3bf 8f4f 	dsb	sy
}
 800164a:	bf00      	nop
                            SCB_AIRCR_SYSRESETREQ_Msk    );         /* Keep priority group unchanged */
  __DSB();                                                          /* Ensure completion of memory access */

  for(;;)                                                           /* wait until reset */
  {
    __NOP();
 800164c:	bf00      	nop
 800164e:	e7fd      	b.n	800164c <__NVIC_SystemReset+0x20>
 8001650:	e000ed00 	.word	0xe000ed00
 8001654:	05fa0004 	.word	0x05fa0004

08001658 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001658:	b5f0      	push	{r4, r5, r6, r7, lr}
 800165a:	b097      	sub	sp, #92	; 0x5c
 800165c:	af10      	add	r7, sp, #64	; 0x40
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800165e:	f006 f859 	bl	8007714 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001662:	f000 fa25 	bl	8001ab0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001666:	f000 fda3 	bl	80021b0 <MX_GPIO_Init>
  MX_ADC1_Init();
 800166a:	f000 fa93 	bl	8001b94 <MX_ADC1_Init>
  MX_I2C2_Init();
 800166e:	f000 fae3 	bl	8001c38 <MX_I2C2_Init>
  MX_I2C3_Init();
 8001672:	f000 fb21 	bl	8001cb8 <MX_I2C3_Init>
  MX_SPI2_Init();
 8001676:	f000 fc05 	bl	8001e84 <MX_SPI2_Init>
  MX_SPI4_Init();
 800167a:	f000 fc39 	bl	8001ef0 <MX_SPI4_Init>
  MX_SPI5_Init();
 800167e:	f000 fc6d 	bl	8001f5c <MX_SPI5_Init>
  MX_TIM2_Init();
 8001682:	f000 fca1 	bl	8001fc8 <MX_TIM2_Init>
  MX_UART8_Init();
 8001686:	f000 fd15 	bl	80020b4 <MX_UART8_Init>
  MX_USART3_UART_Init();
 800168a:	f000 fd3d 	bl	8002108 <MX_USART3_UART_Init>
  MX_USART6_UART_Init();
 800168e:	f000 fd65 	bl	800215c <MX_USART6_UART_Init>
  MX_RTC_Init();
 8001692:	f000 fb6b 	bl	8001d6c <MX_RTC_Init>
  MX_FATFS_Init();
 8001696:	f00b ff4d 	bl	800d534 <MX_FATFS_Init>
  /*
   * Reinitialize all peripherals
   */

  // reset LEDs
  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 800169a:	2200      	movs	r2, #0
 800169c:	2102      	movs	r1, #2
 800169e:	4860      	ldr	r0, [pc, #384]	; (8001820 <main+0x1c8>)
 80016a0:	f006 ff86 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 80016a4:	2200      	movs	r2, #0
 80016a6:	2104      	movs	r1, #4
 80016a8:	485d      	ldr	r0, [pc, #372]	; (8001820 <main+0x1c8>)
 80016aa:	f006 ff81 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 80016ae:	2200      	movs	r2, #0
 80016b0:	2108      	movs	r1, #8
 80016b2:	485b      	ldr	r0, [pc, #364]	; (8001820 <main+0x1c8>)
 80016b4:	f006 ff7c 	bl	80085b0 <HAL_GPIO_WritePin>

  // reset recovery pyro pins
  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 80016b8:	2201      	movs	r2, #1
 80016ba:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016be:	4859      	ldr	r0, [pc, #356]	; (8001824 <main+0x1cc>)
 80016c0:	f006 ff76 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET); //PG12 DROGUE GATE
 80016c4:	2200      	movs	r2, #0
 80016c6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016ca:	4856      	ldr	r0, [pc, #344]	; (8001824 <main+0x1cc>)
 80016cc:	f006 ff70 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET); //PG11 MAIN GATE
 80016d0:	2200      	movs	r2, #0
 80016d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80016d6:	4853      	ldr	r0, [pc, #332]	; (8001824 <main+0x1cc>)
 80016d8:	f006 ff6a 	bl	80085b0 <HAL_GPIO_WritePin>

  // reset prop pyro pins
  HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET); //PG1 ARMING_PROP
 80016dc:	2201      	movs	r2, #1
 80016de:	2102      	movs	r1, #2
 80016e0:	4850      	ldr	r0, [pc, #320]	; (8001824 <main+0x1cc>)
 80016e2:	f006 ff65 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET); //PF15 PROP GATE 1
 80016e6:	2200      	movs	r2, #0
 80016e8:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80016ec:	484e      	ldr	r0, [pc, #312]	; (8001828 <main+0x1d0>)
 80016ee:	f006 ff5f 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port,OUT_PyroValve_Gate_2_Pin, RESET); //PF14 PROP GATE 2
 80016f2:	2200      	movs	r2, #0
 80016f4:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80016f8:	484b      	ldr	r0, [pc, #300]	; (8001828 <main+0x1d0>)
 80016fa:	f006 ff59 	bl	80085b0 <HAL_GPIO_WritePin>

  // reset 12 V buck converter enable pin (disable converter)
  HAL_GPIO_WritePin(EN_12V_Buck_GPIO_Port, EN_12V_Buck_Pin, RESET); //PE2 Buck converter enable
 80016fe:	2200      	movs	r2, #0
 8001700:	2104      	movs	r1, #4
 8001702:	484a      	ldr	r0, [pc, #296]	; (800182c <main+0x1d4>)
 8001704:	f006 ff54 	bl	80085b0 <HAL_GPIO_WritePin>
  //HAL_GPIO_WritePin(Vent_Valve_EN_GPIO_Port, Vent_Valve_EN_Pin, RESET); //This was in the previous code
  //HAL_GPIO_WritePin(OUT_Prop_ActuatedVent_Gate_GPIO_Port, OUT_Prop_ActuatedVent_Gate_Pin, RESET); //PE7 (MAY NOT BE THE RIGHT ONE)


  // reset payload EN signal
  HAL_GPIO_WritePin(PAYLOAD_I2C_EN_GPIO_Port, PAYLOAD_I2C_EN_Pin, RESET); //PE9 Payload I2C enable
 8001708:	2200      	movs	r2, #0
 800170a:	f44f 7100 	mov.w	r1, #512	; 0x200
 800170e:	4847      	ldr	r0, [pc, #284]	; (800182c <main+0x1d4>)
 8001710:	f006 ff4e 	bl	80085b0 <HAL_GPIO_WritePin>

  // set CS pin for thermocouple chip high
  //	HAL_GPIO_WritePin(TH_CS_1_GPIO_Port, TH_CS_1_Pin, SET);

  // set power off for VR
  HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET); //PG9
 8001714:	2200      	movs	r2, #0
 8001716:	f44f 7100 	mov.w	r1, #512	; 0x200
 800171a:	4842      	ldr	r0, [pc, #264]	; (8001824 <main+0x1cc>)
 800171c:	f006 ff48 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); //PD7
 8001720:	2200      	movs	r2, #0
 8001722:	2180      	movs	r1, #128	; 0x80
 8001724:	4842      	ldr	r0, [pc, #264]	; (8001830 <main+0x1d8>)
 8001726:	f006 ff43 	bl	80085b0 <HAL_GPIO_WritePin>

  // FLASH set CS, WP and IO3 pins high
  HAL_GPIO_WritePin(OUT_FLASH_CS_GPIO_Port, OUT_FLASH_CS_Pin, SET);
 800172a:	2201      	movs	r2, #1
 800172c:	2140      	movs	r1, #64	; 0x40
 800172e:	4840      	ldr	r0, [pc, #256]	; (8001830 <main+0x1d8>)
 8001730:	f006 ff3e 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_WP_GPIO_Port, OUT_FLASH_WP_Pin, SET);
 8001734:	2201      	movs	r2, #1
 8001736:	2120      	movs	r1, #32
 8001738:	483d      	ldr	r0, [pc, #244]	; (8001830 <main+0x1d8>)
 800173a:	f006 ff39 	bl	80085b0 <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(OUT_FLASH_IO3_GPIO_Port, OUT_FLASH_IO3_Pin, SET);
 800173e:	2201      	movs	r2, #1
 8001740:	2110      	movs	r1, #16
 8001742:	483b      	ldr	r0, [pc, #236]	; (8001830 <main+0x1d8>)
 8001744:	f006 ff34 	bl	80085b0 <HAL_GPIO_WritePin>
   *-Activate freeRTOS
   *-Change SysTic to any other timer (done in .ioc)
   *-Include the path to all includes folders of the drivers (for C and C++ linkers)
   */

  HAL_UART_Transmit(&DEBUG_UART,"\r\n\r\nStarting FC\r\n\r\n",19,HAL_MAX_DELAY);
 8001748:	f04f 33ff 	mov.w	r3, #4294967295
 800174c:	2213      	movs	r2, #19
 800174e:	4939      	ldr	r1, [pc, #228]	; (8001834 <main+0x1dc>)
 8001750:	4839      	ldr	r0, [pc, #228]	; (8001838 <main+0x1e0>)
 8001752:	f00b fb84 	bl	800ce5e <HAL_UART_Transmit>

  /*
   * For external FLASH memory
   *-Put before RTOS setup because you need the external flash in its setup
   */
    MRT_SetupRTOS(&hrtc, DEBUG_UART, SLEEP_TIME); //Put here so we can pass the uart value to the setup
 8001756:	4e38      	ldr	r6, [pc, #224]	; (8001838 <main+0x1e0>)
 8001758:	23a0      	movs	r3, #160	; 0xa0
 800175a:	930e      	str	r3, [sp, #56]	; 0x38
 800175c:	466d      	mov	r5, sp
 800175e:	f106 040c 	add.w	r4, r6, #12
 8001762:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001764:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001766:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001768:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800176c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800176e:	e894 0003 	ldmia.w	r4, {r0, r1}
 8001772:	e885 0003 	stmia.w	r5, {r0, r1}
 8001776:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800177a:	4830      	ldr	r0, [pc, #192]	; (800183c <main+0x1e4>)
 800177c:	f005 fb26 	bl	8006dcc <MRT_SetupRTOS>
	MRT_externalFlashSetup(&DEBUG_UART);
 8001780:	482d      	ldr	r0, [pc, #180]	; (8001838 <main+0x1e0>)
 8001782:	f002 fb1f 	bl	8003dc4 <MRT_externalFlashSetup>
	   * Watch dog
	   * -Remove the MX_IWDG_Init() that is auto-generated and add it just before the osKernelStart
	   * -Need to be put after RTOS setup
	   */
	#if IWDG_ACTIVE
	MX_IWDG_Init();
 8001786:	f000 fad7 	bl	8001d38 <MX_IWDG_Init>
	#endif

  //RTC
  MRT_setRTC(prev_hours,prev_min,prev_sec);
 800178a:	4b2d      	ldr	r3, [pc, #180]	; (8001840 <main+0x1e8>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	4a2d      	ldr	r2, [pc, #180]	; (8001844 <main+0x1ec>)
 8001790:	7811      	ldrb	r1, [r2, #0]
 8001792:	4a2d      	ldr	r2, [pc, #180]	; (8001848 <main+0x1f0>)
 8001794:	7812      	ldrb	r2, [r2, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f005 fc96 	bl	80070c8 <MRT_setRTC>
  HAL_Delay(2000); //To make sure that when you set the Alarm it doesn't go off automatically
 800179c:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 80017a0:	f005 fffa 	bl	8007798 <HAL_Delay>
  #if ALARM_A_ACTIVE
    if (wu_flag == 0){
 80017a4:	4b29      	ldr	r3, [pc, #164]	; (800184c <main+0x1f4>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d105      	bne.n	80017b8 <main+0x160>
    	MRT_setAlarmA(PRE_WHEN_SLEEP_TIME_HOURS, PRE_WHEN_SLEEP_TIME_MIN, PRE_WHEN_SLEEP_TIME_SEC);
 80017ac:	2200      	movs	r2, #0
 80017ae:	211e      	movs	r1, #30
 80017b0:	2004      	movs	r0, #4
 80017b2:	f005 fc41 	bl	8007038 <MRT_setAlarmA>
 80017b6:	e004      	b.n	80017c2 <main+0x16a>
    }
    else{
    	MRT_setAlarmA(POST_WHEN_SLEEP_TIME_HOURS, POST_WHEN_SLEEP_TIME_MIN, POST_WHEN_SLEEP_TIME_SEC);
 80017b8:	2200      	movs	r2, #0
 80017ba:	2100      	movs	r1, #0
 80017bc:	200e      	movs	r0, #14
 80017be:	f005 fc3b 	bl	8007038 <MRT_setAlarmA>

	  //**************************************************//
	  //MEMORY THREAD
#if MEMORY_THREAD
	  #if IWDG_ACTIVE
	    HAL_IWDG_Refresh(&hiwdg);
 80017c2:	4823      	ldr	r0, [pc, #140]	; (8001850 <main+0x1f8>)
 80017c4:	f007 ffd8 	bl	8009778 <HAL_IWDG_Refresh>
	  #endif

		//SD card
		sd_init_dynamic_filename("FC", "", filename);
 80017c8:	4a22      	ldr	r2, [pc, #136]	; (8001854 <main+0x1fc>)
 80017ca:	4923      	ldr	r1, [pc, #140]	; (8001858 <main+0x200>)
 80017cc:	4823      	ldr	r0, [pc, #140]	; (800185c <main+0x204>)
 80017ce:	f005 fd7b 	bl	80072c8 <sd_init_dynamic_filename>
		sd_open_file(&filename); //Open now and sync later
 80017d2:	4820      	ldr	r0, [pc, #128]	; (8001854 <main+0x1fc>)
 80017d4:	f005 fdf6 	bl	80073c4 <sd_open_file>
	 * -6 DOF IMU (LSM6DSR): 0x6A
	 * -LPS22HH: 0x5C
	 */

	  #if IWDG_ACTIVE
		HAL_IWDG_Refresh(&hiwdg);
 80017d8:	481d      	ldr	r0, [pc, #116]	; (8001850 <main+0x1f8>)
 80017da:	f007 ffcd 	bl	8009778 <HAL_IWDG_Refresh>
	  #endif
	  lsm_ctx = MRT_LSM6DSR_Setup(&LSM_I2C, &DEBUG_UART);
 80017de:	4c20      	ldr	r4, [pc, #128]	; (8001860 <main+0x208>)
 80017e0:	463b      	mov	r3, r7
 80017e2:	4a15      	ldr	r2, [pc, #84]	; (8001838 <main+0x1e0>)
 80017e4:	491f      	ldr	r1, [pc, #124]	; (8001864 <main+0x20c>)
 80017e6:	4618      	mov	r0, r3
 80017e8:	f7ff fc5a 	bl	80010a0 <MRT_LSM6DSR_Setup>
 80017ec:	463b      	mov	r3, r7
 80017ee:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 80017f2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	  #if IWDG_ACTIVE
	    HAL_IWDG_Refresh(&hiwdg);
 80017f6:	4816      	ldr	r0, [pc, #88]	; (8001850 <main+0x1f8>)
 80017f8:	f007 ffbe 	bl	8009778 <HAL_IWDG_Refresh>
	  #endif
	  lps_ctx = MRT_LPS22HH_Setup(&LPS_I2C, &DEBUG_UART);
 80017fc:	4c1a      	ldr	r4, [pc, #104]	; (8001868 <main+0x210>)
 80017fe:	463b      	mov	r3, r7
 8001800:	4a0d      	ldr	r2, [pc, #52]	; (8001838 <main+0x1e0>)
 8001802:	4918      	ldr	r1, [pc, #96]	; (8001864 <main+0x20c>)
 8001804:	4618      	mov	r0, r3
 8001806:	f7ff fdc9 	bl	800139c <MRT_LPS22HH_Setup>
 800180a:	463b      	mov	r3, r7
 800180c:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8001810:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	  GPS_init(&GPS_UART, &DEBUG_UART);
 8001814:	4908      	ldr	r1, [pc, #32]	; (8001838 <main+0x1e0>)
 8001816:	4815      	ldr	r0, [pc, #84]	; (800186c <main+0x214>)
 8001818:	f002 faa0 	bl	8003d5c <GPS_init>

	  //**************************************************//

	  //Poll propulsion until launch command sent

	  while((XTEND_ || SRADIO_) && ejection_state_flag == 0 && wu_flag == 0){
 800181c:	e0a4      	b.n	8001968 <main+0x310>
 800181e:	bf00      	nop
 8001820:	40020800 	.word	0x40020800
 8001824:	40021800 	.word	0x40021800
 8001828:	40021400 	.word	0x40021400
 800182c:	40021000 	.word	0x40021000
 8001830:	40020c00 	.word	0x40020c00
 8001834:	0801ab94 	.word	0x0801ab94
 8001838:	20005ac8 	.word	0x20005ac8
 800183c:	20005eb0 	.word	0x20005eb0
 8001840:	200002d2 	.word	0x200002d2
 8001844:	200002d3 	.word	0x200002d3
 8001848:	200002d4 	.word	0x200002d4
 800184c:	20000549 	.word	0x20000549
 8001850:	20005c74 	.word	0x20005c74
 8001854:	200068b0 	.word	0x200068b0
 8001858:	0801aba8 	.word	0x0801aba8
 800185c:	0801abac 	.word	0x0801abac
 8001860:	20005ff4 	.word	0x20005ff4
 8001864:	20005b10 	.word	0x20005b10
 8001868:	20005fe8 	.word	0x20005fe8
 800186c:	20005f50 	.word	0x20005f50
		  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, SET);
 8001870:	2201      	movs	r2, #1
 8001872:	2108      	movs	r1, #8
 8001874:	4869      	ldr	r0, [pc, #420]	; (8001a1c <main+0x3c4>)
 8001876:	f006 fe9b 	bl	80085b0 <HAL_GPIO_WritePin>

		  HAL_IWDG_Refresh(&hiwdg);
 800187a:	4869      	ldr	r0, [pc, #420]	; (8001a20 <main+0x3c8>)
 800187c:	f007 ff7c 	bl	8009778 <HAL_IWDG_Refresh>

		  //Poll propulsion sensors

		  //Thermocouple
		  Max31855_Read_Temp();
 8001880:	f005 fc6a 	bl	8007158 <Max31855_Read_Temp>

		  //Pressure tank
		  transducer_pressure = MRT_prop_poll_pressure_transducer(&hadc1);
 8001884:	4867      	ldr	r0, [pc, #412]	; (8001a24 <main+0x3cc>)
 8001886:	f002 fdab 	bl	80043e0 <MRT_prop_poll_pressure_transducer>
 800188a:	eef0 7a40 	vmov.f32	s15, s0
 800188e:	4b66      	ldr	r3, [pc, #408]	; (8001a28 <main+0x3d0>)
 8001890:	edc3 7a00 	vstr	s15, [r3]

		  //Valve status
		  valve_status = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port,IN_Prop_ActuatedVent_Feedback_Pin);
 8001894:	2102      	movs	r1, #2
 8001896:	4865      	ldr	r0, [pc, #404]	; (8001a2c <main+0x3d4>)
 8001898:	f006 fe72 	bl	8008580 <HAL_GPIO_ReadPin>
 800189c:	4603      	mov	r3, r0
 800189e:	461a      	mov	r2, r3
 80018a0:	4b63      	ldr	r3, [pc, #396]	; (8001a30 <main+0x3d8>)
 80018a2:	701a      	strb	r2, [r3, #0]


		  //Get propulsion data TODO (should be removed and use global constants)
		  TANK_PRESSURE = transducer_pressure;
 80018a4:	4b60      	ldr	r3, [pc, #384]	; (8001a28 <main+0x3d0>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	4a62      	ldr	r2, [pc, #392]	; (8001a34 <main+0x3dc>)
 80018aa:	6013      	str	r3, [r2, #0]
		  THERMO_TEMPERATURE = THERMO_TEMP;
 80018ac:	4b62      	ldr	r3, [pc, #392]	; (8001a38 <main+0x3e0>)
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	4a62      	ldr	r2, [pc, #392]	; (8001a3c <main+0x3e4>)
 80018b2:	6013      	str	r3, [r2, #0]
		  VALVE_STATUS = valve_status;
 80018b4:	4b5e      	ldr	r3, [pc, #376]	; (8001a30 <main+0x3d8>)
 80018b6:	781a      	ldrb	r2, [r3, #0]
 80018b8:	4b61      	ldr	r3, [pc, #388]	; (8001a40 <main+0x3e8>)
 80018ba:	701a      	strb	r2, [r3, #0]

		  //Send propulsion data
		  #if XTEND_ //Xtend send
	  		memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 80018bc:	f44f 7280 	mov.w	r2, #256	; 0x100
 80018c0:	2100      	movs	r1, #0
 80018c2:	4860      	ldr	r0, [pc, #384]	; (8001a44 <main+0x3ec>)
 80018c4:	f014 f862 	bl	801598c <memset>
	  		sprintf(xtend_tx_buffer,"P,%.2f,%.2f, %i,E",TANK_PRESSURE,THERMO_TEMPERATURE,VALVE_STATUS);
 80018c8:	4b5a      	ldr	r3, [pc, #360]	; (8001a34 <main+0x3dc>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe5b 	bl	8000588 <__aeabi_f2d>
 80018d2:	4604      	mov	r4, r0
 80018d4:	460d      	mov	r5, r1
 80018d6:	4b59      	ldr	r3, [pc, #356]	; (8001a3c <main+0x3e4>)
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	4618      	mov	r0, r3
 80018dc:	f7fe fe54 	bl	8000588 <__aeabi_f2d>
 80018e0:	4602      	mov	r2, r0
 80018e2:	460b      	mov	r3, r1
 80018e4:	4956      	ldr	r1, [pc, #344]	; (8001a40 <main+0x3e8>)
 80018e6:	7809      	ldrb	r1, [r1, #0]
 80018e8:	9102      	str	r1, [sp, #8]
 80018ea:	e9cd 2300 	strd	r2, r3, [sp]
 80018ee:	4622      	mov	r2, r4
 80018f0:	462b      	mov	r3, r5
 80018f2:	4955      	ldr	r1, [pc, #340]	; (8001a48 <main+0x3f0>)
 80018f4:	4853      	ldr	r0, [pc, #332]	; (8001a44 <main+0x3ec>)
 80018f6:	f015 f8c7 	bl	8016a88 <siprintf>
	  		XTend_Transmit(xtend_tx_buffer);
 80018fa:	4852      	ldr	r0, [pc, #328]	; (8001a44 <main+0x3ec>)
 80018fc:	f000 fe0a 	bl	8002514 <XTend_Transmit>

		  	//Check for launch command
		  	memset(xtend_rx_buffer, 0, XTEND_BUFFER_SIZE);
 8001900:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001904:	2100      	movs	r1, #0
 8001906:	4851      	ldr	r0, [pc, #324]	; (8001a4c <main+0x3f4>)
 8001908:	f014 f840 	bl	801598c <memset>
		  	HAL_UART_Receive(&XTEND_UART, xtend_rx_buffer, sizeof(char) * 6, 0x500); //Timeout is about 1.2 sec (should be less than 5 sec)
 800190c:	f44f 63a0 	mov.w	r3, #1280	; 0x500
 8001910:	2206      	movs	r2, #6
 8001912:	494e      	ldr	r1, [pc, #312]	; (8001a4c <main+0x3f4>)
 8001914:	484e      	ldr	r0, [pc, #312]	; (8001a50 <main+0x3f8>)
 8001916:	f00b fb34 	bl	800cf82 <HAL_UART_Receive>

			// go check what the command is
			radio_command cmd = radio_parse_command(xtend_rx_buffer);
 800191a:	484c      	ldr	r0, [pc, #304]	; (8001a4c <main+0x3f4>)
 800191c:	f001 f98a 	bl	8002c34 <radio_parse_command>
 8001920:	4603      	mov	r3, r0
 8001922:	75fb      	strb	r3, [r7, #23]
			execute_parsed_command(cmd);
 8001924:	7dfb      	ldrb	r3, [r7, #23]
 8001926:	4618      	mov	r0, r3
 8001928:	f001 f9f0 	bl	8002d0c <execute_parsed_command>

			if (cmd == LAUNCH){
 800192c:	7dfb      	ldrb	r3, [r7, #23]
 800192e:	2b01      	cmp	r3, #1
 8001930:	d10f      	bne.n	8001952 <main+0x2fa>
				ejection_state_flag = 1;
 8001932:	4b48      	ldr	r3, [pc, #288]	; (8001a54 <main+0x3fc>)
 8001934:	2201      	movs	r2, #1
 8001936:	701a      	strb	r2, [r3, #0]
				flash_flags_buffer[EJECTION_STATE_FLAG_OFFSET] = ejection_state_flag;
 8001938:	4b46      	ldr	r3, [pc, #280]	; (8001a54 <main+0x3fc>)
 800193a:	781a      	ldrb	r2, [r3, #0]
 800193c:	4b46      	ldr	r3, [pc, #280]	; (8001a58 <main+0x400>)
 800193e:	711a      	strb	r2, [r3, #4]
				W25qxx_EraseSector(1);
 8001940:	2001      	movs	r0, #1
 8001942:	f003 f8ad 	bl	8004aa0 <W25qxx_EraseSector>
				W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8001946:	2305      	movs	r3, #5
 8001948:	2200      	movs	r2, #0
 800194a:	2101      	movs	r1, #1
 800194c:	4842      	ldr	r0, [pc, #264]	; (8001a58 <main+0x400>)
 800194e:	f003 f9f1 	bl	8004d34 <W25qxx_WriteSector>
				W25qxx_EraseSector(1);
				W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
		  	}
		  #endif

	  	  HAL_GPIO_WritePin(OUT_LED3_GPIO_Port, OUT_LED3_Pin, RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	2108      	movs	r1, #8
 8001956:	4831      	ldr	r0, [pc, #196]	; (8001a1c <main+0x3c4>)
 8001958:	f006 fe2a 	bl	80085b0 <HAL_GPIO_WritePin>


	  	  //Reset IWDG timer
	  	  HAL_IWDG_Refresh(&hiwdg);
 800195c:	4830      	ldr	r0, [pc, #192]	; (8001a20 <main+0x3c8>)
 800195e:	f007 ff0b 	bl	8009778 <HAL_IWDG_Refresh>

	      HAL_Delay(1000/PRE_APOGEE_SEND_FREQ);
 8001962:	2014      	movs	r0, #20
 8001964:	f005 ff18 	bl	8007798 <HAL_Delay>
	  while((XTEND_ || SRADIO_) && ejection_state_flag == 0 && wu_flag == 0){
 8001968:	4b3a      	ldr	r3, [pc, #232]	; (8001a54 <main+0x3fc>)
 800196a:	781b      	ldrb	r3, [r3, #0]
 800196c:	2b00      	cmp	r3, #0
 800196e:	d104      	bne.n	800197a <main+0x322>
 8001970:	4b3a      	ldr	r3, [pc, #232]	; (8001a5c <main+0x404>)
 8001972:	781b      	ldrb	r3, [r3, #0]
 8001974:	2b00      	cmp	r3, #0
 8001976:	f43f af7b 	beq.w	8001870 <main+0x218>
	  }


	  //Send acknowledgement
	#if XTEND_ //Xtend send
		memset(xtend_tx_buffer, 0, XTEND_BUFFER_SIZE);
 800197a:	f44f 7280 	mov.w	r2, #256	; 0x100
 800197e:	2100      	movs	r1, #0
 8001980:	4830      	ldr	r0, [pc, #192]	; (8001a44 <main+0x3ec>)
 8001982:	f014 f803 	bl	801598c <memset>
		sprintf(xtend_tx_buffer,"LAUNCH COMMAND RECEIVED");
 8001986:	4936      	ldr	r1, [pc, #216]	; (8001a60 <main+0x408>)
 8001988:	482e      	ldr	r0, [pc, #184]	; (8001a44 <main+0x3ec>)
 800198a:	f015 f87d 	bl	8016a88 <siprintf>
		XTend_Transmit(xtend_tx_buffer);
 800198e:	482d      	ldr	r0, [pc, #180]	; (8001a44 <main+0x3ec>)
 8001990:	f000 fdc0 	bl	8002514 <XTend_Transmit>
		sprintf(sradio_tx_buffer,"LAUNCH COMMAND RECEIVED");
		TxProtocol(sradio_tx_buffer, strlen(sradio_tx_buffer));
	#endif

	  //Update ejection state (saved state in WatchDog thread)
	  if (ejection_state_flag < 1){
 8001994:	4b2f      	ldr	r3, [pc, #188]	; (8001a54 <main+0x3fc>)
 8001996:	781b      	ldrb	r3, [r3, #0]
 8001998:	2b00      	cmp	r3, #0
 800199a:	d105      	bne.n	80019a8 <main+0x350>
		  ejection_state_flag = 1;
 800199c:	4b2d      	ldr	r3, [pc, #180]	; (8001a54 <main+0x3fc>)
 800199e:	2201      	movs	r2, #1
 80019a0:	701a      	strb	r2, [r3, #0]
		  wd_ejection_flag = 1;
 80019a2:	4b30      	ldr	r3, [pc, #192]	; (8001a64 <main+0x40c>)
 80019a4:	2201      	movs	r2, #1
 80019a6:	701a      	strb	r2, [r3, #0]
	  }


//TODO I2C SENSORS SOMETIMES DON'T WANT TO WORK ANYMORE -> NEED TO RESET THE POWER (Enter quick standByMode?)

	  HAL_IWDG_Refresh(&hiwdg);
 80019a8:	481d      	ldr	r0, [pc, #116]	; (8001a20 <main+0x3c8>)
 80019aa:	f007 fee5 	bl	8009778 <HAL_IWDG_Refresh>
	  buzz_startup_success();
 80019ae:	f002 fe05 	bl	80045bc <buzz_startup_success>


  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80019b2:	f00f f9ff 	bl	8010db4 <osKernelInitialize>
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Memory0 */
  Memory0Handle = osThreadNew(StartMemory0, NULL, &Memory0_attributes);
 80019b6:	4a2c      	ldr	r2, [pc, #176]	; (8001a68 <main+0x410>)
 80019b8:	2100      	movs	r1, #0
 80019ba:	482c      	ldr	r0, [pc, #176]	; (8001a6c <main+0x414>)
 80019bc:	f00f fa44 	bl	8010e48 <osThreadNew>
 80019c0:	4603      	mov	r3, r0
 80019c2:	4a2b      	ldr	r2, [pc, #172]	; (8001a70 <main+0x418>)
 80019c4:	6013      	str	r3, [r2, #0]

  /* creation of Ejection1 */
  Ejection1Handle = osThreadNew(StartEjection1, NULL, &Ejection1_attributes);
 80019c6:	4a2b      	ldr	r2, [pc, #172]	; (8001a74 <main+0x41c>)
 80019c8:	2100      	movs	r1, #0
 80019ca:	482b      	ldr	r0, [pc, #172]	; (8001a78 <main+0x420>)
 80019cc:	f00f fa3c 	bl	8010e48 <osThreadNew>
 80019d0:	4603      	mov	r3, r0
 80019d2:	4a2a      	ldr	r2, [pc, #168]	; (8001a7c <main+0x424>)
 80019d4:	6013      	str	r3, [r2, #0]

  /* creation of Telemetry2 */
  Telemetry2Handle = osThreadNew(StartTelemetry2, NULL, &Telemetry2_attributes);
 80019d6:	4a2a      	ldr	r2, [pc, #168]	; (8001a80 <main+0x428>)
 80019d8:	2100      	movs	r1, #0
 80019da:	482a      	ldr	r0, [pc, #168]	; (8001a84 <main+0x42c>)
 80019dc:	f00f fa34 	bl	8010e48 <osThreadNew>
 80019e0:	4603      	mov	r3, r0
 80019e2:	4a29      	ldr	r2, [pc, #164]	; (8001a88 <main+0x430>)
 80019e4:	6013      	str	r3, [r2, #0]

  /* creation of Sensors3 */
  Sensors3Handle = osThreadNew(StartSensors3, NULL, &Sensors3_attributes);
 80019e6:	4a29      	ldr	r2, [pc, #164]	; (8001a8c <main+0x434>)
 80019e8:	2100      	movs	r1, #0
 80019ea:	4829      	ldr	r0, [pc, #164]	; (8001a90 <main+0x438>)
 80019ec:	f00f fa2c 	bl	8010e48 <osThreadNew>
 80019f0:	4603      	mov	r3, r0
 80019f2:	4a28      	ldr	r2, [pc, #160]	; (8001a94 <main+0x43c>)
 80019f4:	6013      	str	r3, [r2, #0]

  /* creation of Printing */
  PrintingHandle = osThreadNew(StartPrinting, NULL, &Printing_attributes);
 80019f6:	4a28      	ldr	r2, [pc, #160]	; (8001a98 <main+0x440>)
 80019f8:	2100      	movs	r1, #0
 80019fa:	4828      	ldr	r0, [pc, #160]	; (8001a9c <main+0x444>)
 80019fc:	f00f fa24 	bl	8010e48 <osThreadNew>
 8001a00:	4603      	mov	r3, r0
 8001a02:	4a27      	ldr	r2, [pc, #156]	; (8001aa0 <main+0x448>)
 8001a04:	6013      	str	r3, [r2, #0]

  /* creation of WatchDog */
  WatchDogHandle = osThreadNew(StartWatchDog, NULL, &WatchDog_attributes);
 8001a06:	4a27      	ldr	r2, [pc, #156]	; (8001aa4 <main+0x44c>)
 8001a08:	2100      	movs	r1, #0
 8001a0a:	4827      	ldr	r0, [pc, #156]	; (8001aa8 <main+0x450>)
 8001a0c:	f00f fa1c 	bl	8010e48 <osThreadNew>
 8001a10:	4603      	mov	r3, r0
 8001a12:	4a26      	ldr	r2, [pc, #152]	; (8001aac <main+0x454>)
 8001a14:	6013      	str	r3, [r2, #0]
  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

  /* Start scheduler */
  osKernelStart();
 8001a16:	f00f f9f1 	bl	8010dfc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001a1a:	e7fe      	b.n	8001a1a <main+0x3c2>
 8001a1c:	40020800 	.word	0x40020800
 8001a20:	20005c74 	.word	0x20005c74
 8001a24:	20005cf8 	.word	0x20005cf8
 8001a28:	20005ed0 	.word	0x20005ed0
 8001a2c:	40020400 	.word	0x40020400
 8001a30:	20005f48 	.word	0x20005f48
 8001a34:	20005cf0 	.word	0x20005cf0
 8001a38:	20005f98 	.word	0x20005f98
 8001a3c:	20005e4c 	.word	0x20005e4c
 8001a40:	20005cd4 	.word	0x20005cd4
 8001a44:	20005d4c 	.word	0x20005d4c
 8001a48:	0801abb0 	.word	0x0801abb0
 8001a4c:	20006000 	.word	0x20006000
 8001a50:	20005c18 	.word	0x20005c18
 8001a54:	200002d1 	.word	0x200002d1
 8001a58:	20005c5c 	.word	0x20005c5c
 8001a5c:	20000549 	.word	0x20000549
 8001a60:	0801abc4 	.word	0x0801abc4
 8001a64:	200002c4 	.word	0x200002c4
 8001a68:	0801c7c0 	.word	0x0801c7c0
 8001a6c:	08002541 	.word	0x08002541
 8001a70:	20005cec 	.word	0x20005cec
 8001a74:	0801c7e4 	.word	0x0801c7e4
 8001a78:	08002625 	.word	0x08002625
 8001a7c:	20005f44 	.word	0x20005f44
 8001a80:	0801c808 	.word	0x0801c808
 8001a84:	08002885 	.word	0x08002885
 8001a88:	20005f4c 	.word	0x20005f4c
 8001a8c:	0801c82c 	.word	0x0801c82c
 8001a90:	080028a1 	.word	0x080028a1
 8001a94:	20005fe4 	.word	0x20005fe4
 8001a98:	0801c850 	.word	0x0801c850
 8001a9c:	080029bd 	.word	0x080029bd
 8001aa0:	20005ed4 	.word	0x20005ed4
 8001aa4:	0801c874 	.word	0x0801c874
 8001aa8:	080029cd 	.word	0x080029cd
 8001aac:	20005cd8 	.word	0x20005cd8

08001ab0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b094      	sub	sp, #80	; 0x50
 8001ab4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001ab6:	f107 0320 	add.w	r3, r7, #32
 8001aba:	2230      	movs	r2, #48	; 0x30
 8001abc:	2100      	movs	r1, #0
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f013 ff64 	bl	801598c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ac4:	f107 030c 	add.w	r3, r7, #12
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ad4:	2300      	movs	r3, #0
 8001ad6:	60bb      	str	r3, [r7, #8]
 8001ad8:	4b2c      	ldr	r3, [pc, #176]	; (8001b8c <SystemClock_Config+0xdc>)
 8001ada:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001adc:	4a2b      	ldr	r2, [pc, #172]	; (8001b8c <SystemClock_Config+0xdc>)
 8001ade:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001ae2:	6413      	str	r3, [r2, #64]	; 0x40
 8001ae4:	4b29      	ldr	r3, [pc, #164]	; (8001b8c <SystemClock_Config+0xdc>)
 8001ae6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ae8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001aec:	60bb      	str	r3, [r7, #8]
 8001aee:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8001af0:	2300      	movs	r3, #0
 8001af2:	607b      	str	r3, [r7, #4]
 8001af4:	4b26      	ldr	r3, [pc, #152]	; (8001b90 <SystemClock_Config+0xe0>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	4a25      	ldr	r2, [pc, #148]	; (8001b90 <SystemClock_Config+0xe0>)
 8001afa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8001afe:	6013      	str	r3, [r2, #0]
 8001b00:	4b23      	ldr	r3, [pc, #140]	; (8001b90 <SystemClock_Config+0xe0>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001b08:	607b      	str	r3, [r7, #4]
 8001b0a:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 8001b0c:	2309      	movs	r3, #9
 8001b0e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001b10:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b14:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001b16:	2301      	movs	r3, #1
 8001b18:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001b1a:	2302      	movs	r3, #2
 8001b1c:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001b1e:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001b22:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8001b24:	2308      	movs	r3, #8
 8001b26:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 180;
 8001b28:	23b4      	movs	r3, #180	; 0xb4
 8001b2a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001b2c:	2302      	movs	r3, #2
 8001b2e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 8;
 8001b30:	2308      	movs	r3, #8
 8001b32:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b34:	f107 0320 	add.w	r3, r7, #32
 8001b38:	4618      	mov	r0, r3
 8001b3a:	f007 febb 	bl	80098b4 <HAL_RCC_OscConfig>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	2b00      	cmp	r3, #0
 8001b42:	d001      	beq.n	8001b48 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001b44:	f001 f86e 	bl	8002c24 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001b48:	f007 fe64 	bl	8009814 <HAL_PWREx_EnableOverDrive>
 8001b4c:	4603      	mov	r3, r0
 8001b4e:	2b00      	cmp	r3, #0
 8001b50:	d001      	beq.n	8001b56 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8001b52:	f001 f867 	bl	8002c24 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b56:	230f      	movs	r3, #15
 8001b58:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b5a:	2302      	movs	r3, #2
 8001b5c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b5e:	2300      	movs	r3, #0
 8001b60:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001b62:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b66:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV4;
 8001b68:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001b6c:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001b6e:	f107 030c 	add.w	r3, r7, #12
 8001b72:	2105      	movs	r1, #5
 8001b74:	4618      	mov	r0, r3
 8001b76:	f008 f915 	bl	8009da4 <HAL_RCC_ClockConfig>
 8001b7a:	4603      	mov	r3, r0
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d001      	beq.n	8001b84 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8001b80:	f001 f850 	bl	8002c24 <Error_Handler>
  }
}
 8001b84:	bf00      	nop
 8001b86:	3750      	adds	r7, #80	; 0x50
 8001b88:	46bd      	mov	sp, r7
 8001b8a:	bd80      	pop	{r7, pc}
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	40007000 	.word	0x40007000

08001b94 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b94:	b580      	push	{r7, lr}
 8001b96:	b084      	sub	sp, #16
 8001b98:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b9a:	463b      	mov	r3, r7
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	601a      	str	r2, [r3, #0]
 8001ba0:	605a      	str	r2, [r3, #4]
 8001ba2:	609a      	str	r2, [r3, #8]
 8001ba4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001ba6:	4b21      	ldr	r3, [pc, #132]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001ba8:	4a21      	ldr	r2, [pc, #132]	; (8001c30 <MX_ADC1_Init+0x9c>)
 8001baa:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8001bac:	4b1f      	ldr	r3, [pc, #124]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001bb2:	4b1e      	ldr	r3, [pc, #120]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 8001bb8:	4b1c      	ldr	r3, [pc, #112]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bba:	2200      	movs	r2, #0
 8001bbc:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001bbe:	4b1b      	ldr	r3, [pc, #108]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001bc4:	4b19      	ldr	r3, [pc, #100]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001bcc:	4b17      	ldr	r3, [pc, #92]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bce:	2200      	movs	r2, #0
 8001bd0:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001bd2:	4b16      	ldr	r3, [pc, #88]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bd4:	4a17      	ldr	r2, [pc, #92]	; (8001c34 <MX_ADC1_Init+0xa0>)
 8001bd6:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001bd8:	4b14      	ldr	r3, [pc, #80]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bda:	2200      	movs	r2, #0
 8001bdc:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001bde:	4b13      	ldr	r3, [pc, #76]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001be0:	2201      	movs	r2, #1
 8001be2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001be4:	4b11      	ldr	r3, [pc, #68]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001be6:	2200      	movs	r2, #0
 8001be8:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bec:	4b0f      	ldr	r3, [pc, #60]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bee:	2201      	movs	r2, #1
 8001bf0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bf2:	480e      	ldr	r0, [pc, #56]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001bf4:	f005 fdf4 	bl	80077e0 <HAL_ADC_Init>
 8001bf8:	4603      	mov	r3, r0
 8001bfa:	2b00      	cmp	r3, #0
 8001bfc:	d001      	beq.n	8001c02 <MX_ADC1_Init+0x6e>
  {
    Error_Handler();
 8001bfe:	f001 f811 	bl	8002c24 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8001c02:	2306      	movs	r3, #6
 8001c04:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001c06:	2301      	movs	r3, #1
 8001c08:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001c0a:	2300      	movs	r3, #0
 8001c0c:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001c0e:	463b      	mov	r3, r7
 8001c10:	4619      	mov	r1, r3
 8001c12:	4806      	ldr	r0, [pc, #24]	; (8001c2c <MX_ADC1_Init+0x98>)
 8001c14:	f005 ffc6 	bl	8007ba4 <HAL_ADC_ConfigChannel>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <MX_ADC1_Init+0x8e>
  {
    Error_Handler();
 8001c1e:	f001 f801 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c22:	bf00      	nop
 8001c24:	3710      	adds	r7, #16
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	20005cf8 	.word	0x20005cf8
 8001c30:	40012000 	.word	0x40012000
 8001c34:	0f000001 	.word	0x0f000001

08001c38 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001c3c:	4b1b      	ldr	r3, [pc, #108]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c3e:	4a1c      	ldr	r2, [pc, #112]	; (8001cb0 <MX_I2C2_Init+0x78>)
 8001c40:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 100000;
 8001c42:	4b1a      	ldr	r3, [pc, #104]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c44:	4a1b      	ldr	r2, [pc, #108]	; (8001cb4 <MX_I2C2_Init+0x7c>)
 8001c46:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001c48:	4b18      	ldr	r3, [pc, #96]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8001c4e:	4b17      	ldr	r3, [pc, #92]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c50:	2200      	movs	r2, #0
 8001c52:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001c54:	4b15      	ldr	r3, [pc, #84]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c56:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001c5a:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001c5c:	4b13      	ldr	r3, [pc, #76]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 8001c62:	4b12      	ldr	r3, [pc, #72]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c64:	2200      	movs	r2, #0
 8001c66:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001c68:	4b10      	ldr	r3, [pc, #64]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c6a:	2200      	movs	r2, #0
 8001c6c:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001c6e:	4b0f      	ldr	r3, [pc, #60]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8001c74:	480d      	ldr	r0, [pc, #52]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c76:	f006 fccd 	bl	8008614 <HAL_I2C_Init>
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	2b00      	cmp	r3, #0
 8001c7e:	d001      	beq.n	8001c84 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 8001c80:	f000 ffd0 	bl	8002c24 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001c84:	2100      	movs	r1, #0
 8001c86:	4809      	ldr	r0, [pc, #36]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c88:	f007 fcb9 	bl	80095fe <HAL_I2CEx_ConfigAnalogFilter>
 8001c8c:	4603      	mov	r3, r0
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d001      	beq.n	8001c96 <MX_I2C2_Init+0x5e>
  {
    Error_Handler();
 8001c92:	f000 ffc7 	bl	8002c24 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8001c96:	2100      	movs	r1, #0
 8001c98:	4804      	ldr	r0, [pc, #16]	; (8001cac <MX_I2C2_Init+0x74>)
 8001c9a:	f007 fcec 	bl	8009676 <HAL_I2CEx_ConfigDigitalFilter>
 8001c9e:	4603      	mov	r3, r0
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d001      	beq.n	8001ca8 <MX_I2C2_Init+0x70>
  {
    Error_Handler();
 8001ca4:	f000 ffbe 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8001ca8:	bf00      	nop
 8001caa:	bd80      	pop	{r7, pc}
 8001cac:	20005c80 	.word	0x20005c80
 8001cb0:	40005800 	.word	0x40005800
 8001cb4:	000186a0 	.word	0x000186a0

08001cb8 <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 8001cb8:	b580      	push	{r7, lr}
 8001cba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001cbc:	4b1b      	ldr	r3, [pc, #108]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cbe:	4a1c      	ldr	r2, [pc, #112]	; (8001d30 <MX_I2C3_Init+0x78>)
 8001cc0:	601a      	str	r2, [r3, #0]
  hi2c3.Init.ClockSpeed = 100000;
 8001cc2:	4b1a      	ldr	r3, [pc, #104]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cc4:	4a1b      	ldr	r2, [pc, #108]	; (8001d34 <MX_I2C3_Init+0x7c>)
 8001cc6:	605a      	str	r2, [r3, #4]
  hi2c3.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001cc8:	4b18      	ldr	r3, [pc, #96]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	609a      	str	r2, [r3, #8]
  hi2c3.Init.OwnAddress1 = 0;
 8001cce:	4b17      	ldr	r3, [pc, #92]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	60da      	str	r2, [r3, #12]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001cd4:	4b15      	ldr	r3, [pc, #84]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cd6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001cda:	611a      	str	r2, [r3, #16]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001cdc:	4b13      	ldr	r3, [pc, #76]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cde:	2200      	movs	r2, #0
 8001ce0:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2 = 0;
 8001ce2:	4b12      	ldr	r3, [pc, #72]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001ce8:	4b10      	ldr	r3, [pc, #64]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cea:	2200      	movs	r2, #0
 8001cec:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001cee:	4b0f      	ldr	r3, [pc, #60]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cf0:	2200      	movs	r2, #0
 8001cf2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001cf4:	480d      	ldr	r0, [pc, #52]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001cf6:	f006 fc8d 	bl	8008614 <HAL_I2C_Init>
 8001cfa:	4603      	mov	r3, r0
 8001cfc:	2b00      	cmp	r3, #0
 8001cfe:	d001      	beq.n	8001d04 <MX_I2C3_Init+0x4c>
  {
    Error_Handler();
 8001d00:	f000 ff90 	bl	8002c24 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001d04:	2100      	movs	r1, #0
 8001d06:	4809      	ldr	r0, [pc, #36]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001d08:	f007 fc79 	bl	80095fe <HAL_I2CEx_ConfigAnalogFilter>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d001      	beq.n	8001d16 <MX_I2C3_Init+0x5e>
  {
    Error_Handler();
 8001d12:	f000 ff87 	bl	8002c24 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001d16:	2100      	movs	r1, #0
 8001d18:	4804      	ldr	r0, [pc, #16]	; (8001d2c <MX_I2C3_Init+0x74>)
 8001d1a:	f007 fcac 	bl	8009676 <HAL_I2CEx_ConfigDigitalFilter>
 8001d1e:	4603      	mov	r3, r0
 8001d20:	2b00      	cmp	r3, #0
 8001d22:	d001      	beq.n	8001d28 <MX_I2C3_Init+0x70>
  {
    Error_Handler();
 8001d24:	f000 ff7e 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001d28:	bf00      	nop
 8001d2a:	bd80      	pop	{r7, pc}
 8001d2c:	20005b10 	.word	0x20005b10
 8001d30:	40005c00 	.word	0x40005c00
 8001d34:	000186a0 	.word	0x000186a0

08001d38 <MX_IWDG_Init>:
  * @brief IWDG Initialization Function
  * @param None
  * @retval None
  */
static void MX_IWDG_Init(void)
{
 8001d38:	b580      	push	{r7, lr}
 8001d3a:	af00      	add	r7, sp, #0
  /* USER CODE END IWDG_Init 0 */

  /* USER CODE BEGIN IWDG_Init 1 */

  /* USER CODE END IWDG_Init 1 */
  hiwdg.Instance = IWDG;
 8001d3c:	4b09      	ldr	r3, [pc, #36]	; (8001d64 <MX_IWDG_Init+0x2c>)
 8001d3e:	4a0a      	ldr	r2, [pc, #40]	; (8001d68 <MX_IWDG_Init+0x30>)
 8001d40:	601a      	str	r2, [r3, #0]
  hiwdg.Init.Prescaler = IWDG_PRESCALER_64;
 8001d42:	4b08      	ldr	r3, [pc, #32]	; (8001d64 <MX_IWDG_Init+0x2c>)
 8001d44:	2204      	movs	r2, #4
 8001d46:	605a      	str	r2, [r3, #4]
  hiwdg.Init.Reload = 2499;
 8001d48:	4b06      	ldr	r3, [pc, #24]	; (8001d64 <MX_IWDG_Init+0x2c>)
 8001d4a:	f640 12c3 	movw	r2, #2499	; 0x9c3
 8001d4e:	609a      	str	r2, [r3, #8]
  if (HAL_IWDG_Init(&hiwdg) != HAL_OK)
 8001d50:	4804      	ldr	r0, [pc, #16]	; (8001d64 <MX_IWDG_Init+0x2c>)
 8001d52:	f007 fccf 	bl	80096f4 <HAL_IWDG_Init>
 8001d56:	4603      	mov	r3, r0
 8001d58:	2b00      	cmp	r3, #0
 8001d5a:	d001      	beq.n	8001d60 <MX_IWDG_Init+0x28>
  {
    Error_Handler();
 8001d5c:	f000 ff62 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN IWDG_Init 2 */

  /* USER CODE END IWDG_Init 2 */

}
 8001d60:	bf00      	nop
 8001d62:	bd80      	pop	{r7, pc}
 8001d64:	20005c74 	.word	0x20005c74
 8001d68:	40003000 	.word	0x40003000

08001d6c <MX_RTC_Init>:
  * @brief RTC Initialization Function
  * @param None
  * @retval None
  */
static void MX_RTC_Init(void)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b090      	sub	sp, #64	; 0x40
 8001d70:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 8001d72:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001d76:	2200      	movs	r2, #0
 8001d78:	601a      	str	r2, [r3, #0]
 8001d7a:	605a      	str	r2, [r3, #4]
 8001d7c:	609a      	str	r2, [r3, #8]
 8001d7e:	60da      	str	r2, [r3, #12]
 8001d80:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 8001d82:	2300      	movs	r3, #0
 8001d84:	62bb      	str	r3, [r7, #40]	; 0x28
  RTC_AlarmTypeDef sAlarm = {0};
 8001d86:	463b      	mov	r3, r7
 8001d88:	2228      	movs	r2, #40	; 0x28
 8001d8a:	2100      	movs	r1, #0
 8001d8c:	4618      	mov	r0, r3
 8001d8e:	f013 fdfd 	bl	801598c <memset>
  /* USER CODE BEGIN RTC_Init 1 */

  /* USER CODE END RTC_Init 1 */
  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001d92:	4b3a      	ldr	r3, [pc, #232]	; (8001e7c <MX_RTC_Init+0x110>)
 8001d94:	4a3a      	ldr	r2, [pc, #232]	; (8001e80 <MX_RTC_Init+0x114>)
 8001d96:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8001d98:	4b38      	ldr	r3, [pc, #224]	; (8001e7c <MX_RTC_Init+0x110>)
 8001d9a:	2200      	movs	r2, #0
 8001d9c:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8001d9e:	4b37      	ldr	r3, [pc, #220]	; (8001e7c <MX_RTC_Init+0x110>)
 8001da0:	227f      	movs	r2, #127	; 0x7f
 8001da2:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8001da4:	4b35      	ldr	r3, [pc, #212]	; (8001e7c <MX_RTC_Init+0x110>)
 8001da6:	22ff      	movs	r2, #255	; 0xff
 8001da8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001daa:	4b34      	ldr	r3, [pc, #208]	; (8001e7c <MX_RTC_Init+0x110>)
 8001dac:	2200      	movs	r2, #0
 8001dae:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001db0:	4b32      	ldr	r3, [pc, #200]	; (8001e7c <MX_RTC_Init+0x110>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001db6:	4b31      	ldr	r3, [pc, #196]	; (8001e7c <MX_RTC_Init+0x110>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001dbc:	482f      	ldr	r0, [pc, #188]	; (8001e7c <MX_RTC_Init+0x110>)
 8001dbe:	f008 fbdb 	bl	800a578 <HAL_RTC_Init>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_RTC_Init+0x60>
  {
    Error_Handler();
 8001dc8:	f000 ff2c 	bl	8002c24 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8001dcc:	2300      	movs	r3, #0
 8001dce:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
  sTime.Minutes = 0x0;
 8001dd2:	2300      	movs	r3, #0
 8001dd4:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
  sTime.Seconds = 0x0;
 8001dd8:	2300      	movs	r3, #0
 8001dda:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001dde:	2300      	movs	r3, #0
 8001de0:	63bb      	str	r3, [r7, #56]	; 0x38
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001de2:	2300      	movs	r3, #0
 8001de4:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 8001de6:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 8001dea:	2201      	movs	r2, #1
 8001dec:	4619      	mov	r1, r3
 8001dee:	4823      	ldr	r0, [pc, #140]	; (8001e7c <MX_RTC_Init+0x110>)
 8001df0:	f008 fc53 	bl	800a69a <HAL_RTC_SetTime>
 8001df4:	4603      	mov	r3, r0
 8001df6:	2b00      	cmp	r3, #0
 8001df8:	d001      	beq.n	8001dfe <MX_RTC_Init+0x92>
  {
    Error_Handler();
 8001dfa:	f000 ff13 	bl	8002c24 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8001dfe:	2301      	movs	r3, #1
 8001e00:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  sDate.Month = RTC_MONTH_JANUARY;
 8001e04:	2301      	movs	r3, #1
 8001e06:	f887 3029 	strb.w	r3, [r7, #41]	; 0x29
  sDate.Date = 0x1;
 8001e0a:	2301      	movs	r3, #1
 8001e0c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  sDate.Year = 0x0;
 8001e10:	2300      	movs	r3, #0
 8001e12:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8001e16:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001e1a:	2201      	movs	r2, #1
 8001e1c:	4619      	mov	r1, r3
 8001e1e:	4817      	ldr	r0, [pc, #92]	; (8001e7c <MX_RTC_Init+0x110>)
 8001e20:	f008 fd56 	bl	800a8d0 <HAL_RTC_SetDate>
 8001e24:	4603      	mov	r3, r0
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d001      	beq.n	8001e2e <MX_RTC_Init+0xc2>
  {
    Error_Handler();
 8001e2a:	f000 fefb 	bl	8002c24 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.AlarmTime.Hours = 0x0;
 8001e2e:	2300      	movs	r3, #0
 8001e30:	703b      	strb	r3, [r7, #0]
  sAlarm.AlarmTime.Minutes = 0x1;
 8001e32:	2301      	movs	r3, #1
 8001e34:	707b      	strb	r3, [r7, #1]
  sAlarm.AlarmTime.Seconds = 0x0;
 8001e36:	2300      	movs	r3, #0
 8001e38:	70bb      	strb	r3, [r7, #2]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	607b      	str	r3, [r7, #4]
  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8001e42:	2300      	movs	r3, #0
 8001e44:	613b      	str	r3, [r7, #16]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001e46:	2300      	movs	r3, #0
 8001e48:	617b      	str	r3, [r7, #20]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8001e4a:	2300      	movs	r3, #0
 8001e4c:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8001e4e:	2300      	movs	r3, #0
 8001e50:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmDateWeekDay = 0x1;
 8001e52:	2301      	movs	r3, #1
 8001e54:	f887 3020 	strb.w	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 8001e58:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001e5c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001e5e:	463b      	mov	r3, r7
 8001e60:	2201      	movs	r2, #1
 8001e62:	4619      	mov	r1, r3
 8001e64:	4805      	ldr	r0, [pc, #20]	; (8001e7c <MX_RTC_Init+0x110>)
 8001e66:	f008 fe29 	bl	800aabc <HAL_RTC_SetAlarm_IT>
 8001e6a:	4603      	mov	r3, r0
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d001      	beq.n	8001e74 <MX_RTC_Init+0x108>
  {
    Error_Handler();
 8001e70:	f000 fed8 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8001e74:	bf00      	nop
 8001e76:	3740      	adds	r7, #64	; 0x40
 8001e78:	46bd      	mov	sp, r7
 8001e7a:	bd80      	pop	{r7, pc}
 8001e7c:	20005eb0 	.word	0x20005eb0
 8001e80:	40002800 	.word	0x40002800

08001e84 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8001e88:	4b17      	ldr	r3, [pc, #92]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001e8a:	4a18      	ldr	r2, [pc, #96]	; (8001eec <MX_SPI2_Init+0x68>)
 8001e8c:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8001e8e:	4b16      	ldr	r3, [pc, #88]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001e90:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001e94:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8001e96:	4b14      	ldr	r3, [pc, #80]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001e98:	2200      	movs	r2, #0
 8001e9a:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8001e9c:	4b12      	ldr	r3, [pc, #72]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001ea2:	4b11      	ldr	r3, [pc, #68]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001ea8:	4b0f      	ldr	r3, [pc, #60]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001eaa:	2200      	movs	r2, #0
 8001eac:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8001eae:	4b0e      	ldr	r3, [pc, #56]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001eb0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001eb4:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001eb6:	4b0c      	ldr	r3, [pc, #48]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001ebc:	4b0a      	ldr	r3, [pc, #40]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8001ec2:	4b09      	ldr	r3, [pc, #36]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001ec8:	4b07      	ldr	r3, [pc, #28]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001eca:	2200      	movs	r2, #0
 8001ecc:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 8001ece:	4b06      	ldr	r3, [pc, #24]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001ed0:	220a      	movs	r2, #10
 8001ed2:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8001ed4:	4804      	ldr	r0, [pc, #16]	; (8001ee8 <MX_SPI2_Init+0x64>)
 8001ed6:	f009 f921 	bl	800b11c <HAL_SPI_Init>
 8001eda:	4603      	mov	r3, r0
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d001      	beq.n	8001ee4 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8001ee0:	f000 fea0 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001ee4:	bf00      	nop
 8001ee6:	bd80      	pop	{r7, pc}
 8001ee8:	20005b64 	.word	0x20005b64
 8001eec:	40003800 	.word	0x40003800

08001ef0 <MX_SPI4_Init>:
  * @brief SPI4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI4_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI4_Init 1 */

  /* USER CODE END SPI4_Init 1 */
  /* SPI4 parameter configuration*/
  hspi4.Instance = SPI4;
 8001ef4:	4b17      	ldr	r3, [pc, #92]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001ef6:	4a18      	ldr	r2, [pc, #96]	; (8001f58 <MX_SPI4_Init+0x68>)
 8001ef8:	601a      	str	r2, [r3, #0]
  hspi4.Init.Mode = SPI_MODE_MASTER;
 8001efa:	4b16      	ldr	r3, [pc, #88]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001efc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f00:	605a      	str	r2, [r3, #4]
  hspi4.Init.Direction = SPI_DIRECTION_2LINES;
 8001f02:	4b14      	ldr	r3, [pc, #80]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f04:	2200      	movs	r2, #0
 8001f06:	609a      	str	r2, [r3, #8]
  hspi4.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f08:	4b12      	ldr	r3, [pc, #72]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f0a:	2200      	movs	r2, #0
 8001f0c:	60da      	str	r2, [r3, #12]
  hspi4.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f0e:	4b11      	ldr	r3, [pc, #68]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f10:	2200      	movs	r2, #0
 8001f12:	611a      	str	r2, [r3, #16]
  hspi4.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f14:	4b0f      	ldr	r3, [pc, #60]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f16:	2200      	movs	r2, #0
 8001f18:	615a      	str	r2, [r3, #20]
  hspi4.Init.NSS = SPI_NSS_SOFT;
 8001f1a:	4b0e      	ldr	r3, [pc, #56]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f1c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f20:	619a      	str	r2, [r3, #24]
  hspi4.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f22:	4b0c      	ldr	r3, [pc, #48]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f24:	2200      	movs	r2, #0
 8001f26:	61da      	str	r2, [r3, #28]
  hspi4.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f28:	4b0a      	ldr	r3, [pc, #40]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f2a:	2200      	movs	r2, #0
 8001f2c:	621a      	str	r2, [r3, #32]
  hspi4.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f2e:	4b09      	ldr	r3, [pc, #36]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f30:	2200      	movs	r2, #0
 8001f32:	625a      	str	r2, [r3, #36]	; 0x24
  hspi4.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001f34:	4b07      	ldr	r3, [pc, #28]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f36:	2200      	movs	r2, #0
 8001f38:	629a      	str	r2, [r3, #40]	; 0x28
  hspi4.Init.CRCPolynomial = 10;
 8001f3a:	4b06      	ldr	r3, [pc, #24]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f3c:	220a      	movs	r2, #10
 8001f3e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi4) != HAL_OK)
 8001f40:	4804      	ldr	r0, [pc, #16]	; (8001f54 <MX_SPI4_Init+0x64>)
 8001f42:	f009 f8eb 	bl	800b11c <HAL_SPI_Init>
 8001f46:	4603      	mov	r3, r0
 8001f48:	2b00      	cmp	r3, #0
 8001f4a:	d001      	beq.n	8001f50 <MX_SPI4_Init+0x60>
  {
    Error_Handler();
 8001f4c:	f000 fe6a 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI4_Init 2 */

  /* USER CODE END SPI4_Init 2 */

}
 8001f50:	bf00      	nop
 8001f52:	bd80      	pop	{r7, pc}
 8001f54:	20005e54 	.word	0x20005e54
 8001f58:	40013400 	.word	0x40013400

08001f5c <MX_SPI5_Init>:
  * @brief SPI5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI5_Init(void)
{
 8001f5c:	b580      	push	{r7, lr}
 8001f5e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI5_Init 1 */

  /* USER CODE END SPI5_Init 1 */
  /* SPI5 parameter configuration*/
  hspi5.Instance = SPI5;
 8001f60:	4b17      	ldr	r3, [pc, #92]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f62:	4a18      	ldr	r2, [pc, #96]	; (8001fc4 <MX_SPI5_Init+0x68>)
 8001f64:	601a      	str	r2, [r3, #0]
  hspi5.Init.Mode = SPI_MODE_MASTER;
 8001f66:	4b16      	ldr	r3, [pc, #88]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f68:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001f6c:	605a      	str	r2, [r3, #4]
  hspi5.Init.Direction = SPI_DIRECTION_2LINES;
 8001f6e:	4b14      	ldr	r3, [pc, #80]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f70:	2200      	movs	r2, #0
 8001f72:	609a      	str	r2, [r3, #8]
  hspi5.Init.DataSize = SPI_DATASIZE_8BIT;
 8001f74:	4b12      	ldr	r3, [pc, #72]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f76:	2200      	movs	r2, #0
 8001f78:	60da      	str	r2, [r3, #12]
  hspi5.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001f7a:	4b11      	ldr	r3, [pc, #68]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f7c:	2200      	movs	r2, #0
 8001f7e:	611a      	str	r2, [r3, #16]
  hspi5.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001f80:	4b0f      	ldr	r3, [pc, #60]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	615a      	str	r2, [r3, #20]
  hspi5.Init.NSS = SPI_NSS_SOFT;
 8001f86:	4b0e      	ldr	r3, [pc, #56]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f88:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001f8c:	619a      	str	r2, [r3, #24]
  hspi5.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001f8e:	4b0c      	ldr	r3, [pc, #48]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f90:	2200      	movs	r2, #0
 8001f92:	61da      	str	r2, [r3, #28]
  hspi5.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001f94:	4b0a      	ldr	r3, [pc, #40]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f96:	2200      	movs	r2, #0
 8001f98:	621a      	str	r2, [r3, #32]
  hspi5.Init.TIMode = SPI_TIMODE_DISABLE;
 8001f9a:	4b09      	ldr	r3, [pc, #36]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	625a      	str	r2, [r3, #36]	; 0x24
  hspi5.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001fa0:	4b07      	ldr	r3, [pc, #28]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi5.Init.CRCPolynomial = 10;
 8001fa6:	4b06      	ldr	r3, [pc, #24]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001fa8:	220a      	movs	r2, #10
 8001faa:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi5) != HAL_OK)
 8001fac:	4804      	ldr	r0, [pc, #16]	; (8001fc0 <MX_SPI5_Init+0x64>)
 8001fae:	f009 f8b5 	bl	800b11c <HAL_SPI_Init>
 8001fb2:	4603      	mov	r3, r0
 8001fb4:	2b00      	cmp	r3, #0
 8001fb6:	d001      	beq.n	8001fbc <MX_SPI5_Init+0x60>
  {
    Error_Handler();
 8001fb8:	f000 fe34 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN SPI5_Init 2 */

  /* USER CODE END SPI5_Init 2 */

}
 8001fbc:	bf00      	nop
 8001fbe:	bd80      	pop	{r7, pc}
 8001fc0:	20005bc0 	.word	0x20005bc0
 8001fc4:	40015000 	.word	0x40015000

08001fc8 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b08e      	sub	sp, #56	; 0x38
 8001fcc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fce:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	601a      	str	r2, [r3, #0]
 8001fd6:	605a      	str	r2, [r3, #4]
 8001fd8:	609a      	str	r2, [r3, #8]
 8001fda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001fdc:	f107 0320 	add.w	r3, r7, #32
 8001fe0:	2200      	movs	r2, #0
 8001fe2:	601a      	str	r2, [r3, #0]
 8001fe4:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001fe6:	1d3b      	adds	r3, r7, #4
 8001fe8:	2200      	movs	r2, #0
 8001fea:	601a      	str	r2, [r3, #0]
 8001fec:	605a      	str	r2, [r3, #4]
 8001fee:	609a      	str	r2, [r3, #8]
 8001ff0:	60da      	str	r2, [r3, #12]
 8001ff2:	611a      	str	r2, [r3, #16]
 8001ff4:	615a      	str	r2, [r3, #20]
 8001ff6:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ff8:	4b2d      	ldr	r3, [pc, #180]	; (80020b0 <MX_TIM2_Init+0xe8>)
 8001ffa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001ffe:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 90-1;
 8002000:	4b2b      	ldr	r3, [pc, #172]	; (80020b0 <MX_TIM2_Init+0xe8>)
 8002002:	2259      	movs	r2, #89	; 0x59
 8002004:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002006:	4b2a      	ldr	r3, [pc, #168]	; (80020b0 <MX_TIM2_Init+0xe8>)
 8002008:	2200      	movs	r2, #0
 800200a:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 400-1;
 800200c:	4b28      	ldr	r3, [pc, #160]	; (80020b0 <MX_TIM2_Init+0xe8>)
 800200e:	f240 128f 	movw	r2, #399	; 0x18f
 8002012:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002014:	4b26      	ldr	r3, [pc, #152]	; (80020b0 <MX_TIM2_Init+0xe8>)
 8002016:	2200      	movs	r2, #0
 8002018:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800201a:	4b25      	ldr	r3, [pc, #148]	; (80020b0 <MX_TIM2_Init+0xe8>)
 800201c:	2200      	movs	r2, #0
 800201e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002020:	4823      	ldr	r0, [pc, #140]	; (80020b0 <MX_TIM2_Init+0xe8>)
 8002022:	f009 fe23 	bl	800bc6c <HAL_TIM_Base_Init>
 8002026:	4603      	mov	r3, r0
 8002028:	2b00      	cmp	r3, #0
 800202a:	d001      	beq.n	8002030 <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 800202c:	f000 fdfa 	bl	8002c24 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002030:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002034:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002036:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800203a:	4619      	mov	r1, r3
 800203c:	481c      	ldr	r0, [pc, #112]	; (80020b0 <MX_TIM2_Init+0xe8>)
 800203e:	f00a fa31 	bl	800c4a4 <HAL_TIM_ConfigClockSource>
 8002042:	4603      	mov	r3, r0
 8002044:	2b00      	cmp	r3, #0
 8002046:	d001      	beq.n	800204c <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8002048:	f000 fdec 	bl	8002c24 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800204c:	4818      	ldr	r0, [pc, #96]	; (80020b0 <MX_TIM2_Init+0xe8>)
 800204e:	f009 fecd 	bl	800bdec <HAL_TIM_PWM_Init>
 8002052:	4603      	mov	r3, r0
 8002054:	2b00      	cmp	r3, #0
 8002056:	d001      	beq.n	800205c <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8002058:	f000 fde4 	bl	8002c24 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 800205c:	2320      	movs	r3, #32
 800205e:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002060:	2300      	movs	r3, #0
 8002062:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002064:	f107 0320 	add.w	r3, r7, #32
 8002068:	4619      	mov	r1, r3
 800206a:	4811      	ldr	r0, [pc, #68]	; (80020b0 <MX_TIM2_Init+0xe8>)
 800206c:	f00a fe1a 	bl	800cca4 <HAL_TIMEx_MasterConfigSynchronization>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8002076:	f000 fdd5 	bl	8002c24 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800207a:	2360      	movs	r3, #96	; 0x60
 800207c:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 100;
 800207e:	2364      	movs	r3, #100	; 0x64
 8002080:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002082:	2300      	movs	r3, #0
 8002084:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002086:	2300      	movs	r3, #0
 8002088:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 800208a:	1d3b      	adds	r3, r7, #4
 800208c:	2208      	movs	r2, #8
 800208e:	4619      	mov	r1, r3
 8002090:	4807      	ldr	r0, [pc, #28]	; (80020b0 <MX_TIM2_Init+0xe8>)
 8002092:	f00a f945 	bl	800c320 <HAL_TIM_PWM_ConfigChannel>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 800209c:	f000 fdc2 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80020a0:	4803      	ldr	r0, [pc, #12]	; (80020b0 <MX_TIM2_Init+0xe8>)
 80020a2:	f001 f941 	bl	8003328 <HAL_TIM_MspPostInit>

}
 80020a6:	bf00      	nop
 80020a8:	3738      	adds	r7, #56	; 0x38
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	20005f9c 	.word	0x20005f9c

080020b4 <MX_UART8_Init>:
  * @brief UART8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART8_Init(void)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	af00      	add	r7, sp, #0
  /* USER CODE END UART8_Init 0 */

  /* USER CODE BEGIN UART8_Init 1 */

  /* USER CODE END UART8_Init 1 */
  huart8.Instance = UART8;
 80020b8:	4b11      	ldr	r3, [pc, #68]	; (8002100 <MX_UART8_Init+0x4c>)
 80020ba:	4a12      	ldr	r2, [pc, #72]	; (8002104 <MX_UART8_Init+0x50>)
 80020bc:	601a      	str	r2, [r3, #0]
  huart8.Init.BaudRate = 115200;
 80020be:	4b10      	ldr	r3, [pc, #64]	; (8002100 <MX_UART8_Init+0x4c>)
 80020c0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80020c4:	605a      	str	r2, [r3, #4]
  huart8.Init.WordLength = UART_WORDLENGTH_8B;
 80020c6:	4b0e      	ldr	r3, [pc, #56]	; (8002100 <MX_UART8_Init+0x4c>)
 80020c8:	2200      	movs	r2, #0
 80020ca:	609a      	str	r2, [r3, #8]
  huart8.Init.StopBits = UART_STOPBITS_1;
 80020cc:	4b0c      	ldr	r3, [pc, #48]	; (8002100 <MX_UART8_Init+0x4c>)
 80020ce:	2200      	movs	r2, #0
 80020d0:	60da      	str	r2, [r3, #12]
  huart8.Init.Parity = UART_PARITY_NONE;
 80020d2:	4b0b      	ldr	r3, [pc, #44]	; (8002100 <MX_UART8_Init+0x4c>)
 80020d4:	2200      	movs	r2, #0
 80020d6:	611a      	str	r2, [r3, #16]
  huart8.Init.Mode = UART_MODE_TX_RX;
 80020d8:	4b09      	ldr	r3, [pc, #36]	; (8002100 <MX_UART8_Init+0x4c>)
 80020da:	220c      	movs	r2, #12
 80020dc:	615a      	str	r2, [r3, #20]
  huart8.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80020de:	4b08      	ldr	r3, [pc, #32]	; (8002100 <MX_UART8_Init+0x4c>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	619a      	str	r2, [r3, #24]
  huart8.Init.OverSampling = UART_OVERSAMPLING_16;
 80020e4:	4b06      	ldr	r3, [pc, #24]	; (8002100 <MX_UART8_Init+0x4c>)
 80020e6:	2200      	movs	r2, #0
 80020e8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart8) != HAL_OK)
 80020ea:	4805      	ldr	r0, [pc, #20]	; (8002100 <MX_UART8_Init+0x4c>)
 80020ec:	f00a fe6a 	bl	800cdc4 <HAL_UART_Init>
 80020f0:	4603      	mov	r3, r0
 80020f2:	2b00      	cmp	r3, #0
 80020f4:	d001      	beq.n	80020fa <MX_UART8_Init+0x46>
  {
    Error_Handler();
 80020f6:	f000 fd95 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN UART8_Init 2 */

  /* USER CODE END UART8_Init 2 */

}
 80020fa:	bf00      	nop
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	20005ac8 	.word	0x20005ac8
 8002104:	40007c00 	.word	0x40007c00

08002108 <MX_USART3_UART_Init>:
  * @brief USART3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART3_UART_Init(void)
{
 8002108:	b580      	push	{r7, lr}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 800210c:	4b11      	ldr	r3, [pc, #68]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 800210e:	4a12      	ldr	r2, [pc, #72]	; (8002158 <MX_USART3_UART_Init+0x50>)
 8002110:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8002112:	4b10      	ldr	r3, [pc, #64]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 8002114:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002118:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 800211a:	4b0e      	ldr	r3, [pc, #56]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 800211c:	2200      	movs	r2, #0
 800211e:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002120:	4b0c      	ldr	r3, [pc, #48]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 8002122:	2200      	movs	r2, #0
 8002124:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002126:	4b0b      	ldr	r3, [pc, #44]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 8002128:	2200      	movs	r2, #0
 800212a:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 800212c:	4b09      	ldr	r3, [pc, #36]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 800212e:	220c      	movs	r2, #12
 8002130:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002132:	4b08      	ldr	r3, [pc, #32]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 8002134:	2200      	movs	r2, #0
 8002136:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002138:	4b06      	ldr	r3, [pc, #24]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 800213a:	2200      	movs	r2, #0
 800213c:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 800213e:	4805      	ldr	r0, [pc, #20]	; (8002154 <MX_USART3_UART_Init+0x4c>)
 8002140:	f00a fe40 	bl	800cdc4 <HAL_UART_Init>
 8002144:	4603      	mov	r3, r0
 8002146:	2b00      	cmp	r3, #0
 8002148:	d001      	beq.n	800214e <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 800214a:	f000 fd6b 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}
 8002152:	bf00      	nop
 8002154:	20005c18 	.word	0x20005c18
 8002158:	40004800 	.word	0x40004800

0800215c <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002160:	4b11      	ldr	r3, [pc, #68]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002162:	4a12      	ldr	r2, [pc, #72]	; (80021ac <MX_USART6_UART_Init+0x50>)
 8002164:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 9600;
 8002166:	4b10      	ldr	r3, [pc, #64]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002168:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 800216c:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 800216e:	4b0e      	ldr	r3, [pc, #56]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002170:	2200      	movs	r2, #0
 8002172:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002174:	4b0c      	ldr	r3, [pc, #48]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002176:	2200      	movs	r2, #0
 8002178:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800217a:	4b0b      	ldr	r3, [pc, #44]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 800217c:	2200      	movs	r2, #0
 800217e:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002180:	4b09      	ldr	r3, [pc, #36]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002182:	220c      	movs	r2, #12
 8002184:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002186:	4b08      	ldr	r3, [pc, #32]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002188:	2200      	movs	r2, #0
 800218a:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 800218c:	4b06      	ldr	r3, [pc, #24]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 800218e:	2200      	movs	r2, #0
 8002190:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002192:	4805      	ldr	r0, [pc, #20]	; (80021a8 <MX_USART6_UART_Init+0x4c>)
 8002194:	f00a fe16 	bl	800cdc4 <HAL_UART_Init>
 8002198:	4603      	mov	r3, r0
 800219a:	2b00      	cmp	r3, #0
 800219c:	d001      	beq.n	80021a2 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 800219e:	f000 fd41 	bl	8002c24 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	20005f50 	.word	0x20005f50
 80021ac:	40011400 	.word	0x40011400

080021b0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80021b0:	b580      	push	{r7, lr}
 80021b2:	b08e      	sub	sp, #56	; 0x38
 80021b4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021b6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80021ba:	2200      	movs	r2, #0
 80021bc:	601a      	str	r2, [r3, #0]
 80021be:	605a      	str	r2, [r3, #4]
 80021c0:	609a      	str	r2, [r3, #8]
 80021c2:	60da      	str	r2, [r3, #12]
 80021c4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80021c6:	2300      	movs	r3, #0
 80021c8:	623b      	str	r3, [r7, #32]
 80021ca:	4bb5      	ldr	r3, [pc, #724]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 80021cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ce:	4ab4      	ldr	r2, [pc, #720]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 80021d0:	f043 0310 	orr.w	r3, r3, #16
 80021d4:	6313      	str	r3, [r2, #48]	; 0x30
 80021d6:	4bb2      	ldr	r3, [pc, #712]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	f003 0310 	and.w	r3, r3, #16
 80021de:	623b      	str	r3, [r7, #32]
 80021e0:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	61fb      	str	r3, [r7, #28]
 80021e6:	4bae      	ldr	r3, [pc, #696]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ea:	4aad      	ldr	r2, [pc, #692]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 80021ec:	f043 0304 	orr.w	r3, r3, #4
 80021f0:	6313      	str	r3, [r2, #48]	; 0x30
 80021f2:	4bab      	ldr	r3, [pc, #684]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 80021f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021f6:	f003 0304 	and.w	r3, r3, #4
 80021fa:	61fb      	str	r3, [r7, #28]
 80021fc:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
 8002202:	4ba7      	ldr	r3, [pc, #668]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002204:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002206:	4aa6      	ldr	r2, [pc, #664]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002208:	f043 0320 	orr.w	r3, r3, #32
 800220c:	6313      	str	r3, [r2, #48]	; 0x30
 800220e:	4ba4      	ldr	r3, [pc, #656]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002210:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002212:	f003 0320 	and.w	r3, r3, #32
 8002216:	61bb      	str	r3, [r7, #24]
 8002218:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800221a:	2300      	movs	r3, #0
 800221c:	617b      	str	r3, [r7, #20]
 800221e:	4ba0      	ldr	r3, [pc, #640]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002220:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002222:	4a9f      	ldr	r2, [pc, #636]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002224:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8002228:	6313      	str	r3, [r2, #48]	; 0x30
 800222a:	4b9d      	ldr	r3, [pc, #628]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 800222c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800222e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002232:	617b      	str	r3, [r7, #20]
 8002234:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002236:	2300      	movs	r3, #0
 8002238:	613b      	str	r3, [r7, #16]
 800223a:	4b99      	ldr	r3, [pc, #612]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 800223c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800223e:	4a98      	ldr	r2, [pc, #608]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002240:	f043 0301 	orr.w	r3, r3, #1
 8002244:	6313      	str	r3, [r2, #48]	; 0x30
 8002246:	4b96      	ldr	r3, [pc, #600]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002248:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	613b      	str	r3, [r7, #16]
 8002250:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002252:	2300      	movs	r3, #0
 8002254:	60fb      	str	r3, [r7, #12]
 8002256:	4b92      	ldr	r3, [pc, #584]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002258:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800225a:	4a91      	ldr	r2, [pc, #580]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 800225c:	f043 0302 	orr.w	r3, r3, #2
 8002260:	6313      	str	r3, [r2, #48]	; 0x30
 8002262:	4b8f      	ldr	r3, [pc, #572]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002264:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002266:	f003 0302 	and.w	r3, r3, #2
 800226a:	60fb      	str	r3, [r7, #12]
 800226c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 800226e:	2300      	movs	r3, #0
 8002270:	60bb      	str	r3, [r7, #8]
 8002272:	4b8b      	ldr	r3, [pc, #556]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002276:	4a8a      	ldr	r2, [pc, #552]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002278:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800227c:	6313      	str	r3, [r2, #48]	; 0x30
 800227e:	4b88      	ldr	r3, [pc, #544]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002280:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002282:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002286:	60bb      	str	r3, [r7, #8]
 8002288:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800228a:	2300      	movs	r3, #0
 800228c:	607b      	str	r3, [r7, #4]
 800228e:	4b84      	ldr	r3, [pc, #528]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002290:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002292:	4a83      	ldr	r2, [pc, #524]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 8002294:	f043 0308 	orr.w	r3, r3, #8
 8002298:	6313      	str	r3, [r2, #48]	; 0x30
 800229a:	4b81      	ldr	r3, [pc, #516]	; (80024a0 <MX_GPIO_Init+0x2f0>)
 800229c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800229e:	f003 0308 	and.w	r3, r3, #8
 80022a2:	607b      	str	r3, [r7, #4]
 80022a4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin, GPIO_PIN_RESET);
 80022a6:	2200      	movs	r2, #0
 80022a8:	f248 4184 	movw	r1, #33924	; 0x8484
 80022ac:	487d      	ldr	r0, [pc, #500]	; (80024a4 <MX_GPIO_Init+0x2f4>)
 80022ae:	f006 f97f 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, SD_CS_Pin|OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin, GPIO_PIN_RESET);
 80022b2:	2200      	movs	r2, #0
 80022b4:	f44f 4144 	mov.w	r1, #50176	; 0xc400
 80022b8:	487b      	ldr	r0, [pc, #492]	; (80024a8 <MX_GPIO_Init+0x2f8>)
 80022ba:	f006 f979 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin, GPIO_PIN_RESET);
 80022be:	2200      	movs	r2, #0
 80022c0:	f44f 7187 	mov.w	r1, #270	; 0x10e
 80022c4:	4879      	ldr	r0, [pc, #484]	; (80024ac <MX_GPIO_Init+0x2fc>)
 80022c6:	f006 f973 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OUT_LEDF_GPIO_Port, OUT_LEDF_Pin, GPIO_PIN_RESET);
 80022ca:	2200      	movs	r2, #0
 80022cc:	2108      	movs	r1, #8
 80022ce:	4878      	ldr	r0, [pc, #480]	; (80024b0 <MX_GPIO_Init+0x300>)
 80022d0:	f006 f96e 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 80022d4:	2200      	movs	r2, #0
 80022d6:	f645 2126 	movw	r1, #23078	; 0x5a26
 80022da:	4876      	ldr	r0, [pc, #472]	; (80024b4 <MX_GPIO_Init+0x304>)
 80022dc:	f006 f968 	bl	80085b0 <HAL_GPIO_WritePin>
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin, GPIO_PIN_RESET);
 80022e0:	2200      	movs	r2, #0
 80022e2:	f44f 5198 	mov.w	r1, #4864	; 0x1300
 80022e6:	4874      	ldr	r0, [pc, #464]	; (80024b8 <MX_GPIO_Init+0x308>)
 80022e8:	f006 f962 	bl	80085b0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 80022ec:	2200      	movs	r2, #0
 80022ee:	f647 41f0 	movw	r1, #31984	; 0x7cf0
 80022f2:	4872      	ldr	r0, [pc, #456]	; (80024bc <MX_GPIO_Init+0x30c>)
 80022f4:	f006 f95c 	bl	80085b0 <HAL_GPIO_WritePin>
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : EN_12V_Buck_Pin OUT_Prop_ActuatedVent_Gate_Pin SPI4_CS_Thermocouple_Pin Iridium_RST_Pin */
  GPIO_InitStruct.Pin = EN_12V_Buck_Pin|OUT_Prop_ActuatedVent_Gate_Pin|SPI4_CS_Thermocouple_Pin|Iridium_RST_Pin;
 80022f8:	f248 4384 	movw	r3, #33924	; 0x8484
 80022fc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80022fe:	2301      	movs	r3, #1
 8002300:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002302:	2300      	movs	r3, #0
 8002304:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002306:	2300      	movs	r3, #0
 8002308:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 800230a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800230e:	4619      	mov	r1, r3
 8002310:	4864      	ldr	r0, [pc, #400]	; (80024a4 <MX_GPIO_Init+0x2f4>)
 8002312:	f005 ff89 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : SD_CS_Pin */
  GPIO_InitStruct.Pin = SD_CS_Pin;
 8002316:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800231a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231c:	2301      	movs	r3, #1
 800231e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002320:	2301      	movs	r3, #1
 8002322:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002324:	2300      	movs	r3, #0
 8002326:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(SD_CS_GPIO_Port, &GPIO_InitStruct);
 8002328:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800232c:	4619      	mov	r1, r3
 800232e:	485e      	ldr	r0, [pc, #376]	; (80024a8 <MX_GPIO_Init+0x2f8>)
 8002330:	f005 ff7a 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Button_Pin */
  GPIO_InitStruct.Pin = IN_Button_Pin;
 8002334:	2301      	movs	r3, #1
 8002336:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8002338:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800233c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800233e:	2300      	movs	r3, #0
 8002340:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Button_GPIO_Port, &GPIO_InitStruct);
 8002342:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002346:	4619      	mov	r1, r3
 8002348:	4858      	ldr	r0, [pc, #352]	; (80024ac <MX_GPIO_Init+0x2fc>)
 800234a:	f005 ff6d 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_LED1_Pin OUT_LED2_Pin OUT_LED3_Pin SX_AMPLIFIER_Pin */
  GPIO_InitStruct.Pin = OUT_LED1_Pin|OUT_LED2_Pin|OUT_LED3_Pin|SX_AMPLIFIER_Pin;
 800234e:	f44f 7387 	mov.w	r3, #270	; 0x10e
 8002352:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002354:	2301      	movs	r3, #1
 8002356:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002358:	2300      	movs	r3, #0
 800235a:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800235c:	2300      	movs	r3, #0
 800235e:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002360:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002364:	4619      	mov	r1, r3
 8002366:	4851      	ldr	r0, [pc, #324]	; (80024ac <MX_GPIO_Init+0x2fc>)
 8002368:	f005 ff5e 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : OUT_LEDF_Pin */
  GPIO_InitStruct.Pin = OUT_LEDF_Pin;
 800236c:	2308      	movs	r3, #8
 800236e:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002370:	2301      	movs	r3, #1
 8002372:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002374:	2300      	movs	r3, #0
 8002376:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002378:	2300      	movs	r3, #0
 800237a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(OUT_LEDF_GPIO_Port, &GPIO_InitStruct);
 800237c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002380:	4619      	mov	r1, r3
 8002382:	484b      	ldr	r0, [pc, #300]	; (80024b0 <MX_GPIO_Init+0x300>)
 8002384:	f005 ff50 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_PyroTurboValve_LimitSwitch_Pin */
  GPIO_InitStruct.Pin = IN_Prop_PyroTurboValve_LimitSwitch_Pin;
 8002388:	2320      	movs	r3, #32
 800238a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800238c:	2300      	movs	r3, #0
 800238e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8002390:	2302      	movs	r3, #2
 8002392:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_PyroTurboValve_LimitSwitch_GPIO_Port, &GPIO_InitStruct);
 8002394:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002398:	4619      	mov	r1, r3
 800239a:	4844      	ldr	r0, [pc, #272]	; (80024ac <MX_GPIO_Init+0x2fc>)
 800239c:	f005 ff44 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_Prop_ActuatedVent_Feedback_Pin */
  GPIO_InitStruct.Pin = IN_Prop_ActuatedVent_Feedback_Pin;
 80023a0:	2302      	movs	r3, #2
 80023a2:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023a4:	2300      	movs	r3, #0
 80023a6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023a8:	2300      	movs	r3, #0
 80023aa:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_Prop_ActuatedVent_Feedback_GPIO_Port, &GPIO_InitStruct);
 80023ac:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023b0:	4619      	mov	r1, r3
 80023b2:	4841      	ldr	r0, [pc, #260]	; (80024b8 <MX_GPIO_Init+0x308>)
 80023b4:	f005 ff38 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_PyroValve_Cont_2_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_2_Pin;
 80023b8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80023bc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023be:	2300      	movs	r3, #0
 80023c0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023c2:	2300      	movs	r3, #0
 80023c4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_PyroValve_Cont_2_GPIO_Port, &GPIO_InitStruct);
 80023c6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023ca:	4619      	mov	r1, r3
 80023cc:	4836      	ldr	r0, [pc, #216]	; (80024a8 <MX_GPIO_Init+0x2f8>)
 80023ce:	f005 ff2b 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Gate_2_Pin OUT_PyroValve_Gate_1_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Gate_2_Pin|OUT_PyroValve_Gate_1_Pin;
 80023d2:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80023d6:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80023d8:	2301      	movs	r3, #1
 80023da:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023dc:	2300      	movs	r3, #0
 80023de:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80023e0:	2300      	movs	r3, #0
 80023e2:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80023e4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023e8:	4619      	mov	r1, r3
 80023ea:	482f      	ldr	r0, [pc, #188]	; (80024a8 <MX_GPIO_Init+0x2f8>)
 80023ec:	f005 ff1c 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : IN_PyroValve_Cont_1_Pin SX_BUSY_Pin SX_DIO_Pin IN_EJ_Main_Cont_Pin
                           IN_EJ_Drogue_Cont_Pin */
  GPIO_InitStruct.Pin = IN_PyroValve_Cont_1_Pin|SX_BUSY_Pin|SX_DIO_Pin|IN_EJ_Main_Cont_Pin
 80023f0:	f242 4319 	movw	r3, #9241	; 0x2419
 80023f4:	627b      	str	r3, [r7, #36]	; 0x24
                          |IN_EJ_Drogue_Cont_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80023f6:	2300      	movs	r3, #0
 80023f8:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fa:	2300      	movs	r3, #0
 80023fc:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80023fe:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002402:	4619      	mov	r1, r3
 8002404:	482b      	ldr	r0, [pc, #172]	; (80024b4 <MX_GPIO_Init+0x304>)
 8002406:	f005 ff0f 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : OUT_PyroValve_Arming_Pin SX_RST_Pin SX_RF_SW_Pin OUT_VR_PWR_Pin
                           OUT_EJ_Main_Gate_Pin OUT_EJ_Drogue_Gate_Pin OUT_EJ_Arming_Pin */
  GPIO_InitStruct.Pin = OUT_PyroValve_Arming_Pin|SX_RST_Pin|SX_RF_SW_Pin|OUT_VR_PWR_Pin
 800240a:	f645 2326 	movw	r3, #23078	; 0x5a26
 800240e:	627b      	str	r3, [r7, #36]	; 0x24
                          |OUT_EJ_Main_Gate_Pin|OUT_EJ_Drogue_Gate_Pin|OUT_EJ_Arming_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002410:	2301      	movs	r3, #1
 8002412:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002414:	2300      	movs	r3, #0
 8002416:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002418:	2300      	movs	r3, #0
 800241a:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800241c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002420:	4619      	mov	r1, r3
 8002422:	4824      	ldr	r0, [pc, #144]	; (80024b4 <MX_GPIO_Init+0x304>)
 8002424:	f005 ff00 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : PAYLOAD_I2C_EN_Pin IN_XTend_Continuity_Pin */
  GPIO_InitStruct.Pin = PAYLOAD_I2C_EN_Pin|IN_XTend_Continuity_Pin;
 8002428:	f44f 6320 	mov.w	r3, #2560	; 0xa00
 800242c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800242e:	2300      	movs	r3, #0
 8002430:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002432:	2300      	movs	r3, #0
 8002434:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002436:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800243a:	4619      	mov	r1, r3
 800243c:	4819      	ldr	r0, [pc, #100]	; (80024a4 <MX_GPIO_Init+0x2f4>)
 800243e:	f005 fef3 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI2_SX_CS_Pin PB8 POWER_ON_EXT_LED_Pin */
  GPIO_InitStruct.Pin = SPI2_SX_CS_Pin|GPIO_PIN_8|POWER_ON_EXT_LED_Pin;
 8002442:	f44f 5398 	mov.w	r3, #4864	; 0x1300
 8002446:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002448:	2301      	movs	r3, #1
 800244a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800244c:	2300      	movs	r3, #0
 800244e:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002450:	2300      	movs	r3, #0
 8002452:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002454:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002458:	4619      	mov	r1, r3
 800245a:	4817      	ldr	r0, [pc, #92]	; (80024b8 <MX_GPIO_Init+0x308>)
 800245c:	f005 fee4 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : XTend_CTS_Pin XTend_RTS_Pin XTend_SLEEP_Pin XTend_RX_LED_Pin
                           XTend_TX_PWR_Pin OUT_FLASH_IO3_Pin OUT_FLASH_WP_Pin OUT_FLASH_CS_Pin
                           OUT_VR_REC_Pin */
  GPIO_InitStruct.Pin = XTend_CTS_Pin|XTend_RTS_Pin|XTend_SLEEP_Pin|XTend_RX_LED_Pin
 8002460:	f647 43f0 	movw	r3, #31984	; 0x7cf0
 8002464:	627b      	str	r3, [r7, #36]	; 0x24
                          |XTend_TX_PWR_Pin|OUT_FLASH_IO3_Pin|OUT_FLASH_WP_Pin|OUT_FLASH_CS_Pin
                          |OUT_VR_REC_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002466:	2301      	movs	r3, #1
 8002468:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800246a:	2300      	movs	r3, #0
 800246c:	62fb      	str	r3, [r7, #44]	; 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800246e:	2300      	movs	r3, #0
 8002470:	633b      	str	r3, [r7, #48]	; 0x30
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002472:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002476:	4619      	mov	r1, r3
 8002478:	4810      	ldr	r0, [pc, #64]	; (80024bc <MX_GPIO_Init+0x30c>)
 800247a:	f005 fed5 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : SX_BANDPASS_FILTER_Pin */
  GPIO_InitStruct.Pin = SX_BANDPASS_FILTER_Pin;
 800247e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8002482:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002484:	2300      	movs	r3, #0
 8002486:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002488:	2300      	movs	r3, #0
 800248a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(SX_BANDPASS_FILTER_GPIO_Port, &GPIO_InitStruct);
 800248c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002490:	4619      	mov	r1, r3
 8002492:	480a      	ldr	r0, [pc, #40]	; (80024bc <MX_GPIO_Init+0x30c>)
 8002494:	f005 fec8 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pins : EXTI_LPS22HH_DRDY_Pin EXTI_ISM330DCL_INT2_Pin EXTI_LSM6DSR_INT1_Pin */
  GPIO_InitStruct.Pin = EXTI_LPS22HH_DRDY_Pin|EXTI_ISM330DCL_INT2_Pin|EXTI_LSM6DSR_INT1_Pin;
 8002498:	f44f 73e0 	mov.w	r3, #448	; 0x1c0
 800249c:	e010      	b.n	80024c0 <MX_GPIO_Init+0x310>
 800249e:	bf00      	nop
 80024a0:	40023800 	.word	0x40023800
 80024a4:	40021000 	.word	0x40021000
 80024a8:	40021400 	.word	0x40021400
 80024ac:	40020800 	.word	0x40020800
 80024b0:	40020000 	.word	0x40020000
 80024b4:	40021800 	.word	0x40021800
 80024b8:	40020400 	.word	0x40020400
 80024bc:	40020c00 	.word	0x40020c00
 80024c0:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80024c2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 80024c6:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024c8:	2300      	movs	r3, #0
 80024ca:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80024cc:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024d0:	4619      	mov	r1, r3
 80024d2:	480e      	ldr	r0, [pc, #56]	; (800250c <MX_GPIO_Init+0x35c>)
 80024d4:	f005 fea8 	bl	8008228 <HAL_GPIO_Init>

  /*Configure GPIO pin : IN_SD_CARD_DETECT_Pin */
  GPIO_InitStruct.Pin = IN_SD_CARD_DETECT_Pin;
 80024d8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80024dc:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80024de:	2300      	movs	r3, #0
 80024e0:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024e2:	2300      	movs	r3, #0
 80024e4:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(IN_SD_CARD_DETECT_GPIO_Port, &GPIO_InitStruct);
 80024e6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80024ea:	4619      	mov	r1, r3
 80024ec:	4808      	ldr	r0, [pc, #32]	; (8002510 <MX_GPIO_Init+0x360>)
 80024ee:	f005 fe9b 	bl	8008228 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80024f2:	2200      	movs	r2, #0
 80024f4:	2105      	movs	r1, #5
 80024f6:	2006      	movs	r0, #6
 80024f8:	f005 fe5e 	bl	80081b8 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 80024fc:	2006      	movs	r0, #6
 80024fe:	f005 fe77 	bl	80081f0 <HAL_NVIC_EnableIRQ>

}
 8002502:	bf00      	nop
 8002504:	3738      	adds	r7, #56	; 0x38
 8002506:	46bd      	mov	sp, r7
 8002508:	bd80      	pop	{r7, pc}
 800250a:	bf00      	nop
 800250c:	40021800 	.word	0x40021800
 8002510:	40020800 	.word	0x40020800

08002514 <XTend_Transmit>:

/**
 * @brief   Function to transmit message to XTend
 * @param  Msg : char array (range 1-800)
 */
static void XTend_Transmit(char* Msg){
 8002514:	b580      	push	{r7, lr}
 8002516:	b082      	sub	sp, #8
 8002518:	af00      	add	r7, sp, #0
 800251a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&XTEND_UART, Msg, strlen(Msg), HAL_Delay);
 800251c:	6878      	ldr	r0, [r7, #4]
 800251e:	f7fd fe71 	bl	8000204 <strlen>
 8002522:	4603      	mov	r3, r0
 8002524:	b29a      	uxth	r2, r3
 8002526:	4b04      	ldr	r3, [pc, #16]	; (8002538 <XTend_Transmit+0x24>)
 8002528:	6879      	ldr	r1, [r7, #4]
 800252a:	4804      	ldr	r0, [pc, #16]	; (800253c <XTend_Transmit+0x28>)
 800252c:	f00a fc97 	bl	800ce5e <HAL_UART_Transmit>
}
 8002530:	bf00      	nop
 8002532:	3708      	adds	r7, #8
 8002534:	46bd      	mov	sp, r7
 8002536:	bd80      	pop	{r7, pc}
 8002538:	08007799 	.word	0x08007799
 800253c:	20005c18 	.word	0x20005c18

08002540 <StartMemory0>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartMemory0 */
void StartMemory0(void *argument)
{
 8002540:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002544:	b08a      	sub	sp, #40	; 0x28
 8002546:	af06      	add	r7, sp, #24
 8002548:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 5 */

	//Add thread id to the list
	threadID[0]=osThreadGetId();
 800254a:	f00e fd0f 	bl	8010f6c <osThreadGetId>
 800254e:	4603      	mov	r3, r0
 8002550:	4a29      	ldr	r2, [pc, #164]	; (80025f8 <StartMemory0+0xb8>)
 8002552:	6013      	str	r3, [r2, #0]

	#if !MEMORY_THREAD
    osThreadExit();
	#endif

	uint8_t counter = 0;
 8002554:	2300      	movs	r3, #0
 8002556:	73fb      	strb	r3, [r7, #15]

	  /* Infinite loop */
	  for(;;)
	  {
		  //Write data to sd and flash
		  sprintf((char*)writeBuf, "Data: %f, %f, %f, %f\r\n", PRESSURE, MIN, SEC, SUBSEC);
 8002558:	4b28      	ldr	r3, [pc, #160]	; (80025fc <StartMemory0+0xbc>)
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	4618      	mov	r0, r3
 800255e:	f7fe f813 	bl	8000588 <__aeabi_f2d>
 8002562:	4682      	mov	sl, r0
 8002564:	468b      	mov	fp, r1
 8002566:	4b26      	ldr	r3, [pc, #152]	; (8002600 <StartMemory0+0xc0>)
 8002568:	681b      	ldr	r3, [r3, #0]
 800256a:	4618      	mov	r0, r3
 800256c:	f7fe f80c 	bl	8000588 <__aeabi_f2d>
 8002570:	4604      	mov	r4, r0
 8002572:	460d      	mov	r5, r1
 8002574:	4b23      	ldr	r3, [pc, #140]	; (8002604 <StartMemory0+0xc4>)
 8002576:	681b      	ldr	r3, [r3, #0]
 8002578:	4618      	mov	r0, r3
 800257a:	f7fe f805 	bl	8000588 <__aeabi_f2d>
 800257e:	4680      	mov	r8, r0
 8002580:	4689      	mov	r9, r1
 8002582:	4b21      	ldr	r3, [pc, #132]	; (8002608 <StartMemory0+0xc8>)
 8002584:	681b      	ldr	r3, [r3, #0]
 8002586:	4618      	mov	r0, r3
 8002588:	f7fd fffe 	bl	8000588 <__aeabi_f2d>
 800258c:	4602      	mov	r2, r0
 800258e:	460b      	mov	r3, r1
 8002590:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8002594:	e9cd 8902 	strd	r8, r9, [sp, #8]
 8002598:	e9cd 4500 	strd	r4, r5, [sp]
 800259c:	4652      	mov	r2, sl
 800259e:	465b      	mov	r3, fp
 80025a0:	491a      	ldr	r1, [pc, #104]	; (800260c <StartMemory0+0xcc>)
 80025a2:	481b      	ldr	r0, [pc, #108]	; (8002610 <StartMemory0+0xd0>)
 80025a4:	f014 fa70 	bl	8016a88 <siprintf>
		  if (sd_write(&fil, writeBuf) < 0){
 80025a8:	4919      	ldr	r1, [pc, #100]	; (8002610 <StartMemory0+0xd0>)
 80025aa:	481a      	ldr	r0, [pc, #104]	; (8002614 <StartMemory0+0xd4>)
 80025ac:	f004 ff22 	bl	80073f4 <sd_write>
 80025b0:	4603      	mov	r3, r0
 80025b2:	2b00      	cmp	r3, #0
 80025b4:	da10      	bge.n	80025d8 <StartMemory0+0x98>

			  //TODO when the sd card bug, it seems that only removing power from it works to reset it.
			  //Otherwise it always give an error. Trying to close and open doesn't work
			  HAL_UART_Transmit(&DEBUG_UART,"TEST\tTEST\tTEST\tTEST\r\n",17,HAL_MAX_DELAY);
 80025b6:	f04f 33ff 	mov.w	r3, #4294967295
 80025ba:	2211      	movs	r2, #17
 80025bc:	4916      	ldr	r1, [pc, #88]	; (8002618 <StartMemory0+0xd8>)
 80025be:	4817      	ldr	r0, [pc, #92]	; (800261c <StartMemory0+0xdc>)
 80025c0:	f00a fc4d 	bl	800ce5e <HAL_UART_Transmit>
			  f_close(&fil);
 80025c4:	4813      	ldr	r0, [pc, #76]	; (8002614 <StartMemory0+0xd4>)
 80025c6:	f00d ffa5 	bl	8010514 <f_close>
			  sd_open_file(&filename);
 80025ca:	4815      	ldr	r0, [pc, #84]	; (8002620 <StartMemory0+0xe0>)
 80025cc:	f004 fefa 	bl	80073c4 <sd_open_file>
			  sd_write(&fil, writeBuf);
 80025d0:	490f      	ldr	r1, [pc, #60]	; (8002610 <StartMemory0+0xd0>)
 80025d2:	4810      	ldr	r0, [pc, #64]	; (8002614 <StartMemory0+0xd4>)
 80025d4:	f004 ff0e 	bl	80073f4 <sd_write>
		  }

		  if (counter == 50) {
 80025d8:	7bfb      	ldrb	r3, [r7, #15]
 80025da:	2b32      	cmp	r3, #50	; 0x32
 80025dc:	d104      	bne.n	80025e8 <StartMemory0+0xa8>
			  f_sync(&fil);
 80025de:	480d      	ldr	r0, [pc, #52]	; (8002614 <StartMemory0+0xd4>)
 80025e0:	f00d ff0f 	bl	8010402 <f_sync>
			  counter = 0;
 80025e4:	2300      	movs	r3, #0
 80025e6:	73fb      	strb	r3, [r7, #15]
		  }
		  counter++;
 80025e8:	7bfb      	ldrb	r3, [r7, #15]
 80025ea:	3301      	adds	r3, #1
 80025ec:	73fb      	strb	r3, [r7, #15]

		  osDelay(1000/DATA_FREQ);
 80025ee:	2064      	movs	r0, #100	; 0x64
 80025f0:	f00e fd2b 	bl	801104a <osDelay>
		  sprintf((char*)writeBuf, "Data: %f, %f, %f, %f\r\n", PRESSURE, MIN, SEC, SUBSEC);
 80025f4:	e7b0      	b.n	8002558 <StartMemory0+0x18>
 80025f6:	bf00      	nop
 80025f8:	20005c64 	.word	0x20005c64
 80025fc:	20005ce0 	.word	0x20005ce0
 8002600:	20006108 	.word	0x20006108
 8002604:	20005ce8 	.word	0x20005ce8
 8002608:	20006104 	.word	0x20006104
 800260c:	0801abdc 	.word	0x0801abdc
 8002610:	200068c0 	.word	0x200068c0
 8002614:	20006cac 	.word	0x20006cac
 8002618:	0801abf4 	.word	0x0801abf4
 800261c:	20005ac8 	.word	0x20005ac8
 8002620:	200068b0 	.word	0x200068b0

08002624 <StartEjection1>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartEjection1 */
void StartEjection1(void *argument)
{
 8002624:	b580      	push	{r7, lr}
 8002626:	b084      	sub	sp, #16
 8002628:	af00      	add	r7, sp, #0
 800262a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartEjection1 */

	//Add thread id to the list
	threadID[1]=osThreadGetId();
 800262c:	f00e fc9e 	bl	8010f6c <osThreadGetId>
 8002630:	4603      	mov	r3, r0
 8002632:	4a86      	ldr	r2, [pc, #536]	; (800284c <StartEjection1+0x228>)
 8002634:	6053      	str	r3, [r2, #4]

	#if !EJECTION_THREAD
	osThreadExit();
	#endif

	if (ejection_state_flag >= 4)  osThreadExit(); //Ground reached
 8002636:	4b86      	ldr	r3, [pc, #536]	; (8002850 <StartEjection1+0x22c>)
 8002638:	781b      	ldrb	r3, [r3, #0]
 800263a:	2b03      	cmp	r3, #3
 800263c:	d901      	bls.n	8002642 <StartEjection1+0x1e>
 800263e:	f00e fcfe 	bl	801103e <osThreadExit>
	if (wu_flag) osThreadExit(); //WHEN WAKING UP
 8002642:	4b84      	ldr	r3, [pc, #528]	; (8002854 <StartEjection1+0x230>)
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <StartEjection1+0x2a>
 800264a:	f00e fcf8 	bl	801103e <osThreadExit>

	osDelay(5000); //Let the LPS "warm up" to have a valid pressure_hPa
 800264e:	f241 3088 	movw	r0, #5000	; 0x1388
 8002652:	f00e fcfa 	bl	801104a <osDelay>

	  /* Infinite loop */
	  for(;;)
	  {
		  altitude_m = MRT_getAltitude(pressure_hPa);
 8002656:	4b80      	ldr	r3, [pc, #512]	; (8002858 <StartEjection1+0x234>)
 8002658:	edd3 7a00 	vldr	s15, [r3]
 800265c:	eeb0 0a67 	vmov.f32	s0, s15
 8002660:	f001 ff02 	bl	8004468 <MRT_getAltitude>
 8002664:	eef0 7a40 	vmov.f32	s15, s0
 8002668:	4b7c      	ldr	r3, [pc, #496]	; (800285c <StartEjection1+0x238>)
 800266a:	edc3 7a00 	vstr	s15, [r3]

		  if (MIN_APOGEE <= altitude_m || ejection_state_flag >= 2){
 800266e:	4b7b      	ldr	r3, [pc, #492]	; (800285c <StartEjection1+0x238>)
 8002670:	edd3 7a00 	vldr	s15, [r3]
 8002674:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8002860 <StartEjection1+0x23c>
 8002678:	eef4 7ac7 	vcmpe.f32	s15, s14
 800267c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002680:	da04      	bge.n	800268c <StartEjection1+0x68>
 8002682:	4b73      	ldr	r3, [pc, #460]	; (8002850 <StartEjection1+0x22c>)
 8002684:	781b      	ldrb	r3, [r3, #0]
 8002686:	2b01      	cmp	r3, #1
 8002688:	f240 80db 	bls.w	8002842 <StartEjection1+0x21e>

			  if (ejection_state_flag < 2){
 800268c:	4b70      	ldr	r3, [pc, #448]	; (8002850 <StartEjection1+0x22c>)
 800268e:	781b      	ldrb	r3, [r3, #0]
 8002690:	2b01      	cmp	r3, #1
 8002692:	d839      	bhi.n	8002708 <StartEjection1+0xe4>

				  //Update state (saved state in WatchDog thread)
				  ejection_state_flag = 2;
 8002694:	4b6e      	ldr	r3, [pc, #440]	; (8002850 <StartEjection1+0x22c>)
 8002696:	2202      	movs	r2, #2
 8002698:	701a      	strb	r2, [r3, #0]
				  wd_ejection_flag = 1;
 800269a:	4b72      	ldr	r3, [pc, #456]	; (8002864 <StartEjection1+0x240>)
 800269c:	2201      	movs	r2, #1
 800269e:	701a      	strb	r2, [r3, #0]

				  HAL_UART_Transmit(&DEBUG_UART, "Eject Drogue\r\n", 15, HAL_MAX_DELAY);
 80026a0:	f04f 33ff 	mov.w	r3, #4294967295
 80026a4:	220f      	movs	r2, #15
 80026a6:	4970      	ldr	r1, [pc, #448]	; (8002868 <StartEjection1+0x244>)
 80026a8:	4870      	ldr	r0, [pc, #448]	; (800286c <StartEjection1+0x248>)
 80026aa:	f00a fbd8 	bl	800ce5e <HAL_UART_Transmit>

				  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80026ae:	e005      	b.n	80026bc <StartEjection1+0x98>
					  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 80026b0:	2201      	movs	r2, #1
 80026b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026b6:	486e      	ldr	r0, [pc, #440]	; (8002870 <StartEjection1+0x24c>)
 80026b8:	f005 ff7a 	bl	80085b0 <HAL_GPIO_WritePin>
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80026bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026c0:	486b      	ldr	r0, [pc, #428]	; (8002870 <StartEjection1+0x24c>)
 80026c2:	f005 ff5d 	bl	8008580 <HAL_GPIO_ReadPin>
 80026c6:	4603      	mov	r3, r0
 80026c8:	2b00      	cmp	r3, #0
 80026ca:	d0f1      	beq.n	80026b0 <StartEjection1+0x8c>
				  }
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin)){
 80026cc:	e005      	b.n	80026da <StartEjection1+0xb6>
					  HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, SET); //PG12 DROGUE GATE
 80026ce:	2201      	movs	r2, #1
 80026d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026d4:	4866      	ldr	r0, [pc, #408]	; (8002870 <StartEjection1+0x24c>)
 80026d6:	f005 ff6b 	bl	80085b0 <HAL_GPIO_WritePin>
				  while(!HAL_GPIO_ReadPin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin)){
 80026da:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80026de:	4864      	ldr	r0, [pc, #400]	; (8002870 <StartEjection1+0x24c>)
 80026e0:	f005 ff4e 	bl	8008580 <HAL_GPIO_ReadPin>
 80026e4:	4603      	mov	r3, r0
 80026e6:	2b00      	cmp	r3, #0
 80026e8:	d0f1      	beq.n	80026ce <StartEjection1+0xaa>
				  }
				  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80026ea:	e005      	b.n	80026f8 <StartEjection1+0xd4>
					  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 80026ec:	2200      	movs	r2, #0
 80026ee:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026f2:	485f      	ldr	r0, [pc, #380]	; (8002870 <StartEjection1+0x24c>)
 80026f4:	f005 ff5c 	bl	80085b0 <HAL_GPIO_WritePin>
				  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80026f8:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80026fc:	485c      	ldr	r0, [pc, #368]	; (8002870 <StartEjection1+0x24c>)
 80026fe:	f005 ff3f 	bl	8008580 <HAL_GPIO_ReadPin>
 8002702:	4603      	mov	r3, r0
 8002704:	2b00      	cmp	r3, #0
 8002706:	d1f1      	bne.n	80026ec <StartEjection1+0xc8>
				  }
			  }

			  for(;;){

				  altitude_m = MRT_getAltitude(pressure_hPa);
 8002708:	4b53      	ldr	r3, [pc, #332]	; (8002858 <StartEjection1+0x234>)
 800270a:	edd3 7a00 	vldr	s15, [r3]
 800270e:	eeb0 0a67 	vmov.f32	s0, s15
 8002712:	f001 fea9 	bl	8004468 <MRT_getAltitude>
 8002716:	eef0 7a40 	vmov.f32	s15, s0
 800271a:	4b50      	ldr	r3, [pc, #320]	; (800285c <StartEjection1+0x238>)
 800271c:	edc3 7a00 	vstr	s15, [r3]

				  //We reached main deployment altitude
				  if ((altitude_m>DEPLOY_ALT_MIN && altitude_m<DEPLOY_ALT_MAX) || ejection_state_flag >= 3){
 8002720:	4b4e      	ldr	r3, [pc, #312]	; (800285c <StartEjection1+0x238>)
 8002722:	edd3 7a00 	vldr	s15, [r3]
 8002726:	ed9f 7a53 	vldr	s14, [pc, #332]	; 8002874 <StartEjection1+0x250>
 800272a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800272e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002732:	dd09      	ble.n	8002748 <StartEjection1+0x124>
 8002734:	4b49      	ldr	r3, [pc, #292]	; (800285c <StartEjection1+0x238>)
 8002736:	edd3 7a00 	vldr	s15, [r3]
 800273a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8002878 <StartEjection1+0x254>
 800273e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002742:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002746:	d403      	bmi.n	8002750 <StartEjection1+0x12c>
 8002748:	4b41      	ldr	r3, [pc, #260]	; (8002850 <StartEjection1+0x22c>)
 800274a:	781b      	ldrb	r3, [r3, #0]
 800274c:	2b02      	cmp	r3, #2
 800274e:	d974      	bls.n	800283a <StartEjection1+0x216>


					  if (ejection_state_flag < 3){
 8002750:	4b3f      	ldr	r3, [pc, #252]	; (8002850 <StartEjection1+0x22c>)
 8002752:	781b      	ldrb	r3, [r3, #0]
 8002754:	2b02      	cmp	r3, #2
 8002756:	d839      	bhi.n	80027cc <StartEjection1+0x1a8>

						  //Update state (saved state in WatchDog thread)
						  ejection_state_flag = 3;
 8002758:	4b3d      	ldr	r3, [pc, #244]	; (8002850 <StartEjection1+0x22c>)
 800275a:	2203      	movs	r2, #3
 800275c:	701a      	strb	r2, [r3, #0]
						  wd_ejection_flag = 1;
 800275e:	4b41      	ldr	r3, [pc, #260]	; (8002864 <StartEjection1+0x240>)
 8002760:	2201      	movs	r2, #1
 8002762:	701a      	strb	r2, [r3, #0]

						  HAL_UART_Transmit(&DEBUG_UART, "Eject Main\r\n", 13, HAL_MAX_DELAY);
 8002764:	f04f 33ff 	mov.w	r3, #4294967295
 8002768:	220d      	movs	r2, #13
 800276a:	4944      	ldr	r1, [pc, #272]	; (800287c <StartEjection1+0x258>)
 800276c:	483f      	ldr	r0, [pc, #252]	; (800286c <StartEjection1+0x248>)
 800276e:	f00a fb76 	bl	800ce5e <HAL_UART_Transmit>

						  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8002772:	e005      	b.n	8002780 <StartEjection1+0x15c>
							  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET); //PG14 ARMING RCOV
 8002774:	2201      	movs	r2, #1
 8002776:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800277a:	483d      	ldr	r0, [pc, #244]	; (8002870 <StartEjection1+0x24c>)
 800277c:	f005 ff18 	bl	80085b0 <HAL_GPIO_WritePin>
						  while(!HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 8002780:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002784:	483a      	ldr	r0, [pc, #232]	; (8002870 <StartEjection1+0x24c>)
 8002786:	f005 fefb 	bl	8008580 <HAL_GPIO_ReadPin>
 800278a:	4603      	mov	r3, r0
 800278c:	2b00      	cmp	r3, #0
 800278e:	d0f1      	beq.n	8002774 <StartEjection1+0x150>
						  }
						  while(!HAL_GPIO_ReadPin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin)){
 8002790:	e005      	b.n	800279e <StartEjection1+0x17a>
							  HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, SET); //PG11 MAIN GATE
 8002792:	2201      	movs	r2, #1
 8002794:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002798:	4835      	ldr	r0, [pc, #212]	; (8002870 <StartEjection1+0x24c>)
 800279a:	f005 ff09 	bl	80085b0 <HAL_GPIO_WritePin>
						  while(!HAL_GPIO_ReadPin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin)){
 800279e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80027a2:	4833      	ldr	r0, [pc, #204]	; (8002870 <StartEjection1+0x24c>)
 80027a4:	f005 feec 	bl	8008580 <HAL_GPIO_ReadPin>
 80027a8:	4603      	mov	r3, r0
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d0f1      	beq.n	8002792 <StartEjection1+0x16e>
						  }
						  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80027ae:	e005      	b.n	80027bc <StartEjection1+0x198>
							  HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET); //PG14 ARMING RCOV
 80027b0:	2200      	movs	r2, #0
 80027b2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027b6:	482e      	ldr	r0, [pc, #184]	; (8002870 <StartEjection1+0x24c>)
 80027b8:	f005 fefa 	bl	80085b0 <HAL_GPIO_WritePin>
						  while(HAL_GPIO_ReadPin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin)){
 80027bc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80027c0:	482b      	ldr	r0, [pc, #172]	; (8002870 <StartEjection1+0x24c>)
 80027c2:	f005 fedd 	bl	8008580 <HAL_GPIO_ReadPin>
 80027c6:	4603      	mov	r3, r0
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d1f1      	bne.n	80027b0 <StartEjection1+0x18c>
						  }
					  }

					  uint8_t prev_altitude = 0;
 80027cc:	2300      	movs	r3, #0
 80027ce:	73fb      	strb	r3, [r7, #15]
					  uint8_t cur_altitude = 0;
 80027d0:	2300      	movs	r3, #0
 80027d2:	737b      	strb	r3, [r7, #13]
					  uint8_t counter = 0;
 80027d4:	2300      	movs	r3, #0
 80027d6:	73bb      	strb	r3, [r7, #14]
					  while(counter < 5){
 80027d8:	e01d      	b.n	8002816 <StartEjection1+0x1f2>
						  cur_altitude = MRT_getAltitude(pressure_hPa);
 80027da:	4b1f      	ldr	r3, [pc, #124]	; (8002858 <StartEjection1+0x234>)
 80027dc:	edd3 7a00 	vldr	s15, [r3]
 80027e0:	eeb0 0a67 	vmov.f32	s0, s15
 80027e4:	f001 fe40 	bl	8004468 <MRT_getAltitude>
 80027e8:	eef0 7a40 	vmov.f32	s15, s0
 80027ec:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027f0:	edc7 7a00 	vstr	s15, [r7]
 80027f4:	683b      	ldr	r3, [r7, #0]
 80027f6:	737b      	strb	r3, [r7, #13]
						  if (cur_altitude - prev_altitude == 0){ //TODO might need a bigger range
 80027f8:	7b7a      	ldrb	r2, [r7, #13]
 80027fa:	7bfb      	ldrb	r3, [r7, #15]
 80027fc:	429a      	cmp	r2, r3
 80027fe:	d103      	bne.n	8002808 <StartEjection1+0x1e4>
							  counter++;
 8002800:	7bbb      	ldrb	r3, [r7, #14]
 8002802:	3301      	adds	r3, #1
 8002804:	73bb      	strb	r3, [r7, #14]
 8002806:	e001      	b.n	800280c <StartEjection1+0x1e8>
						  }
						  else{
							  counter = 0;
 8002808:	2300      	movs	r3, #0
 800280a:	73bb      	strb	r3, [r7, #14]
						  }
						  prev_altitude = cur_altitude;
 800280c:	7b7b      	ldrb	r3, [r7, #13]
 800280e:	73fb      	strb	r3, [r7, #15]
						  osDelay(100);
 8002810:	2064      	movs	r0, #100	; 0x64
 8002812:	f00e fc1a 	bl	801104a <osDelay>
					  while(counter < 5){
 8002816:	7bbb      	ldrb	r3, [r7, #14]
 8002818:	2b04      	cmp	r3, #4
 800281a:	d9de      	bls.n	80027da <StartEjection1+0x1b6>
					  }

					  //Update state (saved state in WatchDog thread)
					  ejection_state_flag = 4;
 800281c:	4b0c      	ldr	r3, [pc, #48]	; (8002850 <StartEjection1+0x22c>)
 800281e:	2204      	movs	r2, #4
 8002820:	701a      	strb	r2, [r3, #0]
					  wd_ejection_flag = 1;
 8002822:	4b10      	ldr	r3, [pc, #64]	; (8002864 <StartEjection1+0x240>)
 8002824:	2201      	movs	r2, #1
 8002826:	701a      	strb	r2, [r3, #0]

					  HAL_UART_Transmit(&DEBUG_UART, "Ground Level Reached\r\n", 22, HAL_MAX_DELAY);
 8002828:	f04f 33ff 	mov.w	r3, #4294967295
 800282c:	2216      	movs	r2, #22
 800282e:	4914      	ldr	r1, [pc, #80]	; (8002880 <StartEjection1+0x25c>)
 8002830:	480e      	ldr	r0, [pc, #56]	; (800286c <StartEjection1+0x248>)
 8002832:	f00a fb14 	bl	800ce5e <HAL_UART_Transmit>
					  osThreadExit();
 8002836:	f00e fc02 	bl	801103e <osThreadExit>

				  }

				  osDelay(100);
 800283a:	2064      	movs	r0, #100	; 0x64
 800283c:	f00e fc05 	bl	801104a <osDelay>
				  altitude_m = MRT_getAltitude(pressure_hPa);
 8002840:	e762      	b.n	8002708 <StartEjection1+0xe4>
			  }
		  }

	    osDelay(100);
 8002842:	2064      	movs	r0, #100	; 0x64
 8002844:	f00e fc01 	bl	801104a <osDelay>
		  altitude_m = MRT_getAltitude(pressure_hPa);
 8002848:	e705      	b.n	8002656 <StartEjection1+0x32>
 800284a:	bf00      	nop
 800284c:	20005c64 	.word	0x20005c64
 8002850:	200002d1 	.word	0x200002d1
 8002854:	20000549 	.word	0x20000549
 8002858:	2000029c 	.word	0x2000029c
 800285c:	200002c0 	.word	0x200002c0
 8002860:	42f00000 	.word	0x42f00000
 8002864:	200002c4 	.word	0x200002c4
 8002868:	0801ac0c 	.word	0x0801ac0c
 800286c:	20005ac8 	.word	0x20005ac8
 8002870:	40021800 	.word	0x40021800
 8002874:	42700000 	.word	0x42700000
 8002878:	42820000 	.word	0x42820000
 800287c:	0801ac1c 	.word	0x0801ac1c
 8002880:	0801ac2c 	.word	0x0801ac2c

08002884 <StartTelemetry2>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTelemetry2 */
void StartTelemetry2(void *argument)
{
 8002884:	b580      	push	{r7, lr}
 8002886:	b082      	sub	sp, #8
 8002888:	af00      	add	r7, sp, #0
 800288a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTelemetry2 */

	//Add thread id to the list
	threadID[2]=osThreadGetId();
 800288c:	f00e fb6e 	bl	8010f6c <osThreadGetId>
 8002890:	4603      	mov	r3, r0
 8002892:	4a02      	ldr	r2, [pc, #8]	; (800289c <StartTelemetry2+0x18>)
 8002894:	6093      	str	r3, [r2, #8]

	#if !TELEMETRY_THREAD
	osThreadExit();
 8002896:	f00e fbd2 	bl	801103e <osThreadExit>
 800289a:	bf00      	nop
 800289c:	20005c64 	.word	0x20005c64

080028a0 <StartSensors3>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartSensors3 */
void StartSensors3(void *argument)
{
 80028a0:	b580      	push	{r7, lr}
 80028a2:	b084      	sub	sp, #16
 80028a4:	af00      	add	r7, sp, #0
 80028a6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartSensors3 */

	//Add thread id to the list
	threadID[3]=osThreadGetId();
 80028a8:	f00e fb60 	bl	8010f6c <osThreadGetId>
 80028ac:	4603      	mov	r3, r0
 80028ae:	4a31      	ldr	r2, [pc, #196]	; (8002974 <StartSensors3+0xd4>)
 80028b0:	60d3      	str	r3, [r2, #12]

	#if !SENSORS_THREAD
	osThreadExit();
	#endif

	uint8_t counter = 0;
 80028b2:	2300      	movs	r3, #0
 80028b4:	73fb      	strb	r3, [r7, #15]

  for(;;)
  {

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 80028b6:	2201      	movs	r2, #1
 80028b8:	2102      	movs	r1, #2
 80028ba:	482f      	ldr	r0, [pc, #188]	; (8002978 <StartSensors3+0xd8>)
 80028bc:	f005 fe78 	bl	80085b0 <HAL_GPIO_WritePin>

	  if (counter == SENSORS_POLL_FREQ_DIVIDER){
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
 80028c2:	2b0a      	cmp	r3, #10
 80028c4:	d12b      	bne.n	800291e <StartSensors3+0x7e>
		  counter=0;
 80028c6:	2300      	movs	r3, #0
 80028c8:	73fb      	strb	r3, [r7, #15]

		  //GPS
		  GPS_Poll(&LATITUDE, &LONGITUDE, &time);
 80028ca:	4a2c      	ldr	r2, [pc, #176]	; (800297c <StartSensors3+0xdc>)
 80028cc:	492c      	ldr	r1, [pc, #176]	; (8002980 <StartSensors3+0xe0>)
 80028ce:	482d      	ldr	r0, [pc, #180]	; (8002984 <StartSensors3+0xe4>)
 80028d0:	f000 ffe2 	bl	8003898 <GPS_Poll>

	  	  //LSM6DSR
	  	  MRT_LSM6DSR_getAcceleration(lsm_ctx,acceleration_mg);
 80028d4:	4a2c      	ldr	r2, [pc, #176]	; (8002988 <StartSensors3+0xe8>)
 80028d6:	4b2d      	ldr	r3, [pc, #180]	; (800298c <StartSensors3+0xec>)
 80028d8:	ca07      	ldmia	r2, {r0, r1, r2}
 80028da:	f7fe fca9 	bl	8001230 <MRT_LSM6DSR_getAcceleration>
	  	  MRT_LSM6DSR_getAngularRate(lsm_ctx,angular_rate_mdps);
 80028de:	4a2a      	ldr	r2, [pc, #168]	; (8002988 <StartSensors3+0xe8>)
 80028e0:	4b2b      	ldr	r3, [pc, #172]	; (8002990 <StartSensors3+0xf0>)
 80028e2:	ca07      	ldmia	r2, {r0, r1, r2}
 80028e4:	f7fe fd14 	bl	8001310 <MRT_LSM6DSR_getAngularRate>
		  MRT_LSM6DSR_getTemperature(lsm_ctx,&lsm_temperature_degC);
 80028e8:	4a27      	ldr	r2, [pc, #156]	; (8002988 <StartSensors3+0xe8>)
 80028ea:	4b2a      	ldr	r3, [pc, #168]	; (8002994 <StartSensors3+0xf4>)
 80028ec:	ca07      	ldmia	r2, {r0, r1, r2}
 80028ee:	f7fe fce5 	bl	80012bc <MRT_LSM6DSR_getTemperature>

		  //LPS22HH
		  MRT_LPS22HH_getTemperature(lps_ctx,&lps_temperature_degC);
 80028f2:	4a29      	ldr	r2, [pc, #164]	; (8002998 <StartSensors3+0xf8>)
 80028f4:	4b29      	ldr	r3, [pc, #164]	; (800299c <StartSensors3+0xfc>)
 80028f6:	ca07      	ldmia	r2, {r0, r1, r2}
 80028f8:	f7fe fe34 	bl	8001564 <MRT_LPS22HH_getTemperature>
		  MRT_LPS22HH_getPressure(lps_ctx,&pressure_hPa);
 80028fc:	4a26      	ldr	r2, [pc, #152]	; (8002998 <StartSensors3+0xf8>)
 80028fe:	4b28      	ldr	r3, [pc, #160]	; (80029a0 <StartSensors3+0x100>)
 8002900:	ca07      	ldmia	r2, {r0, r1, r2}
 8002902:	f7fe fe03 	bl	800150c <MRT_LPS22HH_getPressure>
		  altitude_m = MRT_getAltitude(pressure_hPa); //Update altitude
 8002906:	4b26      	ldr	r3, [pc, #152]	; (80029a0 <StartSensors3+0x100>)
 8002908:	edd3 7a00 	vldr	s15, [r3]
 800290c:	eeb0 0a67 	vmov.f32	s0, s15
 8002910:	f001 fdaa 	bl	8004468 <MRT_getAltitude>
 8002914:	eef0 7a40 	vmov.f32	s15, s0
 8002918:	4b22      	ldr	r3, [pc, #136]	; (80029a4 <StartSensors3+0x104>)
 800291a:	edc3 7a00 	vstr	s15, [r3]
	  }
	  counter++;
 800291e:	7bfb      	ldrb	r3, [r7, #15]
 8002920:	3301      	adds	r3, #1
 8002922:	73fb      	strb	r3, [r7, #15]


	  if(apogee_flag == 0){
 8002924:	4b20      	ldr	r3, [pc, #128]	; (80029a8 <StartSensors3+0x108>)
 8002926:	781b      	ldrb	r3, [r3, #0]
 8002928:	2b00      	cmp	r3, #0
 800292a:	d111      	bne.n	8002950 <StartSensors3+0xb0>
		  //Poll propulsion sensors

		  //Thermocouple
		  Max31855_Read_Temp();
 800292c:	f004 fc14 	bl	8007158 <Max31855_Read_Temp>

		  //Pressure tank
		  transducer_pressure = MRT_prop_poll_pressure_transducer(&hadc1);
 8002930:	481e      	ldr	r0, [pc, #120]	; (80029ac <StartSensors3+0x10c>)
 8002932:	f001 fd55 	bl	80043e0 <MRT_prop_poll_pressure_transducer>
 8002936:	eef0 7a40 	vmov.f32	s15, s0
 800293a:	4b1d      	ldr	r3, [pc, #116]	; (80029b0 <StartSensors3+0x110>)
 800293c:	edc3 7a00 	vstr	s15, [r3]

		  //Valve status
		  valve_status = HAL_GPIO_ReadPin(IN_Prop_ActuatedVent_Feedback_GPIO_Port,IN_Prop_ActuatedVent_Feedback_Pin);
 8002940:	2102      	movs	r1, #2
 8002942:	481c      	ldr	r0, [pc, #112]	; (80029b4 <StartSensors3+0x114>)
 8002944:	f005 fe1c 	bl	8008580 <HAL_GPIO_ReadPin>
 8002948:	4603      	mov	r3, r0
 800294a:	461a      	mov	r2, r3
 800294c:	4b1a      	ldr	r3, [pc, #104]	; (80029b8 <StartSensors3+0x118>)
 800294e:	701a      	strb	r2, [r3, #0]
	  }

	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, RESET);
 8002950:	2200      	movs	r2, #0
 8002952:	2102      	movs	r1, #2
 8002954:	4808      	ldr	r0, [pc, #32]	; (8002978 <StartSensors3+0xd8>)
 8002956:	f005 fe2b 	bl	80085b0 <HAL_GPIO_WritePin>

	  if (apogee_flag){
 800295a:	4b13      	ldr	r3, [pc, #76]	; (80029a8 <StartSensors3+0x108>)
 800295c:	781b      	ldrb	r3, [r3, #0]
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <StartSensors3+0xca>
		  osDelay(1000/POST_APOGEE_POLL_FREQ);
 8002962:	200a      	movs	r0, #10
 8002964:	f00e fb71 	bl	801104a <osDelay>
 8002968:	e7a5      	b.n	80028b6 <StartSensors3+0x16>
	  }
	  else{
		  osDelay(1000/PRE_APOGEE_POLL_FREQ);
 800296a:	2014      	movs	r0, #20
 800296c:	f00e fb6d 	bl	801104a <osDelay>
	  HAL_GPIO_WritePin(OUT_LED1_GPIO_Port, OUT_LED1_Pin, SET);
 8002970:	e7a1      	b.n	80028b6 <StartSensors3+0x16>
 8002972:	bf00      	nop
 8002974:	20005c64 	.word	0x20005c64
 8002978:	40020800 	.word	0x40020800
 800297c:	20005f3c 	.word	0x20005f3c
 8002980:	20005d40 	.word	0x20005d40
 8002984:	20005eac 	.word	0x20005eac
 8002988:	20005ff4 	.word	0x20005ff4
 800298c:	200002a4 	.word	0x200002a4
 8002990:	200002b0 	.word	0x200002b0
 8002994:	200002bc 	.word	0x200002bc
 8002998:	20005fe8 	.word	0x20005fe8
 800299c:	200002a0 	.word	0x200002a0
 80029a0:	2000029c 	.word	0x2000029c
 80029a4:	200002c0 	.word	0x200002c0
 80029a8:	200002d0 	.word	0x200002d0
 80029ac:	20005cf8 	.word	0x20005cf8
 80029b0:	20005ed0 	.word	0x20005ed0
 80029b4:	40020400 	.word	0x40020400
 80029b8:	20005f48 	.word	0x20005f48

080029bc <StartPrinting>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartPrinting */
void StartPrinting(void *argument)
{
 80029bc:	b580      	push	{r7, lr}
 80029be:	b0c2      	sub	sp, #264	; 0x108
 80029c0:	af00      	add	r7, sp, #0
 80029c2:	1d3b      	adds	r3, r7, #4
 80029c4:	6018      	str	r0, [r3, #0]
  /* USER CODE BEGIN StartPrinting */

	#if !PRINTING_THREAD
	osThreadExit();
 80029c6:	f00e fb3a 	bl	801103e <osThreadExit>
	...

080029cc <StartWatchDog>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartWatchDog */
void StartWatchDog(void *argument)
{
 80029cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80029d0:	b0c8      	sub	sp, #288	; 0x120
 80029d2:	af04      	add	r7, sp, #16
 80029d4:	1d3b      	adds	r3, r7, #4
 80029d6:	6018      	str	r0, [r3, #0]
	osThreadState_t thread_state;

  /* Infinite loop */
  for(;;)
  {
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 80029d8:	2201      	movs	r2, #1
 80029da:	2104      	movs	r1, #4
 80029dc:	4875      	ldr	r0, [pc, #468]	; (8002bb4 <StartWatchDog+0x1e8>)
 80029de:	f005 fde7 	bl	80085b0 <HAL_GPIO_WritePin>

	#if IWDG_ACTIVE
	HAL_IWDG_Refresh(&hiwdg);
 80029e2:	4875      	ldr	r0, [pc, #468]	; (8002bb8 <StartWatchDog+0x1ec>)
 80029e4:	f006 fec8 	bl	8009778 <HAL_IWDG_Refresh>
	#endif

	 HAL_RTC_GetTime(&hrtc, &sTime, RTC_FORMAT_BIN);
 80029e8:	2200      	movs	r2, #0
 80029ea:	4974      	ldr	r1, [pc, #464]	; (8002bbc <StartWatchDog+0x1f0>)
 80029ec:	4874      	ldr	r0, [pc, #464]	; (8002bc0 <StartWatchDog+0x1f4>)
 80029ee:	f007 ff11 	bl	800a814 <HAL_RTC_GetTime>
	 HAL_RTC_GetDate(&hrtc, &sDate, RTC_FORMAT_BIN);
 80029f2:	2200      	movs	r2, #0
 80029f4:	4973      	ldr	r1, [pc, #460]	; (8002bc4 <StartWatchDog+0x1f8>)
 80029f6:	4872      	ldr	r0, [pc, #456]	; (8002bc0 <StartWatchDog+0x1f4>)
 80029f8:	f008 f811 	bl	800aa1e <HAL_RTC_GetDate>

	 prev_hours = sTime.Hours;
 80029fc:	4b6f      	ldr	r3, [pc, #444]	; (8002bbc <StartWatchDog+0x1f0>)
 80029fe:	781a      	ldrb	r2, [r3, #0]
 8002a00:	4b71      	ldr	r3, [pc, #452]	; (8002bc8 <StartWatchDog+0x1fc>)
 8002a02:	701a      	strb	r2, [r3, #0]
	 prev_min = sTime.Minutes;
 8002a04:	4b6d      	ldr	r3, [pc, #436]	; (8002bbc <StartWatchDog+0x1f0>)
 8002a06:	785a      	ldrb	r2, [r3, #1]
 8002a08:	4b70      	ldr	r3, [pc, #448]	; (8002bcc <StartWatchDog+0x200>)
 8002a0a:	701a      	strb	r2, [r3, #0]
	 prev_sec = sTime.Seconds;
 8002a0c:	4b6b      	ldr	r3, [pc, #428]	; (8002bbc <StartWatchDog+0x1f0>)
 8002a0e:	789a      	ldrb	r2, [r3, #2]
 8002a10:	4b6f      	ldr	r3, [pc, #444]	; (8002bd0 <StartWatchDog+0x204>)
 8002a12:	701a      	strb	r2, [r3, #0]
	 if (__HAL_RTC_SHIFT_GET_FLAG(&hrtc, RTC_FLAG_SHPF)) prev_sec++;
 8002a14:	4b6a      	ldr	r3, [pc, #424]	; (8002bc0 <StartWatchDog+0x1f4>)
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	68db      	ldr	r3, [r3, #12]
 8002a1a:	f003 0308 	and.w	r3, r3, #8
 8002a1e:	2b00      	cmp	r3, #0
 8002a20:	d005      	beq.n	8002a2e <StartWatchDog+0x62>
 8002a22:	4b6b      	ldr	r3, [pc, #428]	; (8002bd0 <StartWatchDog+0x204>)
 8002a24:	781b      	ldrb	r3, [r3, #0]
 8002a26:	3301      	adds	r3, #1
 8002a28:	b2da      	uxtb	r2, r3
 8002a2a:	4b69      	ldr	r3, [pc, #420]	; (8002bd0 <StartWatchDog+0x204>)
 8002a2c:	701a      	strb	r2, [r3, #0]
	 prev_subsec = sTime.SubSeconds;
 8002a2e:	4b63      	ldr	r3, [pc, #396]	; (8002bbc <StartWatchDog+0x1f0>)
 8002a30:	685b      	ldr	r3, [r3, #4]
 8002a32:	b2da      	uxtb	r2, r3
 8002a34:	4b67      	ldr	r3, [pc, #412]	; (8002bd4 <StartWatchDog+0x208>)
 8002a36:	701a      	strb	r2, [r3, #0]

	 memset(buffer, 0, TX_BUF_DIM);
 8002a38:	f107 0308 	add.w	r3, r7, #8
 8002a3c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002a40:	2100      	movs	r1, #0
 8002a42:	4618      	mov	r0, r3
 8002a44:	f012 ffa2 	bl	801598c <memset>
	 sprintf(buffer, "Time: %i:%i:%i ::%i	Date: \r\n %f\r\n", prev_hours,prev_min,prev_sec,prev_subsec , altitude_m);
 8002a48:	4b5f      	ldr	r3, [pc, #380]	; (8002bc8 <StartWatchDog+0x1fc>)
 8002a4a:	781b      	ldrb	r3, [r3, #0]
 8002a4c:	461e      	mov	r6, r3
 8002a4e:	4b5f      	ldr	r3, [pc, #380]	; (8002bcc <StartWatchDog+0x200>)
 8002a50:	781b      	ldrb	r3, [r3, #0]
 8002a52:	4698      	mov	r8, r3
 8002a54:	4b5e      	ldr	r3, [pc, #376]	; (8002bd0 <StartWatchDog+0x204>)
 8002a56:	781b      	ldrb	r3, [r3, #0]
 8002a58:	461c      	mov	r4, r3
 8002a5a:	4b5e      	ldr	r3, [pc, #376]	; (8002bd4 <StartWatchDog+0x208>)
 8002a5c:	781b      	ldrb	r3, [r3, #0]
 8002a5e:	461d      	mov	r5, r3
 8002a60:	4b5d      	ldr	r3, [pc, #372]	; (8002bd8 <StartWatchDog+0x20c>)
 8002a62:	681b      	ldr	r3, [r3, #0]
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fd fd8f 	bl	8000588 <__aeabi_f2d>
 8002a6a:	4602      	mov	r2, r0
 8002a6c:	460b      	mov	r3, r1
 8002a6e:	f107 0008 	add.w	r0, r7, #8
 8002a72:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8002a76:	9501      	str	r5, [sp, #4]
 8002a78:	9400      	str	r4, [sp, #0]
 8002a7a:	4643      	mov	r3, r8
 8002a7c:	4632      	mov	r2, r6
 8002a7e:	4957      	ldr	r1, [pc, #348]	; (8002bdc <StartWatchDog+0x210>)
 8002a80:	f014 f802 	bl	8016a88 <siprintf>
	 HAL_UART_Transmit(&DEBUG_UART, buffer, strlen(buffer), HAL_MAX_DELAY);
 8002a84:	f107 0308 	add.w	r3, r7, #8
 8002a88:	4618      	mov	r0, r3
 8002a8a:	f7fd fbbb 	bl	8000204 <strlen>
 8002a8e:	4603      	mov	r3, r0
 8002a90:	b29a      	uxth	r2, r3
 8002a92:	f107 0108 	add.w	r1, r7, #8
 8002a96:	f04f 33ff 	mov.w	r3, #4294967295
 8002a9a:	4851      	ldr	r0, [pc, #324]	; (8002be0 <StartWatchDog+0x214>)
 8002a9c:	f00a f9df 	bl	800ce5e <HAL_UART_Transmit>


	 if(wd_ejection_flag){
 8002aa0:	4b50      	ldr	r3, [pc, #320]	; (8002be4 <StartWatchDog+0x218>)
 8002aa2:	781b      	ldrb	r3, [r3, #0]
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d01a      	beq.n	8002ade <StartWatchDog+0x112>
		 wd_ejection_flag = 0;
 8002aa8:	4b4e      	ldr	r3, [pc, #312]	; (8002be4 <StartWatchDog+0x218>)
 8002aaa:	2200      	movs	r2, #0
 8002aac:	701a      	strb	r2, [r3, #0]
		 flash_flags_buffer[EJECTION_STATE_FLAG_OFFSET] = ejection_state_flag;
 8002aae:	4b4e      	ldr	r3, [pc, #312]	; (8002be8 <StartWatchDog+0x21c>)
 8002ab0:	781a      	ldrb	r2, [r3, #0]
 8002ab2:	4b4e      	ldr	r3, [pc, #312]	; (8002bec <StartWatchDog+0x220>)
 8002ab4:	711a      	strb	r2, [r3, #4]

		 if (ejection_state_flag == 2){
 8002ab6:	4b4c      	ldr	r3, [pc, #304]	; (8002be8 <StartWatchDog+0x21c>)
 8002ab8:	781b      	ldrb	r3, [r3, #0]
 8002aba:	2b02      	cmp	r3, #2
 8002abc:	d106      	bne.n	8002acc <StartWatchDog+0x100>
			 apogee_flag = 1;
 8002abe:	4b4c      	ldr	r3, [pc, #304]	; (8002bf0 <StartWatchDog+0x224>)
 8002ac0:	2201      	movs	r2, #1
 8002ac2:	701a      	strb	r2, [r3, #0]
			 flash_flags_buffer[APOGEE_FLAG_OFFSET] = apogee_flag;
 8002ac4:	4b4a      	ldr	r3, [pc, #296]	; (8002bf0 <StartWatchDog+0x224>)
 8002ac6:	781a      	ldrb	r2, [r3, #0]
 8002ac8:	4b48      	ldr	r3, [pc, #288]	; (8002bec <StartWatchDog+0x220>)
 8002aca:	70da      	strb	r2, [r3, #3]
		 }

		 W25qxx_EraseSector(1);
 8002acc:	2001      	movs	r0, #1
 8002ace:	f001 ffe7 	bl	8004aa0 <W25qxx_EraseSector>
		 W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002ad2:	2305      	movs	r3, #5
 8002ad4:	2200      	movs	r2, #0
 8002ad6:	2101      	movs	r1, #1
 8002ad8:	4844      	ldr	r0, [pc, #272]	; (8002bec <StartWatchDog+0x220>)
 8002ada:	f002 f92b 	bl	8004d34 <W25qxx_WriteSector>
	   * Moved the other code where we write to external flash to this thread (when going to sleep)
	   *
	   * TAKE CARE OF SETUP HARDFAULT IN stm32f4xx_it.c
	   */
	  //Save the time
	  MRT_saveRTCTime();
 8002ade:	f001 fc6d 	bl	80043bc <MRT_saveRTCTime>

	  //Check if it's sleep time
	  if (flagA==1){
 8002ae2:	4b44      	ldr	r3, [pc, #272]	; (8002bf4 <StartWatchDog+0x228>)
 8002ae4:	781b      	ldrb	r3, [r3, #0]
 8002ae6:	2b01      	cmp	r3, #1
 8002ae8:	d111      	bne.n	8002b0e <StartWatchDog+0x142>
		//Update iwdg_flag
		iwdg_flag = 1;
 8002aea:	4b43      	ldr	r3, [pc, #268]	; (8002bf8 <StartWatchDog+0x22c>)
 8002aec:	2201      	movs	r2, #1
 8002aee:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 8002af0:	4b41      	ldr	r3, [pc, #260]	; (8002bf8 <StartWatchDog+0x22c>)
 8002af2:	781a      	ldrb	r2, [r3, #0]
 8002af4:	4b3d      	ldr	r3, [pc, #244]	; (8002bec <StartWatchDog+0x220>)
 8002af6:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8002af8:	2001      	movs	r0, #1
 8002afa:	f001 ffd1 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8002afe:	2305      	movs	r3, #5
 8002b00:	2200      	movs	r2, #0
 8002b02:	2101      	movs	r1, #1
 8002b04:	4839      	ldr	r0, [pc, #228]	; (8002bec <StartWatchDog+0x220>)
 8002b06:	f002 f915 	bl	8004d34 <W25qxx_WriteSector>

		//Reset to deactivate IWDG
		NVIC_SystemReset();
 8002b0a:	f7fe fd8f 	bl	800162c <__NVIC_SystemReset>
	  }


	  //Check each thread state
	  #if THREAD_KEEPER
	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 8002b0e:	2300      	movs	r3, #0
 8002b10:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002b14:	e040      	b.n	8002b98 <StartWatchDog+0x1cc>
		  thread_state = osThreadGetState(threadID[i]);
 8002b16:	4a39      	ldr	r2, [pc, #228]	; (8002bfc <StartWatchDog+0x230>)
 8002b18:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b20:	4618      	mov	r0, r3
 8002b22:	f00e fa2f 	bl	8010f84 <osThreadGetState>
 8002b26:	f8c7 0108 	str.w	r0, [r7, #264]	; 0x108

		  if (thread_state == osThreadInactive ||
 8002b2a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b2e:	2b00      	cmp	r3, #0
 8002b30:	d007      	beq.n	8002b42 <StartWatchDog+0x176>
 8002b32:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b36:	2b03      	cmp	r3, #3
 8002b38:	d003      	beq.n	8002b42 <StartWatchDog+0x176>
		      thread_state == osThreadBlocked  ||
 8002b3a:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b3e:	2b04      	cmp	r3, #4
 8002b40:	d11d      	bne.n	8002b7e <StartWatchDog+0x1b2>
		      thread_state == osThreadTerminated){
			  if (i==1 && ejection_state_flag < 4){
 8002b42:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b46:	2b01      	cmp	r3, #1
 8002b48:	d10c      	bne.n	8002b64 <StartWatchDog+0x198>
 8002b4a:	4b27      	ldr	r3, [pc, #156]	; (8002be8 <StartWatchDog+0x21c>)
 8002b4c:	781b      	ldrb	r3, [r3, #0]
 8002b4e:	2b03      	cmp	r3, #3
 8002b50:	d808      	bhi.n	8002b64 <StartWatchDog+0x198>
				 osThreadResume(threadID[i]);
 8002b52:	4a2a      	ldr	r2, [pc, #168]	; (8002bfc <StartWatchDog+0x230>)
 8002b54:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b5c:	4618      	mov	r0, r3
 8002b5e:	f00e fa4d 	bl	8010ffc <osThreadResume>
			  if (i==1 && ejection_state_flag < 4){
 8002b62:	e013      	b.n	8002b8c <StartWatchDog+0x1c0>
			  }
			  else if (i!=1){
 8002b64:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b68:	2b01      	cmp	r3, #1
 8002b6a:	d00f      	beq.n	8002b8c <StartWatchDog+0x1c0>
				 osThreadResume(threadID[i]);
 8002b6c:	4a23      	ldr	r2, [pc, #140]	; (8002bfc <StartWatchDog+0x230>)
 8002b6e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b72:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002b76:	4618      	mov	r0, r3
 8002b78:	f00e fa40 	bl	8010ffc <osThreadResume>
			  if (i==1 && ejection_state_flag < 4){
 8002b7c:	e006      	b.n	8002b8c <StartWatchDog+0x1c0>
			  }
		  }

		  else if (thread_state == osThreadError){
 8002b7e:	f8d7 3108 	ldr.w	r3, [r7, #264]	; 0x108
 8002b82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b86:	d102      	bne.n	8002b8e <StartWatchDog+0x1c2>
			  NVIC_SystemReset();
 8002b88:	f7fe fd50 	bl	800162c <__NVIC_SystemReset>
			  if (i==1 && ejection_state_flag < 4){
 8002b8c:	bf00      	nop
	  for (int i=0; i < NUMBER_OF_THREADS;i++){
 8002b8e:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b92:	3301      	adds	r3, #1
 8002b94:	f8c7 310c 	str.w	r3, [r7, #268]	; 0x10c
 8002b98:	f8d7 310c 	ldr.w	r3, [r7, #268]	; 0x10c
 8002b9c:	2b03      	cmp	r3, #3
 8002b9e:	ddba      	ble.n	8002b16 <StartWatchDog+0x14a>
		  }
		  */
	  }
	  #endif

	  HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, RESET);
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	2104      	movs	r1, #4
 8002ba4:	4803      	ldr	r0, [pc, #12]	; (8002bb4 <StartWatchDog+0x1e8>)
 8002ba6:	f005 fd03 	bl	80085b0 <HAL_GPIO_WritePin>

	  osDelay(1000/WD_FREQ);
 8002baa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8002bae:	f00e fa4c 	bl	801104a <osDelay>
	 HAL_GPIO_WritePin(OUT_LED2_GPIO_Port, OUT_LED2_Pin, SET);
 8002bb2:	e711      	b.n	80029d8 <StartWatchDog+0xc>
 8002bb4:	40020800 	.word	0x40020800
 8002bb8:	20005c74 	.word	0x20005c74
 8002bbc:	20000508 	.word	0x20000508
 8002bc0:	20005eb0 	.word	0x20005eb0
 8002bc4:	2000051c 	.word	0x2000051c
 8002bc8:	200002d2 	.word	0x200002d2
 8002bcc:	200002d3 	.word	0x200002d3
 8002bd0:	200002d4 	.word	0x200002d4
 8002bd4:	200002d5 	.word	0x200002d5
 8002bd8:	200002c0 	.word	0x200002c0
 8002bdc:	0801ac44 	.word	0x0801ac44
 8002be0:	20005ac8 	.word	0x20005ac8
 8002be4:	200002c4 	.word	0x200002c4
 8002be8:	200002d1 	.word	0x200002d1
 8002bec:	20005c5c 	.word	0x20005c5c
 8002bf0:	200002d0 	.word	0x200002d0
 8002bf4:	20000548 	.word	0x20000548
 8002bf8:	200002cf 	.word	0x200002cf
 8002bfc:	20005c64 	.word	0x20005c64

08002c00 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002c00:	b580      	push	{r7, lr}
 8002c02:	b082      	sub	sp, #8
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	4a04      	ldr	r2, [pc, #16]	; (8002c20 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d101      	bne.n	8002c16 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8002c12:	f004 fda1 	bl	8007758 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8002c16:	bf00      	nop
 8002c18:	3708      	adds	r7, #8
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	bd80      	pop	{r7, pc}
 8002c1e:	bf00      	nop
 8002c20:	40001000 	.word	0x40001000

08002c24 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002c24:	b480      	push	{r7}
 8002c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8002c28:	bf00      	nop
 8002c2a:	46bd      	mov	sp, r7
 8002c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c30:	4770      	bx	lr
	...

08002c34 <radio_parse_command>:
//extern volatile uint8_t state_arm_rcov; TODO NOT USED YET
//extern volatile uint8_t state_arm_prop; TODO NOT USED YET

//extern volatile char rx_buf[10]; // dma buffer NOT IN USE YET

radio_command radio_parse_command(char* rx_buf) {
 8002c34:	b580      	push	{r7, lr}
 8002c36:	b082      	sub	sp, #8
 8002c38:	af00      	add	r7, sp, #0
 8002c3a:	6078      	str	r0, [r7, #4]

	if (strcmp(rx_buf, "lr") == 0) { // launch command
 8002c3c:	492a      	ldr	r1, [pc, #168]	; (8002ce8 <radio_parse_command+0xb4>)
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f7fd fad6 	bl	80001f0 <strcmp>
 8002c44:	4603      	mov	r3, r0
 8002c46:	2b00      	cmp	r3, #0
 8002c48:	d101      	bne.n	8002c4e <radio_parse_command+0x1a>
		return LAUNCH;
 8002c4a:	2301      	movs	r3, #1
 8002c4c:	e048      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "ap") == 0) { // arm propulsion
 8002c4e:	4927      	ldr	r1, [pc, #156]	; (8002cec <radio_parse_command+0xb8>)
 8002c50:	6878      	ldr	r0, [r7, #4]
 8002c52:	f7fd facd 	bl	80001f0 <strcmp>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d101      	bne.n	8002c60 <radio_parse_command+0x2c>
		return ARM_PROP;
 8002c5c:	2302      	movs	r3, #2
 8002c5e:	e03f      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "ar") == 0) { // arm recovery
 8002c60:	4923      	ldr	r1, [pc, #140]	; (8002cf0 <radio_parse_command+0xbc>)
 8002c62:	6878      	ldr	r0, [r7, #4]
 8002c64:	f7fd fac4 	bl	80001f0 <strcmp>
 8002c68:	4603      	mov	r3, r0
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d101      	bne.n	8002c72 <radio_parse_command+0x3e>
		return ARM_RCOV;
 8002c6e:	2303      	movs	r3, #3
 8002c70:	e036      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "dp") == 0) { // disarm propulsion
 8002c72:	4920      	ldr	r1, [pc, #128]	; (8002cf4 <radio_parse_command+0xc0>)
 8002c74:	6878      	ldr	r0, [r7, #4]
 8002c76:	f7fd fabb 	bl	80001f0 <strcmp>
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	2b00      	cmp	r3, #0
 8002c7e:	d101      	bne.n	8002c84 <radio_parse_command+0x50>
		return DISARM_PROP;
 8002c80:	2304      	movs	r3, #4
 8002c82:	e02d      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "dr") == 0) { // disarm recovery
 8002c84:	491c      	ldr	r1, [pc, #112]	; (8002cf8 <radio_parse_command+0xc4>)
 8002c86:	6878      	ldr	r0, [r7, #4]
 8002c88:	f7fd fab2 	bl	80001f0 <strcmp>
 8002c8c:	4603      	mov	r3, r0
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d101      	bne.n	8002c96 <radio_parse_command+0x62>
		return DISARM_RCOV;
 8002c92:	2305      	movs	r3, #5
 8002c94:	e024      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v1") == 0) { // vr power on
 8002c96:	4919      	ldr	r1, [pc, #100]	; (8002cfc <radio_parse_command+0xc8>)
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7fd faa9 	bl	80001f0 <strcmp>
 8002c9e:	4603      	mov	r3, r0
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d101      	bne.n	8002ca8 <radio_parse_command+0x74>
		return VR_POWER_ON;
 8002ca4:	2306      	movs	r3, #6
 8002ca6:	e01b      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v2") == 0) { // vr start
 8002ca8:	4915      	ldr	r1, [pc, #84]	; (8002d00 <radio_parse_command+0xcc>)
 8002caa:	6878      	ldr	r0, [r7, #4]
 8002cac:	f7fd faa0 	bl	80001f0 <strcmp>
 8002cb0:	4603      	mov	r3, r0
 8002cb2:	2b00      	cmp	r3, #0
 8002cb4:	d101      	bne.n	8002cba <radio_parse_command+0x86>
		return VR_REC_START;
 8002cb6:	2307      	movs	r3, #7
 8002cb8:	e012      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v3") == 0) { // vr stop
 8002cba:	4912      	ldr	r1, [pc, #72]	; (8002d04 <radio_parse_command+0xd0>)
 8002cbc:	6878      	ldr	r0, [r7, #4]
 8002cbe:	f7fd fa97 	bl	80001f0 <strcmp>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d101      	bne.n	8002ccc <radio_parse_command+0x98>
		return VR_REC_STOP;
 8002cc8:	2308      	movs	r3, #8
 8002cca:	e009      	b.n	8002ce0 <radio_parse_command+0xac>
	}
	else if (strcmp(rx_buf, "v4") == 0) { // vr power off
 8002ccc:	490e      	ldr	r1, [pc, #56]	; (8002d08 <radio_parse_command+0xd4>)
 8002cce:	6878      	ldr	r0, [r7, #4]
 8002cd0:	f7fd fa8e 	bl	80001f0 <strcmp>
 8002cd4:	4603      	mov	r3, r0
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <radio_parse_command+0xaa>
		return VR_POWER_OFF;
 8002cda:	2309      	movs	r3, #9
 8002cdc:	e000      	b.n	8002ce0 <radio_parse_command+0xac>
	}

	// all other commands are invalid, ignore.
	else{
		return -1;
 8002cde:	23ff      	movs	r3, #255	; 0xff
	}
}
 8002ce0:	4618      	mov	r0, r3
 8002ce2:	3708      	adds	r7, #8
 8002ce4:	46bd      	mov	sp, r7
 8002ce6:	bd80      	pop	{r7, pc}
 8002ce8:	0801ac68 	.word	0x0801ac68
 8002cec:	0801ac6c 	.word	0x0801ac6c
 8002cf0:	0801ac70 	.word	0x0801ac70
 8002cf4:	0801ac74 	.word	0x0801ac74
 8002cf8:	0801ac78 	.word	0x0801ac78
 8002cfc:	0801ac7c 	.word	0x0801ac7c
 8002d00:	0801ac80 	.word	0x0801ac80
 8002d04:	0801ac84 	.word	0x0801ac84
 8002d08:	0801ac88 	.word	0x0801ac88

08002d0c <execute_parsed_command>:

void execute_parsed_command(radio_command cmd) {
 8002d0c:	b580      	push	{r7, lr}
 8002d0e:	b082      	sub	sp, #8
 8002d10:	af00      	add	r7, sp, #0
 8002d12:	4603      	mov	r3, r0
 8002d14:	71fb      	strb	r3, [r7, #7]
	// TODO: decide whether we want to send an ack back to ground station, maybe as special event message
	switch (cmd) {
 8002d16:	79fb      	ldrb	r3, [r7, #7]
 8002d18:	3b01      	subs	r3, #1
 8002d1a:	2b08      	cmp	r3, #8
 8002d1c:	d86e      	bhi.n	8002dfc <execute_parsed_command+0xf0>
 8002d1e:	a201      	add	r2, pc, #4	; (adr r2, 8002d24 <execute_parsed_command+0x18>)
 8002d20:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002d24:	08002d49 	.word	0x08002d49
 8002d28:	08002d5d 	.word	0x08002d5d
 8002d2c:	08002d71 	.word	0x08002d71
 8002d30:	08002d85 	.word	0x08002d85
 8002d34:	08002d99 	.word	0x08002d99
 8002d38:	08002dad 	.word	0x08002dad
 8002d3c:	08002dc1 	.word	0x08002dc1
 8002d40:	08002dd5 	.word	0x08002dd5
 8002d44:	08002de9 	.word	0x08002de9
	case LAUNCH:
		rocket_launch();
 8002d48:	f000 f872 	bl	8002e30 <rocket_launch>
		HAL_UART_Transmit(&huart8,(uint8_t*)"launch\r\n", 8, HAL_MAX_DELAY);
 8002d4c:	f04f 33ff 	mov.w	r3, #4294967295
 8002d50:	2208      	movs	r2, #8
 8002d52:	492d      	ldr	r1, [pc, #180]	; (8002e08 <execute_parsed_command+0xfc>)
 8002d54:	482d      	ldr	r0, [pc, #180]	; (8002e0c <execute_parsed_command+0x100>)
 8002d56:	f00a f882 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002d5a:	e050      	b.n	8002dfe <execute_parsed_command+0xf2>

	case ARM_PROP:
		arming_propulsion();
 8002d5c:	f000 f882 	bl	8002e64 <arming_propulsion>
		HAL_UART_Transmit(&huart8,(uint8_t*)"arm pr\r\n", 8, HAL_MAX_DELAY);
 8002d60:	f04f 33ff 	mov.w	r3, #4294967295
 8002d64:	2208      	movs	r2, #8
 8002d66:	492a      	ldr	r1, [pc, #168]	; (8002e10 <execute_parsed_command+0x104>)
 8002d68:	4828      	ldr	r0, [pc, #160]	; (8002e0c <execute_parsed_command+0x100>)
 8002d6a:	f00a f878 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002d6e:	e046      	b.n	8002dfe <execute_parsed_command+0xf2>

	case ARM_RCOV:
		arming_recovery();
 8002d70:	f000 f884 	bl	8002e7c <arming_recovery>
		HAL_UART_Transmit(&huart8,(uint8_t*)"arm rc\r\n", 8, HAL_MAX_DELAY);
 8002d74:	f04f 33ff 	mov.w	r3, #4294967295
 8002d78:	2208      	movs	r2, #8
 8002d7a:	4926      	ldr	r1, [pc, #152]	; (8002e14 <execute_parsed_command+0x108>)
 8002d7c:	4823      	ldr	r0, [pc, #140]	; (8002e0c <execute_parsed_command+0x100>)
 8002d7e:	f00a f86e 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002d82:	e03c      	b.n	8002dfe <execute_parsed_command+0xf2>

	case DISARM_PROP:
		disarm_propulsion();
 8002d84:	f000 f886 	bl	8002e94 <disarm_propulsion>
		HAL_UART_Transmit(&huart8,(uint8_t*)"disarm pr\r\n", 11, HAL_MAX_DELAY);
 8002d88:	f04f 33ff 	mov.w	r3, #4294967295
 8002d8c:	220b      	movs	r2, #11
 8002d8e:	4922      	ldr	r1, [pc, #136]	; (8002e18 <execute_parsed_command+0x10c>)
 8002d90:	481e      	ldr	r0, [pc, #120]	; (8002e0c <execute_parsed_command+0x100>)
 8002d92:	f00a f864 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002d96:	e032      	b.n	8002dfe <execute_parsed_command+0xf2>

	case DISARM_RCOV:
		disarm_recovery();
 8002d98:	f000 f896 	bl	8002ec8 <disarm_recovery>
		HAL_UART_Transmit(&huart8,(uint8_t*)"disarm rc\r\n", 11, HAL_MAX_DELAY);
 8002d9c:	f04f 33ff 	mov.w	r3, #4294967295
 8002da0:	220b      	movs	r2, #11
 8002da2:	491e      	ldr	r1, [pc, #120]	; (8002e1c <execute_parsed_command+0x110>)
 8002da4:	4819      	ldr	r0, [pc, #100]	; (8002e0c <execute_parsed_command+0x100>)
 8002da6:	f00a f85a 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002daa:	e028      	b.n	8002dfe <execute_parsed_command+0xf2>

	case VR_POWER_ON:
		VR_Power_On();
 8002dac:	f000 fd16 	bl	80037dc <VR_Power_On>
		HAL_UART_Transmit(&huart8,(uint8_t*)"vr on\r\n", 7, HAL_MAX_DELAY);
 8002db0:	f04f 33ff 	mov.w	r3, #4294967295
 8002db4:	2207      	movs	r2, #7
 8002db6:	491a      	ldr	r1, [pc, #104]	; (8002e20 <execute_parsed_command+0x114>)
 8002db8:	4814      	ldr	r0, [pc, #80]	; (8002e0c <execute_parsed_command+0x100>)
 8002dba:	f00a f850 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002dbe:	e01e      	b.n	8002dfe <execute_parsed_command+0xf2>

	case VR_REC_START:
		VR_Start_Rec();
 8002dc0:	f000 fd28 	bl	8003814 <VR_Start_Rec>
		HAL_UART_Transmit(&huart8,(uint8_t*)"vr start\r\n", 10, HAL_MAX_DELAY);
 8002dc4:	f04f 33ff 	mov.w	r3, #4294967295
 8002dc8:	220a      	movs	r2, #10
 8002dca:	4916      	ldr	r1, [pc, #88]	; (8002e24 <execute_parsed_command+0x118>)
 8002dcc:	480f      	ldr	r0, [pc, #60]	; (8002e0c <execute_parsed_command+0x100>)
 8002dce:	f00a f846 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002dd2:	e014      	b.n	8002dfe <execute_parsed_command+0xf2>

	case VR_REC_STOP:
		VR_Stop_Rec();
 8002dd4:	f000 fd2a 	bl	800382c <VR_Stop_Rec>
		HAL_UART_Transmit(&huart8,(uint8_t*)"vr stop\r\n", 9, HAL_MAX_DELAY);
 8002dd8:	f04f 33ff 	mov.w	r3, #4294967295
 8002ddc:	2209      	movs	r2, #9
 8002dde:	4912      	ldr	r1, [pc, #72]	; (8002e28 <execute_parsed_command+0x11c>)
 8002de0:	480a      	ldr	r0, [pc, #40]	; (8002e0c <execute_parsed_command+0x100>)
 8002de2:	f00a f83c 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002de6:	e00a      	b.n	8002dfe <execute_parsed_command+0xf2>

	case VR_POWER_OFF:
		VR_Power_Off();
 8002de8:	f000 fd08 	bl	80037fc <VR_Power_Off>
		HAL_UART_Transmit(&huart8,(uint8_t*)"vr off\r\n", 8, HAL_MAX_DELAY);
 8002dec:	f04f 33ff 	mov.w	r3, #4294967295
 8002df0:	2208      	movs	r2, #8
 8002df2:	490e      	ldr	r1, [pc, #56]	; (8002e2c <execute_parsed_command+0x120>)
 8002df4:	4805      	ldr	r0, [pc, #20]	; (8002e0c <execute_parsed_command+0x100>)
 8002df6:	f00a f832 	bl	800ce5e <HAL_UART_Transmit>
		break;
 8002dfa:	e000      	b.n	8002dfe <execute_parsed_command+0xf2>

	default:
		break;
 8002dfc:	bf00      	nop
	}
}
 8002dfe:	bf00      	nop
 8002e00:	3708      	adds	r7, #8
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}
 8002e06:	bf00      	nop
 8002e08:	0801ac8c 	.word	0x0801ac8c
 8002e0c:	20005ac8 	.word	0x20005ac8
 8002e10:	0801ac98 	.word	0x0801ac98
 8002e14:	0801aca4 	.word	0x0801aca4
 8002e18:	0801acb0 	.word	0x0801acb0
 8002e1c:	0801acbc 	.word	0x0801acbc
 8002e20:	0801acc8 	.word	0x0801acc8
 8002e24:	0801acd0 	.word	0x0801acd0
 8002e28:	0801acdc 	.word	0x0801acdc
 8002e2c:	0801ace8 	.word	0x0801ace8

08002e30 <rocket_launch>:

void rocket_launch(void) {
 8002e30:	b580      	push	{r7, lr}
 8002e32:	af00      	add	r7, sp, #0
	// just to be safe, set arming pin high to ensure pyro channels are armed
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET);
 8002e34:	2201      	movs	r2, #1
 8002e36:	2102      	movs	r1, #2
 8002e38:	4808      	ldr	r0, [pc, #32]	; (8002e5c <rocket_launch+0x2c>)
 8002e3a:	f005 fbb9 	bl	80085b0 <HAL_GPIO_WritePin>

	// open valve by firing the prop pyro ejection channels
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, SET);
 8002e3e:	2201      	movs	r2, #1
 8002e40:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002e44:	4806      	ldr	r0, [pc, #24]	; (8002e60 <rocket_launch+0x30>)
 8002e46:	f005 fbb3 	bl	80085b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port, OUT_PyroValve_Gate_2_Pin, SET);
 8002e4a:	2201      	movs	r2, #1
 8002e4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e50:	4803      	ldr	r0, [pc, #12]	; (8002e60 <rocket_launch+0x30>)
 8002e52:	f005 fbad 	bl	80085b0 <HAL_GPIO_WritePin>
}
 8002e56:	bf00      	nop
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	40021800 	.word	0x40021800
 8002e60:	40021400 	.word	0x40021400

08002e64 <arming_propulsion>:

void arming_propulsion(void) {
 8002e64:	b580      	push	{r7, lr}
 8002e66:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, SET);
 8002e68:	2201      	movs	r2, #1
 8002e6a:	2102      	movs	r1, #2
 8002e6c:	4802      	ldr	r0, [pc, #8]	; (8002e78 <arming_propulsion+0x14>)
 8002e6e:	f005 fb9f 	bl	80085b0 <HAL_GPIO_WritePin>
	//state_arm_prop = 1;
	//set_backup_state(FC_STATE_ARM_PROP, //state_arm_prop);
}
 8002e72:	bf00      	nop
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	40021800 	.word	0x40021800

08002e7c <arming_recovery>:

void arming_recovery(void) {
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	af00      	add	r7, sp, #0
	// arm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, SET);
 8002e80:	2201      	movs	r2, #1
 8002e82:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002e86:	4802      	ldr	r0, [pc, #8]	; (8002e90 <arming_recovery+0x14>)
 8002e88:	f005 fb92 	bl	80085b0 <HAL_GPIO_WritePin>
	//state_arm_rcov = 1;
	//set_backup_state(FC_STATE_ARM_RCOV, //state_arm_rcov);
}
 8002e8c:	bf00      	nop
 8002e8e:	bd80      	pop	{r7, pc}
 8002e90:	40021800 	.word	0x40021800

08002e94 <disarm_propulsion>:

void disarm_propulsion(void) {
 8002e94:	b580      	push	{r7, lr}
 8002e96:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_PyroValve_Arming_GPIO_Port, OUT_PyroValve_Arming_Pin, RESET);
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2102      	movs	r1, #2
 8002e9c:	4808      	ldr	r0, [pc, #32]	; (8002ec0 <disarm_propulsion+0x2c>)
 8002e9e:	f005 fb87 	bl	80085b0 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_1_GPIO_Port, OUT_PyroValve_Gate_1_Pin, RESET);
 8002ea2:	2200      	movs	r2, #0
 8002ea4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002ea8:	4806      	ldr	r0, [pc, #24]	; (8002ec4 <disarm_propulsion+0x30>)
 8002eaa:	f005 fb81 	bl	80085b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_PyroValve_Gate_2_GPIO_Port, OUT_PyroValve_Gate_2_Pin, RESET);
 8002eae:	2200      	movs	r2, #0
 8002eb0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002eb4:	4803      	ldr	r0, [pc, #12]	; (8002ec4 <disarm_propulsion+0x30>)
 8002eb6:	f005 fb7b 	bl	80085b0 <HAL_GPIO_WritePin>

	//state_arm_prop = 0;
	//set_backup_state(FC_STATE_ARM_PROP, //state_arm_prop);
}
 8002eba:	bf00      	nop
 8002ebc:	bd80      	pop	{r7, pc}
 8002ebe:	bf00      	nop
 8002ec0:	40021800 	.word	0x40021800
 8002ec4:	40021400 	.word	0x40021400

08002ec8 <disarm_recovery>:

void disarm_recovery(void) {
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	af00      	add	r7, sp, #0
	// disarm, TODO: decide whether to add feedback/check on arming status
	HAL_GPIO_WritePin(OUT_EJ_Arming_GPIO_Port, OUT_EJ_Arming_Pin, RESET);
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002ed2:	4808      	ldr	r0, [pc, #32]	; (8002ef4 <disarm_recovery+0x2c>)
 8002ed4:	f005 fb6c 	bl	80085b0 <HAL_GPIO_WritePin>

	// also reset the gates in case they were high
	HAL_GPIO_WritePin(OUT_EJ_Drogue_Gate_GPIO_Port, OUT_EJ_Drogue_Gate_Pin, RESET);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8002ede:	4805      	ldr	r0, [pc, #20]	; (8002ef4 <disarm_recovery+0x2c>)
 8002ee0:	f005 fb66 	bl	80085b0 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(OUT_EJ_Main_Gate_GPIO_Port, OUT_EJ_Main_Gate_Pin, RESET);
 8002ee4:	2200      	movs	r2, #0
 8002ee6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002eea:	4802      	ldr	r0, [pc, #8]	; (8002ef4 <disarm_recovery+0x2c>)
 8002eec:	f005 fb60 	bl	80085b0 <HAL_GPIO_WritePin>

	//state_arm_rcov = 0;
	//set_backup_state(FC_STATE_ARM_RCOV, //state_arm_rcov);
}
 8002ef0:	bf00      	nop
 8002ef2:	bd80      	pop	{r7, pc}
 8002ef4:	40021800 	.word	0x40021800

08002ef8 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002ef8:	b580      	push	{r7, lr}
 8002efa:	b082      	sub	sp, #8
 8002efc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002efe:	2300      	movs	r3, #0
 8002f00:	607b      	str	r3, [r7, #4]
 8002f02:	4b12      	ldr	r3, [pc, #72]	; (8002f4c <HAL_MspInit+0x54>)
 8002f04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f06:	4a11      	ldr	r2, [pc, #68]	; (8002f4c <HAL_MspInit+0x54>)
 8002f08:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f0c:	6453      	str	r3, [r2, #68]	; 0x44
 8002f0e:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <HAL_MspInit+0x54>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f16:	607b      	str	r3, [r7, #4]
 8002f18:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8002f1a:	2300      	movs	r3, #0
 8002f1c:	603b      	str	r3, [r7, #0]
 8002f1e:	4b0b      	ldr	r3, [pc, #44]	; (8002f4c <HAL_MspInit+0x54>)
 8002f20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f22:	4a0a      	ldr	r2, [pc, #40]	; (8002f4c <HAL_MspInit+0x54>)
 8002f24:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f28:	6413      	str	r3, [r2, #64]	; 0x40
 8002f2a:	4b08      	ldr	r3, [pc, #32]	; (8002f4c <HAL_MspInit+0x54>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f32:	603b      	str	r3, [r7, #0]
 8002f34:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8002f36:	2200      	movs	r2, #0
 8002f38:	210f      	movs	r1, #15
 8002f3a:	f06f 0001 	mvn.w	r0, #1
 8002f3e:	f005 f93b 	bl	80081b8 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002f42:	bf00      	nop
 8002f44:	3708      	adds	r7, #8
 8002f46:	46bd      	mov	sp, r7
 8002f48:	bd80      	pop	{r7, pc}
 8002f4a:	bf00      	nop
 8002f4c:	40023800 	.word	0x40023800

08002f50 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08a      	sub	sp, #40	; 0x28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002f58:	f107 0314 	add.w	r3, r7, #20
 8002f5c:	2200      	movs	r2, #0
 8002f5e:	601a      	str	r2, [r3, #0]
 8002f60:	605a      	str	r2, [r3, #4]
 8002f62:	609a      	str	r2, [r3, #8]
 8002f64:	60da      	str	r2, [r3, #12]
 8002f66:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	4a17      	ldr	r2, [pc, #92]	; (8002fcc <HAL_ADC_MspInit+0x7c>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d127      	bne.n	8002fc2 <HAL_ADC_MspInit+0x72>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8002f72:	2300      	movs	r3, #0
 8002f74:	613b      	str	r3, [r7, #16]
 8002f76:	4b16      	ldr	r3, [pc, #88]	; (8002fd0 <HAL_ADC_MspInit+0x80>)
 8002f78:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f7a:	4a15      	ldr	r2, [pc, #84]	; (8002fd0 <HAL_ADC_MspInit+0x80>)
 8002f7c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f80:	6453      	str	r3, [r2, #68]	; 0x44
 8002f82:	4b13      	ldr	r3, [pc, #76]	; (8002fd0 <HAL_ADC_MspInit+0x80>)
 8002f84:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f8a:	613b      	str	r3, [r7, #16]
 8002f8c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002f8e:	2300      	movs	r3, #0
 8002f90:	60fb      	str	r3, [r7, #12]
 8002f92:	4b0f      	ldr	r3, [pc, #60]	; (8002fd0 <HAL_ADC_MspInit+0x80>)
 8002f94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f96:	4a0e      	ldr	r2, [pc, #56]	; (8002fd0 <HAL_ADC_MspInit+0x80>)
 8002f98:	f043 0301 	orr.w	r3, r3, #1
 8002f9c:	6313      	str	r3, [r2, #48]	; 0x30
 8002f9e:	4b0c      	ldr	r3, [pc, #48]	; (8002fd0 <HAL_ADC_MspInit+0x80>)
 8002fa0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fa2:	f003 0301 	and.w	r3, r3, #1
 8002fa6:	60fb      	str	r3, [r7, #12]
 8002fa8:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = ADC1_IN6_PropulsionPressureTransducer_Pin;
 8002faa:	2340      	movs	r3, #64	; 0x40
 8002fac:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8002fae:	2303      	movs	r3, #3
 8002fb0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002fb2:	2300      	movs	r3, #0
 8002fb4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(ADC1_IN6_PropulsionPressureTransducer_GPIO_Port, &GPIO_InitStruct);
 8002fb6:	f107 0314 	add.w	r3, r7, #20
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4805      	ldr	r0, [pc, #20]	; (8002fd4 <HAL_ADC_MspInit+0x84>)
 8002fbe:	f005 f933 	bl	8008228 <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 8002fc2:	bf00      	nop
 8002fc4:	3728      	adds	r7, #40	; 0x28
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	40012000 	.word	0x40012000
 8002fd0:	40023800 	.word	0x40023800
 8002fd4:	40020000 	.word	0x40020000

08002fd8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002fd8:	b580      	push	{r7, lr}
 8002fda:	b08c      	sub	sp, #48	; 0x30
 8002fdc:	af00      	add	r7, sp, #0
 8002fde:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002fe0:	f107 031c 	add.w	r3, r7, #28
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	601a      	str	r2, [r3, #0]
 8002fe8:	605a      	str	r2, [r3, #4]
 8002fea:	609a      	str	r2, [r3, #8]
 8002fec:	60da      	str	r2, [r3, #12]
 8002fee:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C2)
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a42      	ldr	r2, [pc, #264]	; (8003100 <HAL_I2C_MspInit+0x128>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d12d      	bne.n	8003056 <HAL_I2C_MspInit+0x7e>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ffa:	2300      	movs	r3, #0
 8002ffc:	61bb      	str	r3, [r7, #24]
 8002ffe:	4b41      	ldr	r3, [pc, #260]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003000:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003002:	4a40      	ldr	r2, [pc, #256]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003004:	f043 0302 	orr.w	r3, r3, #2
 8003008:	6313      	str	r3, [r2, #48]	; 0x30
 800300a:	4b3e      	ldr	r3, [pc, #248]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 800300c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	61bb      	str	r3, [r7, #24]
 8003014:	69bb      	ldr	r3, [r7, #24]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8003016:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800301a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800301c:	2312      	movs	r3, #18
 800301e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8003020:	2301      	movs	r3, #1
 8003022:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003024:	2303      	movs	r3, #3
 8003026:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003028:	2304      	movs	r3, #4
 800302a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800302c:	f107 031c 	add.w	r3, r7, #28
 8003030:	4619      	mov	r1, r3
 8003032:	4835      	ldr	r0, [pc, #212]	; (8003108 <HAL_I2C_MspInit+0x130>)
 8003034:	f005 f8f8 	bl	8008228 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003038:	2300      	movs	r3, #0
 800303a:	617b      	str	r3, [r7, #20]
 800303c:	4b31      	ldr	r3, [pc, #196]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 800303e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003040:	4a30      	ldr	r2, [pc, #192]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003042:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003046:	6413      	str	r3, [r2, #64]	; 0x40
 8003048:	4b2e      	ldr	r3, [pc, #184]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003050:	617b      	str	r3, [r7, #20]
 8003052:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }

}
 8003054:	e050      	b.n	80030f8 <HAL_I2C_MspInit+0x120>
  else if(hi2c->Instance==I2C3)
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	4a2c      	ldr	r2, [pc, #176]	; (800310c <HAL_I2C_MspInit+0x134>)
 800305c:	4293      	cmp	r3, r2
 800305e:	d14b      	bne.n	80030f8 <HAL_I2C_MspInit+0x120>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8003060:	2300      	movs	r3, #0
 8003062:	613b      	str	r3, [r7, #16]
 8003064:	4b27      	ldr	r3, [pc, #156]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003066:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003068:	4a26      	ldr	r2, [pc, #152]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 800306a:	f043 0304 	orr.w	r3, r3, #4
 800306e:	6313      	str	r3, [r2, #48]	; 0x30
 8003070:	4b24      	ldr	r3, [pc, #144]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003072:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003074:	f003 0304 	and.w	r3, r3, #4
 8003078:	613b      	str	r3, [r7, #16]
 800307a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800307c:	2300      	movs	r3, #0
 800307e:	60fb      	str	r3, [r7, #12]
 8003080:	4b20      	ldr	r3, [pc, #128]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003084:	4a1f      	ldr	r2, [pc, #124]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 8003086:	f043 0301 	orr.w	r3, r3, #1
 800308a:	6313      	str	r3, [r2, #48]	; 0x30
 800308c:	4b1d      	ldr	r3, [pc, #116]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 800308e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003090:	f003 0301 	and.w	r3, r3, #1
 8003094:	60fb      	str	r3, [r7, #12]
 8003096:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8003098:	f44f 7300 	mov.w	r3, #512	; 0x200
 800309c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800309e:	2312      	movs	r3, #18
 80030a0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030a2:	2301      	movs	r3, #1
 80030a4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030a6:	2303      	movs	r3, #3
 80030a8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80030aa:	2304      	movs	r3, #4
 80030ac:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80030ae:	f107 031c 	add.w	r3, r7, #28
 80030b2:	4619      	mov	r1, r3
 80030b4:	4816      	ldr	r0, [pc, #88]	; (8003110 <HAL_I2C_MspInit+0x138>)
 80030b6:	f005 f8b7 	bl	8008228 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80030ba:	f44f 7380 	mov.w	r3, #256	; 0x100
 80030be:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80030c0:	2312      	movs	r3, #18
 80030c2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80030c4:	2301      	movs	r3, #1
 80030c6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80030c8:	2303      	movs	r3, #3
 80030ca:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80030cc:	2304      	movs	r3, #4
 80030ce:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80030d0:	f107 031c 	add.w	r3, r7, #28
 80030d4:	4619      	mov	r1, r3
 80030d6:	480f      	ldr	r0, [pc, #60]	; (8003114 <HAL_I2C_MspInit+0x13c>)
 80030d8:	f005 f8a6 	bl	8008228 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80030dc:	2300      	movs	r3, #0
 80030de:	60bb      	str	r3, [r7, #8]
 80030e0:	4b08      	ldr	r3, [pc, #32]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 80030e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030e4:	4a07      	ldr	r2, [pc, #28]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 80030e6:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 80030ea:	6413      	str	r3, [r2, #64]	; 0x40
 80030ec:	4b05      	ldr	r3, [pc, #20]	; (8003104 <HAL_I2C_MspInit+0x12c>)
 80030ee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030f0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 80030f4:	60bb      	str	r3, [r7, #8]
 80030f6:	68bb      	ldr	r3, [r7, #8]
}
 80030f8:	bf00      	nop
 80030fa:	3730      	adds	r7, #48	; 0x30
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}
 8003100:	40005800 	.word	0x40005800
 8003104:	40023800 	.word	0x40023800
 8003108:	40020400 	.word	0x40020400
 800310c:	40005c00 	.word	0x40005c00
 8003110:	40020800 	.word	0x40020800
 8003114:	40020000 	.word	0x40020000

08003118 <HAL_RTC_MspInit>:
* This function configures the hardware resources used in this example
* @param hrtc: RTC handle pointer
* @retval None
*/
void HAL_RTC_MspInit(RTC_HandleTypeDef* hrtc)
{
 8003118:	b580      	push	{r7, lr}
 800311a:	b08e      	sub	sp, #56	; 0x38
 800311c:	af00      	add	r7, sp, #0
 800311e:	6078      	str	r0, [r7, #4]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8003120:	f107 0308 	add.w	r3, r7, #8
 8003124:	2230      	movs	r2, #48	; 0x30
 8003126:	2100      	movs	r1, #0
 8003128:	4618      	mov	r0, r3
 800312a:	f012 fc2f 	bl	801598c <memset>
  if(hrtc->Instance==RTC)
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a10      	ldr	r2, [pc, #64]	; (8003174 <HAL_RTC_MspInit+0x5c>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d119      	bne.n	800316c <HAL_RTC_MspInit+0x54>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8003138:	2320      	movs	r3, #32
 800313a:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 800313c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003140:	633b      	str	r3, [r7, #48]	; 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8003142:	f107 0308 	add.w	r3, r7, #8
 8003146:	4618      	mov	r0, r3
 8003148:	f007 f858 	bl	800a1fc <HAL_RCCEx_PeriphCLKConfig>
 800314c:	4603      	mov	r3, r0
 800314e:	2b00      	cmp	r3, #0
 8003150:	d001      	beq.n	8003156 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8003152:	f7ff fd67 	bl	8002c24 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003156:	4b08      	ldr	r3, [pc, #32]	; (8003178 <HAL_RTC_MspInit+0x60>)
 8003158:	2201      	movs	r2, #1
 800315a:	601a      	str	r2, [r3, #0]
    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 5, 0);
 800315c:	2200      	movs	r2, #0
 800315e:	2105      	movs	r1, #5
 8003160:	2029      	movs	r0, #41	; 0x29
 8003162:	f005 f829 	bl	80081b8 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8003166:	2029      	movs	r0, #41	; 0x29
 8003168:	f005 f842 	bl	80081f0 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }

}
 800316c:	bf00      	nop
 800316e:	3738      	adds	r7, #56	; 0x38
 8003170:	46bd      	mov	sp, r7
 8003172:	bd80      	pop	{r7, pc}
 8003174:	40002800 	.word	0x40002800
 8003178:	42470e3c 	.word	0x42470e3c

0800317c <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08e      	sub	sp, #56	; 0x38
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003184:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	60da      	str	r2, [r3, #12]
 8003192:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a4c      	ldr	r2, [pc, #304]	; (80032cc <HAL_SPI_MspInit+0x150>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d12d      	bne.n	80031fa <HAL_SPI_MspInit+0x7e>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	623b      	str	r3, [r7, #32]
 80031a2:	4b4b      	ldr	r3, [pc, #300]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 80031a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031a6:	4a4a      	ldr	r2, [pc, #296]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 80031a8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80031ac:	6413      	str	r3, [r2, #64]	; 0x40
 80031ae:	4b48      	ldr	r3, [pc, #288]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80031b2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80031b6:	623b      	str	r3, [r7, #32]
 80031b8:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
 80031be:	4b44      	ldr	r3, [pc, #272]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031c2:	4a43      	ldr	r2, [pc, #268]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 80031c4:	f043 0302 	orr.w	r3, r3, #2
 80031c8:	6313      	str	r3, [r2, #48]	; 0x30
 80031ca:	4b41      	ldr	r3, [pc, #260]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	61fb      	str	r3, [r7, #28]
 80031d4:	69fb      	ldr	r3, [r7, #28]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80031d6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 80031da:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031dc:	2302      	movs	r3, #2
 80031de:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e0:	2300      	movs	r3, #0
 80031e2:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e4:	2303      	movs	r3, #3
 80031e6:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80031e8:	2305      	movs	r3, #5
 80031ea:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ec:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80031f0:	4619      	mov	r1, r3
 80031f2:	4838      	ldr	r0, [pc, #224]	; (80032d4 <HAL_SPI_MspInit+0x158>)
 80031f4:	f005 f818 	bl	8008228 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI5_MspInit 1 */

  /* USER CODE END SPI5_MspInit 1 */
  }

}
 80031f8:	e064      	b.n	80032c4 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI4)
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a36      	ldr	r2, [pc, #216]	; (80032d8 <HAL_SPI_MspInit+0x15c>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d12d      	bne.n	8003260 <HAL_SPI_MspInit+0xe4>
    __HAL_RCC_SPI4_CLK_ENABLE();
 8003204:	2300      	movs	r3, #0
 8003206:	61bb      	str	r3, [r7, #24]
 8003208:	4b31      	ldr	r3, [pc, #196]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 800320a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800320c:	4a30      	ldr	r2, [pc, #192]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 800320e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003212:	6453      	str	r3, [r2, #68]	; 0x44
 8003214:	4b2e      	ldr	r3, [pc, #184]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003216:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003218:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800321c:	61bb      	str	r3, [r7, #24]
 800321e:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOE_CLK_ENABLE();
 8003220:	2300      	movs	r3, #0
 8003222:	617b      	str	r3, [r7, #20]
 8003224:	4b2a      	ldr	r3, [pc, #168]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003226:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003228:	4a29      	ldr	r2, [pc, #164]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 800322a:	f043 0310 	orr.w	r3, r3, #16
 800322e:	6313      	str	r3, [r2, #48]	; 0x30
 8003230:	4b27      	ldr	r3, [pc, #156]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003232:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003234:	f003 0310 	and.w	r3, r3, #16
 8003238:	617b      	str	r3, [r7, #20]
 800323a:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14;
 800323c:	f44f 43e0 	mov.w	r3, #28672	; 0x7000
 8003240:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003242:	2302      	movs	r3, #2
 8003244:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003246:	2300      	movs	r3, #0
 8003248:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800324a:	2303      	movs	r3, #3
 800324c:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 800324e:	2305      	movs	r3, #5
 8003250:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003252:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003256:	4619      	mov	r1, r3
 8003258:	4820      	ldr	r0, [pc, #128]	; (80032dc <HAL_SPI_MspInit+0x160>)
 800325a:	f004 ffe5 	bl	8008228 <HAL_GPIO_Init>
}
 800325e:	e031      	b.n	80032c4 <HAL_SPI_MspInit+0x148>
  else if(hspi->Instance==SPI5)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	4a1e      	ldr	r2, [pc, #120]	; (80032e0 <HAL_SPI_MspInit+0x164>)
 8003266:	4293      	cmp	r3, r2
 8003268:	d12c      	bne.n	80032c4 <HAL_SPI_MspInit+0x148>
    __HAL_RCC_SPI5_CLK_ENABLE();
 800326a:	2300      	movs	r3, #0
 800326c:	613b      	str	r3, [r7, #16]
 800326e:	4b18      	ldr	r3, [pc, #96]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003270:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003272:	4a17      	ldr	r2, [pc, #92]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003274:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8003278:	6453      	str	r3, [r2, #68]	; 0x44
 800327a:	4b15      	ldr	r3, [pc, #84]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 800327c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800327e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8003282:	613b      	str	r3, [r7, #16]
 8003284:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOF_CLK_ENABLE();
 8003286:	2300      	movs	r3, #0
 8003288:	60fb      	str	r3, [r7, #12]
 800328a:	4b11      	ldr	r3, [pc, #68]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 800328c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800328e:	4a10      	ldr	r2, [pc, #64]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003290:	f043 0320 	orr.w	r3, r3, #32
 8003294:	6313      	str	r3, [r2, #48]	; 0x30
 8003296:	4b0e      	ldr	r3, [pc, #56]	; (80032d0 <HAL_SPI_MspInit+0x154>)
 8003298:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800329a:	f003 0320 	and.w	r3, r3, #32
 800329e:	60fb      	str	r3, [r7, #12]
 80032a0:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 80032a2:	f44f 7360 	mov.w	r3, #896	; 0x380
 80032a6:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032a8:	2302      	movs	r3, #2
 80032aa:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80032ac:	2301      	movs	r3, #1
 80032ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032b0:	2303      	movs	r3, #3
 80032b2:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI5;
 80032b4:	2305      	movs	r3, #5
 80032b6:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80032b8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80032bc:	4619      	mov	r1, r3
 80032be:	4809      	ldr	r0, [pc, #36]	; (80032e4 <HAL_SPI_MspInit+0x168>)
 80032c0:	f004 ffb2 	bl	8008228 <HAL_GPIO_Init>
}
 80032c4:	bf00      	nop
 80032c6:	3738      	adds	r7, #56	; 0x38
 80032c8:	46bd      	mov	sp, r7
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	40003800 	.word	0x40003800
 80032d0:	40023800 	.word	0x40023800
 80032d4:	40020400 	.word	0x40020400
 80032d8:	40013400 	.word	0x40013400
 80032dc:	40021000 	.word	0x40021000
 80032e0:	40015000 	.word	0x40015000
 80032e4:	40021400 	.word	0x40021400

080032e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80032f0:	687b      	ldr	r3, [r7, #4]
 80032f2:	681b      	ldr	r3, [r3, #0]
 80032f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80032f8:	d10d      	bne.n	8003316 <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80032fa:	2300      	movs	r3, #0
 80032fc:	60fb      	str	r3, [r7, #12]
 80032fe:	4b09      	ldr	r3, [pc, #36]	; (8003324 <HAL_TIM_Base_MspInit+0x3c>)
 8003300:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003302:	4a08      	ldr	r2, [pc, #32]	; (8003324 <HAL_TIM_Base_MspInit+0x3c>)
 8003304:	f043 0301 	orr.w	r3, r3, #1
 8003308:	6413      	str	r3, [r2, #64]	; 0x40
 800330a:	4b06      	ldr	r3, [pc, #24]	; (8003324 <HAL_TIM_Base_MspInit+0x3c>)
 800330c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800330e:	f003 0301 	and.w	r3, r3, #1
 8003312:	60fb      	str	r3, [r7, #12]
 8003314:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }

}
 8003316:	bf00      	nop
 8003318:	3714      	adds	r7, #20
 800331a:	46bd      	mov	sp, r7
 800331c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003320:	4770      	bx	lr
 8003322:	bf00      	nop
 8003324:	40023800 	.word	0x40023800

08003328 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8003328:	b580      	push	{r7, lr}
 800332a:	b088      	sub	sp, #32
 800332c:	af00      	add	r7, sp, #0
 800332e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003330:	f107 030c 	add.w	r3, r7, #12
 8003334:	2200      	movs	r2, #0
 8003336:	601a      	str	r2, [r3, #0]
 8003338:	605a      	str	r2, [r3, #4]
 800333a:	609a      	str	r2, [r3, #8]
 800333c:	60da      	str	r2, [r3, #12]
 800333e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8003340:	687b      	ldr	r3, [r7, #4]
 8003342:	681b      	ldr	r3, [r3, #0]
 8003344:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003348:	d11d      	bne.n	8003386 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800334a:	2300      	movs	r3, #0
 800334c:	60bb      	str	r3, [r7, #8]
 800334e:	4b10      	ldr	r3, [pc, #64]	; (8003390 <HAL_TIM_MspPostInit+0x68>)
 8003350:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003352:	4a0f      	ldr	r2, [pc, #60]	; (8003390 <HAL_TIM_MspPostInit+0x68>)
 8003354:	f043 0301 	orr.w	r3, r3, #1
 8003358:	6313      	str	r3, [r2, #48]	; 0x30
 800335a:	4b0d      	ldr	r3, [pc, #52]	; (8003390 <HAL_TIM_MspPostInit+0x68>)
 800335c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800335e:	f003 0301 	and.w	r3, r3, #1
 8003362:	60bb      	str	r3, [r7, #8]
 8003364:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8003366:	2304      	movs	r3, #4
 8003368:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800336a:	2302      	movs	r3, #2
 800336c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800336e:	2300      	movs	r3, #0
 8003370:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003372:	2300      	movs	r3, #0
 8003374:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8003376:	2301      	movs	r3, #1
 8003378:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 800337a:	f107 030c 	add.w	r3, r7, #12
 800337e:	4619      	mov	r1, r3
 8003380:	4804      	ldr	r0, [pc, #16]	; (8003394 <HAL_TIM_MspPostInit+0x6c>)
 8003382:	f004 ff51 	bl	8008228 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8003386:	bf00      	nop
 8003388:	3720      	adds	r7, #32
 800338a:	46bd      	mov	sp, r7
 800338c:	bd80      	pop	{r7, pc}
 800338e:	bf00      	nop
 8003390:	40023800 	.word	0x40023800
 8003394:	40020000 	.word	0x40020000

08003398 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b08e      	sub	sp, #56	; 0x38
 800339c:	af00      	add	r7, sp, #0
 800339e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80033a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80033a4:	2200      	movs	r2, #0
 80033a6:	601a      	str	r2, [r3, #0]
 80033a8:	605a      	str	r2, [r3, #4]
 80033aa:	609a      	str	r2, [r3, #8]
 80033ac:	60da      	str	r2, [r3, #12]
 80033ae:	611a      	str	r2, [r3, #16]
  if(huart->Instance==UART8)
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	4a4b      	ldr	r2, [pc, #300]	; (80034e4 <HAL_UART_MspInit+0x14c>)
 80033b6:	4293      	cmp	r3, r2
 80033b8:	d12c      	bne.n	8003414 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN UART8_MspInit 0 */

  /* USER CODE END UART8_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_UART8_CLK_ENABLE();
 80033ba:	2300      	movs	r3, #0
 80033bc:	623b      	str	r3, [r7, #32]
 80033be:	4b4a      	ldr	r3, [pc, #296]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80033c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033c2:	4a49      	ldr	r2, [pc, #292]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80033c4:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80033c8:	6413      	str	r3, [r2, #64]	; 0x40
 80033ca:	4b47      	ldr	r3, [pc, #284]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80033cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80033ce:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80033d2:	623b      	str	r3, [r7, #32]
 80033d4:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 80033d6:	2300      	movs	r3, #0
 80033d8:	61fb      	str	r3, [r7, #28]
 80033da:	4b43      	ldr	r3, [pc, #268]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80033dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033de:	4a42      	ldr	r2, [pc, #264]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80033e0:	f043 0310 	orr.w	r3, r3, #16
 80033e4:	6313      	str	r3, [r2, #48]	; 0x30
 80033e6:	4b40      	ldr	r3, [pc, #256]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80033e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80033ea:	f003 0310 	and.w	r3, r3, #16
 80033ee:	61fb      	str	r3, [r7, #28]
 80033f0:	69fb      	ldr	r3, [r7, #28]
    /**UART8 GPIO Configuration
    PE0     ------> UART8_RX
    PE1     ------> UART8_TX
    */
    GPIO_InitStruct.Pin = UART8_RX_Debug_Pin|UART8_TX_Debug_Pin;
 80033f2:	2303      	movs	r3, #3
 80033f4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80033f6:	2302      	movs	r3, #2
 80033f8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80033fe:	2303      	movs	r3, #3
 8003400:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART8;
 8003402:	2308      	movs	r3, #8
 8003404:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003406:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800340a:	4619      	mov	r1, r3
 800340c:	4837      	ldr	r0, [pc, #220]	; (80034ec <HAL_UART_MspInit+0x154>)
 800340e:	f004 ff0b 	bl	8008228 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 8003412:	e063      	b.n	80034dc <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART3)
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	681b      	ldr	r3, [r3, #0]
 8003418:	4a35      	ldr	r2, [pc, #212]	; (80034f0 <HAL_UART_MspInit+0x158>)
 800341a:	4293      	cmp	r3, r2
 800341c:	d12d      	bne.n	800347a <HAL_UART_MspInit+0xe2>
    __HAL_RCC_USART3_CLK_ENABLE();
 800341e:	2300      	movs	r3, #0
 8003420:	61bb      	str	r3, [r7, #24]
 8003422:	4b31      	ldr	r3, [pc, #196]	; (80034e8 <HAL_UART_MspInit+0x150>)
 8003424:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003426:	4a30      	ldr	r2, [pc, #192]	; (80034e8 <HAL_UART_MspInit+0x150>)
 8003428:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800342c:	6413      	str	r3, [r2, #64]	; 0x40
 800342e:	4b2e      	ldr	r3, [pc, #184]	; (80034e8 <HAL_UART_MspInit+0x150>)
 8003430:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003432:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003436:	61bb      	str	r3, [r7, #24]
 8003438:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800343a:	2300      	movs	r3, #0
 800343c:	617b      	str	r3, [r7, #20]
 800343e:	4b2a      	ldr	r3, [pc, #168]	; (80034e8 <HAL_UART_MspInit+0x150>)
 8003440:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003442:	4a29      	ldr	r2, [pc, #164]	; (80034e8 <HAL_UART_MspInit+0x150>)
 8003444:	f043 0308 	orr.w	r3, r3, #8
 8003448:	6313      	str	r3, [r2, #48]	; 0x30
 800344a:	4b27      	ldr	r3, [pc, #156]	; (80034e8 <HAL_UART_MspInit+0x150>)
 800344c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800344e:	f003 0308 	and.w	r3, r3, #8
 8003452:	617b      	str	r3, [r7, #20]
 8003454:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = USART3_TX_XTend_Pin|USART3_RX_XTend_Pin;
 8003456:	f44f 7340 	mov.w	r3, #768	; 0x300
 800345a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800345c:	2302      	movs	r3, #2
 800345e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003460:	2300      	movs	r3, #0
 8003462:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003464:	2303      	movs	r3, #3
 8003466:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8003468:	2307      	movs	r3, #7
 800346a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800346c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8003470:	4619      	mov	r1, r3
 8003472:	4820      	ldr	r0, [pc, #128]	; (80034f4 <HAL_UART_MspInit+0x15c>)
 8003474:	f004 fed8 	bl	8008228 <HAL_GPIO_Init>
}
 8003478:	e030      	b.n	80034dc <HAL_UART_MspInit+0x144>
  else if(huart->Instance==USART6)
 800347a:	687b      	ldr	r3, [r7, #4]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	4a1e      	ldr	r2, [pc, #120]	; (80034f8 <HAL_UART_MspInit+0x160>)
 8003480:	4293      	cmp	r3, r2
 8003482:	d12b      	bne.n	80034dc <HAL_UART_MspInit+0x144>
    __HAL_RCC_USART6_CLK_ENABLE();
 8003484:	2300      	movs	r3, #0
 8003486:	613b      	str	r3, [r7, #16]
 8003488:	4b17      	ldr	r3, [pc, #92]	; (80034e8 <HAL_UART_MspInit+0x150>)
 800348a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800348c:	4a16      	ldr	r2, [pc, #88]	; (80034e8 <HAL_UART_MspInit+0x150>)
 800348e:	f043 0320 	orr.w	r3, r3, #32
 8003492:	6453      	str	r3, [r2, #68]	; 0x44
 8003494:	4b14      	ldr	r3, [pc, #80]	; (80034e8 <HAL_UART_MspInit+0x150>)
 8003496:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003498:	f003 0320 	and.w	r3, r3, #32
 800349c:	613b      	str	r3, [r7, #16]
 800349e:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80034a0:	2300      	movs	r3, #0
 80034a2:	60fb      	str	r3, [r7, #12]
 80034a4:	4b10      	ldr	r3, [pc, #64]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80034a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034a8:	4a0f      	ldr	r2, [pc, #60]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80034aa:	f043 0304 	orr.w	r3, r3, #4
 80034ae:	6313      	str	r3, [r2, #48]	; 0x30
 80034b0:	4b0d      	ldr	r3, [pc, #52]	; (80034e8 <HAL_UART_MspInit+0x150>)
 80034b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80034b4:	f003 0304 	and.w	r3, r3, #4
 80034b8:	60fb      	str	r3, [r7, #12]
 80034ba:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART6_TX_GPS_Pin|USART6_RX_GPS_Pin;
 80034bc:	23c0      	movs	r3, #192	; 0xc0
 80034be:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80034c0:	2302      	movs	r3, #2
 80034c2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80034c4:	2300      	movs	r3, #0
 80034c6:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80034c8:	2303      	movs	r3, #3
 80034ca:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 80034cc:	2308      	movs	r3, #8
 80034ce:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80034d0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80034d4:	4619      	mov	r1, r3
 80034d6:	4809      	ldr	r0, [pc, #36]	; (80034fc <HAL_UART_MspInit+0x164>)
 80034d8:	f004 fea6 	bl	8008228 <HAL_GPIO_Init>
}
 80034dc:	bf00      	nop
 80034de:	3738      	adds	r7, #56	; 0x38
 80034e0:	46bd      	mov	sp, r7
 80034e2:	bd80      	pop	{r7, pc}
 80034e4:	40007c00 	.word	0x40007c00
 80034e8:	40023800 	.word	0x40023800
 80034ec:	40021000 	.word	0x40021000
 80034f0:	40004800 	.word	0x40004800
 80034f4:	40020c00 	.word	0x40020c00
 80034f8:	40011400 	.word	0x40011400
 80034fc:	40020800 	.word	0x40020800

08003500 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003500:	b580      	push	{r7, lr}
 8003502:	b08c      	sub	sp, #48	; 0x30
 8003504:	af00      	add	r7, sp, #0
 8003506:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8003508:	2300      	movs	r3, #0
 800350a:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 800350c:	2300      	movs	r3, #0
 800350e:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0);
 8003510:	2200      	movs	r2, #0
 8003512:	6879      	ldr	r1, [r7, #4]
 8003514:	2036      	movs	r0, #54	; 0x36
 8003516:	f004 fe4f 	bl	80081b8 <HAL_NVIC_SetPriority>

  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 800351a:	2036      	movs	r0, #54	; 0x36
 800351c:	f004 fe68 	bl	80081f0 <HAL_NVIC_EnableIRQ>

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	4b1f      	ldr	r3, [pc, #124]	; (80035a4 <HAL_InitTick+0xa4>)
 8003526:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003528:	4a1e      	ldr	r2, [pc, #120]	; (80035a4 <HAL_InitTick+0xa4>)
 800352a:	f043 0310 	orr.w	r3, r3, #16
 800352e:	6413      	str	r3, [r2, #64]	; 0x40
 8003530:	4b1c      	ldr	r3, [pc, #112]	; (80035a4 <HAL_InitTick+0xa4>)
 8003532:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003534:	f003 0310 	and.w	r3, r3, #16
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 800353c:	f107 0210 	add.w	r2, r7, #16
 8003540:	f107 0314 	add.w	r3, r7, #20
 8003544:	4611      	mov	r1, r2
 8003546:	4618      	mov	r0, r3
 8003548:	f006 fe26 	bl	800a198 <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 800354c:	f006 fdfc 	bl	800a148 <HAL_RCC_GetPCLK1Freq>
 8003550:	4603      	mov	r3, r0
 8003552:	005b      	lsls	r3, r3, #1
 8003554:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8003556:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003558:	4a13      	ldr	r2, [pc, #76]	; (80035a8 <HAL_InitTick+0xa8>)
 800355a:	fba2 2303 	umull	r2, r3, r2, r3
 800355e:	0c9b      	lsrs	r3, r3, #18
 8003560:	3b01      	subs	r3, #1
 8003562:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8003564:	4b11      	ldr	r3, [pc, #68]	; (80035ac <HAL_InitTick+0xac>)
 8003566:	4a12      	ldr	r2, [pc, #72]	; (80035b0 <HAL_InitTick+0xb0>)
 8003568:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 800356a:	4b10      	ldr	r3, [pc, #64]	; (80035ac <HAL_InitTick+0xac>)
 800356c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8003570:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8003572:	4a0e      	ldr	r2, [pc, #56]	; (80035ac <HAL_InitTick+0xac>)
 8003574:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003576:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8003578:	4b0c      	ldr	r3, [pc, #48]	; (80035ac <HAL_InitTick+0xac>)
 800357a:	2200      	movs	r2, #0
 800357c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800357e:	4b0b      	ldr	r3, [pc, #44]	; (80035ac <HAL_InitTick+0xac>)
 8003580:	2200      	movs	r2, #0
 8003582:	609a      	str	r2, [r3, #8]

  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8003584:	4809      	ldr	r0, [pc, #36]	; (80035ac <HAL_InitTick+0xac>)
 8003586:	f008 fb71 	bl	800bc6c <HAL_TIM_Base_Init>
 800358a:	4603      	mov	r3, r0
 800358c:	2b00      	cmp	r3, #0
 800358e:	d104      	bne.n	800359a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8003590:	4806      	ldr	r0, [pc, #24]	; (80035ac <HAL_InitTick+0xac>)
 8003592:	f008 fbbb 	bl	800bd0c <HAL_TIM_Base_Start_IT>
 8003596:	4603      	mov	r3, r0
 8003598:	e000      	b.n	800359c <HAL_InitTick+0x9c>
  }

  /* Return function status */
  return HAL_ERROR;
 800359a:	2301      	movs	r3, #1
}
 800359c:	4618      	mov	r0, r3
 800359e:	3730      	adds	r7, #48	; 0x30
 80035a0:	46bd      	mov	sp, r7
 80035a2:	bd80      	pop	{r7, pc}
 80035a4:	40023800 	.word	0x40023800
 80035a8:	431bde83 	.word	0x431bde83
 80035ac:	2000610c 	.word	0x2000610c
 80035b0:	40001000 	.word	0x40001000

080035b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80035b4:	b480      	push	{r7}
 80035b6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80035b8:	bf00      	nop
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr

080035c2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80035c2:	b580      	push	{r7, lr}
 80035c4:	af00      	add	r7, sp, #0
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */

	  //TODO
	  buzz_failure();
 80035c6:	f000 ffef 	bl	80045a8 <buzz_failure>
 80035ca:	e7fc      	b.n	80035c6 <HardFault_Handler+0x4>

080035cc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80035cc:	b480      	push	{r7}
 80035ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80035d0:	e7fe      	b.n	80035d0 <MemManage_Handler+0x4>

080035d2 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80035d2:	b480      	push	{r7}
 80035d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80035d6:	e7fe      	b.n	80035d6 <BusFault_Handler+0x4>

080035d8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80035d8:	b480      	push	{r7}
 80035da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80035dc:	e7fe      	b.n	80035dc <UsageFault_Handler+0x4>

080035de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80035de:	b480      	push	{r7}
 80035e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80035e2:	bf00      	nop
 80035e4:	46bd      	mov	sp, r7
 80035e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ea:	4770      	bx	lr

080035ec <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 80035ec:	b580      	push	{r7, lr}
 80035ee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_0);
 80035f0:	2001      	movs	r0, #1
 80035f2:	f004 fff7 	bl	80085e4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 80035f6:	bf00      	nop
 80035f8:	bd80      	pop	{r7, pc}
	...

080035fc <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC alarms A and B interrupt through EXTI line 17.
  */
void RTC_Alarm_IRQHandler(void)
{
 80035fc:	b580      	push	{r7, lr}
 80035fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8003600:	4802      	ldr	r0, [pc, #8]	; (800360c <RTC_Alarm_IRQHandler+0x10>)
 8003602:	f007 fb93 	bl	800ad2c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8003606:	bf00      	nop
 8003608:	bd80      	pop	{r7, pc}
 800360a:	bf00      	nop
 800360c:	20005eb0 	.word	0x20005eb0

08003610 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8003614:	4802      	ldr	r0, [pc, #8]	; (8003620 <TIM6_DAC_IRQHandler+0x10>)
 8003616:	f008 fd7b 	bl	800c110 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800361a:	bf00      	nop
 800361c:	bd80      	pop	{r7, pc}
 800361e:	bf00      	nop
 8003620:	2000610c 	.word	0x2000610c

08003624 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003624:	b480      	push	{r7}
 8003626:	af00      	add	r7, sp, #0
	return 1;
 8003628:	2301      	movs	r3, #1
}
 800362a:	4618      	mov	r0, r3
 800362c:	46bd      	mov	sp, r7
 800362e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003632:	4770      	bx	lr

08003634 <_kill>:

int _kill(int pid, int sig)
{
 8003634:	b580      	push	{r7, lr}
 8003636:	b082      	sub	sp, #8
 8003638:	af00      	add	r7, sp, #0
 800363a:	6078      	str	r0, [r7, #4]
 800363c:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800363e:	f012 f851 	bl	80156e4 <__errno>
 8003642:	4603      	mov	r3, r0
 8003644:	2216      	movs	r2, #22
 8003646:	601a      	str	r2, [r3, #0]
	return -1;
 8003648:	f04f 33ff 	mov.w	r3, #4294967295
}
 800364c:	4618      	mov	r0, r3
 800364e:	3708      	adds	r7, #8
 8003650:	46bd      	mov	sp, r7
 8003652:	bd80      	pop	{r7, pc}

08003654 <_exit>:

void _exit (int status)
{
 8003654:	b580      	push	{r7, lr}
 8003656:	b082      	sub	sp, #8
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 800365c:	f04f 31ff 	mov.w	r1, #4294967295
 8003660:	6878      	ldr	r0, [r7, #4]
 8003662:	f7ff ffe7 	bl	8003634 <_kill>
	while (1) {}		/* Make sure we hang here */
 8003666:	e7fe      	b.n	8003666 <_exit+0x12>

08003668 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b086      	sub	sp, #24
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003674:	2300      	movs	r3, #0
 8003676:	617b      	str	r3, [r7, #20]
 8003678:	e00a      	b.n	8003690 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800367a:	f3af 8000 	nop.w
 800367e:	4601      	mov	r1, r0
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	1c5a      	adds	r2, r3, #1
 8003684:	60ba      	str	r2, [r7, #8]
 8003686:	b2ca      	uxtb	r2, r1
 8003688:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800368a:	697b      	ldr	r3, [r7, #20]
 800368c:	3301      	adds	r3, #1
 800368e:	617b      	str	r3, [r7, #20]
 8003690:	697a      	ldr	r2, [r7, #20]
 8003692:	687b      	ldr	r3, [r7, #4]
 8003694:	429a      	cmp	r2, r3
 8003696:	dbf0      	blt.n	800367a <_read+0x12>
	}

return len;
 8003698:	687b      	ldr	r3, [r7, #4]
}
 800369a:	4618      	mov	r0, r3
 800369c:	3718      	adds	r7, #24
 800369e:	46bd      	mov	sp, r7
 80036a0:	bd80      	pop	{r7, pc}

080036a2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80036a2:	b580      	push	{r7, lr}
 80036a4:	b086      	sub	sp, #24
 80036a6:	af00      	add	r7, sp, #0
 80036a8:	60f8      	str	r0, [r7, #12]
 80036aa:	60b9      	str	r1, [r7, #8]
 80036ac:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036ae:	2300      	movs	r3, #0
 80036b0:	617b      	str	r3, [r7, #20]
 80036b2:	e009      	b.n	80036c8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80036b4:	68bb      	ldr	r3, [r7, #8]
 80036b6:	1c5a      	adds	r2, r3, #1
 80036b8:	60ba      	str	r2, [r7, #8]
 80036ba:	781b      	ldrb	r3, [r3, #0]
 80036bc:	4618      	mov	r0, r3
 80036be:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80036c2:	697b      	ldr	r3, [r7, #20]
 80036c4:	3301      	adds	r3, #1
 80036c6:	617b      	str	r3, [r7, #20]
 80036c8:	697a      	ldr	r2, [r7, #20]
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	429a      	cmp	r2, r3
 80036ce:	dbf1      	blt.n	80036b4 <_write+0x12>
	}
	return len;
 80036d0:	687b      	ldr	r3, [r7, #4]
}
 80036d2:	4618      	mov	r0, r3
 80036d4:	3718      	adds	r7, #24
 80036d6:	46bd      	mov	sp, r7
 80036d8:	bd80      	pop	{r7, pc}

080036da <_close>:

int _close(int file)
{
 80036da:	b480      	push	{r7}
 80036dc:	b083      	sub	sp, #12
 80036de:	af00      	add	r7, sp, #0
 80036e0:	6078      	str	r0, [r7, #4]
	return -1;
 80036e2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80036e6:	4618      	mov	r0, r3
 80036e8:	370c      	adds	r7, #12
 80036ea:	46bd      	mov	sp, r7
 80036ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036f0:	4770      	bx	lr

080036f2 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80036f2:	b480      	push	{r7}
 80036f4:	b083      	sub	sp, #12
 80036f6:	af00      	add	r7, sp, #0
 80036f8:	6078      	str	r0, [r7, #4]
 80036fa:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80036fc:	683b      	ldr	r3, [r7, #0]
 80036fe:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8003702:	605a      	str	r2, [r3, #4]
	return 0;
 8003704:	2300      	movs	r3, #0
}
 8003706:	4618      	mov	r0, r3
 8003708:	370c      	adds	r7, #12
 800370a:	46bd      	mov	sp, r7
 800370c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003710:	4770      	bx	lr

08003712 <_isatty>:

int _isatty(int file)
{
 8003712:	b480      	push	{r7}
 8003714:	b083      	sub	sp, #12
 8003716:	af00      	add	r7, sp, #0
 8003718:	6078      	str	r0, [r7, #4]
	return 1;
 800371a:	2301      	movs	r3, #1
}
 800371c:	4618      	mov	r0, r3
 800371e:	370c      	adds	r7, #12
 8003720:	46bd      	mov	sp, r7
 8003722:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003726:	4770      	bx	lr

08003728 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8003728:	b480      	push	{r7}
 800372a:	b085      	sub	sp, #20
 800372c:	af00      	add	r7, sp, #0
 800372e:	60f8      	str	r0, [r7, #12]
 8003730:	60b9      	str	r1, [r7, #8]
 8003732:	607a      	str	r2, [r7, #4]
	return 0;
 8003734:	2300      	movs	r3, #0
}
 8003736:	4618      	mov	r0, r3
 8003738:	3714      	adds	r7, #20
 800373a:	46bd      	mov	sp, r7
 800373c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003740:	4770      	bx	lr
	...

08003744 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b086      	sub	sp, #24
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800374c:	4a14      	ldr	r2, [pc, #80]	; (80037a0 <_sbrk+0x5c>)
 800374e:	4b15      	ldr	r3, [pc, #84]	; (80037a4 <_sbrk+0x60>)
 8003750:	1ad3      	subs	r3, r2, r3
 8003752:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003754:	697b      	ldr	r3, [r7, #20]
 8003756:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003758:	4b13      	ldr	r3, [pc, #76]	; (80037a8 <_sbrk+0x64>)
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	2b00      	cmp	r3, #0
 800375e:	d102      	bne.n	8003766 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003760:	4b11      	ldr	r3, [pc, #68]	; (80037a8 <_sbrk+0x64>)
 8003762:	4a12      	ldr	r2, [pc, #72]	; (80037ac <_sbrk+0x68>)
 8003764:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003766:	4b10      	ldr	r3, [pc, #64]	; (80037a8 <_sbrk+0x64>)
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	4413      	add	r3, r2
 800376e:	693a      	ldr	r2, [r7, #16]
 8003770:	429a      	cmp	r2, r3
 8003772:	d207      	bcs.n	8003784 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003774:	f011 ffb6 	bl	80156e4 <__errno>
 8003778:	4603      	mov	r3, r0
 800377a:	220c      	movs	r2, #12
 800377c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800377e:	f04f 33ff 	mov.w	r3, #4294967295
 8003782:	e009      	b.n	8003798 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8003784:	4b08      	ldr	r3, [pc, #32]	; (80037a8 <_sbrk+0x64>)
 8003786:	681b      	ldr	r3, [r3, #0]
 8003788:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800378a:	4b07      	ldr	r3, [pc, #28]	; (80037a8 <_sbrk+0x64>)
 800378c:	681a      	ldr	r2, [r3, #0]
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	4413      	add	r3, r2
 8003792:	4a05      	ldr	r2, [pc, #20]	; (80037a8 <_sbrk+0x64>)
 8003794:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8003796:	68fb      	ldr	r3, [r7, #12]
}
 8003798:	4618      	mov	r0, r3
 800379a:	3718      	adds	r7, #24
 800379c:	46bd      	mov	sp, r7
 800379e:	bd80      	pop	{r7, pc}
 80037a0:	20030000 	.word	0x20030000
 80037a4:	00000400 	.word	0x00000400
 80037a8:	200002c8 	.word	0x200002c8
 80037ac:	200073a8 	.word	0x200073a8

080037b0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80037b0:	b480      	push	{r7}
 80037b2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80037b4:	4b08      	ldr	r3, [pc, #32]	; (80037d8 <SystemInit+0x28>)
 80037b6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80037ba:	4a07      	ldr	r2, [pc, #28]	; (80037d8 <SystemInit+0x28>)
 80037bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80037c0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80037c4:	4b04      	ldr	r3, [pc, #16]	; (80037d8 <SystemInit+0x28>)
 80037c6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80037ca:	609a      	str	r2, [r3, #8]
#endif
}
 80037cc:	bf00      	nop
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr
 80037d6:	bf00      	nop
 80037d8:	e000ed00 	.word	0xe000ed00

080037dc <VR_Power_On>:


#include "main.h"


void VR_Power_On(void) {
 80037dc:	b580      	push	{r7, lr}
 80037de:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, SET);
 80037e0:	2201      	movs	r2, #1
 80037e2:	f44f 7100 	mov.w	r1, #512	; 0x200
 80037e6:	4804      	ldr	r0, [pc, #16]	; (80037f8 <VR_Power_On+0x1c>)
 80037e8:	f004 fee2 	bl	80085b0 <HAL_GPIO_WritePin>
	// note that runcam needs around 3-5 seconds to fully power on
	HAL_Delay(5000);
 80037ec:	f241 3088 	movw	r0, #5000	; 0x1388
 80037f0:	f003 ffd2 	bl	8007798 <HAL_Delay>
}
 80037f4:	bf00      	nop
 80037f6:	bd80      	pop	{r7, pc}
 80037f8:	40021800 	.word	0x40021800

080037fc <VR_Power_Off>:

void VR_Power_Off(void) {
 80037fc:	b580      	push	{r7, lr}
 80037fe:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(OUT_VR_PWR_GPIO_Port, OUT_VR_PWR_Pin, RESET);
 8003800:	2200      	movs	r2, #0
 8003802:	f44f 7100 	mov.w	r1, #512	; 0x200
 8003806:	4802      	ldr	r0, [pc, #8]	; (8003810 <VR_Power_Off+0x14>)
 8003808:	f004 fed2 	bl	80085b0 <HAL_GPIO_WritePin>
}
 800380c:	bf00      	nop
 800380e:	bd80      	pop	{r7, pc}
 8003810:	40021800 	.word	0x40021800

08003814 <VR_Start_Rec>:

void VR_Start_Rec(void) {
 8003814:	b580      	push	{r7, lr}
 8003816:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, SET); // HIGH = start record
 8003818:	2201      	movs	r2, #1
 800381a:	2180      	movs	r1, #128	; 0x80
 800381c:	4802      	ldr	r0, [pc, #8]	; (8003828 <VR_Start_Rec+0x14>)
 800381e:	f004 fec7 	bl	80085b0 <HAL_GPIO_WritePin>

}
 8003822:	bf00      	nop
 8003824:	bd80      	pop	{r7, pc}
 8003826:	bf00      	nop
 8003828:	40020c00 	.word	0x40020c00

0800382c <VR_Stop_Rec>:

void VR_Stop_Rec(void) {
 800382c:	b580      	push	{r7, lr}
 800382e:	af00      	add	r7, sp, #0

	HAL_GPIO_WritePin(OUT_VR_REC_GPIO_Port, OUT_VR_REC_Pin, RESET); // LOW = stop recording
 8003830:	2200      	movs	r2, #0
 8003832:	2180      	movs	r1, #128	; 0x80
 8003834:	4802      	ldr	r0, [pc, #8]	; (8003840 <VR_Stop_Rec+0x14>)
 8003836:	f004 febb 	bl	80085b0 <HAL_GPIO_WritePin>

}
 800383a:	bf00      	nop
 800383c:	bd80      	pop	{r7, pc}
 800383e:	bf00      	nop
 8003840:	40020c00 	.word	0x40020c00

08003844 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003844:	f8df d034 	ldr.w	sp, [pc, #52]	; 800387c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8003848:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800384a:	e003      	b.n	8003854 <LoopCopyDataInit>

0800384c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 800384c:	4b0c      	ldr	r3, [pc, #48]	; (8003880 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 800384e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8003850:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8003852:	3104      	adds	r1, #4

08003854 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8003854:	480b      	ldr	r0, [pc, #44]	; (8003884 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8003856:	4b0c      	ldr	r3, [pc, #48]	; (8003888 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8003858:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800385a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 800385c:	d3f6      	bcc.n	800384c <CopyDataInit>
  ldr  r2, =_sbss
 800385e:	4a0b      	ldr	r2, [pc, #44]	; (800388c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8003860:	e002      	b.n	8003868 <LoopFillZerobss>

08003862 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8003862:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8003864:	f842 3b04 	str.w	r3, [r2], #4

08003868 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8003868:	4b09      	ldr	r3, [pc, #36]	; (8003890 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800386a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 800386c:	d3f9      	bcc.n	8003862 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 800386e:	f7ff ff9f 	bl	80037b0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8003872:	f012 f833 	bl	80158dc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003876:	f7fd feef 	bl	8001658 <main>
  bx  lr    
 800387a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 800387c:	20030000 	.word	0x20030000
  ldr  r3, =_sidata
 8003880:	0801ce9c 	.word	0x0801ce9c
  ldr  r0, =_sdata
 8003884:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8003888:	20000264 	.word	0x20000264
  ldr  r2, =_sbss
 800388c:	20000264 	.word	0x20000264
  ldr  r3, = _ebss
 8003890:	200073a4 	.word	0x200073a4

08003894 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003894:	e7fe      	b.n	8003894 <ADC_IRQHandler>
	...

08003898 <GPS_Poll>:
UART_HandleTypeDef* SERIAL_USART;



void GPS_Poll(float *latitude, float *longitude, float *time)
{
 8003898:	b580      	push	{r7, lr}
 800389a:	b08c      	sub	sp, #48	; 0x30
 800389c:	af00      	add	r7, sp, #0
 800389e:	60f8      	str	r0, [r7, #12]
 80038a0:	60b9      	str	r1, [r7, #8]
 80038a2:	607a      	str	r2, [r7, #4]
	uint16_t max_loop_count = 100;
 80038a4:	2364      	movs	r3, #100	; 0x64
 80038a6:	84fb      	strh	r3, [r7, #38]	; 0x26
	uint16_t loop_count = 0;
 80038a8:	2300      	movs	r3, #0
 80038aa:	85fb      	strh	r3, [r7, #46]	; 0x2e
	int done = 0;
 80038ac:	2300      	movs	r3, #0
 80038ae:	62bb      	str	r3, [r7, #40]	; 0x28
	while(loop_count < max_loop_count && !done){
 80038b0:	e073      	b.n	800399a <GPS_Poll+0x102>
		HAL_UART_Receive(GPS_USART, (uint8_t*)&rx_current, 1, 100);
 80038b2:	4b3f      	ldr	r3, [pc, #252]	; (80039b0 <GPS_Poll+0x118>)
 80038b4:	6818      	ldr	r0, [r3, #0]
 80038b6:	2364      	movs	r3, #100	; 0x64
 80038b8:	2201      	movs	r2, #1
 80038ba:	493e      	ldr	r1, [pc, #248]	; (80039b4 <GPS_Poll+0x11c>)
 80038bc:	f009 fb61 	bl	800cf82 <HAL_UART_Receive>
		//HAL_UART_Transmit(&huart1, (uint8_t*)&rx_current, 1, 100);
		if (rx_current != '\n' && rx_index < sizeof(rx_buffer)) {
 80038c0:	4b3c      	ldr	r3, [pc, #240]	; (80039b4 <GPS_Poll+0x11c>)
 80038c2:	781b      	ldrb	r3, [r3, #0]
 80038c4:	2b0a      	cmp	r3, #10
 80038c6:	d00f      	beq.n	80038e8 <GPS_Poll+0x50>
 80038c8:	4b3b      	ldr	r3, [pc, #236]	; (80039b8 <GPS_Poll+0x120>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	2b63      	cmp	r3, #99	; 0x63
 80038ce:	d80b      	bhi.n	80038e8 <GPS_Poll+0x50>
			rx_buffer[rx_index++] = rx_current;
 80038d0:	4b39      	ldr	r3, [pc, #228]	; (80039b8 <GPS_Poll+0x120>)
 80038d2:	781b      	ldrb	r3, [r3, #0]
 80038d4:	1c5a      	adds	r2, r3, #1
 80038d6:	b2d1      	uxtb	r1, r2
 80038d8:	4a37      	ldr	r2, [pc, #220]	; (80039b8 <GPS_Poll+0x120>)
 80038da:	7011      	strb	r1, [r2, #0]
 80038dc:	461a      	mov	r2, r3
 80038de:	4b35      	ldr	r3, [pc, #212]	; (80039b4 <GPS_Poll+0x11c>)
 80038e0:	7819      	ldrb	r1, [r3, #0]
 80038e2:	4b36      	ldr	r3, [pc, #216]	; (80039bc <GPS_Poll+0x124>)
 80038e4:	5499      	strb	r1, [r3, r2]
 80038e6:	e021      	b.n	800392c <GPS_Poll+0x94>
		} else {
			if(GPS_validate((char*) rx_buffer)){
 80038e8:	4834      	ldr	r0, [pc, #208]	; (80039bc <GPS_Poll+0x124>)
 80038ea:	f000 f86b 	bl	80039c4 <GPS_validate>
 80038ee:	4603      	mov	r3, r0
 80038f0:	2b00      	cmp	r3, #0
 80038f2:	d013      	beq.n	800391c <GPS_Poll+0x84>
				if(GPS_parse((char*) rx_buffer)){
 80038f4:	4831      	ldr	r0, [pc, #196]	; (80039bc <GPS_Poll+0x124>)
 80038f6:	f000 f8c7 	bl	8003a88 <GPS_parse>
 80038fa:	4603      	mov	r3, r0
 80038fc:	2b00      	cmp	r3, #0
 80038fe:	d00d      	beq.n	800391c <GPS_Poll+0x84>
					*latitude = GPS.dec_latitude;
 8003900:	4b2f      	ldr	r3, [pc, #188]	; (80039c0 <GPS_Poll+0x128>)
 8003902:	685a      	ldr	r2, [r3, #4]
 8003904:	68fb      	ldr	r3, [r7, #12]
 8003906:	601a      	str	r2, [r3, #0]
					*longitude = GPS.dec_longitude;
 8003908:	4b2d      	ldr	r3, [pc, #180]	; (80039c0 <GPS_Poll+0x128>)
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	68bb      	ldr	r3, [r7, #8]
 800390e:	601a      	str	r2, [r3, #0]
					*time = GPS.utc_time;
 8003910:	4b2b      	ldr	r3, [pc, #172]	; (80039c0 <GPS_Poll+0x128>)
 8003912:	695a      	ldr	r2, [r3, #20]
 8003914:	687b      	ldr	r3, [r7, #4]
 8003916:	601a      	str	r2, [r3, #0]
					done = 1;
 8003918:	2301      	movs	r3, #1
 800391a:	62bb      	str	r3, [r7, #40]	; 0x28
				}
			}
			rx_index = 0;
 800391c:	4b26      	ldr	r3, [pc, #152]	; (80039b8 <GPS_Poll+0x120>)
 800391e:	2200      	movs	r2, #0
 8003920:	701a      	strb	r2, [r3, #0]
			memset(rx_buffer, 0, sizeof(rx_buffer));
 8003922:	2264      	movs	r2, #100	; 0x64
 8003924:	2100      	movs	r1, #0
 8003926:	4825      	ldr	r0, [pc, #148]	; (80039bc <GPS_Poll+0x124>)
 8003928:	f012 f830 	bl	801598c <memset>
		}

		// f437 usart doesnt have these flags in hardware, use software to clear the flags
		// (check docstring for __HAL_UART_CLEAR_FLAG function)
		__HAL_UART_CLEAR_OREFLAG(GPS_USART);
 800392c:	2300      	movs	r3, #0
 800392e:	623b      	str	r3, [r7, #32]
 8003930:	4b1f      	ldr	r3, [pc, #124]	; (80039b0 <GPS_Poll+0x118>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	681b      	ldr	r3, [r3, #0]
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	623b      	str	r3, [r7, #32]
 800393a:	4b1d      	ldr	r3, [pc, #116]	; (80039b0 <GPS_Poll+0x118>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	681b      	ldr	r3, [r3, #0]
 8003940:	685b      	ldr	r3, [r3, #4]
 8003942:	623b      	str	r3, [r7, #32]
 8003944:	6a3b      	ldr	r3, [r7, #32]
		__HAL_UART_CLEAR_NEFLAG(GPS_USART);
 8003946:	2300      	movs	r3, #0
 8003948:	61fb      	str	r3, [r7, #28]
 800394a:	4b19      	ldr	r3, [pc, #100]	; (80039b0 <GPS_Poll+0x118>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	61fb      	str	r3, [r7, #28]
 8003954:	4b16      	ldr	r3, [pc, #88]	; (80039b0 <GPS_Poll+0x118>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	685b      	ldr	r3, [r3, #4]
 800395c:	61fb      	str	r3, [r7, #28]
 800395e:	69fb      	ldr	r3, [r7, #28]
		__HAL_UART_CLEAR_PEFLAG(GPS_USART);
 8003960:	2300      	movs	r3, #0
 8003962:	61bb      	str	r3, [r7, #24]
 8003964:	4b12      	ldr	r3, [pc, #72]	; (80039b0 <GPS_Poll+0x118>)
 8003966:	681b      	ldr	r3, [r3, #0]
 8003968:	681b      	ldr	r3, [r3, #0]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	61bb      	str	r3, [r7, #24]
 800396e:	4b10      	ldr	r3, [pc, #64]	; (80039b0 <GPS_Poll+0x118>)
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	685b      	ldr	r3, [r3, #4]
 8003976:	61bb      	str	r3, [r7, #24]
 8003978:	69bb      	ldr	r3, [r7, #24]
		__HAL_UART_CLEAR_FEFLAG(GPS_USART);
 800397a:	2300      	movs	r3, #0
 800397c:	617b      	str	r3, [r7, #20]
 800397e:	4b0c      	ldr	r3, [pc, #48]	; (80039b0 <GPS_Poll+0x118>)
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	617b      	str	r3, [r7, #20]
 8003988:	4b09      	ldr	r3, [pc, #36]	; (80039b0 <GPS_Poll+0x118>)
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	685b      	ldr	r3, [r3, #4]
 8003990:	617b      	str	r3, [r7, #20]
 8003992:	697b      	ldr	r3, [r7, #20]

		loop_count++;
 8003994:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8003996:	3301      	adds	r3, #1
 8003998:	85fb      	strh	r3, [r7, #46]	; 0x2e
	while(loop_count < max_loop_count && !done){
 800399a:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800399c:	8cfb      	ldrh	r3, [r7, #38]	; 0x26
 800399e:	429a      	cmp	r2, r3
 80039a0:	d202      	bcs.n	80039a8 <GPS_Poll+0x110>
 80039a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	d084      	beq.n	80038b2 <GPS_Poll+0x1a>
	}
}
 80039a8:	bf00      	nop
 80039aa:	3730      	adds	r7, #48	; 0x30
 80039ac:	46bd      	mov	sp, r7
 80039ae:	bd80      	pop	{r7, pc}
 80039b0:	20005bbc 	.word	0x20005bbc
 80039b4:	200002cc 	.word	0x200002cc
 80039b8:	200002cd 	.word	0x200002cd
 80039bc:	200061ac 	.word	0x200061ac
 80039c0:	20006154 	.word	0x20006154

080039c4 <GPS_validate>:

int GPS_validate(char *nmeastr){
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b086      	sub	sp, #24
 80039c8:	af00      	add	r7, sp, #0
 80039ca:	6078      	str	r0, [r7, #4]
    char check[3];
    char checkcalcstr[3];
    int i;
    int calculated_check;

    i=0;
 80039cc:	2300      	movs	r3, #0
 80039ce:	617b      	str	r3, [r7, #20]
    calculated_check=0;
 80039d0:	2300      	movs	r3, #0
 80039d2:	613b      	str	r3, [r7, #16]

    // check to ensure that the string starts with a $
    if(nmeastr[i] == '$')
 80039d4:	697b      	ldr	r3, [r7, #20]
 80039d6:	687a      	ldr	r2, [r7, #4]
 80039d8:	4413      	add	r3, r2
 80039da:	781b      	ldrb	r3, [r3, #0]
 80039dc:	2b24      	cmp	r3, #36	; 0x24
 80039de:	d103      	bne.n	80039e8 <GPS_validate+0x24>
        i++;
 80039e0:	697b      	ldr	r3, [r7, #20]
 80039e2:	3301      	adds	r3, #1
 80039e4:	617b      	str	r3, [r7, #20]
    else
        return 0;

    //No NULL reached, 75 char largest possible NMEA message, no '*' reached
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 80039e6:	e00c      	b.n	8003a02 <GPS_validate+0x3e>
        return 0;
 80039e8:	2300      	movs	r3, #0
 80039ea:	e047      	b.n	8003a7c <GPS_validate+0xb8>
        calculated_check ^= nmeastr[i];// calculate the checksum
 80039ec:	697b      	ldr	r3, [r7, #20]
 80039ee:	687a      	ldr	r2, [r7, #4]
 80039f0:	4413      	add	r3, r2
 80039f2:	781b      	ldrb	r3, [r3, #0]
 80039f4:	461a      	mov	r2, r3
 80039f6:	693b      	ldr	r3, [r7, #16]
 80039f8:	4053      	eors	r3, r2
 80039fa:	613b      	str	r3, [r7, #16]
        i++;
 80039fc:	697b      	ldr	r3, [r7, #20]
 80039fe:	3301      	adds	r3, #1
 8003a00:	617b      	str	r3, [r7, #20]
    while((nmeastr[i] != 0) && (nmeastr[i] != '*') && (i < 75)){
 8003a02:	697b      	ldr	r3, [r7, #20]
 8003a04:	687a      	ldr	r2, [r7, #4]
 8003a06:	4413      	add	r3, r2
 8003a08:	781b      	ldrb	r3, [r3, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d008      	beq.n	8003a20 <GPS_validate+0x5c>
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	687a      	ldr	r2, [r7, #4]
 8003a12:	4413      	add	r3, r2
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	2b2a      	cmp	r3, #42	; 0x2a
 8003a18:	d002      	beq.n	8003a20 <GPS_validate+0x5c>
 8003a1a:	697b      	ldr	r3, [r7, #20]
 8003a1c:	2b4a      	cmp	r3, #74	; 0x4a
 8003a1e:	dde5      	ble.n	80039ec <GPS_validate+0x28>
    }

    if(i >= 75){
 8003a20:	697b      	ldr	r3, [r7, #20]
 8003a22:	2b4a      	cmp	r3, #74	; 0x4a
 8003a24:	dd01      	ble.n	8003a2a <GPS_validate+0x66>
        return 0;// the string was too long so return an error
 8003a26:	2300      	movs	r3, #0
 8003a28:	e028      	b.n	8003a7c <GPS_validate+0xb8>
    }

    if (nmeastr[i] == '*'){
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	687a      	ldr	r2, [r7, #4]
 8003a2e:	4413      	add	r3, r2
 8003a30:	781b      	ldrb	r3, [r3, #0]
 8003a32:	2b2a      	cmp	r3, #42	; 0x2a
 8003a34:	d119      	bne.n	8003a6a <GPS_validate+0xa6>
        check[0] = nmeastr[i+1];    //put hex chars in check string
 8003a36:	697b      	ldr	r3, [r7, #20]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	687a      	ldr	r2, [r7, #4]
 8003a3c:	4413      	add	r3, r2
 8003a3e:	781b      	ldrb	r3, [r3, #0]
 8003a40:	733b      	strb	r3, [r7, #12]
        check[1] = nmeastr[i+2];
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	3302      	adds	r3, #2
 8003a46:	687a      	ldr	r2, [r7, #4]
 8003a48:	4413      	add	r3, r2
 8003a4a:	781b      	ldrb	r3, [r3, #0]
 8003a4c:	737b      	strb	r3, [r7, #13]
        check[2] = 0;
 8003a4e:	2300      	movs	r3, #0
 8003a50:	73bb      	strb	r3, [r7, #14]
    }
    else
        return 0;// no checksum separator found there for invalid

    sprintf(checkcalcstr,"%02X",calculated_check);
 8003a52:	f107 0308 	add.w	r3, r7, #8
 8003a56:	693a      	ldr	r2, [r7, #16]
 8003a58:	490a      	ldr	r1, [pc, #40]	; (8003a84 <GPS_validate+0xc0>)
 8003a5a:	4618      	mov	r0, r3
 8003a5c:	f013 f814 	bl	8016a88 <siprintf>
    return((checkcalcstr[0] == check[0])
 8003a60:	7a3a      	ldrb	r2, [r7, #8]
 8003a62:	7b3b      	ldrb	r3, [r7, #12]
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003a64:	429a      	cmp	r2, r3
 8003a66:	d108      	bne.n	8003a7a <GPS_validate+0xb6>
 8003a68:	e001      	b.n	8003a6e <GPS_validate+0xaa>
        return 0;// no checksum separator found there for invalid
 8003a6a:	2300      	movs	r3, #0
 8003a6c:	e006      	b.n	8003a7c <GPS_validate+0xb8>
        && (checkcalcstr[1] == check[1])) ? 1 : 0 ;
 8003a6e:	7a7a      	ldrb	r2, [r7, #9]
 8003a70:	7b7b      	ldrb	r3, [r7, #13]
 8003a72:	429a      	cmp	r2, r3
 8003a74:	d101      	bne.n	8003a7a <GPS_validate+0xb6>
 8003a76:	2301      	movs	r3, #1
 8003a78:	e000      	b.n	8003a7c <GPS_validate+0xb8>
 8003a7a:	2300      	movs	r3, #0
}
 8003a7c:	4618      	mov	r0, r3
 8003a7e:	3718      	adds	r7, #24
 8003a80:	46bd      	mov	sp, r7
 8003a82:	bd80      	pop	{r7, pc}
 8003a84:	0801acf4 	.word	0x0801acf4

08003a88 <GPS_parse>:

int GPS_parse(char *GPSstrParse){
 8003a88:	b580      	push	{r7, lr}
 8003a8a:	b08a      	sub	sp, #40	; 0x28
 8003a8c:	af08      	add	r7, sp, #32
 8003a8e:	6078      	str	r0, [r7, #4]
    if(!strncmp(GPSstrParse, "$GNGGA", 6)){
 8003a90:	2206      	movs	r2, #6
 8003a92:	496d      	ldr	r1, [pc, #436]	; (8003c48 <GPS_parse+0x1c0>)
 8003a94:	6878      	ldr	r0, [r7, #4]
 8003a96:	f013 f890 	bl	8016bba <strncmp>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	2b00      	cmp	r3, #0
 8003a9e:	d139      	bne.n	8003b14 <GPS_parse+0x8c>
    	if (sscanf(GPSstrParse, "$GNGGA,%f,%f,%c,%f,%c,%d,%d,%f,%f,%c", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.lock, &GPS.satelites, &GPS.hdop, &GPS.msl_altitude, &GPS.msl_units) >= 1){
 8003aa0:	4b6a      	ldr	r3, [pc, #424]	; (8003c4c <GPS_parse+0x1c4>)
 8003aa2:	9307      	str	r3, [sp, #28]
 8003aa4:	4b6a      	ldr	r3, [pc, #424]	; (8003c50 <GPS_parse+0x1c8>)
 8003aa6:	9306      	str	r3, [sp, #24]
 8003aa8:	4b6a      	ldr	r3, [pc, #424]	; (8003c54 <GPS_parse+0x1cc>)
 8003aaa:	9305      	str	r3, [sp, #20]
 8003aac:	4b6a      	ldr	r3, [pc, #424]	; (8003c58 <GPS_parse+0x1d0>)
 8003aae:	9304      	str	r3, [sp, #16]
 8003ab0:	4b6a      	ldr	r3, [pc, #424]	; (8003c5c <GPS_parse+0x1d4>)
 8003ab2:	9303      	str	r3, [sp, #12]
 8003ab4:	4b6a      	ldr	r3, [pc, #424]	; (8003c60 <GPS_parse+0x1d8>)
 8003ab6:	9302      	str	r3, [sp, #8]
 8003ab8:	4b6a      	ldr	r3, [pc, #424]	; (8003c64 <GPS_parse+0x1dc>)
 8003aba:	9301      	str	r3, [sp, #4]
 8003abc:	4b6a      	ldr	r3, [pc, #424]	; (8003c68 <GPS_parse+0x1e0>)
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	4b6a      	ldr	r3, [pc, #424]	; (8003c6c <GPS_parse+0x1e4>)
 8003ac2:	4a6b      	ldr	r2, [pc, #428]	; (8003c70 <GPS_parse+0x1e8>)
 8003ac4:	496b      	ldr	r1, [pc, #428]	; (8003c74 <GPS_parse+0x1ec>)
 8003ac6:	6878      	ldr	r0, [r7, #4]
 8003ac8:	f012 fffe 	bl	8016ac8 <siscanf>
 8003acc:	4603      	mov	r3, r0
 8003ace:	2b00      	cmp	r3, #0
 8003ad0:	f340 80b5 	ble.w	8003c3e <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003ad4:	4b68      	ldr	r3, [pc, #416]	; (8003c78 <GPS_parse+0x1f0>)
 8003ad6:	edd3 7a04 	vldr	s15, [r3, #16]
 8003ada:	4b67      	ldr	r3, [pc, #412]	; (8003c78 <GPS_parse+0x1f0>)
 8003adc:	7e1b      	ldrb	r3, [r3, #24]
 8003ade:	4618      	mov	r0, r3
 8003ae0:	eeb0 0a67 	vmov.f32	s0, s15
 8003ae4:	f000 f8ec 	bl	8003cc0 <GPS_nmea_to_dec>
 8003ae8:	eef0 7a40 	vmov.f32	s15, s0
 8003aec:	4b62      	ldr	r3, [pc, #392]	; (8003c78 <GPS_parse+0x1f0>)
 8003aee:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003af2:	4b61      	ldr	r3, [pc, #388]	; (8003c78 <GPS_parse+0x1f0>)
 8003af4:	edd3 7a03 	vldr	s15, [r3, #12]
 8003af8:	4b5f      	ldr	r3, [pc, #380]	; (8003c78 <GPS_parse+0x1f0>)
 8003afa:	7e5b      	ldrb	r3, [r3, #25]
 8003afc:	4618      	mov	r0, r3
 8003afe:	eeb0 0a67 	vmov.f32	s0, s15
 8003b02:	f000 f8dd 	bl	8003cc0 <GPS_nmea_to_dec>
 8003b06:	eef0 7a40 	vmov.f32	s15, s0
 8003b0a:	4b5b      	ldr	r3, [pc, #364]	; (8003c78 <GPS_parse+0x1f0>)
 8003b0c:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8003b10:	2301      	movs	r3, #1
 8003b12:	e095      	b.n	8003c40 <GPS_parse+0x1b8>
    	}
    }
    else if (!strncmp(GPSstrParse, "$GNRMC", 6)){
 8003b14:	2206      	movs	r2, #6
 8003b16:	4959      	ldr	r1, [pc, #356]	; (8003c7c <GPS_parse+0x1f4>)
 8003b18:	6878      	ldr	r0, [r7, #4]
 8003b1a:	f013 f84e 	bl	8016bba <strncmp>
 8003b1e:	4603      	mov	r3, r0
 8003b20:	2b00      	cmp	r3, #0
 8003b22:	d134      	bne.n	8003b8e <GPS_parse+0x106>
    	if(sscanf(GPSstrParse, "$GNRMC,%f,%f,%c,%f,%c,%f,%f,%d", &GPS.utc_time, &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.speed_k, &GPS.course_d, &GPS.date) >= 1){
 8003b24:	4b56      	ldr	r3, [pc, #344]	; (8003c80 <GPS_parse+0x1f8>)
 8003b26:	9305      	str	r3, [sp, #20]
 8003b28:	4b56      	ldr	r3, [pc, #344]	; (8003c84 <GPS_parse+0x1fc>)
 8003b2a:	9304      	str	r3, [sp, #16]
 8003b2c:	4b56      	ldr	r3, [pc, #344]	; (8003c88 <GPS_parse+0x200>)
 8003b2e:	9303      	str	r3, [sp, #12]
 8003b30:	4b4b      	ldr	r3, [pc, #300]	; (8003c60 <GPS_parse+0x1d8>)
 8003b32:	9302      	str	r3, [sp, #8]
 8003b34:	4b4b      	ldr	r3, [pc, #300]	; (8003c64 <GPS_parse+0x1dc>)
 8003b36:	9301      	str	r3, [sp, #4]
 8003b38:	4b4b      	ldr	r3, [pc, #300]	; (8003c68 <GPS_parse+0x1e0>)
 8003b3a:	9300      	str	r3, [sp, #0]
 8003b3c:	4b4b      	ldr	r3, [pc, #300]	; (8003c6c <GPS_parse+0x1e4>)
 8003b3e:	4a4c      	ldr	r2, [pc, #304]	; (8003c70 <GPS_parse+0x1e8>)
 8003b40:	4952      	ldr	r1, [pc, #328]	; (8003c8c <GPS_parse+0x204>)
 8003b42:	6878      	ldr	r0, [r7, #4]
 8003b44:	f012 ffc0 	bl	8016ac8 <siscanf>
 8003b48:	4603      	mov	r3, r0
 8003b4a:	2b00      	cmp	r3, #0
 8003b4c:	dd77      	ble.n	8003c3e <GPS_parse+0x1b6>
    		GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003b4e:	4b4a      	ldr	r3, [pc, #296]	; (8003c78 <GPS_parse+0x1f0>)
 8003b50:	edd3 7a04 	vldr	s15, [r3, #16]
 8003b54:	4b48      	ldr	r3, [pc, #288]	; (8003c78 <GPS_parse+0x1f0>)
 8003b56:	7e1b      	ldrb	r3, [r3, #24]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	eeb0 0a67 	vmov.f32	s0, s15
 8003b5e:	f000 f8af 	bl	8003cc0 <GPS_nmea_to_dec>
 8003b62:	eef0 7a40 	vmov.f32	s15, s0
 8003b66:	4b44      	ldr	r3, [pc, #272]	; (8003c78 <GPS_parse+0x1f0>)
 8003b68:	edc3 7a01 	vstr	s15, [r3, #4]
    		GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003b6c:	4b42      	ldr	r3, [pc, #264]	; (8003c78 <GPS_parse+0x1f0>)
 8003b6e:	edd3 7a03 	vldr	s15, [r3, #12]
 8003b72:	4b41      	ldr	r3, [pc, #260]	; (8003c78 <GPS_parse+0x1f0>)
 8003b74:	7e5b      	ldrb	r3, [r3, #25]
 8003b76:	4618      	mov	r0, r3
 8003b78:	eeb0 0a67 	vmov.f32	s0, s15
 8003b7c:	f000 f8a0 	bl	8003cc0 <GPS_nmea_to_dec>
 8003b80:	eef0 7a40 	vmov.f32	s15, s0
 8003b84:	4b3c      	ldr	r3, [pc, #240]	; (8003c78 <GPS_parse+0x1f0>)
 8003b86:	edc3 7a00 	vstr	s15, [r3]
    		return 1;
 8003b8a:	2301      	movs	r3, #1
 8003b8c:	e058      	b.n	8003c40 <GPS_parse+0x1b8>
    	}


    }
    else if (!strncmp(GPSstrParse, "$GNGLL", 6)){
 8003b8e:	2206      	movs	r2, #6
 8003b90:	493f      	ldr	r1, [pc, #252]	; (8003c90 <GPS_parse+0x208>)
 8003b92:	6878      	ldr	r0, [r7, #4]
 8003b94:	f013 f811 	bl	8016bba <strncmp>
 8003b98:	4603      	mov	r3, r0
 8003b9a:	2b00      	cmp	r3, #0
 8003b9c:	d130      	bne.n	8003c00 <GPS_parse+0x178>
        if(sscanf(GPSstrParse, "$GNGLL,%f,%c,%f,%c,%f,%c", &GPS.nmea_latitude, &GPS.ns, &GPS.nmea_longitude, &GPS.ew, &GPS.utc_time, &GPS.gll_status) >= 1){
 8003b9e:	4b3d      	ldr	r3, [pc, #244]	; (8003c94 <GPS_parse+0x20c>)
 8003ba0:	9303      	str	r3, [sp, #12]
 8003ba2:	4b33      	ldr	r3, [pc, #204]	; (8003c70 <GPS_parse+0x1e8>)
 8003ba4:	9302      	str	r3, [sp, #8]
 8003ba6:	4b2e      	ldr	r3, [pc, #184]	; (8003c60 <GPS_parse+0x1d8>)
 8003ba8:	9301      	str	r3, [sp, #4]
 8003baa:	4b2e      	ldr	r3, [pc, #184]	; (8003c64 <GPS_parse+0x1dc>)
 8003bac:	9300      	str	r3, [sp, #0]
 8003bae:	4b2e      	ldr	r3, [pc, #184]	; (8003c68 <GPS_parse+0x1e0>)
 8003bb0:	4a2e      	ldr	r2, [pc, #184]	; (8003c6c <GPS_parse+0x1e4>)
 8003bb2:	4939      	ldr	r1, [pc, #228]	; (8003c98 <GPS_parse+0x210>)
 8003bb4:	6878      	ldr	r0, [r7, #4]
 8003bb6:	f012 ff87 	bl	8016ac8 <siscanf>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	dd3e      	ble.n	8003c3e <GPS_parse+0x1b6>
        	GPS.dec_latitude = GPS_nmea_to_dec(GPS.nmea_latitude, GPS.ns);
 8003bc0:	4b2d      	ldr	r3, [pc, #180]	; (8003c78 <GPS_parse+0x1f0>)
 8003bc2:	edd3 7a04 	vldr	s15, [r3, #16]
 8003bc6:	4b2c      	ldr	r3, [pc, #176]	; (8003c78 <GPS_parse+0x1f0>)
 8003bc8:	7e1b      	ldrb	r3, [r3, #24]
 8003bca:	4618      	mov	r0, r3
 8003bcc:	eeb0 0a67 	vmov.f32	s0, s15
 8003bd0:	f000 f876 	bl	8003cc0 <GPS_nmea_to_dec>
 8003bd4:	eef0 7a40 	vmov.f32	s15, s0
 8003bd8:	4b27      	ldr	r3, [pc, #156]	; (8003c78 <GPS_parse+0x1f0>)
 8003bda:	edc3 7a01 	vstr	s15, [r3, #4]
        	GPS.dec_longitude = GPS_nmea_to_dec(GPS.nmea_longitude, GPS.ew);
 8003bde:	4b26      	ldr	r3, [pc, #152]	; (8003c78 <GPS_parse+0x1f0>)
 8003be0:	edd3 7a03 	vldr	s15, [r3, #12]
 8003be4:	4b24      	ldr	r3, [pc, #144]	; (8003c78 <GPS_parse+0x1f0>)
 8003be6:	7e5b      	ldrb	r3, [r3, #25]
 8003be8:	4618      	mov	r0, r3
 8003bea:	eeb0 0a67 	vmov.f32	s0, s15
 8003bee:	f000 f867 	bl	8003cc0 <GPS_nmea_to_dec>
 8003bf2:	eef0 7a40 	vmov.f32	s15, s0
 8003bf6:	4b20      	ldr	r3, [pc, #128]	; (8003c78 <GPS_parse+0x1f0>)
 8003bf8:	edc3 7a00 	vstr	s15, [r3]
        	return 1;
 8003bfc:	2301      	movs	r3, #1
 8003bfe:	e01f      	b.n	8003c40 <GPS_parse+0x1b8>
        }

    }
    else if (!strncmp(GPSstrParse, "$GNVTG", 6)){
 8003c00:	2206      	movs	r2, #6
 8003c02:	4926      	ldr	r1, [pc, #152]	; (8003c9c <GPS_parse+0x214>)
 8003c04:	6878      	ldr	r0, [r7, #4]
 8003c06:	f012 ffd8 	bl	8016bba <strncmp>
 8003c0a:	4603      	mov	r3, r0
 8003c0c:	2b00      	cmp	r3, #0
 8003c0e:	d116      	bne.n	8003c3e <GPS_parse+0x1b6>
        if(sscanf(GPSstrParse, "$GNVTG,%f,%c,%f,%c,%f,%c,%f,%c", &GPS.course_t, &GPS.course_t_unit, &GPS.course_m, &GPS.course_m_unit, &GPS.speed_k, &GPS.speed_k_unit, &GPS.speed_km, &GPS.speed_km_unit) >= 1)
 8003c10:	4b23      	ldr	r3, [pc, #140]	; (8003ca0 <GPS_parse+0x218>)
 8003c12:	9305      	str	r3, [sp, #20]
 8003c14:	4b23      	ldr	r3, [pc, #140]	; (8003ca4 <GPS_parse+0x21c>)
 8003c16:	9304      	str	r3, [sp, #16]
 8003c18:	4b23      	ldr	r3, [pc, #140]	; (8003ca8 <GPS_parse+0x220>)
 8003c1a:	9303      	str	r3, [sp, #12]
 8003c1c:	4b1a      	ldr	r3, [pc, #104]	; (8003c88 <GPS_parse+0x200>)
 8003c1e:	9302      	str	r3, [sp, #8]
 8003c20:	4b22      	ldr	r3, [pc, #136]	; (8003cac <GPS_parse+0x224>)
 8003c22:	9301      	str	r3, [sp, #4]
 8003c24:	4b22      	ldr	r3, [pc, #136]	; (8003cb0 <GPS_parse+0x228>)
 8003c26:	9300      	str	r3, [sp, #0]
 8003c28:	4b22      	ldr	r3, [pc, #136]	; (8003cb4 <GPS_parse+0x22c>)
 8003c2a:	4a23      	ldr	r2, [pc, #140]	; (8003cb8 <GPS_parse+0x230>)
 8003c2c:	4923      	ldr	r1, [pc, #140]	; (8003cbc <GPS_parse+0x234>)
 8003c2e:	6878      	ldr	r0, [r7, #4]
 8003c30:	f012 ff4a 	bl	8016ac8 <siscanf>
 8003c34:	4603      	mov	r3, r0
 8003c36:	2b00      	cmp	r3, #0
 8003c38:	dd01      	ble.n	8003c3e <GPS_parse+0x1b6>
            return 0;
 8003c3a:	2300      	movs	r3, #0
 8003c3c:	e000      	b.n	8003c40 <GPS_parse+0x1b8>
    }
    return 0;
 8003c3e:	2300      	movs	r3, #0
}
 8003c40:	4618      	mov	r0, r3
 8003c42:	3708      	adds	r7, #8
 8003c44:	46bd      	mov	sp, r7
 8003c46:	bd80      	pop	{r7, pc}
 8003c48:	0801acfc 	.word	0x0801acfc
 8003c4c:	20006180 	.word	0x20006180
 8003c50:	2000617c 	.word	0x2000617c
 8003c54:	20006178 	.word	0x20006178
 8003c58:	20006174 	.word	0x20006174
 8003c5c:	20006170 	.word	0x20006170
 8003c60:	2000616d 	.word	0x2000616d
 8003c64:	20006160 	.word	0x20006160
 8003c68:	2000616c 	.word	0x2000616c
 8003c6c:	20006164 	.word	0x20006164
 8003c70:	20006168 	.word	0x20006168
 8003c74:	0801ad04 	.word	0x0801ad04
 8003c78:	20006154 	.word	0x20006154
 8003c7c:	0801ad2c 	.word	0x0801ad2c
 8003c80:	2000618c 	.word	0x2000618c
 8003c84:	20006188 	.word	0x20006188
 8003c88:	20006184 	.word	0x20006184
 8003c8c:	0801ad34 	.word	0x0801ad34
 8003c90:	0801ad54 	.word	0x0801ad54
 8003c94:	20006190 	.word	0x20006190
 8003c98:	0801ad5c 	.word	0x0801ad5c
 8003c9c:	0801ad78 	.word	0x0801ad78
 8003ca0:	200061a8 	.word	0x200061a8
 8003ca4:	200061a4 	.word	0x200061a4
 8003ca8:	200061a1 	.word	0x200061a1
 8003cac:	200061a0 	.word	0x200061a0
 8003cb0:	2000619c 	.word	0x2000619c
 8003cb4:	20006198 	.word	0x20006198
 8003cb8:	20006194 	.word	0x20006194
 8003cbc:	0801ad80 	.word	0x0801ad80

08003cc0 <GPS_nmea_to_dec>:

float GPS_nmea_to_dec(float deg_coord, char nsew) {
 8003cc0:	b480      	push	{r7}
 8003cc2:	b087      	sub	sp, #28
 8003cc4:	af00      	add	r7, sp, #0
 8003cc6:	ed87 0a01 	vstr	s0, [r7, #4]
 8003cca:	4603      	mov	r3, r0
 8003ccc:	70fb      	strb	r3, [r7, #3]
    int degree = (int)(deg_coord/100);
 8003cce:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cd2:	eddf 6a20 	vldr	s13, [pc, #128]	; 8003d54 <GPS_nmea_to_dec+0x94>
 8003cd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003cda:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003cde:	ee17 3a90 	vmov	r3, s15
 8003ce2:	613b      	str	r3, [r7, #16]
    float minutes = deg_coord - degree*100;
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	2264      	movs	r2, #100	; 0x64
 8003ce8:	fb02 f303 	mul.w	r3, r2, r3
 8003cec:	ee07 3a90 	vmov	s15, r3
 8003cf0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003cf4:	ed97 7a01 	vldr	s14, [r7, #4]
 8003cf8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cfc:	edc7 7a03 	vstr	s15, [r7, #12]
    float dec_deg = minutes / 60;
 8003d00:	ed97 7a03 	vldr	s14, [r7, #12]
 8003d04:	eddf 6a14 	vldr	s13, [pc, #80]	; 8003d58 <GPS_nmea_to_dec+0x98>
 8003d08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003d0c:	edc7 7a02 	vstr	s15, [r7, #8]
    float decimal = degree + dec_deg;
 8003d10:	693b      	ldr	r3, [r7, #16]
 8003d12:	ee07 3a90 	vmov	s15, r3
 8003d16:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003d1a:	ed97 7a02 	vldr	s14, [r7, #8]
 8003d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003d22:	edc7 7a05 	vstr	s15, [r7, #20]
    if (nsew == 'S' || nsew == 'W') { // return negative
 8003d26:	78fb      	ldrb	r3, [r7, #3]
 8003d28:	2b53      	cmp	r3, #83	; 0x53
 8003d2a:	d002      	beq.n	8003d32 <GPS_nmea_to_dec+0x72>
 8003d2c:	78fb      	ldrb	r3, [r7, #3]
 8003d2e:	2b57      	cmp	r3, #87	; 0x57
 8003d30:	d105      	bne.n	8003d3e <GPS_nmea_to_dec+0x7e>
        decimal *= -1;
 8003d32:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d36:	eef1 7a67 	vneg.f32	s15, s15
 8003d3a:	edc7 7a05 	vstr	s15, [r7, #20]
    }
    return decimal;
 8003d3e:	697b      	ldr	r3, [r7, #20]
 8003d40:	ee07 3a90 	vmov	s15, r3
}
 8003d44:	eeb0 0a67 	vmov.f32	s0, s15
 8003d48:	371c      	adds	r7, #28
 8003d4a:	46bd      	mov	sp, r7
 8003d4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d50:	4770      	bx	lr
 8003d52:	bf00      	nop
 8003d54:	42c80000 	.word	0x42c80000
 8003d58:	42700000 	.word	0x42700000

08003d5c <GPS_init>:

/*
 * TODO MRT code
 */

void GPS_init(UART_HandleTypeDef* data_uart, UART_HandleTypeDef* transmit_uart){
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b082      	sub	sp, #8
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
 8003d64:	6039      	str	r1, [r7, #0]
	GPS_USART = data_uart;
 8003d66:	4a09      	ldr	r2, [pc, #36]	; (8003d8c <GPS_init+0x30>)
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6013      	str	r3, [r2, #0]
	SERIAL_USART = transmit_uart;
 8003d6c:	4a08      	ldr	r2, [pc, #32]	; (8003d90 <GPS_init+0x34>)
 8003d6e:	683b      	ldr	r3, [r7, #0]
 8003d70:	6013      	str	r3, [r2, #0]
	HAL_UART_Transmit(SERIAL_USART,"\r\n\r\nGPS Init\r\n\r\n",16,HAL_MAX_DELAY);
 8003d72:	4b07      	ldr	r3, [pc, #28]	; (8003d90 <GPS_init+0x34>)
 8003d74:	6818      	ldr	r0, [r3, #0]
 8003d76:	f04f 33ff 	mov.w	r3, #4294967295
 8003d7a:	2210      	movs	r2, #16
 8003d7c:	4905      	ldr	r1, [pc, #20]	; (8003d94 <GPS_init+0x38>)
 8003d7e:	f009 f86e 	bl	800ce5e <HAL_UART_Transmit>
}
 8003d82:	bf00      	nop
 8003d84:	3708      	adds	r7, #8
 8003d86:	46bd      	mov	sp, r7
 8003d88:	bd80      	pop	{r7, pc}
 8003d8a:	bf00      	nop
 8003d8c:	20005bbc 	.word	0x20005bbc
 8003d90:	20006210 	.word	0x20006210
 8003d94:	0801ada0 	.word	0x0801ada0

08003d98 <__NVIC_SystemReset>:
{
 8003d98:	b480      	push	{r7}
 8003d9a:	af00      	add	r7, sp, #0
  __ASM volatile ("dsb 0xF":::"memory");
 8003d9c:	f3bf 8f4f 	dsb	sy
}
 8003da0:	bf00      	nop
                           (SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) |
 8003da2:	4b06      	ldr	r3, [pc, #24]	; (8003dbc <__NVIC_SystemReset+0x24>)
 8003da4:	68db      	ldr	r3, [r3, #12]
 8003da6:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
  SCB->AIRCR  = (uint32_t)((0x5FAUL << SCB_AIRCR_VECTKEY_Pos)    |
 8003daa:	4904      	ldr	r1, [pc, #16]	; (8003dbc <__NVIC_SystemReset+0x24>)
 8003dac:	4b04      	ldr	r3, [pc, #16]	; (8003dc0 <__NVIC_SystemReset+0x28>)
 8003dae:	4313      	orrs	r3, r2
 8003db0:	60cb      	str	r3, [r1, #12]
  __ASM volatile ("dsb 0xF":::"memory");
 8003db2:	f3bf 8f4f 	dsb	sy
}
 8003db6:	bf00      	nop
    __NOP();
 8003db8:	bf00      	nop
 8003dba:	e7fd      	b.n	8003db8 <__NVIC_SystemReset+0x20>
 8003dbc:	e000ed00 	.word	0xe000ed00
 8003dc0:	05fa0004 	.word	0x05fa0004

08003dc4 <MRT_externalFlashSetup>:


/*
 * User functions
 */
void MRT_externalFlashSetup(UART_HandleTypeDef* uart){
 8003dc4:	b580      	push	{r7, lr}
 8003dc6:	b084      	sub	sp, #16
 8003dc8:	af00      	add	r7, sp, #0
 8003dca:	6078      	str	r0, [r7, #4]

	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003dcc:	2300      	movs	r3, #0
 8003dce:	60fb      	str	r3, [r7, #12]
 8003dd0:	e007      	b.n	8003de2 <MRT_externalFlashSetup+0x1e>
		FLAGS_NULL_BUFFER[i] = 0; //Setup the flags null buffer for the correct number of values
 8003dd2:	4a10      	ldr	r2, [pc, #64]	; (8003e14 <MRT_externalFlashSetup+0x50>)
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	4413      	add	r3, r2
 8003dd8:	2200      	movs	r2, #0
 8003dda:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	3301      	adds	r3, #1
 8003de0:	60fb      	str	r3, [r7, #12]
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2b04      	cmp	r3, #4
 8003de6:	ddf4      	ble.n	8003dd2 <MRT_externalFlashSetup+0xe>
	}

	if (!W25qxx_Init()) {
 8003de8:	f000 fd08 	bl	80047fc <W25qxx_Init>
 8003dec:	4603      	mov	r3, r0
 8003dee:	f083 0301 	eor.w	r3, r3, #1
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d001      	beq.n	8003dfc <MRT_externalFlashSetup+0x38>
		Error_Handler(); // hangs and blinks LEDF
 8003df8:	f7fe ff14 	bl	8002c24 <Error_Handler>
	}
	MRT_WUProcedure(); //Needs to be called before getFlags() and after the W25xx_Init()
 8003dfc:	f003 f814 	bl	8006e28 <MRT_WUProcedure>
	MRT_getFlags();
 8003e00:	f000 f8a2 	bl	8003f48 <MRT_getFlags>
	MRT_resetInfo(uart);
 8003e04:	6878      	ldr	r0, [r7, #4]
 8003e06:	f000 f9a3 	bl	8004150 <MRT_resetInfo>
}
 8003e0a:	bf00      	nop
 8003e0c:	3710      	adds	r7, #16
 8003e0e:	46bd      	mov	sp, r7
 8003e10:	bd80      	pop	{r7, pc}
 8003e12:	bf00      	nop
 8003e14:	20006214 	.word	0x20006214

08003e18 <HAL_GPIO_EXTI_Callback>:


/*
 * Helper functions
 */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin){
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b082      	sub	sp, #8
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	4603      	mov	r3, r0
 8003e20:	80fb      	strh	r3, [r7, #6]

	if (GPIO_Pin == IN_Button_Pin){
 8003e22:	88fb      	ldrh	r3, [r7, #6]
 8003e24:	2b01      	cmp	r3, #1
 8003e26:	d101      	bne.n	8003e2c <HAL_GPIO_EXTI_Callback+0x14>
		//Manual reset from external button
		MRT_resetFromStart();
 8003e28:	f000 f804 	bl	8003e34 <MRT_resetFromStart>
	}

}
 8003e2c:	bf00      	nop
 8003e2e:	3708      	adds	r7, #8
 8003e30:	46bd      	mov	sp, r7
 8003e32:	bd80      	pop	{r7, pc}

08003e34 <MRT_resetFromStart>:


void MRT_resetFromStart(void){
 8003e34:	b580      	push	{r7, lr}
 8003e36:	af00      	add	r7, sp, #0
	//Clear flags
	W25qxx_EraseSector(1);
 8003e38:	2001      	movs	r0, #1
 8003e3a:	f000 fe31 	bl	8004aa0 <W25qxx_EraseSector>
	W25qxx_WriteSector(FLAGS_NULL_BUFFER, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003e3e:	2305      	movs	r3, #5
 8003e40:	2200      	movs	r2, #0
 8003e42:	2101      	movs	r1, #1
 8003e44:	4807      	ldr	r0, [pc, #28]	; (8003e64 <MRT_resetFromStart+0x30>)
 8003e46:	f000 ff75 	bl	8004d34 <W25qxx_WriteSector>

	//Clear RTC time (last recorded)
	W25qxx_EraseSector(2);
 8003e4a:	2002      	movs	r0, #2
 8003e4c:	f000 fe28 	bl	8004aa0 <W25qxx_EraseSector>
	W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003e50:	2304      	movs	r3, #4
 8003e52:	2200      	movs	r2, #0
 8003e54:	2102      	movs	r1, #2
 8003e56:	4804      	ldr	r0, [pc, #16]	; (8003e68 <MRT_resetFromStart+0x34>)
 8003e58:	f000 ff6c 	bl	8004d34 <W25qxx_WriteSector>

	//Shutdown Iridium
	MRT_Static_Iridium_Shutdown();
 8003e5c:	f001 fc06 	bl	800566c <MRT_Static_Iridium_Shutdown>

	//Reset function
	NVIC_SystemReset();
 8003e60:	f7ff ff9a 	bl	8003d98 <__NVIC_SystemReset>
 8003e64:	20006214 	.word	0x20006214
 8003e68:	200002d8 	.word	0x200002d8

08003e6c <MRT_updateExternalFlashBuffers>:
}


void MRT_updateExternalFlashBuffers(void){
 8003e6c:	b480      	push	{r7}
 8003e6e:	b083      	sub	sp, #12
 8003e70:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003e72:	2300      	movs	r3, #0
 8003e74:	607b      	str	r3, [r7, #4]
 8003e76:	e00c      	b.n	8003e92 <MRT_updateExternalFlashBuffers+0x26>
		flash_flags_buffer[i] = *flash_flags[i];
 8003e78:	4a14      	ldr	r2, [pc, #80]	; (8003ecc <MRT_updateExternalFlashBuffers+0x60>)
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003e80:	7819      	ldrb	r1, [r3, #0]
 8003e82:	4a13      	ldr	r2, [pc, #76]	; (8003ed0 <MRT_updateExternalFlashBuffers+0x64>)
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	4413      	add	r3, r2
 8003e88:	460a      	mov	r2, r1
 8003e8a:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	3301      	adds	r3, #1
 8003e90:	607b      	str	r3, [r7, #4]
 8003e92:	687b      	ldr	r3, [r7, #4]
 8003e94:	2b04      	cmp	r3, #4
 8003e96:	ddef      	ble.n	8003e78 <MRT_updateExternalFlashBuffers+0xc>
	}
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003e98:	2300      	movs	r3, #0
 8003e9a:	603b      	str	r3, [r7, #0]
 8003e9c:	e00c      	b.n	8003eb8 <MRT_updateExternalFlashBuffers+0x4c>
		flash_time_buffer[i] = *flash_time[i];
 8003e9e:	4a0d      	ldr	r2, [pc, #52]	; (8003ed4 <MRT_updateExternalFlashBuffers+0x68>)
 8003ea0:	683b      	ldr	r3, [r7, #0]
 8003ea2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ea6:	7819      	ldrb	r1, [r3, #0]
 8003ea8:	4a0b      	ldr	r2, [pc, #44]	; (8003ed8 <MRT_updateExternalFlashBuffers+0x6c>)
 8003eaa:	683b      	ldr	r3, [r7, #0]
 8003eac:	4413      	add	r3, r2
 8003eae:	460a      	mov	r2, r1
 8003eb0:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003eb2:	683b      	ldr	r3, [r7, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	603b      	str	r3, [r7, #0]
 8003eb8:	683b      	ldr	r3, [r7, #0]
 8003eba:	2b03      	cmp	r3, #3
 8003ebc:	ddef      	ble.n	8003e9e <MRT_updateExternalFlashBuffers+0x32>
	}
}
 8003ebe:	bf00      	nop
 8003ec0:	bf00      	nop
 8003ec2:	370c      	adds	r7, #12
 8003ec4:	46bd      	mov	sp, r7
 8003ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eca:	4770      	bx	lr
 8003ecc:	20000004 	.word	0x20000004
 8003ed0:	20005c5c 	.word	0x20005c5c
 8003ed4:	20000018 	.word	0x20000018
 8003ed8:	20005d44 	.word	0x20005d44

08003edc <MRT_updateFlagsValues>:


void MRT_updateFlagsValues(void){
 8003edc:	b480      	push	{r7}
 8003ede:	b083      	sub	sp, #12
 8003ee0:	af00      	add	r7, sp, #0
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003ee2:	2300      	movs	r3, #0
 8003ee4:	607b      	str	r3, [r7, #4]
 8003ee6:	e00b      	b.n	8003f00 <MRT_updateFlagsValues+0x24>
		*flash_flags[i] = flash_flags_buffer[i];
 8003ee8:	4a13      	ldr	r2, [pc, #76]	; (8003f38 <MRT_updateFlagsValues+0x5c>)
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003ef0:	4912      	ldr	r1, [pc, #72]	; (8003f3c <MRT_updateFlagsValues+0x60>)
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	440a      	add	r2, r1
 8003ef6:	7812      	ldrb	r2, [r2, #0]
 8003ef8:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < NB_OF_FLAGS; i++){
 8003efa:	687b      	ldr	r3, [r7, #4]
 8003efc:	3301      	adds	r3, #1
 8003efe:	607b      	str	r3, [r7, #4]
 8003f00:	687b      	ldr	r3, [r7, #4]
 8003f02:	2b04      	cmp	r3, #4
 8003f04:	ddf0      	ble.n	8003ee8 <MRT_updateFlagsValues+0xc>
	}
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003f06:	2300      	movs	r3, #0
 8003f08:	603b      	str	r3, [r7, #0]
 8003f0a:	e00b      	b.n	8003f24 <MRT_updateFlagsValues+0x48>
		*flash_time[i] = flash_time_buffer[i];
 8003f0c:	4a0c      	ldr	r2, [pc, #48]	; (8003f40 <MRT_updateFlagsValues+0x64>)
 8003f0e:	683b      	ldr	r3, [r7, #0]
 8003f10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003f14:	490b      	ldr	r1, [pc, #44]	; (8003f44 <MRT_updateFlagsValues+0x68>)
 8003f16:	683a      	ldr	r2, [r7, #0]
 8003f18:	440a      	add	r2, r1
 8003f1a:	7812      	ldrb	r2, [r2, #0]
 8003f1c:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < RTC_NB_OF_VAR; i++){
 8003f1e:	683b      	ldr	r3, [r7, #0]
 8003f20:	3301      	adds	r3, #1
 8003f22:	603b      	str	r3, [r7, #0]
 8003f24:	683b      	ldr	r3, [r7, #0]
 8003f26:	2b03      	cmp	r3, #3
 8003f28:	ddf0      	ble.n	8003f0c <MRT_updateFlagsValues+0x30>
	}
}
 8003f2a:	bf00      	nop
 8003f2c:	bf00      	nop
 8003f2e:	370c      	adds	r7, #12
 8003f30:	46bd      	mov	sp, r7
 8003f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f36:	4770      	bx	lr
 8003f38:	20000004 	.word	0x20000004
 8003f3c:	20005c5c 	.word	0x20005c5c
 8003f40:	20000018 	.word	0x20000018
 8003f44:	20005d44 	.word	0x20005d44

08003f48 <MRT_getFlags>:


void MRT_getFlags(void){
 8003f48:	b580      	push	{r7, lr}
 8003f4a:	af00      	add	r7, sp, #0

	//Retrieve flags
	W25qxx_ReadSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003f4c:	2305      	movs	r3, #5
 8003f4e:	2200      	movs	r2, #0
 8003f50:	2101      	movs	r1, #1
 8003f52:	4874      	ldr	r0, [pc, #464]	; (8004124 <MRT_getFlags+0x1dc>)
 8003f54:	f001 f82c 	bl	8004fb0 <W25qxx_ReadSector>

	//Retrieve RTC time (last recorded)
	W25qxx_ReadSector(flash_time_buffer, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8003f58:	2304      	movs	r3, #4
 8003f5a:	2200      	movs	r2, #0
 8003f5c:	2102      	movs	r1, #2
 8003f5e:	4872      	ldr	r0, [pc, #456]	; (8004128 <MRT_getFlags+0x1e0>)
 8003f60:	f001 f826 	bl	8004fb0 <W25qxx_ReadSector>

	//If RTC detected a wake up, update the flash memory
	if (wu_flag == 1){
 8003f64:	4b71      	ldr	r3, [pc, #452]	; (800412c <MRT_getFlags+0x1e4>)
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	2b01      	cmp	r3, #1
 8003f6a:	d10e      	bne.n	8003f8a <MRT_getFlags+0x42>
		//Write the new number of wake up to external flash
		flash_flags_buffer[WU_FLAG_OFFSET] = flash_flags_buffer[WU_FLAG_OFFSET] + 1; //Update number of wake up
 8003f6c:	4b6d      	ldr	r3, [pc, #436]	; (8004124 <MRT_getFlags+0x1dc>)
 8003f6e:	785b      	ldrb	r3, [r3, #1]
 8003f70:	3301      	adds	r3, #1
 8003f72:	b2da      	uxtb	r2, r3
 8003f74:	4b6b      	ldr	r3, [pc, #428]	; (8004124 <MRT_getFlags+0x1dc>)
 8003f76:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003f78:	2001      	movs	r0, #1
 8003f7a:	f000 fd91 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003f7e:	2305      	movs	r3, #5
 8003f80:	2200      	movs	r2, #0
 8003f82:	2101      	movs	r1, #1
 8003f84:	4867      	ldr	r0, [pc, #412]	; (8004124 <MRT_getFlags+0x1dc>)
 8003f86:	f000 fed5 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Assign each value read to their variable
	MRT_updateFlagsValues();
 8003f8a:	f7ff ffa7 	bl	8003edc <MRT_updateFlagsValues>


	//Check flags values
	//Reset flag
	if (reset_flag != 0 && reset_flag !=1){ //If random value (none was written)
 8003f8e:	4b68      	ldr	r3, [pc, #416]	; (8004130 <MRT_getFlags+0x1e8>)
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d013      	beq.n	8003fbe <MRT_getFlags+0x76>
 8003f96:	4b66      	ldr	r3, [pc, #408]	; (8004130 <MRT_getFlags+0x1e8>)
 8003f98:	781b      	ldrb	r3, [r3, #0]
 8003f9a:	2b01      	cmp	r3, #1
 8003f9c:	d00f      	beq.n	8003fbe <MRT_getFlags+0x76>
		reset_flag = 0;
 8003f9e:	4b64      	ldr	r3, [pc, #400]	; (8004130 <MRT_getFlags+0x1e8>)
 8003fa0:	2200      	movs	r2, #0
 8003fa2:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8003fa4:	4b62      	ldr	r3, [pc, #392]	; (8004130 <MRT_getFlags+0x1e8>)
 8003fa6:	781a      	ldrb	r2, [r3, #0]
 8003fa8:	4b5e      	ldr	r3, [pc, #376]	; (8004124 <MRT_getFlags+0x1dc>)
 8003faa:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(1);
 8003fac:	2001      	movs	r0, #1
 8003fae:	f000 fd77 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003fb2:	2305      	movs	r3, #5
 8003fb4:	2200      	movs	r2, #0
 8003fb6:	2101      	movs	r1, #1
 8003fb8:	485a      	ldr	r0, [pc, #360]	; (8004124 <MRT_getFlags+0x1dc>)
 8003fba:	f000 febb 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Wake up flag
	if (wu_flag != 0 && wu_flag !=1 && wu_flag !=2){ //If random value (none was written)
 8003fbe:	4b5b      	ldr	r3, [pc, #364]	; (800412c <MRT_getFlags+0x1e4>)
 8003fc0:	781b      	ldrb	r3, [r3, #0]
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d017      	beq.n	8003ff6 <MRT_getFlags+0xae>
 8003fc6:	4b59      	ldr	r3, [pc, #356]	; (800412c <MRT_getFlags+0x1e4>)
 8003fc8:	781b      	ldrb	r3, [r3, #0]
 8003fca:	2b01      	cmp	r3, #1
 8003fcc:	d013      	beq.n	8003ff6 <MRT_getFlags+0xae>
 8003fce:	4b57      	ldr	r3, [pc, #348]	; (800412c <MRT_getFlags+0x1e4>)
 8003fd0:	781b      	ldrb	r3, [r3, #0]
 8003fd2:	2b02      	cmp	r3, #2
 8003fd4:	d00f      	beq.n	8003ff6 <MRT_getFlags+0xae>
		wu_flag = 0;
 8003fd6:	4b55      	ldr	r3, [pc, #340]	; (800412c <MRT_getFlags+0x1e4>)
 8003fd8:	2200      	movs	r2, #0
 8003fda:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[WU_FLAG_OFFSET] = wu_flag;
 8003fdc:	4b53      	ldr	r3, [pc, #332]	; (800412c <MRT_getFlags+0x1e4>)
 8003fde:	781a      	ldrb	r2, [r3, #0]
 8003fe0:	4b50      	ldr	r3, [pc, #320]	; (8004124 <MRT_getFlags+0x1dc>)
 8003fe2:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(1);
 8003fe4:	2001      	movs	r0, #1
 8003fe6:	f000 fd5b 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8003fea:	2305      	movs	r3, #5
 8003fec:	2200      	movs	r2, #0
 8003fee:	2101      	movs	r1, #1
 8003ff0:	484c      	ldr	r0, [pc, #304]	; (8004124 <MRT_getFlags+0x1dc>)
 8003ff2:	f000 fe9f 	bl	8004d34 <W25qxx_WriteSector>
	}

	//IWDG flag
	if (iwdg_flag != 0 && iwdg_flag !=1){ //If random value (none was written)
 8003ff6:	4b4f      	ldr	r3, [pc, #316]	; (8004134 <MRT_getFlags+0x1ec>)
 8003ff8:	781b      	ldrb	r3, [r3, #0]
 8003ffa:	2b00      	cmp	r3, #0
 8003ffc:	d013      	beq.n	8004026 <MRT_getFlags+0xde>
 8003ffe:	4b4d      	ldr	r3, [pc, #308]	; (8004134 <MRT_getFlags+0x1ec>)
 8004000:	781b      	ldrb	r3, [r3, #0]
 8004002:	2b01      	cmp	r3, #1
 8004004:	d00f      	beq.n	8004026 <MRT_getFlags+0xde>
		iwdg_flag = 0;
 8004006:	4b4b      	ldr	r3, [pc, #300]	; (8004134 <MRT_getFlags+0x1ec>)
 8004008:	2200      	movs	r2, #0
 800400a:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 800400c:	4b49      	ldr	r3, [pc, #292]	; (8004134 <MRT_getFlags+0x1ec>)
 800400e:	781a      	ldrb	r2, [r3, #0]
 8004010:	4b44      	ldr	r3, [pc, #272]	; (8004124 <MRT_getFlags+0x1dc>)
 8004012:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(1);
 8004014:	2001      	movs	r0, #1
 8004016:	f000 fd43 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800401a:	2305      	movs	r3, #5
 800401c:	2200      	movs	r2, #0
 800401e:	2101      	movs	r1, #1
 8004020:	4840      	ldr	r0, [pc, #256]	; (8004124 <MRT_getFlags+0x1dc>)
 8004022:	f000 fe87 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Apogee flag
	if (apogee_flag != 0 && apogee_flag !=1){ //If random value (none was written)
 8004026:	4b44      	ldr	r3, [pc, #272]	; (8004138 <MRT_getFlags+0x1f0>)
 8004028:	781b      	ldrb	r3, [r3, #0]
 800402a:	2b00      	cmp	r3, #0
 800402c:	d013      	beq.n	8004056 <MRT_getFlags+0x10e>
 800402e:	4b42      	ldr	r3, [pc, #264]	; (8004138 <MRT_getFlags+0x1f0>)
 8004030:	781b      	ldrb	r3, [r3, #0]
 8004032:	2b01      	cmp	r3, #1
 8004034:	d00f      	beq.n	8004056 <MRT_getFlags+0x10e>
		apogee_flag = 0;
 8004036:	4b40      	ldr	r3, [pc, #256]	; (8004138 <MRT_getFlags+0x1f0>)
 8004038:	2200      	movs	r2, #0
 800403a:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[APOGEE_FLAG_OFFSET] = apogee_flag;
 800403c:	4b3e      	ldr	r3, [pc, #248]	; (8004138 <MRT_getFlags+0x1f0>)
 800403e:	781a      	ldrb	r2, [r3, #0]
 8004040:	4b38      	ldr	r3, [pc, #224]	; (8004124 <MRT_getFlags+0x1dc>)
 8004042:	70da      	strb	r2, [r3, #3]
		W25qxx_EraseSector(1);
 8004044:	2001      	movs	r0, #1
 8004046:	f000 fd2b 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 800404a:	2305      	movs	r3, #5
 800404c:	2200      	movs	r2, #0
 800404e:	2101      	movs	r1, #1
 8004050:	4834      	ldr	r0, [pc, #208]	; (8004124 <MRT_getFlags+0x1dc>)
 8004052:	f000 fe6f 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Ejection state flag
	if (!(ejection_state_flag >= 0 && ejection_state_flag <=4)){ //If random value (none was written)
 8004056:	4b39      	ldr	r3, [pc, #228]	; (800413c <MRT_getFlags+0x1f4>)
 8004058:	781b      	ldrb	r3, [r3, #0]
 800405a:	2b04      	cmp	r3, #4
 800405c:	d90f      	bls.n	800407e <MRT_getFlags+0x136>
		ejection_state_flag = 0;
 800405e:	4b37      	ldr	r3, [pc, #220]	; (800413c <MRT_getFlags+0x1f4>)
 8004060:	2200      	movs	r2, #0
 8004062:	701a      	strb	r2, [r3, #0]
		flash_flags_buffer[EJECTION_STATE_FLAG_OFFSET] = ejection_state_flag;
 8004064:	4b35      	ldr	r3, [pc, #212]	; (800413c <MRT_getFlags+0x1f4>)
 8004066:	781a      	ldrb	r2, [r3, #0]
 8004068:	4b2e      	ldr	r3, [pc, #184]	; (8004124 <MRT_getFlags+0x1dc>)
 800406a:	711a      	strb	r2, [r3, #4]
		W25qxx_EraseSector(1);
 800406c:	2001      	movs	r0, #1
 800406e:	f000 fd17 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 8004072:	2305      	movs	r3, #5
 8004074:	2200      	movs	r2, #0
 8004076:	2101      	movs	r1, #1
 8004078:	482a      	ldr	r0, [pc, #168]	; (8004124 <MRT_getFlags+0x1dc>)
 800407a:	f000 fe5b 	bl	8004d34 <W25qxx_WriteSector>
	}


	//Check RTC time values
	//Hours
	if (!(prev_hours >= 0 && prev_hours < 24)){ //If random value (none was written)
 800407e:	4b30      	ldr	r3, [pc, #192]	; (8004140 <MRT_getFlags+0x1f8>)
 8004080:	781b      	ldrb	r3, [r3, #0]
 8004082:	2b17      	cmp	r3, #23
 8004084:	d90f      	bls.n	80040a6 <MRT_getFlags+0x15e>
		prev_hours = 0;
 8004086:	4b2e      	ldr	r3, [pc, #184]	; (8004140 <MRT_getFlags+0x1f8>)
 8004088:	2200      	movs	r2, #0
 800408a:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_HOURS_OFFSET] = prev_hours;
 800408c:	4b2c      	ldr	r3, [pc, #176]	; (8004140 <MRT_getFlags+0x1f8>)
 800408e:	781a      	ldrb	r2, [r3, #0]
 8004090:	4b25      	ldr	r3, [pc, #148]	; (8004128 <MRT_getFlags+0x1e0>)
 8004092:	701a      	strb	r2, [r3, #0]
		W25qxx_EraseSector(2);
 8004094:	2002      	movs	r0, #2
 8004096:	f000 fd03 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 800409a:	2304      	movs	r3, #4
 800409c:	2200      	movs	r2, #0
 800409e:	2102      	movs	r1, #2
 80040a0:	4821      	ldr	r0, [pc, #132]	; (8004128 <MRT_getFlags+0x1e0>)
 80040a2:	f000 fe47 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Minutes
	if (!(prev_min >= 0 && prev_min < 60)){ //If random value (none was written)
 80040a6:	4b27      	ldr	r3, [pc, #156]	; (8004144 <MRT_getFlags+0x1fc>)
 80040a8:	781b      	ldrb	r3, [r3, #0]
 80040aa:	2b3b      	cmp	r3, #59	; 0x3b
 80040ac:	d90f      	bls.n	80040ce <MRT_getFlags+0x186>
		prev_min = 0;
 80040ae:	4b25      	ldr	r3, [pc, #148]	; (8004144 <MRT_getFlags+0x1fc>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_MIN_OFFSET] = prev_min;
 80040b4:	4b23      	ldr	r3, [pc, #140]	; (8004144 <MRT_getFlags+0x1fc>)
 80040b6:	781a      	ldrb	r2, [r3, #0]
 80040b8:	4b1b      	ldr	r3, [pc, #108]	; (8004128 <MRT_getFlags+0x1e0>)
 80040ba:	705a      	strb	r2, [r3, #1]
		W25qxx_EraseSector(2);
 80040bc:	2002      	movs	r0, #2
 80040be:	f000 fcef 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 80040c2:	2304      	movs	r3, #4
 80040c4:	2200      	movs	r2, #0
 80040c6:	2102      	movs	r1, #2
 80040c8:	4817      	ldr	r0, [pc, #92]	; (8004128 <MRT_getFlags+0x1e0>)
 80040ca:	f000 fe33 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Seconds
	if (!(prev_sec >= 0 && prev_sec < 60)){ //If random value (none was written)
 80040ce:	4b1e      	ldr	r3, [pc, #120]	; (8004148 <MRT_getFlags+0x200>)
 80040d0:	781b      	ldrb	r3, [r3, #0]
 80040d2:	2b3b      	cmp	r3, #59	; 0x3b
 80040d4:	d90f      	bls.n	80040f6 <MRT_getFlags+0x1ae>
		prev_sec = 0;
 80040d6:	4b1c      	ldr	r3, [pc, #112]	; (8004148 <MRT_getFlags+0x200>)
 80040d8:	2200      	movs	r2, #0
 80040da:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SEC_OFFSET] = prev_sec;
 80040dc:	4b1a      	ldr	r3, [pc, #104]	; (8004148 <MRT_getFlags+0x200>)
 80040de:	781a      	ldrb	r2, [r3, #0]
 80040e0:	4b11      	ldr	r3, [pc, #68]	; (8004128 <MRT_getFlags+0x1e0>)
 80040e2:	709a      	strb	r2, [r3, #2]
		W25qxx_EraseSector(2);
 80040e4:	2002      	movs	r0, #2
 80040e6:	f000 fcdb 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 80040ea:	2304      	movs	r3, #4
 80040ec:	2200      	movs	r2, #0
 80040ee:	2102      	movs	r1, #2
 80040f0:	480d      	ldr	r0, [pc, #52]	; (8004128 <MRT_getFlags+0x1e0>)
 80040f2:	f000 fe1f 	bl	8004d34 <W25qxx_WriteSector>
	}

	//Sub-Seconds
	if (!(prev_subsec >= 0 && prev_subsec < 100)){ //If random value (none was written)
 80040f6:	4b15      	ldr	r3, [pc, #84]	; (800414c <MRT_getFlags+0x204>)
 80040f8:	781b      	ldrb	r3, [r3, #0]
 80040fa:	2b63      	cmp	r3, #99	; 0x63
 80040fc:	d90f      	bls.n	800411e <MRT_getFlags+0x1d6>
		prev_subsec = 0;
 80040fe:	4b13      	ldr	r3, [pc, #76]	; (800414c <MRT_getFlags+0x204>)
 8004100:	2200      	movs	r2, #0
 8004102:	701a      	strb	r2, [r3, #0]
		flash_time_buffer[RTC_SUBSEC_OFFSET] = prev_subsec;
 8004104:	4b11      	ldr	r3, [pc, #68]	; (800414c <MRT_getFlags+0x204>)
 8004106:	781a      	ldrb	r2, [r3, #0]
 8004108:	4b07      	ldr	r3, [pc, #28]	; (8004128 <MRT_getFlags+0x1e0>)
 800410a:	70da      	strb	r2, [r3, #3]
		W25qxx_EraseSector(2);
 800410c:	2002      	movs	r0, #2
 800410e:	f000 fcc7 	bl	8004aa0 <W25qxx_EraseSector>
		W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 8004112:	2304      	movs	r3, #4
 8004114:	2200      	movs	r2, #0
 8004116:	2102      	movs	r1, #2
 8004118:	4803      	ldr	r0, [pc, #12]	; (8004128 <MRT_getFlags+0x1e0>)
 800411a:	f000 fe0b 	bl	8004d34 <W25qxx_WriteSector>
	}
}
 800411e:	bf00      	nop
 8004120:	bd80      	pop	{r7, pc}
 8004122:	bf00      	nop
 8004124:	20005c5c 	.word	0x20005c5c
 8004128:	20005d44 	.word	0x20005d44
 800412c:	20000549 	.word	0x20000549
 8004130:	200002ce 	.word	0x200002ce
 8004134:	200002cf 	.word	0x200002cf
 8004138:	200002d0 	.word	0x200002d0
 800413c:	200002d1 	.word	0x200002d1
 8004140:	200002d2 	.word	0x200002d2
 8004144:	200002d3 	.word	0x200002d3
 8004148:	200002d4 	.word	0x200002d4
 800414c:	200002d5 	.word	0x200002d5

08004150 <MRT_resetInfo>:


void MRT_resetInfo(UART_HandleTypeDef* uart){
 8004150:	b5f0      	push	{r4, r5, r6, r7, lr}
 8004152:	b0a9      	sub	sp, #164	; 0xa4
 8004154:	af06      	add	r7, sp, #24
 8004156:	6078      	str	r0, [r7, #4]

	  char buffer[100];
	  sprintf(buffer,"Reset: %i,  WU: %i,  IWDG: %i\r\nPrevious RTC time: %i:%i:%i ::%i\r\n",reset_flag, wu_flag, iwdg_flag, prev_hours, prev_min, prev_sec, prev_subsec);
 8004158:	4b80      	ldr	r3, [pc, #512]	; (800435c <MRT_resetInfo+0x20c>)
 800415a:	781b      	ldrb	r3, [r3, #0]
 800415c:	461e      	mov	r6, r3
 800415e:	4b80      	ldr	r3, [pc, #512]	; (8004360 <MRT_resetInfo+0x210>)
 8004160:	781b      	ldrb	r3, [r3, #0]
 8004162:	469c      	mov	ip, r3
 8004164:	4b7f      	ldr	r3, [pc, #508]	; (8004364 <MRT_resetInfo+0x214>)
 8004166:	781b      	ldrb	r3, [r3, #0]
 8004168:	461a      	mov	r2, r3
 800416a:	4b7f      	ldr	r3, [pc, #508]	; (8004368 <MRT_resetInfo+0x218>)
 800416c:	781b      	ldrb	r3, [r3, #0]
 800416e:	4619      	mov	r1, r3
 8004170:	4b7e      	ldr	r3, [pc, #504]	; (800436c <MRT_resetInfo+0x21c>)
 8004172:	781b      	ldrb	r3, [r3, #0]
 8004174:	461c      	mov	r4, r3
 8004176:	4b7e      	ldr	r3, [pc, #504]	; (8004370 <MRT_resetInfo+0x220>)
 8004178:	781b      	ldrb	r3, [r3, #0]
 800417a:	461d      	mov	r5, r3
 800417c:	4b7d      	ldr	r3, [pc, #500]	; (8004374 <MRT_resetInfo+0x224>)
 800417e:	781b      	ldrb	r3, [r3, #0]
 8004180:	f107 0020 	add.w	r0, r7, #32
 8004184:	9304      	str	r3, [sp, #16]
 8004186:	9503      	str	r5, [sp, #12]
 8004188:	9402      	str	r4, [sp, #8]
 800418a:	9101      	str	r1, [sp, #4]
 800418c:	9200      	str	r2, [sp, #0]
 800418e:	4663      	mov	r3, ip
 8004190:	4632      	mov	r2, r6
 8004192:	4979      	ldr	r1, [pc, #484]	; (8004378 <MRT_resetInfo+0x228>)
 8004194:	f012 fc78 	bl	8016a88 <siprintf>
	  HAL_UART_Transmit(uart, buffer, strlen(buffer), HAL_MAX_DELAY);
 8004198:	f107 0320 	add.w	r3, r7, #32
 800419c:	4618      	mov	r0, r3
 800419e:	f7fc f831 	bl	8000204 <strlen>
 80041a2:	4603      	mov	r3, r0
 80041a4:	b29a      	uxth	r2, r3
 80041a6:	f107 0120 	add.w	r1, r7, #32
 80041aa:	f04f 33ff 	mov.w	r3, #4294967295
 80041ae:	6878      	ldr	r0, [r7, #4]
 80041b0:	f008 fe55 	bl	800ce5e <HAL_UART_Transmit>

	  //Check if IWDG is being deactivated
	  if (iwdg_flag==1){
 80041b4:	4b6b      	ldr	r3, [pc, #428]	; (8004364 <MRT_resetInfo+0x214>)
 80041b6:	781b      	ldrb	r3, [r3, #0]
 80041b8:	2b01      	cmp	r3, #1
 80041ba:	d11e      	bne.n	80041fa <MRT_resetInfo+0xaa>
		  HAL_UART_Transmit(uart, "Deactivating IWDG\r\n", 19, HAL_MAX_DELAY);
 80041bc:	f04f 33ff 	mov.w	r3, #4294967295
 80041c0:	2213      	movs	r2, #19
 80041c2:	496e      	ldr	r1, [pc, #440]	; (800437c <MRT_resetInfo+0x22c>)
 80041c4:	6878      	ldr	r0, [r7, #4]
 80041c6:	f008 fe4a 	bl	800ce5e <HAL_UART_Transmit>

		  iwdg_flag = 0; //Flip flag
 80041ca:	4b66      	ldr	r3, [pc, #408]	; (8004364 <MRT_resetInfo+0x214>)
 80041cc:	2200      	movs	r2, #0
 80041ce:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
		  flash_flags_buffer[IWDG_FLAG_OFFSET] = iwdg_flag;
 80041d0:	4b64      	ldr	r3, [pc, #400]	; (8004364 <MRT_resetInfo+0x214>)
 80041d2:	781a      	ldrb	r2, [r3, #0]
 80041d4:	4b6a      	ldr	r3, [pc, #424]	; (8004380 <MRT_resetInfo+0x230>)
 80041d6:	709a      	strb	r2, [r3, #2]
		  W25qxx_EraseSector(1);
 80041d8:	2001      	movs	r0, #1
 80041da:	f000 fc61 	bl	8004aa0 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80041de:	2305      	movs	r3, #5
 80041e0:	2200      	movs	r2, #0
 80041e2:	2101      	movs	r1, #1
 80041e4:	4866      	ldr	r0, [pc, #408]	; (8004380 <MRT_resetInfo+0x230>)
 80041e6:	f000 fda5 	bl	8004d34 <W25qxx_WriteSector>

		  HAL_Delay(1000);
 80041ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80041ee:	f003 fad3 	bl	8007798 <HAL_Delay>

		  //Go to sleep
		  MRT_StandByMode(SLEEP_TIME);
 80041f2:	f648 40a0 	movw	r0, #36000	; 0x8ca0
 80041f6:	f002 fed5 	bl	8006fa4 <MRT_StandByMode>
	  }


	  //Check if we are after waking up (and at which wake up we are at)
	  if (wu_flag>0){
 80041fa:	4b59      	ldr	r3, [pc, #356]	; (8004360 <MRT_resetInfo+0x210>)
 80041fc:	781b      	ldrb	r3, [r3, #0]
 80041fe:	2b00      	cmp	r3, #0
 8004200:	d03a      	beq.n	8004278 <MRT_resetInfo+0x128>
		  char buf[20];
		  sprintf(buf, "FC wake up %i\r\n", wu_flag);
 8004202:	4b57      	ldr	r3, [pc, #348]	; (8004360 <MRT_resetInfo+0x210>)
 8004204:	781b      	ldrb	r3, [r3, #0]
 8004206:	461a      	mov	r2, r3
 8004208:	f107 030c 	add.w	r3, r7, #12
 800420c:	495d      	ldr	r1, [pc, #372]	; (8004384 <MRT_resetInfo+0x234>)
 800420e:	4618      	mov	r0, r3
 8004210:	f012 fc3a 	bl	8016a88 <siprintf>
		  HAL_UART_Transmit(uart, buf, strlen(buf), HAL_MAX_DELAY);
 8004214:	f107 030c 	add.w	r3, r7, #12
 8004218:	4618      	mov	r0, r3
 800421a:	f7fb fff3 	bl	8000204 <strlen>
 800421e:	4603      	mov	r3, r0
 8004220:	b29a      	uxth	r2, r3
 8004222:	f107 010c 	add.w	r1, r7, #12
 8004226:	f04f 33ff 	mov.w	r3, #4294967295
 800422a:	6878      	ldr	r0, [r7, #4]
 800422c:	f008 fe17 	bl	800ce5e <HAL_UART_Transmit>

		  HAL_UART_Transmit(uart, "Resetting RTC time\r\n", 20, HAL_MAX_DELAY);
 8004230:	f04f 33ff 	mov.w	r3, #4294967295
 8004234:	2214      	movs	r2, #20
 8004236:	4954      	ldr	r1, [pc, #336]	; (8004388 <MRT_resetInfo+0x238>)
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f008 fe10 	bl	800ce5e <HAL_UART_Transmit>

		  //Clear RTC time (last recorded)
		  W25qxx_EraseSector(2);
 800423e:	2002      	movs	r0, #2
 8004240:	f000 fc2e 	bl	8004aa0 <W25qxx_EraseSector>
		  W25qxx_WriteSector(RTC_TIME_NULL_BUFFER, 2, RTC_TIME_OFFSET, 3);
 8004244:	2303      	movs	r3, #3
 8004246:	2200      	movs	r2, #0
 8004248:	2102      	movs	r1, #2
 800424a:	4850      	ldr	r0, [pc, #320]	; (800438c <MRT_resetInfo+0x23c>)
 800424c:	f000 fd72 	bl	8004d34 <W25qxx_WriteSector>

		  //Update variables (to 0)
		  for (int i = 0; i < 3; i++){
 8004250:	2300      	movs	r3, #0
 8004252:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004256:	e00b      	b.n	8004270 <MRT_resetInfo+0x120>
			  *flash_time[i] = 0x0;
 8004258:	4a4d      	ldr	r2, [pc, #308]	; (8004390 <MRT_resetInfo+0x240>)
 800425a:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800425e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004262:	2200      	movs	r2, #0
 8004264:	701a      	strb	r2, [r3, #0]
		  for (int i = 0; i < 3; i++){
 8004266:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800426a:	3301      	adds	r3, #1
 800426c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004270:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8004274:	2b02      	cmp	r3, #2
 8004276:	ddef      	ble.n	8004258 <MRT_resetInfo+0x108>

	  }


	  //Check if we start from the beginning
	  if (reset_flag==0){
 8004278:	4b38      	ldr	r3, [pc, #224]	; (800435c <MRT_resetInfo+0x20c>)
 800427a:	781b      	ldrb	r3, [r3, #0]
 800427c:	2b00      	cmp	r3, #0
 800427e:	d116      	bne.n	80042ae <MRT_resetInfo+0x15e>
		  HAL_UART_Transmit(uart, "FC restarted\r\n", 14, HAL_MAX_DELAY);
 8004280:	f04f 33ff 	mov.w	r3, #4294967295
 8004284:	220e      	movs	r2, #14
 8004286:	4943      	ldr	r1, [pc, #268]	; (8004394 <MRT_resetInfo+0x244>)
 8004288:	6878      	ldr	r0, [r7, #4]
 800428a:	f008 fde8 	bl	800ce5e <HAL_UART_Transmit>

		  reset_flag = 1; //Flip flag
 800428e:	4b33      	ldr	r3, [pc, #204]	; (800435c <MRT_resetInfo+0x20c>)
 8004290:	2201      	movs	r2, #1
 8004292:	701a      	strb	r2, [r3, #0]

		  //Write new flag to flash memory
	      flash_flags_buffer[RESET_FLAG_OFFSET] = reset_flag;
 8004294:	4b31      	ldr	r3, [pc, #196]	; (800435c <MRT_resetInfo+0x20c>)
 8004296:	781a      	ldrb	r2, [r3, #0]
 8004298:	4b39      	ldr	r3, [pc, #228]	; (8004380 <MRT_resetInfo+0x230>)
 800429a:	701a      	strb	r2, [r3, #0]
		  W25qxx_EraseSector(1);
 800429c:	2001      	movs	r0, #1
 800429e:	f000 fbff 	bl	8004aa0 <W25qxx_EraseSector>
		  W25qxx_WriteSector(flash_flags_buffer, 1, FLAGS_OFFSET, NB_OF_FLAGS);
 80042a2:	2305      	movs	r3, #5
 80042a4:	2200      	movs	r2, #0
 80042a6:	2101      	movs	r1, #1
 80042a8:	4835      	ldr	r0, [pc, #212]	; (8004380 <MRT_resetInfo+0x230>)
 80042aa:	f000 fd43 	bl	8004d34 <W25qxx_WriteSector>
	  }


	  //Check if before or after apogee
	  if (apogee_flag==0){
 80042ae:	4b3a      	ldr	r3, [pc, #232]	; (8004398 <MRT_resetInfo+0x248>)
 80042b0:	781b      	ldrb	r3, [r3, #0]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d107      	bne.n	80042c6 <MRT_resetInfo+0x176>
		  HAL_UART_Transmit(uart, "Pre-apogee\r\n", 12, HAL_MAX_DELAY);
 80042b6:	f04f 33ff 	mov.w	r3, #4294967295
 80042ba:	220c      	movs	r2, #12
 80042bc:	4937      	ldr	r1, [pc, #220]	; (800439c <MRT_resetInfo+0x24c>)
 80042be:	6878      	ldr	r0, [r7, #4]
 80042c0:	f008 fdcd 	bl	800ce5e <HAL_UART_Transmit>
 80042c4:	e00a      	b.n	80042dc <MRT_resetInfo+0x18c>
	  }
	  else if(apogee_flag==1){
 80042c6:	4b34      	ldr	r3, [pc, #208]	; (8004398 <MRT_resetInfo+0x248>)
 80042c8:	781b      	ldrb	r3, [r3, #0]
 80042ca:	2b01      	cmp	r3, #1
 80042cc:	d106      	bne.n	80042dc <MRT_resetInfo+0x18c>
		  HAL_UART_Transmit(uart, "Post-apogee\r\n", 13, HAL_MAX_DELAY);
 80042ce:	f04f 33ff 	mov.w	r3, #4294967295
 80042d2:	220d      	movs	r2, #13
 80042d4:	4932      	ldr	r1, [pc, #200]	; (80043a0 <MRT_resetInfo+0x250>)
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f008 fdc1 	bl	800ce5e <HAL_UART_Transmit>
	  }


	  //Check ejection state
	  if (ejection_state_flag==0){
 80042dc:	4b31      	ldr	r3, [pc, #196]	; (80043a4 <MRT_resetInfo+0x254>)
 80042de:	781b      	ldrb	r3, [r3, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d107      	bne.n	80042f4 <MRT_resetInfo+0x1a4>
		  HAL_UART_Transmit(uart, "Ejection State: Pad\r\n", 21, HAL_MAX_DELAY);
 80042e4:	f04f 33ff 	mov.w	r3, #4294967295
 80042e8:	2215      	movs	r2, #21
 80042ea:	492f      	ldr	r1, [pc, #188]	; (80043a8 <MRT_resetInfo+0x258>)
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f008 fdb6 	bl	800ce5e <HAL_UART_Transmit>
		  HAL_UART_Transmit(uart, "Ejection State: Main descent\r\n", 30, HAL_MAX_DELAY);
	  }
	  else if(ejection_state_flag==4){
		  HAL_UART_Transmit(uart, "Ejection State: Landed\r\n", 24, HAL_MAX_DELAY);
	  }
}
 80042f2:	e02e      	b.n	8004352 <MRT_resetInfo+0x202>
	  else if(ejection_state_flag==1){
 80042f4:	4b2b      	ldr	r3, [pc, #172]	; (80043a4 <MRT_resetInfo+0x254>)
 80042f6:	781b      	ldrb	r3, [r3, #0]
 80042f8:	2b01      	cmp	r3, #1
 80042fa:	d107      	bne.n	800430c <MRT_resetInfo+0x1bc>
		  HAL_UART_Transmit(uart, "Ejection State: Boost\r\n", 23, HAL_MAX_DELAY);
 80042fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004300:	2217      	movs	r2, #23
 8004302:	492a      	ldr	r1, [pc, #168]	; (80043ac <MRT_resetInfo+0x25c>)
 8004304:	6878      	ldr	r0, [r7, #4]
 8004306:	f008 fdaa 	bl	800ce5e <HAL_UART_Transmit>
}
 800430a:	e022      	b.n	8004352 <MRT_resetInfo+0x202>
	  else if(ejection_state_flag==2){
 800430c:	4b25      	ldr	r3, [pc, #148]	; (80043a4 <MRT_resetInfo+0x254>)
 800430e:	781b      	ldrb	r3, [r3, #0]
 8004310:	2b02      	cmp	r3, #2
 8004312:	d107      	bne.n	8004324 <MRT_resetInfo+0x1d4>
		  HAL_UART_Transmit(uart, "Ejection State: Drogue descent\r\n", 32, HAL_MAX_DELAY);
 8004314:	f04f 33ff 	mov.w	r3, #4294967295
 8004318:	2220      	movs	r2, #32
 800431a:	4925      	ldr	r1, [pc, #148]	; (80043b0 <MRT_resetInfo+0x260>)
 800431c:	6878      	ldr	r0, [r7, #4]
 800431e:	f008 fd9e 	bl	800ce5e <HAL_UART_Transmit>
}
 8004322:	e016      	b.n	8004352 <MRT_resetInfo+0x202>
	  else if(ejection_state_flag==3){
 8004324:	4b1f      	ldr	r3, [pc, #124]	; (80043a4 <MRT_resetInfo+0x254>)
 8004326:	781b      	ldrb	r3, [r3, #0]
 8004328:	2b03      	cmp	r3, #3
 800432a:	d107      	bne.n	800433c <MRT_resetInfo+0x1ec>
		  HAL_UART_Transmit(uart, "Ejection State: Main descent\r\n", 30, HAL_MAX_DELAY);
 800432c:	f04f 33ff 	mov.w	r3, #4294967295
 8004330:	221e      	movs	r2, #30
 8004332:	4920      	ldr	r1, [pc, #128]	; (80043b4 <MRT_resetInfo+0x264>)
 8004334:	6878      	ldr	r0, [r7, #4]
 8004336:	f008 fd92 	bl	800ce5e <HAL_UART_Transmit>
}
 800433a:	e00a      	b.n	8004352 <MRT_resetInfo+0x202>
	  else if(ejection_state_flag==4){
 800433c:	4b19      	ldr	r3, [pc, #100]	; (80043a4 <MRT_resetInfo+0x254>)
 800433e:	781b      	ldrb	r3, [r3, #0]
 8004340:	2b04      	cmp	r3, #4
 8004342:	d106      	bne.n	8004352 <MRT_resetInfo+0x202>
		  HAL_UART_Transmit(uart, "Ejection State: Landed\r\n", 24, HAL_MAX_DELAY);
 8004344:	f04f 33ff 	mov.w	r3, #4294967295
 8004348:	2218      	movs	r2, #24
 800434a:	491b      	ldr	r1, [pc, #108]	; (80043b8 <MRT_resetInfo+0x268>)
 800434c:	6878      	ldr	r0, [r7, #4]
 800434e:	f008 fd86 	bl	800ce5e <HAL_UART_Transmit>
}
 8004352:	bf00      	nop
 8004354:	378c      	adds	r7, #140	; 0x8c
 8004356:	46bd      	mov	sp, r7
 8004358:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800435a:	bf00      	nop
 800435c:	200002ce 	.word	0x200002ce
 8004360:	20000549 	.word	0x20000549
 8004364:	200002cf 	.word	0x200002cf
 8004368:	200002d2 	.word	0x200002d2
 800436c:	200002d3 	.word	0x200002d3
 8004370:	200002d4 	.word	0x200002d4
 8004374:	200002d5 	.word	0x200002d5
 8004378:	0801ade4 	.word	0x0801ade4
 800437c:	0801ae28 	.word	0x0801ae28
 8004380:	20005c5c 	.word	0x20005c5c
 8004384:	0801ae3c 	.word	0x0801ae3c
 8004388:	0801ae4c 	.word	0x0801ae4c
 800438c:	200002d8 	.word	0x200002d8
 8004390:	20000018 	.word	0x20000018
 8004394:	0801ae64 	.word	0x0801ae64
 8004398:	200002d0 	.word	0x200002d0
 800439c:	0801ae74 	.word	0x0801ae74
 80043a0:	0801ae84 	.word	0x0801ae84
 80043a4:	200002d1 	.word	0x200002d1
 80043a8:	0801ae94 	.word	0x0801ae94
 80043ac:	0801aeac 	.word	0x0801aeac
 80043b0:	0801aec4 	.word	0x0801aec4
 80043b4:	0801aee8 	.word	0x0801aee8
 80043b8:	0801af08 	.word	0x0801af08

080043bc <MRT_saveRTCTime>:


/*
 * Update and save the RTC time in external flash memory
 */
void MRT_saveRTCTime(void){
 80043bc:	b580      	push	{r7, lr}
 80043be:	af00      	add	r7, sp, #0
	MRT_updateExternalFlashBuffers();
 80043c0:	f7ff fd54 	bl	8003e6c <MRT_updateExternalFlashBuffers>

	//Write new RTC time to flash memory
	W25qxx_EraseSector(2);
 80043c4:	2002      	movs	r0, #2
 80043c6:	f000 fb6b 	bl	8004aa0 <W25qxx_EraseSector>
	W25qxx_WriteSector(flash_time_buffer, 2, RTC_TIME_OFFSET, RTC_NB_OF_VAR);
 80043ca:	2304      	movs	r3, #4
 80043cc:	2200      	movs	r2, #0
 80043ce:	2102      	movs	r1, #2
 80043d0:	4802      	ldr	r0, [pc, #8]	; (80043dc <MRT_saveRTCTime+0x20>)
 80043d2:	f000 fcaf 	bl	8004d34 <W25qxx_WriteSector>
}
 80043d6:	bf00      	nop
 80043d8:	bd80      	pop	{r7, pc}
 80043da:	bf00      	nop
 80043dc:	20005d44 	.word	0x20005d44

080043e0 <MRT_prop_poll_pressure_transducer>:


/*
 * Get the pressure transducer voltage (poll ADC)
 */
float MRT_prop_poll_pressure_transducer(ADC_HandleTypeDef* hadc) {
 80043e0:	b580      	push	{r7, lr}
 80043e2:	b084      	sub	sp, #16
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	6078      	str	r0, [r7, #4]
	// reading adc
	HAL_ADC_Start(hadc);
 80043e8:	6878      	ldr	r0, [r7, #4]
 80043ea:	f003 fa3d 	bl	8007868 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 80043ee:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80043f2:	6878      	ldr	r0, [r7, #4]
 80043f4:	f003 fb3d 	bl	8007a72 <HAL_ADC_PollForConversion>
	uint32_t pressure_sensor_raw = HAL_ADC_GetValue(hadc);
 80043f8:	6878      	ldr	r0, [r7, #4]
 80043fa:	f003 fbc5 	bl	8007b88 <HAL_ADC_GetValue>
 80043fe:	60f8      	str	r0, [r7, #12]
	HAL_ADC_Stop(hadc);
 8004400:	6878      	ldr	r0, [r7, #4]
 8004402:	f003 fb03 	bl	8007a0c <HAL_ADC_Stop>

	float voltage = (float) (pressure_sensor_raw / 4095.0) * 3.3; // assuming 12 bits
 8004406:	68f8      	ldr	r0, [r7, #12]
 8004408:	f7fc f89c 	bl	8000544 <__aeabi_ui2d>
 800440c:	a312      	add	r3, pc, #72	; (adr r3, 8004458 <MRT_prop_poll_pressure_transducer+0x78>)
 800440e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004412:	f7fc fa3b 	bl	800088c <__aeabi_ddiv>
 8004416:	4602      	mov	r2, r0
 8004418:	460b      	mov	r3, r1
 800441a:	4610      	mov	r0, r2
 800441c:	4619      	mov	r1, r3
 800441e:	f7fc fc03 	bl	8000c28 <__aeabi_d2f>
 8004422:	4603      	mov	r3, r0
 8004424:	4618      	mov	r0, r3
 8004426:	f7fc f8af 	bl	8000588 <__aeabi_f2d>
 800442a:	a30d      	add	r3, pc, #52	; (adr r3, 8004460 <MRT_prop_poll_pressure_transducer+0x80>)
 800442c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004430:	f7fc f902 	bl	8000638 <__aeabi_dmul>
 8004434:	4602      	mov	r2, r0
 8004436:	460b      	mov	r3, r1
 8004438:	4610      	mov	r0, r2
 800443a:	4619      	mov	r1, r3
 800443c:	f7fc fbf4 	bl	8000c28 <__aeabi_d2f>
 8004440:	4603      	mov	r3, r0
 8004442:	60bb      	str	r3, [r7, #8]

	return voltage;
 8004444:	68bb      	ldr	r3, [r7, #8]
 8004446:	ee07 3a90 	vmov	s15, r3
}
 800444a:	eeb0 0a67 	vmov.f32	s0, s15
 800444e:	3710      	adds	r7, #16
 8004450:	46bd      	mov	sp, r7
 8004452:	bd80      	pop	{r7, pc}
 8004454:	f3af 8000 	nop.w
 8004458:	00000000 	.word	0x00000000
 800445c:	40affe00 	.word	0x40affe00
 8004460:	66666666 	.word	0x66666666
 8004464:	400a6666 	.word	0x400a6666

08004468 <MRT_getAltitude>:

/*
 * Gets the altitude using temperature, pressure and sea-level pressure
 *https://www.mide.com/air-pressure-at-altitude-calculator
 */
float MRT_getAltitude(float pressure){
 8004468:	b580      	push	{r7, lr}
 800446a:	b082      	sub	sp, #8
 800446c:	af00      	add	r7, sp, #0
 800446e:	ed87 0a01 	vstr	s0, [r7, #4]
	return BASE_HEIGHT+(SEA_LEVEL_TEMPERATURE/-0.0065)*(pow(pressure/SEA_LEVEL_PRESSURE,0.190263236)-1); //(-R*-0.0065/(go*M)) = 0.190263236
 8004472:	edd7 7a01 	vldr	s15, [r7, #4]
 8004476:	ed9f 7a20 	vldr	s14, [pc, #128]	; 80044f8 <MRT_getAltitude+0x90>
 800447a:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800447e:	ee16 0a90 	vmov	r0, s13
 8004482:	f7fc f881 	bl	8000588 <__aeabi_f2d>
 8004486:	4602      	mov	r2, r0
 8004488:	460b      	mov	r3, r1
 800448a:	ed9f 1b17 	vldr	d1, [pc, #92]	; 80044e8 <MRT_getAltitude+0x80>
 800448e:	ec43 2b10 	vmov	d0, r2, r3
 8004492:	f010 f969 	bl	8014768 <pow>
 8004496:	ec51 0b10 	vmov	r0, r1, d0
 800449a:	f04f 0200 	mov.w	r2, #0
 800449e:	4b17      	ldr	r3, [pc, #92]	; (80044fc <MRT_getAltitude+0x94>)
 80044a0:	f7fb ff12 	bl	80002c8 <__aeabi_dsub>
 80044a4:	4602      	mov	r2, r0
 80044a6:	460b      	mov	r3, r1
 80044a8:	4610      	mov	r0, r2
 80044aa:	4619      	mov	r1, r3
 80044ac:	a310      	add	r3, pc, #64	; (adr r3, 80044f0 <MRT_getAltitude+0x88>)
 80044ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80044b2:	f7fc f8c1 	bl	8000638 <__aeabi_dmul>
 80044b6:	4602      	mov	r2, r0
 80044b8:	460b      	mov	r3, r1
 80044ba:	4610      	mov	r0, r2
 80044bc:	4619      	mov	r1, r3
 80044be:	f04f 0200 	mov.w	r2, #0
 80044c2:	4b0f      	ldr	r3, [pc, #60]	; (8004500 <MRT_getAltitude+0x98>)
 80044c4:	f7fb ff02 	bl	80002cc <__adddf3>
 80044c8:	4602      	mov	r2, r0
 80044ca:	460b      	mov	r3, r1
 80044cc:	4610      	mov	r0, r2
 80044ce:	4619      	mov	r1, r3
 80044d0:	f7fc fbaa 	bl	8000c28 <__aeabi_d2f>
 80044d4:	4603      	mov	r3, r0
 80044d6:	ee07 3a90 	vmov	s15, r3
}
 80044da:	eeb0 0a67 	vmov.f32	s0, s15
 80044de:	3708      	adds	r7, #8
 80044e0:	46bd      	mov	sp, r7
 80044e2:	bd80      	pop	{r7, pc}
 80044e4:	f3af 8000 	nop.w
 80044e8:	b4202506 	.word	0xb4202506
 80044ec:	3fc85a8b 	.word	0x3fc85a8b
 80044f0:	76276276 	.word	0x76276276
 80044f4:	c0e481c2 	.word	0xc0e481c2
 80044f8:	447d8000 	.word	0x447d8000
 80044fc:	3ff00000 	.word	0x3ff00000
 8004500:	40590000 	.word	0x40590000

08004504 <tone_freq>:


extern TIM_HandleTypeDef htim2;

// buzz at particular frequency
void tone_freq(uint32_t duration, uint32_t repeats, uint32_t freq) {
 8004504:	b580      	push	{r7, lr}
 8004506:	b086      	sub	sp, #24
 8004508:	af00      	add	r7, sp, #0
 800450a:	60f8      	str	r0, [r7, #12]
 800450c:	60b9      	str	r1, [r7, #8]
 800450e:	607a      	str	r2, [r7, #4]
	// TIM2 base frequency is 90 MHz, PSC = 90-1
	// can calculate required ARR value
	TIM2->ARR = 1000000 / freq;
 8004510:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004514:	491c      	ldr	r1, [pc, #112]	; (8004588 <tone_freq+0x84>)
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	fbb1 f3f3 	udiv	r3, r1, r3
 800451c:	62d3      	str	r3, [r2, #44]	; 0x2c
	TIM2->EGR |= TIM_EGR_UG;
 800451e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8004522:	695b      	ldr	r3, [r3, #20]
 8004524:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8004528:	f043 0301 	orr.w	r3, r3, #1
 800452c:	6153      	str	r3, [r2, #20]

	for (uint32_t i = 0; i < repeats; i++) {
 800452e:	2300      	movs	r3, #0
 8004530:	617b      	str	r3, [r7, #20]
 8004532:	e01f      	b.n	8004574 <tone_freq+0x70>
		HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8004534:	2108      	movs	r1, #8
 8004536:	4815      	ldr	r0, [pc, #84]	; (800458c <tone_freq+0x88>)
 8004538:	f007 fcb2 	bl	800bea0 <HAL_TIM_PWM_Start>
		HAL_GPIO_WritePin(POWER_ON_EXT_LED_GPIO_Port, POWER_ON_EXT_LED_Pin, SET);
 800453c:	2201      	movs	r2, #1
 800453e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004542:	4813      	ldr	r0, [pc, #76]	; (8004590 <tone_freq+0x8c>)
 8004544:	f004 f834 	bl	80085b0 <HAL_GPIO_WritePin>
		HAL_Delay(duration);
 8004548:	68f8      	ldr	r0, [r7, #12]
 800454a:	f003 f925 	bl	8007798 <HAL_Delay>
		HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_3);
 800454e:	2108      	movs	r1, #8
 8004550:	480e      	ldr	r0, [pc, #56]	; (800458c <tone_freq+0x88>)
 8004552:	f007 fd6d 	bl	800c030 <HAL_TIM_PWM_Stop>
		HAL_GPIO_WritePin(POWER_ON_EXT_LED_GPIO_Port, POWER_ON_EXT_LED_Pin, RESET);
 8004556:	2200      	movs	r2, #0
 8004558:	f44f 7100 	mov.w	r1, #512	; 0x200
 800455c:	480c      	ldr	r0, [pc, #48]	; (8004590 <tone_freq+0x8c>)
 800455e:	f004 f827 	bl	80085b0 <HAL_GPIO_WritePin>
		if (repeats > 1)
 8004562:	68bb      	ldr	r3, [r7, #8]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d902      	bls.n	800456e <tone_freq+0x6a>
			HAL_Delay(duration);
 8004568:	68f8      	ldr	r0, [r7, #12]
 800456a:	f003 f915 	bl	8007798 <HAL_Delay>
	for (uint32_t i = 0; i < repeats; i++) {
 800456e:	697b      	ldr	r3, [r7, #20]
 8004570:	3301      	adds	r3, #1
 8004572:	617b      	str	r3, [r7, #20]
 8004574:	697a      	ldr	r2, [r7, #20]
 8004576:	68bb      	ldr	r3, [r7, #8]
 8004578:	429a      	cmp	r2, r3
 800457a:	d3db      	bcc.n	8004534 <tone_freq+0x30>
	}
}
 800457c:	bf00      	nop
 800457e:	bf00      	nop
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	000f4240 	.word	0x000f4240
 800458c:	20005f9c 	.word	0x20005f9c
 8004590:	40020400 	.word	0x40020400

08004594 <buzz_success>:

void buzz_success(void) { tone_freq(BUZZ_SUCCESS_DURATION, BUZZ_SUCCESS_REPEATS, BUZZ_SUCCESS_FREQ); };
 8004594:	b580      	push	{r7, lr}
 8004596:	af00      	add	r7, sp, #0
 8004598:	f240 4216 	movw	r2, #1046	; 0x416
 800459c:	2102      	movs	r1, #2
 800459e:	204b      	movs	r0, #75	; 0x4b
 80045a0:	f7ff ffb0 	bl	8004504 <tone_freq>
 80045a4:	bf00      	nop
 80045a6:	bd80      	pop	{r7, pc}

080045a8 <buzz_failure>:
void buzz_failure(void) { tone_freq(BUZZ_FAILURE_DURATION, BUZZ_FAILURE_REPEATS, BUZZ_FAILURE_FREQ); };
 80045a8:	b580      	push	{r7, lr}
 80045aa:	af00      	add	r7, sp, #0
 80045ac:	22dc      	movs	r2, #220	; 0xdc
 80045ae:	2103      	movs	r1, #3
 80045b0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80045b4:	f7ff ffa6 	bl	8004504 <tone_freq>
 80045b8:	bf00      	nop
 80045ba:	bd80      	pop	{r7, pc}

080045bc <buzz_startup_success>:

void buzz_startup_success(void) {
 80045bc:	b580      	push	{r7, lr}
 80045be:	b082      	sub	sp, #8
 80045c0:	af00      	add	r7, sp, #0
	for (uint8_t i = 0; i < 3; i++) {
 80045c2:	2300      	movs	r3, #0
 80045c4:	71fb      	strb	r3, [r7, #7]
 80045c6:	e008      	b.n	80045da <buzz_startup_success+0x1e>
		buzz_success();
 80045c8:	f7ff ffe4 	bl	8004594 <buzz_success>
		HAL_Delay(1000);
 80045cc:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80045d0:	f003 f8e2 	bl	8007798 <HAL_Delay>
	for (uint8_t i = 0; i < 3; i++) {
 80045d4:	79fb      	ldrb	r3, [r7, #7]
 80045d6:	3301      	adds	r3, #1
 80045d8:	71fb      	strb	r3, [r7, #7]
 80045da:	79fb      	ldrb	r3, [r7, #7]
 80045dc:	2b02      	cmp	r3, #2
 80045de:	d9f3      	bls.n	80045c8 <buzz_startup_success+0xc>
	}
};
 80045e0:	bf00      	nop
 80045e2:	bf00      	nop
 80045e4:	3708      	adds	r7, #8
 80045e6:	46bd      	mov	sp, r7
 80045e8:	bd80      	pop	{r7, pc}
	...

080045ec <W25qxx_Spi>:
#else
#define W25qxx_Delay(delay) HAL_Delay(delay)
#endif
//###################################################################################################################
uint8_t W25qxx_Spi(uint8_t Data)
{
 80045ec:	b580      	push	{r7, lr}
 80045ee:	b086      	sub	sp, #24
 80045f0:	af02      	add	r7, sp, #8
 80045f2:	4603      	mov	r3, r0
 80045f4:	71fb      	strb	r3, [r7, #7]
	uint8_t ret;
	HAL_SPI_TransmitReceive(&_W25QXX_SPI, &Data, &ret, 1, 100);
 80045f6:	f107 020f 	add.w	r2, r7, #15
 80045fa:	1df9      	adds	r1, r7, #7
 80045fc:	2364      	movs	r3, #100	; 0x64
 80045fe:	9300      	str	r3, [sp, #0]
 8004600:	2301      	movs	r3, #1
 8004602:	4804      	ldr	r0, [pc, #16]	; (8004614 <W25qxx_Spi+0x28>)
 8004604:	f007 f860 	bl	800b6c8 <HAL_SPI_TransmitReceive>
	return ret;
 8004608:	7bfb      	ldrb	r3, [r7, #15]
}
 800460a:	4618      	mov	r0, r3
 800460c:	3710      	adds	r7, #16
 800460e:	46bd      	mov	sp, r7
 8004610:	bd80      	pop	{r7, pc}
 8004612:	bf00      	nop
 8004614:	20005bc0 	.word	0x20005bc0

08004618 <W25qxx_ReadID>:
//###################################################################################################################
uint32_t W25qxx_ReadID(void)
{
 8004618:	b580      	push	{r7, lr}
 800461a:	b084      	sub	sp, #16
 800461c:	af00      	add	r7, sp, #0
	uint32_t Temp = 0, Temp0 = 0, Temp1 = 0, Temp2 = 0;
 800461e:	2300      	movs	r3, #0
 8004620:	60fb      	str	r3, [r7, #12]
 8004622:	2300      	movs	r3, #0
 8004624:	60bb      	str	r3, [r7, #8]
 8004626:	2300      	movs	r3, #0
 8004628:	607b      	str	r3, [r7, #4]
 800462a:	2300      	movs	r3, #0
 800462c:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800462e:	2200      	movs	r2, #0
 8004630:	2140      	movs	r1, #64	; 0x40
 8004632:	4813      	ldr	r0, [pc, #76]	; (8004680 <W25qxx_ReadID+0x68>)
 8004634:	f003 ffbc 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x9F);
 8004638:	209f      	movs	r0, #159	; 0x9f
 800463a:	f7ff ffd7 	bl	80045ec <W25qxx_Spi>
	Temp0 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800463e:	20a5      	movs	r0, #165	; 0xa5
 8004640:	f7ff ffd4 	bl	80045ec <W25qxx_Spi>
 8004644:	4603      	mov	r3, r0
 8004646:	60bb      	str	r3, [r7, #8]
	Temp1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004648:	20a5      	movs	r0, #165	; 0xa5
 800464a:	f7ff ffcf 	bl	80045ec <W25qxx_Spi>
 800464e:	4603      	mov	r3, r0
 8004650:	607b      	str	r3, [r7, #4]
	Temp2 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004652:	20a5      	movs	r0, #165	; 0xa5
 8004654:	f7ff ffca 	bl	80045ec <W25qxx_Spi>
 8004658:	4603      	mov	r3, r0
 800465a:	603b      	str	r3, [r7, #0]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800465c:	2201      	movs	r2, #1
 800465e:	2140      	movs	r1, #64	; 0x40
 8004660:	4807      	ldr	r0, [pc, #28]	; (8004680 <W25qxx_ReadID+0x68>)
 8004662:	f003 ffa5 	bl	80085b0 <HAL_GPIO_WritePin>
	Temp = (Temp0 << 16) | (Temp1 << 8) | Temp2;
 8004666:	68bb      	ldr	r3, [r7, #8]
 8004668:	041a      	lsls	r2, r3, #16
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	021b      	lsls	r3, r3, #8
 800466e:	4313      	orrs	r3, r2
 8004670:	683a      	ldr	r2, [r7, #0]
 8004672:	4313      	orrs	r3, r2
 8004674:	60fb      	str	r3, [r7, #12]
	return Temp;
 8004676:	68fb      	ldr	r3, [r7, #12]
}
 8004678:	4618      	mov	r0, r3
 800467a:	3710      	adds	r7, #16
 800467c:	46bd      	mov	sp, r7
 800467e:	bd80      	pop	{r7, pc}
 8004680:	40020c00 	.word	0x40020c00

08004684 <W25qxx_ReadUniqID>:
//###################################################################################################################
void W25qxx_ReadUniqID(void)
{
 8004684:	b590      	push	{r4, r7, lr}
 8004686:	b083      	sub	sp, #12
 8004688:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800468a:	2200      	movs	r2, #0
 800468c:	2140      	movs	r1, #64	; 0x40
 800468e:	4816      	ldr	r0, [pc, #88]	; (80046e8 <W25qxx_ReadUniqID+0x64>)
 8004690:	f003 ff8e 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x4B);
 8004694:	204b      	movs	r0, #75	; 0x4b
 8004696:	f7ff ffa9 	bl	80045ec <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 800469a:	2300      	movs	r3, #0
 800469c:	71fb      	strb	r3, [r7, #7]
 800469e:	e005      	b.n	80046ac <W25qxx_ReadUniqID+0x28>
		W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80046a0:	20a5      	movs	r0, #165	; 0xa5
 80046a2:	f7ff ffa3 	bl	80045ec <W25qxx_Spi>
	for (uint8_t i = 0; i < 4; i++)
 80046a6:	79fb      	ldrb	r3, [r7, #7]
 80046a8:	3301      	adds	r3, #1
 80046aa:	71fb      	strb	r3, [r7, #7]
 80046ac:	79fb      	ldrb	r3, [r7, #7]
 80046ae:	2b03      	cmp	r3, #3
 80046b0:	d9f6      	bls.n	80046a0 <W25qxx_ReadUniqID+0x1c>
	for (uint8_t i = 0; i < 8; i++)
 80046b2:	2300      	movs	r3, #0
 80046b4:	71bb      	strb	r3, [r7, #6]
 80046b6:	e00b      	b.n	80046d0 <W25qxx_ReadUniqID+0x4c>
		w25qxx.UniqID[i] = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80046b8:	79bc      	ldrb	r4, [r7, #6]
 80046ba:	20a5      	movs	r0, #165	; 0xa5
 80046bc:	f7ff ff96 	bl	80045ec <W25qxx_Spi>
 80046c0:	4603      	mov	r3, r0
 80046c2:	461a      	mov	r2, r3
 80046c4:	4b09      	ldr	r3, [pc, #36]	; (80046ec <W25qxx_ReadUniqID+0x68>)
 80046c6:	4423      	add	r3, r4
 80046c8:	705a      	strb	r2, [r3, #1]
	for (uint8_t i = 0; i < 8; i++)
 80046ca:	79bb      	ldrb	r3, [r7, #6]
 80046cc:	3301      	adds	r3, #1
 80046ce:	71bb      	strb	r3, [r7, #6]
 80046d0:	79bb      	ldrb	r3, [r7, #6]
 80046d2:	2b07      	cmp	r3, #7
 80046d4:	d9f0      	bls.n	80046b8 <W25qxx_ReadUniqID+0x34>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80046d6:	2201      	movs	r2, #1
 80046d8:	2140      	movs	r1, #64	; 0x40
 80046da:	4803      	ldr	r0, [pc, #12]	; (80046e8 <W25qxx_ReadUniqID+0x64>)
 80046dc:	f003 ff68 	bl	80085b0 <HAL_GPIO_WritePin>
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	bd90      	pop	{r4, r7, pc}
 80046e8:	40020c00 	.word	0x40020c00
 80046ec:	2000621c 	.word	0x2000621c

080046f0 <W25qxx_WriteEnable>:
//###################################################################################################################
void W25qxx_WriteEnable(void)
{
 80046f0:	b580      	push	{r7, lr}
 80046f2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80046f4:	2200      	movs	r2, #0
 80046f6:	2140      	movs	r1, #64	; 0x40
 80046f8:	4807      	ldr	r0, [pc, #28]	; (8004718 <W25qxx_WriteEnable+0x28>)
 80046fa:	f003 ff59 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x06);
 80046fe:	2006      	movs	r0, #6
 8004700:	f7ff ff74 	bl	80045ec <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004704:	2201      	movs	r2, #1
 8004706:	2140      	movs	r1, #64	; 0x40
 8004708:	4803      	ldr	r0, [pc, #12]	; (8004718 <W25qxx_WriteEnable+0x28>)
 800470a:	f003 ff51 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_Delay(1);
 800470e:	2001      	movs	r0, #1
 8004710:	f00c fc9b 	bl	801104a <osDelay>
}
 8004714:	bf00      	nop
 8004716:	bd80      	pop	{r7, pc}
 8004718:	40020c00 	.word	0x40020c00

0800471c <W25qxx_ReadStatusRegister>:
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
	W25qxx_Delay(1);
}
//###################################################################################################################
uint8_t W25qxx_ReadStatusRegister(uint8_t SelectStatusRegister_1_2_3)
{
 800471c:	b580      	push	{r7, lr}
 800471e:	b084      	sub	sp, #16
 8004720:	af00      	add	r7, sp, #0
 8004722:	4603      	mov	r3, r0
 8004724:	71fb      	strb	r3, [r7, #7]
	uint8_t status = 0;
 8004726:	2300      	movs	r3, #0
 8004728:	73fb      	strb	r3, [r7, #15]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 800472a:	2200      	movs	r2, #0
 800472c:	2140      	movs	r1, #64	; 0x40
 800472e:	481c      	ldr	r0, [pc, #112]	; (80047a0 <W25qxx_ReadStatusRegister+0x84>)
 8004730:	f003 ff3e 	bl	80085b0 <HAL_GPIO_WritePin>
	if (SelectStatusRegister_1_2_3 == 1)
 8004734:	79fb      	ldrb	r3, [r7, #7]
 8004736:	2b01      	cmp	r3, #1
 8004738:	d10c      	bne.n	8004754 <W25qxx_ReadStatusRegister+0x38>
	{
		W25qxx_Spi(0x05);
 800473a:	2005      	movs	r0, #5
 800473c:	f7ff ff56 	bl	80045ec <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004740:	20a5      	movs	r0, #165	; 0xa5
 8004742:	f7ff ff53 	bl	80045ec <W25qxx_Spi>
 8004746:	4603      	mov	r3, r0
 8004748:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister1 = status;
 800474a:	4a16      	ldr	r2, [pc, #88]	; (80047a4 <W25qxx_ReadStatusRegister+0x88>)
 800474c:	7bfb      	ldrb	r3, [r7, #15]
 800474e:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
 8004752:	e01b      	b.n	800478c <W25qxx_ReadStatusRegister+0x70>
	}
	else if (SelectStatusRegister_1_2_3 == 2)
 8004754:	79fb      	ldrb	r3, [r7, #7]
 8004756:	2b02      	cmp	r3, #2
 8004758:	d10c      	bne.n	8004774 <W25qxx_ReadStatusRegister+0x58>
	{
		W25qxx_Spi(0x35);
 800475a:	2035      	movs	r0, #53	; 0x35
 800475c:	f7ff ff46 	bl	80045ec <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 8004760:	20a5      	movs	r0, #165	; 0xa5
 8004762:	f7ff ff43 	bl	80045ec <W25qxx_Spi>
 8004766:	4603      	mov	r3, r0
 8004768:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister2 = status;
 800476a:	4a0e      	ldr	r2, [pc, #56]	; (80047a4 <W25qxx_ReadStatusRegister+0x88>)
 800476c:	7bfb      	ldrb	r3, [r7, #15]
 800476e:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
 8004772:	e00b      	b.n	800478c <W25qxx_ReadStatusRegister+0x70>
	}
	else
	{
		W25qxx_Spi(0x15);
 8004774:	2015      	movs	r0, #21
 8004776:	f7ff ff39 	bl	80045ec <W25qxx_Spi>
		status = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 800477a:	20a5      	movs	r0, #165	; 0xa5
 800477c:	f7ff ff36 	bl	80045ec <W25qxx_Spi>
 8004780:	4603      	mov	r3, r0
 8004782:	73fb      	strb	r3, [r7, #15]
		w25qxx.StatusRegister3 = status;
 8004784:	4a07      	ldr	r2, [pc, #28]	; (80047a4 <W25qxx_ReadStatusRegister+0x88>)
 8004786:	7bfb      	ldrb	r3, [r7, #15]
 8004788:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
	}
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800478c:	2201      	movs	r2, #1
 800478e:	2140      	movs	r1, #64	; 0x40
 8004790:	4803      	ldr	r0, [pc, #12]	; (80047a0 <W25qxx_ReadStatusRegister+0x84>)
 8004792:	f003 ff0d 	bl	80085b0 <HAL_GPIO_WritePin>
	return status;
 8004796:	7bfb      	ldrb	r3, [r7, #15]
}
 8004798:	4618      	mov	r0, r3
 800479a:	3710      	adds	r7, #16
 800479c:	46bd      	mov	sp, r7
 800479e:	bd80      	pop	{r7, pc}
 80047a0:	40020c00 	.word	0x40020c00
 80047a4:	2000621c 	.word	0x2000621c

080047a8 <W25qxx_WaitForWriteEnd>:
	W25qxx_Spi(Data);
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
}
//###################################################################################################################
void W25qxx_WaitForWriteEnd(void)
{
 80047a8:	b580      	push	{r7, lr}
 80047aa:	af00      	add	r7, sp, #0
	W25qxx_Delay(1);
 80047ac:	2001      	movs	r0, #1
 80047ae:	f00c fc4c 	bl	801104a <osDelay>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 80047b2:	2200      	movs	r2, #0
 80047b4:	2140      	movs	r1, #64	; 0x40
 80047b6:	480f      	ldr	r0, [pc, #60]	; (80047f4 <W25qxx_WaitForWriteEnd+0x4c>)
 80047b8:	f003 fefa 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_Spi(0x05);
 80047bc:	2005      	movs	r0, #5
 80047be:	f7ff ff15 	bl	80045ec <W25qxx_Spi>
	do
	{
		w25qxx.StatusRegister1 = W25qxx_Spi(W25QXX_DUMMY_BYTE);
 80047c2:	20a5      	movs	r0, #165	; 0xa5
 80047c4:	f7ff ff12 	bl	80045ec <W25qxx_Spi>
 80047c8:	4603      	mov	r3, r0
 80047ca:	461a      	mov	r2, r3
 80047cc:	4b0a      	ldr	r3, [pc, #40]	; (80047f8 <W25qxx_WaitForWriteEnd+0x50>)
 80047ce:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
		W25qxx_Delay(1);
 80047d2:	2001      	movs	r0, #1
 80047d4:	f00c fc39 	bl	801104a <osDelay>
	} while ((w25qxx.StatusRegister1 & 0x01) == 0x01);
 80047d8:	4b07      	ldr	r3, [pc, #28]	; (80047f8 <W25qxx_WaitForWriteEnd+0x50>)
 80047da:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80047de:	f003 0301 	and.w	r3, r3, #1
 80047e2:	2b00      	cmp	r3, #0
 80047e4:	d1ed      	bne.n	80047c2 <W25qxx_WaitForWriteEnd+0x1a>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 80047e6:	2201      	movs	r2, #1
 80047e8:	2140      	movs	r1, #64	; 0x40
 80047ea:	4802      	ldr	r0, [pc, #8]	; (80047f4 <W25qxx_WaitForWriteEnd+0x4c>)
 80047ec:	f003 fee0 	bl	80085b0 <HAL_GPIO_WritePin>
}
 80047f0:	bf00      	nop
 80047f2:	bd80      	pop	{r7, pc}
 80047f4:	40020c00 	.word	0x40020c00
 80047f8:	2000621c 	.word	0x2000621c

080047fc <W25qxx_Init>:
//###################################################################################################################
bool W25qxx_Init(void)
{
 80047fc:	b580      	push	{r7, lr}
 80047fe:	b082      	sub	sp, #8
 8004800:	af00      	add	r7, sp, #0
	w25qxx.Lock = 1;
 8004802:	4b90      	ldr	r3, [pc, #576]	; (8004a44 <W25qxx_Init+0x248>)
 8004804:	2201      	movs	r2, #1
 8004806:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	while (HAL_GetTick() < 100)
 800480a:	e002      	b.n	8004812 <W25qxx_Init+0x16>
		W25qxx_Delay(1);
 800480c:	2001      	movs	r0, #1
 800480e:	f00c fc1c 	bl	801104a <osDelay>
	while (HAL_GetTick() < 100)
 8004812:	f002 ffb5 	bl	8007780 <HAL_GetTick>
 8004816:	4603      	mov	r3, r0
 8004818:	2b63      	cmp	r3, #99	; 0x63
 800481a:	d9f7      	bls.n	800480c <W25qxx_Init+0x10>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 800481c:	2201      	movs	r2, #1
 800481e:	2140      	movs	r1, #64	; 0x40
 8004820:	4889      	ldr	r0, [pc, #548]	; (8004a48 <W25qxx_Init+0x24c>)
 8004822:	f003 fec5 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_Delay(100);
 8004826:	2064      	movs	r0, #100	; 0x64
 8004828:	f00c fc0f 	bl	801104a <osDelay>
	uint32_t id;
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Init Begin...\r\n");
 800482c:	4887      	ldr	r0, [pc, #540]	; (8004a4c <W25qxx_Init+0x250>)
 800482e:	f012 f85f 	bl	80168f0 <puts>
#endif
	id = W25qxx_ReadID();
 8004832:	f7ff fef1 	bl	8004618 <W25qxx_ReadID>
 8004836:	6078      	str	r0, [r7, #4]

#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ID:0x%X\r\n", id);
 8004838:	6879      	ldr	r1, [r7, #4]
 800483a:	4885      	ldr	r0, [pc, #532]	; (8004a50 <W25qxx_Init+0x254>)
 800483c:	f011 ffd2 	bl	80167e4 <iprintf>
#endif
	switch (id & 0x000000FF)
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	b2db      	uxtb	r3, r3
 8004844:	3b11      	subs	r3, #17
 8004846:	2b0f      	cmp	r3, #15
 8004848:	f200 808b 	bhi.w	8004962 <W25qxx_Init+0x166>
 800484c:	a201      	add	r2, pc, #4	; (adr r2, 8004854 <W25qxx_Init+0x58>)
 800484e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004852:	bf00      	nop
 8004854:	0800494f 	.word	0x0800494f
 8004858:	0800493b 	.word	0x0800493b
 800485c:	08004927 	.word	0x08004927
 8004860:	08004913 	.word	0x08004913
 8004864:	080048ff 	.word	0x080048ff
 8004868:	080048eb 	.word	0x080048eb
 800486c:	080048d7 	.word	0x080048d7
 8004870:	080048c1 	.word	0x080048c1
 8004874:	080048ab 	.word	0x080048ab
 8004878:	08004963 	.word	0x08004963
 800487c:	08004963 	.word	0x08004963
 8004880:	08004963 	.word	0x08004963
 8004884:	08004963 	.word	0x08004963
 8004888:	08004963 	.word	0x08004963
 800488c:	08004963 	.word	0x08004963
 8004890:	08004895 	.word	0x08004895
	{
	case 0x20: // 	w25q512
		w25qxx.ID = W25Q512;
 8004894:	4b6b      	ldr	r3, [pc, #428]	; (8004a44 <W25qxx_Init+0x248>)
 8004896:	220a      	movs	r2, #10
 8004898:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 1024;
 800489a:	4b6a      	ldr	r3, [pc, #424]	; (8004a44 <W25qxx_Init+0x248>)
 800489c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80048a0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q512\r\n");
 80048a2:	486c      	ldr	r0, [pc, #432]	; (8004a54 <W25qxx_Init+0x258>)
 80048a4:	f012 f824 	bl	80168f0 <puts>
#endif
		break;
 80048a8:	e064      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x19: // 	w25q256
		w25qxx.ID = W25Q256;
 80048aa:	4b66      	ldr	r3, [pc, #408]	; (8004a44 <W25qxx_Init+0x248>)
 80048ac:	2209      	movs	r2, #9
 80048ae:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 512;
 80048b0:	4b64      	ldr	r3, [pc, #400]	; (8004a44 <W25qxx_Init+0x248>)
 80048b2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80048b6:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q256\r\n");
 80048b8:	4867      	ldr	r0, [pc, #412]	; (8004a58 <W25qxx_Init+0x25c>)
 80048ba:	f012 f819 	bl	80168f0 <puts>
#endif
		break;
 80048be:	e059      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x18: // 	w25q128
		w25qxx.ID = W25Q128;
 80048c0:	4b60      	ldr	r3, [pc, #384]	; (8004a44 <W25qxx_Init+0x248>)
 80048c2:	2208      	movs	r2, #8
 80048c4:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 256;
 80048c6:	4b5f      	ldr	r3, [pc, #380]	; (8004a44 <W25qxx_Init+0x248>)
 80048c8:	f44f 7280 	mov.w	r2, #256	; 0x100
 80048cc:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q128\r\n");
 80048ce:	4863      	ldr	r0, [pc, #396]	; (8004a5c <W25qxx_Init+0x260>)
 80048d0:	f012 f80e 	bl	80168f0 <puts>
#endif
		break;
 80048d4:	e04e      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x17: //	w25q64
		w25qxx.ID = W25Q64;
 80048d6:	4b5b      	ldr	r3, [pc, #364]	; (8004a44 <W25qxx_Init+0x248>)
 80048d8:	2207      	movs	r2, #7
 80048da:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 128;
 80048dc:	4b59      	ldr	r3, [pc, #356]	; (8004a44 <W25qxx_Init+0x248>)
 80048de:	2280      	movs	r2, #128	; 0x80
 80048e0:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q64\r\n");
 80048e2:	485f      	ldr	r0, [pc, #380]	; (8004a60 <W25qxx_Init+0x264>)
 80048e4:	f012 f804 	bl	80168f0 <puts>
#endif
		break;
 80048e8:	e044      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x16: //	w25q32
		w25qxx.ID = W25Q32;
 80048ea:	4b56      	ldr	r3, [pc, #344]	; (8004a44 <W25qxx_Init+0x248>)
 80048ec:	2206      	movs	r2, #6
 80048ee:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 64;
 80048f0:	4b54      	ldr	r3, [pc, #336]	; (8004a44 <W25qxx_Init+0x248>)
 80048f2:	2240      	movs	r2, #64	; 0x40
 80048f4:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q32\r\n");
 80048f6:	485b      	ldr	r0, [pc, #364]	; (8004a64 <W25qxx_Init+0x268>)
 80048f8:	f011 fffa 	bl	80168f0 <puts>
#endif
		break;
 80048fc:	e03a      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x15: //	w25q16
		w25qxx.ID = W25Q16;
 80048fe:	4b51      	ldr	r3, [pc, #324]	; (8004a44 <W25qxx_Init+0x248>)
 8004900:	2205      	movs	r2, #5
 8004902:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 32;
 8004904:	4b4f      	ldr	r3, [pc, #316]	; (8004a44 <W25qxx_Init+0x248>)
 8004906:	2220      	movs	r2, #32
 8004908:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q16\r\n");
 800490a:	4857      	ldr	r0, [pc, #348]	; (8004a68 <W25qxx_Init+0x26c>)
 800490c:	f011 fff0 	bl	80168f0 <puts>
#endif
		break;
 8004910:	e030      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x14: //	w25q80
		w25qxx.ID = W25Q80;
 8004912:	4b4c      	ldr	r3, [pc, #304]	; (8004a44 <W25qxx_Init+0x248>)
 8004914:	2204      	movs	r2, #4
 8004916:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 16;
 8004918:	4b4a      	ldr	r3, [pc, #296]	; (8004a44 <W25qxx_Init+0x248>)
 800491a:	2210      	movs	r2, #16
 800491c:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q80\r\n");
 800491e:	4853      	ldr	r0, [pc, #332]	; (8004a6c <W25qxx_Init+0x270>)
 8004920:	f011 ffe6 	bl	80168f0 <puts>
#endif
		break;
 8004924:	e026      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x13: //	w25q40
		w25qxx.ID = W25Q40;
 8004926:	4b47      	ldr	r3, [pc, #284]	; (8004a44 <W25qxx_Init+0x248>)
 8004928:	2203      	movs	r2, #3
 800492a:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 8;
 800492c:	4b45      	ldr	r3, [pc, #276]	; (8004a44 <W25qxx_Init+0x248>)
 800492e:	2208      	movs	r2, #8
 8004930:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q40\r\n");
 8004932:	484f      	ldr	r0, [pc, #316]	; (8004a70 <W25qxx_Init+0x274>)
 8004934:	f011 ffdc 	bl	80168f0 <puts>
#endif
		break;
 8004938:	e01c      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x12: //	w25q20
		w25qxx.ID = W25Q20;
 800493a:	4b42      	ldr	r3, [pc, #264]	; (8004a44 <W25qxx_Init+0x248>)
 800493c:	2202      	movs	r2, #2
 800493e:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 4;
 8004940:	4b40      	ldr	r3, [pc, #256]	; (8004a44 <W25qxx_Init+0x248>)
 8004942:	2204      	movs	r2, #4
 8004944:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q20\r\n");
 8004946:	484b      	ldr	r0, [pc, #300]	; (8004a74 <W25qxx_Init+0x278>)
 8004948:	f011 ffd2 	bl	80168f0 <puts>
#endif
		break;
 800494c:	e012      	b.n	8004974 <W25qxx_Init+0x178>
	case 0x11: //	w25q10
		w25qxx.ID = W25Q10;
 800494e:	4b3d      	ldr	r3, [pc, #244]	; (8004a44 <W25qxx_Init+0x248>)
 8004950:	2201      	movs	r2, #1
 8004952:	701a      	strb	r2, [r3, #0]
		w25qxx.BlockCount = 2;
 8004954:	4b3b      	ldr	r3, [pc, #236]	; (8004a44 <W25qxx_Init+0x248>)
 8004956:	2202      	movs	r2, #2
 8004958:	61da      	str	r2, [r3, #28]
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Chip: w25q10\r\n");
 800495a:	4847      	ldr	r0, [pc, #284]	; (8004a78 <W25qxx_Init+0x27c>)
 800495c:	f011 ffc8 	bl	80168f0 <puts>
#endif
		break;
 8004960:	e008      	b.n	8004974 <W25qxx_Init+0x178>
	default:
#if (_W25QXX_DEBUG == 1)
		printf("w25qxx Unknown ID\r\n");
 8004962:	4846      	ldr	r0, [pc, #280]	; (8004a7c <W25qxx_Init+0x280>)
 8004964:	f011 ffc4 	bl	80168f0 <puts>
#endif
		w25qxx.Lock = 0;
 8004968:	4b36      	ldr	r3, [pc, #216]	; (8004a44 <W25qxx_Init+0x248>)
 800496a:	2200      	movs	r2, #0
 800496c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
		return false;
 8004970:	2300      	movs	r3, #0
 8004972:	e063      	b.n	8004a3c <W25qxx_Init+0x240>
	}
	w25qxx.PageSize = 256;
 8004974:	4b33      	ldr	r3, [pc, #204]	; (8004a44 <W25qxx_Init+0x248>)
 8004976:	f44f 7280 	mov.w	r2, #256	; 0x100
 800497a:	815a      	strh	r2, [r3, #10]
	w25qxx.SectorSize = 0x1000;
 800497c:	4b31      	ldr	r3, [pc, #196]	; (8004a44 <W25qxx_Init+0x248>)
 800497e:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004982:	611a      	str	r2, [r3, #16]
	w25qxx.SectorCount = w25qxx.BlockCount * 16;
 8004984:	4b2f      	ldr	r3, [pc, #188]	; (8004a44 <W25qxx_Init+0x248>)
 8004986:	69db      	ldr	r3, [r3, #28]
 8004988:	011b      	lsls	r3, r3, #4
 800498a:	4a2e      	ldr	r2, [pc, #184]	; (8004a44 <W25qxx_Init+0x248>)
 800498c:	6153      	str	r3, [r2, #20]
	w25qxx.PageCount = (w25qxx.SectorCount * w25qxx.SectorSize) / w25qxx.PageSize;
 800498e:	4b2d      	ldr	r3, [pc, #180]	; (8004a44 <W25qxx_Init+0x248>)
 8004990:	695b      	ldr	r3, [r3, #20]
 8004992:	4a2c      	ldr	r2, [pc, #176]	; (8004a44 <W25qxx_Init+0x248>)
 8004994:	6912      	ldr	r2, [r2, #16]
 8004996:	fb02 f303 	mul.w	r3, r2, r3
 800499a:	4a2a      	ldr	r2, [pc, #168]	; (8004a44 <W25qxx_Init+0x248>)
 800499c:	8952      	ldrh	r2, [r2, #10]
 800499e:	fbb3 f3f2 	udiv	r3, r3, r2
 80049a2:	4a28      	ldr	r2, [pc, #160]	; (8004a44 <W25qxx_Init+0x248>)
 80049a4:	60d3      	str	r3, [r2, #12]
	w25qxx.BlockSize = w25qxx.SectorSize * 16;
 80049a6:	4b27      	ldr	r3, [pc, #156]	; (8004a44 <W25qxx_Init+0x248>)
 80049a8:	691b      	ldr	r3, [r3, #16]
 80049aa:	011b      	lsls	r3, r3, #4
 80049ac:	4a25      	ldr	r2, [pc, #148]	; (8004a44 <W25qxx_Init+0x248>)
 80049ae:	6193      	str	r3, [r2, #24]
	w25qxx.CapacityInKiloByte = (w25qxx.SectorCount * w25qxx.SectorSize) / 1024;
 80049b0:	4b24      	ldr	r3, [pc, #144]	; (8004a44 <W25qxx_Init+0x248>)
 80049b2:	695b      	ldr	r3, [r3, #20]
 80049b4:	4a23      	ldr	r2, [pc, #140]	; (8004a44 <W25qxx_Init+0x248>)
 80049b6:	6912      	ldr	r2, [r2, #16]
 80049b8:	fb02 f303 	mul.w	r3, r2, r3
 80049bc:	0a9b      	lsrs	r3, r3, #10
 80049be:	4a21      	ldr	r2, [pc, #132]	; (8004a44 <W25qxx_Init+0x248>)
 80049c0:	6213      	str	r3, [r2, #32]
	W25qxx_ReadUniqID();
 80049c2:	f7ff fe5f 	bl	8004684 <W25qxx_ReadUniqID>
	W25qxx_ReadStatusRegister(1);
 80049c6:	2001      	movs	r0, #1
 80049c8:	f7ff fea8 	bl	800471c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(2);
 80049cc:	2002      	movs	r0, #2
 80049ce:	f7ff fea5 	bl	800471c <W25qxx_ReadStatusRegister>
	W25qxx_ReadStatusRegister(3);
 80049d2:	2003      	movs	r0, #3
 80049d4:	f7ff fea2 	bl	800471c <W25qxx_ReadStatusRegister>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx Page Size: %d Bytes\r\n", w25qxx.PageSize);
 80049d8:	4b1a      	ldr	r3, [pc, #104]	; (8004a44 <W25qxx_Init+0x248>)
 80049da:	895b      	ldrh	r3, [r3, #10]
 80049dc:	4619      	mov	r1, r3
 80049de:	4828      	ldr	r0, [pc, #160]	; (8004a80 <W25qxx_Init+0x284>)
 80049e0:	f011 ff00 	bl	80167e4 <iprintf>
	printf("w25qxx Page Count: %d\r\n", w25qxx.PageCount);
 80049e4:	4b17      	ldr	r3, [pc, #92]	; (8004a44 <W25qxx_Init+0x248>)
 80049e6:	68db      	ldr	r3, [r3, #12]
 80049e8:	4619      	mov	r1, r3
 80049ea:	4826      	ldr	r0, [pc, #152]	; (8004a84 <W25qxx_Init+0x288>)
 80049ec:	f011 fefa 	bl	80167e4 <iprintf>
	printf("w25qxx Sector Size: %d Bytes\r\n", w25qxx.SectorSize);
 80049f0:	4b14      	ldr	r3, [pc, #80]	; (8004a44 <W25qxx_Init+0x248>)
 80049f2:	691b      	ldr	r3, [r3, #16]
 80049f4:	4619      	mov	r1, r3
 80049f6:	4824      	ldr	r0, [pc, #144]	; (8004a88 <W25qxx_Init+0x28c>)
 80049f8:	f011 fef4 	bl	80167e4 <iprintf>
	printf("w25qxx Sector Count: %d\r\n", w25qxx.SectorCount);
 80049fc:	4b11      	ldr	r3, [pc, #68]	; (8004a44 <W25qxx_Init+0x248>)
 80049fe:	695b      	ldr	r3, [r3, #20]
 8004a00:	4619      	mov	r1, r3
 8004a02:	4822      	ldr	r0, [pc, #136]	; (8004a8c <W25qxx_Init+0x290>)
 8004a04:	f011 feee 	bl	80167e4 <iprintf>
	printf("w25qxx Block Size: %d Bytes\r\n", w25qxx.BlockSize);
 8004a08:	4b0e      	ldr	r3, [pc, #56]	; (8004a44 <W25qxx_Init+0x248>)
 8004a0a:	699b      	ldr	r3, [r3, #24]
 8004a0c:	4619      	mov	r1, r3
 8004a0e:	4820      	ldr	r0, [pc, #128]	; (8004a90 <W25qxx_Init+0x294>)
 8004a10:	f011 fee8 	bl	80167e4 <iprintf>
	printf("w25qxx Block Count: %d\r\n", w25qxx.BlockCount);
 8004a14:	4b0b      	ldr	r3, [pc, #44]	; (8004a44 <W25qxx_Init+0x248>)
 8004a16:	69db      	ldr	r3, [r3, #28]
 8004a18:	4619      	mov	r1, r3
 8004a1a:	481e      	ldr	r0, [pc, #120]	; (8004a94 <W25qxx_Init+0x298>)
 8004a1c:	f011 fee2 	bl	80167e4 <iprintf>
	printf("w25qxx Capacity: %d KiloBytes\r\n", w25qxx.CapacityInKiloByte);
 8004a20:	4b08      	ldr	r3, [pc, #32]	; (8004a44 <W25qxx_Init+0x248>)
 8004a22:	6a1b      	ldr	r3, [r3, #32]
 8004a24:	4619      	mov	r1, r3
 8004a26:	481c      	ldr	r0, [pc, #112]	; (8004a98 <W25qxx_Init+0x29c>)
 8004a28:	f011 fedc 	bl	80167e4 <iprintf>
	printf("w25qxx Init Done\r\n");
 8004a2c:	481b      	ldr	r0, [pc, #108]	; (8004a9c <W25qxx_Init+0x2a0>)
 8004a2e:	f011 ff5f 	bl	80168f0 <puts>
#endif
	w25qxx.Lock = 0;
 8004a32:	4b04      	ldr	r3, [pc, #16]	; (8004a44 <W25qxx_Init+0x248>)
 8004a34:	2200      	movs	r2, #0
 8004a36:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	return true;
 8004a3a:	2301      	movs	r3, #1
}
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	3708      	adds	r7, #8
 8004a40:	46bd      	mov	sp, r7
 8004a42:	bd80      	pop	{r7, pc}
 8004a44:	2000621c 	.word	0x2000621c
 8004a48:	40020c00 	.word	0x40020c00
 8004a4c:	0801af24 	.word	0x0801af24
 8004a50:	0801af3c 	.word	0x0801af3c
 8004a54:	0801af50 	.word	0x0801af50
 8004a58:	0801af68 	.word	0x0801af68
 8004a5c:	0801af80 	.word	0x0801af80
 8004a60:	0801af98 	.word	0x0801af98
 8004a64:	0801afb0 	.word	0x0801afb0
 8004a68:	0801afc8 	.word	0x0801afc8
 8004a6c:	0801afe0 	.word	0x0801afe0
 8004a70:	0801aff8 	.word	0x0801aff8
 8004a74:	0801b010 	.word	0x0801b010
 8004a78:	0801b028 	.word	0x0801b028
 8004a7c:	0801b040 	.word	0x0801b040
 8004a80:	0801b054 	.word	0x0801b054
 8004a84:	0801b074 	.word	0x0801b074
 8004a88:	0801b08c 	.word	0x0801b08c
 8004a8c:	0801b0ac 	.word	0x0801b0ac
 8004a90:	0801b0c8 	.word	0x0801b0c8
 8004a94:	0801b0e8 	.word	0x0801b0e8
 8004a98:	0801b104 	.word	0x0801b104
 8004a9c:	0801b124 	.word	0x0801b124

08004aa0 <W25qxx_EraseSector>:
	W25qxx_Delay(10);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_EraseSector(uint32_t SectorAddr)
{
 8004aa0:	b580      	push	{r7, lr}
 8004aa2:	b084      	sub	sp, #16
 8004aa4:	af00      	add	r7, sp, #0
 8004aa6:	6078      	str	r0, [r7, #4]
	while (w25qxx.Lock == 1)
 8004aa8:	e002      	b.n	8004ab0 <W25qxx_EraseSector+0x10>
		W25qxx_Delay(1);
 8004aaa:	2001      	movs	r0, #1
 8004aac:	f00c facd 	bl	801104a <osDelay>
	while (w25qxx.Lock == 1)
 8004ab0:	4b2d      	ldr	r3, [pc, #180]	; (8004b68 <W25qxx_EraseSector+0xc8>)
 8004ab2:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004ab6:	2b01      	cmp	r3, #1
 8004ab8:	d0f7      	beq.n	8004aaa <W25qxx_EraseSector+0xa>
	w25qxx.Lock = 1;
 8004aba:	4b2b      	ldr	r3, [pc, #172]	; (8004b68 <W25qxx_EraseSector+0xc8>)
 8004abc:	2201      	movs	r2, #1
 8004abe:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
#if (_W25QXX_DEBUG == 1)
	uint32_t StartTime = HAL_GetTick();
 8004ac2:	f002 fe5d 	bl	8007780 <HAL_GetTick>
 8004ac6:	60f8      	str	r0, [r7, #12]
	printf("w25qxx EraseSector %d Begin...\r\n", SectorAddr);
 8004ac8:	6879      	ldr	r1, [r7, #4]
 8004aca:	4828      	ldr	r0, [pc, #160]	; (8004b6c <W25qxx_EraseSector+0xcc>)
 8004acc:	f011 fe8a 	bl	80167e4 <iprintf>
#endif
	W25qxx_WaitForWriteEnd();
 8004ad0:	f7ff fe6a 	bl	80047a8 <W25qxx_WaitForWriteEnd>
	SectorAddr = SectorAddr * w25qxx.SectorSize;
 8004ad4:	4b24      	ldr	r3, [pc, #144]	; (8004b68 <W25qxx_EraseSector+0xc8>)
 8004ad6:	691a      	ldr	r2, [r3, #16]
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	fb02 f303 	mul.w	r3, r2, r3
 8004ade:	607b      	str	r3, [r7, #4]
	W25qxx_WriteEnable();
 8004ae0:	f7ff fe06 	bl	80046f0 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	2140      	movs	r1, #64	; 0x40
 8004ae8:	4821      	ldr	r0, [pc, #132]	; (8004b70 <W25qxx_EraseSector+0xd0>)
 8004aea:	f003 fd61 	bl	80085b0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004aee:	4b1e      	ldr	r3, [pc, #120]	; (8004b68 <W25qxx_EraseSector+0xc8>)
 8004af0:	781b      	ldrb	r3, [r3, #0]
 8004af2:	2b08      	cmp	r3, #8
 8004af4:	d909      	bls.n	8004b0a <W25qxx_EraseSector+0x6a>
	{
		W25qxx_Spi(0x21);
 8004af6:	2021      	movs	r0, #33	; 0x21
 8004af8:	f7ff fd78 	bl	80045ec <W25qxx_Spi>
		W25qxx_Spi((SectorAddr & 0xFF000000) >> 24);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	0e1b      	lsrs	r3, r3, #24
 8004b00:	b2db      	uxtb	r3, r3
 8004b02:	4618      	mov	r0, r3
 8004b04:	f7ff fd72 	bl	80045ec <W25qxx_Spi>
 8004b08:	e002      	b.n	8004b10 <W25qxx_EraseSector+0x70>
	}
	else
	{
		W25qxx_Spi(0x20);
 8004b0a:	2020      	movs	r0, #32
 8004b0c:	f7ff fd6e 	bl	80045ec <W25qxx_Spi>
	}
	W25qxx_Spi((SectorAddr & 0xFF0000) >> 16);
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	0c1b      	lsrs	r3, r3, #16
 8004b14:	b2db      	uxtb	r3, r3
 8004b16:	4618      	mov	r0, r3
 8004b18:	f7ff fd68 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi((SectorAddr & 0xFF00) >> 8);
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	0a1b      	lsrs	r3, r3, #8
 8004b20:	b2db      	uxtb	r3, r3
 8004b22:	4618      	mov	r0, r3
 8004b24:	f7ff fd62 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi(SectorAddr & 0xFF);
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	4618      	mov	r0, r3
 8004b2e:	f7ff fd5d 	bl	80045ec <W25qxx_Spi>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004b32:	2201      	movs	r2, #1
 8004b34:	2140      	movs	r1, #64	; 0x40
 8004b36:	480e      	ldr	r0, [pc, #56]	; (8004b70 <W25qxx_EraseSector+0xd0>)
 8004b38:	f003 fd3a 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004b3c:	f7ff fe34 	bl	80047a8 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx EraseSector done after %d ms\r\n", HAL_GetTick() - StartTime);
 8004b40:	f002 fe1e 	bl	8007780 <HAL_GetTick>
 8004b44:	4602      	mov	r2, r0
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	1ad3      	subs	r3, r2, r3
 8004b4a:	4619      	mov	r1, r3
 8004b4c:	4809      	ldr	r0, [pc, #36]	; (8004b74 <W25qxx_EraseSector+0xd4>)
 8004b4e:	f011 fe49 	bl	80167e4 <iprintf>
#endif
	W25qxx_Delay(1);
 8004b52:	2001      	movs	r0, #1
 8004b54:	f00c fa79 	bl	801104a <osDelay>
	w25qxx.Lock = 0;
 8004b58:	4b03      	ldr	r3, [pc, #12]	; (8004b68 <W25qxx_EraseSector+0xc8>)
 8004b5a:	2200      	movs	r2, #0
 8004b5c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004b60:	bf00      	nop
 8004b62:	3710      	adds	r7, #16
 8004b64:	46bd      	mov	sp, r7
 8004b66:	bd80      	pop	{r7, pc}
 8004b68:	2000621c 	.word	0x2000621c
 8004b6c:	0801b17c 	.word	0x0801b17c
 8004b70:	40020c00 	.word	0x40020c00
 8004b74:	0801b1a0 	.word	0x0801b1a0

08004b78 <W25qxx_SectorToPage>:
{
	return ((SectorAddress * w25qxx.SectorSize) / w25qxx.BlockSize);
}
//###################################################################################################################
uint32_t W25qxx_SectorToPage(uint32_t SectorAddress)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	b083      	sub	sp, #12
 8004b7c:	af00      	add	r7, sp, #0
 8004b7e:	6078      	str	r0, [r7, #4]
	return (SectorAddress * w25qxx.SectorSize) / w25qxx.PageSize;
 8004b80:	4b07      	ldr	r3, [pc, #28]	; (8004ba0 <W25qxx_SectorToPage+0x28>)
 8004b82:	691b      	ldr	r3, [r3, #16]
 8004b84:	687a      	ldr	r2, [r7, #4]
 8004b86:	fb02 f303 	mul.w	r3, r2, r3
 8004b8a:	4a05      	ldr	r2, [pc, #20]	; (8004ba0 <W25qxx_SectorToPage+0x28>)
 8004b8c:	8952      	ldrh	r2, [r2, #10]
 8004b8e:	fbb3 f3f2 	udiv	r3, r3, r2
}
 8004b92:	4618      	mov	r0, r3
 8004b94:	370c      	adds	r7, #12
 8004b96:	46bd      	mov	sp, r7
 8004b98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	2000621c 	.word	0x2000621c

08004ba4 <W25qxx_WritePage>:
#endif
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_WritePage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_PageSize)
{
 8004ba4:	b580      	push	{r7, lr}
 8004ba6:	b086      	sub	sp, #24
 8004ba8:	af00      	add	r7, sp, #0
 8004baa:	60f8      	str	r0, [r7, #12]
 8004bac:	60b9      	str	r1, [r7, #8]
 8004bae:	607a      	str	r2, [r7, #4]
 8004bb0:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004bb2:	e002      	b.n	8004bba <W25qxx_WritePage+0x16>
		W25qxx_Delay(1);
 8004bb4:	2001      	movs	r0, #1
 8004bb6:	f00c fa48 	bl	801104a <osDelay>
	while (w25qxx.Lock == 1)
 8004bba:	4b57      	ldr	r3, [pc, #348]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004bbc:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004bc0:	2b01      	cmp	r3, #1
 8004bc2:	d0f7      	beq.n	8004bb4 <W25qxx_WritePage+0x10>
	w25qxx.Lock = 1;
 8004bc4:	4b54      	ldr	r3, [pc, #336]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004bc6:	2201      	movs	r2, #1
 8004bc8:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if (((NumByteToWrite_up_to_PageSize + OffsetInByte) > w25qxx.PageSize) || (NumByteToWrite_up_to_PageSize == 0))
 8004bcc:	683a      	ldr	r2, [r7, #0]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	4413      	add	r3, r2
 8004bd2:	4a51      	ldr	r2, [pc, #324]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004bd4:	8952      	ldrh	r2, [r2, #10]
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d802      	bhi.n	8004be0 <W25qxx_WritePage+0x3c>
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	2b00      	cmp	r3, #0
 8004bde:	d105      	bne.n	8004bec <W25qxx_WritePage+0x48>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004be0:	4b4d      	ldr	r3, [pc, #308]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004be2:	895b      	ldrh	r3, [r3, #10]
 8004be4:	461a      	mov	r2, r3
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	1ad3      	subs	r3, r2, r3
 8004bea:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToWrite_up_to_PageSize) > w25qxx.PageSize)
 8004bec:	687a      	ldr	r2, [r7, #4]
 8004bee:	683b      	ldr	r3, [r7, #0]
 8004bf0:	4413      	add	r3, r2
 8004bf2:	4a49      	ldr	r2, [pc, #292]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004bf4:	8952      	ldrh	r2, [r2, #10]
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d905      	bls.n	8004c06 <W25qxx_WritePage+0x62>
		NumByteToWrite_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004bfa:	4b47      	ldr	r3, [pc, #284]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004bfc:	895b      	ldrh	r3, [r3, #10]
 8004bfe:	461a      	mov	r2, r3
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	1ad3      	subs	r3, r2, r3
 8004c04:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx WritePage:%d, Offset:%d ,Writes %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToWrite_up_to_PageSize);
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	687a      	ldr	r2, [r7, #4]
 8004c0a:	68b9      	ldr	r1, [r7, #8]
 8004c0c:	4843      	ldr	r0, [pc, #268]	; (8004d1c <W25qxx_WritePage+0x178>)
 8004c0e:	f011 fde9 	bl	80167e4 <iprintf>
	W25qxx_Delay(100);
 8004c12:	2064      	movs	r0, #100	; 0x64
 8004c14:	f00c fa19 	bl	801104a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004c18:	f002 fdb2 	bl	8007780 <HAL_GetTick>
 8004c1c:	6138      	str	r0, [r7, #16]
#endif
	W25qxx_WaitForWriteEnd();
 8004c1e:	f7ff fdc3 	bl	80047a8 <W25qxx_WaitForWriteEnd>
	W25qxx_WriteEnable();
 8004c22:	f7ff fd65 	bl	80046f0 <W25qxx_WriteEnable>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004c26:	2200      	movs	r2, #0
 8004c28:	2140      	movs	r1, #64	; 0x40
 8004c2a:	483d      	ldr	r0, [pc, #244]	; (8004d20 <W25qxx_WritePage+0x17c>)
 8004c2c:	f003 fcc0 	bl	80085b0 <HAL_GPIO_WritePin>
	Page_Address = (Page_Address * w25qxx.PageSize) + OffsetInByte;
 8004c30:	4b39      	ldr	r3, [pc, #228]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004c32:	895b      	ldrh	r3, [r3, #10]
 8004c34:	461a      	mov	r2, r3
 8004c36:	68bb      	ldr	r3, [r7, #8]
 8004c38:	fb03 f302 	mul.w	r3, r3, r2
 8004c3c:	687a      	ldr	r2, [r7, #4]
 8004c3e:	4413      	add	r3, r2
 8004c40:	60bb      	str	r3, [r7, #8]
	if (w25qxx.ID >= W25Q256)
 8004c42:	4b35      	ldr	r3, [pc, #212]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004c44:	781b      	ldrb	r3, [r3, #0]
 8004c46:	2b08      	cmp	r3, #8
 8004c48:	d909      	bls.n	8004c5e <W25qxx_WritePage+0xba>
	{
		W25qxx_Spi(0x12);
 8004c4a:	2012      	movs	r0, #18
 8004c4c:	f7ff fcce 	bl	80045ec <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004c50:	68bb      	ldr	r3, [r7, #8]
 8004c52:	0e1b      	lsrs	r3, r3, #24
 8004c54:	b2db      	uxtb	r3, r3
 8004c56:	4618      	mov	r0, r3
 8004c58:	f7ff fcc8 	bl	80045ec <W25qxx_Spi>
 8004c5c:	e002      	b.n	8004c64 <W25qxx_WritePage+0xc0>
	}
	else
	{
		W25qxx_Spi(0x02);
 8004c5e:	2002      	movs	r0, #2
 8004c60:	f7ff fcc4 	bl	80045ec <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004c64:	68bb      	ldr	r3, [r7, #8]
 8004c66:	0c1b      	lsrs	r3, r3, #16
 8004c68:	b2db      	uxtb	r3, r3
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	f7ff fcbe 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004c70:	68bb      	ldr	r3, [r7, #8]
 8004c72:	0a1b      	lsrs	r3, r3, #8
 8004c74:	b2db      	uxtb	r3, r3
 8004c76:	4618      	mov	r0, r3
 8004c78:	f7ff fcb8 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004c7c:	68bb      	ldr	r3, [r7, #8]
 8004c7e:	b2db      	uxtb	r3, r3
 8004c80:	4618      	mov	r0, r3
 8004c82:	f7ff fcb3 	bl	80045ec <W25qxx_Spi>
	HAL_SPI_Transmit(&_W25QXX_SPI, pBuffer, NumByteToWrite_up_to_PageSize, 100);
 8004c86:	683b      	ldr	r3, [r7, #0]
 8004c88:	b29a      	uxth	r2, r3
 8004c8a:	2364      	movs	r3, #100	; 0x64
 8004c8c:	68f9      	ldr	r1, [r7, #12]
 8004c8e:	4825      	ldr	r0, [pc, #148]	; (8004d24 <W25qxx_WritePage+0x180>)
 8004c90:	f006 facd 	bl	800b22e <HAL_SPI_Transmit>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004c94:	2201      	movs	r2, #1
 8004c96:	2140      	movs	r1, #64	; 0x40
 8004c98:	4821      	ldr	r0, [pc, #132]	; (8004d20 <W25qxx_WritePage+0x17c>)
 8004c9a:	f003 fc89 	bl	80085b0 <HAL_GPIO_WritePin>
	W25qxx_WaitForWriteEnd();
 8004c9e:	f7ff fd83 	bl	80047a8 <W25qxx_WaitForWriteEnd>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004ca2:	f002 fd6d 	bl	8007780 <HAL_GetTick>
 8004ca6:	4602      	mov	r2, r0
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	1ad3      	subs	r3, r2, r3
 8004cac:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004cae:	2300      	movs	r3, #0
 8004cb0:	617b      	str	r3, [r7, #20]
 8004cb2:	e018      	b.n	8004ce6 <W25qxx_WritePage+0x142>
	{
		if ((i % 8 == 0) && (i > 2))
 8004cb4:	697b      	ldr	r3, [r7, #20]
 8004cb6:	f003 0307 	and.w	r3, r3, #7
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d108      	bne.n	8004cd0 <W25qxx_WritePage+0x12c>
 8004cbe:	697b      	ldr	r3, [r7, #20]
 8004cc0:	2b02      	cmp	r3, #2
 8004cc2:	d905      	bls.n	8004cd0 <W25qxx_WritePage+0x12c>
		{
			printf("\r\n");
 8004cc4:	4818      	ldr	r0, [pc, #96]	; (8004d28 <W25qxx_WritePage+0x184>)
 8004cc6:	f011 fe13 	bl	80168f0 <puts>
			W25qxx_Delay(10);
 8004cca:	200a      	movs	r0, #10
 8004ccc:	f00c f9bd 	bl	801104a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004cd0:	68fa      	ldr	r2, [r7, #12]
 8004cd2:	697b      	ldr	r3, [r7, #20]
 8004cd4:	4413      	add	r3, r2
 8004cd6:	781b      	ldrb	r3, [r3, #0]
 8004cd8:	4619      	mov	r1, r3
 8004cda:	4814      	ldr	r0, [pc, #80]	; (8004d2c <W25qxx_WritePage+0x188>)
 8004cdc:	f011 fd82 	bl	80167e4 <iprintf>
	for (uint32_t i = 0; i < NumByteToWrite_up_to_PageSize; i++)
 8004ce0:	697b      	ldr	r3, [r7, #20]
 8004ce2:	3301      	adds	r3, #1
 8004ce4:	617b      	str	r3, [r7, #20]
 8004ce6:	697a      	ldr	r2, [r7, #20]
 8004ce8:	683b      	ldr	r3, [r7, #0]
 8004cea:	429a      	cmp	r2, r3
 8004cec:	d3e2      	bcc.n	8004cb4 <W25qxx_WritePage+0x110>
	}
	printf("\r\n");
 8004cee:	480e      	ldr	r0, [pc, #56]	; (8004d28 <W25qxx_WritePage+0x184>)
 8004cf0:	f011 fdfe 	bl	80168f0 <puts>
	printf("w25qxx WritePage done after %d ms\r\n", StartTime);
 8004cf4:	6939      	ldr	r1, [r7, #16]
 8004cf6:	480e      	ldr	r0, [pc, #56]	; (8004d30 <W25qxx_WritePage+0x18c>)
 8004cf8:	f011 fd74 	bl	80167e4 <iprintf>
	W25qxx_Delay(100);
 8004cfc:	2064      	movs	r0, #100	; 0x64
 8004cfe:	f00c f9a4 	bl	801104a <osDelay>
#endif
	W25qxx_Delay(1);
 8004d02:	2001      	movs	r0, #1
 8004d04:	f00c f9a1 	bl	801104a <osDelay>
	w25qxx.Lock = 0;
 8004d08:	4b03      	ldr	r3, [pc, #12]	; (8004d18 <W25qxx_WritePage+0x174>)
 8004d0a:	2200      	movs	r2, #0
 8004d0c:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004d10:	bf00      	nop
 8004d12:	3718      	adds	r7, #24
 8004d14:	46bd      	mov	sp, r7
 8004d16:	bd80      	pop	{r7, pc}
 8004d18:	2000621c 	.word	0x2000621c
 8004d1c:	0801b404 	.word	0x0801b404
 8004d20:	40020c00 	.word	0x40020c00
 8004d24:	20005bc0 	.word	0x20005bc0
 8004d28:	0801b440 	.word	0x0801b440
 8004d2c:	0801b444 	.word	0x0801b444
 8004d30:	0801b44c 	.word	0x0801b44c

08004d34 <W25qxx_WriteSector>:
//###################################################################################################################
void W25qxx_WriteSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToWrite_up_to_SectorSize)
{
 8004d34:	b580      	push	{r7, lr}
 8004d36:	b088      	sub	sp, #32
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	60f8      	str	r0, [r7, #12]
 8004d3c:	60b9      	str	r1, [r7, #8]
 8004d3e:	607a      	str	r2, [r7, #4]
 8004d40:	603b      	str	r3, [r7, #0]
	if ((NumByteToWrite_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToWrite_up_to_SectorSize == 0))
 8004d42:	4b36      	ldr	r3, [pc, #216]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004d44:	691b      	ldr	r3, [r3, #16]
 8004d46:	683a      	ldr	r2, [r7, #0]
 8004d48:	429a      	cmp	r2, r3
 8004d4a:	d802      	bhi.n	8004d52 <W25qxx_WriteSector+0x1e>
 8004d4c:	683b      	ldr	r3, [r7, #0]
 8004d4e:	2b00      	cmp	r3, #0
 8004d50:	d102      	bne.n	8004d58 <W25qxx_WriteSector+0x24>
		NumByteToWrite_up_to_SectorSize = w25qxx.SectorSize;
 8004d52:	4b32      	ldr	r3, [pc, #200]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004d54:	691b      	ldr	r3, [r3, #16]
 8004d56:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx WriteSector:%d, Offset:%d ,Write %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToWrite_up_to_SectorSize);
 8004d58:	683b      	ldr	r3, [r7, #0]
 8004d5a:	687a      	ldr	r2, [r7, #4]
 8004d5c:	68b9      	ldr	r1, [r7, #8]
 8004d5e:	4830      	ldr	r0, [pc, #192]	; (8004e20 <W25qxx_WriteSector+0xec>)
 8004d60:	f011 fd40 	bl	80167e4 <iprintf>
	W25qxx_Delay(100);
 8004d64:	2064      	movs	r0, #100	; 0x64
 8004d66:	f00c f970 	bl	801104a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004d6a:	4b2c      	ldr	r3, [pc, #176]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004d6c:	691b      	ldr	r3, [r3, #16]
 8004d6e:	687a      	ldr	r2, [r7, #4]
 8004d70:	429a      	cmp	r2, r3
 8004d72:	d306      	bcc.n	8004d82 <W25qxx_WriteSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx WriteSector Faild!\r\n");
 8004d74:	482b      	ldr	r0, [pc, #172]	; (8004e24 <W25qxx_WriteSector+0xf0>)
 8004d76:	f011 fdbb 	bl	80168f0 <puts>
		W25qxx_Delay(100);
 8004d7a:	2064      	movs	r0, #100	; 0x64
 8004d7c:	f00c f965 	bl	801104a <osDelay>
#endif
		return;
 8004d80:	e048      	b.n	8004e14 <W25qxx_WriteSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToWrite;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToWrite_up_to_SectorSize) > w25qxx.SectorSize)
 8004d82:	687a      	ldr	r2, [r7, #4]
 8004d84:	683b      	ldr	r3, [r7, #0]
 8004d86:	441a      	add	r2, r3
 8004d88:	4b24      	ldr	r3, [pc, #144]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004d8a:	691b      	ldr	r3, [r3, #16]
 8004d8c:	429a      	cmp	r2, r3
 8004d8e:	d905      	bls.n	8004d9c <W25qxx_WriteSector+0x68>
		BytesToWrite = w25qxx.SectorSize - OffsetInByte;
 8004d90:	4b22      	ldr	r3, [pc, #136]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004d92:	691a      	ldr	r2, [r3, #16]
 8004d94:	687b      	ldr	r3, [r7, #4]
 8004d96:	1ad3      	subs	r3, r2, r3
 8004d98:	61bb      	str	r3, [r7, #24]
 8004d9a:	e001      	b.n	8004da0 <W25qxx_WriteSector+0x6c>
	else
		BytesToWrite = NumByteToWrite_up_to_SectorSize;
 8004d9c:	683b      	ldr	r3, [r7, #0]
 8004d9e:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 8004da0:	68b8      	ldr	r0, [r7, #8]
 8004da2:	f7ff fee9 	bl	8004b78 <W25qxx_SectorToPage>
 8004da6:	4602      	mov	r2, r0
 8004da8:	4b1c      	ldr	r3, [pc, #112]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004daa:	895b      	ldrh	r3, [r3, #10]
 8004dac:	4619      	mov	r1, r3
 8004dae:	687b      	ldr	r3, [r7, #4]
 8004db0:	fbb3 f3f1 	udiv	r3, r3, r1
 8004db4:	4413      	add	r3, r2
 8004db6:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8004db8:	4b18      	ldr	r3, [pc, #96]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004dba:	895b      	ldrh	r3, [r3, #10]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	fbb3 f1f2 	udiv	r1, r3, r2
 8004dc4:	fb02 f201 	mul.w	r2, r2, r1
 8004dc8:	1a9b      	subs	r3, r3, r2
 8004dca:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_WritePage(pBuffer, StartPage, LocalOffset, BytesToWrite);
 8004dcc:	69bb      	ldr	r3, [r7, #24]
 8004dce:	697a      	ldr	r2, [r7, #20]
 8004dd0:	69f9      	ldr	r1, [r7, #28]
 8004dd2:	68f8      	ldr	r0, [r7, #12]
 8004dd4:	f7ff fee6 	bl	8004ba4 <W25qxx_WritePage>
		StartPage++;
 8004dd8:	69fb      	ldr	r3, [r7, #28]
 8004dda:	3301      	adds	r3, #1
 8004ddc:	61fb      	str	r3, [r7, #28]
		BytesToWrite -= w25qxx.PageSize - LocalOffset;
 8004dde:	4b0f      	ldr	r3, [pc, #60]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004de0:	895b      	ldrh	r3, [r3, #10]
 8004de2:	461a      	mov	r2, r3
 8004de4:	697b      	ldr	r3, [r7, #20]
 8004de6:	1a9a      	subs	r2, r3, r2
 8004de8:	69bb      	ldr	r3, [r7, #24]
 8004dea:	4413      	add	r3, r2
 8004dec:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 8004dee:	4b0b      	ldr	r3, [pc, #44]	; (8004e1c <W25qxx_WriteSector+0xe8>)
 8004df0:	895b      	ldrh	r3, [r3, #10]
 8004df2:	461a      	mov	r2, r3
 8004df4:	697b      	ldr	r3, [r7, #20]
 8004df6:	1ad3      	subs	r3, r2, r3
 8004df8:	68fa      	ldr	r2, [r7, #12]
 8004dfa:	4413      	add	r3, r2
 8004dfc:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 8004dfe:	2300      	movs	r3, #0
 8004e00:	617b      	str	r3, [r7, #20]
	} while (BytesToWrite > 0);
 8004e02:	69bb      	ldr	r3, [r7, #24]
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	dce1      	bgt.n	8004dcc <W25qxx_WriteSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx WriteSector Done\r\n");
 8004e08:	4807      	ldr	r0, [pc, #28]	; (8004e28 <W25qxx_WriteSector+0xf4>)
 8004e0a:	f011 fd71 	bl	80168f0 <puts>
	W25qxx_Delay(100);
 8004e0e:	2064      	movs	r0, #100	; 0x64
 8004e10:	f00c f91b 	bl	801104a <osDelay>
#endif
}
 8004e14:	3720      	adds	r7, #32
 8004e16:	46bd      	mov	sp, r7
 8004e18:	bd80      	pop	{r7, pc}
 8004e1a:	bf00      	nop
 8004e1c:	2000621c 	.word	0x2000621c
 8004e20:	0801b470 	.word	0x0801b470
 8004e24:	0801b4b0 	.word	0x0801b4b0
 8004e28:	0801b4d0 	.word	0x0801b4d0

08004e2c <W25qxx_ReadPage>:
	W25qxx_Delay(1);
	w25qxx.Lock = 0;
}
//###################################################################################################################
void W25qxx_ReadPage(uint8_t *pBuffer, uint32_t Page_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_PageSize)
{
 8004e2c:	b580      	push	{r7, lr}
 8004e2e:	b086      	sub	sp, #24
 8004e30:	af00      	add	r7, sp, #0
 8004e32:	60f8      	str	r0, [r7, #12]
 8004e34:	60b9      	str	r1, [r7, #8]
 8004e36:	607a      	str	r2, [r7, #4]
 8004e38:	603b      	str	r3, [r7, #0]
	while (w25qxx.Lock == 1)
 8004e3a:	e002      	b.n	8004e42 <W25qxx_ReadPage+0x16>
		W25qxx_Delay(1);
 8004e3c:	2001      	movs	r0, #1
 8004e3e:	f00c f904 	bl	801104a <osDelay>
	while (w25qxx.Lock == 1)
 8004e42:	4b54      	ldr	r3, [pc, #336]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004e44:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8004e48:	2b01      	cmp	r3, #1
 8004e4a:	d0f7      	beq.n	8004e3c <W25qxx_ReadPage+0x10>
	w25qxx.Lock = 1;
 8004e4c:	4b51      	ldr	r3, [pc, #324]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
	if ((NumByteToRead_up_to_PageSize > w25qxx.PageSize) || (NumByteToRead_up_to_PageSize == 0))
 8004e54:	4b4f      	ldr	r3, [pc, #316]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004e56:	895b      	ldrh	r3, [r3, #10]
 8004e58:	461a      	mov	r2, r3
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	4293      	cmp	r3, r2
 8004e5e:	d802      	bhi.n	8004e66 <W25qxx_ReadPage+0x3a>
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	2b00      	cmp	r3, #0
 8004e64:	d102      	bne.n	8004e6c <W25qxx_ReadPage+0x40>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize;
 8004e66:	4b4b      	ldr	r3, [pc, #300]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004e68:	895b      	ldrh	r3, [r3, #10]
 8004e6a:	603b      	str	r3, [r7, #0]
	if ((OffsetInByte + NumByteToRead_up_to_PageSize) > w25qxx.PageSize)
 8004e6c:	687a      	ldr	r2, [r7, #4]
 8004e6e:	683b      	ldr	r3, [r7, #0]
 8004e70:	4413      	add	r3, r2
 8004e72:	4a48      	ldr	r2, [pc, #288]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004e74:	8952      	ldrh	r2, [r2, #10]
 8004e76:	4293      	cmp	r3, r2
 8004e78:	d905      	bls.n	8004e86 <W25qxx_ReadPage+0x5a>
		NumByteToRead_up_to_PageSize = w25qxx.PageSize - OffsetInByte;
 8004e7a:	4b46      	ldr	r3, [pc, #280]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004e7c:	895b      	ldrh	r3, [r3, #10]
 8004e7e:	461a      	mov	r2, r3
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	1ad3      	subs	r3, r2, r3
 8004e84:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("w25qxx ReadPage:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Page_Address, OffsetInByte, NumByteToRead_up_to_PageSize);
 8004e86:	683b      	ldr	r3, [r7, #0]
 8004e88:	687a      	ldr	r2, [r7, #4]
 8004e8a:	68b9      	ldr	r1, [r7, #8]
 8004e8c:	4842      	ldr	r0, [pc, #264]	; (8004f98 <W25qxx_ReadPage+0x16c>)
 8004e8e:	f011 fca9 	bl	80167e4 <iprintf>
	W25qxx_Delay(100);
 8004e92:	2064      	movs	r0, #100	; 0x64
 8004e94:	f00c f8d9 	bl	801104a <osDelay>
	uint32_t StartTime = HAL_GetTick();
 8004e98:	f002 fc72 	bl	8007780 <HAL_GetTick>
 8004e9c:	6138      	str	r0, [r7, #16]
#endif
	Page_Address = Page_Address * w25qxx.PageSize + OffsetInByte;
 8004e9e:	4b3d      	ldr	r3, [pc, #244]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004ea0:	895b      	ldrh	r3, [r3, #10]
 8004ea2:	461a      	mov	r2, r3
 8004ea4:	68bb      	ldr	r3, [r7, #8]
 8004ea6:	fb03 f302 	mul.w	r3, r3, r2
 8004eaa:	687a      	ldr	r2, [r7, #4]
 8004eac:	4413      	add	r3, r2
 8004eae:	60bb      	str	r3, [r7, #8]
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_RESET);
 8004eb0:	2200      	movs	r2, #0
 8004eb2:	2140      	movs	r1, #64	; 0x40
 8004eb4:	4839      	ldr	r0, [pc, #228]	; (8004f9c <W25qxx_ReadPage+0x170>)
 8004eb6:	f003 fb7b 	bl	80085b0 <HAL_GPIO_WritePin>
	if (w25qxx.ID >= W25Q256)
 8004eba:	4b36      	ldr	r3, [pc, #216]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004ebc:	781b      	ldrb	r3, [r3, #0]
 8004ebe:	2b08      	cmp	r3, #8
 8004ec0:	d909      	bls.n	8004ed6 <W25qxx_ReadPage+0xaa>
	{
		W25qxx_Spi(0x0C);
 8004ec2:	200c      	movs	r0, #12
 8004ec4:	f7ff fb92 	bl	80045ec <W25qxx_Spi>
		W25qxx_Spi((Page_Address & 0xFF000000) >> 24);
 8004ec8:	68bb      	ldr	r3, [r7, #8]
 8004eca:	0e1b      	lsrs	r3, r3, #24
 8004ecc:	b2db      	uxtb	r3, r3
 8004ece:	4618      	mov	r0, r3
 8004ed0:	f7ff fb8c 	bl	80045ec <W25qxx_Spi>
 8004ed4:	e002      	b.n	8004edc <W25qxx_ReadPage+0xb0>
	}
	else
	{
		W25qxx_Spi(0x0B);
 8004ed6:	200b      	movs	r0, #11
 8004ed8:	f7ff fb88 	bl	80045ec <W25qxx_Spi>
	}
	W25qxx_Spi((Page_Address & 0xFF0000) >> 16);
 8004edc:	68bb      	ldr	r3, [r7, #8]
 8004ede:	0c1b      	lsrs	r3, r3, #16
 8004ee0:	b2db      	uxtb	r3, r3
 8004ee2:	4618      	mov	r0, r3
 8004ee4:	f7ff fb82 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi((Page_Address & 0xFF00) >> 8);
 8004ee8:	68bb      	ldr	r3, [r7, #8]
 8004eea:	0a1b      	lsrs	r3, r3, #8
 8004eec:	b2db      	uxtb	r3, r3
 8004eee:	4618      	mov	r0, r3
 8004ef0:	f7ff fb7c 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi(Page_Address & 0xFF);
 8004ef4:	68bb      	ldr	r3, [r7, #8]
 8004ef6:	b2db      	uxtb	r3, r3
 8004ef8:	4618      	mov	r0, r3
 8004efa:	f7ff fb77 	bl	80045ec <W25qxx_Spi>
	W25qxx_Spi(0);
 8004efe:	2000      	movs	r0, #0
 8004f00:	f7ff fb74 	bl	80045ec <W25qxx_Spi>
	HAL_SPI_Receive(&_W25QXX_SPI, pBuffer, NumByteToRead_up_to_PageSize, 100);
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	b29a      	uxth	r2, r3
 8004f08:	2364      	movs	r3, #100	; 0x64
 8004f0a:	68f9      	ldr	r1, [r7, #12]
 8004f0c:	4824      	ldr	r0, [pc, #144]	; (8004fa0 <W25qxx_ReadPage+0x174>)
 8004f0e:	f006 faca 	bl	800b4a6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(_W25QXX_CS_GPIO, _W25QXX_CS_PIN, GPIO_PIN_SET);
 8004f12:	2201      	movs	r2, #1
 8004f14:	2140      	movs	r1, #64	; 0x40
 8004f16:	4821      	ldr	r0, [pc, #132]	; (8004f9c <W25qxx_ReadPage+0x170>)
 8004f18:	f003 fb4a 	bl	80085b0 <HAL_GPIO_WritePin>
#if (_W25QXX_DEBUG == 1)
	StartTime = HAL_GetTick() - StartTime;
 8004f1c:	f002 fc30 	bl	8007780 <HAL_GetTick>
 8004f20:	4602      	mov	r2, r0
 8004f22:	693b      	ldr	r3, [r7, #16]
 8004f24:	1ad3      	subs	r3, r2, r3
 8004f26:	613b      	str	r3, [r7, #16]
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004f28:	2300      	movs	r3, #0
 8004f2a:	617b      	str	r3, [r7, #20]
 8004f2c:	e018      	b.n	8004f60 <W25qxx_ReadPage+0x134>
	{
		if ((i % 8 == 0) && (i > 2))
 8004f2e:	697b      	ldr	r3, [r7, #20]
 8004f30:	f003 0307 	and.w	r3, r3, #7
 8004f34:	2b00      	cmp	r3, #0
 8004f36:	d108      	bne.n	8004f4a <W25qxx_ReadPage+0x11e>
 8004f38:	697b      	ldr	r3, [r7, #20]
 8004f3a:	2b02      	cmp	r3, #2
 8004f3c:	d905      	bls.n	8004f4a <W25qxx_ReadPage+0x11e>
		{
			printf("\r\n");
 8004f3e:	4819      	ldr	r0, [pc, #100]	; (8004fa4 <W25qxx_ReadPage+0x178>)
 8004f40:	f011 fcd6 	bl	80168f0 <puts>
			W25qxx_Delay(10);
 8004f44:	200a      	movs	r0, #10
 8004f46:	f00c f880 	bl	801104a <osDelay>
		}
		printf("0x%02X,", pBuffer[i]);
 8004f4a:	68fa      	ldr	r2, [r7, #12]
 8004f4c:	697b      	ldr	r3, [r7, #20]
 8004f4e:	4413      	add	r3, r2
 8004f50:	781b      	ldrb	r3, [r3, #0]
 8004f52:	4619      	mov	r1, r3
 8004f54:	4814      	ldr	r0, [pc, #80]	; (8004fa8 <W25qxx_ReadPage+0x17c>)
 8004f56:	f011 fc45 	bl	80167e4 <iprintf>
	for (uint32_t i = 0; i < NumByteToRead_up_to_PageSize; i++)
 8004f5a:	697b      	ldr	r3, [r7, #20]
 8004f5c:	3301      	adds	r3, #1
 8004f5e:	617b      	str	r3, [r7, #20]
 8004f60:	697a      	ldr	r2, [r7, #20]
 8004f62:	683b      	ldr	r3, [r7, #0]
 8004f64:	429a      	cmp	r2, r3
 8004f66:	d3e2      	bcc.n	8004f2e <W25qxx_ReadPage+0x102>
	}
	printf("\r\n");
 8004f68:	480e      	ldr	r0, [pc, #56]	; (8004fa4 <W25qxx_ReadPage+0x178>)
 8004f6a:	f011 fcc1 	bl	80168f0 <puts>
	printf("w25qxx ReadPage done after %d ms\r\n", StartTime);
 8004f6e:	6939      	ldr	r1, [r7, #16]
 8004f70:	480e      	ldr	r0, [pc, #56]	; (8004fac <W25qxx_ReadPage+0x180>)
 8004f72:	f011 fc37 	bl	80167e4 <iprintf>
	W25qxx_Delay(100);
 8004f76:	2064      	movs	r0, #100	; 0x64
 8004f78:	f00c f867 	bl	801104a <osDelay>
#endif
	W25qxx_Delay(1);
 8004f7c:	2001      	movs	r0, #1
 8004f7e:	f00c f864 	bl	801104a <osDelay>
	w25qxx.Lock = 0;
 8004f82:	4b04      	ldr	r3, [pc, #16]	; (8004f94 <W25qxx_ReadPage+0x168>)
 8004f84:	2200      	movs	r2, #0
 8004f86:	f883 2027 	strb.w	r2, [r3, #39]	; 0x27
}
 8004f8a:	bf00      	nop
 8004f8c:	3718      	adds	r7, #24
 8004f8e:	46bd      	mov	sp, r7
 8004f90:	bd80      	pop	{r7, pc}
 8004f92:	bf00      	nop
 8004f94:	2000621c 	.word	0x2000621c
 8004f98:	0801b61c 	.word	0x0801b61c
 8004f9c:	40020c00 	.word	0x40020c00
 8004fa0:	20005bc0 	.word	0x20005bc0
 8004fa4:	0801b440 	.word	0x0801b440
 8004fa8:	0801b444 	.word	0x0801b444
 8004fac:	0801b658 	.word	0x0801b658

08004fb0 <W25qxx_ReadSector>:
//###################################################################################################################
void W25qxx_ReadSector(uint8_t *pBuffer, uint32_t Sector_Address, uint32_t OffsetInByte, uint32_t NumByteToRead_up_to_SectorSize)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b088      	sub	sp, #32
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	60f8      	str	r0, [r7, #12]
 8004fb8:	60b9      	str	r1, [r7, #8]
 8004fba:	607a      	str	r2, [r7, #4]
 8004fbc:	603b      	str	r3, [r7, #0]
	if ((NumByteToRead_up_to_SectorSize > w25qxx.SectorSize) || (NumByteToRead_up_to_SectorSize == 0))
 8004fbe:	4b36      	ldr	r3, [pc, #216]	; (8005098 <W25qxx_ReadSector+0xe8>)
 8004fc0:	691b      	ldr	r3, [r3, #16]
 8004fc2:	683a      	ldr	r2, [r7, #0]
 8004fc4:	429a      	cmp	r2, r3
 8004fc6:	d802      	bhi.n	8004fce <W25qxx_ReadSector+0x1e>
 8004fc8:	683b      	ldr	r3, [r7, #0]
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d102      	bne.n	8004fd4 <W25qxx_ReadSector+0x24>
		NumByteToRead_up_to_SectorSize = w25qxx.SectorSize;
 8004fce:	4b32      	ldr	r3, [pc, #200]	; (8005098 <W25qxx_ReadSector+0xe8>)
 8004fd0:	691b      	ldr	r3, [r3, #16]
 8004fd2:	603b      	str	r3, [r7, #0]
#if (_W25QXX_DEBUG == 1)
	printf("+++w25qxx ReadSector:%d, Offset:%d ,Read %d Bytes, begin...\r\n", Sector_Address, OffsetInByte, NumByteToRead_up_to_SectorSize);
 8004fd4:	683b      	ldr	r3, [r7, #0]
 8004fd6:	687a      	ldr	r2, [r7, #4]
 8004fd8:	68b9      	ldr	r1, [r7, #8]
 8004fda:	4830      	ldr	r0, [pc, #192]	; (800509c <W25qxx_ReadSector+0xec>)
 8004fdc:	f011 fc02 	bl	80167e4 <iprintf>
	W25qxx_Delay(100);
 8004fe0:	2064      	movs	r0, #100	; 0x64
 8004fe2:	f00c f832 	bl	801104a <osDelay>
#endif
	if (OffsetInByte >= w25qxx.SectorSize)
 8004fe6:	4b2c      	ldr	r3, [pc, #176]	; (8005098 <W25qxx_ReadSector+0xe8>)
 8004fe8:	691b      	ldr	r3, [r3, #16]
 8004fea:	687a      	ldr	r2, [r7, #4]
 8004fec:	429a      	cmp	r2, r3
 8004fee:	d306      	bcc.n	8004ffe <W25qxx_ReadSector+0x4e>
	{
#if (_W25QXX_DEBUG == 1)
		printf("---w25qxx ReadSector Faild!\r\n");
 8004ff0:	482b      	ldr	r0, [pc, #172]	; (80050a0 <W25qxx_ReadSector+0xf0>)
 8004ff2:	f011 fc7d 	bl	80168f0 <puts>
		W25qxx_Delay(100);
 8004ff6:	2064      	movs	r0, #100	; 0x64
 8004ff8:	f00c f827 	bl	801104a <osDelay>
#endif
		return;
 8004ffc:	e048      	b.n	8005090 <W25qxx_ReadSector+0xe0>
	}
	uint32_t StartPage;
	int32_t BytesToRead;
	uint32_t LocalOffset;
	if ((OffsetInByte + NumByteToRead_up_to_SectorSize) > w25qxx.SectorSize)
 8004ffe:	687a      	ldr	r2, [r7, #4]
 8005000:	683b      	ldr	r3, [r7, #0]
 8005002:	441a      	add	r2, r3
 8005004:	4b24      	ldr	r3, [pc, #144]	; (8005098 <W25qxx_ReadSector+0xe8>)
 8005006:	691b      	ldr	r3, [r3, #16]
 8005008:	429a      	cmp	r2, r3
 800500a:	d905      	bls.n	8005018 <W25qxx_ReadSector+0x68>
		BytesToRead = w25qxx.SectorSize - OffsetInByte;
 800500c:	4b22      	ldr	r3, [pc, #136]	; (8005098 <W25qxx_ReadSector+0xe8>)
 800500e:	691a      	ldr	r2, [r3, #16]
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	1ad3      	subs	r3, r2, r3
 8005014:	61bb      	str	r3, [r7, #24]
 8005016:	e001      	b.n	800501c <W25qxx_ReadSector+0x6c>
	else
		BytesToRead = NumByteToRead_up_to_SectorSize;
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	61bb      	str	r3, [r7, #24]
	StartPage = W25qxx_SectorToPage(Sector_Address) + (OffsetInByte / w25qxx.PageSize);
 800501c:	68b8      	ldr	r0, [r7, #8]
 800501e:	f7ff fdab 	bl	8004b78 <W25qxx_SectorToPage>
 8005022:	4602      	mov	r2, r0
 8005024:	4b1c      	ldr	r3, [pc, #112]	; (8005098 <W25qxx_ReadSector+0xe8>)
 8005026:	895b      	ldrh	r3, [r3, #10]
 8005028:	4619      	mov	r1, r3
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	fbb3 f3f1 	udiv	r3, r3, r1
 8005030:	4413      	add	r3, r2
 8005032:	61fb      	str	r3, [r7, #28]
	LocalOffset = OffsetInByte % w25qxx.PageSize;
 8005034:	4b18      	ldr	r3, [pc, #96]	; (8005098 <W25qxx_ReadSector+0xe8>)
 8005036:	895b      	ldrh	r3, [r3, #10]
 8005038:	461a      	mov	r2, r3
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	fbb3 f1f2 	udiv	r1, r3, r2
 8005040:	fb02 f201 	mul.w	r2, r2, r1
 8005044:	1a9b      	subs	r3, r3, r2
 8005046:	617b      	str	r3, [r7, #20]
	do
	{
		W25qxx_ReadPage(pBuffer, StartPage, LocalOffset, BytesToRead);
 8005048:	69bb      	ldr	r3, [r7, #24]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	69f9      	ldr	r1, [r7, #28]
 800504e:	68f8      	ldr	r0, [r7, #12]
 8005050:	f7ff feec 	bl	8004e2c <W25qxx_ReadPage>
		StartPage++;
 8005054:	69fb      	ldr	r3, [r7, #28]
 8005056:	3301      	adds	r3, #1
 8005058:	61fb      	str	r3, [r7, #28]
		BytesToRead -= w25qxx.PageSize - LocalOffset;
 800505a:	4b0f      	ldr	r3, [pc, #60]	; (8005098 <W25qxx_ReadSector+0xe8>)
 800505c:	895b      	ldrh	r3, [r3, #10]
 800505e:	461a      	mov	r2, r3
 8005060:	697b      	ldr	r3, [r7, #20]
 8005062:	1a9a      	subs	r2, r3, r2
 8005064:	69bb      	ldr	r3, [r7, #24]
 8005066:	4413      	add	r3, r2
 8005068:	61bb      	str	r3, [r7, #24]
		pBuffer += w25qxx.PageSize - LocalOffset;
 800506a:	4b0b      	ldr	r3, [pc, #44]	; (8005098 <W25qxx_ReadSector+0xe8>)
 800506c:	895b      	ldrh	r3, [r3, #10]
 800506e:	461a      	mov	r2, r3
 8005070:	697b      	ldr	r3, [r7, #20]
 8005072:	1ad3      	subs	r3, r2, r3
 8005074:	68fa      	ldr	r2, [r7, #12]
 8005076:	4413      	add	r3, r2
 8005078:	60fb      	str	r3, [r7, #12]
		LocalOffset = 0;
 800507a:	2300      	movs	r3, #0
 800507c:	617b      	str	r3, [r7, #20]
	} while (BytesToRead > 0);
 800507e:	69bb      	ldr	r3, [r7, #24]
 8005080:	2b00      	cmp	r3, #0
 8005082:	dce1      	bgt.n	8005048 <W25qxx_ReadSector+0x98>
#if (_W25QXX_DEBUG == 1)
	printf("---w25qxx ReadSector Done\r\n");
 8005084:	4807      	ldr	r0, [pc, #28]	; (80050a4 <W25qxx_ReadSector+0xf4>)
 8005086:	f011 fc33 	bl	80168f0 <puts>
	W25qxx_Delay(100);
 800508a:	2064      	movs	r0, #100	; 0x64
 800508c:	f00b ffdd 	bl	801104a <osDelay>
#endif
}
 8005090:	3720      	adds	r7, #32
 8005092:	46bd      	mov	sp, r7
 8005094:	bd80      	pop	{r7, pc}
 8005096:	bf00      	nop
 8005098:	2000621c 	.word	0x2000621c
 800509c:	0801b67c 	.word	0x0801b67c
 80050a0:	0801b6bc 	.word	0x0801b6bc
 80050a4:	0801b6dc 	.word	0x0801b6dc

080050a8 <_ZN7TwoWire5writeEi>:
    void onRequest( void (*)(void) );

    inline size_t write(unsigned long n) { return write((uint8_t)n); }
    inline size_t write(long n) { return write((uint8_t)n); }
    inline size_t write(unsigned int n) { return write((uint8_t)n); }
    inline size_t write(int n) { return write((uint8_t)n); }
 80050a8:	b580      	push	{r7, lr}
 80050aa:	b082      	sub	sp, #8
 80050ac:	af00      	add	r7, sp, #0
 80050ae:	6078      	str	r0, [r7, #4]
 80050b0:	6039      	str	r1, [r7, #0]
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	681b      	ldr	r3, [r3, #0]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	683a      	ldr	r2, [r7, #0]
 80050ba:	b2d2      	uxtb	r2, r2
 80050bc:	4611      	mov	r1, r2
 80050be:	6878      	ldr	r0, [r7, #4]
 80050c0:	4798      	blx	r3
 80050c2:	4603      	mov	r3, r0
 80050c4:	4618      	mov	r0, r3
 80050c6:	3708      	adds	r7, #8
 80050c8:	46bd      	mov	sp, r7
 80050ca:	bd80      	pop	{r7, pc}

080050cc <_Z17ISBDDiagsCallbackP10IridiumSBDc>:
void ISBDConsoleCallback(IridiumSBD *device, char c) __attribute__((weak));
void ISBDDiagsCallback(IridiumSBD *device, char c) __attribute__((weak));

bool ISBDCallback() { return true; }
void ISBDConsoleCallback(IridiumSBD *device, char c) { }
void ISBDDiagsCallback(IridiumSBD *device, char c) { }
 80050cc:	b480      	push	{r7}
 80050ce:	b083      	sub	sp, #12
 80050d0:	af00      	add	r7, sp, #0
 80050d2:	6078      	str	r0, [r7, #4]
 80050d4:	460b      	mov	r3, r1
 80050d6:	70fb      	strb	r3, [r7, #3]
 80050d8:	bf00      	nop
 80050da:	370c      	adds	r7, #12
 80050dc:	46bd      	mov	sp, r7
 80050de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e2:	4770      	bx	lr

080050e4 <_ZN10IridiumSBD5sleepEv>:
   return ret;
}

// Gracefully put device to lower power mode (if sleep pin provided)
int IridiumSBD::sleep()
{
 80050e4:	b580      	push	{r7, lr}
 80050e6:	b084      	sub	sp, #16
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	6078      	str	r0, [r7, #4]
   if (this->reentrant)
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80050f2:	2b00      	cmp	r3, #0
 80050f4:	d001      	beq.n	80050fa <_ZN10IridiumSBD5sleepEv+0x16>
      return ISBD_REENTRANT;
 80050f6:	2309      	movs	r3, #9
 80050f8:	e028      	b.n	800514c <_ZN10IridiumSBD5sleepEv+0x68>

   if (this->useSerial && (this->sleepPin == -1))
 80050fa:	687b      	ldr	r3, [r7, #4]
 80050fc:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005100:	2b00      	cmp	r3, #0
 8005102:	d007      	beq.n	8005114 <_ZN10IridiumSBD5sleepEv+0x30>
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800510a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800510e:	d101      	bne.n	8005114 <_ZN10IridiumSBD5sleepEv+0x30>
      return ISBD_NO_SLEEP_PIN;
 8005110:	230b      	movs	r3, #11
 8005112:	e01b      	b.n	800514c <_ZN10IridiumSBD5sleepEv+0x68>

   this->reentrant = true;
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	2201      	movs	r2, #1
 8005118:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
   int ret = internalSleep();
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f8d3 	bl	80052c8 <_ZN10IridiumSBD13internalSleepEv>
 8005122:	60f8      	str	r0, [r7, #12]
   this->reentrant = false;
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	2200      	movs	r2, #0
 8005128:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9

   if (ret == ISBD_SUCCESS)
 800512c:	68fb      	ldr	r3, [r7, #12]
 800512e:	2b00      	cmp	r3, #0
 8005130:	d10b      	bne.n	800514a <_ZN10IridiumSBD5sleepEv+0x66>
   {
      if (this->useSerial)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005138:	2b00      	cmp	r3, #0
 800513a:	d002      	beq.n	8005142 <_ZN10IridiumSBD5sleepEv+0x5e>
         endSerialPort(); // Apollo3 v2.1 Serial fix
 800513c:	6878      	ldr	r0, [r7, #4]
 800513e:	f000 f979 	bl	8005434 <_ZN10IridiumSBD13endSerialPortEv>
      power(false); // power off
 8005142:	2100      	movs	r1, #0
 8005144:	6878      	ldr	r0, [r7, #4]
 8005146:	f000 f8d1 	bl	80052ec <_ZN10IridiumSBD5powerEb>
   }

   return ret;
 800514a:	68fb      	ldr	r3, [r7, #12]
}
 800514c:	4618      	mov	r0, r3
 800514e:	3710      	adds	r7, #16
 8005150:	46bd      	mov	sp, r7
 8005152:	bd80      	pop	{r7, pc}

08005154 <_ZN10IridiumSBD21enableSuperCapChargerEb>:

   return ISBD_SUCCESS;
}

void IridiumSBD::enableSuperCapCharger(bool enable)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b082      	sub	sp, #8
 8005158:	af00      	add	r7, sp, #0
 800515a:	6078      	str	r0, [r7, #4]
 800515c:	460b      	mov	r3, r1
 800515e:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the charger manually)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005166:	2b00      	cmp	r3, #0
 8005168:	d004      	beq.n	8005174 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x20>
  {
    diagprint(F("enableSuperCapCharger is only valid when using I2C on the Qwiic Iridium\r\n"));
 800516a:	4918      	ldr	r1, [pc, #96]	; (80051cc <_ZN10IridiumSBD21enableSuperCapChargerEb+0x78>)
 800516c:	6878      	ldr	r0, [r7, #4]
 800516e:	f000 f96f 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 8005172:	e028      	b.n	80051c6 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x72>
  }

  // Enable/disable the supercapacitor charger by pulling its SHDN pin high/low
  check9603pins(); // Update IO_REGISTER
 8005174:	6878      	ldr	r0, [r7, #4]
 8005176:	f000 f991 	bl	800549c <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 800517a:	78fb      	ldrb	r3, [r7, #3]
 800517c:	2b00      	cmp	r3, #0
 800517e:	d00b      	beq.n	8005198 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x44>
  {
    IO_REGISTER |= IO_SHDN; // Set the SHDN bit
 8005180:	687b      	ldr	r3, [r7, #4]
 8005182:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8005186:	687b      	ldr	r3, [r7, #4]
 8005188:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 800518c:	4313      	orrs	r3, r2
 800518e:	b2da      	uxtb	r2, r3
 8005190:	687b      	ldr	r3, [r7, #4]
 8005192:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8005196:	e00f      	b.n	80051b8 <_ZN10IridiumSBD21enableSuperCapChargerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_SHDN; // Clear the SHDN bit
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800519e:	b25a      	sxtb	r2, r3
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	f893 30dd 	ldrb.w	r3, [r3, #221]	; 0xdd
 80051a6:	b25b      	sxtb	r3, r3
 80051a8:	43db      	mvns	r3, r3
 80051aa:	b25b      	sxtb	r3, r3
 80051ac:	4013      	ands	r3, r2
 80051ae:	b25b      	sxtb	r3, r3
 80051b0:	b2da      	uxtb	r2, r3
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 80051b8:	687b      	ldr	r3, [r7, #4]
 80051ba:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80051be:	4619      	mov	r1, r3
 80051c0:	6878      	ldr	r0, [r7, #4]
 80051c2:	f000 f9a6 	bl	8005512 <_ZN10IridiumSBD11set9603pinsEh>
}
 80051c6:	3708      	adds	r7, #8
 80051c8:	46bd      	mov	sp, r7
 80051ca:	bd80      	pop	{r7, pc}
 80051cc:	0801b7e0 	.word	0x0801b7e0

080051d0 <_ZN10IridiumSBD16enable9603NpowerEb>:
    return(false);
  }
}

void IridiumSBD::enable9603Npower(bool enable)
{
 80051d0:	b580      	push	{r7, lr}
 80051d2:	b082      	sub	sp, #8
 80051d4:	af00      	add	r7, sp, #0
 80051d6:	6078      	str	r0, [r7, #4]
 80051d8:	460b      	mov	r3, r1
 80051da:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N power manually)
 80051dc:	687b      	ldr	r3, [r7, #4]
 80051de:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80051e2:	2b00      	cmp	r3, #0
 80051e4:	d004      	beq.n	80051f0 <_ZN10IridiumSBD16enable9603NpowerEb+0x20>
  {
    diagprint(F("enable9603Npower is only valid when using I2C on the Qwiic Iridium\r\n"));
 80051e6:	4918      	ldr	r1, [pc, #96]	; (8005248 <_ZN10IridiumSBD16enable9603NpowerEb+0x78>)
 80051e8:	6878      	ldr	r0, [r7, #4]
 80051ea:	f000 f931 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 80051ee:	e028      	b.n	8005242 <_ZN10IridiumSBD16enable9603NpowerEb+0x72>
  }

  // Enable/disable power to the 9603N by pulling PWR_EN high/low
  check9603pins(); // Update IO_REGISTER
 80051f0:	6878      	ldr	r0, [r7, #4]
 80051f2:	f000 f953 	bl	800549c <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 80051f6:	78fb      	ldrb	r3, [r7, #3]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d00b      	beq.n	8005214 <_ZN10IridiumSBD16enable9603NpowerEb+0x44>
  {
    IO_REGISTER |= IO_PWR_EN; // Set the PWR_EN bit
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 8005202:	687b      	ldr	r3, [r7, #4]
 8005204:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8005208:	4313      	orrs	r3, r2
 800520a:	b2da      	uxtb	r2, r3
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 8005212:	e00f      	b.n	8005234 <_ZN10IridiumSBD16enable9603NpowerEb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_PWR_EN; // Clear the PWR_EN bit
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800521a:	b25a      	sxtb	r2, r3
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	f893 30de 	ldrb.w	r3, [r3, #222]	; 0xde
 8005222:	b25b      	sxtb	r3, r3
 8005224:	43db      	mvns	r3, r3
 8005226:	b25b      	sxtb	r3, r3
 8005228:	4013      	ands	r3, r2
 800522a:	b25b      	sxtb	r3, r3
 800522c:	b2da      	uxtb	r2, r3
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 8005234:	687b      	ldr	r3, [r7, #4]
 8005236:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 800523a:	4619      	mov	r1, r3
 800523c:	6878      	ldr	r0, [r7, #4]
 800523e:	f000 f968 	bl	8005512 <_ZN10IridiumSBD11set9603pinsEh>
}
 8005242:	3708      	adds	r7, #8
 8005244:	46bd      	mov	sp, r7
 8005246:	bd80      	pop	{r7, pc}
 8005248:	0801b878 	.word	0x0801b878

0800524c <_ZN10IridiumSBD10enable9603Eb>:

void IridiumSBD::enable9603(bool enable)
{
 800524c:	b580      	push	{r7, lr}
 800524e:	b082      	sub	sp, #8
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	460b      	mov	r3, r1
 8005256:	70fb      	strb	r3, [r7, #3]
  if (useSerial) // Do nothing if we are using serial (the user will have to enable the 9603N manually)
 8005258:	687b      	ldr	r3, [r7, #4]
 800525a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800525e:	2b00      	cmp	r3, #0
 8005260:	d004      	beq.n	800526c <_ZN10IridiumSBD10enable9603Eb+0x20>
  {
    diagprint(F("enable9603 is only valid when using I2C on the Qwiic Iridium\r\n"));
 8005262:	4918      	ldr	r1, [pc, #96]	; (80052c4 <_ZN10IridiumSBD10enable9603Eb+0x78>)
 8005264:	6878      	ldr	r0, [r7, #4]
 8005266:	f000 f8f3 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
    return;
 800526a:	e028      	b.n	80052be <_ZN10IridiumSBD10enable9603Eb+0x72>
  }

  // Enable/disable the 9603 by pulling ON_OFF high/low
  check9603pins(); // Update IO_REGISTER
 800526c:	6878      	ldr	r0, [r7, #4]
 800526e:	f000 f915 	bl	800549c <_ZN10IridiumSBD13check9603pinsEv>
  if (enable)
 8005272:	78fb      	ldrb	r3, [r7, #3]
 8005274:	2b00      	cmp	r3, #0
 8005276:	d00b      	beq.n	8005290 <_ZN10IridiumSBD10enable9603Eb+0x44>
  {
    IO_REGISTER |= IO_ON_OFF; // Set the ON_OFF bit
 8005278:	687b      	ldr	r3, [r7, #4]
 800527a:	f893 20dc 	ldrb.w	r2, [r3, #220]	; 0xdc
 800527e:	687b      	ldr	r3, [r7, #4]
 8005280:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 8005284:	4313      	orrs	r3, r2
 8005286:	b2da      	uxtb	r2, r3
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
 800528e:	e00f      	b.n	80052b0 <_ZN10IridiumSBD10enable9603Eb+0x64>
  }
  else
  {
    IO_REGISTER &= ~IO_ON_OFF; // Clear the ON_OFF bit
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 8005296:	b25a      	sxtb	r2, r3
 8005298:	687b      	ldr	r3, [r7, #4]
 800529a:	f893 30df 	ldrb.w	r3, [r3, #223]	; 0xdf
 800529e:	b25b      	sxtb	r3, r3
 80052a0:	43db      	mvns	r3, r3
 80052a2:	b25b      	sxtb	r3, r3
 80052a4:	4013      	ands	r3, r2
 80052a6:	b25b      	sxtb	r3, r3
 80052a8:	b2da      	uxtb	r2, r3
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
  set9603pins(IO_REGISTER); // Update the pins
 80052b0:	687b      	ldr	r3, [r7, #4]
 80052b2:	f893 30dc 	ldrb.w	r3, [r3, #220]	; 0xdc
 80052b6:	4619      	mov	r1, r3
 80052b8:	6878      	ldr	r0, [r7, #4]
 80052ba:	f000 f92a 	bl	8005512 <_ZN10IridiumSBD11set9603pinsEh>
}
 80052be:	3708      	adds	r7, #8
 80052c0:	46bd      	mov	sp, r7
 80052c2:	bd80      	pop	{r7, pc}
 80052c4:	0801b8c0 	.word	0x0801b8c0

080052c8 <_ZN10IridiumSBD13internalSleepEv>:
   okToProceed = isxdigit(msstmResponseBuf[0]);
   return ISBD_SUCCESS;
}

int IridiumSBD::internalSleep()
{
 80052c8:	b480      	push	{r7}
 80052ca:	b083      	sub	sp, #12
 80052cc:	af00      	add	r7, sp, #0
 80052ce:	6078      	str	r0, [r7, #4]
   if (this->asleep)
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d001      	beq.n	80052de <_ZN10IridiumSBD13internalSleepEv+0x16>
      return ISBD_IS_ASLEEP;
 80052da:	230a      	movs	r3, #10
 80052dc:	e000      	b.n	80052e0 <_ZN10IridiumSBD13internalSleepEv+0x18>

   if (!waitForATResponse())
      return cancelled() ? ISBD_CANCELLED : ISBD_PROTOCOL_ERROR;
#endif

   return ISBD_SUCCESS;
 80052de:	2300      	movs	r3, #0
}
 80052e0:	4618      	mov	r0, r3
 80052e2:	370c      	adds	r7, #12
 80052e4:	46bd      	mov	sp, r7
 80052e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ea:	4770      	bx	lr

080052ec <_ZN10IridiumSBD5powerEb>:

   return rxOverflow ? ISBD_RX_OVERFLOW : ISBD_SUCCESS;
}

void IridiumSBD::power(bool on)
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b084      	sub	sp, #16
 80052f0:	af00      	add	r7, sp, #0
 80052f2:	6078      	str	r0, [r7, #4]
 80052f4:	460b      	mov	r3, r1
 80052f6:	70fb      	strb	r3, [r7, #3]
   this->asleep = !on;
 80052f8:	78fb      	ldrb	r3, [r7, #3]
 80052fa:	f083 0301 	eor.w	r3, r3, #1
 80052fe:	b2da      	uxtb	r2, r3
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8

   if (this->useSerial)
 8005306:	687b      	ldr	r3, [r7, #4]
 8005308:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800530c:	2b00      	cmp	r3, #0
 800530e:	d011      	beq.n	8005334 <_ZN10IridiumSBD5powerEb+0x48>
   {
      if (this->sleepPin == -1)
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 8005316:	f1b3 3fff 	cmp.w	r3, #4294967295
 800531a:	d04c      	beq.n	80053b6 <_ZN10IridiumSBD5powerEb+0xca>
      {
         return;
      }
      else
      {
          if (this->sleepPinConfigured == false)
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	f893 30c0 	ldrb.w	r3, [r3, #192]	; 0xc0
 8005322:	2b00      	cmp	r3, #0
 8005324:	d106      	bne.n	8005334 <_ZN10IridiumSBD5powerEb+0x48>
          {
             configureSleepPin();
 8005326:	6878      	ldr	r0, [r7, #4]
 8005328:	f000 f84e 	bl	80053c8 <_ZN10IridiumSBD17configureSleepPinEv>
             this->sleepPinConfigured = true;
 800532c:	687b      	ldr	r3, [r7, #4]
 800532e:	2201      	movs	r2, #1
 8005330:	f883 20c0 	strb.w	r2, [r3, #192]	; 0xc0
          }
      }
   }

   if (on)
 8005334:	78fb      	ldrb	r3, [r7, #3]
 8005336:	2b00      	cmp	r3, #0
 8005338:	d018      	beq.n	800536c <_ZN10IridiumSBD5powerEb+0x80>
   {
      diagprint(F("Powering on modem...\r\n"));
 800533a:	4921      	ldr	r1, [pc, #132]	; (80053c0 <_ZN10IridiumSBD5powerEb+0xd4>)
 800533c:	6878      	ldr	r0, [r7, #4]
 800533e:	f000 f887 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005348:	2b00      	cmp	r3, #0
 800534a:	d004      	beq.n	8005356 <_ZN10IridiumSBD5powerEb+0x6a>
      {
         setSleepPin(HIGH); // HIGH = awake
 800534c:	2101      	movs	r1, #1
 800534e:	6878      	ldr	r0, [r7, #4]
 8005350:	f000 f848 	bl	80053e4 <_ZN10IridiumSBD11setSleepPinEh>
 8005354:	e003      	b.n	800535e <_ZN10IridiumSBD5powerEb+0x72>
      }
      else
      {
         enable9603(true);
 8005356:	2101      	movs	r1, #1
 8005358:	6878      	ldr	r0, [r7, #4]
 800535a:	f7ff ff77 	bl	800524c <_ZN10IridiumSBD10enable9603Eb>
      }
      lastPowerOnTime = millis();
 800535e:	f002 fa0f 	bl	8007780 <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	687b      	ldr	r3, [r7, #4]
 8005366:	f8c3 20cc 	str.w	r2, [r3, #204]	; 0xcc
 800536a:	e025      	b.n	80053b8 <_ZN10IridiumSBD5powerEb+0xcc>
   }
   else
   {
      // Best Practices Guide suggests waiting at least 2 seconds
      // before powering off again
      unsigned long elapsed = millis() - lastPowerOnTime;
 800536c:	f002 fa08 	bl	8007780 <HAL_GetTick>
 8005370:	4602      	mov	r2, r0
 8005372:	687b      	ldr	r3, [r7, #4]
 8005374:	f8d3 30cc 	ldr.w	r3, [r3, #204]	; 0xcc
 8005378:	1ad3      	subs	r3, r2, r3
 800537a:	60fb      	str	r3, [r7, #12]
      if (elapsed < 2000UL)
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	f5b3 6ffa 	cmp.w	r3, #2000	; 0x7d0
 8005382:	d205      	bcs.n	8005390 <_ZN10IridiumSBD5powerEb+0xa4>
         //delay(2000UL - elapsed); TODO
    	  HAL_Delay(2000UL - elapsed);
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	f5c3 63fa 	rsb	r3, r3, #2000	; 0x7d0
 800538a:	4618      	mov	r0, r3
 800538c:	f002 fa04 	bl	8007798 <HAL_Delay>

      diagprint(F("Powering off modem...\r\n"));
 8005390:	490c      	ldr	r1, [pc, #48]	; (80053c4 <_ZN10IridiumSBD5powerEb+0xd8>)
 8005392:	6878      	ldr	r0, [r7, #4]
 8005394:	f000 f85c 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
      if (this->useSerial)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d004      	beq.n	80053ac <_ZN10IridiumSBD5powerEb+0xc0>
      {
         setSleepPin(LOW); // LOW = asleep
 80053a2:	2100      	movs	r1, #0
 80053a4:	6878      	ldr	r0, [r7, #4]
 80053a6:	f000 f81d 	bl	80053e4 <_ZN10IridiumSBD11setSleepPinEh>
 80053aa:	e005      	b.n	80053b8 <_ZN10IridiumSBD5powerEb+0xcc>
      }
      else
      {
         enable9603(false);
 80053ac:	2100      	movs	r1, #0
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f7ff ff4c 	bl	800524c <_ZN10IridiumSBD10enable9603Eb>
 80053b4:	e000      	b.n	80053b8 <_ZN10IridiumSBD5powerEb+0xcc>
         return;
 80053b6:	bf00      	nop
      }
   }
}
 80053b8:	3710      	adds	r7, #16
 80053ba:	46bd      	mov	sp, r7
 80053bc:	bd80      	pop	{r7, pc}
 80053be:	bf00      	nop
 80053c0:	0801bd50 	.word	0x0801bd50
 80053c4:	0801bd68 	.word	0x0801bd68

080053c8 <_ZN10IridiumSBD17configureSleepPinEv>:

void IridiumSBD::configureSleepPin()
{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b082      	sub	sp, #8
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
	//pinMode(sleepPin, OUTPUT); // Make the sleep pin an output TODO (doesnt work with this)
   //pinMode(sleepPin, OUTPUT_PP); // Make the sleep pin an output
   diagprint(F("configureSleepPin: sleepPin configured\r\n"));
 80053d0:	4903      	ldr	r1, [pc, #12]	; (80053e0 <_ZN10IridiumSBD17configureSleepPinEv+0x18>)
 80053d2:	6878      	ldr	r0, [r7, #4]
 80053d4:	f000 f83c 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 80053d8:	bf00      	nop
 80053da:	3708      	adds	r7, #8
 80053dc:	46bd      	mov	sp, r7
 80053de:	bd80      	pop	{r7, pc}
 80053e0:	0801bd80 	.word	0x0801bd80

080053e4 <_ZN10IridiumSBD11setSleepPinEh>:

void IridiumSBD::setSleepPin(uint8_t enable)
{
 80053e4:	b580      	push	{r7, lr}
 80053e6:	b082      	sub	sp, #8
 80053e8:	af00      	add	r7, sp, #0
 80053ea:	6078      	str	r0, [r7, #4]
 80053ec:	460b      	mov	r3, r1
 80053ee:	70fb      	strb	r3, [r7, #3]
	HAL_GPIO_WritePin(sleepPin_GPIO_Port,sleepPin_Pin,GPIO_PIN_SET);
 80053f0:	2201      	movs	r2, #1
 80053f2:	2108      	movs	r1, #8
 80053f4:	480b      	ldr	r0, [pc, #44]	; (8005424 <_ZN10IridiumSBD11setSleepPinEh+0x40>)
 80053f6:	f003 f8db 	bl	80085b0 <HAL_GPIO_WritePin>
   //digitalWrite(this->sleepPin, enable); // HIGH = awake, LOW = asleep TODO
   diagprint(F("setSleepPin: sleepPin set "));
 80053fa:	490b      	ldr	r1, [pc, #44]	; (8005428 <_ZN10IridiumSBD11setSleepPinEh+0x44>)
 80053fc:	6878      	ldr	r0, [r7, #4]
 80053fe:	f000 f827 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   if (enable == HIGH)
 8005402:	78fb      	ldrb	r3, [r7, #3]
 8005404:	2b01      	cmp	r3, #1
 8005406:	d104      	bne.n	8005412 <_ZN10IridiumSBD11setSleepPinEh+0x2e>
      diagprint(F("HIGH\r\n"));
 8005408:	4908      	ldr	r1, [pc, #32]	; (800542c <_ZN10IridiumSBD11setSleepPinEh+0x48>)
 800540a:	6878      	ldr	r0, [r7, #4]
 800540c:	f000 f820 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
   else
      diagprint(F("LOW\r\n"));
}
 8005410:	e003      	b.n	800541a <_ZN10IridiumSBD11setSleepPinEh+0x36>
      diagprint(F("LOW\r\n"));
 8005412:	4907      	ldr	r1, [pc, #28]	; (8005430 <_ZN10IridiumSBD11setSleepPinEh+0x4c>)
 8005414:	6878      	ldr	r0, [r7, #4]
 8005416:	f000 f81b 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 800541a:	bf00      	nop
 800541c:	3708      	adds	r7, #8
 800541e:	46bd      	mov	sp, r7
 8005420:	bd80      	pop	{r7, pc}
 8005422:	bf00      	nop
 8005424:	40020800 	.word	0x40020800
 8005428:	0801bdac 	.word	0x0801bdac
 800542c:	0801bdc8 	.word	0x0801bdc8
 8005430:	0801bdd0 	.word	0x0801bdd0

08005434 <_ZN10IridiumSBD13endSerialPortEv>:
{
   diagprint(F("IridiumSBD::beginSerialPort\r\n"));
}

void IridiumSBD::endSerialPort()
{
 8005434:	b580      	push	{r7, lr}
 8005436:	b082      	sub	sp, #8
 8005438:	af00      	add	r7, sp, #0
 800543a:	6078      	str	r0, [r7, #4]
   diagprint(F("IridiumSBD::endSerialPort\r\n"));
 800543c:	4903      	ldr	r1, [pc, #12]	; (800544c <_ZN10IridiumSBD13endSerialPortEv+0x18>)
 800543e:	6878      	ldr	r0, [r7, #4]
 8005440:	f000 f806 	bl	8005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>
}
 8005444:	bf00      	nop
 8005446:	3708      	adds	r7, #8
 8005448:	46bd      	mov	sp, r7
 800544a:	bd80      	pop	{r7, pc}
 800544c:	0801bdf8 	.word	0x0801bdf8

08005450 <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper>:
         diagprint(F("I2C write was not successful!\r\n"));
   }
}

void IridiumSBD::diagprint(FlashString str)
{
 8005450:	b590      	push	{r4, r7, lr}
 8005452:	b085      	sub	sp, #20
 8005454:	af00      	add	r7, sp, #0
 8005456:	6078      	str	r0, [r7, #4]
 8005458:	6039      	str	r1, [r7, #0]
   PGM_P p = reinterpret_cast<PGM_P>(str);
 800545a:	683b      	ldr	r3, [r7, #0]
 800545c:	60fb      	str	r3, [r7, #12]
   while (1)
   {
      char c = pgm_read_byte(p++);
 800545e:	68fb      	ldr	r3, [r7, #12]
 8005460:	1c5a      	adds	r2, r3, #1
 8005462:	60fa      	str	r2, [r7, #12]
 8005464:	781b      	ldrb	r3, [r3, #0]
 8005466:	72fb      	strb	r3, [r7, #11]
      if (c == 0) break;
 8005468:	7afb      	ldrb	r3, [r7, #11]
 800546a:	2b00      	cmp	r3, #0
 800546c:	d005      	beq.n	800547a <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0x2a>
      ISBDDiagsCallback(this, c);
 800546e:	7afb      	ldrb	r3, [r7, #11]
 8005470:	4619      	mov	r1, r3
 8005472:	6878      	ldr	r0, [r7, #4]
 8005474:	f7ff fe2a 	bl	80050cc <_Z17ISBDDiagsCallbackP10IridiumSBDc>
   }
 8005478:	e7f1      	b.n	800545e <_ZN10IridiumSBD9diagprintEPK19__FlashStringHelper+0xe>
      if (c == 0) break;
 800547a:	bf00      	nop

   //TODO
   HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen((const char*)str), HAL_MAX_DELAY);
 800547c:	687c      	ldr	r4, [r7, #4]
 800547e:	6838      	ldr	r0, [r7, #0]
 8005480:	f7fa fec0 	bl	8000204 <strlen>
 8005484:	4603      	mov	r3, r0
 8005486:	b29a      	uxth	r2, r3
 8005488:	f04f 33ff 	mov.w	r3, #4294967295
 800548c:	6839      	ldr	r1, [r7, #0]
 800548e:	4620      	mov	r0, r4
 8005490:	f007 fce5 	bl	800ce5e <HAL_UART_Transmit>
}
 8005494:	bf00      	nop
 8005496:	3714      	adds	r7, #20
 8005498:	46bd      	mov	sp, r7
 800549a:	bd90      	pop	{r4, r7, pc}

0800549c <_ZN10IridiumSBD13check9603pinsEv>:
  }
}

//Reads the IO pins and update IO_REGISTER
void IridiumSBD::check9603pins()
{
 800549c:	b580      	push	{r7, lr}
 800549e:	b082      	sub	sp, #8
 80054a0:	af00      	add	r7, sp, #0
 80054a2:	6078      	str	r0, [r7, #4]
  //Read the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 80054a4:	687b      	ldr	r3, [r7, #4]
 80054a6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054ae:	4619      	mov	r1, r3
 80054b0:	4610      	mov	r0, r2
 80054b2:	f000 f9c9 	bl	8005848 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054ba:	2110      	movs	r1, #16
 80054bc:	4618      	mov	r0, r3
 80054be:	f7ff fdf3 	bl	80050a8 <_ZN7TwoWire5writeEi>
  wireport->endTransmission(); // Send data and release the bus (the 841 (WireS) doesn't like it if the Master holds the bus!)
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054c6:	4618      	mov	r0, r3
 80054c8:	f000 fa08 	bl	80058dc <_ZN7TwoWire15endTransmissionEv>
  if (wireport->requestFrom((uint8_t)deviceaddress, (uint8_t)1) == 1) // Request one byte from the IO register
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80054d6:	2201      	movs	r2, #1
 80054d8:	4619      	mov	r1, r3
 80054da:	f000 f9a2 	bl	8005822 <_ZN7TwoWire11requestFromEhh>
 80054de:	4603      	mov	r3, r0
 80054e0:	2b01      	cmp	r3, #1
 80054e2:	bf0c      	ite	eq
 80054e4:	2301      	moveq	r3, #1
 80054e6:	2300      	movne	r3, #0
 80054e8:	b2db      	uxtb	r3, r3
 80054ea:	2b00      	cmp	r3, #0
 80054ec:	d00d      	beq.n	800550a <_ZN10IridiumSBD13check9603pinsEv+0x6e>
  {
    IO_REGISTER = wireport->read(); // Read the IO register
 80054ee:	687b      	ldr	r3, [r7, #4]
 80054f0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80054f2:	687b      	ldr	r3, [r7, #4]
 80054f4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	330c      	adds	r3, #12
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	4610      	mov	r0, r2
 80054fe:	4798      	blx	r3
 8005500:	4603      	mov	r3, r0
 8005502:	b2da      	uxtb	r2, r3
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	f883 20dc 	strb.w	r2, [r3, #220]	; 0xdc
  }
}
 800550a:	bf00      	nop
 800550c:	3708      	adds	r7, #8
 800550e:	46bd      	mov	sp, r7
 8005510:	bd80      	pop	{r7, pc}

08005512 <_ZN10IridiumSBD11set9603pinsEh>:

//Set the IO pins
void IridiumSBD::set9603pins(uint8_t pins)
{
 8005512:	b580      	push	{r7, lr}
 8005514:	b082      	sub	sp, #8
 8005516:	af00      	add	r7, sp, #0
 8005518:	6078      	str	r0, [r7, #4]
 800551a:	460b      	mov	r3, r1
 800551c:	70fb      	strb	r3, [r7, #3]
  //Write to the 'IO_REGISTER'
  wireport->beginTransmission((uint8_t)deviceaddress); // Talk to the I2C device
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005528:	4619      	mov	r1, r3
 800552a:	4610      	mov	r0, r2
 800552c:	f000 f98c 	bl	8005848 <_ZN7TwoWire17beginTransmissionEh>
  wireport->write(IO_REG); // Point to the 'IO register'
 8005530:	687b      	ldr	r3, [r7, #4]
 8005532:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005534:	2110      	movs	r1, #16
 8005536:	4618      	mov	r0, r3
 8005538:	f7ff fdb6 	bl	80050a8 <_ZN7TwoWire5writeEi>
  wireport->write(pins); // Set the pins
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005544:	681b      	ldr	r3, [r3, #0]
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	78f9      	ldrb	r1, [r7, #3]
 800554a:	4610      	mov	r0, r2
 800554c:	4798      	blx	r3
  wireport->endTransmission(); // Send data and surrender the bus
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8005552:	4618      	mov	r0, r3
 8005554:	f000 f9c2 	bl	80058dc <_ZN7TwoWire15endTransmissionEv>
}
 8005558:	bf00      	nop
 800555a:	3708      	adds	r7, #8
 800555c:	46bd      	mov	sp, r7
 800555e:	bd80      	pop	{r7, pc}

08005560 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>:

	return HAL_OK;
}


boolean IridiumSBD::MRT_Iridium_shutdown(void){
 8005560:	b590      	push	{r4, r7, lr}
 8005562:	b08b      	sub	sp, #44	; 0x2c
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "\r\nShutting down the Iridium\r\n", 29, HAL_MAX_DELAY);
 8005568:	6878      	ldr	r0, [r7, #4]
 800556a:	f04f 33ff 	mov.w	r3, #4294967295
 800556e:	221d      	movs	r2, #29
 8005570:	492f      	ldr	r1, [pc, #188]	; (8005630 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd0>)
 8005572:	f007 fc74 	bl	800ce5e <HAL_UART_Transmit>

	// Power down the modem
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Putting the 9603N to sleep...", 29, HAL_MAX_DELAY);
 8005576:	6878      	ldr	r0, [r7, #4]
 8005578:	f04f 33ff 	mov.w	r3, #4294967295
 800557c:	221d      	movs	r2, #29
 800557e:	492d      	ldr	r1, [pc, #180]	; (8005634 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd4>)
 8005580:	f007 fc6d 	bl	800ce5e <HAL_UART_Transmit>
	int err = this->sleep();
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f7ff fdad 	bl	80050e4 <_ZN10IridiumSBD5sleepEv>
 800558a:	6278      	str	r0, [r7, #36]	; 0x24
	if (err != ISBD_SUCCESS)
 800558c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800558e:	2b00      	cmp	r3, #0
 8005590:	d017      	beq.n	80055c2 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0x62>
	{
		char str[24+sizeof(int)];
		sprintf(str, "sleep failed: error  %i\r\n", err);
 8005592:	f107 0308 	add.w	r3, r7, #8
 8005596:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005598:	4927      	ldr	r1, [pc, #156]	; (8005638 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xd8>)
 800559a:	4618      	mov	r0, r3
 800559c:	f011 fa74 	bl	8016a88 <siprintf>
		HAL_UART_Transmit(&(this->uart),(uint8_t*) str, strlen(str), HAL_MAX_DELAY);
 80055a0:	687c      	ldr	r4, [r7, #4]
 80055a2:	f107 0308 	add.w	r3, r7, #8
 80055a6:	4618      	mov	r0, r3
 80055a8:	f7fa fe2c 	bl	8000204 <strlen>
 80055ac:	4603      	mov	r3, r0
 80055ae:	b29a      	uxth	r2, r3
 80055b0:	f107 0108 	add.w	r1, r7, #8
 80055b4:	f04f 33ff 	mov.w	r3, #4294967295
 80055b8:	4620      	mov	r0, r4
 80055ba:	f007 fc50 	bl	800ce5e <HAL_UART_Transmit>
		return false;
 80055be:	2300      	movs	r3, #0
 80055c0:	e032      	b.n	8005628 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xc8>
	}
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 80055c2:	6878      	ldr	r0, [r7, #4]
 80055c4:	f04f 33ff 	mov.w	r3, #4294967295
 80055c8:	2204      	movs	r2, #4
 80055ca:	491c      	ldr	r1, [pc, #112]	; (800563c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 80055cc:	f007 fc47 	bl	800ce5e <HAL_UART_Transmit>

	// Disable 9603N power
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling 9603N power...", 24, HAL_MAX_DELAY);
 80055d0:	6878      	ldr	r0, [r7, #4]
 80055d2:	f04f 33ff 	mov.w	r3, #4294967295
 80055d6:	2218      	movs	r2, #24
 80055d8:	4919      	ldr	r1, [pc, #100]	; (8005640 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe0>)
 80055da:	f007 fc40 	bl	800ce5e <HAL_UART_Transmit>
	this->enable9603Npower(false);
 80055de:	2100      	movs	r1, #0
 80055e0:	6878      	ldr	r0, [r7, #4]
 80055e2:	f7ff fdf5 	bl	80051d0 <_ZN10IridiumSBD16enable9603NpowerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 80055e6:	6878      	ldr	r0, [r7, #4]
 80055e8:	f04f 33ff 	mov.w	r3, #4294967295
 80055ec:	2204      	movs	r2, #4
 80055ee:	4913      	ldr	r1, [pc, #76]	; (800563c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 80055f0:	f007 fc35 	bl	800ce5e <HAL_UART_Transmit>

	// Disable the supercapacitor charger
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Disabling the supercapacitor charger...", 39, HAL_MAX_DELAY);
 80055f4:	6878      	ldr	r0, [r7, #4]
 80055f6:	f04f 33ff 	mov.w	r3, #4294967295
 80055fa:	2227      	movs	r2, #39	; 0x27
 80055fc:	4911      	ldr	r1, [pc, #68]	; (8005644 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe4>)
 80055fe:	f007 fc2e 	bl	800ce5e <HAL_UART_Transmit>
	this->enableSuperCapCharger(false);
 8005602:	2100      	movs	r1, #0
 8005604:	6878      	ldr	r0, [r7, #4]
 8005606:	f7ff fda5 	bl	8005154 <_ZN10IridiumSBD21enableSuperCapChargerEb>
	HAL_UART_Transmit(&(this->uart),(uint8_t*) "OK\r\n", 4, HAL_MAX_DELAY);
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	f04f 33ff 	mov.w	r3, #4294967295
 8005610:	2204      	movs	r2, #4
 8005612:	490a      	ldr	r1, [pc, #40]	; (800563c <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xdc>)
 8005614:	f007 fc23 	bl	800ce5e <HAL_UART_Transmit>

	HAL_UART_Transmit(&(this->uart),(uint8_t*) "Iridium successfully shutdown\r\n", 32, HAL_MAX_DELAY);
 8005618:	6878      	ldr	r0, [r7, #4]
 800561a:	f04f 33ff 	mov.w	r3, #4294967295
 800561e:	2220      	movs	r2, #32
 8005620:	4909      	ldr	r1, [pc, #36]	; (8005648 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv+0xe8>)
 8005622:	f007 fc1c 	bl	800ce5e <HAL_UART_Transmit>
	return true;
 8005626:	2301      	movs	r3, #1
}
 8005628:	4618      	mov	r0, r3
 800562a:	372c      	adds	r7, #44	; 0x2c
 800562c:	46bd      	mov	sp, r7
 800562e:	bd90      	pop	{r4, r7, pc}
 8005630:	0801c004 	.word	0x0801c004
 8005634:	0801c024 	.word	0x0801c024
 8005638:	0801c044 	.word	0x0801c044
 800563c:	0801b7b0 	.word	0x0801b7b0
 8005640:	0801c060 	.word	0x0801c060
 8005644:	0801c07c 	.word	0x0801c07c
 8005648:	0801c0a4 	.word	0x0801c0a4

0800564c <MRT_Static_Iridium_Destructor>:
	if (E_T==NULL){
		E_T = new IridiumSBD();
	}
}

void MRT_Static_Iridium_Destructor(){
 800564c:	b480      	push	{r7}
 800564e:	af00      	add	r7, sp, #0
	if (E_T!=NULL){
 8005650:	4b05      	ldr	r3, [pc, #20]	; (8005668 <MRT_Static_Iridium_Destructor+0x1c>)
 8005652:	681b      	ldr	r3, [r3, #0]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d002      	beq.n	800565e <MRT_Static_Iridium_Destructor+0x12>
		E_T = NULL;
 8005658:	4b03      	ldr	r3, [pc, #12]	; (8005668 <MRT_Static_Iridium_Destructor+0x1c>)
 800565a:	2200      	movs	r2, #0
 800565c:	601a      	str	r2, [r3, #0]
	}
}
 800565e:	bf00      	nop
 8005660:	46bd      	mov	sp, r7
 8005662:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005666:	4770      	bx	lr
 8005668:	200002dc 	.word	0x200002dc

0800566c <MRT_Static_Iridium_Shutdown>:
uint8_t MRT_Static_Iridium_Setup(UART_HandleTypeDef huart, uint8_t timeout, uint8_t i2c_bus){
	MRT_Static_Iridium_Constructor();
	return E_T->MRT_Iridium_setup(huart,timeout, i2c_bus);
}

bool MRT_Static_Iridium_Shutdown(void){
 800566c:	b580      	push	{r7, lr}
 800566e:	b082      	sub	sp, #8
 8005670:	af00      	add	r7, sp, #0
	bool b = E_T->MRT_Iridium_shutdown();
 8005672:	4b09      	ldr	r3, [pc, #36]	; (8005698 <MRT_Static_Iridium_Shutdown+0x2c>)
 8005674:	681b      	ldr	r3, [r3, #0]
 8005676:	4618      	mov	r0, r3
 8005678:	f7ff ff72 	bl	8005560 <_ZN10IridiumSBD20MRT_Iridium_shutdownEv>
 800567c:	4603      	mov	r3, r0
 800567e:	2b00      	cmp	r3, #0
 8005680:	bf14      	ite	ne
 8005682:	2301      	movne	r3, #1
 8005684:	2300      	moveq	r3, #0
 8005686:	71fb      	strb	r3, [r7, #7]
	MRT_Static_Iridium_Destructor();
 8005688:	f7ff ffe0 	bl	800564c <MRT_Static_Iridium_Destructor>
	return b;
 800568c:	79fb      	ldrb	r3, [r7, #7]
}
 800568e:	4618      	mov	r0, r3
 8005690:	3708      	adds	r7, #8
 8005692:	46bd      	mov	sp, r7
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	200002dc 	.word	0x200002dc

0800569c <_ZN5Print5writeEPKhj>:

// Public Methods //////////////////////////////////////////////////////////////

/* default implementation: may be overridden */
size_t Print::write(const uint8_t *buffer, size_t size)
{
 800569c:	b580      	push	{r7, lr}
 800569e:	b086      	sub	sp, #24
 80056a0:	af00      	add	r7, sp, #0
 80056a2:	60f8      	str	r0, [r7, #12]
 80056a4:	60b9      	str	r1, [r7, #8]
 80056a6:	607a      	str	r2, [r7, #4]
  size_t n = 0;
 80056a8:	2300      	movs	r3, #0
 80056aa:	617b      	str	r3, [r7, #20]
  while (size--) {
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	1e5a      	subs	r2, r3, #1
 80056b0:	607a      	str	r2, [r7, #4]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	bf14      	ite	ne
 80056b6:	2301      	movne	r3, #1
 80056b8:	2300      	moveq	r3, #0
 80056ba:	b2db      	uxtb	r3, r3
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d00e      	beq.n	80056de <_ZN5Print5writeEPKhj+0x42>
    n += write(*buffer++);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	681b      	ldr	r3, [r3, #0]
 80056c4:	681a      	ldr	r2, [r3, #0]
 80056c6:	68bb      	ldr	r3, [r7, #8]
 80056c8:	1c59      	adds	r1, r3, #1
 80056ca:	60b9      	str	r1, [r7, #8]
 80056cc:	781b      	ldrb	r3, [r3, #0]
 80056ce:	4619      	mov	r1, r3
 80056d0:	68f8      	ldr	r0, [r7, #12]
 80056d2:	4790      	blx	r2
 80056d4:	4602      	mov	r2, r0
 80056d6:	697b      	ldr	r3, [r7, #20]
 80056d8:	4413      	add	r3, r2
 80056da:	617b      	str	r3, [r7, #20]
  while (size--) {
 80056dc:	e7e6      	b.n	80056ac <_ZN5Print5writeEPKhj+0x10>
  }
  return n;
 80056de:	697b      	ldr	r3, [r7, #20]
}
 80056e0:	4618      	mov	r0, r3
 80056e2:	3718      	adds	r7, #24
 80056e4:	46bd      	mov	sp, r7
 80056e6:	bd80      	pop	{r7, pc}

080056e8 <_ZN5PrintC1Ev>:
    size_t printNumber(unsigned long, uint8_t);
    size_t printFloat(double, uint8_t);
  protected:
    void setWriteError(int err = 1) { write_error = err; }
  public:
    Print() : write_error(0) {}
 80056e8:	b480      	push	{r7}
 80056ea:	b083      	sub	sp, #12
 80056ec:	af00      	add	r7, sp, #0
 80056ee:	6078      	str	r0, [r7, #4]
 80056f0:	4a06      	ldr	r2, [pc, #24]	; (800570c <_ZN5PrintC1Ev+0x24>)
 80056f2:	687b      	ldr	r3, [r7, #4]
 80056f4:	601a      	str	r2, [r3, #0]
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	2200      	movs	r2, #0
 80056fa:	605a      	str	r2, [r3, #4]
 80056fc:	687b      	ldr	r3, [r7, #4]
 80056fe:	4618      	mov	r0, r3
 8005700:	370c      	adds	r7, #12
 8005702:	46bd      	mov	sp, r7
 8005704:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005708:	4770      	bx	lr
 800570a:	bf00      	nop
 800570c:	0801c8b8 	.word	0x0801c8b8

08005710 <_ZN6StreamC1Ev>:
    virtual int available() = 0;
    virtual int read() = 0;
    virtual int peek() = 0;
    virtual void flush() = 0;

    Stream() {_timeout=1000;}
 8005710:	b580      	push	{r7, lr}
 8005712:	b082      	sub	sp, #8
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	4618      	mov	r0, r3
 800571c:	f7ff ffe4 	bl	80056e8 <_ZN5PrintC1Ev>
 8005720:	4a05      	ldr	r2, [pc, #20]	; (8005738 <_ZN6StreamC1Ev+0x28>)
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	601a      	str	r2, [r3, #0]
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800572c:	609a      	str	r2, [r3, #8]
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	4618      	mov	r0, r3
 8005732:	3708      	adds	r7, #8
 8005734:	46bd      	mov	sp, r7
 8005736:	bd80      	pop	{r7, pc}
 8005738:	0801c8e8 	.word	0x0801c8e8

0800573c <_ZN7TwoWireC1EP11I2C_TypeDef>:

#define FLAG_TIMEOUT ((int)0x1000)
#define LONG_TIMEOUT ((int)0x8000)

// Constructors ////////////////////////////////////////////////////////////////
TwoWire::TwoWire(I2C_TypeDef *twi)
 800573c:	b580      	push	{r7, lr}
 800573e:	b082      	sub	sp, #8
 8005740:	af00      	add	r7, sp, #0
 8005742:	6078      	str	r0, [r7, #4]
 8005744:	6039      	str	r1, [r7, #0]
 8005746:	687b      	ldr	r3, [r7, #4]
 8005748:	4618      	mov	r0, r3
 800574a:	f7ff ffe1 	bl	8005710 <_ZN6StreamC1Ev>
 800574e:	4a16      	ldr	r2, [pc, #88]	; (80057a8 <_ZN7TwoWireC1EP11I2C_TypeDef+0x6c>)
 8005750:	687b      	ldr	r3, [r7, #4]
 8005752:	601a      	str	r2, [r3, #0]
{
  I2cHandle.Instance = twi;
 8005754:	687b      	ldr	r3, [r7, #4]
 8005756:	683a      	ldr	r2, [r7, #0]
 8005758:	63da      	str	r2, [r3, #60]	; 0x3c
  memset(rxBuffer, 0, BUFFER_LENGTH);
 800575a:	687b      	ldr	r3, [r7, #4]
 800575c:	3390      	adds	r3, #144	; 0x90
 800575e:	2220      	movs	r2, #32
 8005760:	2100      	movs	r1, #0
 8005762:	4618      	mov	r0, r3
 8005764:	f010 f912 	bl	801598c <memset>
  rxBufferIndex = 0;
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2200      	movs	r2, #0
 800576c:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = 0;
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	2200      	movs	r2, #0
 8005774:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1
  txAddress = 0;
 8005778:	687b      	ldr	r3, [r7, #4]
 800577a:	2200      	movs	r2, #0
 800577c:	741a      	strb	r2, [r3, #16]
  txBufferIndex = 0;
 800577e:	687b      	ldr	r3, [r7, #4]
 8005780:	2200      	movs	r2, #0
 8005782:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	2200      	movs	r2, #0
 800578a:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  transmitting = 0;
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	2200      	movs	r2, #0
 8005792:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  defaultAddress = 0x00;
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	2200      	movs	r2, #0
 800579a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
}
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	4618      	mov	r0, r3
 80057a2:	3708      	adds	r7, #8
 80057a4:	46bd      	mov	sp, r7
 80057a6:	bd80      	pop	{r7, pc}
 80057a8:	0801c8c8 	.word	0x0801c8c8

080057ac <_ZN7TwoWire11requestFromEhhh>:
  I2cHandle.Init.NoStretchMode   = I2C_NOSTRETCH_DISABLE;
  HAL_I2C_Init(&I2cHandle);
}

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity, uint8_t sendStop)
{
 80057ac:	b580      	push	{r7, lr}
 80057ae:	b086      	sub	sp, #24
 80057b0:	af02      	add	r7, sp, #8
 80057b2:	6078      	str	r0, [r7, #4]
 80057b4:	4608      	mov	r0, r1
 80057b6:	4611      	mov	r1, r2
 80057b8:	461a      	mov	r2, r3
 80057ba:	4603      	mov	r3, r0
 80057bc:	70fb      	strb	r3, [r7, #3]
 80057be:	460b      	mov	r3, r1
 80057c0:	70bb      	strb	r3, [r7, #2]
 80057c2:	4613      	mov	r3, r2
 80057c4:	707b      	strb	r3, [r7, #1]
  uint8_t ret_val;

  disableInterrupt();
 80057c6:	6878      	ldr	r0, [r7, #4]
 80057c8:	f000 fc24 	bl	8006014 <_ZN7TwoWire16disableInterruptEv>

  // clamp to buffer length
  if(quantity > BUFFER_LENGTH){
 80057cc:	78bb      	ldrb	r3, [r7, #2]
 80057ce:	2b20      	cmp	r3, #32
 80057d0:	d901      	bls.n	80057d6 <_ZN7TwoWire11requestFromEhhh+0x2a>
    quantity = BUFFER_LENGTH;
 80057d2:	2320      	movs	r3, #32
 80057d4:	70bb      	strb	r3, [r7, #2]
  }
  // perform blocking read into buffer
  int read = i2c_master_read((address << 1), (char *)rxBuffer, quantity, sendStop);
 80057d6:	78fb      	ldrb	r3, [r7, #3]
 80057d8:	005b      	lsls	r3, r3, #1
 80057da:	b2d9      	uxtb	r1, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	f103 0290 	add.w	r2, r3, #144	; 0x90
 80057e2:	78b8      	ldrb	r0, [r7, #2]
 80057e4:	787b      	ldrb	r3, [r7, #1]
 80057e6:	9300      	str	r3, [sp, #0]
 80057e8:	4603      	mov	r3, r0
 80057ea:	6878      	ldr	r0, [r7, #4]
 80057ec:	f000 f9cf 	bl	8005b8e <_ZN7TwoWire15i2c_master_readEhPchh>
 80057f0:	60b8      	str	r0, [r7, #8]

  if(read < 0)
 80057f2:	68bb      	ldr	r3, [r7, #8]
 80057f4:	2b00      	cmp	r3, #0
 80057f6:	da02      	bge.n	80057fe <_ZN7TwoWire11requestFromEhhh+0x52>
  {
    ret_val = 0;
 80057f8:	2300      	movs	r3, #0
 80057fa:	73fb      	strb	r3, [r7, #15]
 80057fc:	e001      	b.n	8005802 <_ZN7TwoWire11requestFromEhhh+0x56>
  }else
  {
    ret_val = read;
 80057fe:	68bb      	ldr	r3, [r7, #8]
 8005800:	73fb      	strb	r3, [r7, #15]
  }

  // set rx buffer iterator vars
  rxBufferIndex = 0;
 8005802:	687b      	ldr	r3, [r7, #4]
 8005804:	2200      	movs	r2, #0
 8005806:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  rxBufferLength = ret_val;
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	7bfa      	ldrb	r2, [r7, #15]
 800580e:	f883 20b1 	strb.w	r2, [r3, #177]	; 0xb1

  enableInterrupt();
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 fbcc 	bl	8005fb0 <_ZN7TwoWire15enableInterruptEv>

  return ret_val;
 8005818:	7bfb      	ldrb	r3, [r7, #15]
}
 800581a:	4618      	mov	r0, r3
 800581c:	3710      	adds	r7, #16
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}

08005822 <_ZN7TwoWire11requestFromEhh>:

uint8_t TwoWire::requestFrom(uint8_t address, uint8_t quantity)
{
 8005822:	b580      	push	{r7, lr}
 8005824:	b082      	sub	sp, #8
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
 800582a:	460b      	mov	r3, r1
 800582c:	70fb      	strb	r3, [r7, #3]
 800582e:	4613      	mov	r3, r2
 8005830:	70bb      	strb	r3, [r7, #2]
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)true);
 8005832:	78ba      	ldrb	r2, [r7, #2]
 8005834:	78f9      	ldrb	r1, [r7, #3]
 8005836:	2301      	movs	r3, #1
 8005838:	6878      	ldr	r0, [r7, #4]
 800583a:	f7ff ffb7 	bl	80057ac <_ZN7TwoWire11requestFromEhhh>
 800583e:	4603      	mov	r3, r0
}
 8005840:	4618      	mov	r0, r3
 8005842:	3708      	adds	r7, #8
 8005844:	46bd      	mov	sp, r7
 8005846:	bd80      	pop	{r7, pc}

08005848 <_ZN7TwoWire17beginTransmissionEh>:
{
  return requestFrom((uint8_t)address, (uint8_t)quantity, (uint8_t)sendStop);
}

void TwoWire::beginTransmission(uint8_t address)
{
 8005848:	b480      	push	{r7}
 800584a:	b083      	sub	sp, #12
 800584c:	af00      	add	r7, sp, #0
 800584e:	6078      	str	r0, [r7, #4]
 8005850:	460b      	mov	r3, r1
 8005852:	70fb      	strb	r3, [r7, #3]
  // indicate that we are transmitting
  transmitting = 1;
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	2201      	movs	r2, #1
 8005858:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33
  // set address of targeted slave
  txAddress = address;
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	78fa      	ldrb	r2, [r7, #3]
 8005860:	741a      	strb	r2, [r3, #16]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 8005862:	687b      	ldr	r3, [r7, #4]
 8005864:	2200      	movs	r2, #0
 8005866:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	2200      	movs	r2, #0
 800586e:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
}
 8005872:	bf00      	nop
 8005874:	370c      	adds	r7, #12
 8005876:	46bd      	mov	sp, r7
 8005878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587c:	4770      	bx	lr

0800587e <_ZN7TwoWire15endTransmissionEh>:
//  is very possible to leave the bus in a hung state if
//  no call to endTransmission(true) is made. Some I2C
//  devices will behave oddly if they do not see a STOP.
//
uint8_t TwoWire::endTransmission(uint8_t sendStop)
{
 800587e:	b580      	push	{r7, lr}
 8005880:	b086      	sub	sp, #24
 8005882:	af02      	add	r7, sp, #8
 8005884:	6078      	str	r0, [r7, #4]
 8005886:	460b      	mov	r3, r1
 8005888:	70fb      	strb	r3, [r7, #3]
  // transmit buffer (blocking)
  disableInterrupt();
 800588a:	6878      	ldr	r0, [r7, #4]
 800588c:	f000 fbc2 	bl	8006014 <_ZN7TwoWire16disableInterruptEv>

  int8_t ret = i2c_master_write((txAddress << 1), (const char *)txBuffer, txBufferLength, sendStop);
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	7c1b      	ldrb	r3, [r3, #16]
 8005894:	0059      	lsls	r1, r3, #1
 8005896:	687b      	ldr	r3, [r7, #4]
 8005898:	f103 0211 	add.w	r2, r3, #17
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 80058a2:	4618      	mov	r0, r3
 80058a4:	78fb      	ldrb	r3, [r7, #3]
 80058a6:	9300      	str	r3, [sp, #0]
 80058a8:	4603      	mov	r3, r0
 80058aa:	6878      	ldr	r0, [r7, #4]
 80058ac:	f000 fa00 	bl	8005cb0 <_ZN7TwoWire16i2c_master_writeEiPKcii>
 80058b0:	4603      	mov	r3, r0
 80058b2:	73fb      	strb	r3, [r7, #15]
  // reset tx buffer iterator vars
  txBufferIndex = 0;
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2200      	movs	r2, #0
 80058b8:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
  txBufferLength = 0;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2200      	movs	r2, #0
 80058c0:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
  // indicate that we are done transmitting
  transmitting = 0;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2200      	movs	r2, #0
 80058c8:	f883 2033 	strb.w	r2, [r3, #51]	; 0x33

  enableInterrupt();
 80058cc:	6878      	ldr	r0, [r7, #4]
 80058ce:	f000 fb6f 	bl	8005fb0 <_ZN7TwoWire15enableInterruptEv>

  return ret;
 80058d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80058d4:	4618      	mov	r0, r3
 80058d6:	3710      	adds	r7, #16
 80058d8:	46bd      	mov	sp, r7
 80058da:	bd80      	pop	{r7, pc}

080058dc <_ZN7TwoWire15endTransmissionEv>:

//  This provides backwards compatibility with the original
//  definition, and expected behaviour, of endTransmission
//
uint8_t TwoWire::endTransmission(void)
{
 80058dc:	b580      	push	{r7, lr}
 80058de:	b082      	sub	sp, #8
 80058e0:	af00      	add	r7, sp, #0
 80058e2:	6078      	str	r0, [r7, #4]
  return endTransmission(true);
 80058e4:	2101      	movs	r1, #1
 80058e6:	6878      	ldr	r0, [r7, #4]
 80058e8:	f7ff ffc9 	bl	800587e <_ZN7TwoWire15endTransmissionEh>
 80058ec:	4603      	mov	r3, r0
}
 80058ee:	4618      	mov	r0, r3
 80058f0:	3708      	adds	r7, #8
 80058f2:	46bd      	mov	sp, r7
 80058f4:	bd80      	pop	{r7, pc}

080058f6 <_ZN7TwoWire5writeEh>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(uint8_t data)
{
 80058f6:	b580      	push	{r7, lr}
 80058f8:	b082      	sub	sp, #8
 80058fa:	af00      	add	r7, sp, #0
 80058fc:	6078      	str	r0, [r7, #4]
 80058fe:	460b      	mov	r3, r1
 8005900:	70fb      	strb	r3, [r7, #3]
  if(transmitting){
 8005902:	687b      	ldr	r3, [r7, #4]
 8005904:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8005908:	2b00      	cmp	r3, #0
 800590a:	d01d      	beq.n	8005948 <_ZN7TwoWire5writeEh+0x52>
    // in master transmitter mode
    // don't bother if buffer is full
    if(txBufferLength >= BUFFER_LENGTH){
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	f893 3032 	ldrb.w	r3, [r3, #50]	; 0x32
 8005912:	2b1f      	cmp	r3, #31
 8005914:	d901      	bls.n	800591a <_ZN7TwoWire5writeEh+0x24>
      return 0;
 8005916:	2300      	movs	r3, #0
 8005918:	e028      	b.n	800596c <_ZN7TwoWire5writeEh+0x76>
    }
    // put byte in tx buffer
    txBuffer[txBufferIndex] = data;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005920:	4619      	mov	r1, r3
 8005922:	78fa      	ldrb	r2, [r7, #3]
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	440b      	add	r3, r1
 8005928:	745a      	strb	r2, [r3, #17]
    ++txBufferIndex;
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8005930:	3301      	adds	r3, #1
 8005932:	b2da      	uxtb	r2, r3
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
    // update amount in buffer
    txBufferLength = txBufferIndex;
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
 8005946:	e010      	b.n	800596a <_ZN7TwoWire5writeEh+0x74>
  }else{
    // in slave send mode
  // transmit buffer (blocking)
    disableInterrupt();
 8005948:	6878      	ldr	r0, [r7, #4]
 800594a:	f000 fb63 	bl	8006014 <_ZN7TwoWire16disableInterruptEv>

    // reply to master
  i2c_slave_write((const char *)&data, 1);
 800594e:	1cfb      	adds	r3, r7, #3
 8005950:	2201      	movs	r2, #1
 8005952:	4619      	mov	r1, r3
 8005954:	6878      	ldr	r0, [r7, #4]
 8005956:	f000 fa95 	bl	8005e84 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 800595a:	6878      	ldr	r0, [r7, #4]
 800595c:	f000 fb28 	bl	8005fb0 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	333c      	adds	r3, #60	; 0x3c
 8005964:	4618      	mov	r0, r3
 8005966:	f003 fab9 	bl	8008edc <HAL_I2C_EnableListen_IT>
  }
  return 1;
 800596a:	2301      	movs	r3, #1
}
 800596c:	4618      	mov	r0, r3
 800596e:	3708      	adds	r7, #8
 8005970:	46bd      	mov	sp, r7
 8005972:	bd80      	pop	{r7, pc}

08005974 <_ZN7TwoWire5writeEPKhj>:

// must be called in:
// slave tx event callback
// or after beginTransmission(address)
size_t TwoWire::write(const uint8_t *data, size_t quantity)
{
 8005974:	b580      	push	{r7, lr}
 8005976:	b086      	sub	sp, #24
 8005978:	af00      	add	r7, sp, #0
 800597a:	60f8      	str	r0, [r7, #12]
 800597c:	60b9      	str	r1, [r7, #8]
 800597e:	607a      	str	r2, [r7, #4]
  if(transmitting){
 8005980:	68fb      	ldr	r3, [r7, #12]
 8005982:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8005986:	2b00      	cmp	r3, #0
 8005988:	d013      	beq.n	80059b2 <_ZN7TwoWire5writeEPKhj+0x3e>
  // in master transmitter mode
    for(size_t i = 0; i < quantity; ++i){
 800598a:	2300      	movs	r3, #0
 800598c:	617b      	str	r3, [r7, #20]
 800598e:	697a      	ldr	r2, [r7, #20]
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	429a      	cmp	r2, r3
 8005994:	d21e      	bcs.n	80059d4 <_ZN7TwoWire5writeEPKhj+0x60>
      write(data[i]);
 8005996:	68fb      	ldr	r3, [r7, #12]
 8005998:	681b      	ldr	r3, [r3, #0]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	68b9      	ldr	r1, [r7, #8]
 800599e:	697a      	ldr	r2, [r7, #20]
 80059a0:	440a      	add	r2, r1
 80059a2:	7812      	ldrb	r2, [r2, #0]
 80059a4:	4611      	mov	r1, r2
 80059a6:	68f8      	ldr	r0, [r7, #12]
 80059a8:	4798      	blx	r3
    for(size_t i = 0; i < quantity; ++i){
 80059aa:	697b      	ldr	r3, [r7, #20]
 80059ac:	3301      	adds	r3, #1
 80059ae:	617b      	str	r3, [r7, #20]
 80059b0:	e7ed      	b.n	800598e <_ZN7TwoWire5writeEPKhj+0x1a>
    }
  }else{
    // in slave send mode
    // reply to master
  disableInterrupt();
 80059b2:	68f8      	ldr	r0, [r7, #12]
 80059b4:	f000 fb2e 	bl	8006014 <_ZN7TwoWire16disableInterruptEv>

  i2c_slave_write((const char *)data, quantity);
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	461a      	mov	r2, r3
 80059bc:	68b9      	ldr	r1, [r7, #8]
 80059be:	68f8      	ldr	r0, [r7, #12]
 80059c0:	f000 fa60 	bl	8005e84 <_ZN7TwoWire15i2c_slave_writeEPKci>

  enableInterrupt();
 80059c4:	68f8      	ldr	r0, [r7, #12]
 80059c6:	f000 faf3 	bl	8005fb0 <_ZN7TwoWire15enableInterruptEv>

  HAL_I2C_EnableListen_IT(&I2cHandle);
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	333c      	adds	r3, #60	; 0x3c
 80059ce:	4618      	mov	r0, r3
 80059d0:	f003 fa84 	bl	8008edc <HAL_I2C_EnableListen_IT>
  }
  return quantity;
 80059d4:	687b      	ldr	r3, [r7, #4]
}
 80059d6:	4618      	mov	r0, r3
 80059d8:	3718      	adds	r7, #24
 80059da:	46bd      	mov	sp, r7
 80059dc:	bd80      	pop	{r7, pc}

080059de <_ZN7TwoWire9availableEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::available(void)
{
 80059de:	b480      	push	{r7}
 80059e0:	b083      	sub	sp, #12
 80059e2:	af00      	add	r7, sp, #0
 80059e4:	6078      	str	r0, [r7, #4]
  return rxBufferLength - rxBufferIndex;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 80059ec:	b2db      	uxtb	r3, r3
 80059ee:	461a      	mov	r2, r3
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 80059f6:	b2db      	uxtb	r3, r3
 80059f8:	1ad3      	subs	r3, r2, r3
}
 80059fa:	4618      	mov	r0, r3
 80059fc:	370c      	adds	r7, #12
 80059fe:	46bd      	mov	sp, r7
 8005a00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a04:	4770      	bx	lr

08005a06 <_ZN7TwoWire4readEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::read(void)
{
 8005a06:	b480      	push	{r7}
 8005a08:	b085      	sub	sp, #20
 8005a0a:	af00      	add	r7, sp, #0
 8005a0c:	6078      	str	r0, [r7, #4]
  int value = -1;
 8005a0e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a12:	60fb      	str	r3, [r7, #12]

  // get each successive byte on each call
  if(rxBufferIndex < rxBufferLength){
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8005a1a:	b2da      	uxtb	r2, r3
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005a22:	b2db      	uxtb	r3, r3
 8005a24:	429a      	cmp	r2, r3
 8005a26:	bf34      	ite	cc
 8005a28:	2301      	movcc	r3, #1
 8005a2a:	2300      	movcs	r3, #0
 8005a2c:	b2db      	uxtb	r3, r3
 8005a2e:	2b00      	cmp	r3, #0
 8005a30:	d012      	beq.n	8005a58 <_ZN7TwoWire4readEv+0x52>
    value = rxBuffer[rxBufferIndex];
 8005a32:	687b      	ldr	r3, [r7, #4]
 8005a34:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8005a38:	b2db      	uxtb	r3, r3
 8005a3a:	461a      	mov	r2, r3
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	4413      	add	r3, r2
 8005a40:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8005a44:	60fb      	str	r3, [r7, #12]
    ++rxBufferIndex;
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8005a4c:	b2db      	uxtb	r3, r3
 8005a4e:	3301      	adds	r3, #1
 8005a50:	b2da      	uxtb	r2, r3
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  }

  return value;
 8005a58:	68fb      	ldr	r3, [r7, #12]
}
 8005a5a:	4618      	mov	r0, r3
 8005a5c:	3714      	adds	r7, #20
 8005a5e:	46bd      	mov	sp, r7
 8005a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a64:	4770      	bx	lr

08005a66 <_ZN7TwoWire4peekEv>:

// must be called in:
// slave rx event callback
// or after requestFrom(address, numBytes)
int TwoWire::peek(void)
{
 8005a66:	b480      	push	{r7}
 8005a68:	b085      	sub	sp, #20
 8005a6a:	af00      	add	r7, sp, #0
 8005a6c:	6078      	str	r0, [r7, #4]
  int value = -1;
 8005a6e:	f04f 33ff 	mov.w	r3, #4294967295
 8005a72:	60fb      	str	r3, [r7, #12]

  if(rxBufferIndex < rxBufferLength){
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8005a7a:	b2da      	uxtb	r2, r3
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 30b1 	ldrb.w	r3, [r3, #177]	; 0xb1
 8005a82:	b2db      	uxtb	r3, r3
 8005a84:	429a      	cmp	r2, r3
 8005a86:	bf34      	ite	cc
 8005a88:	2301      	movcc	r3, #1
 8005a8a:	2300      	movcs	r3, #0
 8005a8c:	b2db      	uxtb	r3, r3
 8005a8e:	2b00      	cmp	r3, #0
 8005a90:	d009      	beq.n	8005aa6 <_ZN7TwoWire4peekEv+0x40>
    value = rxBuffer[rxBufferIndex];
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8005a98:	b2db      	uxtb	r3, r3
 8005a9a:	461a      	mov	r2, r3
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	4413      	add	r3, r2
 8005aa0:	f893 3090 	ldrb.w	r3, [r3, #144]	; 0x90
 8005aa4:	60fb      	str	r3, [r7, #12]
  }

  return value;
 8005aa6:	68fb      	ldr	r3, [r7, #12]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3714      	adds	r7, #20
 8005aac:	46bd      	mov	sp, r7
 8005aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ab2:	4770      	bx	lr

08005ab4 <_ZN7TwoWire5flushEv>:

void TwoWire::flush(void)
{
 8005ab4:	b480      	push	{r7}
 8005ab6:	b083      	sub	sp, #12
 8005ab8:	af00      	add	r7, sp, #0
 8005aba:	6078      	str	r0, [r7, #4]
  // XXX: to be implemented.
}
 8005abc:	bf00      	nop
 8005abe:	370c      	adds	r7, #12
 8005ac0:	46bd      	mov	sp, r7
 8005ac2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ac6:	4770      	bx	lr

08005ac8 <_ZN7TwoWire16i2c_master_startEv>:
{
  user_onRequest = function;
}

int TwoWire::i2c_master_start()
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ad4:	60bb      	str	r3, [r7, #8]

    int timeout;

    // Clear Acknowledge failure flag
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ada:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005ade:	615a      	str	r2, [r3, #20]

    // Wait the STOP condition has been previously correctly sent
  // This timeout can be avoid in some specific cases by simply clearing the STOP bit
    timeout = FLAG_TIMEOUT;
 8005ae0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ae4:	60fb      	str	r3, [r7, #12]
    while ((i2c->CR1 & I2C_CR1_STOP) == I2C_CR1_STOP) {
 8005ae6:	68bb      	ldr	r3, [r7, #8]
 8005ae8:	681b      	ldr	r3, [r3, #0]
 8005aea:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005aee:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005af2:	bf0c      	ite	eq
 8005af4:	2301      	moveq	r3, #1
 8005af6:	2300      	movne	r3, #0
 8005af8:	b2db      	uxtb	r3, r3
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d00b      	beq.n	8005b16 <_ZN7TwoWire16i2c_master_startEv+0x4e>
        if ((timeout--) == 0) {
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	1e5a      	subs	r2, r3, #1
 8005b02:	60fa      	str	r2, [r7, #12]
 8005b04:	2b00      	cmp	r3, #0
 8005b06:	bf0c      	ite	eq
 8005b08:	2301      	moveq	r3, #1
 8005b0a:	2300      	movne	r3, #0
 8005b0c:	b2db      	uxtb	r3, r3
 8005b0e:	2b00      	cmp	r3, #0
 8005b10:	d0e9      	beq.n	8005ae6 <_ZN7TwoWire16i2c_master_startEv+0x1e>
            return 1;
 8005b12:	2301      	movs	r3, #1
 8005b14:	e021      	b.n	8005b5a <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    // Generate the START condition
    i2c->CR1 |= I2C_CR1_START;
 8005b16:	68bb      	ldr	r3, [r7, #8]
 8005b18:	681b      	ldr	r3, [r3, #0]
 8005b1a:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8005b1e:	68bb      	ldr	r3, [r7, #8]
 8005b20:	601a      	str	r2, [r3, #0]

    // Wait the START condition has been correctly sent
    timeout = FLAG_TIMEOUT;
 8005b22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005b26:	60fb      	str	r3, [r7, #12]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b2c:	695b      	ldr	r3, [r3, #20]
 8005b2e:	f003 0301 	and.w	r3, r3, #1
 8005b32:	2b01      	cmp	r3, #1
 8005b34:	bf14      	ite	ne
 8005b36:	2301      	movne	r3, #1
 8005b38:	2300      	moveq	r3, #0
 8005b3a:	b2db      	uxtb	r3, r3
 8005b3c:	2b00      	cmp	r3, #0
 8005b3e:	d00b      	beq.n	8005b58 <_ZN7TwoWire16i2c_master_startEv+0x90>
        if ((timeout--) == 0) {
 8005b40:	68fb      	ldr	r3, [r7, #12]
 8005b42:	1e5a      	subs	r2, r3, #1
 8005b44:	60fa      	str	r2, [r7, #12]
 8005b46:	2b00      	cmp	r3, #0
 8005b48:	bf0c      	ite	eq
 8005b4a:	2301      	moveq	r3, #1
 8005b4c:	2300      	movne	r3, #0
 8005b4e:	b2db      	uxtb	r3, r3
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d0e9      	beq.n	8005b28 <_ZN7TwoWire16i2c_master_startEv+0x60>
            return 1;
 8005b54:	2301      	movs	r3, #1
 8005b56:	e000      	b.n	8005b5a <_ZN7TwoWire16i2c_master_startEv+0x92>
        }
    }

    return 0;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3714      	adds	r7, #20
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b64:	4770      	bx	lr

08005b66 <_ZN7TwoWire15i2c_master_stopEv>:

int TwoWire::i2c_master_stop()
{
 8005b66:	b480      	push	{r7}
 8005b68:	b085      	sub	sp, #20
 8005b6a:	af00      	add	r7, sp, #0
 8005b6c:	6078      	str	r0, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005b72:	60fb      	str	r3, [r7, #12]

    // Generate the STOP condition
    i2c->CR1 |= I2C_CR1_STOP;
 8005b74:	68fb      	ldr	r3, [r7, #12]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	601a      	str	r2, [r3, #0]

    return 0;
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	3714      	adds	r7, #20
 8005b86:	46bd      	mov	sp, r7
 8005b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b8c:	4770      	bx	lr

08005b8e <_ZN7TwoWire15i2c_master_readEhPchh>:

int TwoWire::i2c_master_read(uint8_t address, char *data, uint8_t length, uint8_t stop)
{
 8005b8e:	b580      	push	{r7, lr}
 8005b90:	b08a      	sub	sp, #40	; 0x28
 8005b92:	af00      	add	r7, sp, #0
 8005b94:	60f8      	str	r0, [r7, #12]
 8005b96:	607a      	str	r2, [r7, #4]
 8005b98:	461a      	mov	r2, r3
 8005b9a:	460b      	mov	r3, r1
 8005b9c:	72fb      	strb	r3, [r7, #11]
 8005b9e:	4613      	mov	r3, r2
 8005ba0:	72bb      	strb	r3, [r7, #10]
    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005ba2:	68fb      	ldr	r3, [r7, #12]
 8005ba4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005ba6:	61fb      	str	r3, [r7, #28]
    int timeout;
    int count;
    int value;
    int ret;

    i2c_master_start();
 8005ba8:	68f8      	ldr	r0, [r7, #12]
 8005baa:	f7ff ff8d 	bl	8005ac8 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8005bae:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bb2:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8005bb4:	68fb      	ldr	r3, [r7, #12]
 8005bb6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bb8:	695b      	ldr	r3, [r3, #20]
 8005bba:	f003 0301 	and.w	r3, r3, #1
 8005bbe:	2b01      	cmp	r3, #1
 8005bc0:	bf14      	ite	ne
 8005bc2:	2301      	movne	r3, #1
 8005bc4:	2300      	moveq	r3, #0
 8005bc6:	b2db      	uxtb	r3, r3
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d008      	beq.n	8005bde <_ZN7TwoWire15i2c_master_readEhPchh+0x50>
        timeout--;
 8005bcc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bce:	3b01      	subs	r3, #1
 8005bd0:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8005bd2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005bd4:	2b00      	cmp	r3, #0
 8005bd6:	d1ed      	bne.n	8005bb4 <_ZN7TwoWire15i2c_master_readEhPchh+0x26>
            return -1;
 8005bd8:	f04f 33ff 	mov.w	r3, #4294967295
 8005bdc:	e064      	b.n	8005ca8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_READ(address);
 8005bde:	7afb      	ldrb	r3, [r7, #11]
 8005be0:	f043 0301 	orr.w	r3, r3, #1
 8005be4:	b2db      	uxtb	r3, r3
 8005be6:	461a      	mov	r2, r3
 8005be8:	69fb      	ldr	r3, [r7, #28]
 8005bea:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8005bec:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005bf0:	627b      	str	r3, [r7, #36]	; 0x24
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005bf6:	695b      	ldr	r3, [r3, #20]
 8005bf8:	f003 0302 	and.w	r3, r3, #2
 8005bfc:	2b02      	cmp	r3, #2
 8005bfe:	bf14      	ite	ne
 8005c00:	2301      	movne	r3, #1
 8005c02:	2300      	moveq	r3, #0
 8005c04:	b2db      	uxtb	r3, r3
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d008      	beq.n	8005c1c <_ZN7TwoWire15i2c_master_readEhPchh+0x8e>
        timeout--;
 8005c0a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c0c:	3b01      	subs	r3, #1
 8005c0e:	627b      	str	r3, [r7, #36]	; 0x24
        if (timeout == 0) {
 8005c10:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005c12:	2b00      	cmp	r3, #0
 8005c14:	d1ed      	bne.n	8005bf2 <_ZN7TwoWire15i2c_master_readEhPchh+0x64>
            return -1;
 8005c16:	f04f 33ff 	mov.w	r3, #4294967295
 8005c1a:	e045      	b.n	8005ca8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8005c1c:	2300      	movs	r3, #0
 8005c1e:	613b      	str	r3, [r7, #16]
 8005c20:	68fb      	ldr	r3, [r7, #12]
 8005c22:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	613b      	str	r3, [r7, #16]
 8005c28:	68fb      	ldr	r3, [r7, #12]
 8005c2a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005c2c:	699b      	ldr	r3, [r3, #24]
 8005c2e:	613b      	str	r3, [r7, #16]
 8005c30:	693b      	ldr	r3, [r7, #16]

    // Read all bytes except last one
    for (count = 0; count < (length - 1); count++) {
 8005c32:	2300      	movs	r3, #0
 8005c34:	623b      	str	r3, [r7, #32]
 8005c36:	7abb      	ldrb	r3, [r7, #10]
 8005c38:	3b01      	subs	r3, #1
 8005c3a:	6a3a      	ldr	r2, [r7, #32]
 8005c3c:	429a      	cmp	r2, r3
 8005c3e:	da17      	bge.n	8005c70 <_ZN7TwoWire15i2c_master_readEhPchh+0xe2>
        ret = i2c_master_byte_read(&value, 0);
 8005c40:	f107 0314 	add.w	r3, r7, #20
 8005c44:	2200      	movs	r2, #0
 8005c46:	4619      	mov	r1, r3
 8005c48:	68f8      	ldr	r0, [r7, #12]
 8005c4a:	f000 f8a4 	bl	8005d96 <_ZN7TwoWire20i2c_master_byte_readEPii>
 8005c4e:	61b8      	str	r0, [r7, #24]
        if(ret)
 8005c50:	69bb      	ldr	r3, [r7, #24]
 8005c52:	2b00      	cmp	r3, #0
 8005c54:	d002      	beq.n	8005c5c <_ZN7TwoWire15i2c_master_readEhPchh+0xce>
        {
          return -1;
 8005c56:	f04f 33ff 	mov.w	r3, #4294967295
 8005c5a:	e025      	b.n	8005ca8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
        }
        data[count] = (char)value;
 8005c5c:	6979      	ldr	r1, [r7, #20]
 8005c5e:	6a3b      	ldr	r3, [r7, #32]
 8005c60:	687a      	ldr	r2, [r7, #4]
 8005c62:	4413      	add	r3, r2
 8005c64:	b2ca      	uxtb	r2, r1
 8005c66:	701a      	strb	r2, [r3, #0]
    for (count = 0; count < (length - 1); count++) {
 8005c68:	6a3b      	ldr	r3, [r7, #32]
 8005c6a:	3301      	adds	r3, #1
 8005c6c:	623b      	str	r3, [r7, #32]
 8005c6e:	e7e2      	b.n	8005c36 <_ZN7TwoWire15i2c_master_readEhPchh+0xa8>
    }

    // If not repeated start, send stop.
    // Warning: must be done BEFORE the data is read.
    if (stop) {
 8005c70:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8005c74:	2b00      	cmp	r3, #0
 8005c76:	d002      	beq.n	8005c7e <_ZN7TwoWire15i2c_master_readEhPchh+0xf0>
        i2c_master_stop();
 8005c78:	68f8      	ldr	r0, [r7, #12]
 8005c7a:	f7ff ff74 	bl	8005b66 <_ZN7TwoWire15i2c_master_stopEv>
    }

    // Read the last byte
    ret = i2c_master_byte_read(&value, 1);
 8005c7e:	f107 0314 	add.w	r3, r7, #20
 8005c82:	2201      	movs	r2, #1
 8005c84:	4619      	mov	r1, r3
 8005c86:	68f8      	ldr	r0, [r7, #12]
 8005c88:	f000 f885 	bl	8005d96 <_ZN7TwoWire20i2c_master_byte_readEPii>
 8005c8c:	61b8      	str	r0, [r7, #24]
    if(ret)
 8005c8e:	69bb      	ldr	r3, [r7, #24]
 8005c90:	2b00      	cmp	r3, #0
 8005c92:	d002      	beq.n	8005c9a <_ZN7TwoWire15i2c_master_readEhPchh+0x10c>
    {
      return -1;
 8005c94:	f04f 33ff 	mov.w	r3, #4294967295
 8005c98:	e006      	b.n	8005ca8 <_ZN7TwoWire15i2c_master_readEhPchh+0x11a>
    }
    data[count] = (char)value;
 8005c9a:	6979      	ldr	r1, [r7, #20]
 8005c9c:	6a3b      	ldr	r3, [r7, #32]
 8005c9e:	687a      	ldr	r2, [r7, #4]
 8005ca0:	4413      	add	r3, r2
 8005ca2:	b2ca      	uxtb	r2, r1
 8005ca4:	701a      	strb	r2, [r3, #0]

    return length;
 8005ca6:	7abb      	ldrb	r3, [r7, #10]
}
 8005ca8:	4618      	mov	r0, r3
 8005caa:	3728      	adds	r7, #40	; 0x28
 8005cac:	46bd      	mov	sp, r7
 8005cae:	bd80      	pop	{r7, pc}

08005cb0 <_ZN7TwoWire16i2c_master_writeEiPKcii>:

int TwoWire::i2c_master_write(int address, const char *data, int length, int stop)
{
 8005cb0:	b580      	push	{r7, lr}
 8005cb2:	b088      	sub	sp, #32
 8005cb4:	af00      	add	r7, sp, #0
 8005cb6:	60f8      	str	r0, [r7, #12]
 8005cb8:	60b9      	str	r1, [r7, #8]
 8005cba:	607a      	str	r2, [r7, #4]
 8005cbc:	603b      	str	r3, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005cbe:	68fb      	ldr	r3, [r7, #12]
 8005cc0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cc2:	617b      	str	r3, [r7, #20]
    int timeout;
    int count;

    i2c_master_start();
 8005cc4:	68f8      	ldr	r0, [r7, #12]
 8005cc6:	f7ff feff 	bl	8005ac8 <_ZN7TwoWire16i2c_master_startEv>

    // Wait until SB flag is set
    timeout = FLAG_TIMEOUT;
 8005cca:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005cce:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_SB) == RESET) {
 8005cd0:	68fb      	ldr	r3, [r7, #12]
 8005cd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005cd4:	695b      	ldr	r3, [r3, #20]
 8005cd6:	f003 0301 	and.w	r3, r3, #1
 8005cda:	2b01      	cmp	r3, #1
 8005cdc:	bf14      	ite	ne
 8005cde:	2301      	movne	r3, #1
 8005ce0:	2300      	moveq	r3, #0
 8005ce2:	b2db      	uxtb	r3, r3
 8005ce4:	2b00      	cmp	r3, #0
 8005ce6:	d007      	beq.n	8005cf8 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x48>
        timeout--;
 8005ce8:	69fb      	ldr	r3, [r7, #28]
 8005cea:	3b01      	subs	r3, #1
 8005cec:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8005cee:	69fb      	ldr	r3, [r7, #28]
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d1ed      	bne.n	8005cd0 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x20>
            return 4;
 8005cf4:	2304      	movs	r3, #4
 8005cf6:	e04a      	b.n	8005d8e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }

    i2c->DR = __HAL_I2C_7BIT_ADD_WRITE(address);
 8005cf8:	68bb      	ldr	r3, [r7, #8]
 8005cfa:	b2db      	uxtb	r3, r3
 8005cfc:	f003 02fe 	and.w	r2, r3, #254	; 0xfe
 8005d00:	697b      	ldr	r3, [r7, #20]
 8005d02:	611a      	str	r2, [r3, #16]

    // Wait address is acknowledged
    timeout = FLAG_TIMEOUT;
 8005d04:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005d08:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_ADDR) == RESET) {
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d0e:	695b      	ldr	r3, [r3, #20]
 8005d10:	f003 0302 	and.w	r3, r3, #2
 8005d14:	2b02      	cmp	r3, #2
 8005d16:	bf14      	ite	ne
 8005d18:	2301      	movne	r3, #1
 8005d1a:	2300      	moveq	r3, #0
 8005d1c:	b2db      	uxtb	r3, r3
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d007      	beq.n	8005d32 <_ZN7TwoWire16i2c_master_writeEiPKcii+0x82>
        timeout--;
 8005d22:	69fb      	ldr	r3, [r7, #28]
 8005d24:	3b01      	subs	r3, #1
 8005d26:	61fb      	str	r3, [r7, #28]
        if (timeout == 0) {
 8005d28:	69fb      	ldr	r3, [r7, #28]
 8005d2a:	2b00      	cmp	r3, #0
 8005d2c:	d1ed      	bne.n	8005d0a <_ZN7TwoWire16i2c_master_writeEiPKcii+0x5a>
            return 2;
 8005d2e:	2302      	movs	r3, #2
 8005d30:	e02d      	b.n	8005d8e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
        }
    }
    __HAL_I2C_CLEAR_ADDRFLAG(&I2cHandle);
 8005d32:	2300      	movs	r3, #0
 8005d34:	613b      	str	r3, [r7, #16]
 8005d36:	68fb      	ldr	r3, [r7, #12]
 8005d38:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d3a:	695b      	ldr	r3, [r3, #20]
 8005d3c:	613b      	str	r3, [r7, #16]
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005d42:	699b      	ldr	r3, [r3, #24]
 8005d44:	613b      	str	r3, [r7, #16]
 8005d46:	693b      	ldr	r3, [r7, #16]

    for (count = 0; count < length; count++) {
 8005d48:	2300      	movs	r3, #0
 8005d4a:	61bb      	str	r3, [r7, #24]
 8005d4c:	69ba      	ldr	r2, [r7, #24]
 8005d4e:	683b      	ldr	r3, [r7, #0]
 8005d50:	429a      	cmp	r2, r3
 8005d52:	da15      	bge.n	8005d80 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xd0>
        if (i2c_master_byte_write(data[count]) != 1) {
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	4413      	add	r3, r2
 8005d5a:	781b      	ldrb	r3, [r3, #0]
 8005d5c:	4619      	mov	r1, r3
 8005d5e:	68f8      	ldr	r0, [r7, #12]
 8005d60:	f000 f85a 	bl	8005e18 <_ZN7TwoWire21i2c_master_byte_writeEi>
 8005d64:	4603      	mov	r3, r0
 8005d66:	2b01      	cmp	r3, #1
 8005d68:	bf14      	ite	ne
 8005d6a:	2301      	movne	r3, #1
 8005d6c:	2300      	moveq	r3, #0
 8005d6e:	b2db      	uxtb	r3, r3
 8005d70:	2b00      	cmp	r3, #0
 8005d72:	d001      	beq.n	8005d78 <_ZN7TwoWire16i2c_master_writeEiPKcii+0xc8>
            return 3;
 8005d74:	2303      	movs	r3, #3
 8005d76:	e00a      	b.n	8005d8e <_ZN7TwoWire16i2c_master_writeEiPKcii+0xde>
    for (count = 0; count < length; count++) {
 8005d78:	69bb      	ldr	r3, [r7, #24]
 8005d7a:	3301      	adds	r3, #1
 8005d7c:	61bb      	str	r3, [r7, #24]
 8005d7e:	e7e5      	b.n	8005d4c <_ZN7TwoWire16i2c_master_writeEiPKcii+0x9c>
        }
    }

    // If not repeated start, send stop.
    if (stop) {
 8005d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005d82:	2b00      	cmp	r3, #0
 8005d84:	d002      	beq.n	8005d8c <_ZN7TwoWire16i2c_master_writeEiPKcii+0xdc>
        i2c_master_stop();
 8005d86:	68f8      	ldr	r0, [r7, #12]
 8005d88:	f7ff feed 	bl	8005b66 <_ZN7TwoWire15i2c_master_stopEv>
    }

    return 0;
 8005d8c:	2300      	movs	r3, #0
}
 8005d8e:	4618      	mov	r0, r3
 8005d90:	3720      	adds	r7, #32
 8005d92:	46bd      	mov	sp, r7
 8005d94:	bd80      	pop	{r7, pc}

08005d96 <_ZN7TwoWire20i2c_master_byte_readEPii>:

int TwoWire::i2c_master_byte_read(int *value, int last)
{
 8005d96:	b480      	push	{r7}
 8005d98:	b087      	sub	sp, #28
 8005d9a:	af00      	add	r7, sp, #0
 8005d9c:	60f8      	str	r0, [r7, #12]
 8005d9e:	60b9      	str	r1, [r7, #8]
 8005da0:	607a      	str	r2, [r7, #4]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005da2:	68fb      	ldr	r3, [r7, #12]
 8005da4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005da6:	613b      	str	r3, [r7, #16]
    int timeout;

    if (last) {
 8005da8:	687b      	ldr	r3, [r7, #4]
 8005daa:	2b00      	cmp	r3, #0
 8005dac:	d006      	beq.n	8005dbc <_ZN7TwoWire20i2c_master_byte_readEPii+0x26>
        // Don't acknowledge the last byte
        i2c->CR1 &= ~I2C_CR1_ACK;
 8005dae:	693b      	ldr	r3, [r7, #16]
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8005db6:	693b      	ldr	r3, [r7, #16]
 8005db8:	601a      	str	r2, [r3, #0]
 8005dba:	e005      	b.n	8005dc8 <_ZN7TwoWire20i2c_master_byte_readEPii+0x32>
    } else {
        // Acknowledge the byte
        i2c->CR1 |= I2C_CR1_ACK;
 8005dbc:	693b      	ldr	r3, [r7, #16]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005dc4:	693b      	ldr	r3, [r7, #16]
 8005dc6:	601a      	str	r2, [r3, #0]
    }

    // Wait until the byte is received
    timeout = FLAG_TIMEOUT;
 8005dc8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005dcc:	617b      	str	r3, [r7, #20]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_RXNE) == RESET) {
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005dd2:	695b      	ldr	r3, [r3, #20]
 8005dd4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005dd8:	2b40      	cmp	r3, #64	; 0x40
 8005dda:	bf14      	ite	ne
 8005ddc:	2301      	movne	r3, #1
 8005dde:	2300      	moveq	r3, #0
 8005de0:	b2db      	uxtb	r3, r3
 8005de2:	2b00      	cmp	r3, #0
 8005de4:	d00c      	beq.n	8005e00 <_ZN7TwoWire20i2c_master_byte_readEPii+0x6a>
        if ((timeout--) == 0) {
 8005de6:	697b      	ldr	r3, [r7, #20]
 8005de8:	1e5a      	subs	r2, r3, #1
 8005dea:	617a      	str	r2, [r7, #20]
 8005dec:	2b00      	cmp	r3, #0
 8005dee:	bf0c      	ite	eq
 8005df0:	2301      	moveq	r3, #1
 8005df2:	2300      	movne	r3, #0
 8005df4:	b2db      	uxtb	r3, r3
 8005df6:	2b00      	cmp	r3, #0
 8005df8:	d0e9      	beq.n	8005dce <_ZN7TwoWire20i2c_master_byte_readEPii+0x38>
            return -1;
 8005dfa:	f04f 33ff 	mov.w	r3, #4294967295
 8005dfe:	e005      	b.n	8005e0c <_ZN7TwoWire20i2c_master_byte_readEPii+0x76>
        }
    }

    *value = (int)i2c->DR;
 8005e00:	693b      	ldr	r3, [r7, #16]
 8005e02:	691b      	ldr	r3, [r3, #16]
 8005e04:	461a      	mov	r2, r3
 8005e06:	68bb      	ldr	r3, [r7, #8]
 8005e08:	601a      	str	r2, [r3, #0]

    return 0;
 8005e0a:	2300      	movs	r3, #0
}
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	371c      	adds	r7, #28
 8005e10:	46bd      	mov	sp, r7
 8005e12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e16:	4770      	bx	lr

08005e18 <_ZN7TwoWire21i2c_master_byte_writeEi>:

int TwoWire::i2c_master_byte_write(int data)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b085      	sub	sp, #20
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	6078      	str	r0, [r7, #4]
 8005e20:	6039      	str	r1, [r7, #0]
  I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e26:	60bb      	str	r3, [r7, #8]
    int timeout;

    i2c->DR = (uint8_t)data;
 8005e28:	683b      	ldr	r3, [r7, #0]
 8005e2a:	b2db      	uxtb	r3, r3
 8005e2c:	461a      	mov	r2, r3
 8005e2e:	68bb      	ldr	r3, [r7, #8]
 8005e30:	611a      	str	r2, [r3, #16]

    // Wait until the byte is transmitted
    timeout = FLAG_TIMEOUT;
 8005e32:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005e36:	60fb      	str	r3, [r7, #12]
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8005e38:	687b      	ldr	r3, [r7, #4]
 8005e3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e3c:	695b      	ldr	r3, [r3, #20]
 8005e3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005e42:	2b80      	cmp	r3, #128	; 0x80
 8005e44:	d008      	beq.n	8005e58 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
            (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == RESET)) {
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e4a:	695b      	ldr	r3, [r3, #20]
 8005e4c:	f003 0304 	and.w	r3, r3, #4
    while ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) &&
 8005e50:	2b04      	cmp	r3, #4
 8005e52:	d001      	beq.n	8005e58 <_ZN7TwoWire21i2c_master_byte_writeEi+0x40>
 8005e54:	2301      	movs	r3, #1
 8005e56:	e000      	b.n	8005e5a <_ZN7TwoWire21i2c_master_byte_writeEi+0x42>
 8005e58:	2300      	movs	r3, #0
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	d00b      	beq.n	8005e76 <_ZN7TwoWire21i2c_master_byte_writeEi+0x5e>
        if ((timeout--) == 0) {
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	1e5a      	subs	r2, r3, #1
 8005e62:	60fa      	str	r2, [r7, #12]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	bf0c      	ite	eq
 8005e68:	2301      	moveq	r3, #1
 8005e6a:	2300      	movne	r3, #0
 8005e6c:	b2db      	uxtb	r3, r3
 8005e6e:	2b00      	cmp	r3, #0
 8005e70:	d0e2      	beq.n	8005e38 <_ZN7TwoWire21i2c_master_byte_writeEi+0x20>
            return 0;
 8005e72:	2300      	movs	r3, #0
 8005e74:	e000      	b.n	8005e78 <_ZN7TwoWire21i2c_master_byte_writeEi+0x60>
        }
    }

    return 1;
 8005e76:	2301      	movs	r3, #1
}
 8005e78:	4618      	mov	r0, r3
 8005e7a:	3714      	adds	r7, #20
 8005e7c:	46bd      	mov	sp, r7
 8005e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e82:	4770      	bx	lr

08005e84 <_ZN7TwoWire15i2c_slave_writeEPKci>:

int TwoWire::i2c_slave_write(const char *data, int length)
{
 8005e84:	b480      	push	{r7}
 8005e86:	b089      	sub	sp, #36	; 0x24
 8005e88:	af00      	add	r7, sp, #0
 8005e8a:	60f8      	str	r0, [r7, #12]
 8005e8c:	60b9      	str	r1, [r7, #8]
 8005e8e:	607a      	str	r2, [r7, #4]
    uint32_t Timeout;
    int size = 0;
 8005e90:	2300      	movs	r3, #0
 8005e92:	61bb      	str	r3, [r7, #24]

    I2C_TypeDef *i2c = (I2C_TypeDef *)I2cHandle.Instance;
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005e98:	617b      	str	r3, [r7, #20]

    while (length > 0) {
 8005e9a:	687b      	ldr	r3, [r7, #4]
 8005e9c:	2b00      	cmp	r3, #0
 8005e9e:	dd41      	ble.n	8005f24 <_ZN7TwoWire15i2c_slave_writeEPKci+0xa0>
        /* Wait until TXE flag is set */
        Timeout = FLAG_TIMEOUT;
 8005ea0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005ea4:	61fb      	str	r3, [r7, #28]
        while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_TXE) == RESET) {
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eaa:	695b      	ldr	r3, [r3, #20]
 8005eac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005eb0:	2b80      	cmp	r3, #128	; 0x80
 8005eb2:	bf14      	ite	ne
 8005eb4:	2301      	movne	r3, #1
 8005eb6:	2300      	moveq	r3, #0
 8005eb8:	b2db      	uxtb	r3, r3
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d008      	beq.n	8005ed0 <_ZN7TwoWire15i2c_slave_writeEPKci+0x4c>
            Timeout--;
 8005ebe:	69fb      	ldr	r3, [r7, #28]
 8005ec0:	3b01      	subs	r3, #1
 8005ec2:	61fb      	str	r3, [r7, #28]
            if (Timeout == 0) {
 8005ec4:	69fb      	ldr	r3, [r7, #28]
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	d1ed      	bne.n	8005ea6 <_ZN7TwoWire15i2c_slave_writeEPKci+0x22>
                return -1;
 8005eca:	f04f 33ff 	mov.w	r3, #4294967295
 8005ece:	e068      	b.n	8005fa2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
            }
        }

        /* Write data to DR */
        i2c->DR = (*data++);
 8005ed0:	68bb      	ldr	r3, [r7, #8]
 8005ed2:	1c5a      	adds	r2, r3, #1
 8005ed4:	60ba      	str	r2, [r7, #8]
 8005ed6:	781b      	ldrb	r3, [r3, #0]
 8005ed8:	461a      	mov	r2, r3
 8005eda:	697b      	ldr	r3, [r7, #20]
 8005edc:	611a      	str	r2, [r3, #16]
        length--;
 8005ede:	687b      	ldr	r3, [r7, #4]
 8005ee0:	3b01      	subs	r3, #1
 8005ee2:	607b      	str	r3, [r7, #4]
        size++;
 8005ee4:	69bb      	ldr	r3, [r7, #24]
 8005ee6:	3301      	adds	r3, #1
 8005ee8:	61bb      	str	r3, [r7, #24]

        if ((__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BTF) == SET) && (length != 0)) {
 8005eea:	68fb      	ldr	r3, [r7, #12]
 8005eec:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005eee:	695b      	ldr	r3, [r3, #20]
 8005ef0:	f003 0304 	and.w	r3, r3, #4
 8005ef4:	2b04      	cmp	r3, #4
 8005ef6:	d104      	bne.n	8005f02 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8005ef8:	687b      	ldr	r3, [r7, #4]
 8005efa:	2b00      	cmp	r3, #0
 8005efc:	d001      	beq.n	8005f02 <_ZN7TwoWire15i2c_slave_writeEPKci+0x7e>
 8005efe:	2301      	movs	r3, #1
 8005f00:	e000      	b.n	8005f04 <_ZN7TwoWire15i2c_slave_writeEPKci+0x80>
 8005f02:	2300      	movs	r3, #0
 8005f04:	2b00      	cmp	r3, #0
 8005f06:	d0c8      	beq.n	8005e9a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
            /* Write data to DR */
            i2c->DR = (*data++);
 8005f08:	68bb      	ldr	r3, [r7, #8]
 8005f0a:	1c5a      	adds	r2, r3, #1
 8005f0c:	60ba      	str	r2, [r7, #8]
 8005f0e:	781b      	ldrb	r3, [r3, #0]
 8005f10:	461a      	mov	r2, r3
 8005f12:	697b      	ldr	r3, [r7, #20]
 8005f14:	611a      	str	r2, [r3, #16]
            length--;
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	3b01      	subs	r3, #1
 8005f1a:	607b      	str	r3, [r7, #4]
            size++;
 8005f1c:	69bb      	ldr	r3, [r7, #24]
 8005f1e:	3301      	adds	r3, #1
 8005f20:	61bb      	str	r3, [r7, #24]
    while (length > 0) {
 8005f22:	e7ba      	b.n	8005e9a <_ZN7TwoWire15i2c_slave_writeEPKci+0x16>
        }
    }

    /* Wait until AF flag is set */
    Timeout = FLAG_TIMEOUT;
 8005f24:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f28:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_AF) == RESET) {
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f2e:	695b      	ldr	r3, [r3, #20]
 8005f30:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005f34:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005f38:	bf14      	ite	ne
 8005f3a:	2301      	movne	r3, #1
 8005f3c:	2300      	moveq	r3, #0
 8005f3e:	b2db      	uxtb	r3, r3
 8005f40:	2b00      	cmp	r3, #0
 8005f42:	d008      	beq.n	8005f56 <_ZN7TwoWire15i2c_slave_writeEPKci+0xd2>
        Timeout--;
 8005f44:	69fb      	ldr	r3, [r7, #28]
 8005f46:	3b01      	subs	r3, #1
 8005f48:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8005f4a:	69fb      	ldr	r3, [r7, #28]
 8005f4c:	2b00      	cmp	r3, #0
 8005f4e:	d1ec      	bne.n	8005f2a <_ZN7TwoWire15i2c_slave_writeEPKci+0xa6>
            return -1;
 8005f50:	f04f 33ff 	mov.w	r3, #4294967295
 8005f54:	e025      	b.n	8005fa2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(&I2cHandle, I2C_FLAG_AF);
 8005f56:	68fb      	ldr	r3, [r7, #12]
 8005f58:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f5a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8005f5e:	615a      	str	r2, [r3, #20]

    /* Wait until BUSY flag is reset */
    Timeout = FLAG_TIMEOUT;
 8005f60:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8005f64:	61fb      	str	r3, [r7, #28]
    while (__HAL_I2C_GET_FLAG(&I2cHandle, I2C_FLAG_BUSY) == SET) {
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005f6a:	699b      	ldr	r3, [r3, #24]
 8005f6c:	f003 0302 	and.w	r3, r3, #2
 8005f70:	2b02      	cmp	r3, #2
 8005f72:	bf0c      	ite	eq
 8005f74:	2301      	moveq	r3, #1
 8005f76:	2300      	movne	r3, #0
 8005f78:	b2db      	uxtb	r3, r3
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d008      	beq.n	8005f90 <_ZN7TwoWire15i2c_slave_writeEPKci+0x10c>
        Timeout--;
 8005f7e:	69fb      	ldr	r3, [r7, #28]
 8005f80:	3b01      	subs	r3, #1
 8005f82:	61fb      	str	r3, [r7, #28]
        if (Timeout == 0) {
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d1ed      	bne.n	8005f66 <_ZN7TwoWire15i2c_slave_writeEPKci+0xe2>
            return -1;
 8005f8a:	f04f 33ff 	mov.w	r3, #4294967295
 8005f8e:	e008      	b.n	8005fa2 <_ZN7TwoWire15i2c_slave_writeEPKci+0x11e>
        }
    }

    I2cHandle.State = HAL_I2C_STATE_READY;
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	2220      	movs	r2, #32
 8005f94:	f883 2079 	strb.w	r2, [r3, #121]	; 0x79

    /* Process Unlocked */
    __HAL_UNLOCK(&I2cHandle);
 8005f98:	68fb      	ldr	r3, [r7, #12]
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	f883 2078 	strb.w	r2, [r3, #120]	; 0x78

    return size;
 8005fa0:	69bb      	ldr	r3, [r7, #24]
}
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	3724      	adds	r7, #36	; 0x24
 8005fa6:	46bd      	mov	sp, r7
 8005fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fac:	4770      	bx	lr
	...

08005fb0 <_ZN7TwoWire15enableInterruptEv>:
      }
    }
}

void TwoWire::enableInterrupt(void)
{
 8005fb0:	b580      	push	{r7, lr}
 8005fb2:	b082      	sub	sp, #8
 8005fb4:	af00      	add	r7, sp, #0
 8005fb6:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 8005fb8:	687b      	ldr	r3, [r7, #4]
 8005fba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fbc:	4a12      	ldr	r2, [pc, #72]	; (8006008 <_ZN7TwoWire15enableInterruptEv+0x58>)
 8005fbe:	4293      	cmp	r3, r2
 8005fc0:	d106      	bne.n	8005fd0 <_ZN7TwoWire15enableInterruptEv+0x20>
    {
      HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8005fc2:	2049      	movs	r0, #73	; 0x49
 8005fc4:	f002 f914 	bl	80081f0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8005fc8:	2048      	movs	r0, #72	; 0x48
 8005fca:	f002 f911 	bl	80081f0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8005fce:	e016      	b.n	8005ffe <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fd4:	4a0d      	ldr	r2, [pc, #52]	; (800600c <_ZN7TwoWire15enableInterruptEv+0x5c>)
 8005fd6:	4293      	cmp	r3, r2
 8005fd8:	d106      	bne.n	8005fe8 <_ZN7TwoWire15enableInterruptEv+0x38>
      HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 8005fda:	2022      	movs	r0, #34	; 0x22
 8005fdc:	f002 f908 	bl	80081f0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8005fe0:	2021      	movs	r0, #33	; 0x21
 8005fe2:	f002 f905 	bl	80081f0 <HAL_NVIC_EnableIRQ>
}
 8005fe6:	e00a      	b.n	8005ffe <_ZN7TwoWire15enableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 8005fe8:	687b      	ldr	r3, [r7, #4]
 8005fea:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8005fec:	4a08      	ldr	r2, [pc, #32]	; (8006010 <_ZN7TwoWire15enableInterruptEv+0x60>)
 8005fee:	4293      	cmp	r3, r2
 8005ff0:	d105      	bne.n	8005ffe <_ZN7TwoWire15enableInterruptEv+0x4e>
      HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 8005ff2:	2020      	movs	r0, #32
 8005ff4:	f002 f8fc 	bl	80081f0 <HAL_NVIC_EnableIRQ>
      HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 8005ff8:	201f      	movs	r0, #31
 8005ffa:	f002 f8f9 	bl	80081f0 <HAL_NVIC_EnableIRQ>
}
 8005ffe:	bf00      	nop
 8006000:	3708      	adds	r7, #8
 8006002:	46bd      	mov	sp, r7
 8006004:	bd80      	pop	{r7, pc}
 8006006:	bf00      	nop
 8006008:	40005c00 	.word	0x40005c00
 800600c:	40005800 	.word	0x40005800
 8006010:	40005400 	.word	0x40005400

08006014 <_ZN7TwoWire16disableInterruptEv>:

void TwoWire::disableInterrupt(void)
{
 8006014:	b580      	push	{r7, lr}
 8006016:	b082      	sub	sp, #8
 8006018:	af00      	add	r7, sp, #0
 800601a:	6078      	str	r0, [r7, #4]
    if(I2cHandle.Instance == I2C3)
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006020:	4a12      	ldr	r2, [pc, #72]	; (800606c <_ZN7TwoWire16disableInterruptEv+0x58>)
 8006022:	4293      	cmp	r3, r2
 8006024:	d106      	bne.n	8006034 <_ZN7TwoWire16disableInterruptEv+0x20>
    {
      HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8006026:	2049      	movs	r0, #73	; 0x49
 8006028:	f002 f8f0 	bl	800820c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 800602c:	2048      	movs	r0, #72	; 0x48
 800602e:	f002 f8ed 	bl	800820c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
    } else
    {
      // Do Nothing
    }
}
 8006032:	e016      	b.n	8006062 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if(I2cHandle.Instance == I2C2)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006038:	4a0d      	ldr	r2, [pc, #52]	; (8006070 <_ZN7TwoWire16disableInterruptEv+0x5c>)
 800603a:	4293      	cmp	r3, r2
 800603c:	d106      	bne.n	800604c <_ZN7TwoWire16disableInterruptEv+0x38>
      HAL_NVIC_DisableIRQ(I2C2_ER_IRQn);
 800603e:	2022      	movs	r0, #34	; 0x22
 8006040:	f002 f8e4 	bl	800820c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C2_EV_IRQn);
 8006044:	2021      	movs	r0, #33	; 0x21
 8006046:	f002 f8e1 	bl	800820c <HAL_NVIC_DisableIRQ>
}
 800604a:	e00a      	b.n	8006062 <_ZN7TwoWire16disableInterruptEv+0x4e>
    else if (I2cHandle.Instance == I2C1)
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006050:	4a08      	ldr	r2, [pc, #32]	; (8006074 <_ZN7TwoWire16disableInterruptEv+0x60>)
 8006052:	4293      	cmp	r3, r2
 8006054:	d105      	bne.n	8006062 <_ZN7TwoWire16disableInterruptEv+0x4e>
      HAL_NVIC_DisableIRQ(I2C1_ER_IRQn);
 8006056:	2020      	movs	r0, #32
 8006058:	f002 f8d8 	bl	800820c <HAL_NVIC_DisableIRQ>
      HAL_NVIC_DisableIRQ(I2C1_EV_IRQn);
 800605c:	201f      	movs	r0, #31
 800605e:	f002 f8d5 	bl	800820c <HAL_NVIC_DisableIRQ>
}
 8006062:	bf00      	nop
 8006064:	3708      	adds	r7, #8
 8006066:	46bd      	mov	sp, r7
 8006068:	bd80      	pop	{r7, pc}
 800606a:	bf00      	nop
 800606c:	40005c00 	.word	0x40005c00
 8006070:	40005800 	.word	0x40005800
 8006074:	40005400 	.word	0x40005400

08006078 <_Z41__static_initialization_and_destruction_0ii>:

// Preinstantiate Objects //////////////////////////////////////////////////////

TwoWire Wire  = TwoWire(I2C1);
TwoWire Wire1 = TwoWire(I2C2);
TwoWire Wire2 = TwoWire(I2C3);
 8006078:	b580      	push	{r7, lr}
 800607a:	b082      	sub	sp, #8
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	2b01      	cmp	r3, #1
 8006086:	d110      	bne.n	80060aa <_Z41__static_initialization_and_destruction_0ii+0x32>
 8006088:	683b      	ldr	r3, [r7, #0]
 800608a:	f64f 72ff 	movw	r2, #65535	; 0xffff
 800608e:	4293      	cmp	r3, r2
 8006090:	d10b      	bne.n	80060aa <_Z41__static_initialization_and_destruction_0ii+0x32>
TwoWire Wire  = TwoWire(I2C1);
 8006092:	4908      	ldr	r1, [pc, #32]	; (80060b4 <_Z41__static_initialization_and_destruction_0ii+0x3c>)
 8006094:	4808      	ldr	r0, [pc, #32]	; (80060b8 <_Z41__static_initialization_and_destruction_0ii+0x40>)
 8006096:	f7ff fb51 	bl	800573c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire1 = TwoWire(I2C2);
 800609a:	4908      	ldr	r1, [pc, #32]	; (80060bc <_Z41__static_initialization_and_destruction_0ii+0x44>)
 800609c:	4808      	ldr	r0, [pc, #32]	; (80060c0 <_Z41__static_initialization_and_destruction_0ii+0x48>)
 800609e:	f7ff fb4d 	bl	800573c <_ZN7TwoWireC1EP11I2C_TypeDef>
TwoWire Wire2 = TwoWire(I2C3);
 80060a2:	4908      	ldr	r1, [pc, #32]	; (80060c4 <_Z41__static_initialization_and_destruction_0ii+0x4c>)
 80060a4:	4808      	ldr	r0, [pc, #32]	; (80060c8 <_Z41__static_initialization_and_destruction_0ii+0x50>)
 80060a6:	f7ff fb49 	bl	800573c <_ZN7TwoWireC1EP11I2C_TypeDef>
 80060aa:	bf00      	nop
 80060ac:	3708      	adds	r7, #8
 80060ae:	46bd      	mov	sp, r7
 80060b0:	bd80      	pop	{r7, pc}
 80060b2:	bf00      	nop
 80060b4:	40005400 	.word	0x40005400
 80060b8:	200002e0 	.word	0x200002e0
 80060bc:	40005800 	.word	0x40005800
 80060c0:	20000398 	.word	0x20000398
 80060c4:	40005c00 	.word	0x40005c00
 80060c8:	20000450 	.word	0x20000450

080060cc <_GLOBAL__sub_I__ZN7TwoWireC2EP11I2C_TypeDef>:
 80060cc:	b580      	push	{r7, lr}
 80060ce:	af00      	add	r7, sp, #0
 80060d0:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80060d4:	2001      	movs	r0, #1
 80060d6:	f7ff ffcf 	bl	8006078 <_Z41__static_initialization_and_destruction_0ii>
 80060da:	bd80      	pop	{r7, pc}

080060dc <lps22hh_read_reg>:
  *
  */
int32_t lps22hh_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80060dc:	b590      	push	{r4, r7, lr}
 80060de:	b087      	sub	sp, #28
 80060e0:	af00      	add	r7, sp, #0
 80060e2:	60f8      	str	r0, [r7, #12]
 80060e4:	607a      	str	r2, [r7, #4]
 80060e6:	461a      	mov	r2, r3
 80060e8:	460b      	mov	r3, r1
 80060ea:	72fb      	strb	r3, [r7, #11]
 80060ec:	4613      	mov	r3, r2
 80060ee:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 80060f0:	68fb      	ldr	r3, [r7, #12]
 80060f2:	685c      	ldr	r4, [r3, #4]
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	6898      	ldr	r0, [r3, #8]
 80060f8:	893b      	ldrh	r3, [r7, #8]
 80060fa:	7af9      	ldrb	r1, [r7, #11]
 80060fc:	687a      	ldr	r2, [r7, #4]
 80060fe:	47a0      	blx	r4
 8006100:	6178      	str	r0, [r7, #20]

  return ret;
 8006102:	697b      	ldr	r3, [r7, #20]
}
 8006104:	4618      	mov	r0, r3
 8006106:	371c      	adds	r7, #28
 8006108:	46bd      	mov	sp, r7
 800610a:	bd90      	pop	{r4, r7, pc}

0800610c <lps22hh_write_reg>:
  *
  */
int32_t lps22hh_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 800610c:	b590      	push	{r4, r7, lr}
 800610e:	b087      	sub	sp, #28
 8006110:	af00      	add	r7, sp, #0
 8006112:	60f8      	str	r0, [r7, #12]
 8006114:	607a      	str	r2, [r7, #4]
 8006116:	461a      	mov	r2, r3
 8006118:	460b      	mov	r3, r1
 800611a:	72fb      	strb	r3, [r7, #11]
 800611c:	4613      	mov	r3, r2
 800611e:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006120:	68fb      	ldr	r3, [r7, #12]
 8006122:	681c      	ldr	r4, [r3, #0]
 8006124:	68fb      	ldr	r3, [r7, #12]
 8006126:	6898      	ldr	r0, [r3, #8]
 8006128:	893b      	ldrh	r3, [r7, #8]
 800612a:	7af9      	ldrb	r1, [r7, #11]
 800612c:	687a      	ldr	r2, [r7, #4]
 800612e:	47a0      	blx	r4
 8006130:	6178      	str	r0, [r7, #20]

  return ret;
 8006132:	697b      	ldr	r3, [r7, #20]
}
 8006134:	4618      	mov	r0, r3
 8006136:	371c      	adds	r7, #28
 8006138:	46bd      	mov	sp, r7
 800613a:	bd90      	pop	{r4, r7, pc}

0800613c <lps22hh_from_lsb_to_hpa>:
  * @brief       These functions convert raw-data into engineering units.
  * @{
  *
  */
float_t lps22hh_from_lsb_to_hpa(uint32_t lsb)
{
 800613c:	b480      	push	{r7}
 800613e:	b083      	sub	sp, #12
 8006140:	af00      	add	r7, sp, #0
 8006142:	6078      	str	r0, [r7, #4]
  return ((float_t) lsb / 1048576.0f);
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	ee07 3a90 	vmov	s15, r3
 800614a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800614e:	ed9f 7a06 	vldr	s14, [pc, #24]	; 8006168 <lps22hh_from_lsb_to_hpa+0x2c>
 8006152:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006156:	eef0 7a66 	vmov.f32	s15, s13
}
 800615a:	eeb0 0a67 	vmov.f32	s0, s15
 800615e:	370c      	adds	r7, #12
 8006160:	46bd      	mov	sp, r7
 8006162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006166:	4770      	bx	lr
 8006168:	49800000 	.word	0x49800000

0800616c <lps22hh_from_lsb_to_celsius>:

float_t lps22hh_from_lsb_to_celsius(int16_t lsb)
{
 800616c:	b480      	push	{r7}
 800616e:	b083      	sub	sp, #12
 8006170:	af00      	add	r7, sp, #0
 8006172:	4603      	mov	r3, r0
 8006174:	80fb      	strh	r3, [r7, #6]
  return ((float_t) lsb / 100.0f);
 8006176:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800617a:	ee07 3a90 	vmov	s15, r3
 800617e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8006182:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800619c <lps22hh_from_lsb_to_celsius+0x30>
 8006186:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800618a:	eef0 7a66 	vmov.f32	s15, s13
}
 800618e:	eeb0 0a67 	vmov.f32	s0, s15
 8006192:	370c      	adds	r7, #12
 8006194:	46bd      	mov	sp, r7
 8006196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800619a:	4770      	bx	lr
 800619c:	42c80000 	.word	0x42c80000

080061a0 <lps22hh_block_data_update_set>:
  * @param  val      change the values of bdu in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b084      	sub	sp, #16
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
 80061a8:	460b      	mov	r3, r1
 80061aa:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80061ac:	f107 0208 	add.w	r2, r7, #8
 80061b0:	2301      	movs	r3, #1
 80061b2:	2110      	movs	r1, #16
 80061b4:	6878      	ldr	r0, [r7, #4]
 80061b6:	f7ff ff91 	bl	80060dc <lps22hh_read_reg>
 80061ba:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 80061bc:	68fb      	ldr	r3, [r7, #12]
 80061be:	2b00      	cmp	r3, #0
 80061c0:	d10f      	bne.n	80061e2 <lps22hh_block_data_update_set+0x42>
  {
    reg.bdu = val;
 80061c2:	78fb      	ldrb	r3, [r7, #3]
 80061c4:	f003 0301 	and.w	r3, r3, #1
 80061c8:	b2da      	uxtb	r2, r3
 80061ca:	7a3b      	ldrb	r3, [r7, #8]
 80061cc:	f362 0341 	bfi	r3, r2, #1, #1
 80061d0:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *) &reg, 1);
 80061d2:	f107 0208 	add.w	r2, r7, #8
 80061d6:	2301      	movs	r3, #1
 80061d8:	2110      	movs	r1, #16
 80061da:	6878      	ldr	r0, [r7, #4]
 80061dc:	f7ff ff96 	bl	800610c <lps22hh_write_reg>
 80061e0:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80061e2:	68fb      	ldr	r3, [r7, #12]
}
 80061e4:	4618      	mov	r0, r3
 80061e6:	3710      	adds	r7, #16
 80061e8:	46bd      	mov	sp, r7
 80061ea:	bd80      	pop	{r7, pc}

080061ec <lps22hh_data_rate_set>:
  * @param  val      change the values of odr in reg CTRL_REG1
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_data_rate_set(stmdev_ctx_t *ctx, lps22hh_odr_t val)
{
 80061ec:	b580      	push	{r7, lr}
 80061ee:	b086      	sub	sp, #24
 80061f0:	af00      	add	r7, sp, #0
 80061f2:	6078      	str	r0, [r7, #4]
 80061f4:	460b      	mov	r3, r1
 80061f6:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg1_t ctrl_reg1;
  lps22hh_ctrl_reg2_t ctrl_reg2;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 80061f8:	f107 0210 	add.w	r2, r7, #16
 80061fc:	2301      	movs	r3, #1
 80061fe:	2110      	movs	r1, #16
 8006200:	6878      	ldr	r0, [r7, #4]
 8006202:	f7ff ff6b 	bl	80060dc <lps22hh_read_reg>
 8006206:	6178      	str	r0, [r7, #20]

  if (ret == 0)
 8006208:	697b      	ldr	r3, [r7, #20]
 800620a:	2b00      	cmp	r3, #0
 800620c:	d107      	bne.n	800621e <lps22hh_data_rate_set+0x32>
  {
    ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800620e:	f107 020c 	add.w	r2, r7, #12
 8006212:	2301      	movs	r3, #1
 8006214:	2111      	movs	r1, #17
 8006216:	6878      	ldr	r0, [r7, #4]
 8006218:	f7ff ff60 	bl	80060dc <lps22hh_read_reg>
 800621c:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 800621e:	697b      	ldr	r3, [r7, #20]
 8006220:	2b00      	cmp	r3, #0
 8006222:	d10f      	bne.n	8006244 <lps22hh_data_rate_set+0x58>
  {
    ctrl_reg1.odr = (uint8_t)val & 0x07U;
 8006224:	78fb      	ldrb	r3, [r7, #3]
 8006226:	f003 0307 	and.w	r3, r3, #7
 800622a:	b2da      	uxtb	r2, r3
 800622c:	7c3b      	ldrb	r3, [r7, #16]
 800622e:	f362 1306 	bfi	r3, r2, #4, #3
 8006232:	743b      	strb	r3, [r7, #16]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG1, (uint8_t *)&ctrl_reg1, 1);
 8006234:	f107 0210 	add.w	r2, r7, #16
 8006238:	2301      	movs	r3, #1
 800623a:	2110      	movs	r1, #16
 800623c:	6878      	ldr	r0, [r7, #4]
 800623e:	f7ff ff65 	bl	800610c <lps22hh_write_reg>
 8006242:	6178      	str	r0, [r7, #20]
  }

  if (ret == 0)
 8006244:	697b      	ldr	r3, [r7, #20]
 8006246:	2b00      	cmp	r3, #0
 8006248:	d119      	bne.n	800627e <lps22hh_data_rate_set+0x92>
  {
    ctrl_reg2.low_noise_en = ((uint8_t)val & 0x10U) >> 4;
 800624a:	78fb      	ldrb	r3, [r7, #3]
 800624c:	091b      	lsrs	r3, r3, #4
 800624e:	f003 0301 	and.w	r3, r3, #1
 8006252:	b2da      	uxtb	r2, r3
 8006254:	7b3b      	ldrb	r3, [r7, #12]
 8006256:	f362 0341 	bfi	r3, r2, #1, #1
 800625a:	733b      	strb	r3, [r7, #12]
    ctrl_reg2.one_shot = ((uint8_t)val & 0x08U) >> 3;
 800625c:	78fb      	ldrb	r3, [r7, #3]
 800625e:	08db      	lsrs	r3, r3, #3
 8006260:	f003 0301 	and.w	r3, r3, #1
 8006264:	b2da      	uxtb	r2, r3
 8006266:	7b3b      	ldrb	r3, [r7, #12]
 8006268:	f362 0300 	bfi	r3, r2, #0, #1
 800626c:	733b      	strb	r3, [r7, #12]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *)&ctrl_reg2, 1);
 800626e:	f107 020c 	add.w	r2, r7, #12
 8006272:	2301      	movs	r3, #1
 8006274:	2111      	movs	r1, #17
 8006276:	6878      	ldr	r0, [r7, #4]
 8006278:	f7ff ff48 	bl	800610c <lps22hh_write_reg>
 800627c:	6178      	str	r0, [r7, #20]
  }

  return ret;
 800627e:	697b      	ldr	r3, [r7, #20]
}
 8006280:	4618      	mov	r0, r3
 8006282:	3718      	adds	r7, #24
 8006284:	46bd      	mov	sp, r7
 8006286:	bd80      	pop	{r7, pc}

08006288 <lps22hh_temp_flag_data_ready_get>:
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006288:	b580      	push	{r7, lr}
 800628a:	b084      	sub	sp, #16
 800628c:	af00      	add	r7, sp, #0
 800628e:	6078      	str	r0, [r7, #4]
 8006290:	6039      	str	r1, [r7, #0]
  lps22hh_status_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_STATUS, (uint8_t *) &reg, 1);
 8006292:	f107 0208 	add.w	r2, r7, #8
 8006296:	2301      	movs	r3, #1
 8006298:	2127      	movs	r1, #39	; 0x27
 800629a:	6878      	ldr	r0, [r7, #4]
 800629c:	f7ff ff1e 	bl	80060dc <lps22hh_read_reg>
 80062a0:	60f8      	str	r0, [r7, #12]
  *val = reg.t_da;
 80062a2:	7a3b      	ldrb	r3, [r7, #8]
 80062a4:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80062a8:	b2db      	uxtb	r3, r3
 80062aa:	461a      	mov	r2, r3
 80062ac:	683b      	ldr	r3, [r7, #0]
 80062ae:	701a      	strb	r2, [r3, #0]

  return ret;
 80062b0:	68fb      	ldr	r3, [r7, #12]
}
 80062b2:	4618      	mov	r0, r3
 80062b4:	3710      	adds	r7, #16
 80062b6:	46bd      	mov	sp, r7
 80062b8:	bd80      	pop	{r7, pc}

080062ba <lps22hh_pressure_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_pressure_raw_get(stmdev_ctx_t *ctx, uint32_t *buff)
{
 80062ba:	b580      	push	{r7, lr}
 80062bc:	b084      	sub	sp, #16
 80062be:	af00      	add	r7, sp, #0
 80062c0:	6078      	str	r0, [r7, #4]
 80062c2:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[3];
  ret =  lps22hh_read_reg(ctx, LPS22HH_PRESS_OUT_XL, reg, 3);
 80062c4:	f107 0208 	add.w	r2, r7, #8
 80062c8:	2303      	movs	r3, #3
 80062ca:	2128      	movs	r1, #40	; 0x28
 80062cc:	6878      	ldr	r0, [r7, #4]
 80062ce:	f7ff ff05 	bl	80060dc <lps22hh_read_reg>
 80062d2:	60f8      	str	r0, [r7, #12]
  *buff = reg[2];
 80062d4:	7abb      	ldrb	r3, [r7, #10]
 80062d6:	461a      	mov	r2, r3
 80062d8:	683b      	ldr	r3, [r7, #0]
 80062da:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[1];
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	021b      	lsls	r3, r3, #8
 80062e2:	7a7a      	ldrb	r2, [r7, #9]
 80062e4:	441a      	add	r2, r3
 80062e6:	683b      	ldr	r3, [r7, #0]
 80062e8:	601a      	str	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 80062ea:	683b      	ldr	r3, [r7, #0]
 80062ec:	681b      	ldr	r3, [r3, #0]
 80062ee:	021b      	lsls	r3, r3, #8
 80062f0:	7a3a      	ldrb	r2, [r7, #8]
 80062f2:	441a      	add	r2, r3
 80062f4:	683b      	ldr	r3, [r7, #0]
 80062f6:	601a      	str	r2, [r3, #0]
  *buff *= 256;
 80062f8:	683b      	ldr	r3, [r7, #0]
 80062fa:	681b      	ldr	r3, [r3, #0]
 80062fc:	021a      	lsls	r2, r3, #8
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	601a      	str	r2, [r3, #0]

  return ret;
 8006302:	68fb      	ldr	r3, [r7, #12]
}
 8006304:	4618      	mov	r0, r3
 8006306:	3710      	adds	r7, #16
 8006308:	46bd      	mov	sp, r7
 800630a:	bd80      	pop	{r7, pc}

0800630c <lps22hh_temperature_raw_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *buff)
{
 800630c:	b580      	push	{r7, lr}
 800630e:	b084      	sub	sp, #16
 8006310:	af00      	add	r7, sp, #0
 8006312:	6078      	str	r0, [r7, #4]
 8006314:	6039      	str	r1, [r7, #0]
  int32_t ret;

  uint8_t reg[2];
  ret =  lps22hh_read_reg(ctx, LPS22HH_TEMP_OUT_L, reg, 2);
 8006316:	f107 0208 	add.w	r2, r7, #8
 800631a:	2302      	movs	r3, #2
 800631c:	212b      	movs	r1, #43	; 0x2b
 800631e:	6878      	ldr	r0, [r7, #4]
 8006320:	f7ff fedc 	bl	80060dc <lps22hh_read_reg>
 8006324:	60f8      	str	r0, [r7, #12]
  *buff = reg[1];
 8006326:	7a7b      	ldrb	r3, [r7, #9]
 8006328:	b21a      	sxth	r2, r3
 800632a:	683b      	ldr	r3, [r7, #0]
 800632c:	801a      	strh	r2, [r3, #0]
  *buff = (*buff * 256) + reg[0];
 800632e:	683b      	ldr	r3, [r7, #0]
 8006330:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006334:	b29b      	uxth	r3, r3
 8006336:	021b      	lsls	r3, r3, #8
 8006338:	b29a      	uxth	r2, r3
 800633a:	7a3b      	ldrb	r3, [r7, #8]
 800633c:	b29b      	uxth	r3, r3
 800633e:	4413      	add	r3, r2
 8006340:	b29b      	uxth	r3, r3
 8006342:	b21a      	sxth	r2, r3
 8006344:	683b      	ldr	r3, [r7, #0]
 8006346:	801a      	strh	r2, [r3, #0]

  return ret;
 8006348:	68fb      	ldr	r3, [r7, #12]
}
 800634a:	4618      	mov	r0, r3
 800634c:	3710      	adds	r7, #16
 800634e:	46bd      	mov	sp, r7
 8006350:	bd80      	pop	{r7, pc}

08006352 <lps22hh_device_id_get>:
  * @param  buff     buffer that stores data read
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006352:	b580      	push	{r7, lr}
 8006354:	b084      	sub	sp, #16
 8006356:	af00      	add	r7, sp, #0
 8006358:	6078      	str	r0, [r7, #4]
 800635a:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret =  lps22hh_read_reg(ctx, LPS22HH_WHO_AM_I, buff, 1);
 800635c:	2301      	movs	r3, #1
 800635e:	683a      	ldr	r2, [r7, #0]
 8006360:	210f      	movs	r1, #15
 8006362:	6878      	ldr	r0, [r7, #4]
 8006364:	f7ff feba 	bl	80060dc <lps22hh_read_reg>
 8006368:	60f8      	str	r0, [r7, #12]

  return ret;
 800636a:	68fb      	ldr	r3, [r7, #12]
}
 800636c:	4618      	mov	r0, r3
 800636e:	3710      	adds	r7, #16
 8006370:	46bd      	mov	sp, r7
 8006372:	bd80      	pop	{r7, pc}

08006374 <lps22hh_reset_set>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006374:	b580      	push	{r7, lr}
 8006376:	b084      	sub	sp, #16
 8006378:	af00      	add	r7, sp, #0
 800637a:	6078      	str	r0, [r7, #4]
 800637c:	460b      	mov	r3, r1
 800637e:	70fb      	strb	r3, [r7, #3]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 8006380:	f107 0208 	add.w	r2, r7, #8
 8006384:	2301      	movs	r3, #1
 8006386:	2111      	movs	r1, #17
 8006388:	6878      	ldr	r0, [r7, #4]
 800638a:	f7ff fea7 	bl	80060dc <lps22hh_read_reg>
 800638e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	2b00      	cmp	r3, #0
 8006394:	d10f      	bne.n	80063b6 <lps22hh_reset_set+0x42>
  {
    reg.swreset = val;
 8006396:	78fb      	ldrb	r3, [r7, #3]
 8006398:	f003 0301 	and.w	r3, r3, #1
 800639c:	b2da      	uxtb	r2, r3
 800639e:	7a3b      	ldrb	r3, [r7, #8]
 80063a0:	f362 0382 	bfi	r3, r2, #2, #1
 80063a4:	723b      	strb	r3, [r7, #8]
    ret = lps22hh_write_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80063a6:	f107 0208 	add.w	r2, r7, #8
 80063aa:	2301      	movs	r3, #1
 80063ac:	2111      	movs	r1, #17
 80063ae:	6878      	ldr	r0, [r7, #4]
 80063b0:	f7ff feac 	bl	800610c <lps22hh_write_reg>
 80063b4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80063b6:	68fb      	ldr	r3, [r7, #12]
}
 80063b8:	4618      	mov	r0, r3
 80063ba:	3710      	adds	r7, #16
 80063bc:	46bd      	mov	sp, r7
 80063be:	bd80      	pop	{r7, pc}

080063c0 <lps22hh_reset_get>:
  * @param  val      change the values of swreset in reg CTRL_REG2
  * @retval          interface status (MANDATORY: return 0 -> no Error)
  *
  */
int32_t lps22hh_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 80063c0:	b580      	push	{r7, lr}
 80063c2:	b084      	sub	sp, #16
 80063c4:	af00      	add	r7, sp, #0
 80063c6:	6078      	str	r0, [r7, #4]
 80063c8:	6039      	str	r1, [r7, #0]
  lps22hh_ctrl_reg2_t reg;
  int32_t ret;

  ret = lps22hh_read_reg(ctx, LPS22HH_CTRL_REG2, (uint8_t *) &reg, 1);
 80063ca:	f107 0208 	add.w	r2, r7, #8
 80063ce:	2301      	movs	r3, #1
 80063d0:	2111      	movs	r1, #17
 80063d2:	6878      	ldr	r0, [r7, #4]
 80063d4:	f7ff fe82 	bl	80060dc <lps22hh_read_reg>
 80063d8:	60f8      	str	r0, [r7, #12]
  *val = reg.swreset;
 80063da:	7a3b      	ldrb	r3, [r7, #8]
 80063dc:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80063e0:	b2db      	uxtb	r3, r3
 80063e2:	461a      	mov	r2, r3
 80063e4:	683b      	ldr	r3, [r7, #0]
 80063e6:	701a      	strb	r2, [r3, #0]

  return ret;
 80063e8:	68fb      	ldr	r3, [r7, #12]
}
 80063ea:	4618      	mov	r0, r3
 80063ec:	3710      	adds	r7, #16
 80063ee:	46bd      	mov	sp, r7
 80063f0:	bd80      	pop	{r7, pc}

080063f2 <lsm6dsr_read_reg>:
  *
  */
int32_t lsm6dsr_read_reg(stmdev_ctx_t *ctx, uint8_t reg,
                         uint8_t *data,
                         uint16_t len)
{
 80063f2:	b590      	push	{r4, r7, lr}
 80063f4:	b087      	sub	sp, #28
 80063f6:	af00      	add	r7, sp, #0
 80063f8:	60f8      	str	r0, [r7, #12]
 80063fa:	607a      	str	r2, [r7, #4]
 80063fc:	461a      	mov	r2, r3
 80063fe:	460b      	mov	r3, r1
 8006400:	72fb      	strb	r3, [r7, #11]
 8006402:	4613      	mov	r3, r2
 8006404:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->read_reg(ctx->handle, reg, data, len);
 8006406:	68fb      	ldr	r3, [r7, #12]
 8006408:	685c      	ldr	r4, [r3, #4]
 800640a:	68fb      	ldr	r3, [r7, #12]
 800640c:	6898      	ldr	r0, [r3, #8]
 800640e:	893b      	ldrh	r3, [r7, #8]
 8006410:	7af9      	ldrb	r1, [r7, #11]
 8006412:	687a      	ldr	r2, [r7, #4]
 8006414:	47a0      	blx	r4
 8006416:	6178      	str	r0, [r7, #20]

  return ret;
 8006418:	697b      	ldr	r3, [r7, #20]
}
 800641a:	4618      	mov	r0, r3
 800641c:	371c      	adds	r7, #28
 800641e:	46bd      	mov	sp, r7
 8006420:	bd90      	pop	{r4, r7, pc}

08006422 <lsm6dsr_write_reg>:
  *
  */
int32_t lsm6dsr_write_reg(stmdev_ctx_t *ctx, uint8_t reg,
                          uint8_t *data,
                          uint16_t len)
{
 8006422:	b590      	push	{r4, r7, lr}
 8006424:	b087      	sub	sp, #28
 8006426:	af00      	add	r7, sp, #0
 8006428:	60f8      	str	r0, [r7, #12]
 800642a:	607a      	str	r2, [r7, #4]
 800642c:	461a      	mov	r2, r3
 800642e:	460b      	mov	r3, r1
 8006430:	72fb      	strb	r3, [r7, #11]
 8006432:	4613      	mov	r3, r2
 8006434:	813b      	strh	r3, [r7, #8]
  int32_t ret;

  ret = ctx->write_reg(ctx->handle, reg, data, len);
 8006436:	68fb      	ldr	r3, [r7, #12]
 8006438:	681c      	ldr	r4, [r3, #0]
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	6898      	ldr	r0, [r3, #8]
 800643e:	893b      	ldrh	r3, [r7, #8]
 8006440:	7af9      	ldrb	r1, [r7, #11]
 8006442:	687a      	ldr	r2, [r7, #4]
 8006444:	47a0      	blx	r4
 8006446:	6178      	str	r0, [r7, #20]

  return ret;
 8006448:	697b      	ldr	r3, [r7, #20]
}
 800644a:	4618      	mov	r0, r3
 800644c:	371c      	adds	r7, #28
 800644e:	46bd      	mov	sp, r7
 8006450:	bd90      	pop	{r4, r7, pc}
	...

08006454 <lsm6dsr_from_fs2g_to_mg>:
  * @{
  *
  */

float_t lsm6dsr_from_fs2g_to_mg(int16_t lsb)
{
 8006454:	b480      	push	{r7}
 8006456:	b083      	sub	sp, #12
 8006458:	af00      	add	r7, sp, #0
 800645a:	4603      	mov	r3, r0
 800645c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 0.061f);
 800645e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006462:	ee07 3a90 	vmov	s15, r3
 8006466:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800646a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8006480 <lsm6dsr_from_fs2g_to_mg+0x2c>
 800646e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 8006472:	eeb0 0a67 	vmov.f32	s0, s15
 8006476:	370c      	adds	r7, #12
 8006478:	46bd      	mov	sp, r7
 800647a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800647e:	4770      	bx	lr
 8006480:	3d79db23 	.word	0x3d79db23

08006484 <lsm6dsr_from_fs2000dps_to_mdps>:
{
  return ((float_t)lsb * 35.0f);
}

float_t lsm6dsr_from_fs2000dps_to_mdps(int16_t lsb)
{
 8006484:	b480      	push	{r7}
 8006486:	b083      	sub	sp, #12
 8006488:	af00      	add	r7, sp, #0
 800648a:	4603      	mov	r3, r0
 800648c:	80fb      	strh	r3, [r7, #6]
  return ((float_t)lsb * 70.0f);
 800648e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8006492:	ee07 3a90 	vmov	s15, r3
 8006496:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800649a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 80064b0 <lsm6dsr_from_fs2000dps_to_mdps+0x2c>
 800649e:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 80064a2:	eeb0 0a67 	vmov.f32	s0, s15
 80064a6:	370c      	adds	r7, #12
 80064a8:	46bd      	mov	sp, r7
 80064aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064ae:	4770      	bx	lr
 80064b0:	428c0000 	.word	0x428c0000

080064b4 <lsm6dsr_from_lsb_to_celsius>:
{
  return ((float_t)lsb * 140.0f);
}

float_t lsm6dsr_from_lsb_to_celsius(int16_t lsb)
{
 80064b4:	b480      	push	{r7}
 80064b6:	b083      	sub	sp, #12
 80064b8:	af00      	add	r7, sp, #0
 80064ba:	4603      	mov	r3, r0
 80064bc:	80fb      	strh	r3, [r7, #6]
  return (((float_t)lsb / 256.0f) + 25.0f);
 80064be:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80064c2:	ee07 3a90 	vmov	s15, r3
 80064c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80064ca:	eddf 6a07 	vldr	s13, [pc, #28]	; 80064e8 <lsm6dsr_from_lsb_to_celsius+0x34>
 80064ce:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80064d2:	eeb3 7a09 	vmov.f32	s14, #57	; 0x41c80000  25.0
 80064d6:	ee77 7a87 	vadd.f32	s15, s15, s14
}
 80064da:	eeb0 0a67 	vmov.f32	s0, s15
 80064de:	370c      	adds	r7, #12
 80064e0:	46bd      	mov	sp, r7
 80064e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064e6:	4770      	bx	lr
 80064e8:	43800000 	.word	0x43800000

080064ec <lsm6dsr_xl_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_xl_t val)
{
 80064ec:	b580      	push	{r7, lr}
 80064ee:	b084      	sub	sp, #16
 80064f0:	af00      	add	r7, sp, #0
 80064f2:	6078      	str	r0, [r7, #4]
 80064f4:	460b      	mov	r3, r1
 80064f6:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80064f8:	f107 0208 	add.w	r2, r7, #8
 80064fc:	2301      	movs	r3, #1
 80064fe:	2110      	movs	r1, #16
 8006500:	6878      	ldr	r0, [r7, #4]
 8006502:	f7ff ff76 	bl	80063f2 <lsm6dsr_read_reg>
 8006506:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2b00      	cmp	r3, #0
 800650c:	d10f      	bne.n	800652e <lsm6dsr_xl_full_scale_set+0x42>
  {
    ctrl1_xl.fs_xl = (uint8_t)val;
 800650e:	78fb      	ldrb	r3, [r7, #3]
 8006510:	f003 0303 	and.w	r3, r3, #3
 8006514:	b2da      	uxtb	r2, r3
 8006516:	7a3b      	ldrb	r3, [r7, #8]
 8006518:	f362 0383 	bfi	r3, r2, #2, #2
 800651c:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 800651e:	f107 0208 	add.w	r2, r7, #8
 8006522:	2301      	movs	r3, #1
 8006524:	2110      	movs	r1, #16
 8006526:	6878      	ldr	r0, [r7, #4]
 8006528:	f7ff ff7b 	bl	8006422 <lsm6dsr_write_reg>
 800652c:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 800652e:	68fb      	ldr	r3, [r7, #12]
}
 8006530:	4618      	mov	r0, r3
 8006532:	3710      	adds	r7, #16
 8006534:	46bd      	mov	sp, r7
 8006536:	bd80      	pop	{r7, pc}

08006538 <lsm6dsr_xl_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_xl_t val)
{
 8006538:	b580      	push	{r7, lr}
 800653a:	b086      	sub	sp, #24
 800653c:	af00      	add	r7, sp, #0
 800653e:	6078      	str	r0, [r7, #4]
 8006540:	460b      	mov	r3, r1
 8006542:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_xl_t odr_xl =  val;
 8006544:	78fb      	ldrb	r3, [r7, #3]
 8006546:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl1_xl_t ctrl1_xl;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 8006548:	f107 030c 	add.w	r3, r7, #12
 800654c:	4619      	mov	r1, r3
 800654e:	6878      	ldr	r0, [r7, #4]
 8006550:	f000 fbb0 	bl	8006cb4 <lsm6dsr_fsm_enable_get>
 8006554:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 8006556:	693b      	ldr	r3, [r7, #16]
 8006558:	2b00      	cmp	r3, #0
 800655a:	f040 80c4 	bne.w	80066e6 <lsm6dsr_xl_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800655e:	7b3b      	ldrb	r3, [r7, #12]
 8006560:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006564:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 8006566:	7b3b      	ldrb	r3, [r7, #12]
 8006568:	f3c3 0340 	ubfx	r3, r3, #1, #1
 800656c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800656e:	4313      	orrs	r3, r2
 8006570:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006572:	7b3b      	ldrb	r3, [r7, #12]
 8006574:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006578:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 800657a:	4313      	orrs	r3, r2
 800657c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 800657e:	7b3b      	ldrb	r3, [r7, #12]
 8006580:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006584:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 8006586:	4313      	orrs	r3, r2
 8006588:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800658a:	7b3b      	ldrb	r3, [r7, #12]
 800658c:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006590:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 8006592:	4313      	orrs	r3, r2
 8006594:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 8006596:	7b3b      	ldrb	r3, [r7, #12]
 8006598:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800659c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 800659e:	4313      	orrs	r3, r2
 80065a0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80065a2:	7b3b      	ldrb	r3, [r7, #12]
 80065a4:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80065a8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80065aa:	4313      	orrs	r3, r2
 80065ac:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80065ae:	7b3b      	ldrb	r3, [r7, #12]
 80065b0:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80065b4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80065b6:	4313      	orrs	r3, r2
 80065b8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80065ba:	7b7b      	ldrb	r3, [r7, #13]
 80065bc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80065c0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80065c2:	4313      	orrs	r3, r2
 80065c4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80065c6:	7b7b      	ldrb	r3, [r7, #13]
 80065c8:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80065cc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80065ce:	4313      	orrs	r3, r2
 80065d0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80065d2:	7b7b      	ldrb	r3, [r7, #13]
 80065d4:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80065d8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 80065da:	4313      	orrs	r3, r2
 80065dc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80065de:	7b7b      	ldrb	r3, [r7, #13]
 80065e0:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80065e4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 80065e6:	4313      	orrs	r3, r2
 80065e8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80065ea:	7b7b      	ldrb	r3, [r7, #13]
 80065ec:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80065f0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 80065f2:	4313      	orrs	r3, r2
 80065f4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 80065f6:	7b7b      	ldrb	r3, [r7, #13]
 80065f8:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80065fc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 80065fe:	4313      	orrs	r3, r2
 8006600:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006602:	7b7b      	ldrb	r3, [r7, #13]
 8006604:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8006608:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800660a:	4313      	orrs	r3, r2
 800660c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 800660e:	7b7b      	ldrb	r3, [r7, #13]
 8006610:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006614:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006616:	4313      	orrs	r3, r2
 8006618:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800661a:	2b01      	cmp	r3, #1
 800661c:	d163      	bne.n	80066e6 <lsm6dsr_xl_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 800661e:	f107 030b 	add.w	r3, r7, #11
 8006622:	4619      	mov	r1, r3
 8006624:	6878      	ldr	r0, [r7, #4]
 8006626:	f000 fb71 	bl	8006d0c <lsm6dsr_fsm_data_rate_get>
 800662a:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 800662c:	693b      	ldr	r3, [r7, #16]
 800662e:	2b00      	cmp	r3, #0
 8006630:	d159      	bne.n	80066e6 <lsm6dsr_xl_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006632:	7afb      	ldrb	r3, [r7, #11]
 8006634:	2b03      	cmp	r3, #3
 8006636:	d853      	bhi.n	80066e0 <lsm6dsr_xl_data_rate_set+0x1a8>
 8006638:	a201      	add	r2, pc, #4	; (adr r2, 8006640 <lsm6dsr_xl_data_rate_set+0x108>)
 800663a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800663e:	bf00      	nop
 8006640:	08006651 	.word	0x08006651
 8006644:	08006663 	.word	0x08006663
 8006648:	08006681 	.word	0x08006681
 800664c:	080066ab 	.word	0x080066ab
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006650:	78fb      	ldrb	r3, [r7, #3]
 8006652:	2b00      	cmp	r3, #0
 8006654:	d102      	bne.n	800665c <lsm6dsr_xl_data_rate_set+0x124>
            {
              odr_xl = LSM6DSR_XL_ODR_12Hz5;
 8006656:	2301      	movs	r3, #1
 8006658:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800665a:	e045      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800665c:	78fb      	ldrb	r3, [r7, #3]
 800665e:	75fb      	strb	r3, [r7, #23]
            break;
 8006660:	e042      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006662:	78fb      	ldrb	r3, [r7, #3]
 8006664:	2b00      	cmp	r3, #0
 8006666:	d102      	bne.n	800666e <lsm6dsr_xl_data_rate_set+0x136>
            {
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8006668:	2302      	movs	r3, #2
 800666a:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800666c:	e03c      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800666e:	78fb      	ldrb	r3, [r7, #3]
 8006670:	2b01      	cmp	r3, #1
 8006672:	d102      	bne.n	800667a <lsm6dsr_xl_data_rate_set+0x142>
              odr_xl = LSM6DSR_XL_ODR_26Hz;
 8006674:	2302      	movs	r3, #2
 8006676:	75fb      	strb	r3, [r7, #23]
            break;
 8006678:	e036      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 800667a:	78fb      	ldrb	r3, [r7, #3]
 800667c:	75fb      	strb	r3, [r7, #23]
            break;
 800667e:	e033      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 8006680:	78fb      	ldrb	r3, [r7, #3]
 8006682:	2b00      	cmp	r3, #0
 8006684:	d102      	bne.n	800668c <lsm6dsr_xl_data_rate_set+0x154>
            {
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8006686:	2303      	movs	r3, #3
 8006688:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 800668a:	e02d      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 800668c:	78fb      	ldrb	r3, [r7, #3]
 800668e:	2b01      	cmp	r3, #1
 8006690:	d102      	bne.n	8006698 <lsm6dsr_xl_data_rate_set+0x160>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 8006692:	2303      	movs	r3, #3
 8006694:	75fb      	strb	r3, [r7, #23]
            break;
 8006696:	e027      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 8006698:	78fb      	ldrb	r3, [r7, #3]
 800669a:	2b02      	cmp	r3, #2
 800669c:	d102      	bne.n	80066a4 <lsm6dsr_xl_data_rate_set+0x16c>
              odr_xl = LSM6DSR_XL_ODR_52Hz;
 800669e:	2303      	movs	r3, #3
 80066a0:	75fb      	strb	r3, [r7, #23]
            break;
 80066a2:	e021      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80066a4:	78fb      	ldrb	r3, [r7, #3]
 80066a6:	75fb      	strb	r3, [r7, #23]
            break;
 80066a8:	e01e      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_XL_ODR_OFF)
 80066aa:	78fb      	ldrb	r3, [r7, #3]
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d102      	bne.n	80066b6 <lsm6dsr_xl_data_rate_set+0x17e>
            {
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80066b0:	2304      	movs	r3, #4
 80066b2:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_xl = val;
            }

            break;
 80066b4:	e018      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_12Hz5)
 80066b6:	78fb      	ldrb	r3, [r7, #3]
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d102      	bne.n	80066c2 <lsm6dsr_xl_data_rate_set+0x18a>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80066bc:	2304      	movs	r3, #4
 80066be:	75fb      	strb	r3, [r7, #23]
            break;
 80066c0:	e012      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_26Hz)
 80066c2:	78fb      	ldrb	r3, [r7, #3]
 80066c4:	2b02      	cmp	r3, #2
 80066c6:	d102      	bne.n	80066ce <lsm6dsr_xl_data_rate_set+0x196>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80066c8:	2304      	movs	r3, #4
 80066ca:	75fb      	strb	r3, [r7, #23]
            break;
 80066cc:	e00c      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
            else if (val == LSM6DSR_XL_ODR_52Hz)
 80066ce:	78fb      	ldrb	r3, [r7, #3]
 80066d0:	2b03      	cmp	r3, #3
 80066d2:	d102      	bne.n	80066da <lsm6dsr_xl_data_rate_set+0x1a2>
              odr_xl = LSM6DSR_XL_ODR_104Hz;
 80066d4:	2304      	movs	r3, #4
 80066d6:	75fb      	strb	r3, [r7, #23]
            break;
 80066d8:	e006      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
              odr_xl = val;
 80066da:	78fb      	ldrb	r3, [r7, #3]
 80066dc:	75fb      	strb	r3, [r7, #23]
            break;
 80066de:	e003      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>

          default:
            odr_xl = val;
 80066e0:	78fb      	ldrb	r3, [r7, #3]
 80066e2:	75fb      	strb	r3, [r7, #23]
            break;
 80066e4:	e000      	b.n	80066e8 <lsm6dsr_xl_data_rate_set+0x1b0>
        }
      }
 80066e6:	bf00      	nop
    }
  }

  if (ret == 0)
 80066e8:	693b      	ldr	r3, [r7, #16]
 80066ea:	2b00      	cmp	r3, #0
 80066ec:	d107      	bne.n	80066fe <lsm6dsr_xl_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL1_XL, (uint8_t *)&ctrl1_xl, 1);
 80066ee:	f107 0208 	add.w	r2, r7, #8
 80066f2:	2301      	movs	r3, #1
 80066f4:	2110      	movs	r1, #16
 80066f6:	6878      	ldr	r0, [r7, #4]
 80066f8:	f7ff fe7b 	bl	80063f2 <lsm6dsr_read_reg>
 80066fc:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 80066fe:	693b      	ldr	r3, [r7, #16]
 8006700:	2b00      	cmp	r3, #0
 8006702:	d10f      	bne.n	8006724 <lsm6dsr_xl_data_rate_set+0x1ec>
  {
    ctrl1_xl.odr_xl = (uint8_t)odr_xl;
 8006704:	7dfb      	ldrb	r3, [r7, #23]
 8006706:	f003 030f 	and.w	r3, r3, #15
 800670a:	b2da      	uxtb	r2, r3
 800670c:	7a3b      	ldrb	r3, [r7, #8]
 800670e:	f362 1307 	bfi	r3, r2, #4, #4
 8006712:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL1_XL,
 8006714:	f107 0208 	add.w	r2, r7, #8
 8006718:	2301      	movs	r3, #1
 800671a:	2110      	movs	r1, #16
 800671c:	6878      	ldr	r0, [r7, #4]
 800671e:	f7ff fe80 	bl	8006422 <lsm6dsr_write_reg>
 8006722:	6138      	str	r0, [r7, #16]
                            (uint8_t *)&ctrl1_xl, 1);
  }

  return ret;
 8006724:	693b      	ldr	r3, [r7, #16]
}
 8006726:	4618      	mov	r0, r3
 8006728:	3718      	adds	r7, #24
 800672a:	46bd      	mov	sp, r7
 800672c:	bd80      	pop	{r7, pc}
 800672e:	bf00      	nop

08006730 <lsm6dsr_gy_full_scale_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_full_scale_set(stmdev_ctx_t *ctx,
                                  lsm6dsr_fs_g_t val)
{
 8006730:	b580      	push	{r7, lr}
 8006732:	b084      	sub	sp, #16
 8006734:	af00      	add	r7, sp, #0
 8006736:	6078      	str	r0, [r7, #4]
 8006738:	460b      	mov	r3, r1
 800673a:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 800673c:	f107 0208 	add.w	r2, r7, #8
 8006740:	2301      	movs	r3, #1
 8006742:	2111      	movs	r1, #17
 8006744:	6878      	ldr	r0, [r7, #4]
 8006746:	f7ff fe54 	bl	80063f2 <lsm6dsr_read_reg>
 800674a:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	2b00      	cmp	r3, #0
 8006750:	d10f      	bne.n	8006772 <lsm6dsr_gy_full_scale_set+0x42>
  {
    ctrl2_g.fs_g = (uint8_t)val;
 8006752:	78fb      	ldrb	r3, [r7, #3]
 8006754:	f003 030f 	and.w	r3, r3, #15
 8006758:	b2da      	uxtb	r2, r3
 800675a:	7a3b      	ldrb	r3, [r7, #8]
 800675c:	f362 0303 	bfi	r3, r2, #0, #4
 8006760:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006762:	f107 0208 	add.w	r2, r7, #8
 8006766:	2301      	movs	r3, #1
 8006768:	2111      	movs	r1, #17
 800676a:	6878      	ldr	r0, [r7, #4]
 800676c:	f7ff fe59 	bl	8006422 <lsm6dsr_write_reg>
 8006770:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006772:	68fb      	ldr	r3, [r7, #12]
}
 8006774:	4618      	mov	r0, r3
 8006776:	3710      	adds	r7, #16
 8006778:	46bd      	mov	sp, r7
 800677a:	bd80      	pop	{r7, pc}

0800677c <lsm6dsr_gy_data_rate_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_data_rate_set(stmdev_ctx_t *ctx,
                                 lsm6dsr_odr_g_t val)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b086      	sub	sp, #24
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
 8006784:	460b      	mov	r3, r1
 8006786:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_odr_g_t odr_gy =  val;
 8006788:	78fb      	ldrb	r3, [r7, #3]
 800678a:	75fb      	strb	r3, [r7, #23]
  lsm6dsr_fsm_odr_t fsm_odr;
  lsm6dsr_ctrl2_g_t ctrl2_g;
  int32_t ret;

  /* Check the Finite State Machine data rate constraints */
  ret =  lsm6dsr_fsm_enable_get(ctx, &fsm_enable);
 800678c:	f107 030c 	add.w	r3, r7, #12
 8006790:	4619      	mov	r1, r3
 8006792:	6878      	ldr	r0, [r7, #4]
 8006794:	f000 fa8e 	bl	8006cb4 <lsm6dsr_fsm_enable_get>
 8006798:	6138      	str	r0, [r7, #16]

  if (ret == 0)
 800679a:	693b      	ldr	r3, [r7, #16]
 800679c:	2b00      	cmp	r3, #0
 800679e:	f040 80c4 	bne.w	800692a <lsm6dsr_gy_data_rate_set+0x1ae>
  {
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80067a2:	7b3b      	ldrb	r3, [r7, #12]
 80067a4:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80067a8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80067aa:	7b3b      	ldrb	r3, [r7, #12]
 80067ac:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80067b0:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 80067b2:	4313      	orrs	r3, r2
 80067b4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80067b6:	7b3b      	ldrb	r3, [r7, #12]
 80067b8:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80067bc:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm2_en  |
 80067be:	4313      	orrs	r3, r2
 80067c0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80067c2:	7b3b      	ldrb	r3, [r7, #12]
 80067c4:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 80067c8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm3_en  |
 80067ca:	4313      	orrs	r3, r2
 80067cc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80067ce:	7b3b      	ldrb	r3, [r7, #12]
 80067d0:	f3c3 1300 	ubfx	r3, r3, #4, #1
 80067d4:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm4_en  |
 80067d6:	4313      	orrs	r3, r2
 80067d8:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80067da:	7b3b      	ldrb	r3, [r7, #12]
 80067dc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 80067e0:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm5_en  |
 80067e2:	4313      	orrs	r3, r2
 80067e4:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80067e6:	7b3b      	ldrb	r3, [r7, #12]
 80067e8:	f3c3 1380 	ubfx	r3, r3, #6, #1
 80067ec:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm6_en  |
 80067ee:	4313      	orrs	r3, r2
 80067f0:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 80067f2:	7b3b      	ldrb	r3, [r7, #12]
 80067f4:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 80067f8:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm7_en  |
 80067fa:	4313      	orrs	r3, r2
 80067fc:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 80067fe:	7b7b      	ldrb	r3, [r7, #13]
 8006800:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006804:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_a.fsm8_en  |
 8006806:	4313      	orrs	r3, r2
 8006808:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800680a:	7b7b      	ldrb	r3, [r7, #13]
 800680c:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006810:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm9_en  |
 8006812:	4313      	orrs	r3, r2
 8006814:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 8006816:	7b7b      	ldrb	r3, [r7, #13]
 8006818:	f3c3 0380 	ubfx	r3, r3, #2, #1
 800681c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm10_en |
 800681e:	4313      	orrs	r3, r2
 8006820:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006822:	7b7b      	ldrb	r3, [r7, #13]
 8006824:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8006828:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm11_en |
 800682a:	4313      	orrs	r3, r2
 800682c:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 800682e:	7b7b      	ldrb	r3, [r7, #13]
 8006830:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8006834:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm12_en |
 8006836:	4313      	orrs	r3, r2
 8006838:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800683a:	7b7b      	ldrb	r3, [r7, #13]
 800683c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8006840:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm13_en |
 8006842:	4313      	orrs	r3, r2
 8006844:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 8006846:	7b7b      	ldrb	r3, [r7, #13]
 8006848:	f3c3 1380 	ubfx	r3, r3, #6, #1
 800684c:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm14_en |
 800684e:	4313      	orrs	r3, r2
 8006850:	b2da      	uxtb	r2, r3
         fsm_enable.fsm_enable_b.fsm16_en) == PROPERTY_ENABLE)
 8006852:	7b7b      	ldrb	r3, [r7, #13]
 8006854:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 8006858:	b2db      	uxtb	r3, r3
         fsm_enable.fsm_enable_b.fsm15_en |
 800685a:	4313      	orrs	r3, r2
 800685c:	b2db      	uxtb	r3, r3
    if ((fsm_enable.fsm_enable_a.fsm1_en  |
 800685e:	2b01      	cmp	r3, #1
 8006860:	d163      	bne.n	800692a <lsm6dsr_gy_data_rate_set+0x1ae>
    {
      ret =  lsm6dsr_fsm_data_rate_get(ctx, &fsm_odr);
 8006862:	f107 030b 	add.w	r3, r7, #11
 8006866:	4619      	mov	r1, r3
 8006868:	6878      	ldr	r0, [r7, #4]
 800686a:	f000 fa4f 	bl	8006d0c <lsm6dsr_fsm_data_rate_get>
 800686e:	6138      	str	r0, [r7, #16]

      if (ret == 0)
 8006870:	693b      	ldr	r3, [r7, #16]
 8006872:	2b00      	cmp	r3, #0
 8006874:	d159      	bne.n	800692a <lsm6dsr_gy_data_rate_set+0x1ae>
      {
        switch (fsm_odr)
 8006876:	7afb      	ldrb	r3, [r7, #11]
 8006878:	2b03      	cmp	r3, #3
 800687a:	d853      	bhi.n	8006924 <lsm6dsr_gy_data_rate_set+0x1a8>
 800687c:	a201      	add	r2, pc, #4	; (adr r2, 8006884 <lsm6dsr_gy_data_rate_set+0x108>)
 800687e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006882:	bf00      	nop
 8006884:	08006895 	.word	0x08006895
 8006888:	080068a7 	.word	0x080068a7
 800688c:	080068c5 	.word	0x080068c5
 8006890:	080068ef 	.word	0x080068ef
        {
          case LSM6DSR_ODR_FSM_12Hz5:
            if (val == LSM6DSR_GY_ODR_OFF)
 8006894:	78fb      	ldrb	r3, [r7, #3]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d102      	bne.n	80068a0 <lsm6dsr_gy_data_rate_set+0x124>
            {
              odr_gy = LSM6DSR_GY_ODR_12Hz5;
 800689a:	2301      	movs	r3, #1
 800689c:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 800689e:	e045      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80068a0:	78fb      	ldrb	r3, [r7, #3]
 80068a2:	75fb      	strb	r3, [r7, #23]
            break;
 80068a4:	e042      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_26Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80068a6:	78fb      	ldrb	r3, [r7, #3]
 80068a8:	2b00      	cmp	r3, #0
 80068aa:	d102      	bne.n	80068b2 <lsm6dsr_gy_data_rate_set+0x136>
            {
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80068ac:	2302      	movs	r3, #2
 80068ae:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80068b0:	e03c      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80068b2:	78fb      	ldrb	r3, [r7, #3]
 80068b4:	2b01      	cmp	r3, #1
 80068b6:	d102      	bne.n	80068be <lsm6dsr_gy_data_rate_set+0x142>
              odr_gy = LSM6DSR_GY_ODR_26Hz;
 80068b8:	2302      	movs	r3, #2
 80068ba:	75fb      	strb	r3, [r7, #23]
            break;
 80068bc:	e036      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80068be:	78fb      	ldrb	r3, [r7, #3]
 80068c0:	75fb      	strb	r3, [r7, #23]
            break;
 80068c2:	e033      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_52Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80068c4:	78fb      	ldrb	r3, [r7, #3]
 80068c6:	2b00      	cmp	r3, #0
 80068c8:	d102      	bne.n	80068d0 <lsm6dsr_gy_data_rate_set+0x154>
            {
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80068ca:	2303      	movs	r3, #3
 80068cc:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80068ce:	e02d      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80068d0:	78fb      	ldrb	r3, [r7, #3]
 80068d2:	2b01      	cmp	r3, #1
 80068d4:	d102      	bne.n	80068dc <lsm6dsr_gy_data_rate_set+0x160>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80068d6:	2303      	movs	r3, #3
 80068d8:	75fb      	strb	r3, [r7, #23]
            break;
 80068da:	e027      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 80068dc:	78fb      	ldrb	r3, [r7, #3]
 80068de:	2b02      	cmp	r3, #2
 80068e0:	d102      	bne.n	80068e8 <lsm6dsr_gy_data_rate_set+0x16c>
              odr_gy = LSM6DSR_GY_ODR_52Hz;
 80068e2:	2303      	movs	r3, #3
 80068e4:	75fb      	strb	r3, [r7, #23]
            break;
 80068e6:	e021      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 80068e8:	78fb      	ldrb	r3, [r7, #3]
 80068ea:	75fb      	strb	r3, [r7, #23]
            break;
 80068ec:	e01e      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>

          case LSM6DSR_ODR_FSM_104Hz:
            if (val == LSM6DSR_GY_ODR_OFF)
 80068ee:	78fb      	ldrb	r3, [r7, #3]
 80068f0:	2b00      	cmp	r3, #0
 80068f2:	d102      	bne.n	80068fa <lsm6dsr_gy_data_rate_set+0x17e>
            {
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 80068f4:	2304      	movs	r3, #4
 80068f6:	75fb      	strb	r3, [r7, #23]
            else
            {
              odr_gy = val;
            }

            break;
 80068f8:	e018      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_12Hz5)
 80068fa:	78fb      	ldrb	r3, [r7, #3]
 80068fc:	2b01      	cmp	r3, #1
 80068fe:	d102      	bne.n	8006906 <lsm6dsr_gy_data_rate_set+0x18a>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006900:	2304      	movs	r3, #4
 8006902:	75fb      	strb	r3, [r7, #23]
            break;
 8006904:	e012      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_26Hz)
 8006906:	78fb      	ldrb	r3, [r7, #3]
 8006908:	2b02      	cmp	r3, #2
 800690a:	d102      	bne.n	8006912 <lsm6dsr_gy_data_rate_set+0x196>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 800690c:	2304      	movs	r3, #4
 800690e:	75fb      	strb	r3, [r7, #23]
            break;
 8006910:	e00c      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
            else if (val == LSM6DSR_GY_ODR_52Hz)
 8006912:	78fb      	ldrb	r3, [r7, #3]
 8006914:	2b03      	cmp	r3, #3
 8006916:	d102      	bne.n	800691e <lsm6dsr_gy_data_rate_set+0x1a2>
              odr_gy = LSM6DSR_GY_ODR_104Hz;
 8006918:	2304      	movs	r3, #4
 800691a:	75fb      	strb	r3, [r7, #23]
            break;
 800691c:	e006      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
              odr_gy = val;
 800691e:	78fb      	ldrb	r3, [r7, #3]
 8006920:	75fb      	strb	r3, [r7, #23]
            break;
 8006922:	e003      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>

          default:
            odr_gy = val;
 8006924:	78fb      	ldrb	r3, [r7, #3]
 8006926:	75fb      	strb	r3, [r7, #23]
            break;
 8006928:	e000      	b.n	800692c <lsm6dsr_gy_data_rate_set+0x1b0>
        }
      }
 800692a:	bf00      	nop
    }
  }

  if (ret == 0)
 800692c:	693b      	ldr	r3, [r7, #16]
 800692e:	2b00      	cmp	r3, #0
 8006930:	d107      	bne.n	8006942 <lsm6dsr_gy_data_rate_set+0x1c6>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006932:	f107 0208 	add.w	r2, r7, #8
 8006936:	2301      	movs	r3, #1
 8006938:	2111      	movs	r1, #17
 800693a:	6878      	ldr	r0, [r7, #4]
 800693c:	f7ff fd59 	bl	80063f2 <lsm6dsr_read_reg>
 8006940:	6138      	str	r0, [r7, #16]
  }

  if (ret == 0)
 8006942:	693b      	ldr	r3, [r7, #16]
 8006944:	2b00      	cmp	r3, #0
 8006946:	d10f      	bne.n	8006968 <lsm6dsr_gy_data_rate_set+0x1ec>
  {
    ctrl2_g.odr_g = (uint8_t)odr_gy;
 8006948:	7dfb      	ldrb	r3, [r7, #23]
 800694a:	f003 030f 	and.w	r3, r3, #15
 800694e:	b2da      	uxtb	r2, r3
 8006950:	7a3b      	ldrb	r3, [r7, #8]
 8006952:	f362 1307 	bfi	r3, r2, #4, #4
 8006956:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL2_G, (uint8_t *)&ctrl2_g, 1);
 8006958:	f107 0208 	add.w	r2, r7, #8
 800695c:	2301      	movs	r3, #1
 800695e:	2111      	movs	r1, #17
 8006960:	6878      	ldr	r0, [r7, #4]
 8006962:	f7ff fd5e 	bl	8006422 <lsm6dsr_write_reg>
 8006966:	6138      	str	r0, [r7, #16]
  }

  return ret;
 8006968:	693b      	ldr	r3, [r7, #16]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}
 8006972:	bf00      	nop

08006974 <lsm6dsr_block_data_update_set>:
  * @param  val    Change the values of bdu in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_block_data_update_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006974:	b580      	push	{r7, lr}
 8006976:	b084      	sub	sp, #16
 8006978:	af00      	add	r7, sp, #0
 800697a:	6078      	str	r0, [r7, #4]
 800697c:	460b      	mov	r3, r1
 800697e:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006980:	f107 0208 	add.w	r2, r7, #8
 8006984:	2301      	movs	r3, #1
 8006986:	2112      	movs	r1, #18
 8006988:	6878      	ldr	r0, [r7, #4]
 800698a:	f7ff fd32 	bl	80063f2 <lsm6dsr_read_reg>
 800698e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006990:	68fb      	ldr	r3, [r7, #12]
 8006992:	2b00      	cmp	r3, #0
 8006994:	d10f      	bne.n	80069b6 <lsm6dsr_block_data_update_set+0x42>
  {
    ctrl3_c.bdu = (uint8_t)val;
 8006996:	78fb      	ldrb	r3, [r7, #3]
 8006998:	f003 0301 	and.w	r3, r3, #1
 800699c:	b2da      	uxtb	r2, r3
 800699e:	7a3b      	ldrb	r3, [r7, #8]
 80069a0:	f362 1386 	bfi	r3, r2, #6, #1
 80069a4:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 80069a6:	f107 0208 	add.w	r2, r7, #8
 80069aa:	2301      	movs	r3, #1
 80069ac:	2112      	movs	r1, #18
 80069ae:	6878      	ldr	r0, [r7, #4]
 80069b0:	f7ff fd37 	bl	8006422 <lsm6dsr_write_reg>
 80069b4:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 80069b6:	68fb      	ldr	r3, [r7, #12]
}
 80069b8:	4618      	mov	r0, r3
 80069ba:	3710      	adds	r7, #16
 80069bc:	46bd      	mov	sp, r7
 80069be:	bd80      	pop	{r7, pc}

080069c0 <lsm6dsr_xl_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_xl_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80069c0:	b580      	push	{r7, lr}
 80069c2:	b084      	sub	sp, #16
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	6078      	str	r0, [r7, #4]
 80069c8:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80069ca:	f107 0208 	add.w	r2, r7, #8
 80069ce:	2301      	movs	r3, #1
 80069d0:	211e      	movs	r1, #30
 80069d2:	6878      	ldr	r0, [r7, #4]
 80069d4:	f7ff fd0d 	bl	80063f2 <lsm6dsr_read_reg>
 80069d8:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.xlda;
 80069da:	7a3b      	ldrb	r3, [r7, #8]
 80069dc:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80069e0:	b2db      	uxtb	r3, r3
 80069e2:	461a      	mov	r2, r3
 80069e4:	683b      	ldr	r3, [r7, #0]
 80069e6:	701a      	strb	r2, [r3, #0]

  return ret;
 80069e8:	68fb      	ldr	r3, [r7, #12]
}
 80069ea:	4618      	mov	r0, r3
 80069ec:	3710      	adds	r7, #16
 80069ee:	46bd      	mov	sp, r7
 80069f0:	bd80      	pop	{r7, pc}

080069f2 <lsm6dsr_gy_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_gy_flag_data_ready_get(stmdev_ctx_t *ctx,
                                       uint8_t *val)
{
 80069f2:	b580      	push	{r7, lr}
 80069f4:	b084      	sub	sp, #16
 80069f6:	af00      	add	r7, sp, #0
 80069f8:	6078      	str	r0, [r7, #4]
 80069fa:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 80069fc:	f107 0208 	add.w	r2, r7, #8
 8006a00:	2301      	movs	r3, #1
 8006a02:	211e      	movs	r1, #30
 8006a04:	6878      	ldr	r0, [r7, #4]
 8006a06:	f7ff fcf4 	bl	80063f2 <lsm6dsr_read_reg>
 8006a0a:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.gda;
 8006a0c:	7a3b      	ldrb	r3, [r7, #8]
 8006a0e:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8006a12:	b2db      	uxtb	r3, r3
 8006a14:	461a      	mov	r2, r3
 8006a16:	683b      	ldr	r3, [r7, #0]
 8006a18:	701a      	strb	r2, [r3, #0]

  return ret;
 8006a1a:	68fb      	ldr	r3, [r7, #12]
}
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	3710      	adds	r7, #16
 8006a20:	46bd      	mov	sp, r7
 8006a22:	bd80      	pop	{r7, pc}

08006a24 <lsm6dsr_temp_flag_data_ready_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temp_flag_data_ready_get(stmdev_ctx_t *ctx,
                                         uint8_t *val)
{
 8006a24:	b580      	push	{r7, lr}
 8006a26:	b084      	sub	sp, #16
 8006a28:	af00      	add	r7, sp, #0
 8006a2a:	6078      	str	r0, [r7, #4]
 8006a2c:	6039      	str	r1, [r7, #0]
  lsm6dsr_status_reg_t status_reg;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_STATUS_REG,
 8006a2e:	f107 0208 	add.w	r2, r7, #8
 8006a32:	2301      	movs	r3, #1
 8006a34:	211e      	movs	r1, #30
 8006a36:	6878      	ldr	r0, [r7, #4]
 8006a38:	f7ff fcdb 	bl	80063f2 <lsm6dsr_read_reg>
 8006a3c:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&status_reg, 1);
  *val = status_reg.tda;
 8006a3e:	7a3b      	ldrb	r3, [r7, #8]
 8006a40:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8006a44:	b2db      	uxtb	r3, r3
 8006a46:	461a      	mov	r2, r3
 8006a48:	683b      	ldr	r3, [r7, #0]
 8006a4a:	701a      	strb	r2, [r3, #0]

  return ret;
 8006a4c:	68fb      	ldr	r3, [r7, #12]
}
 8006a4e:	4618      	mov	r0, r3
 8006a50:	3710      	adds	r7, #16
 8006a52:	46bd      	mov	sp, r7
 8006a54:	bd80      	pop	{r7, pc}

08006a56 <lsm6dsr_temperature_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_temperature_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006a56:	b580      	push	{r7, lr}
 8006a58:	b084      	sub	sp, #16
 8006a5a:	af00      	add	r7, sp, #0
 8006a5c:	6078      	str	r0, [r7, #4]
 8006a5e:	6039      	str	r1, [r7, #0]
  uint8_t buff[2];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUT_TEMP_L, buff, 2);
 8006a60:	f107 0208 	add.w	r2, r7, #8
 8006a64:	2302      	movs	r3, #2
 8006a66:	2120      	movs	r1, #32
 8006a68:	6878      	ldr	r0, [r7, #4]
 8006a6a:	f7ff fcc2 	bl	80063f2 <lsm6dsr_read_reg>
 8006a6e:	60f8      	str	r0, [r7, #12]
  val[0] = (int16_t)buff[1];
 8006a70:	7a7b      	ldrb	r3, [r7, #9]
 8006a72:	b21a      	sxth	r2, r3
 8006a74:	683b      	ldr	r3, [r7, #0]
 8006a76:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006a78:	683b      	ldr	r3, [r7, #0]
 8006a7a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006a7e:	b29b      	uxth	r3, r3
 8006a80:	021b      	lsls	r3, r3, #8
 8006a82:	b29a      	uxth	r2, r3
 8006a84:	7a3b      	ldrb	r3, [r7, #8]
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	4413      	add	r3, r2
 8006a8a:	b29b      	uxth	r3, r3
 8006a8c:	b21a      	sxth	r2, r3
 8006a8e:	683b      	ldr	r3, [r7, #0]
 8006a90:	801a      	strh	r2, [r3, #0]

  return ret;
 8006a92:	68fb      	ldr	r3, [r7, #12]
}
 8006a94:	4618      	mov	r0, r3
 8006a96:	3710      	adds	r7, #16
 8006a98:	46bd      	mov	sp, r7
 8006a9a:	bd80      	pop	{r7, pc}

08006a9c <lsm6dsr_angular_rate_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_angular_rate_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006a9c:	b580      	push	{r7, lr}
 8006a9e:	b086      	sub	sp, #24
 8006aa0:	af00      	add	r7, sp, #0
 8006aa2:	6078      	str	r0, [r7, #4]
 8006aa4:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_G, buff, 6);
 8006aa6:	f107 020c 	add.w	r2, r7, #12
 8006aaa:	2306      	movs	r3, #6
 8006aac:	2122      	movs	r1, #34	; 0x22
 8006aae:	6878      	ldr	r0, [r7, #4]
 8006ab0:	f7ff fc9f 	bl	80063f2 <lsm6dsr_read_reg>
 8006ab4:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006ab6:	7b7b      	ldrb	r3, [r7, #13]
 8006ab8:	b21a      	sxth	r2, r3
 8006aba:	683b      	ldr	r3, [r7, #0]
 8006abc:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006abe:	683b      	ldr	r3, [r7, #0]
 8006ac0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ac4:	b29b      	uxth	r3, r3
 8006ac6:	021b      	lsls	r3, r3, #8
 8006ac8:	b29a      	uxth	r2, r3
 8006aca:	7b3b      	ldrb	r3, [r7, #12]
 8006acc:	b29b      	uxth	r3, r3
 8006ace:	4413      	add	r3, r2
 8006ad0:	b29b      	uxth	r3, r3
 8006ad2:	b21a      	sxth	r2, r3
 8006ad4:	683b      	ldr	r3, [r7, #0]
 8006ad6:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006ad8:	7bfa      	ldrb	r2, [r7, #15]
 8006ada:	683b      	ldr	r3, [r7, #0]
 8006adc:	3302      	adds	r3, #2
 8006ade:	b212      	sxth	r2, r2
 8006ae0:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	3302      	adds	r3, #2
 8006ae6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006aea:	b29b      	uxth	r3, r3
 8006aec:	021b      	lsls	r3, r3, #8
 8006aee:	b29a      	uxth	r2, r3
 8006af0:	7bbb      	ldrb	r3, [r7, #14]
 8006af2:	b29b      	uxth	r3, r3
 8006af4:	4413      	add	r3, r2
 8006af6:	b29a      	uxth	r2, r3
 8006af8:	683b      	ldr	r3, [r7, #0]
 8006afa:	3302      	adds	r3, #2
 8006afc:	b212      	sxth	r2, r2
 8006afe:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006b00:	7c7a      	ldrb	r2, [r7, #17]
 8006b02:	683b      	ldr	r3, [r7, #0]
 8006b04:	3304      	adds	r3, #4
 8006b06:	b212      	sxth	r2, r2
 8006b08:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006b0a:	683b      	ldr	r3, [r7, #0]
 8006b0c:	3304      	adds	r3, #4
 8006b0e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b12:	b29b      	uxth	r3, r3
 8006b14:	021b      	lsls	r3, r3, #8
 8006b16:	b29a      	uxth	r2, r3
 8006b18:	7c3b      	ldrb	r3, [r7, #16]
 8006b1a:	b29b      	uxth	r3, r3
 8006b1c:	4413      	add	r3, r2
 8006b1e:	b29a      	uxth	r2, r3
 8006b20:	683b      	ldr	r3, [r7, #0]
 8006b22:	3304      	adds	r3, #4
 8006b24:	b212      	sxth	r2, r2
 8006b26:	801a      	strh	r2, [r3, #0]

  return ret;
 8006b28:	697b      	ldr	r3, [r7, #20]
}
 8006b2a:	4618      	mov	r0, r3
 8006b2c:	3718      	adds	r7, #24
 8006b2e:	46bd      	mov	sp, r7
 8006b30:	bd80      	pop	{r7, pc}

08006b32 <lsm6dsr_acceleration_raw_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_acceleration_raw_get(stmdev_ctx_t *ctx, int16_t *val)
{
 8006b32:	b580      	push	{r7, lr}
 8006b34:	b086      	sub	sp, #24
 8006b36:	af00      	add	r7, sp, #0
 8006b38:	6078      	str	r0, [r7, #4]
 8006b3a:	6039      	str	r1, [r7, #0]
  uint8_t buff[6];
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_OUTX_L_A, buff, 6);
 8006b3c:	f107 020c 	add.w	r2, r7, #12
 8006b40:	2306      	movs	r3, #6
 8006b42:	2128      	movs	r1, #40	; 0x28
 8006b44:	6878      	ldr	r0, [r7, #4]
 8006b46:	f7ff fc54 	bl	80063f2 <lsm6dsr_read_reg>
 8006b4a:	6178      	str	r0, [r7, #20]
  val[0] = (int16_t)buff[1];
 8006b4c:	7b7b      	ldrb	r3, [r7, #13]
 8006b4e:	b21a      	sxth	r2, r3
 8006b50:	683b      	ldr	r3, [r7, #0]
 8006b52:	801a      	strh	r2, [r3, #0]
  val[0] = (val[0] * 256) + (int16_t)buff[0];
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b5a:	b29b      	uxth	r3, r3
 8006b5c:	021b      	lsls	r3, r3, #8
 8006b5e:	b29a      	uxth	r2, r3
 8006b60:	7b3b      	ldrb	r3, [r7, #12]
 8006b62:	b29b      	uxth	r3, r3
 8006b64:	4413      	add	r3, r2
 8006b66:	b29b      	uxth	r3, r3
 8006b68:	b21a      	sxth	r2, r3
 8006b6a:	683b      	ldr	r3, [r7, #0]
 8006b6c:	801a      	strh	r2, [r3, #0]
  val[1] = (int16_t)buff[3];
 8006b6e:	7bfa      	ldrb	r2, [r7, #15]
 8006b70:	683b      	ldr	r3, [r7, #0]
 8006b72:	3302      	adds	r3, #2
 8006b74:	b212      	sxth	r2, r2
 8006b76:	801a      	strh	r2, [r3, #0]
  val[1] = (val[1] * 256) + (int16_t)buff[2];
 8006b78:	683b      	ldr	r3, [r7, #0]
 8006b7a:	3302      	adds	r3, #2
 8006b7c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006b80:	b29b      	uxth	r3, r3
 8006b82:	021b      	lsls	r3, r3, #8
 8006b84:	b29a      	uxth	r2, r3
 8006b86:	7bbb      	ldrb	r3, [r7, #14]
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	4413      	add	r3, r2
 8006b8c:	b29a      	uxth	r2, r3
 8006b8e:	683b      	ldr	r3, [r7, #0]
 8006b90:	3302      	adds	r3, #2
 8006b92:	b212      	sxth	r2, r2
 8006b94:	801a      	strh	r2, [r3, #0]
  val[2] = (int16_t)buff[5];
 8006b96:	7c7a      	ldrb	r2, [r7, #17]
 8006b98:	683b      	ldr	r3, [r7, #0]
 8006b9a:	3304      	adds	r3, #4
 8006b9c:	b212      	sxth	r2, r2
 8006b9e:	801a      	strh	r2, [r3, #0]
  val[2] = (val[2] * 256) + (int16_t)buff[4];
 8006ba0:	683b      	ldr	r3, [r7, #0]
 8006ba2:	3304      	adds	r3, #4
 8006ba4:	f9b3 3000 	ldrsh.w	r3, [r3]
 8006ba8:	b29b      	uxth	r3, r3
 8006baa:	021b      	lsls	r3, r3, #8
 8006bac:	b29a      	uxth	r2, r3
 8006bae:	7c3b      	ldrb	r3, [r7, #16]
 8006bb0:	b29b      	uxth	r3, r3
 8006bb2:	4413      	add	r3, r2
 8006bb4:	b29a      	uxth	r2, r3
 8006bb6:	683b      	ldr	r3, [r7, #0]
 8006bb8:	3304      	adds	r3, #4
 8006bba:	b212      	sxth	r2, r2
 8006bbc:	801a      	strh	r2, [r3, #0]

  return ret;
 8006bbe:	697b      	ldr	r3, [r7, #20]
}
 8006bc0:	4618      	mov	r0, r3
 8006bc2:	3718      	adds	r7, #24
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}

08006bc8 <lsm6dsr_mem_bank_set>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_mem_bank_set(stmdev_ctx_t *ctx,
                             lsm6dsr_reg_access_t val)
{
 8006bc8:	b580      	push	{r7, lr}
 8006bca:	b084      	sub	sp, #16
 8006bcc:	af00      	add	r7, sp, #0
 8006bce:	6078      	str	r0, [r7, #4]
 8006bd0:	460b      	mov	r3, r1
 8006bd2:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_func_cfg_access_t func_cfg_access;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8006bd4:	f107 0208 	add.w	r2, r7, #8
 8006bd8:	2301      	movs	r3, #1
 8006bda:	2101      	movs	r1, #1
 8006bdc:	6878      	ldr	r0, [r7, #4]
 8006bde:	f7ff fc08 	bl	80063f2 <lsm6dsr_read_reg>
 8006be2:	60f8      	str	r0, [r7, #12]
                         (uint8_t *)&func_cfg_access, 1);

  if (ret == 0)
 8006be4:	68fb      	ldr	r3, [r7, #12]
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d10f      	bne.n	8006c0a <lsm6dsr_mem_bank_set+0x42>
  {
    func_cfg_access.reg_access = (uint8_t)val;
 8006bea:	78fb      	ldrb	r3, [r7, #3]
 8006bec:	f003 0303 	and.w	r3, r3, #3
 8006bf0:	b2da      	uxtb	r2, r3
 8006bf2:	7a3b      	ldrb	r3, [r7, #8]
 8006bf4:	f362 1387 	bfi	r3, r2, #6, #2
 8006bf8:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_FUNC_CFG_ACCESS,
 8006bfa:	f107 0208 	add.w	r2, r7, #8
 8006bfe:	2301      	movs	r3, #1
 8006c00:	2101      	movs	r1, #1
 8006c02:	6878      	ldr	r0, [r7, #4]
 8006c04:	f7ff fc0d 	bl	8006422 <lsm6dsr_write_reg>
 8006c08:	60f8      	str	r0, [r7, #12]
                            (uint8_t *)&func_cfg_access, 1);
  }

  return ret;
 8006c0a:	68fb      	ldr	r3, [r7, #12]
}
 8006c0c:	4618      	mov	r0, r3
 8006c0e:	3710      	adds	r7, #16
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <lsm6dsr_device_id_get>:
  * @param  buff   Buffer that stores data read
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_device_id_get(stmdev_ctx_t *ctx, uint8_t *buff)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b084      	sub	sp, #16
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	6078      	str	r0, [r7, #4]
 8006c1c:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_WHO_AM_I, buff, 1);
 8006c1e:	2301      	movs	r3, #1
 8006c20:	683a      	ldr	r2, [r7, #0]
 8006c22:	210f      	movs	r1, #15
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff fbe4 	bl	80063f2 <lsm6dsr_read_reg>
 8006c2a:	60f8      	str	r0, [r7, #12]

  return ret;
 8006c2c:	68fb      	ldr	r3, [r7, #12]
}
 8006c2e:	4618      	mov	r0, r3
 8006c30:	3710      	adds	r7, #16
 8006c32:	46bd      	mov	sp, r7
 8006c34:	bd80      	pop	{r7, pc}

08006c36 <lsm6dsr_reset_set>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_set(stmdev_ctx_t *ctx, uint8_t val)
{
 8006c36:	b580      	push	{r7, lr}
 8006c38:	b084      	sub	sp, #16
 8006c3a:	af00      	add	r7, sp, #0
 8006c3c:	6078      	str	r0, [r7, #4]
 8006c3e:	460b      	mov	r3, r1
 8006c40:	70fb      	strb	r3, [r7, #3]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006c42:	f107 0208 	add.w	r2, r7, #8
 8006c46:	2301      	movs	r3, #1
 8006c48:	2112      	movs	r1, #18
 8006c4a:	6878      	ldr	r0, [r7, #4]
 8006c4c:	f7ff fbd1 	bl	80063f2 <lsm6dsr_read_reg>
 8006c50:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006c52:	68fb      	ldr	r3, [r7, #12]
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d10f      	bne.n	8006c78 <lsm6dsr_reset_set+0x42>
  {
    ctrl3_c.sw_reset = (uint8_t)val;
 8006c58:	78fb      	ldrb	r3, [r7, #3]
 8006c5a:	f003 0301 	and.w	r3, r3, #1
 8006c5e:	b2da      	uxtb	r2, r3
 8006c60:	7a3b      	ldrb	r3, [r7, #8]
 8006c62:	f362 0300 	bfi	r3, r2, #0, #1
 8006c66:	723b      	strb	r3, [r7, #8]
    ret = lsm6dsr_write_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006c68:	f107 0208 	add.w	r2, r7, #8
 8006c6c:	2301      	movs	r3, #1
 8006c6e:	2112      	movs	r1, #18
 8006c70:	6878      	ldr	r0, [r7, #4]
 8006c72:	f7ff fbd6 	bl	8006422 <lsm6dsr_write_reg>
 8006c76:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006c78:	68fb      	ldr	r3, [r7, #12]
}
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	3710      	adds	r7, #16
 8006c7e:	46bd      	mov	sp, r7
 8006c80:	bd80      	pop	{r7, pc}

08006c82 <lsm6dsr_reset_get>:
  * @param  val    Change the values of sw_reset in reg CTRL3_C
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_reset_get(stmdev_ctx_t *ctx, uint8_t *val)
{
 8006c82:	b580      	push	{r7, lr}
 8006c84:	b084      	sub	sp, #16
 8006c86:	af00      	add	r7, sp, #0
 8006c88:	6078      	str	r0, [r7, #4]
 8006c8a:	6039      	str	r1, [r7, #0]
  lsm6dsr_ctrl3_c_t ctrl3_c;
  int32_t ret;

  ret = lsm6dsr_read_reg(ctx, LSM6DSR_CTRL3_C, (uint8_t *)&ctrl3_c, 1);
 8006c8c:	f107 0208 	add.w	r2, r7, #8
 8006c90:	2301      	movs	r3, #1
 8006c92:	2112      	movs	r1, #18
 8006c94:	6878      	ldr	r0, [r7, #4]
 8006c96:	f7ff fbac 	bl	80063f2 <lsm6dsr_read_reg>
 8006c9a:	60f8      	str	r0, [r7, #12]
  *val = ctrl3_c.sw_reset;
 8006c9c:	7a3b      	ldrb	r3, [r7, #8]
 8006c9e:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8006ca2:	b2db      	uxtb	r3, r3
 8006ca4:	461a      	mov	r2, r3
 8006ca6:	683b      	ldr	r3, [r7, #0]
 8006ca8:	701a      	strb	r2, [r3, #0]

  return ret;
 8006caa:	68fb      	ldr	r3, [r7, #12]
}
 8006cac:	4618      	mov	r0, r3
 8006cae:	3710      	adds	r7, #16
 8006cb0:	46bd      	mov	sp, r7
 8006cb2:	bd80      	pop	{r7, pc}

08006cb4 <lsm6dsr_fsm_enable_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_enable_get(stmdev_ctx_t *ctx,
                               lsm6dsr_emb_fsm_enable_t *val)
{
 8006cb4:	b580      	push	{r7, lr}
 8006cb6:	b084      	sub	sp, #16
 8006cb8:	af00      	add	r7, sp, #0
 8006cba:	6078      	str	r0, [r7, #4]
 8006cbc:	6039      	str	r1, [r7, #0]
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8006cbe:	2102      	movs	r1, #2
 8006cc0:	6878      	ldr	r0, [r7, #4]
 8006cc2:	f7ff ff81 	bl	8006bc8 <lsm6dsr_mem_bank_set>
 8006cc6:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d106      	bne.n	8006cdc <lsm6dsr_fsm_enable_get+0x28>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
                           (uint8_t *)&val->fsm_enable_a, 1);
 8006cce:	683a      	ldr	r2, [r7, #0]
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_A,
 8006cd0:	2301      	movs	r3, #1
 8006cd2:	2146      	movs	r1, #70	; 0x46
 8006cd4:	6878      	ldr	r0, [r7, #4]
 8006cd6:	f7ff fb8c 	bl	80063f2 <lsm6dsr_read_reg>
 8006cda:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d107      	bne.n	8006cf2 <lsm6dsr_fsm_enable_get+0x3e>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
                           (uint8_t *)&val->fsm_enable_b, 1);
 8006ce2:	683b      	ldr	r3, [r7, #0]
 8006ce4:	1c5a      	adds	r2, r3, #1
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_FSM_ENABLE_B,
 8006ce6:	2301      	movs	r3, #1
 8006ce8:	2147      	movs	r1, #71	; 0x47
 8006cea:	6878      	ldr	r0, [r7, #4]
 8006cec:	f7ff fb81 	bl	80063f2 <lsm6dsr_read_reg>
 8006cf0:	60f8      	str	r0, [r7, #12]
  }

  if (ret == 0)
 8006cf2:	68fb      	ldr	r3, [r7, #12]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	d104      	bne.n	8006d02 <lsm6dsr_fsm_enable_get+0x4e>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8006cf8:	2100      	movs	r1, #0
 8006cfa:	6878      	ldr	r0, [r7, #4]
 8006cfc:	f7ff ff64 	bl	8006bc8 <lsm6dsr_mem_bank_set>
 8006d00:	60f8      	str	r0, [r7, #12]
  }

  return ret;
 8006d02:	68fb      	ldr	r3, [r7, #12]
}
 8006d04:	4618      	mov	r0, r3
 8006d06:	3710      	adds	r7, #16
 8006d08:	46bd      	mov	sp, r7
 8006d0a:	bd80      	pop	{r7, pc}

08006d0c <lsm6dsr_fsm_data_rate_get>:
  * @retval        Interface status (MANDATORY: return 0 -> no Error).
  *
  */
int32_t lsm6dsr_fsm_data_rate_get(stmdev_ctx_t *ctx,
                                  lsm6dsr_fsm_odr_t *val)
{
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b084      	sub	sp, #16
 8006d10:	af00      	add	r7, sp, #0
 8006d12:	6078      	str	r0, [r7, #4]
 8006d14:	6039      	str	r1, [r7, #0]
  lsm6dsr_emb_func_odr_cfg_b_t emb_func_odr_cfg_b;
  int32_t ret;

  ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_EMBEDDED_FUNC_BANK);
 8006d16:	2102      	movs	r1, #2
 8006d18:	6878      	ldr	r0, [r7, #4]
 8006d1a:	f7ff ff55 	bl	8006bc8 <lsm6dsr_mem_bank_set>
 8006d1e:	60f8      	str	r0, [r7, #12]

  if (ret == 0)
 8006d20:	68fb      	ldr	r3, [r7, #12]
 8006d22:	2b00      	cmp	r3, #0
 8006d24:	d107      	bne.n	8006d36 <lsm6dsr_fsm_data_rate_get+0x2a>
  {
    ret = lsm6dsr_read_reg(ctx, LSM6DSR_EMB_FUNC_ODR_CFG_B,
 8006d26:	f107 0208 	add.w	r2, r7, #8
 8006d2a:	2301      	movs	r3, #1
 8006d2c:	215f      	movs	r1, #95	; 0x5f
 8006d2e:	6878      	ldr	r0, [r7, #4]
 8006d30:	f7ff fb5f 	bl	80063f2 <lsm6dsr_read_reg>
 8006d34:	60f8      	str	r0, [r7, #12]
                           (uint8_t *)&emb_func_odr_cfg_b, 1);
  }

  if (ret == 0)
 8006d36:	68fb      	ldr	r3, [r7, #12]
 8006d38:	2b00      	cmp	r3, #0
 8006d3a:	d104      	bne.n	8006d46 <lsm6dsr_fsm_data_rate_get+0x3a>
  {
    ret = lsm6dsr_mem_bank_set(ctx, LSM6DSR_USER_BANK);
 8006d3c:	2100      	movs	r1, #0
 8006d3e:	6878      	ldr	r0, [r7, #4]
 8006d40:	f7ff ff42 	bl	8006bc8 <lsm6dsr_mem_bank_set>
 8006d44:	60f8      	str	r0, [r7, #12]
  }

  switch (emb_func_odr_cfg_b.fsm_odr)
 8006d46:	7a3b      	ldrb	r3, [r7, #8]
 8006d48:	f3c3 03c1 	ubfx	r3, r3, #3, #2
 8006d4c:	b2db      	uxtb	r3, r3
 8006d4e:	2b03      	cmp	r3, #3
 8006d50:	d81a      	bhi.n	8006d88 <lsm6dsr_fsm_data_rate_get+0x7c>
 8006d52:	a201      	add	r2, pc, #4	; (adr r2, 8006d58 <lsm6dsr_fsm_data_rate_get+0x4c>)
 8006d54:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006d58:	08006d69 	.word	0x08006d69
 8006d5c:	08006d71 	.word	0x08006d71
 8006d60:	08006d79 	.word	0x08006d79
 8006d64:	08006d81 	.word	0x08006d81
  {
    case LSM6DSR_ODR_FSM_12Hz5:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8006d68:	683b      	ldr	r3, [r7, #0]
 8006d6a:	2200      	movs	r2, #0
 8006d6c:	701a      	strb	r2, [r3, #0]
      break;
 8006d6e:	e00f      	b.n	8006d90 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_26Hz:
      *val = LSM6DSR_ODR_FSM_26Hz;
 8006d70:	683b      	ldr	r3, [r7, #0]
 8006d72:	2201      	movs	r2, #1
 8006d74:	701a      	strb	r2, [r3, #0]
      break;
 8006d76:	e00b      	b.n	8006d90 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_52Hz:
      *val = LSM6DSR_ODR_FSM_52Hz;
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	2202      	movs	r2, #2
 8006d7c:	701a      	strb	r2, [r3, #0]
      break;
 8006d7e:	e007      	b.n	8006d90 <lsm6dsr_fsm_data_rate_get+0x84>

    case LSM6DSR_ODR_FSM_104Hz:
      *val = LSM6DSR_ODR_FSM_104Hz;
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	2203      	movs	r2, #3
 8006d84:	701a      	strb	r2, [r3, #0]
      break;
 8006d86:	e003      	b.n	8006d90 <lsm6dsr_fsm_data_rate_get+0x84>

    default:
      *val = LSM6DSR_ODR_FSM_12Hz5;
 8006d88:	683b      	ldr	r3, [r7, #0]
 8006d8a:	2200      	movs	r2, #0
 8006d8c:	701a      	strb	r2, [r3, #0]
      break;
 8006d8e:	bf00      	nop
  }

  return ret;
 8006d90:	68fb      	ldr	r3, [r7, #12]
}
 8006d92:	4618      	mov	r0, r3
 8006d94:	3710      	adds	r7, #16
 8006d96:	46bd      	mov	sp, r7
 8006d98:	bd80      	pop	{r7, pc}
 8006d9a:	bf00      	nop

08006d9c <HAL_RTC_AlarmAEventCallback>:
								0x30, 0x31, 0x32, 0x33, 0x34, 0x35, 0x36, 0x37, 0x38, 0x39,
								0x40, 0x41, 0x42, 0x43, 0x44, 0x45, 0x46, 0x47, 0x48, 0x49,
								0x50, 0x51, 0x52, 0x53, 0x54, 0x55, 0x56, 0x57, 0x58, 0x59};

/*You cannot put these in the user callbacks section and I don't know why (can put in user begin 4)*/
void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc){
 8006d9c:	b580      	push	{r7, lr}
 8006d9e:	b082      	sub	sp, #8
 8006da0:	af00      	add	r7, sp, #0
 8006da2:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),(uint8_t*)"AlarmA\r\n", 8, HAL_MAX_DELAY);
 8006da4:	f04f 33ff 	mov.w	r3, #4294967295
 8006da8:	2208      	movs	r2, #8
 8006daa:	4905      	ldr	r1, [pc, #20]	; (8006dc0 <HAL_RTC_AlarmAEventCallback+0x24>)
 8006dac:	4805      	ldr	r0, [pc, #20]	; (8006dc4 <HAL_RTC_AlarmAEventCallback+0x28>)
 8006dae:	f006 f856 	bl	800ce5e <HAL_UART_Transmit>
	flagA = 1;
 8006db2:	4b05      	ldr	r3, [pc, #20]	; (8006dc8 <HAL_RTC_AlarmAEventCallback+0x2c>)
 8006db4:	2201      	movs	r2, #1
 8006db6:	701a      	strb	r2, [r3, #0]
}
 8006db8:	bf00      	nop
 8006dba:	3708      	adds	r7, #8
 8006dbc:	46bd      	mov	sp, r7
 8006dbe:	bd80      	pop	{r7, pc}
 8006dc0:	0801c5b8 	.word	0x0801c5b8
 8006dc4:	20006244 	.word	0x20006244
 8006dc8:	20000548 	.word	0x20000548

08006dcc <MRT_SetupRTOS>:
}




void MRT_SetupRTOS(RTC_HandleTypeDef* hrtc, UART_HandleTypeDef uart,uint8_t sleepT){
 8006dcc:	b084      	sub	sp, #16
 8006dce:	b580      	push	{r7, lr}
 8006dd0:	b082      	sub	sp, #8
 8006dd2:	af00      	add	r7, sp, #0
 8006dd4:	6078      	str	r0, [r7, #4]
 8006dd6:	f107 0014 	add.w	r0, r7, #20
 8006dda:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	rtc = hrtc;
 8006dde:	4a0f      	ldr	r2, [pc, #60]	; (8006e1c <MRT_SetupRTOS+0x50>)
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	6013      	str	r3, [r2, #0]
	rtos.huart = uart;
 8006de4:	4b0e      	ldr	r3, [pc, #56]	; (8006e20 <MRT_SetupRTOS+0x54>)
 8006de6:	4618      	mov	r0, r3
 8006de8:	f107 0314 	add.w	r3, r7, #20
 8006dec:	2244      	movs	r2, #68	; 0x44
 8006dee:	4619      	mov	r1, r3
 8006df0:	f00e fda4 	bl	801593c <memcpy>
	rtos.sleepTime = sleepT;
 8006df4:	4a0a      	ldr	r2, [pc, #40]	; (8006e20 <MRT_SetupRTOS+0x54>)
 8006df6:	f897 3058 	ldrb.w	r3, [r7, #88]	; 0x58
 8006dfa:	f882 3044 	strb.w	r3, [r2, #68]	; 0x44
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTOS\r\n", 17, HAL_MAX_DELAY);
 8006dfe:	f04f 33ff 	mov.w	r3, #4294967295
 8006e02:	2211      	movs	r2, #17
 8006e04:	4907      	ldr	r1, [pc, #28]	; (8006e24 <MRT_SetupRTOS+0x58>)
 8006e06:	4806      	ldr	r0, [pc, #24]	; (8006e20 <MRT_SetupRTOS+0x54>)
 8006e08:	f006 f829 	bl	800ce5e <HAL_UART_Transmit>
}
 8006e0c:	bf00      	nop
 8006e0e:	3708      	adds	r7, #8
 8006e10:	46bd      	mov	sp, r7
 8006e12:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006e16:	b004      	add	sp, #16
 8006e18:	4770      	bx	lr
 8006e1a:	bf00      	nop
 8006e1c:	2000628c 	.word	0x2000628c
 8006e20:	20006244 	.word	0x20006244
 8006e24:	0801c5d0 	.word	0x0801c5d0

08006e28 <MRT_WUProcedure>:



void MRT_WUProcedure(void){
 8006e28:	b580      	push	{r7, lr}
 8006e2a:	b082      	sub	sp, #8
 8006e2c:	af00      	add	r7, sp, #0

	//If WU flag set, wake up procedure
	if (__HAL_PWR_GET_FLAG(PWR_FLAG_SB) != RESET)
 8006e2e:	4b15      	ldr	r3, [pc, #84]	; (8006e84 <MRT_WUProcedure+0x5c>)
 8006e30:	685b      	ldr	r3, [r3, #4]
 8006e32:	f003 0302 	and.w	r3, r3, #2
 8006e36:	2b02      	cmp	r3, #2
 8006e38:	d11e      	bne.n	8006e78 <MRT_WUProcedure+0x50>
	{

		wu_flag = 1;
 8006e3a:	4b13      	ldr	r3, [pc, #76]	; (8006e88 <MRT_WUProcedure+0x60>)
 8006e3c:	2201      	movs	r2, #1
 8006e3e:	701a      	strb	r2, [r3, #0]

		__HAL_PWR_CLEAR_FLAG(PWR_FLAG_SB);  // clear the flag
 8006e40:	4b10      	ldr	r3, [pc, #64]	; (8006e84 <MRT_WUProcedure+0x5c>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a0f      	ldr	r2, [pc, #60]	; (8006e84 <MRT_WUProcedure+0x5c>)
 8006e46:	f043 0308 	orr.w	r3, r3, #8
 8006e4a:	6013      	str	r3, [r2, #0]

		/** display  the string **/
		char *str = "Wakeup from the STANDBY MODE\r\n";
 8006e4c:	4b0f      	ldr	r3, [pc, #60]	; (8006e8c <MRT_WUProcedure+0x64>)
 8006e4e:	607b      	str	r3, [r7, #4]
		HAL_UART_Transmit(&(rtos.huart), (uint8_t *)str, strlen (str), HAL_MAX_DELAY);
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	f7f9 f9d7 	bl	8000204 <strlen>
 8006e56:	4603      	mov	r3, r0
 8006e58:	b29a      	uxth	r2, r3
 8006e5a:	f04f 33ff 	mov.w	r3, #4294967295
 8006e5e:	6879      	ldr	r1, [r7, #4]
 8006e60:	480b      	ldr	r0, [pc, #44]	; (8006e90 <MRT_WUProcedure+0x68>)
 8006e62:	f005 fffc 	bl	800ce5e <HAL_UART_Transmit>

		/** Disable the WWAKEUP PIN **/
		HAL_PWR_DisableWakeUpPin(PWR_WAKEUP_PIN1);  // disable PA0
 8006e66:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006e6a:	f002 fca7 	bl	80097bc <HAL_PWR_DisableWakeUpPin>

		/** Deactivate the RTC wakeup  **/
		HAL_RTCEx_DeactivateWakeUpTimer(rtc);
 8006e6e:	4b09      	ldr	r3, [pc, #36]	; (8006e94 <MRT_WUProcedure+0x6c>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4618      	mov	r0, r3
 8006e74:	f004 f8f0 	bl	800b058 <HAL_RTCEx_DeactivateWakeUpTimer>
	}

	MRT_ClearFlags();
 8006e78:	f000 f80e 	bl	8006e98 <MRT_ClearFlags>
}
 8006e7c:	bf00      	nop
 8006e7e:	3708      	adds	r7, #8
 8006e80:	46bd      	mov	sp, r7
 8006e82:	bd80      	pop	{r7, pc}
 8006e84:	40007000 	.word	0x40007000
 8006e88:	20000549 	.word	0x20000549
 8006e8c:	0801c5e4 	.word	0x0801c5e4
 8006e90:	20006244 	.word	0x20006244
 8006e94:	2000628c 	.word	0x2000628c

08006e98 <MRT_ClearFlags>:


void MRT_ClearFlags(void){
 8006e98:	b580      	push	{r7, lr}
 8006e9a:	af00      	add	r7, sp, #0
	//Must be after alarm A was activated and before going to sleep

	HAL_UART_Transmit(&(rtos.huart),"Clearing the flags\r\n", 20, HAL_MAX_DELAY);
 8006e9c:	f04f 33ff 	mov.w	r3, #4294967295
 8006ea0:	2214      	movs	r2, #20
 8006ea2:	4939      	ldr	r1, [pc, #228]	; (8006f88 <MRT_ClearFlags+0xf0>)
 8006ea4:	4839      	ldr	r0, [pc, #228]	; (8006f8c <MRT_ClearFlags+0xf4>)
 8006ea6:	f005 ffda 	bl	800ce5e <HAL_UART_Transmit>
	  	//Clear alarmA flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8006eaa:	4b39      	ldr	r3, [pc, #228]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006eac:	681b      	ldr	r3, [r3, #0]
 8006eae:	681b      	ldr	r3, [r3, #0]
 8006eb0:	22ca      	movs	r2, #202	; 0xca
 8006eb2:	625a      	str	r2, [r3, #36]	; 0x24
 8006eb4:	4b36      	ldr	r3, [pc, #216]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006eb6:	681b      	ldr	r3, [r3, #0]
 8006eb8:	681b      	ldr	r3, [r3, #0]
 8006eba:	2253      	movs	r2, #83	; 0x53
 8006ebc:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8006ebe:	e011      	b.n	8006ee4 <MRT_ClearFlags+0x4c>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm A flag\r\n", 23, HAL_MAX_DELAY);
 8006ec0:	f04f 33ff 	mov.w	r3, #4294967295
 8006ec4:	2217      	movs	r2, #23
 8006ec6:	4933      	ldr	r1, [pc, #204]	; (8006f94 <MRT_ClearFlags+0xfc>)
 8006ec8:	4830      	ldr	r0, [pc, #192]	; (8006f8c <MRT_ClearFlags+0xf4>)
 8006eca:	f005 ffc8 	bl	800ce5e <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRAF);
 8006ece:	4b30      	ldr	r3, [pc, #192]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	68db      	ldr	r3, [r3, #12]
 8006ed6:	b2da      	uxtb	r2, r3
 8006ed8:	4b2d      	ldr	r3, [pc, #180]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006eda:	681b      	ldr	r3, [r3, #0]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	f462 72c0 	orn	r2, r2, #384	; 0x180
 8006ee2:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRAF) != RESET){
 8006ee4:	4b2a      	ldr	r3, [pc, #168]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006ee6:	681b      	ldr	r3, [r3, #0]
 8006ee8:	681b      	ldr	r3, [r3, #0]
 8006eea:	68db      	ldr	r3, [r3, #12]
 8006eec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d1e5      	bne.n	8006ec0 <MRT_ClearFlags+0x28>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 8006ef4:	4b26      	ldr	r3, [pc, #152]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
 8006ef8:	681b      	ldr	r3, [r3, #0]
 8006efa:	22ff      	movs	r2, #255	; 0xff
 8006efc:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006efe:	4b26      	ldr	r3, [pc, #152]	; (8006f98 <MRT_ClearFlags+0x100>)
 8006f00:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f04:	615a      	str	r2, [r3, #20]


  	//Clear alarmB flag
	__HAL_RTC_WRITEPROTECTION_DISABLE(rtc);
 8006f06:	4b22      	ldr	r3, [pc, #136]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	681b      	ldr	r3, [r3, #0]
 8006f0c:	22ca      	movs	r2, #202	; 0xca
 8006f0e:	625a      	str	r2, [r3, #36]	; 0x24
 8006f10:	4b1f      	ldr	r3, [pc, #124]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f12:	681b      	ldr	r3, [r3, #0]
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	2253      	movs	r2, #83	; 0x53
 8006f18:	625a      	str	r2, [r3, #36]	; 0x24
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 8006f1a:	e011      	b.n	8006f40 <MRT_ClearFlags+0xa8>
		HAL_UART_Transmit(&(rtos.huart),"Clearing alarm B flag\r\n", 23, HAL_MAX_DELAY);
 8006f1c:	f04f 33ff 	mov.w	r3, #4294967295
 8006f20:	2217      	movs	r2, #23
 8006f22:	491e      	ldr	r1, [pc, #120]	; (8006f9c <MRT_ClearFlags+0x104>)
 8006f24:	4819      	ldr	r0, [pc, #100]	; (8006f8c <MRT_ClearFlags+0xf4>)
 8006f26:	f005 ff9a 	bl	800ce5e <HAL_UART_Transmit>
		__HAL_RTC_ALARM_CLEAR_FLAG(rtc, RTC_FLAG_ALRBF);
 8006f2a:	4b19      	ldr	r3, [pc, #100]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f2c:	681b      	ldr	r3, [r3, #0]
 8006f2e:	681b      	ldr	r3, [r3, #0]
 8006f30:	68db      	ldr	r3, [r3, #12]
 8006f32:	b2da      	uxtb	r2, r3
 8006f34:	4b16      	ldr	r3, [pc, #88]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f36:	681b      	ldr	r3, [r3, #0]
 8006f38:	681b      	ldr	r3, [r3, #0]
 8006f3a:	f462 7220 	orn	r2, r2, #640	; 0x280
 8006f3e:	60da      	str	r2, [r3, #12]
	while (__HAL_RTC_ALARM_GET_FLAG(rtc, RTC_FLAG_ALRBF) != RESET){
 8006f40:	4b13      	ldr	r3, [pc, #76]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f42:	681b      	ldr	r3, [r3, #0]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	68db      	ldr	r3, [r3, #12]
 8006f48:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006f4c:	2b00      	cmp	r3, #0
 8006f4e:	d1e5      	bne.n	8006f1c <MRT_ClearFlags+0x84>
	}
	__HAL_RTC_WRITEPROTECTION_ENABLE(rtc);
 8006f50:	4b0f      	ldr	r3, [pc, #60]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f52:	681b      	ldr	r3, [r3, #0]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	22ff      	movs	r2, #255	; 0xff
 8006f58:	625a      	str	r2, [r3, #36]	; 0x24
	__HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 8006f5a:	4b0f      	ldr	r3, [pc, #60]	; (8006f98 <MRT_ClearFlags+0x100>)
 8006f5c:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 8006f60:	615a      	str	r2, [r3, #20]


	/* Clear the WU FLAG */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing WU flag\r\n", 18, HAL_MAX_DELAY);
	__HAL_PWR_CLEAR_FLAG(PWR_FLAG_WU);
 8006f62:	4b0f      	ldr	r3, [pc, #60]	; (8006fa0 <MRT_ClearFlags+0x108>)
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	4a0e      	ldr	r2, [pc, #56]	; (8006fa0 <MRT_ClearFlags+0x108>)
 8006f68:	f043 0304 	orr.w	r3, r3, #4
 8006f6c:	6013      	str	r3, [r2, #0]

	/* clear the RTC Wake UP (WU) flag */
	//HAL_UART_Transmit(&(rtos.huart),"Clearing RTC WU flag\r\n", 22, HAL_MAX_DELAY);
	__HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(rtc, RTC_FLAG_WUTF);
 8006f6e:	4b08      	ldr	r3, [pc, #32]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	681b      	ldr	r3, [r3, #0]
 8006f74:	68db      	ldr	r3, [r3, #12]
 8006f76:	b2da      	uxtb	r2, r3
 8006f78:	4b05      	ldr	r3, [pc, #20]	; (8006f90 <MRT_ClearFlags+0xf8>)
 8006f7a:	681b      	ldr	r3, [r3, #0]
 8006f7c:	681b      	ldr	r3, [r3, #0]
 8006f7e:	f462 6290 	orn	r2, r2, #1152	; 0x480
 8006f82:	60da      	str	r2, [r3, #12]
}
 8006f84:	bf00      	nop
 8006f86:	bd80      	pop	{r7, pc}
 8006f88:	0801c604 	.word	0x0801c604
 8006f8c:	20006244 	.word	0x20006244
 8006f90:	2000628c 	.word	0x2000628c
 8006f94:	0801c61c 	.word	0x0801c61c
 8006f98:	40013c00 	.word	0x40013c00
 8006f9c:	0801c634 	.word	0x0801c634
 8006fa0:	40007000 	.word	0x40007000

08006fa4 <MRT_StandByMode>:

/*
 * This function is called to enter standby mode
 * @param seconds: time before it wakes up (max of 36 hours)
 */
void MRT_StandByMode( uint32_t seconds){
 8006fa4:	b580      	push	{r7, lr}
 8006fa6:	b0a4      	sub	sp, #144	; 0x90
 8006fa8:	af00      	add	r7, sp, #0
 8006faa:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&(rtos.huart),"\r\nStandByMode\r\n", 15, HAL_MAX_DELAY);
 8006fac:	f04f 33ff 	mov.w	r3, #4294967295
 8006fb0:	220f      	movs	r2, #15
 8006fb2:	491c      	ldr	r1, [pc, #112]	; (8007024 <MRT_StandByMode+0x80>)
 8006fb4:	481c      	ldr	r0, [pc, #112]	; (8007028 <MRT_StandByMode+0x84>)
 8006fb6:	f005 ff52 	bl	800ce5e <HAL_UART_Transmit>

	/* Enable the WAKEUP PIN
	 * (Needs to be placed BEFORE clearing up the flags or else it wakes up as soon as we enter standby mode)*/
	HAL_PWR_EnableWakeUpPin(PWR_WAKEUP_PIN1);
 8006fba:	f44f 7080 	mov.w	r0, #256	; 0x100
 8006fbe:	f002 fbeb 	bl	8009798 <HAL_PWR_EnableWakeUpPin>

	/*Clear the flags so it doesn't wake up as soon as it goes to sleep*/
	MRT_ClearFlags();
 8006fc2:	f7ff ff69 	bl	8006e98 <MRT_ClearFlags>

	//Setup RTC wake up timer
	HAL_UART_Transmit(&(rtos.huart),"Setting up RTCW\r\n", 17, HAL_MAX_DELAY);
 8006fc6:	f04f 33ff 	mov.w	r3, #4294967295
 8006fca:	2211      	movs	r2, #17
 8006fcc:	4917      	ldr	r1, [pc, #92]	; (800702c <MRT_StandByMode+0x88>)
 8006fce:	4816      	ldr	r0, [pc, #88]	; (8007028 <MRT_StandByMode+0x84>)
 8006fd0:	f005 ff45 	bl	800ce5e <HAL_UART_Transmit>
	  Error_Handler();
	}
	*/

	char* msg[30+sizeof(uint32_t)];
	sprintf(msg,"Going to sleep for %i seconds\r\n",seconds);
 8006fd4:	f107 0308 	add.w	r3, r7, #8
 8006fd8:	687a      	ldr	r2, [r7, #4]
 8006fda:	4915      	ldr	r1, [pc, #84]	; (8007030 <MRT_StandByMode+0x8c>)
 8006fdc:	4618      	mov	r0, r3
 8006fde:	f00f fd53 	bl	8016a88 <siprintf>
	HAL_UART_Transmit(&(rtos.huart), msg,strlen(msg),HAL_MAX_DELAY);
 8006fe2:	f107 0308 	add.w	r3, r7, #8
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7f9 f90c 	bl	8000204 <strlen>
 8006fec:	4603      	mov	r3, r0
 8006fee:	b29a      	uxth	r2, r3
 8006ff0:	f107 0108 	add.w	r1, r7, #8
 8006ff4:	f04f 33ff 	mov.w	r3, #4294967295
 8006ff8:	480b      	ldr	r0, [pc, #44]	; (8007028 <MRT_StandByMode+0x84>)
 8006ffa:	f005 ff30 	bl	800ce5e <HAL_UART_Transmit>

	if (HAL_RTCEx_SetWakeUpTimer_IT(rtc,seconds, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8006ffe:	4b0d      	ldr	r3, [pc, #52]	; (8007034 <MRT_StandByMode+0x90>)
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	2204      	movs	r2, #4
 8007004:	6879      	ldr	r1, [r7, #4]
 8007006:	4618      	mov	r0, r3
 8007008:	f003 ff66 	bl	800aed8 <HAL_RTCEx_SetWakeUpTimer_IT>
 800700c:	4603      	mov	r3, r0
 800700e:	2b00      	cmp	r3, #0
 8007010:	d001      	beq.n	8007016 <MRT_StandByMode+0x72>
	{
	  Error_Handler();
 8007012:	f7fb fe07 	bl	8002c24 <Error_Handler>
	}

	HAL_PWR_EnterSTANDBYMode();
 8007016:	f002 fbe5 	bl	80097e4 <HAL_PWR_EnterSTANDBYMode>
}
 800701a:	bf00      	nop
 800701c:	3790      	adds	r7, #144	; 0x90
 800701e:	46bd      	mov	sp, r7
 8007020:	bd80      	pop	{r7, pc}
 8007022:	bf00      	nop
 8007024:	0801c64c 	.word	0x0801c64c
 8007028:	20006244 	.word	0x20006244
 800702c:	0801c65c 	.word	0x0801c65c
 8007030:	0801c670 	.word	0x0801c670
 8007034:	2000628c 	.word	0x2000628c

08007038 <MRT_setAlarmA>:


void MRT_setAlarmA(uint8_t h, uint8_t m, uint8_t s){
 8007038:	b580      	push	{r7, lr}
 800703a:	b082      	sub	sp, #8
 800703c:	af00      	add	r7, sp, #0
 800703e:	4603      	mov	r3, r0
 8007040:	71fb      	strb	r3, [r7, #7]
 8007042:	460b      	mov	r3, r1
 8007044:	71bb      	strb	r3, [r7, #6]
 8007046:	4613      	mov	r3, r2
 8007048:	717b      	strb	r3, [r7, #5]
	  /** Enable the Alarm A
	  */
	  sAlarm.AlarmTime.Hours = int_to_hex_table[h];
 800704a:	79fb      	ldrb	r3, [r7, #7]
 800704c:	4a1b      	ldr	r2, [pc, #108]	; (80070bc <MRT_setAlarmA+0x84>)
 800704e:	5cd2      	ldrb	r2, [r2, r3]
 8007050:	4b1b      	ldr	r3, [pc, #108]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007052:	701a      	strb	r2, [r3, #0]
	  sAlarm.AlarmTime.Minutes = int_to_hex_table[m];
 8007054:	79bb      	ldrb	r3, [r7, #6]
 8007056:	4a19      	ldr	r2, [pc, #100]	; (80070bc <MRT_setAlarmA+0x84>)
 8007058:	5cd2      	ldrb	r2, [r2, r3]
 800705a:	4b19      	ldr	r3, [pc, #100]	; (80070c0 <MRT_setAlarmA+0x88>)
 800705c:	705a      	strb	r2, [r3, #1]
	  sAlarm.AlarmTime.Seconds = int_to_hex_table[s];
 800705e:	797b      	ldrb	r3, [r7, #5]
 8007060:	4a16      	ldr	r2, [pc, #88]	; (80070bc <MRT_setAlarmA+0x84>)
 8007062:	5cd2      	ldrb	r2, [r2, r3]
 8007064:	4b16      	ldr	r3, [pc, #88]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007066:	709a      	strb	r2, [r3, #2]
	  sAlarm.AlarmTime.SubSeconds = 0x0;
 8007068:	4b15      	ldr	r3, [pc, #84]	; (80070c0 <MRT_setAlarmA+0x88>)
 800706a:	2200      	movs	r2, #0
 800706c:	605a      	str	r2, [r3, #4]
	  sAlarm.AlarmTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800706e:	4b14      	ldr	r3, [pc, #80]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007070:	2200      	movs	r2, #0
 8007072:	60da      	str	r2, [r3, #12]
	  sAlarm.AlarmTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8007074:	4b12      	ldr	r3, [pc, #72]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007076:	2200      	movs	r2, #0
 8007078:	611a      	str	r2, [r3, #16]
	  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 800707a:	4b11      	ldr	r3, [pc, #68]	; (80070c0 <MRT_setAlarmA+0x88>)
 800707c:	2200      	movs	r2, #0
 800707e:	615a      	str	r2, [r3, #20]
	  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDMASK_ALL;
 8007080:	4b0f      	ldr	r3, [pc, #60]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007082:	2200      	movs	r2, #0
 8007084:	619a      	str	r2, [r3, #24]
	  sAlarm.AlarmDateWeekDaySel = RTC_ALARMDATEWEEKDAYSEL_DATE;
 8007086:	4b0e      	ldr	r3, [pc, #56]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007088:	2200      	movs	r2, #0
 800708a:	61da      	str	r2, [r3, #28]
	  sAlarm.AlarmDateWeekDay = 0x1;
 800708c:	4b0c      	ldr	r3, [pc, #48]	; (80070c0 <MRT_setAlarmA+0x88>)
 800708e:	2201      	movs	r2, #1
 8007090:	f883 2020 	strb.w	r2, [r3, #32]
	  sAlarm.Alarm = RTC_ALARM_A;
 8007094:	4b0a      	ldr	r3, [pc, #40]	; (80070c0 <MRT_setAlarmA+0x88>)
 8007096:	f44f 7280 	mov.w	r2, #256	; 0x100
 800709a:	625a      	str	r2, [r3, #36]	; 0x24
	  if (HAL_RTC_SetAlarm_IT(rtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 800709c:	4b09      	ldr	r3, [pc, #36]	; (80070c4 <MRT_setAlarmA+0x8c>)
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	2201      	movs	r2, #1
 80070a2:	4907      	ldr	r1, [pc, #28]	; (80070c0 <MRT_setAlarmA+0x88>)
 80070a4:	4618      	mov	r0, r3
 80070a6:	f003 fd09 	bl	800aabc <HAL_RTC_SetAlarm_IT>
 80070aa:	4603      	mov	r3, r0
 80070ac:	2b00      	cmp	r3, #0
 80070ae:	d001      	beq.n	80070b4 <MRT_setAlarmA+0x7c>
	  {
	    Error_Handler();
 80070b0:	f7fb fdb8 	bl	8002c24 <Error_Handler>
	  }
}
 80070b4:	bf00      	nop
 80070b6:	3708      	adds	r7, #8
 80070b8:	46bd      	mov	sp, r7
 80070ba:	bd80      	pop	{r7, pc}
 80070bc:	20000028 	.word	0x20000028
 80070c0:	20000520 	.word	0x20000520
 80070c4:	2000628c 	.word	0x2000628c

080070c8 <MRT_setRTC>:


void MRT_setRTC(uint8_t h, uint8_t m, uint8_t s){
 80070c8:	b580      	push	{r7, lr}
 80070ca:	b088      	sub	sp, #32
 80070cc:	af00      	add	r7, sp, #0
 80070ce:	4603      	mov	r3, r0
 80070d0:	71fb      	strb	r3, [r7, #7]
 80070d2:	460b      	mov	r3, r1
 80070d4:	71bb      	strb	r3, [r7, #6]
 80070d6:	4613      	mov	r3, r2
 80070d8:	717b      	strb	r3, [r7, #5]
	  /** Initialize RTC and set the Time and Date
	  */
	  RTC_TimeTypeDef sTime;

	  sTime.Hours = int_to_hex_table[h];
 80070da:	79fb      	ldrb	r3, [r7, #7]
 80070dc:	4a1b      	ldr	r2, [pc, #108]	; (800714c <MRT_setRTC+0x84>)
 80070de:	5cd3      	ldrb	r3, [r2, r3]
 80070e0:	733b      	strb	r3, [r7, #12]
	  sTime.Minutes = int_to_hex_table[m];
 80070e2:	79bb      	ldrb	r3, [r7, #6]
 80070e4:	4a19      	ldr	r2, [pc, #100]	; (800714c <MRT_setRTC+0x84>)
 80070e6:	5cd3      	ldrb	r3, [r2, r3]
 80070e8:	737b      	strb	r3, [r7, #13]
	  sTime.Seconds = int_to_hex_table[s];
 80070ea:	797b      	ldrb	r3, [r7, #5]
 80070ec:	4a17      	ldr	r2, [pc, #92]	; (800714c <MRT_setRTC+0x84>)
 80070ee:	5cd3      	ldrb	r3, [r2, r3]
 80070f0:	73bb      	strb	r3, [r7, #14]
	  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80070f2:	2300      	movs	r3, #0
 80070f4:	61bb      	str	r3, [r7, #24]
	  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80070f6:	2300      	movs	r3, #0
 80070f8:	61fb      	str	r3, [r7, #28]
	  if (HAL_RTC_SetTime(rtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 80070fa:	4b15      	ldr	r3, [pc, #84]	; (8007150 <MRT_setRTC+0x88>)
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	f107 010c 	add.w	r1, r7, #12
 8007102:	2201      	movs	r2, #1
 8007104:	4618      	mov	r0, r3
 8007106:	f003 fac8 	bl	800a69a <HAL_RTC_SetTime>
 800710a:	4603      	mov	r3, r0
 800710c:	2b00      	cmp	r3, #0
 800710e:	d001      	beq.n	8007114 <MRT_setRTC+0x4c>
	  {
	    Error_Handler();
 8007110:	f7fb fd88 	bl	8002c24 <Error_Handler>
	  }
	  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8007114:	4b0f      	ldr	r3, [pc, #60]	; (8007154 <MRT_setRTC+0x8c>)
 8007116:	2201      	movs	r2, #1
 8007118:	701a      	strb	r2, [r3, #0]
	  sDate.Month = RTC_MONTH_JANUARY;
 800711a:	4b0e      	ldr	r3, [pc, #56]	; (8007154 <MRT_setRTC+0x8c>)
 800711c:	2201      	movs	r2, #1
 800711e:	705a      	strb	r2, [r3, #1]
	  sDate.Date = 0x1;
 8007120:	4b0c      	ldr	r3, [pc, #48]	; (8007154 <MRT_setRTC+0x8c>)
 8007122:	2201      	movs	r2, #1
 8007124:	709a      	strb	r2, [r3, #2]
	  sDate.Year = 0x0;
 8007126:	4b0b      	ldr	r3, [pc, #44]	; (8007154 <MRT_setRTC+0x8c>)
 8007128:	2200      	movs	r2, #0
 800712a:	70da      	strb	r2, [r3, #3]

	  if (HAL_RTC_SetDate(rtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 800712c:	4b08      	ldr	r3, [pc, #32]	; (8007150 <MRT_setRTC+0x88>)
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	2201      	movs	r2, #1
 8007132:	4908      	ldr	r1, [pc, #32]	; (8007154 <MRT_setRTC+0x8c>)
 8007134:	4618      	mov	r0, r3
 8007136:	f003 fbcb 	bl	800a8d0 <HAL_RTC_SetDate>
 800713a:	4603      	mov	r3, r0
 800713c:	2b00      	cmp	r3, #0
 800713e:	d001      	beq.n	8007144 <MRT_setRTC+0x7c>
	  {
	    Error_Handler();
 8007140:	f7fb fd70 	bl	8002c24 <Error_Handler>
	  }
}
 8007144:	bf00      	nop
 8007146:	3720      	adds	r7, #32
 8007148:	46bd      	mov	sp, r7
 800714a:	bd80      	pop	{r7, pc}
 800714c:	20000028 	.word	0x20000028
 8007150:	2000628c 	.word	0x2000628c
 8007154:	2000051c 	.word	0x2000051c

08007158 <Max31855_Read_Temp>:
uint32_t sign=0;									  // Sign bit
uint8_t DATARX[4];                                    // Raw Data from MAX6675
//uint8_t DATATX = {0xFF, 0xFF, 0xFF, 0xFF};                                    // Raw Data from MAX6675

// ------------------- Functions ----------------
void Max31855_Read_Temp(void) {
 8007158:	b580      	push	{r7, lr}
 800715a:	b082      	sub	sp, #8
 800715c:	af00      	add	r7, sp, #0
	int Temp = 0;                                        // Temperature Variable
 800715e:	2300      	movs	r3, #0
 8007160:	607b      	str	r3, [r7, #4]
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_RESET); // Low State for SPI Communication
 8007162:	2200      	movs	r2, #0
 8007164:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007168:	483f      	ldr	r0, [pc, #252]	; (8007268 <Max31855_Read_Temp+0x110>)
 800716a:	f001 fa21 	bl	80085b0 <HAL_GPIO_WritePin>
	HAL_SPI_Receive(&hspi4, DATARX, 4, 1000);                // DATA Transfer
 800716e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8007172:	2204      	movs	r2, #4
 8007174:	493d      	ldr	r1, [pc, #244]	; (800726c <Max31855_Read_Temp+0x114>)
 8007176:	483e      	ldr	r0, [pc, #248]	; (8007270 <Max31855_Read_Temp+0x118>)
 8007178:	f004 f995 	bl	800b4a6 <HAL_SPI_Receive>
	HAL_GPIO_WritePin(SSPORT, SSPIN, GPIO_PIN_SET); // High State for SPI Communication
 800717c:	2201      	movs	r2, #1
 800717e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8007182:	4839      	ldr	r0, [pc, #228]	; (8007268 <Max31855_Read_Temp+0x110>)
 8007184:	f001 fa14 	bl	80085b0 <HAL_GPIO_WritePin>


	uint32_t v = DATARX[3] | (DATARX[2] << 8) | (DATARX[1] << 16) | (DATARX[0] << 24);
 8007188:	4b38      	ldr	r3, [pc, #224]	; (800726c <Max31855_Read_Temp+0x114>)
 800718a:	78db      	ldrb	r3, [r3, #3]
 800718c:	461a      	mov	r2, r3
 800718e:	4b37      	ldr	r3, [pc, #220]	; (800726c <Max31855_Read_Temp+0x114>)
 8007190:	789b      	ldrb	r3, [r3, #2]
 8007192:	021b      	lsls	r3, r3, #8
 8007194:	431a      	orrs	r2, r3
 8007196:	4b35      	ldr	r3, [pc, #212]	; (800726c <Max31855_Read_Temp+0x114>)
 8007198:	785b      	ldrb	r3, [r3, #1]
 800719a:	041b      	lsls	r3, r3, #16
 800719c:	431a      	orrs	r2, r3
 800719e:	4b33      	ldr	r3, [pc, #204]	; (800726c <Max31855_Read_Temp+0x114>)
 80071a0:	781b      	ldrb	r3, [r3, #0]
 80071a2:	061b      	lsls	r3, r3, #24
 80071a4:	4313      	orrs	r3, r2
 80071a6:	603b      	str	r3, [r7, #0]

	Error = v & 0x07;								  // Error Detection
 80071a8:	683b      	ldr	r3, [r7, #0]
 80071aa:	b2db      	uxtb	r3, r3
 80071ac:	f003 0307 	and.w	r3, r3, #7
 80071b0:	b2da      	uxtb	r2, r3
 80071b2:	4b30      	ldr	r3, [pc, #192]	; (8007274 <Max31855_Read_Temp+0x11c>)
 80071b4:	701a      	strb	r2, [r3, #0]



		sign = (DATARX[0] & (0x80)) >> 7;					// Sign Bit calculation
 80071b6:	4b2d      	ldr	r3, [pc, #180]	; (800726c <Max31855_Read_Temp+0x114>)
 80071b8:	781b      	ldrb	r3, [r3, #0]
 80071ba:	09db      	lsrs	r3, r3, #7
 80071bc:	b2db      	uxtb	r3, r3
 80071be:	461a      	mov	r2, r3
 80071c0:	4b2d      	ldr	r3, [pc, #180]	; (8007278 <Max31855_Read_Temp+0x120>)
 80071c2:	601a      	str	r2, [r3, #0]

		if (DATARX[3] & 0x07)								 // Returns Error Number
 80071c4:	4b29      	ldr	r3, [pc, #164]	; (800726c <Max31855_Read_Temp+0x114>)
 80071c6:	78db      	ldrb	r3, [r3, #3]
 80071c8:	f003 0307 	and.w	r3, r3, #7
 80071cc:	2b00      	cmp	r3, #0
 80071ce:	d00c      	beq.n	80071ea <Max31855_Read_Temp+0x92>
			THERMO_TEMP = (-1 * (DATARX[3] & 0x07));
 80071d0:	4b26      	ldr	r3, [pc, #152]	; (800726c <Max31855_Read_Temp+0x114>)
 80071d2:	78db      	ldrb	r3, [r3, #3]
 80071d4:	f003 0307 	and.w	r3, r3, #7
 80071d8:	425b      	negs	r3, r3
 80071da:	ee07 3a90 	vmov	s15, r3
 80071de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80071e2:	4b26      	ldr	r3, [pc, #152]	; (800727c <Max31855_Read_Temp+0x124>)
 80071e4:	edc3 7a00 	vstr	s15, [r3]

	// LSB = 0.25 degrees C
	centigrade *= 0.25;
	return centigrade;
	*/
}
 80071e8:	e039      	b.n	800725e <Max31855_Read_Temp+0x106>
		else if (sign == 1) {								// Negative Temperature
 80071ea:	4b23      	ldr	r3, [pc, #140]	; (8007278 <Max31855_Read_Temp+0x120>)
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	2b01      	cmp	r3, #1
 80071f0:	d120      	bne.n	8007234 <Max31855_Read_Temp+0xdc>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 80071f2:	4b1e      	ldr	r3, [pc, #120]	; (800726c <Max31855_Read_Temp+0x114>)
 80071f4:	781b      	ldrb	r3, [r3, #0]
 80071f6:	019b      	lsls	r3, r3, #6
 80071f8:	4a1c      	ldr	r2, [pc, #112]	; (800726c <Max31855_Read_Temp+0x114>)
 80071fa:	7852      	ldrb	r2, [r2, #1]
 80071fc:	0892      	lsrs	r2, r2, #2
 80071fe:	b2d2      	uxtb	r2, r2
 8007200:	4313      	orrs	r3, r2
 8007202:	607b      	str	r3, [r7, #4]
			Temp &= 0b01111111111111;
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	f3c3 030c 	ubfx	r3, r3, #0, #13
 800720a:	607b      	str	r3, [r7, #4]
			Temp ^= 0b01111111111111;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	f483 53ff 	eor.w	r3, r3, #8160	; 0x1fe0
 8007212:	f083 031f 	eor.w	r3, r3, #31
 8007216:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) -Temp / 4);
 8007218:	687b      	ldr	r3, [r7, #4]
 800721a:	425b      	negs	r3, r3
 800721c:	ee07 3a90 	vmov	s15, r3
 8007220:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007224:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007228:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800722c:	4b13      	ldr	r3, [pc, #76]	; (800727c <Max31855_Read_Temp+0x124>)
 800722e:	edc3 7a00 	vstr	s15, [r3]
}
 8007232:	e014      	b.n	800725e <Max31855_Read_Temp+0x106>
			Temp = (DATARX[0] << 6) | (DATARX[1] >> 2);
 8007234:	4b0d      	ldr	r3, [pc, #52]	; (800726c <Max31855_Read_Temp+0x114>)
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	019b      	lsls	r3, r3, #6
 800723a:	4a0c      	ldr	r2, [pc, #48]	; (800726c <Max31855_Read_Temp+0x114>)
 800723c:	7852      	ldrb	r2, [r2, #1]
 800723e:	0892      	lsrs	r2, r2, #2
 8007240:	b2d2      	uxtb	r2, r2
 8007242:	4313      	orrs	r3, r2
 8007244:	607b      	str	r3, [r7, #4]
			THERMO_TEMP = ((float) Temp / 4.0);
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	ee07 3a90 	vmov	s15, r3
 800724c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8007250:	eef1 6a00 	vmov.f32	s13, #16	; 0x40800000  4.0
 8007254:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007258:	4b08      	ldr	r3, [pc, #32]	; (800727c <Max31855_Read_Temp+0x124>)
 800725a:	edc3 7a00 	vstr	s15, [r3]
}
 800725e:	bf00      	nop
 8007260:	3708      	adds	r7, #8
 8007262:	46bd      	mov	sp, r7
 8007264:	bd80      	pop	{r7, pc}
 8007266:	bf00      	nop
 8007268:	40021000 	.word	0x40021000
 800726c:	20006290 	.word	0x20006290
 8007270:	20005e54 	.word	0x20005e54
 8007274:	2000054a 	.word	0x2000054a
 8007278:	2000054c 	.word	0x2000054c
 800727c:	20005f98 	.word	0x20005f98

08007280 <myprintf>:


uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value);
void str2upper(char* string, char* upper);

void myprintf(const char *fmt, ...) { // currently does nothing, was copied from a tutorial to make the code work
 8007280:	b40f      	push	{r0, r1, r2, r3}
 8007282:	b580      	push	{r7, lr}
 8007284:	b082      	sub	sp, #8
 8007286:	af00      	add	r7, sp, #0
  static char buffer[256];
  va_list args;
  va_start(args, fmt);
 8007288:	f107 0314 	add.w	r3, r7, #20
 800728c:	607b      	str	r3, [r7, #4]
  vsnprintf(buffer, sizeof(buffer), fmt, args);
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	693a      	ldr	r2, [r7, #16]
 8007292:	f44f 7180 	mov.w	r1, #256	; 0x100
 8007296:	480a      	ldr	r0, [pc, #40]	; (80072c0 <myprintf+0x40>)
 8007298:	f010 fc08 	bl	8017aac <vsniprintf>
  va_end(args);

  //CDC_Transmit_FS((uint8_t *)buffer, strlen(buffer));
  HAL_UART_Transmit(&DEBUG_UART, (uint8_t*)buffer, strlen(buffer), -1);
 800729c:	4808      	ldr	r0, [pc, #32]	; (80072c0 <myprintf+0x40>)
 800729e:	f7f8 ffb1 	bl	8000204 <strlen>
 80072a2:	4603      	mov	r3, r0
 80072a4:	b29a      	uxth	r2, r3
 80072a6:	f04f 33ff 	mov.w	r3, #4294967295
 80072aa:	4905      	ldr	r1, [pc, #20]	; (80072c0 <myprintf+0x40>)
 80072ac:	4805      	ldr	r0, [pc, #20]	; (80072c4 <myprintf+0x44>)
 80072ae:	f005 fdd6 	bl	800ce5e <HAL_UART_Transmit>

}
 80072b2:	bf00      	nop
 80072b4:	3708      	adds	r7, #8
 80072b6:	46bd      	mov	sp, r7
 80072b8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80072bc:	b004      	add	sp, #16
 80072be:	4770      	bx	lr
 80072c0:	20000550 	.word	0x20000550
 80072c4:	20005ac8 	.word	0x20005ac8

080072c8 <sd_init_dynamic_filename>:
 * creates new file of form "[prefix][number].txt"
 * where the string composed of "[prefix][number]" is 8 characters long.
 *
 */
FRESULT sd_init_dynamic_filename(char *prefix, char *header_text, char* return_filename)
{
 80072c8:	b580      	push	{r7, lr}
 80072ca:	b08a      	sub	sp, #40	; 0x28
 80072cc:	af00      	add	r7, sp, #0
 80072ce:	60f8      	str	r0, [r7, #12]
 80072d0:	60b9      	str	r1, [r7, #8]
 80072d2:	607a      	str	r2, [r7, #4]
	FRESULT fres = f_mount(&FatFs, "", 1);
 80072d4:	2201      	movs	r2, #1
 80072d6:	4932      	ldr	r1, [pc, #200]	; (80073a0 <sd_init_dynamic_filename+0xd8>)
 80072d8:	4832      	ldr	r0, [pc, #200]	; (80073a4 <sd_init_dynamic_filename+0xdc>)
 80072da:	f008 fcc5 	bl	800fc68 <f_mount>
 80072de:	4603      	mov	r3, r0
 80072e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	if (fres != FR_OK) {
 80072e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d008      	beq.n	80072fe <sd_init_dynamic_filename+0x36>
		myprintf("f_mount error (%i)\r\n", fres);
 80072ec:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072f0:	4619      	mov	r1, r3
 80072f2:	482d      	ldr	r0, [pc, #180]	; (80073a8 <sd_init_dynamic_filename+0xe0>)
 80072f4:	f7ff ffc4 	bl	8007280 <myprintf>
		return fres;
 80072f8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80072fc:	e04b      	b.n	8007396 <sd_init_dynamic_filename+0xce>
	}

	// scan files on drive to figure out what suffix number is appropriate
	uint32_t max_used_value = 0;
 80072fe:	2300      	movs	r3, #0
 8007300:	623b      	str	r3, [r7, #32]
	fres = scan_files("", prefix, &max_used_value);
 8007302:	f107 0320 	add.w	r3, r7, #32
 8007306:	461a      	mov	r2, r3
 8007308:	68f9      	ldr	r1, [r7, #12]
 800730a:	4825      	ldr	r0, [pc, #148]	; (80073a0 <sd_init_dynamic_filename+0xd8>)
 800730c:	f000 f89c 	bl	8007448 <scan_files>
 8007310:	4603      	mov	r3, r0
 8007312:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	// create filename (max filename length in char array is 13 without LFN)
	char filename[13];
	sprintf(filename, "fc%06lu.txt", max_used_value + 1);
 8007316:	6a3b      	ldr	r3, [r7, #32]
 8007318:	1c5a      	adds	r2, r3, #1
 800731a:	f107 0310 	add.w	r3, r7, #16
 800731e:	4923      	ldr	r1, [pc, #140]	; (80073ac <sd_init_dynamic_filename+0xe4>)
 8007320:	4618      	mov	r0, r3
 8007322:	f00f fbb1 	bl	8016a88 <siprintf>
	return_filename = strcpy(return_filename, filename); // needed so that other functions can open the file!
 8007326:	f107 0310 	add.w	r3, r7, #16
 800732a:	4619      	mov	r1, r3
 800732c:	6878      	ldr	r0, [r7, #4]
 800732e:	f00f fc3c 	bl	8016baa <strcpy>
 8007332:	6078      	str	r0, [r7, #4]

	// open file (create file) on SD card
	fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS | FA_CREATE_ALWAYS);
 8007334:	f107 0310 	add.w	r3, r7, #16
 8007338:	221a      	movs	r2, #26
 800733a:	4619      	mov	r1, r3
 800733c:	481c      	ldr	r0, [pc, #112]	; (80073b0 <sd_init_dynamic_filename+0xe8>)
 800733e:	f008 fcf7 	bl	800fd30 <f_open>
 8007342:	4603      	mov	r3, r0
 8007344:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

	if (fres == FR_OK) {
 8007348:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800734c:	2b00      	cmp	r3, #0
 800734e:	d11a      	bne.n	8007386 <sd_init_dynamic_filename+0xbe>
		myprintf("I was able to open filename.txt for writing\r\n");
 8007350:	4818      	ldr	r0, [pc, #96]	; (80073b4 <sd_init_dynamic_filename+0xec>)
 8007352:	f7ff ff95 	bl	8007280 <myprintf>
	} else {
		myprintf("f_open error (%i)\r\n", fres);
		return fres;
	}
	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 8007356:	4b16      	ldr	r3, [pc, #88]	; (80073b0 <sd_init_dynamic_filename+0xe8>)
 8007358:	68db      	ldr	r3, [r3, #12]
 800735a:	4619      	mov	r1, r3
 800735c:	4814      	ldr	r0, [pc, #80]	; (80073b0 <sd_init_dynamic_filename+0xe8>)
 800735e:	f009 f908 	bl	8010572 <f_lseek>

	// save indicate start of new log session
	sprintf((char *)msg_buffer, "--- new logging session! ---\r\n");
 8007362:	4915      	ldr	r1, [pc, #84]	; (80073b8 <sd_init_dynamic_filename+0xf0>)
 8007364:	4815      	ldr	r0, [pc, #84]	; (80073bc <sd_init_dynamic_filename+0xf4>)
 8007366:	f00f fb8f 	bl	8016a88 <siprintf>
	sd_write(&fil, msg_buffer);
 800736a:	4914      	ldr	r1, [pc, #80]	; (80073bc <sd_init_dynamic_filename+0xf4>)
 800736c:	4810      	ldr	r0, [pc, #64]	; (80073b0 <sd_init_dynamic_filename+0xe8>)
 800736e:	f000 f841 	bl	80073f4 <sd_write>

	// save header row to indicate what the data is
	sd_write(&fil, (uint8_t *)header_text);
 8007372:	68b9      	ldr	r1, [r7, #8]
 8007374:	480e      	ldr	r0, [pc, #56]	; (80073b0 <sd_init_dynamic_filename+0xe8>)
 8007376:	f000 f83d 	bl	80073f4 <sd_write>
	f_close(&fil);
 800737a:	480d      	ldr	r0, [pc, #52]	; (80073b0 <sd_init_dynamic_filename+0xe8>)
 800737c:	f009 f8ca 	bl	8010514 <f_close>

	return fres;
 8007380:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8007384:	e007      	b.n	8007396 <sd_init_dynamic_filename+0xce>
		myprintf("f_open error (%i)\r\n", fres);
 8007386:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800738a:	4619      	mov	r1, r3
 800738c:	480c      	ldr	r0, [pc, #48]	; (80073c0 <sd_init_dynamic_filename+0xf8>)
 800738e:	f7ff ff77 	bl	8007280 <myprintf>
		return fres;
 8007392:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8007396:	4618      	mov	r0, r3
 8007398:	3728      	adds	r7, #40	; 0x28
 800739a:	46bd      	mov	sp, r7
 800739c:	bd80      	pop	{r7, pc}
 800739e:	bf00      	nop
 80073a0:	0801c690 	.word	0x0801c690
 80073a4:	20006294 	.word	0x20006294
 80073a8:	0801c694 	.word	0x0801c694
 80073ac:	0801c710 	.word	0x0801c710
 80073b0:	20006cac 	.word	0x20006cac
 80073b4:	0801c6ac 	.word	0x0801c6ac
 80073b8:	0801c6f0 	.word	0x0801c6f0
 80073bc:	200064c8 	.word	0x200064c8
 80073c0:	0801c6dc 	.word	0x0801c6dc

080073c4 <sd_open_file>:

/*
 * always open in mode FA_WRITE | FA_OPEN_ALWAYS and then appends.
 */
FRESULT sd_open_file(char *filename)
{
 80073c4:	b580      	push	{r7, lr}
 80073c6:	b084      	sub	sp, #16
 80073c8:	af00      	add	r7, sp, #0
 80073ca:	6078      	str	r0, [r7, #4]
	// write start to SD card
	FRESULT fres = f_open(&fil, filename, FA_WRITE | FA_OPEN_ALWAYS);
 80073cc:	2212      	movs	r2, #18
 80073ce:	6879      	ldr	r1, [r7, #4]
 80073d0:	4807      	ldr	r0, [pc, #28]	; (80073f0 <sd_open_file+0x2c>)
 80073d2:	f008 fcad 	bl	800fd30 <f_open>
 80073d6:	4603      	mov	r3, r0
 80073d8:	73fb      	strb	r3, [r7, #15]

	// set pointer to end of file to append
	f_lseek(&fil, f_size(&fil));
 80073da:	4b05      	ldr	r3, [pc, #20]	; (80073f0 <sd_open_file+0x2c>)
 80073dc:	68db      	ldr	r3, [r3, #12]
 80073de:	4619      	mov	r1, r3
 80073e0:	4803      	ldr	r0, [pc, #12]	; (80073f0 <sd_open_file+0x2c>)
 80073e2:	f009 f8c6 	bl	8010572 <f_lseek>

	return fres;
 80073e6:	7bfb      	ldrb	r3, [r7, #15]
}
 80073e8:	4618      	mov	r0, r3
 80073ea:	3710      	adds	r7, #16
 80073ec:	46bd      	mov	sp, r7
 80073ee:	bd80      	pop	{r7, pc}
 80073f0:	20006cac 	.word	0x20006cac

080073f4 <sd_write>:
 * @brief  write buffer to file on sd card.
 * @param  fp 		file to save to
 * @param  buffer	data to write to file
 */
int8_t sd_write(FIL* fp, uint8_t* buffer)
{
 80073f4:	b580      	push	{r7, lr}
 80073f6:	b084      	sub	sp, #16
 80073f8:	af00      	add	r7, sp, #0
 80073fa:	6078      	str	r0, [r7, #4]
 80073fc:	6039      	str	r1, [r7, #0]
	UINT bytesWrote;
	FRESULT fres = f_write(fp, buffer, strlen((char const *)buffer), &bytesWrote);
 80073fe:	6838      	ldr	r0, [r7, #0]
 8007400:	f7f8 ff00 	bl	8000204 <strlen>
 8007404:	4602      	mov	r2, r0
 8007406:	f107 0308 	add.w	r3, r7, #8
 800740a:	6839      	ldr	r1, [r7, #0]
 800740c:	6878      	ldr	r0, [r7, #4]
 800740e:	f008 fe54 	bl	80100ba <f_write>
 8007412:	4603      	mov	r3, r0
 8007414:	73fb      	strb	r3, [r7, #15]
	if (fres == FR_OK) {
 8007416:	7bfb      	ldrb	r3, [r7, #15]
 8007418:	2b00      	cmp	r3, #0
 800741a:	d107      	bne.n	800742c <sd_write+0x38>
		myprintf("Wrote %i bytes to 'write.txt'!\r\n", bytesWrote);
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	4619      	mov	r1, r3
 8007420:	4807      	ldr	r0, [pc, #28]	; (8007440 <sd_write+0x4c>)
 8007422:	f7ff ff2d 	bl	8007280 <myprintf>
		return bytesWrote;
 8007426:	68bb      	ldr	r3, [r7, #8]
 8007428:	b25b      	sxtb	r3, r3
 800742a:	e004      	b.n	8007436 <sd_write+0x42>
	} else {
		myprintf("f_write error (%i)\r\n");
 800742c:	4805      	ldr	r0, [pc, #20]	; (8007444 <sd_write+0x50>)
 800742e:	f7ff ff27 	bl	8007280 <myprintf>
		return -1;
 8007432:	f04f 33ff 	mov.w	r3, #4294967295
	}
}
 8007436:	4618      	mov	r0, r3
 8007438:	3710      	adds	r7, #16
 800743a:	46bd      	mov	sp, r7
 800743c:	bd80      	pop	{r7, pc}
 800743e:	bf00      	nop
 8007440:	0801c71c 	.word	0x0801c71c
 8007444:	0801c740 	.word	0x0801c740

08007448 <scan_files>:
FRESULT scan_files (
    char* path,        /* Start node to be scanned (***also used as work area***) */
	char* prefix,	   /* prefix in the filename for our datafiles */
	uint32_t* max_used_value
)
{
 8007448:	b5f0      	push	{r4, r5, r6, r7, lr}
 800744a:	b099      	sub	sp, #100	; 0x64
 800744c:	af00      	add	r7, sp, #0
 800744e:	60f8      	str	r0, [r7, #12]
 8007450:	60b9      	str	r1, [r7, #8]
 8007452:	607a      	str	r2, [r7, #4]
 8007454:	466b      	mov	r3, sp
 8007456:	461d      	mov	r5, r3
    DIR dir;
//    UINT i;
    static FILINFO fno;

    // does not change so make it static
    uint8_t len_prefix = strlen(prefix);
 8007458:	68b8      	ldr	r0, [r7, #8]
 800745a:	f7f8 fed3 	bl	8000204 <strlen>
 800745e:	4603      	mov	r3, r0
 8007460:	f887 305e 	strb.w	r3, [r7, #94]	; 0x5e
    char prefix_upper[len_prefix];
 8007464:	f897 405e 	ldrb.w	r4, [r7, #94]	; 0x5e
 8007468:	4623      	mov	r3, r4
 800746a:	3b01      	subs	r3, #1
 800746c:	65bb      	str	r3, [r7, #88]	; 0x58
 800746e:	b2e0      	uxtb	r0, r4
 8007470:	f04f 0100 	mov.w	r1, #0
 8007474:	f04f 0200 	mov.w	r2, #0
 8007478:	f04f 0300 	mov.w	r3, #0
 800747c:	00cb      	lsls	r3, r1, #3
 800747e:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007482:	00c2      	lsls	r2, r0, #3
 8007484:	b2e0      	uxtb	r0, r4
 8007486:	f04f 0100 	mov.w	r1, #0
 800748a:	f04f 0200 	mov.w	r2, #0
 800748e:	f04f 0300 	mov.w	r3, #0
 8007492:	00cb      	lsls	r3, r1, #3
 8007494:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007498:	00c2      	lsls	r2, r0, #3
 800749a:	4623      	mov	r3, r4
 800749c:	3307      	adds	r3, #7
 800749e:	08db      	lsrs	r3, r3, #3
 80074a0:	00db      	lsls	r3, r3, #3
 80074a2:	ebad 0d03 	sub.w	sp, sp, r3
 80074a6:	466b      	mov	r3, sp
 80074a8:	3300      	adds	r3, #0
 80074aa:	657b      	str	r3, [r7, #84]	; 0x54
	str2upper(prefix, prefix_upper);
 80074ac:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 80074ae:	4619      	mov	r1, r3
 80074b0:	68b8      	ldr	r0, [r7, #8]
 80074b2:	f000 f8ff 	bl	80076b4 <str2upper>

	*max_used_value = 0; // initialize to known minimum value
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	601a      	str	r2, [r3, #0]
	uint32_t num_files_fc = 0; // suffix on the files containing fc data already on sd card
 80074bc:	2300      	movs	r3, #0
 80074be:	617b      	str	r3, [r7, #20]

    res = f_opendir(&dir, path);                       /* Open the directory */
 80074c0:	f107 0318 	add.w	r3, r7, #24
 80074c4:	68f9      	ldr	r1, [r7, #12]
 80074c6:	4618      	mov	r0, r3
 80074c8:	f009 faa6 	bl	8010a18 <f_opendir>
 80074cc:	4603      	mov	r3, r0
 80074ce:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
    if (res == FR_OK) {
 80074d2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80074d6:	2b00      	cmp	r3, #0
 80074d8:	d16c      	bne.n	80075b4 <scan_files+0x16c>
        for (;;) {
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80074da:	f107 0318 	add.w	r3, r7, #24
 80074de:	4939      	ldr	r1, [pc, #228]	; (80075c4 <scan_files+0x17c>)
 80074e0:	4618      	mov	r0, r3
 80074e2:	f009 fb3d 	bl	8010b60 <f_readdir>
 80074e6:	4603      	mov	r3, r0
 80074e8:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
            if (res != FR_OK || fno.fname[0] == 0) break;  /* Break on error or end of dir */
 80074ec:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	d15a      	bne.n	80075aa <scan_files+0x162>
 80074f4:	4b33      	ldr	r3, [pc, #204]	; (80075c4 <scan_files+0x17c>)
 80074f6:	7a5b      	ldrb	r3, [r3, #9]
 80074f8:	2b00      	cmp	r3, #0
 80074fa:	d056      	beq.n	80075aa <scan_files+0x162>
            if (fno.fattrib & AM_DIR) {                    /* It is a directory */
 80074fc:	4b31      	ldr	r3, [pc, #196]	; (80075c4 <scan_files+0x17c>)
 80074fe:	7a1b      	ldrb	r3, [r3, #8]
 8007500:	f003 0310 	and.w	r3, r3, #16
 8007504:	2b00      	cmp	r3, #0
 8007506:	d14e      	bne.n	80075a6 <scan_files+0x15e>
//                i = strlen(path);
//                sprintf(&path[i], "/%s", fno.fname);
//                res = scan_files(path, prefix, max_used_value);    /* Enter the directory */
//                if (res != FR_OK) break;
//                path[i] = 0;
            } else {                                       /* It is a file. */
 8007508:	466b      	mov	r3, sp
 800750a:	461e      	mov	r6, r3
//                printf("%s/%s\n", path, fno.fname);

            	// check if filename contains parts of our standard prefix "FC000000.txt"
            	// but first convert to uppercase to make case insensitive

            	char fname_upper[strlen((char *)fno.fname)];
 800750c:	482e      	ldr	r0, [pc, #184]	; (80075c8 <scan_files+0x180>)
 800750e:	f7f8 fe79 	bl	8000204 <strlen>
 8007512:	4604      	mov	r4, r0
 8007514:	4623      	mov	r3, r4
 8007516:	3b01      	subs	r3, #1
 8007518:	653b      	str	r3, [r7, #80]	; 0x50
 800751a:	4620      	mov	r0, r4
 800751c:	f04f 0100 	mov.w	r1, #0
 8007520:	f04f 0200 	mov.w	r2, #0
 8007524:	f04f 0300 	mov.w	r3, #0
 8007528:	00cb      	lsls	r3, r1, #3
 800752a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800752e:	00c2      	lsls	r2, r0, #3
 8007530:	4620      	mov	r0, r4
 8007532:	f04f 0100 	mov.w	r1, #0
 8007536:	f04f 0200 	mov.w	r2, #0
 800753a:	f04f 0300 	mov.w	r3, #0
 800753e:	00cb      	lsls	r3, r1, #3
 8007540:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007544:	00c2      	lsls	r2, r0, #3
 8007546:	1de3      	adds	r3, r4, #7
 8007548:	08db      	lsrs	r3, r3, #3
 800754a:	00db      	lsls	r3, r3, #3
 800754c:	ebad 0d03 	sub.w	sp, sp, r3
 8007550:	466b      	mov	r3, sp
 8007552:	3300      	adds	r3, #0
 8007554:	64fb      	str	r3, [r7, #76]	; 0x4c
            	str2upper((char *)fno.fname, fname_upper);
 8007556:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007558:	4619      	mov	r1, r3
 800755a:	481b      	ldr	r0, [pc, #108]	; (80075c8 <scan_files+0x180>)
 800755c:	f000 f8aa 	bl	80076b4 <str2upper>

            	int8_t contains_prefix = strncmp(fno.fname, prefix_upper, len_prefix);
 8007560:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8007562:	f897 205e 	ldrb.w	r2, [r7, #94]	; 0x5e
 8007566:	4619      	mov	r1, r3
 8007568:	4817      	ldr	r0, [pc, #92]	; (80075c8 <scan_files+0x180>)
 800756a:	f00f fb26 	bl	8016bba <strncmp>
 800756e:	4603      	mov	r3, r0
 8007570:	f887 304b 	strb.w	r3, [r7, #75]	; 0x4b

            	if (contains_prefix == 0)
 8007574:	f997 304b 	ldrsb.w	r3, [r7, #75]	; 0x4b
 8007578:	2b00      	cmp	r3, #0
 800757a:	d112      	bne.n	80075a2 <scan_files+0x15a>
            	{
            		// can do error checking with status if desired
            		uint8_t status = extract_filename_suffix(fname_upper, len_prefix, &num_files_fc);
 800757c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800757e:	f107 0214 	add.w	r2, r7, #20
 8007582:	f897 105e 	ldrb.w	r1, [r7, #94]	; 0x5e
 8007586:	4618      	mov	r0, r3
 8007588:	f000 f820 	bl	80075cc <extract_filename_suffix>
 800758c:	4603      	mov	r3, r0
 800758e:	f887 304a 	strb.w	r3, [r7, #74]	; 0x4a

            		if (num_files_fc > *max_used_value)
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681a      	ldr	r2, [r3, #0]
 8007596:	697b      	ldr	r3, [r7, #20]
 8007598:	429a      	cmp	r2, r3
 800759a:	d202      	bcs.n	80075a2 <scan_files+0x15a>
            		{
            			*max_used_value = num_files_fc;
 800759c:	697a      	ldr	r2, [r7, #20]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	601a      	str	r2, [r3, #0]
 80075a2:	46b5      	mov	sp, r6
 80075a4:	e799      	b.n	80074da <scan_files+0x92>
            	continue; // don't enter directory
 80075a6:	bf00      	nop
            res = f_readdir(&dir, &fno);                   /* Read a directory item */
 80075a8:	e797      	b.n	80074da <scan_files+0x92>
            		}
            	}
            }
        }

        f_closedir(&dir);
 80075aa:	f107 0318 	add.w	r3, r7, #24
 80075ae:	4618      	mov	r0, r3
 80075b0:	f009 faab 	bl	8010b0a <f_closedir>
    }

    return res;
 80075b4:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 80075b8:	46ad      	mov	sp, r5
}
 80075ba:	4618      	mov	r0, r3
 80075bc:	3764      	adds	r7, #100	; 0x64
 80075be:	46bd      	mov	sp, r7
 80075c0:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80075c2:	bf00      	nop
 80075c4:	20000650 	.word	0x20000650
 80075c8:	20000659 	.word	0x20000659

080075cc <extract_filename_suffix>:
 * which is assumed to be .txt. assumes that filename contains prefix.
 *
 * returns integer indicating success/fail: 0 = success, 1 = fail
 */
uint8_t extract_filename_suffix(char* filename, uint8_t len_prefix, uint32_t* num_value)
{
 80075cc:	b5b0      	push	{r4, r5, r7, lr}
 80075ce:	b088      	sub	sp, #32
 80075d0:	af00      	add	r7, sp, #0
 80075d2:	60f8      	str	r0, [r7, #12]
 80075d4:	460b      	mov	r3, r1
 80075d6:	607a      	str	r2, [r7, #4]
 80075d8:	72fb      	strb	r3, [r7, #11]
 80075da:	466b      	mov	r3, sp
 80075dc:	461d      	mov	r5, r3
	uint8_t len_filename = strlen(filename);
 80075de:	68f8      	ldr	r0, [r7, #12]
 80075e0:	f7f8 fe10 	bl	8000204 <strlen>
 80075e4:	4603      	mov	r3, r0
 80075e6:	77bb      	strb	r3, [r7, #30]

	// add characters between prefix and filename extension to buffer
	uint8_t len_buf = 8;
 80075e8:	2308      	movs	r3, #8
 80075ea:	777b      	strb	r3, [r7, #29]
	char buf[len_buf]; // filenames can't be longer than 8 characters total
 80075ec:	7f7c      	ldrb	r4, [r7, #29]
 80075ee:	4623      	mov	r3, r4
 80075f0:	3b01      	subs	r3, #1
 80075f2:	61bb      	str	r3, [r7, #24]
 80075f4:	b2e0      	uxtb	r0, r4
 80075f6:	f04f 0100 	mov.w	r1, #0
 80075fa:	f04f 0200 	mov.w	r2, #0
 80075fe:	f04f 0300 	mov.w	r3, #0
 8007602:	00cb      	lsls	r3, r1, #3
 8007604:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 8007608:	00c2      	lsls	r2, r0, #3
 800760a:	b2e0      	uxtb	r0, r4
 800760c:	f04f 0100 	mov.w	r1, #0
 8007610:	f04f 0200 	mov.w	r2, #0
 8007614:	f04f 0300 	mov.w	r3, #0
 8007618:	00cb      	lsls	r3, r1, #3
 800761a:	ea43 7350 	orr.w	r3, r3, r0, lsr #29
 800761e:	00c2      	lsls	r2, r0, #3
 8007620:	4623      	mov	r3, r4
 8007622:	3307      	adds	r3, #7
 8007624:	08db      	lsrs	r3, r3, #3
 8007626:	00db      	lsls	r3, r3, #3
 8007628:	ebad 0d03 	sub.w	sp, sp, r3
 800762c:	466b      	mov	r3, sp
 800762e:	3300      	adds	r3, #0
 8007630:	617b      	str	r3, [r7, #20]
	for (uint8_t i = 0; i < len_buf; i++)
 8007632:	2300      	movs	r3, #0
 8007634:	77fb      	strb	r3, [r7, #31]
 8007636:	e014      	b.n	8007662 <extract_filename_suffix+0x96>
	{
		if (len_prefix - 1 + i < len_filename - 1) // go to end of filename
 8007638:	7afb      	ldrb	r3, [r7, #11]
 800763a:	1e5a      	subs	r2, r3, #1
 800763c:	7ffb      	ldrb	r3, [r7, #31]
 800763e:	441a      	add	r2, r3
 8007640:	7fbb      	ldrb	r3, [r7, #30]
 8007642:	3b01      	subs	r3, #1
 8007644:	429a      	cmp	r2, r3
 8007646:	da11      	bge.n	800766c <extract_filename_suffix+0xa0>
		{
			buf[i] = filename[len_prefix + i];
 8007648:	7afa      	ldrb	r2, [r7, #11]
 800764a:	7ffb      	ldrb	r3, [r7, #31]
 800764c:	4413      	add	r3, r2
 800764e:	461a      	mov	r2, r3
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	441a      	add	r2, r3
 8007654:	7ffb      	ldrb	r3, [r7, #31]
 8007656:	7811      	ldrb	r1, [r2, #0]
 8007658:	697a      	ldr	r2, [r7, #20]
 800765a:	54d1      	strb	r1, [r2, r3]
	for (uint8_t i = 0; i < len_buf; i++)
 800765c:	7ffb      	ldrb	r3, [r7, #31]
 800765e:	3301      	adds	r3, #1
 8007660:	77fb      	strb	r3, [r7, #31]
 8007662:	7ffa      	ldrb	r2, [r7, #31]
 8007664:	7f7b      	ldrb	r3, [r7, #29]
 8007666:	429a      	cmp	r2, r3
 8007668:	d3e6      	bcc.n	8007638 <extract_filename_suffix+0x6c>
 800766a:	e000      	b.n	800766e <extract_filename_suffix+0xa2>
		}
		else break;
 800766c:	bf00      	nop
	}

	// change chars to integer, strtol will strip out the .txt
	char *ptr;
	*num_value = strtol(buf, &ptr, 10);
 800766e:	697b      	ldr	r3, [r7, #20]
 8007670:	f107 0110 	add.w	r1, r7, #16
 8007674:	220a      	movs	r2, #10
 8007676:	4618      	mov	r0, r3
 8007678:	f010 f964 	bl	8017944 <strtol>
 800767c:	4603      	mov	r3, r0
 800767e:	461a      	mov	r2, r3
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	601a      	str	r2, [r3, #0]

	if (ptr == buf || *num_value == LONG_MIN || *num_value == LONG_MAX)
 8007684:	697a      	ldr	r2, [r7, #20]
 8007686:	693b      	ldr	r3, [r7, #16]
 8007688:	429a      	cmp	r2, r3
 800768a:	d00a      	beq.n	80076a2 <extract_filename_suffix+0xd6>
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8007694:	d005      	beq.n	80076a2 <extract_filename_suffix+0xd6>
 8007696:	687b      	ldr	r3, [r7, #4]
 8007698:	681b      	ldr	r3, [r3, #0]
 800769a:	f06f 4200 	mvn.w	r2, #2147483648	; 0x80000000
 800769e:	4293      	cmp	r3, r2
 80076a0:	d101      	bne.n	80076a6 <extract_filename_suffix+0xda>
	{
		return 1;
 80076a2:	2301      	movs	r3, #1
 80076a4:	e000      	b.n	80076a8 <extract_filename_suffix+0xdc>
	}

	return 0;
 80076a6:	2300      	movs	r3, #0
 80076a8:	46ad      	mov	sp, r5
}
 80076aa:	4618      	mov	r0, r3
 80076ac:	3720      	adds	r7, #32
 80076ae:	46bd      	mov	sp, r7
 80076b0:	bdb0      	pop	{r4, r5, r7, pc}
	...

080076b4 <str2upper>:
/**
 * assumes that upper has enough characters in the array
 * to store the uppercase version.
 */
void str2upper(char* string, char* upper)
{
 80076b4:	b590      	push	{r4, r7, lr}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80076be:	2300      	movs	r3, #0
 80076c0:	73fb      	strb	r3, [r7, #15]
 80076c2:	e019      	b.n	80076f8 <str2upper+0x44>
	{
		upper[i] = toupper(string[i]);
 80076c4:	7bfb      	ldrb	r3, [r7, #15]
 80076c6:	687a      	ldr	r2, [r7, #4]
 80076c8:	4413      	add	r3, r2
 80076ca:	781b      	ldrb	r3, [r3, #0]
 80076cc:	73bb      	strb	r3, [r7, #14]
 80076ce:	7bbb      	ldrb	r3, [r7, #14]
 80076d0:	3301      	adds	r3, #1
 80076d2:	4a0f      	ldr	r2, [pc, #60]	; (8007710 <str2upper+0x5c>)
 80076d4:	4413      	add	r3, r2
 80076d6:	781b      	ldrb	r3, [r3, #0]
 80076d8:	f003 0303 	and.w	r3, r3, #3
 80076dc:	2b02      	cmp	r3, #2
 80076de:	d102      	bne.n	80076e6 <str2upper+0x32>
 80076e0:	7bbb      	ldrb	r3, [r7, #14]
 80076e2:	3b20      	subs	r3, #32
 80076e4:	e000      	b.n	80076e8 <str2upper+0x34>
 80076e6:	7bbb      	ldrb	r3, [r7, #14]
 80076e8:	7bfa      	ldrb	r2, [r7, #15]
 80076ea:	6839      	ldr	r1, [r7, #0]
 80076ec:	440a      	add	r2, r1
 80076ee:	b2db      	uxtb	r3, r3
 80076f0:	7013      	strb	r3, [r2, #0]
	for (uint8_t i = 0; i < strlen(string); i++)
 80076f2:	7bfb      	ldrb	r3, [r7, #15]
 80076f4:	3301      	adds	r3, #1
 80076f6:	73fb      	strb	r3, [r7, #15]
 80076f8:	7bfc      	ldrb	r4, [r7, #15]
 80076fa:	6878      	ldr	r0, [r7, #4]
 80076fc:	f7f8 fd82 	bl	8000204 <strlen>
 8007700:	4603      	mov	r3, r0
 8007702:	429c      	cmp	r4, r3
 8007704:	d3de      	bcc.n	80076c4 <str2upper+0x10>
	}
}
 8007706:	bf00      	nop
 8007708:	bf00      	nop
 800770a:	3714      	adds	r7, #20
 800770c:	46bd      	mov	sp, r7
 800770e:	bd90      	pop	{r4, r7, pc}
 8007710:	0801c9c0 	.word	0x0801c9c0

08007714 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8007714:	b580      	push	{r7, lr}
 8007716:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007718:	4b0e      	ldr	r3, [pc, #56]	; (8007754 <HAL_Init+0x40>)
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	4a0d      	ldr	r2, [pc, #52]	; (8007754 <HAL_Init+0x40>)
 800771e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007722:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8007724:	4b0b      	ldr	r3, [pc, #44]	; (8007754 <HAL_Init+0x40>)
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	4a0a      	ldr	r2, [pc, #40]	; (8007754 <HAL_Init+0x40>)
 800772a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800772e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8007730:	4b08      	ldr	r3, [pc, #32]	; (8007754 <HAL_Init+0x40>)
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	4a07      	ldr	r2, [pc, #28]	; (8007754 <HAL_Init+0x40>)
 8007736:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800773a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800773c:	2003      	movs	r0, #3
 800773e:	f000 fd30 	bl	80081a2 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8007742:	2000      	movs	r0, #0
 8007744:	f7fb fedc 	bl	8003500 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8007748:	f7fb fbd6 	bl	8002ef8 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800774c:	2300      	movs	r3, #0
}
 800774e:	4618      	mov	r0, r3
 8007750:	bd80      	pop	{r7, pc}
 8007752:	bf00      	nop
 8007754:	40023c00 	.word	0x40023c00

08007758 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8007758:	b480      	push	{r7}
 800775a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800775c:	4b06      	ldr	r3, [pc, #24]	; (8007778 <HAL_IncTick+0x20>)
 800775e:	781b      	ldrb	r3, [r3, #0]
 8007760:	461a      	mov	r2, r3
 8007762:	4b06      	ldr	r3, [pc, #24]	; (800777c <HAL_IncTick+0x24>)
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4413      	add	r3, r2
 8007768:	4a04      	ldr	r2, [pc, #16]	; (800777c <HAL_IncTick+0x24>)
 800776a:	6013      	str	r3, [r2, #0]
}
 800776c:	bf00      	nop
 800776e:	46bd      	mov	sp, r7
 8007770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007774:	4770      	bx	lr
 8007776:	bf00      	nop
 8007778:	20000068 	.word	0x20000068
 800777c:	20006edc 	.word	0x20006edc

08007780 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8007780:	b480      	push	{r7}
 8007782:	af00      	add	r7, sp, #0
  return uwTick;
 8007784:	4b03      	ldr	r3, [pc, #12]	; (8007794 <HAL_GetTick+0x14>)
 8007786:	681b      	ldr	r3, [r3, #0]
}
 8007788:	4618      	mov	r0, r3
 800778a:	46bd      	mov	sp, r7
 800778c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007790:	4770      	bx	lr
 8007792:	bf00      	nop
 8007794:	20006edc 	.word	0x20006edc

08007798 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8007798:	b580      	push	{r7, lr}
 800779a:	b084      	sub	sp, #16
 800779c:	af00      	add	r7, sp, #0
 800779e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80077a0:	f7ff ffee 	bl	8007780 <HAL_GetTick>
 80077a4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	f1b3 3fff 	cmp.w	r3, #4294967295
 80077b0:	d005      	beq.n	80077be <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80077b2:	4b0a      	ldr	r3, [pc, #40]	; (80077dc <HAL_Delay+0x44>)
 80077b4:	781b      	ldrb	r3, [r3, #0]
 80077b6:	461a      	mov	r2, r3
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	4413      	add	r3, r2
 80077bc:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80077be:	bf00      	nop
 80077c0:	f7ff ffde 	bl	8007780 <HAL_GetTick>
 80077c4:	4602      	mov	r2, r0
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	1ad3      	subs	r3, r2, r3
 80077ca:	68fa      	ldr	r2, [r7, #12]
 80077cc:	429a      	cmp	r2, r3
 80077ce:	d8f7      	bhi.n	80077c0 <HAL_Delay+0x28>
  {
  }
}
 80077d0:	bf00      	nop
 80077d2:	bf00      	nop
 80077d4:	3710      	adds	r7, #16
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	20000068 	.word	0x20000068

080077e0 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b084      	sub	sp, #16
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	2b00      	cmp	r3, #0
 80077f0:	d101      	bne.n	80077f6 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e033      	b.n	800785e <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d109      	bne.n	8007812 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80077fe:	6878      	ldr	r0, [r7, #4]
 8007800:	f7fb fba6 	bl	8002f50 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	2200      	movs	r2, #0
 8007808:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	2200      	movs	r2, #0
 800780e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8007812:	687b      	ldr	r3, [r7, #4]
 8007814:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007816:	f003 0310 	and.w	r3, r3, #16
 800781a:	2b00      	cmp	r3, #0
 800781c:	d118      	bne.n	8007850 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007822:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007826:	f023 0302 	bic.w	r3, r3, #2
 800782a:	f043 0202 	orr.w	r2, r3, #2
 800782e:	687b      	ldr	r3, [r7, #4]
 8007830:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8007832:	6878      	ldr	r0, [r7, #4]
 8007834:	f000 fae8 	bl	8007e08 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8007838:	687b      	ldr	r3, [r7, #4]
 800783a:	2200      	movs	r2, #0
 800783c:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800783e:	687b      	ldr	r3, [r7, #4]
 8007840:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007842:	f023 0303 	bic.w	r3, r3, #3
 8007846:	f043 0201 	orr.w	r2, r3, #1
 800784a:	687b      	ldr	r3, [r7, #4]
 800784c:	641a      	str	r2, [r3, #64]	; 0x40
 800784e:	e001      	b.n	8007854 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8007850:	2301      	movs	r3, #1
 8007852:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2200      	movs	r2, #0
 8007858:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 800785c:	7bfb      	ldrb	r3, [r7, #15]
}
 800785e:	4618      	mov	r0, r3
 8007860:	3710      	adds	r7, #16
 8007862:	46bd      	mov	sp, r7
 8007864:	bd80      	pop	{r7, pc}
	...

08007868 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8007868:	b480      	push	{r7}
 800786a:	b085      	sub	sp, #20
 800786c:	af00      	add	r7, sp, #0
 800786e:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8007870:	2300      	movs	r3, #0
 8007872:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800787a:	2b01      	cmp	r3, #1
 800787c:	d101      	bne.n	8007882 <HAL_ADC_Start+0x1a>
 800787e:	2302      	movs	r3, #2
 8007880:	e0b2      	b.n	80079e8 <HAL_ADC_Start+0x180>
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2201      	movs	r2, #1
 8007886:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	689b      	ldr	r3, [r3, #8]
 8007890:	f003 0301 	and.w	r3, r3, #1
 8007894:	2b01      	cmp	r3, #1
 8007896:	d018      	beq.n	80078ca <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007898:	687b      	ldr	r3, [r7, #4]
 800789a:	681b      	ldr	r3, [r3, #0]
 800789c:	689a      	ldr	r2, [r3, #8]
 800789e:	687b      	ldr	r3, [r7, #4]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f042 0201 	orr.w	r2, r2, #1
 80078a6:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 80078a8:	4b52      	ldr	r3, [pc, #328]	; (80079f4 <HAL_ADC_Start+0x18c>)
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	4a52      	ldr	r2, [pc, #328]	; (80079f8 <HAL_ADC_Start+0x190>)
 80078ae:	fba2 2303 	umull	r2, r3, r2, r3
 80078b2:	0c9a      	lsrs	r2, r3, #18
 80078b4:	4613      	mov	r3, r2
 80078b6:	005b      	lsls	r3, r3, #1
 80078b8:	4413      	add	r3, r2
 80078ba:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80078bc:	e002      	b.n	80078c4 <HAL_ADC_Start+0x5c>
    {
      counter--;
 80078be:	68bb      	ldr	r3, [r7, #8]
 80078c0:	3b01      	subs	r3, #1
 80078c2:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 80078c4:	68bb      	ldr	r3, [r7, #8]
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	d1f9      	bne.n	80078be <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	689b      	ldr	r3, [r3, #8]
 80078d0:	f003 0301 	and.w	r3, r3, #1
 80078d4:	2b01      	cmp	r3, #1
 80078d6:	d17a      	bne.n	80079ce <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078dc:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 80078e0:	f023 0301 	bic.w	r3, r3, #1
 80078e4:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 80078ec:	687b      	ldr	r3, [r7, #4]
 80078ee:	681b      	ldr	r3, [r3, #0]
 80078f0:	685b      	ldr	r3, [r3, #4]
 80078f2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80078f6:	2b00      	cmp	r3, #0
 80078f8:	d007      	beq.n	800790a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 80078fa:	687b      	ldr	r3, [r7, #4]
 80078fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80078fe:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007902:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800790a:	687b      	ldr	r3, [r7, #4]
 800790c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800790e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007912:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007916:	d106      	bne.n	8007926 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800791c:	f023 0206 	bic.w	r2, r3, #6
 8007920:	687b      	ldr	r3, [r7, #4]
 8007922:	645a      	str	r2, [r3, #68]	; 0x44
 8007924:	e002      	b.n	800792c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007926:	687b      	ldr	r3, [r7, #4]
 8007928:	2200      	movs	r2, #0
 800792a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	2200      	movs	r2, #0
 8007930:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007934:	4b31      	ldr	r3, [pc, #196]	; (80079fc <HAL_ADC_Start+0x194>)
 8007936:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8007938:	687b      	ldr	r3, [r7, #4]
 800793a:	681b      	ldr	r3, [r3, #0]
 800793c:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8007940:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8007942:	68fb      	ldr	r3, [r7, #12]
 8007944:	685b      	ldr	r3, [r3, #4]
 8007946:	f003 031f 	and.w	r3, r3, #31
 800794a:	2b00      	cmp	r3, #0
 800794c:	d12a      	bne.n	80079a4 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	681b      	ldr	r3, [r3, #0]
 8007952:	4a2b      	ldr	r2, [pc, #172]	; (8007a00 <HAL_ADC_Start+0x198>)
 8007954:	4293      	cmp	r3, r2
 8007956:	d015      	beq.n	8007984 <HAL_ADC_Start+0x11c>
 8007958:	687b      	ldr	r3, [r7, #4]
 800795a:	681b      	ldr	r3, [r3, #0]
 800795c:	4a29      	ldr	r2, [pc, #164]	; (8007a04 <HAL_ADC_Start+0x19c>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d105      	bne.n	800796e <HAL_ADC_Start+0x106>
 8007962:	4b26      	ldr	r3, [pc, #152]	; (80079fc <HAL_ADC_Start+0x194>)
 8007964:	685b      	ldr	r3, [r3, #4]
 8007966:	f003 031f 	and.w	r3, r3, #31
 800796a:	2b00      	cmp	r3, #0
 800796c:	d00a      	beq.n	8007984 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	681b      	ldr	r3, [r3, #0]
 8007972:	4a25      	ldr	r2, [pc, #148]	; (8007a08 <HAL_ADC_Start+0x1a0>)
 8007974:	4293      	cmp	r3, r2
 8007976:	d136      	bne.n	80079e6 <HAL_ADC_Start+0x17e>
 8007978:	4b20      	ldr	r3, [pc, #128]	; (80079fc <HAL_ADC_Start+0x194>)
 800797a:	685b      	ldr	r3, [r3, #4]
 800797c:	f003 0310 	and.w	r3, r3, #16
 8007980:	2b00      	cmp	r3, #0
 8007982:	d130      	bne.n	80079e6 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	689b      	ldr	r3, [r3, #8]
 800798a:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800798e:	2b00      	cmp	r3, #0
 8007990:	d129      	bne.n	80079e6 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007992:	687b      	ldr	r3, [r7, #4]
 8007994:	681b      	ldr	r3, [r3, #0]
 8007996:	689a      	ldr	r2, [r3, #8]
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	681b      	ldr	r3, [r3, #0]
 800799c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80079a0:	609a      	str	r2, [r3, #8]
 80079a2:	e020      	b.n	80079e6 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	4a15      	ldr	r2, [pc, #84]	; (8007a00 <HAL_ADC_Start+0x198>)
 80079aa:	4293      	cmp	r3, r2
 80079ac:	d11b      	bne.n	80079e6 <HAL_ADC_Start+0x17e>
 80079ae:	687b      	ldr	r3, [r7, #4]
 80079b0:	681b      	ldr	r3, [r3, #0]
 80079b2:	689b      	ldr	r3, [r3, #8]
 80079b4:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80079b8:	2b00      	cmp	r3, #0
 80079ba:	d114      	bne.n	80079e6 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	681b      	ldr	r3, [r3, #0]
 80079c0:	689a      	ldr	r2, [r3, #8]
 80079c2:	687b      	ldr	r3, [r7, #4]
 80079c4:	681b      	ldr	r3, [r3, #0]
 80079c6:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 80079ca:	609a      	str	r2, [r3, #8]
 80079cc:	e00b      	b.n	80079e6 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80079d2:	f043 0210 	orr.w	r2, r3, #16
 80079d6:	687b      	ldr	r3, [r7, #4]
 80079d8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80079da:	687b      	ldr	r3, [r7, #4]
 80079dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80079de:	f043 0201 	orr.w	r2, r3, #1
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 80079e6:	2300      	movs	r3, #0
}
 80079e8:	4618      	mov	r0, r3
 80079ea:	3714      	adds	r7, #20
 80079ec:	46bd      	mov	sp, r7
 80079ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079f2:	4770      	bx	lr
 80079f4:	20000000 	.word	0x20000000
 80079f8:	431bde83 	.word	0x431bde83
 80079fc:	40012300 	.word	0x40012300
 8007a00:	40012000 	.word	0x40012000
 8007a04:	40012100 	.word	0x40012100
 8007a08:	40012200 	.word	0x40012200

08007a0c <HAL_ADC_Stop>:
  *         the configuration information for the specified ADC.
  *
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8007a0c:	b480      	push	{r7}
 8007a0e:	b083      	sub	sp, #12
 8007a10:	af00      	add	r7, sp, #0
 8007a12:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007a14:	687b      	ldr	r3, [r7, #4]
 8007a16:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007a1a:	2b01      	cmp	r3, #1
 8007a1c:	d101      	bne.n	8007a22 <HAL_ADC_Stop+0x16>
 8007a1e:	2302      	movs	r3, #2
 8007a20:	e021      	b.n	8007a66 <HAL_ADC_Stop+0x5a>
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	2201      	movs	r2, #1
 8007a26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8007a2a:	687b      	ldr	r3, [r7, #4]
 8007a2c:	681b      	ldr	r3, [r3, #0]
 8007a2e:	689a      	ldr	r2, [r3, #8]
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	f022 0201 	bic.w	r2, r2, #1
 8007a38:	609a      	str	r2, [r3, #8]
  
  /* Check if ADC is effectively disabled */
  if(HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	689b      	ldr	r3, [r3, #8]
 8007a40:	f003 0301 	and.w	r3, r3, #1
 8007a44:	2b00      	cmp	r3, #0
 8007a46:	d109      	bne.n	8007a5c <HAL_ADC_Stop+0x50>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007a4c:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007a50:	f023 0301 	bic.w	r3, r3, #1
 8007a54:	f043 0201 	orr.w	r2, r3, #1
 8007a58:	687b      	ldr	r3, [r7, #4]
 8007a5a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	2200      	movs	r2, #0
 8007a60:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007a64:	2300      	movs	r3, #0
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	370c      	adds	r7, #12
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a70:	4770      	bx	lr

08007a72 <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8007a72:	b580      	push	{r7, lr}
 8007a74:	b084      	sub	sp, #16
 8007a76:	af00      	add	r7, sp, #0
 8007a78:	6078      	str	r0, [r7, #4]
 8007a7a:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007a7c:	2300      	movs	r3, #0
 8007a7e:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	681b      	ldr	r3, [r3, #0]
 8007a84:	689b      	ldr	r3, [r3, #8]
 8007a86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007a8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007a8e:	d113      	bne.n	8007ab8 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 8007a90:	687b      	ldr	r3, [r7, #4]
 8007a92:	681b      	ldr	r3, [r3, #0]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 8007a9a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007a9e:	d10b      	bne.n	8007ab8 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007aa4:	f043 0220 	orr.w	r2, r3, #32
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	2200      	movs	r2, #0
 8007ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 8007ab4:	2301      	movs	r3, #1
 8007ab6:	e063      	b.n	8007b80 <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 8007ab8:	f7ff fe62 	bl	8007780 <HAL_GetTick>
 8007abc:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007abe:	e021      	b.n	8007b04 <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ac6:	d01d      	beq.n	8007b04 <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	2b00      	cmp	r3, #0
 8007acc:	d007      	beq.n	8007ade <HAL_ADC_PollForConversion+0x6c>
 8007ace:	f7ff fe57 	bl	8007780 <HAL_GetTick>
 8007ad2:	4602      	mov	r2, r0
 8007ad4:	68fb      	ldr	r3, [r7, #12]
 8007ad6:	1ad3      	subs	r3, r2, r3
 8007ad8:	683a      	ldr	r2, [r7, #0]
 8007ada:	429a      	cmp	r2, r3
 8007adc:	d212      	bcs.n	8007b04 <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007ade:	687b      	ldr	r3, [r7, #4]
 8007ae0:	681b      	ldr	r3, [r3, #0]
 8007ae2:	681b      	ldr	r3, [r3, #0]
 8007ae4:	f003 0302 	and.w	r3, r3, #2
 8007ae8:	2b02      	cmp	r3, #2
 8007aea:	d00b      	beq.n	8007b04 <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8007aec:	687b      	ldr	r3, [r7, #4]
 8007aee:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007af0:	f043 0204 	orr.w	r2, r3, #4
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007af8:	687b      	ldr	r3, [r7, #4]
 8007afa:	2200      	movs	r2, #0
 8007afc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 8007b00:	2303      	movs	r3, #3
 8007b02:	e03d      	b.n	8007b80 <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	681b      	ldr	r3, [r3, #0]
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	f003 0302 	and.w	r3, r3, #2
 8007b0e:	2b02      	cmp	r3, #2
 8007b10:	d1d6      	bne.n	8007ac0 <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f06f 0212 	mvn.w	r2, #18
 8007b1a:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007b1c:	687b      	ldr	r3, [r7, #4]
 8007b1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b20:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007b28:	687b      	ldr	r3, [r7, #4]
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	689b      	ldr	r3, [r3, #8]
 8007b2e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d123      	bne.n	8007b7e <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007b3a:	2b00      	cmp	r3, #0
 8007b3c:	d11f      	bne.n	8007b7e <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	681b      	ldr	r3, [r3, #0]
 8007b42:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007b44:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007b48:	2b00      	cmp	r3, #0
 8007b4a:	d006      	beq.n	8007b5a <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007b4c:	687b      	ldr	r3, [r7, #4]
 8007b4e:	681b      	ldr	r3, [r3, #0]
 8007b50:	689b      	ldr	r3, [r3, #8]
 8007b52:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d111      	bne.n	8007b7e <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007b5a:	687b      	ldr	r3, [r7, #4]
 8007b5c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b5e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8007b62:	687b      	ldr	r3, [r7, #4]
 8007b64:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007b66:	687b      	ldr	r3, [r7, #4]
 8007b68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b6a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d105      	bne.n	8007b7e <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007b76:	f043 0201 	orr.w	r2, r3, #1
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8007b7e:	2300      	movs	r3, #0
}
 8007b80:	4618      	mov	r0, r3
 8007b82:	3710      	adds	r7, #16
 8007b84:	46bd      	mov	sp, r7
 8007b86:	bd80      	pop	{r7, pc}

08007b88 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8007b88:	b480      	push	{r7}
 8007b8a:	b083      	sub	sp, #12
 8007b8c:	af00      	add	r7, sp, #0
 8007b8e:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	370c      	adds	r7, #12
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
	...

08007ba4 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8007ba4:	b480      	push	{r7}
 8007ba6:	b085      	sub	sp, #20
 8007ba8:	af00      	add	r7, sp, #0
 8007baa:	6078      	str	r0, [r7, #4]
 8007bac:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8007bae:	2300      	movs	r3, #0
 8007bb0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007bb2:	687b      	ldr	r3, [r7, #4]
 8007bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007bb8:	2b01      	cmp	r3, #1
 8007bba:	d101      	bne.n	8007bc0 <HAL_ADC_ConfigChannel+0x1c>
 8007bbc:	2302      	movs	r3, #2
 8007bbe:	e113      	b.n	8007de8 <HAL_ADC_ConfigChannel+0x244>
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	2201      	movs	r2, #1
 8007bc4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8007bc8:	683b      	ldr	r3, [r7, #0]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	2b09      	cmp	r3, #9
 8007bce:	d925      	bls.n	8007c1c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	681b      	ldr	r3, [r3, #0]
 8007bd4:	68d9      	ldr	r1, [r3, #12]
 8007bd6:	683b      	ldr	r3, [r7, #0]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	b29b      	uxth	r3, r3
 8007bdc:	461a      	mov	r2, r3
 8007bde:	4613      	mov	r3, r2
 8007be0:	005b      	lsls	r3, r3, #1
 8007be2:	4413      	add	r3, r2
 8007be4:	3b1e      	subs	r3, #30
 8007be6:	2207      	movs	r2, #7
 8007be8:	fa02 f303 	lsl.w	r3, r2, r3
 8007bec:	43da      	mvns	r2, r3
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	400a      	ands	r2, r1
 8007bf4:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8007bf6:	687b      	ldr	r3, [r7, #4]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	68d9      	ldr	r1, [r3, #12]
 8007bfc:	683b      	ldr	r3, [r7, #0]
 8007bfe:	689a      	ldr	r2, [r3, #8]
 8007c00:	683b      	ldr	r3, [r7, #0]
 8007c02:	681b      	ldr	r3, [r3, #0]
 8007c04:	b29b      	uxth	r3, r3
 8007c06:	4618      	mov	r0, r3
 8007c08:	4603      	mov	r3, r0
 8007c0a:	005b      	lsls	r3, r3, #1
 8007c0c:	4403      	add	r3, r0
 8007c0e:	3b1e      	subs	r3, #30
 8007c10:	409a      	lsls	r2, r3
 8007c12:	687b      	ldr	r3, [r7, #4]
 8007c14:	681b      	ldr	r3, [r3, #0]
 8007c16:	430a      	orrs	r2, r1
 8007c18:	60da      	str	r2, [r3, #12]
 8007c1a:	e022      	b.n	8007c62 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007c1c:	687b      	ldr	r3, [r7, #4]
 8007c1e:	681b      	ldr	r3, [r3, #0]
 8007c20:	6919      	ldr	r1, [r3, #16]
 8007c22:	683b      	ldr	r3, [r7, #0]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	b29b      	uxth	r3, r3
 8007c28:	461a      	mov	r2, r3
 8007c2a:	4613      	mov	r3, r2
 8007c2c:	005b      	lsls	r3, r3, #1
 8007c2e:	4413      	add	r3, r2
 8007c30:	2207      	movs	r2, #7
 8007c32:	fa02 f303 	lsl.w	r3, r2, r3
 8007c36:	43da      	mvns	r2, r3
 8007c38:	687b      	ldr	r3, [r7, #4]
 8007c3a:	681b      	ldr	r3, [r3, #0]
 8007c3c:	400a      	ands	r2, r1
 8007c3e:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007c40:	687b      	ldr	r3, [r7, #4]
 8007c42:	681b      	ldr	r3, [r3, #0]
 8007c44:	6919      	ldr	r1, [r3, #16]
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	689a      	ldr	r2, [r3, #8]
 8007c4a:	683b      	ldr	r3, [r7, #0]
 8007c4c:	681b      	ldr	r3, [r3, #0]
 8007c4e:	b29b      	uxth	r3, r3
 8007c50:	4618      	mov	r0, r3
 8007c52:	4603      	mov	r3, r0
 8007c54:	005b      	lsls	r3, r3, #1
 8007c56:	4403      	add	r3, r0
 8007c58:	409a      	lsls	r2, r3
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	681b      	ldr	r3, [r3, #0]
 8007c5e:	430a      	orrs	r2, r1
 8007c60:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8007c62:	683b      	ldr	r3, [r7, #0]
 8007c64:	685b      	ldr	r3, [r3, #4]
 8007c66:	2b06      	cmp	r3, #6
 8007c68:	d824      	bhi.n	8007cb4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007c6a:	687b      	ldr	r3, [r7, #4]
 8007c6c:	681b      	ldr	r3, [r3, #0]
 8007c6e:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007c70:	683b      	ldr	r3, [r7, #0]
 8007c72:	685a      	ldr	r2, [r3, #4]
 8007c74:	4613      	mov	r3, r2
 8007c76:	009b      	lsls	r3, r3, #2
 8007c78:	4413      	add	r3, r2
 8007c7a:	3b05      	subs	r3, #5
 8007c7c:	221f      	movs	r2, #31
 8007c7e:	fa02 f303 	lsl.w	r3, r2, r3
 8007c82:	43da      	mvns	r2, r3
 8007c84:	687b      	ldr	r3, [r7, #4]
 8007c86:	681b      	ldr	r3, [r3, #0]
 8007c88:	400a      	ands	r2, r1
 8007c8a:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007c8c:	687b      	ldr	r3, [r7, #4]
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007c92:	683b      	ldr	r3, [r7, #0]
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	b29b      	uxth	r3, r3
 8007c98:	4618      	mov	r0, r3
 8007c9a:	683b      	ldr	r3, [r7, #0]
 8007c9c:	685a      	ldr	r2, [r3, #4]
 8007c9e:	4613      	mov	r3, r2
 8007ca0:	009b      	lsls	r3, r3, #2
 8007ca2:	4413      	add	r3, r2
 8007ca4:	3b05      	subs	r3, #5
 8007ca6:	fa00 f203 	lsl.w	r2, r0, r3
 8007caa:	687b      	ldr	r3, [r7, #4]
 8007cac:	681b      	ldr	r3, [r3, #0]
 8007cae:	430a      	orrs	r2, r1
 8007cb0:	635a      	str	r2, [r3, #52]	; 0x34
 8007cb2:	e04c      	b.n	8007d4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8007cb4:	683b      	ldr	r3, [r7, #0]
 8007cb6:	685b      	ldr	r3, [r3, #4]
 8007cb8:	2b0c      	cmp	r3, #12
 8007cba:	d824      	bhi.n	8007d06 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8007cbc:	687b      	ldr	r3, [r7, #4]
 8007cbe:	681b      	ldr	r3, [r3, #0]
 8007cc0:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007cc2:	683b      	ldr	r3, [r7, #0]
 8007cc4:	685a      	ldr	r2, [r3, #4]
 8007cc6:	4613      	mov	r3, r2
 8007cc8:	009b      	lsls	r3, r3, #2
 8007cca:	4413      	add	r3, r2
 8007ccc:	3b23      	subs	r3, #35	; 0x23
 8007cce:	221f      	movs	r2, #31
 8007cd0:	fa02 f303 	lsl.w	r3, r2, r3
 8007cd4:	43da      	mvns	r2, r3
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	400a      	ands	r2, r1
 8007cdc:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8007ce4:	683b      	ldr	r3, [r7, #0]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	b29b      	uxth	r3, r3
 8007cea:	4618      	mov	r0, r3
 8007cec:	683b      	ldr	r3, [r7, #0]
 8007cee:	685a      	ldr	r2, [r3, #4]
 8007cf0:	4613      	mov	r3, r2
 8007cf2:	009b      	lsls	r3, r3, #2
 8007cf4:	4413      	add	r3, r2
 8007cf6:	3b23      	subs	r3, #35	; 0x23
 8007cf8:	fa00 f203 	lsl.w	r2, r0, r3
 8007cfc:	687b      	ldr	r3, [r7, #4]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	430a      	orrs	r2, r1
 8007d02:	631a      	str	r2, [r3, #48]	; 0x30
 8007d04:	e023      	b.n	8007d4e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007d0c:	683b      	ldr	r3, [r7, #0]
 8007d0e:	685a      	ldr	r2, [r3, #4]
 8007d10:	4613      	mov	r3, r2
 8007d12:	009b      	lsls	r3, r3, #2
 8007d14:	4413      	add	r3, r2
 8007d16:	3b41      	subs	r3, #65	; 0x41
 8007d18:	221f      	movs	r2, #31
 8007d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8007d1e:	43da      	mvns	r2, r3
 8007d20:	687b      	ldr	r3, [r7, #4]
 8007d22:	681b      	ldr	r3, [r3, #0]
 8007d24:	400a      	ands	r2, r1
 8007d26:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007d28:	687b      	ldr	r3, [r7, #4]
 8007d2a:	681b      	ldr	r3, [r3, #0]
 8007d2c:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007d2e:	683b      	ldr	r3, [r7, #0]
 8007d30:	681b      	ldr	r3, [r3, #0]
 8007d32:	b29b      	uxth	r3, r3
 8007d34:	4618      	mov	r0, r3
 8007d36:	683b      	ldr	r3, [r7, #0]
 8007d38:	685a      	ldr	r2, [r3, #4]
 8007d3a:	4613      	mov	r3, r2
 8007d3c:	009b      	lsls	r3, r3, #2
 8007d3e:	4413      	add	r3, r2
 8007d40:	3b41      	subs	r3, #65	; 0x41
 8007d42:	fa00 f203 	lsl.w	r2, r0, r3
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	430a      	orrs	r2, r1
 8007d4c:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007d4e:	4b29      	ldr	r3, [pc, #164]	; (8007df4 <HAL_ADC_ConfigChannel+0x250>)
 8007d50:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8007d52:	687b      	ldr	r3, [r7, #4]
 8007d54:	681b      	ldr	r3, [r3, #0]
 8007d56:	4a28      	ldr	r2, [pc, #160]	; (8007df8 <HAL_ADC_ConfigChannel+0x254>)
 8007d58:	4293      	cmp	r3, r2
 8007d5a:	d10f      	bne.n	8007d7c <HAL_ADC_ConfigChannel+0x1d8>
 8007d5c:	683b      	ldr	r3, [r7, #0]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	2b12      	cmp	r3, #18
 8007d62:	d10b      	bne.n	8007d7c <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 8007d64:	68fb      	ldr	r3, [r7, #12]
 8007d66:	685b      	ldr	r3, [r3, #4]
 8007d68:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007d6c:	68fb      	ldr	r3, [r7, #12]
 8007d6e:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	685b      	ldr	r3, [r3, #4]
 8007d74:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	4a1d      	ldr	r2, [pc, #116]	; (8007df8 <HAL_ADC_ConfigChannel+0x254>)
 8007d82:	4293      	cmp	r3, r2
 8007d84:	d12b      	bne.n	8007dde <HAL_ADC_ConfigChannel+0x23a>
 8007d86:	683b      	ldr	r3, [r7, #0]
 8007d88:	681b      	ldr	r3, [r3, #0]
 8007d8a:	4a1c      	ldr	r2, [pc, #112]	; (8007dfc <HAL_ADC_ConfigChannel+0x258>)
 8007d8c:	4293      	cmp	r3, r2
 8007d8e:	d003      	beq.n	8007d98 <HAL_ADC_ConfigChannel+0x1f4>
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	2b11      	cmp	r3, #17
 8007d96:	d122      	bne.n	8007dde <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	685b      	ldr	r3, [r3, #4]
 8007d9c:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	685b      	ldr	r3, [r3, #4]
 8007da8:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007dac:	68fb      	ldr	r3, [r7, #12]
 8007dae:	605a      	str	r2, [r3, #4]
    
    if(sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8007db0:	683b      	ldr	r3, [r7, #0]
 8007db2:	681b      	ldr	r3, [r3, #0]
 8007db4:	4a11      	ldr	r2, [pc, #68]	; (8007dfc <HAL_ADC_ConfigChannel+0x258>)
 8007db6:	4293      	cmp	r3, r2
 8007db8:	d111      	bne.n	8007dde <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8007dba:	4b11      	ldr	r3, [pc, #68]	; (8007e00 <HAL_ADC_ConfigChannel+0x25c>)
 8007dbc:	681b      	ldr	r3, [r3, #0]
 8007dbe:	4a11      	ldr	r2, [pc, #68]	; (8007e04 <HAL_ADC_ConfigChannel+0x260>)
 8007dc0:	fba2 2303 	umull	r2, r3, r2, r3
 8007dc4:	0c9a      	lsrs	r2, r3, #18
 8007dc6:	4613      	mov	r3, r2
 8007dc8:	009b      	lsls	r3, r3, #2
 8007dca:	4413      	add	r3, r2
 8007dcc:	005b      	lsls	r3, r3, #1
 8007dce:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007dd0:	e002      	b.n	8007dd8 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 8007dd2:	68bb      	ldr	r3, [r7, #8]
 8007dd4:	3b01      	subs	r3, #1
 8007dd6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8007dd8:	68bb      	ldr	r3, [r7, #8]
 8007dda:	2b00      	cmp	r3, #0
 8007ddc:	d1f9      	bne.n	8007dd2 <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8007dde:	687b      	ldr	r3, [r7, #4]
 8007de0:	2200      	movs	r2, #0
 8007de2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007de6:	2300      	movs	r3, #0
}
 8007de8:	4618      	mov	r0, r3
 8007dea:	3714      	adds	r7, #20
 8007dec:	46bd      	mov	sp, r7
 8007dee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007df2:	4770      	bx	lr
 8007df4:	40012300 	.word	0x40012300
 8007df8:	40012000 	.word	0x40012000
 8007dfc:	10000012 	.word	0x10000012
 8007e00:	20000000 	.word	0x20000000
 8007e04:	431bde83 	.word	0x431bde83

08007e08 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	b085      	sub	sp, #20
 8007e0c:	af00      	add	r7, sp, #0
 8007e0e:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007e10:	4b79      	ldr	r3, [pc, #484]	; (8007ff8 <ADC_Init+0x1f0>)
 8007e12:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8007e14:	68fb      	ldr	r3, [r7, #12]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007e1c:	68fb      	ldr	r3, [r7, #12]
 8007e1e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007e20:	68fb      	ldr	r3, [r7, #12]
 8007e22:	685a      	ldr	r2, [r3, #4]
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	685b      	ldr	r3, [r3, #4]
 8007e28:	431a      	orrs	r2, r3
 8007e2a:	68fb      	ldr	r3, [r7, #12]
 8007e2c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	685a      	ldr	r2, [r3, #4]
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007e3c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007e3e:	687b      	ldr	r3, [r7, #4]
 8007e40:	681b      	ldr	r3, [r3, #0]
 8007e42:	6859      	ldr	r1, [r3, #4]
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	691b      	ldr	r3, [r3, #16]
 8007e48:	021a      	lsls	r2, r3, #8
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	430a      	orrs	r2, r1
 8007e50:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	681b      	ldr	r3, [r3, #0]
 8007e56:	685a      	ldr	r2, [r3, #4]
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	681b      	ldr	r3, [r3, #0]
 8007e5c:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007e60:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8007e62:	687b      	ldr	r3, [r7, #4]
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	6859      	ldr	r1, [r3, #4]
 8007e68:	687b      	ldr	r3, [r7, #4]
 8007e6a:	689a      	ldr	r2, [r3, #8]
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	681b      	ldr	r3, [r3, #0]
 8007e70:	430a      	orrs	r2, r1
 8007e72:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	681b      	ldr	r3, [r3, #0]
 8007e78:	689a      	ldr	r2, [r3, #8]
 8007e7a:	687b      	ldr	r3, [r7, #4]
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007e82:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8007e84:	687b      	ldr	r3, [r7, #4]
 8007e86:	681b      	ldr	r3, [r3, #0]
 8007e88:	6899      	ldr	r1, [r3, #8]
 8007e8a:	687b      	ldr	r3, [r7, #4]
 8007e8c:	68da      	ldr	r2, [r3, #12]
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	430a      	orrs	r2, r1
 8007e94:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007e9a:	4a58      	ldr	r2, [pc, #352]	; (8007ffc <ADC_Init+0x1f4>)
 8007e9c:	4293      	cmp	r3, r2
 8007e9e:	d022      	beq.n	8007ee6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007ea0:	687b      	ldr	r3, [r7, #4]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	689a      	ldr	r2, [r3, #8]
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007eae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	681b      	ldr	r3, [r3, #0]
 8007eb4:	6899      	ldr	r1, [r3, #8]
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	681b      	ldr	r3, [r3, #0]
 8007ebe:	430a      	orrs	r2, r1
 8007ec0:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007ec2:	687b      	ldr	r3, [r7, #4]
 8007ec4:	681b      	ldr	r3, [r3, #0]
 8007ec6:	689a      	ldr	r2, [r3, #8]
 8007ec8:	687b      	ldr	r3, [r7, #4]
 8007eca:	681b      	ldr	r3, [r3, #0]
 8007ecc:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007ed0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8007ed2:	687b      	ldr	r3, [r7, #4]
 8007ed4:	681b      	ldr	r3, [r3, #0]
 8007ed6:	6899      	ldr	r1, [r3, #8]
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007edc:	687b      	ldr	r3, [r7, #4]
 8007ede:	681b      	ldr	r3, [r3, #0]
 8007ee0:	430a      	orrs	r2, r1
 8007ee2:	609a      	str	r2, [r3, #8]
 8007ee4:	e00f      	b.n	8007f06 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8007ee6:	687b      	ldr	r3, [r7, #4]
 8007ee8:	681b      	ldr	r3, [r3, #0]
 8007eea:	689a      	ldr	r2, [r3, #8]
 8007eec:	687b      	ldr	r3, [r7, #4]
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8007ef4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	681b      	ldr	r3, [r3, #0]
 8007efa:	689a      	ldr	r2, [r3, #8]
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007f04:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8007f06:	687b      	ldr	r3, [r7, #4]
 8007f08:	681b      	ldr	r3, [r3, #0]
 8007f0a:	689a      	ldr	r2, [r3, #8]
 8007f0c:	687b      	ldr	r3, [r7, #4]
 8007f0e:	681b      	ldr	r3, [r3, #0]
 8007f10:	f022 0202 	bic.w	r2, r2, #2
 8007f14:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8007f16:	687b      	ldr	r3, [r7, #4]
 8007f18:	681b      	ldr	r3, [r3, #0]
 8007f1a:	6899      	ldr	r1, [r3, #8]
 8007f1c:	687b      	ldr	r3, [r7, #4]
 8007f1e:	7e1b      	ldrb	r3, [r3, #24]
 8007f20:	005a      	lsls	r2, r3, #1
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	430a      	orrs	r2, r1
 8007f28:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007f2a:	687b      	ldr	r3, [r7, #4]
 8007f2c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007f30:	2b00      	cmp	r3, #0
 8007f32:	d01b      	beq.n	8007f6c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8007f34:	687b      	ldr	r3, [r7, #4]
 8007f36:	681b      	ldr	r3, [r3, #0]
 8007f38:	685a      	ldr	r2, [r3, #4]
 8007f3a:	687b      	ldr	r3, [r7, #4]
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8007f42:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8007f44:	687b      	ldr	r3, [r7, #4]
 8007f46:	681b      	ldr	r3, [r3, #0]
 8007f48:	685a      	ldr	r2, [r3, #4]
 8007f4a:	687b      	ldr	r3, [r7, #4]
 8007f4c:	681b      	ldr	r3, [r3, #0]
 8007f4e:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8007f52:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	6859      	ldr	r1, [r3, #4]
 8007f5a:	687b      	ldr	r3, [r7, #4]
 8007f5c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f5e:	3b01      	subs	r3, #1
 8007f60:	035a      	lsls	r2, r3, #13
 8007f62:	687b      	ldr	r3, [r7, #4]
 8007f64:	681b      	ldr	r3, [r3, #0]
 8007f66:	430a      	orrs	r2, r1
 8007f68:	605a      	str	r2, [r3, #4]
 8007f6a:	e007      	b.n	8007f7c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	685a      	ldr	r2, [r3, #4]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007f7a:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007f8a:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	69db      	ldr	r3, [r3, #28]
 8007f96:	3b01      	subs	r3, #1
 8007f98:	051a      	lsls	r2, r3, #20
 8007f9a:	687b      	ldr	r3, [r7, #4]
 8007f9c:	681b      	ldr	r3, [r3, #0]
 8007f9e:	430a      	orrs	r2, r1
 8007fa0:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	689a      	ldr	r2, [r3, #8]
 8007fa8:	687b      	ldr	r3, [r7, #4]
 8007faa:	681b      	ldr	r3, [r3, #0]
 8007fac:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8007fb0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	681b      	ldr	r3, [r3, #0]
 8007fb6:	6899      	ldr	r1, [r3, #8]
 8007fb8:	687b      	ldr	r3, [r7, #4]
 8007fba:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8007fbe:	025a      	lsls	r2, r3, #9
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	430a      	orrs	r2, r1
 8007fc6:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	681b      	ldr	r3, [r3, #0]
 8007fcc:	689a      	ldr	r2, [r3, #8]
 8007fce:	687b      	ldr	r3, [r7, #4]
 8007fd0:	681b      	ldr	r3, [r3, #0]
 8007fd2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007fd6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	681b      	ldr	r3, [r3, #0]
 8007fdc:	6899      	ldr	r1, [r3, #8]
 8007fde:	687b      	ldr	r3, [r7, #4]
 8007fe0:	695b      	ldr	r3, [r3, #20]
 8007fe2:	029a      	lsls	r2, r3, #10
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	430a      	orrs	r2, r1
 8007fea:	609a      	str	r2, [r3, #8]
}
 8007fec:	bf00      	nop
 8007fee:	3714      	adds	r7, #20
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr
 8007ff8:	40012300 	.word	0x40012300
 8007ffc:	0f000001 	.word	0x0f000001

08008000 <__NVIC_SetPriorityGrouping>:
{
 8008000:	b480      	push	{r7}
 8008002:	b085      	sub	sp, #20
 8008004:	af00      	add	r7, sp, #0
 8008006:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	f003 0307 	and.w	r3, r3, #7
 800800e:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008010:	4b0c      	ldr	r3, [pc, #48]	; (8008044 <__NVIC_SetPriorityGrouping+0x44>)
 8008012:	68db      	ldr	r3, [r3, #12]
 8008014:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008016:	68ba      	ldr	r2, [r7, #8]
 8008018:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800801c:	4013      	ands	r3, r2
 800801e:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008020:	68fb      	ldr	r3, [r7, #12]
 8008022:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008024:	68bb      	ldr	r3, [r7, #8]
 8008026:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008028:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800802c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008030:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008032:	4a04      	ldr	r2, [pc, #16]	; (8008044 <__NVIC_SetPriorityGrouping+0x44>)
 8008034:	68bb      	ldr	r3, [r7, #8]
 8008036:	60d3      	str	r3, [r2, #12]
}
 8008038:	bf00      	nop
 800803a:	3714      	adds	r7, #20
 800803c:	46bd      	mov	sp, r7
 800803e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008042:	4770      	bx	lr
 8008044:	e000ed00 	.word	0xe000ed00

08008048 <__NVIC_GetPriorityGrouping>:
{
 8008048:	b480      	push	{r7}
 800804a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800804c:	4b04      	ldr	r3, [pc, #16]	; (8008060 <__NVIC_GetPriorityGrouping+0x18>)
 800804e:	68db      	ldr	r3, [r3, #12]
 8008050:	0a1b      	lsrs	r3, r3, #8
 8008052:	f003 0307 	and.w	r3, r3, #7
}
 8008056:	4618      	mov	r0, r3
 8008058:	46bd      	mov	sp, r7
 800805a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805e:	4770      	bx	lr
 8008060:	e000ed00 	.word	0xe000ed00

08008064 <__NVIC_EnableIRQ>:
{
 8008064:	b480      	push	{r7}
 8008066:	b083      	sub	sp, #12
 8008068:	af00      	add	r7, sp, #0
 800806a:	4603      	mov	r3, r0
 800806c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800806e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008072:	2b00      	cmp	r3, #0
 8008074:	db0b      	blt.n	800808e <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008076:	79fb      	ldrb	r3, [r7, #7]
 8008078:	f003 021f 	and.w	r2, r3, #31
 800807c:	4907      	ldr	r1, [pc, #28]	; (800809c <__NVIC_EnableIRQ+0x38>)
 800807e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008082:	095b      	lsrs	r3, r3, #5
 8008084:	2001      	movs	r0, #1
 8008086:	fa00 f202 	lsl.w	r2, r0, r2
 800808a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 800808e:	bf00      	nop
 8008090:	370c      	adds	r7, #12
 8008092:	46bd      	mov	sp, r7
 8008094:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008098:	4770      	bx	lr
 800809a:	bf00      	nop
 800809c:	e000e100 	.word	0xe000e100

080080a0 <__NVIC_DisableIRQ>:
{
 80080a0:	b480      	push	{r7}
 80080a2:	b083      	sub	sp, #12
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	4603      	mov	r3, r0
 80080a8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	db12      	blt.n	80080d8 <__NVIC_DisableIRQ+0x38>
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80080b2:	79fb      	ldrb	r3, [r7, #7]
 80080b4:	f003 021f 	and.w	r2, r3, #31
 80080b8:	490a      	ldr	r1, [pc, #40]	; (80080e4 <__NVIC_DisableIRQ+0x44>)
 80080ba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080be:	095b      	lsrs	r3, r3, #5
 80080c0:	2001      	movs	r0, #1
 80080c2:	fa00 f202 	lsl.w	r2, r0, r2
 80080c6:	3320      	adds	r3, #32
 80080c8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80080cc:	f3bf 8f4f 	dsb	sy
}
 80080d0:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80080d2:	f3bf 8f6f 	isb	sy
}
 80080d6:	bf00      	nop
}
 80080d8:	bf00      	nop
 80080da:	370c      	adds	r7, #12
 80080dc:	46bd      	mov	sp, r7
 80080de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080e2:	4770      	bx	lr
 80080e4:	e000e100 	.word	0xe000e100

080080e8 <__NVIC_SetPriority>:
{
 80080e8:	b480      	push	{r7}
 80080ea:	b083      	sub	sp, #12
 80080ec:	af00      	add	r7, sp, #0
 80080ee:	4603      	mov	r3, r0
 80080f0:	6039      	str	r1, [r7, #0]
 80080f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80080f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80080f8:	2b00      	cmp	r3, #0
 80080fa:	db0a      	blt.n	8008112 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80080fc:	683b      	ldr	r3, [r7, #0]
 80080fe:	b2da      	uxtb	r2, r3
 8008100:	490c      	ldr	r1, [pc, #48]	; (8008134 <__NVIC_SetPriority+0x4c>)
 8008102:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008106:	0112      	lsls	r2, r2, #4
 8008108:	b2d2      	uxtb	r2, r2
 800810a:	440b      	add	r3, r1
 800810c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8008110:	e00a      	b.n	8008128 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8008112:	683b      	ldr	r3, [r7, #0]
 8008114:	b2da      	uxtb	r2, r3
 8008116:	4908      	ldr	r1, [pc, #32]	; (8008138 <__NVIC_SetPriority+0x50>)
 8008118:	79fb      	ldrb	r3, [r7, #7]
 800811a:	f003 030f 	and.w	r3, r3, #15
 800811e:	3b04      	subs	r3, #4
 8008120:	0112      	lsls	r2, r2, #4
 8008122:	b2d2      	uxtb	r2, r2
 8008124:	440b      	add	r3, r1
 8008126:	761a      	strb	r2, [r3, #24]
}
 8008128:	bf00      	nop
 800812a:	370c      	adds	r7, #12
 800812c:	46bd      	mov	sp, r7
 800812e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008132:	4770      	bx	lr
 8008134:	e000e100 	.word	0xe000e100
 8008138:	e000ed00 	.word	0xe000ed00

0800813c <NVIC_EncodePriority>:
{
 800813c:	b480      	push	{r7}
 800813e:	b089      	sub	sp, #36	; 0x24
 8008140:	af00      	add	r7, sp, #0
 8008142:	60f8      	str	r0, [r7, #12]
 8008144:	60b9      	str	r1, [r7, #8]
 8008146:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008148:	68fb      	ldr	r3, [r7, #12]
 800814a:	f003 0307 	and.w	r3, r3, #7
 800814e:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008150:	69fb      	ldr	r3, [r7, #28]
 8008152:	f1c3 0307 	rsb	r3, r3, #7
 8008156:	2b04      	cmp	r3, #4
 8008158:	bf28      	it	cs
 800815a:	2304      	movcs	r3, #4
 800815c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800815e:	69fb      	ldr	r3, [r7, #28]
 8008160:	3304      	adds	r3, #4
 8008162:	2b06      	cmp	r3, #6
 8008164:	d902      	bls.n	800816c <NVIC_EncodePriority+0x30>
 8008166:	69fb      	ldr	r3, [r7, #28]
 8008168:	3b03      	subs	r3, #3
 800816a:	e000      	b.n	800816e <NVIC_EncodePriority+0x32>
 800816c:	2300      	movs	r3, #0
 800816e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008170:	f04f 32ff 	mov.w	r2, #4294967295
 8008174:	69bb      	ldr	r3, [r7, #24]
 8008176:	fa02 f303 	lsl.w	r3, r2, r3
 800817a:	43da      	mvns	r2, r3
 800817c:	68bb      	ldr	r3, [r7, #8]
 800817e:	401a      	ands	r2, r3
 8008180:	697b      	ldr	r3, [r7, #20]
 8008182:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8008184:	f04f 31ff 	mov.w	r1, #4294967295
 8008188:	697b      	ldr	r3, [r7, #20]
 800818a:	fa01 f303 	lsl.w	r3, r1, r3
 800818e:	43d9      	mvns	r1, r3
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008194:	4313      	orrs	r3, r2
}
 8008196:	4618      	mov	r0, r3
 8008198:	3724      	adds	r7, #36	; 0x24
 800819a:	46bd      	mov	sp, r7
 800819c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a0:	4770      	bx	lr

080081a2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80081a2:	b580      	push	{r7, lr}
 80081a4:	b082      	sub	sp, #8
 80081a6:	af00      	add	r7, sp, #0
 80081a8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80081aa:	6878      	ldr	r0, [r7, #4]
 80081ac:	f7ff ff28 	bl	8008000 <__NVIC_SetPriorityGrouping>
}
 80081b0:	bf00      	nop
 80081b2:	3708      	adds	r7, #8
 80081b4:	46bd      	mov	sp, r7
 80081b6:	bd80      	pop	{r7, pc}

080081b8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80081b8:	b580      	push	{r7, lr}
 80081ba:	b086      	sub	sp, #24
 80081bc:	af00      	add	r7, sp, #0
 80081be:	4603      	mov	r3, r0
 80081c0:	60b9      	str	r1, [r7, #8]
 80081c2:	607a      	str	r2, [r7, #4]
 80081c4:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80081c6:	2300      	movs	r3, #0
 80081c8:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80081ca:	f7ff ff3d 	bl	8008048 <__NVIC_GetPriorityGrouping>
 80081ce:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80081d0:	687a      	ldr	r2, [r7, #4]
 80081d2:	68b9      	ldr	r1, [r7, #8]
 80081d4:	6978      	ldr	r0, [r7, #20]
 80081d6:	f7ff ffb1 	bl	800813c <NVIC_EncodePriority>
 80081da:	4602      	mov	r2, r0
 80081dc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80081e0:	4611      	mov	r1, r2
 80081e2:	4618      	mov	r0, r3
 80081e4:	f7ff ff80 	bl	80080e8 <__NVIC_SetPriority>
}
 80081e8:	bf00      	nop
 80081ea:	3718      	adds	r7, #24
 80081ec:	46bd      	mov	sp, r7
 80081ee:	bd80      	pop	{r7, pc}

080081f0 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b082      	sub	sp, #8
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	4603      	mov	r3, r0
 80081f8:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80081fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80081fe:	4618      	mov	r0, r3
 8008200:	f7ff ff30 	bl	8008064 <__NVIC_EnableIRQ>
}
 8008204:	bf00      	nop
 8008206:	3708      	adds	r7, #8
 8008208:	46bd      	mov	sp, r7
 800820a:	bd80      	pop	{r7, pc}

0800820c <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800820c:	b580      	push	{r7, lr}
 800820e:	b082      	sub	sp, #8
 8008210:	af00      	add	r7, sp, #0
 8008212:	4603      	mov	r3, r0
 8008214:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8008216:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800821a:	4618      	mov	r0, r3
 800821c:	f7ff ff40 	bl	80080a0 <__NVIC_DisableIRQ>
}
 8008220:	bf00      	nop
 8008222:	3708      	adds	r7, #8
 8008224:	46bd      	mov	sp, r7
 8008226:	bd80      	pop	{r7, pc}

08008228 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008228:	b480      	push	{r7}
 800822a:	b089      	sub	sp, #36	; 0x24
 800822c:	af00      	add	r7, sp, #0
 800822e:	6078      	str	r0, [r7, #4]
 8008230:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008232:	2300      	movs	r3, #0
 8008234:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008236:	2300      	movs	r3, #0
 8008238:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800823a:	2300      	movs	r3, #0
 800823c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800823e:	2300      	movs	r3, #0
 8008240:	61fb      	str	r3, [r7, #28]
 8008242:	e177      	b.n	8008534 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008244:	2201      	movs	r2, #1
 8008246:	69fb      	ldr	r3, [r7, #28]
 8008248:	fa02 f303 	lsl.w	r3, r2, r3
 800824c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800824e:	683b      	ldr	r3, [r7, #0]
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	697a      	ldr	r2, [r7, #20]
 8008254:	4013      	ands	r3, r2
 8008256:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008258:	693a      	ldr	r2, [r7, #16]
 800825a:	697b      	ldr	r3, [r7, #20]
 800825c:	429a      	cmp	r2, r3
 800825e:	f040 8166 	bne.w	800852e <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008262:	683b      	ldr	r3, [r7, #0]
 8008264:	685b      	ldr	r3, [r3, #4]
 8008266:	f003 0303 	and.w	r3, r3, #3
 800826a:	2b01      	cmp	r3, #1
 800826c:	d005      	beq.n	800827a <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800826e:	683b      	ldr	r3, [r7, #0]
 8008270:	685b      	ldr	r3, [r3, #4]
 8008272:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8008276:	2b02      	cmp	r3, #2
 8008278:	d130      	bne.n	80082dc <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800827a:	687b      	ldr	r3, [r7, #4]
 800827c:	689b      	ldr	r3, [r3, #8]
 800827e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8008280:	69fb      	ldr	r3, [r7, #28]
 8008282:	005b      	lsls	r3, r3, #1
 8008284:	2203      	movs	r2, #3
 8008286:	fa02 f303 	lsl.w	r3, r2, r3
 800828a:	43db      	mvns	r3, r3
 800828c:	69ba      	ldr	r2, [r7, #24]
 800828e:	4013      	ands	r3, r2
 8008290:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8008292:	683b      	ldr	r3, [r7, #0]
 8008294:	68da      	ldr	r2, [r3, #12]
 8008296:	69fb      	ldr	r3, [r7, #28]
 8008298:	005b      	lsls	r3, r3, #1
 800829a:	fa02 f303 	lsl.w	r3, r2, r3
 800829e:	69ba      	ldr	r2, [r7, #24]
 80082a0:	4313      	orrs	r3, r2
 80082a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80082a4:	687b      	ldr	r3, [r7, #4]
 80082a6:	69ba      	ldr	r2, [r7, #24]
 80082a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80082aa:	687b      	ldr	r3, [r7, #4]
 80082ac:	685b      	ldr	r3, [r3, #4]
 80082ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80082b0:	2201      	movs	r2, #1
 80082b2:	69fb      	ldr	r3, [r7, #28]
 80082b4:	fa02 f303 	lsl.w	r3, r2, r3
 80082b8:	43db      	mvns	r3, r3
 80082ba:	69ba      	ldr	r2, [r7, #24]
 80082bc:	4013      	ands	r3, r2
 80082be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80082c0:	683b      	ldr	r3, [r7, #0]
 80082c2:	685b      	ldr	r3, [r3, #4]
 80082c4:	091b      	lsrs	r3, r3, #4
 80082c6:	f003 0201 	and.w	r2, r3, #1
 80082ca:	69fb      	ldr	r3, [r7, #28]
 80082cc:	fa02 f303 	lsl.w	r3, r2, r3
 80082d0:	69ba      	ldr	r2, [r7, #24]
 80082d2:	4313      	orrs	r3, r2
 80082d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	69ba      	ldr	r2, [r7, #24]
 80082da:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80082dc:	683b      	ldr	r3, [r7, #0]
 80082de:	685b      	ldr	r3, [r3, #4]
 80082e0:	f003 0303 	and.w	r3, r3, #3
 80082e4:	2b03      	cmp	r3, #3
 80082e6:	d017      	beq.n	8008318 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	68db      	ldr	r3, [r3, #12]
 80082ec:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80082ee:	69fb      	ldr	r3, [r7, #28]
 80082f0:	005b      	lsls	r3, r3, #1
 80082f2:	2203      	movs	r2, #3
 80082f4:	fa02 f303 	lsl.w	r3, r2, r3
 80082f8:	43db      	mvns	r3, r3
 80082fa:	69ba      	ldr	r2, [r7, #24]
 80082fc:	4013      	ands	r3, r2
 80082fe:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008300:	683b      	ldr	r3, [r7, #0]
 8008302:	689a      	ldr	r2, [r3, #8]
 8008304:	69fb      	ldr	r3, [r7, #28]
 8008306:	005b      	lsls	r3, r3, #1
 8008308:	fa02 f303 	lsl.w	r3, r2, r3
 800830c:	69ba      	ldr	r2, [r7, #24]
 800830e:	4313      	orrs	r3, r2
 8008310:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008312:	687b      	ldr	r3, [r7, #4]
 8008314:	69ba      	ldr	r2, [r7, #24]
 8008316:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008318:	683b      	ldr	r3, [r7, #0]
 800831a:	685b      	ldr	r3, [r3, #4]
 800831c:	f003 0303 	and.w	r3, r3, #3
 8008320:	2b02      	cmp	r3, #2
 8008322:	d123      	bne.n	800836c <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008324:	69fb      	ldr	r3, [r7, #28]
 8008326:	08da      	lsrs	r2, r3, #3
 8008328:	687b      	ldr	r3, [r7, #4]
 800832a:	3208      	adds	r2, #8
 800832c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008330:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008332:	69fb      	ldr	r3, [r7, #28]
 8008334:	f003 0307 	and.w	r3, r3, #7
 8008338:	009b      	lsls	r3, r3, #2
 800833a:	220f      	movs	r2, #15
 800833c:	fa02 f303 	lsl.w	r3, r2, r3
 8008340:	43db      	mvns	r3, r3
 8008342:	69ba      	ldr	r2, [r7, #24]
 8008344:	4013      	ands	r3, r2
 8008346:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008348:	683b      	ldr	r3, [r7, #0]
 800834a:	691a      	ldr	r2, [r3, #16]
 800834c:	69fb      	ldr	r3, [r7, #28]
 800834e:	f003 0307 	and.w	r3, r3, #7
 8008352:	009b      	lsls	r3, r3, #2
 8008354:	fa02 f303 	lsl.w	r3, r2, r3
 8008358:	69ba      	ldr	r2, [r7, #24]
 800835a:	4313      	orrs	r3, r2
 800835c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800835e:	69fb      	ldr	r3, [r7, #28]
 8008360:	08da      	lsrs	r2, r3, #3
 8008362:	687b      	ldr	r3, [r7, #4]
 8008364:	3208      	adds	r2, #8
 8008366:	69b9      	ldr	r1, [r7, #24]
 8008368:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8008372:	69fb      	ldr	r3, [r7, #28]
 8008374:	005b      	lsls	r3, r3, #1
 8008376:	2203      	movs	r2, #3
 8008378:	fa02 f303 	lsl.w	r3, r2, r3
 800837c:	43db      	mvns	r3, r3
 800837e:	69ba      	ldr	r2, [r7, #24]
 8008380:	4013      	ands	r3, r2
 8008382:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8008384:	683b      	ldr	r3, [r7, #0]
 8008386:	685b      	ldr	r3, [r3, #4]
 8008388:	f003 0203 	and.w	r2, r3, #3
 800838c:	69fb      	ldr	r3, [r7, #28]
 800838e:	005b      	lsls	r3, r3, #1
 8008390:	fa02 f303 	lsl.w	r3, r2, r3
 8008394:	69ba      	ldr	r2, [r7, #24]
 8008396:	4313      	orrs	r3, r2
 8008398:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	69ba      	ldr	r2, [r7, #24]
 800839e:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80083a0:	683b      	ldr	r3, [r7, #0]
 80083a2:	685b      	ldr	r3, [r3, #4]
 80083a4:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80083a8:	2b00      	cmp	r3, #0
 80083aa:	f000 80c0 	beq.w	800852e <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80083ae:	2300      	movs	r3, #0
 80083b0:	60fb      	str	r3, [r7, #12]
 80083b2:	4b66      	ldr	r3, [pc, #408]	; (800854c <HAL_GPIO_Init+0x324>)
 80083b4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083b6:	4a65      	ldr	r2, [pc, #404]	; (800854c <HAL_GPIO_Init+0x324>)
 80083b8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80083bc:	6453      	str	r3, [r2, #68]	; 0x44
 80083be:	4b63      	ldr	r3, [pc, #396]	; (800854c <HAL_GPIO_Init+0x324>)
 80083c0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80083c2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80083c6:	60fb      	str	r3, [r7, #12]
 80083c8:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80083ca:	4a61      	ldr	r2, [pc, #388]	; (8008550 <HAL_GPIO_Init+0x328>)
 80083cc:	69fb      	ldr	r3, [r7, #28]
 80083ce:	089b      	lsrs	r3, r3, #2
 80083d0:	3302      	adds	r3, #2
 80083d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80083d6:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80083d8:	69fb      	ldr	r3, [r7, #28]
 80083da:	f003 0303 	and.w	r3, r3, #3
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	220f      	movs	r2, #15
 80083e2:	fa02 f303 	lsl.w	r3, r2, r3
 80083e6:	43db      	mvns	r3, r3
 80083e8:	69ba      	ldr	r2, [r7, #24]
 80083ea:	4013      	ands	r3, r2
 80083ec:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80083ee:	687b      	ldr	r3, [r7, #4]
 80083f0:	4a58      	ldr	r2, [pc, #352]	; (8008554 <HAL_GPIO_Init+0x32c>)
 80083f2:	4293      	cmp	r3, r2
 80083f4:	d037      	beq.n	8008466 <HAL_GPIO_Init+0x23e>
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	4a57      	ldr	r2, [pc, #348]	; (8008558 <HAL_GPIO_Init+0x330>)
 80083fa:	4293      	cmp	r3, r2
 80083fc:	d031      	beq.n	8008462 <HAL_GPIO_Init+0x23a>
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	4a56      	ldr	r2, [pc, #344]	; (800855c <HAL_GPIO_Init+0x334>)
 8008402:	4293      	cmp	r3, r2
 8008404:	d02b      	beq.n	800845e <HAL_GPIO_Init+0x236>
 8008406:	687b      	ldr	r3, [r7, #4]
 8008408:	4a55      	ldr	r2, [pc, #340]	; (8008560 <HAL_GPIO_Init+0x338>)
 800840a:	4293      	cmp	r3, r2
 800840c:	d025      	beq.n	800845a <HAL_GPIO_Init+0x232>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	4a54      	ldr	r2, [pc, #336]	; (8008564 <HAL_GPIO_Init+0x33c>)
 8008412:	4293      	cmp	r3, r2
 8008414:	d01f      	beq.n	8008456 <HAL_GPIO_Init+0x22e>
 8008416:	687b      	ldr	r3, [r7, #4]
 8008418:	4a53      	ldr	r2, [pc, #332]	; (8008568 <HAL_GPIO_Init+0x340>)
 800841a:	4293      	cmp	r3, r2
 800841c:	d019      	beq.n	8008452 <HAL_GPIO_Init+0x22a>
 800841e:	687b      	ldr	r3, [r7, #4]
 8008420:	4a52      	ldr	r2, [pc, #328]	; (800856c <HAL_GPIO_Init+0x344>)
 8008422:	4293      	cmp	r3, r2
 8008424:	d013      	beq.n	800844e <HAL_GPIO_Init+0x226>
 8008426:	687b      	ldr	r3, [r7, #4]
 8008428:	4a51      	ldr	r2, [pc, #324]	; (8008570 <HAL_GPIO_Init+0x348>)
 800842a:	4293      	cmp	r3, r2
 800842c:	d00d      	beq.n	800844a <HAL_GPIO_Init+0x222>
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	4a50      	ldr	r2, [pc, #320]	; (8008574 <HAL_GPIO_Init+0x34c>)
 8008432:	4293      	cmp	r3, r2
 8008434:	d007      	beq.n	8008446 <HAL_GPIO_Init+0x21e>
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	4a4f      	ldr	r2, [pc, #316]	; (8008578 <HAL_GPIO_Init+0x350>)
 800843a:	4293      	cmp	r3, r2
 800843c:	d101      	bne.n	8008442 <HAL_GPIO_Init+0x21a>
 800843e:	2309      	movs	r3, #9
 8008440:	e012      	b.n	8008468 <HAL_GPIO_Init+0x240>
 8008442:	230a      	movs	r3, #10
 8008444:	e010      	b.n	8008468 <HAL_GPIO_Init+0x240>
 8008446:	2308      	movs	r3, #8
 8008448:	e00e      	b.n	8008468 <HAL_GPIO_Init+0x240>
 800844a:	2307      	movs	r3, #7
 800844c:	e00c      	b.n	8008468 <HAL_GPIO_Init+0x240>
 800844e:	2306      	movs	r3, #6
 8008450:	e00a      	b.n	8008468 <HAL_GPIO_Init+0x240>
 8008452:	2305      	movs	r3, #5
 8008454:	e008      	b.n	8008468 <HAL_GPIO_Init+0x240>
 8008456:	2304      	movs	r3, #4
 8008458:	e006      	b.n	8008468 <HAL_GPIO_Init+0x240>
 800845a:	2303      	movs	r3, #3
 800845c:	e004      	b.n	8008468 <HAL_GPIO_Init+0x240>
 800845e:	2302      	movs	r3, #2
 8008460:	e002      	b.n	8008468 <HAL_GPIO_Init+0x240>
 8008462:	2301      	movs	r3, #1
 8008464:	e000      	b.n	8008468 <HAL_GPIO_Init+0x240>
 8008466:	2300      	movs	r3, #0
 8008468:	69fa      	ldr	r2, [r7, #28]
 800846a:	f002 0203 	and.w	r2, r2, #3
 800846e:	0092      	lsls	r2, r2, #2
 8008470:	4093      	lsls	r3, r2
 8008472:	69ba      	ldr	r2, [r7, #24]
 8008474:	4313      	orrs	r3, r2
 8008476:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008478:	4935      	ldr	r1, [pc, #212]	; (8008550 <HAL_GPIO_Init+0x328>)
 800847a:	69fb      	ldr	r3, [r7, #28]
 800847c:	089b      	lsrs	r3, r3, #2
 800847e:	3302      	adds	r3, #2
 8008480:	69ba      	ldr	r2, [r7, #24]
 8008482:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8008486:	4b3d      	ldr	r3, [pc, #244]	; (800857c <HAL_GPIO_Init+0x354>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800848c:	693b      	ldr	r3, [r7, #16]
 800848e:	43db      	mvns	r3, r3
 8008490:	69ba      	ldr	r2, [r7, #24]
 8008492:	4013      	ands	r3, r2
 8008494:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8008496:	683b      	ldr	r3, [r7, #0]
 8008498:	685b      	ldr	r3, [r3, #4]
 800849a:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800849e:	2b00      	cmp	r3, #0
 80084a0:	d003      	beq.n	80084aa <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 80084a2:	69ba      	ldr	r2, [r7, #24]
 80084a4:	693b      	ldr	r3, [r7, #16]
 80084a6:	4313      	orrs	r3, r2
 80084a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80084aa:	4a34      	ldr	r2, [pc, #208]	; (800857c <HAL_GPIO_Init+0x354>)
 80084ac:	69bb      	ldr	r3, [r7, #24]
 80084ae:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80084b0:	4b32      	ldr	r3, [pc, #200]	; (800857c <HAL_GPIO_Init+0x354>)
 80084b2:	685b      	ldr	r3, [r3, #4]
 80084b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084b6:	693b      	ldr	r3, [r7, #16]
 80084b8:	43db      	mvns	r3, r3
 80084ba:	69ba      	ldr	r2, [r7, #24]
 80084bc:	4013      	ands	r3, r2
 80084be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80084c0:	683b      	ldr	r3, [r7, #0]
 80084c2:	685b      	ldr	r3, [r3, #4]
 80084c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80084c8:	2b00      	cmp	r3, #0
 80084ca:	d003      	beq.n	80084d4 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80084cc:	69ba      	ldr	r2, [r7, #24]
 80084ce:	693b      	ldr	r3, [r7, #16]
 80084d0:	4313      	orrs	r3, r2
 80084d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80084d4:	4a29      	ldr	r2, [pc, #164]	; (800857c <HAL_GPIO_Init+0x354>)
 80084d6:	69bb      	ldr	r3, [r7, #24]
 80084d8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80084da:	4b28      	ldr	r3, [pc, #160]	; (800857c <HAL_GPIO_Init+0x354>)
 80084dc:	689b      	ldr	r3, [r3, #8]
 80084de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80084e0:	693b      	ldr	r3, [r7, #16]
 80084e2:	43db      	mvns	r3, r3
 80084e4:	69ba      	ldr	r2, [r7, #24]
 80084e6:	4013      	ands	r3, r2
 80084e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	685b      	ldr	r3, [r3, #4]
 80084ee:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d003      	beq.n	80084fe <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80084f6:	69ba      	ldr	r2, [r7, #24]
 80084f8:	693b      	ldr	r3, [r7, #16]
 80084fa:	4313      	orrs	r3, r2
 80084fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80084fe:	4a1f      	ldr	r2, [pc, #124]	; (800857c <HAL_GPIO_Init+0x354>)
 8008500:	69bb      	ldr	r3, [r7, #24]
 8008502:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008504:	4b1d      	ldr	r3, [pc, #116]	; (800857c <HAL_GPIO_Init+0x354>)
 8008506:	68db      	ldr	r3, [r3, #12]
 8008508:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800850a:	693b      	ldr	r3, [r7, #16]
 800850c:	43db      	mvns	r3, r3
 800850e:	69ba      	ldr	r2, [r7, #24]
 8008510:	4013      	ands	r3, r2
 8008512:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8008514:	683b      	ldr	r3, [r7, #0]
 8008516:	685b      	ldr	r3, [r3, #4]
 8008518:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800851c:	2b00      	cmp	r3, #0
 800851e:	d003      	beq.n	8008528 <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8008520:	69ba      	ldr	r2, [r7, #24]
 8008522:	693b      	ldr	r3, [r7, #16]
 8008524:	4313      	orrs	r3, r2
 8008526:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008528:	4a14      	ldr	r2, [pc, #80]	; (800857c <HAL_GPIO_Init+0x354>)
 800852a:	69bb      	ldr	r3, [r7, #24]
 800852c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800852e:	69fb      	ldr	r3, [r7, #28]
 8008530:	3301      	adds	r3, #1
 8008532:	61fb      	str	r3, [r7, #28]
 8008534:	69fb      	ldr	r3, [r7, #28]
 8008536:	2b0f      	cmp	r3, #15
 8008538:	f67f ae84 	bls.w	8008244 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800853c:	bf00      	nop
 800853e:	bf00      	nop
 8008540:	3724      	adds	r7, #36	; 0x24
 8008542:	46bd      	mov	sp, r7
 8008544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008548:	4770      	bx	lr
 800854a:	bf00      	nop
 800854c:	40023800 	.word	0x40023800
 8008550:	40013800 	.word	0x40013800
 8008554:	40020000 	.word	0x40020000
 8008558:	40020400 	.word	0x40020400
 800855c:	40020800 	.word	0x40020800
 8008560:	40020c00 	.word	0x40020c00
 8008564:	40021000 	.word	0x40021000
 8008568:	40021400 	.word	0x40021400
 800856c:	40021800 	.word	0x40021800
 8008570:	40021c00 	.word	0x40021c00
 8008574:	40022000 	.word	0x40022000
 8008578:	40022400 	.word	0x40022400
 800857c:	40013c00 	.word	0x40013c00

08008580 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008580:	b480      	push	{r7}
 8008582:	b085      	sub	sp, #20
 8008584:	af00      	add	r7, sp, #0
 8008586:	6078      	str	r0, [r7, #4]
 8008588:	460b      	mov	r3, r1
 800858a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 800858c:	687b      	ldr	r3, [r7, #4]
 800858e:	691a      	ldr	r2, [r3, #16]
 8008590:	887b      	ldrh	r3, [r7, #2]
 8008592:	4013      	ands	r3, r2
 8008594:	2b00      	cmp	r3, #0
 8008596:	d002      	beq.n	800859e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008598:	2301      	movs	r3, #1
 800859a:	73fb      	strb	r3, [r7, #15]
 800859c:	e001      	b.n	80085a2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800859e:	2300      	movs	r3, #0
 80085a0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80085a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80085a4:	4618      	mov	r0, r3
 80085a6:	3714      	adds	r7, #20
 80085a8:	46bd      	mov	sp, r7
 80085aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085ae:	4770      	bx	lr

080085b0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80085b0:	b480      	push	{r7}
 80085b2:	b083      	sub	sp, #12
 80085b4:	af00      	add	r7, sp, #0
 80085b6:	6078      	str	r0, [r7, #4]
 80085b8:	460b      	mov	r3, r1
 80085ba:	807b      	strh	r3, [r7, #2]
 80085bc:	4613      	mov	r3, r2
 80085be:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80085c0:	787b      	ldrb	r3, [r7, #1]
 80085c2:	2b00      	cmp	r3, #0
 80085c4:	d003      	beq.n	80085ce <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80085c6:	887a      	ldrh	r2, [r7, #2]
 80085c8:	687b      	ldr	r3, [r7, #4]
 80085ca:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80085cc:	e003      	b.n	80085d6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80085ce:	887b      	ldrh	r3, [r7, #2]
 80085d0:	041a      	lsls	r2, r3, #16
 80085d2:	687b      	ldr	r3, [r7, #4]
 80085d4:	619a      	str	r2, [r3, #24]
}
 80085d6:	bf00      	nop
 80085d8:	370c      	adds	r7, #12
 80085da:	46bd      	mov	sp, r7
 80085dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80085e0:	4770      	bx	lr
	...

080085e4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 80085e4:	b580      	push	{r7, lr}
 80085e6:	b082      	sub	sp, #8
 80085e8:	af00      	add	r7, sp, #0
 80085ea:	4603      	mov	r3, r0
 80085ec:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 80085ee:	4b08      	ldr	r3, [pc, #32]	; (8008610 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80085f0:	695a      	ldr	r2, [r3, #20]
 80085f2:	88fb      	ldrh	r3, [r7, #6]
 80085f4:	4013      	ands	r3, r2
 80085f6:	2b00      	cmp	r3, #0
 80085f8:	d006      	beq.n	8008608 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 80085fa:	4a05      	ldr	r2, [pc, #20]	; (8008610 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 80085fc:	88fb      	ldrh	r3, [r7, #6]
 80085fe:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8008600:	88fb      	ldrh	r3, [r7, #6]
 8008602:	4618      	mov	r0, r3
 8008604:	f7fb fc08 	bl	8003e18 <HAL_GPIO_EXTI_Callback>
  }
}
 8008608:	bf00      	nop
 800860a:	3708      	adds	r7, #8
 800860c:	46bd      	mov	sp, r7
 800860e:	bd80      	pop	{r7, pc}
 8008610:	40013c00 	.word	0x40013c00

08008614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8008614:	b580      	push	{r7, lr}
 8008616:	b084      	sub	sp, #16
 8008618:	af00      	add	r7, sp, #0
 800861a:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800861c:	687b      	ldr	r3, [r7, #4]
 800861e:	2b00      	cmp	r3, #0
 8008620:	d101      	bne.n	8008626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8008622:	2301      	movs	r3, #1
 8008624:	e12b      	b.n	800887e <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8008626:	687b      	ldr	r3, [r7, #4]
 8008628:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800862c:	b2db      	uxtb	r3, r3
 800862e:	2b00      	cmp	r3, #0
 8008630:	d106      	bne.n	8008640 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	2200      	movs	r2, #0
 8008636:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f7fa fccc 	bl	8002fd8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2224      	movs	r2, #36	; 0x24
 8008644:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8008648:	687b      	ldr	r3, [r7, #4]
 800864a:	681b      	ldr	r3, [r3, #0]
 800864c:	681a      	ldr	r2, [r3, #0]
 800864e:	687b      	ldr	r3, [r7, #4]
 8008650:	681b      	ldr	r3, [r3, #0]
 8008652:	f022 0201 	bic.w	r2, r2, #1
 8008656:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	681b      	ldr	r3, [r3, #0]
 800865c:	681a      	ldr	r2, [r3, #0]
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	681b      	ldr	r3, [r3, #0]
 8008662:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008666:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	681b      	ldr	r3, [r3, #0]
 800866c:	681a      	ldr	r2, [r3, #0]
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	681b      	ldr	r3, [r3, #0]
 8008672:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8008676:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008678:	f001 fd66 	bl	800a148 <HAL_RCC_GetPCLK1Freq>
 800867c:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800867e:	687b      	ldr	r3, [r7, #4]
 8008680:	685b      	ldr	r3, [r3, #4]
 8008682:	4a81      	ldr	r2, [pc, #516]	; (8008888 <HAL_I2C_Init+0x274>)
 8008684:	4293      	cmp	r3, r2
 8008686:	d807      	bhi.n	8008698 <HAL_I2C_Init+0x84>
 8008688:	68fb      	ldr	r3, [r7, #12]
 800868a:	4a80      	ldr	r2, [pc, #512]	; (800888c <HAL_I2C_Init+0x278>)
 800868c:	4293      	cmp	r3, r2
 800868e:	bf94      	ite	ls
 8008690:	2301      	movls	r3, #1
 8008692:	2300      	movhi	r3, #0
 8008694:	b2db      	uxtb	r3, r3
 8008696:	e006      	b.n	80086a6 <HAL_I2C_Init+0x92>
 8008698:	68fb      	ldr	r3, [r7, #12]
 800869a:	4a7d      	ldr	r2, [pc, #500]	; (8008890 <HAL_I2C_Init+0x27c>)
 800869c:	4293      	cmp	r3, r2
 800869e:	bf94      	ite	ls
 80086a0:	2301      	movls	r3, #1
 80086a2:	2300      	movhi	r3, #0
 80086a4:	b2db      	uxtb	r3, r3
 80086a6:	2b00      	cmp	r3, #0
 80086a8:	d001      	beq.n	80086ae <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 80086aa:	2301      	movs	r3, #1
 80086ac:	e0e7      	b.n	800887e <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 80086ae:	68fb      	ldr	r3, [r7, #12]
 80086b0:	4a78      	ldr	r2, [pc, #480]	; (8008894 <HAL_I2C_Init+0x280>)
 80086b2:	fba2 2303 	umull	r2, r3, r2, r3
 80086b6:	0c9b      	lsrs	r3, r3, #18
 80086b8:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	685b      	ldr	r3, [r3, #4]
 80086c0:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80086c4:	687b      	ldr	r3, [r7, #4]
 80086c6:	681b      	ldr	r3, [r3, #0]
 80086c8:	68ba      	ldr	r2, [r7, #8]
 80086ca:	430a      	orrs	r2, r1
 80086cc:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80086ce:	687b      	ldr	r3, [r7, #4]
 80086d0:	681b      	ldr	r3, [r3, #0]
 80086d2:	6a1b      	ldr	r3, [r3, #32]
 80086d4:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80086d8:	687b      	ldr	r3, [r7, #4]
 80086da:	685b      	ldr	r3, [r3, #4]
 80086dc:	4a6a      	ldr	r2, [pc, #424]	; (8008888 <HAL_I2C_Init+0x274>)
 80086de:	4293      	cmp	r3, r2
 80086e0:	d802      	bhi.n	80086e8 <HAL_I2C_Init+0xd4>
 80086e2:	68bb      	ldr	r3, [r7, #8]
 80086e4:	3301      	adds	r3, #1
 80086e6:	e009      	b.n	80086fc <HAL_I2C_Init+0xe8>
 80086e8:	68bb      	ldr	r3, [r7, #8]
 80086ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80086ee:	fb02 f303 	mul.w	r3, r2, r3
 80086f2:	4a69      	ldr	r2, [pc, #420]	; (8008898 <HAL_I2C_Init+0x284>)
 80086f4:	fba2 2303 	umull	r2, r3, r2, r3
 80086f8:	099b      	lsrs	r3, r3, #6
 80086fa:	3301      	adds	r3, #1
 80086fc:	687a      	ldr	r2, [r7, #4]
 80086fe:	6812      	ldr	r2, [r2, #0]
 8008700:	430b      	orrs	r3, r1
 8008702:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8008704:	687b      	ldr	r3, [r7, #4]
 8008706:	681b      	ldr	r3, [r3, #0]
 8008708:	69db      	ldr	r3, [r3, #28]
 800870a:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 800870e:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 8008712:	687b      	ldr	r3, [r7, #4]
 8008714:	685b      	ldr	r3, [r3, #4]
 8008716:	495c      	ldr	r1, [pc, #368]	; (8008888 <HAL_I2C_Init+0x274>)
 8008718:	428b      	cmp	r3, r1
 800871a:	d819      	bhi.n	8008750 <HAL_I2C_Init+0x13c>
 800871c:	68fb      	ldr	r3, [r7, #12]
 800871e:	1e59      	subs	r1, r3, #1
 8008720:	687b      	ldr	r3, [r7, #4]
 8008722:	685b      	ldr	r3, [r3, #4]
 8008724:	005b      	lsls	r3, r3, #1
 8008726:	fbb1 f3f3 	udiv	r3, r1, r3
 800872a:	1c59      	adds	r1, r3, #1
 800872c:	f640 73fc 	movw	r3, #4092	; 0xffc
 8008730:	400b      	ands	r3, r1
 8008732:	2b00      	cmp	r3, #0
 8008734:	d00a      	beq.n	800874c <HAL_I2C_Init+0x138>
 8008736:	68fb      	ldr	r3, [r7, #12]
 8008738:	1e59      	subs	r1, r3, #1
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	685b      	ldr	r3, [r3, #4]
 800873e:	005b      	lsls	r3, r3, #1
 8008740:	fbb1 f3f3 	udiv	r3, r1, r3
 8008744:	3301      	adds	r3, #1
 8008746:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800874a:	e051      	b.n	80087f0 <HAL_I2C_Init+0x1dc>
 800874c:	2304      	movs	r3, #4
 800874e:	e04f      	b.n	80087f0 <HAL_I2C_Init+0x1dc>
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	689b      	ldr	r3, [r3, #8]
 8008754:	2b00      	cmp	r3, #0
 8008756:	d111      	bne.n	800877c <HAL_I2C_Init+0x168>
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	1e58      	subs	r0, r3, #1
 800875c:	687b      	ldr	r3, [r7, #4]
 800875e:	6859      	ldr	r1, [r3, #4]
 8008760:	460b      	mov	r3, r1
 8008762:	005b      	lsls	r3, r3, #1
 8008764:	440b      	add	r3, r1
 8008766:	fbb0 f3f3 	udiv	r3, r0, r3
 800876a:	3301      	adds	r3, #1
 800876c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008770:	2b00      	cmp	r3, #0
 8008772:	bf0c      	ite	eq
 8008774:	2301      	moveq	r3, #1
 8008776:	2300      	movne	r3, #0
 8008778:	b2db      	uxtb	r3, r3
 800877a:	e012      	b.n	80087a2 <HAL_I2C_Init+0x18e>
 800877c:	68fb      	ldr	r3, [r7, #12]
 800877e:	1e58      	subs	r0, r3, #1
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6859      	ldr	r1, [r3, #4]
 8008784:	460b      	mov	r3, r1
 8008786:	009b      	lsls	r3, r3, #2
 8008788:	440b      	add	r3, r1
 800878a:	0099      	lsls	r1, r3, #2
 800878c:	440b      	add	r3, r1
 800878e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008792:	3301      	adds	r3, #1
 8008794:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008798:	2b00      	cmp	r3, #0
 800879a:	bf0c      	ite	eq
 800879c:	2301      	moveq	r3, #1
 800879e:	2300      	movne	r3, #0
 80087a0:	b2db      	uxtb	r3, r3
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	d001      	beq.n	80087aa <HAL_I2C_Init+0x196>
 80087a6:	2301      	movs	r3, #1
 80087a8:	e022      	b.n	80087f0 <HAL_I2C_Init+0x1dc>
 80087aa:	687b      	ldr	r3, [r7, #4]
 80087ac:	689b      	ldr	r3, [r3, #8]
 80087ae:	2b00      	cmp	r3, #0
 80087b0:	d10e      	bne.n	80087d0 <HAL_I2C_Init+0x1bc>
 80087b2:	68fb      	ldr	r3, [r7, #12]
 80087b4:	1e58      	subs	r0, r3, #1
 80087b6:	687b      	ldr	r3, [r7, #4]
 80087b8:	6859      	ldr	r1, [r3, #4]
 80087ba:	460b      	mov	r3, r1
 80087bc:	005b      	lsls	r3, r3, #1
 80087be:	440b      	add	r3, r1
 80087c0:	fbb0 f3f3 	udiv	r3, r0, r3
 80087c4:	3301      	adds	r3, #1
 80087c6:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087ca:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80087ce:	e00f      	b.n	80087f0 <HAL_I2C_Init+0x1dc>
 80087d0:	68fb      	ldr	r3, [r7, #12]
 80087d2:	1e58      	subs	r0, r3, #1
 80087d4:	687b      	ldr	r3, [r7, #4]
 80087d6:	6859      	ldr	r1, [r3, #4]
 80087d8:	460b      	mov	r3, r1
 80087da:	009b      	lsls	r3, r3, #2
 80087dc:	440b      	add	r3, r1
 80087de:	0099      	lsls	r1, r3, #2
 80087e0:	440b      	add	r3, r1
 80087e2:	fbb0 f3f3 	udiv	r3, r0, r3
 80087e6:	3301      	adds	r3, #1
 80087e8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80087ec:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80087f0:	6879      	ldr	r1, [r7, #4]
 80087f2:	6809      	ldr	r1, [r1, #0]
 80087f4:	4313      	orrs	r3, r2
 80087f6:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80087f8:	687b      	ldr	r3, [r7, #4]
 80087fa:	681b      	ldr	r3, [r3, #0]
 80087fc:	681b      	ldr	r3, [r3, #0]
 80087fe:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	69da      	ldr	r2, [r3, #28]
 8008806:	687b      	ldr	r3, [r7, #4]
 8008808:	6a1b      	ldr	r3, [r3, #32]
 800880a:	431a      	orrs	r2, r3
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	430a      	orrs	r2, r1
 8008812:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	681b      	ldr	r3, [r3, #0]
 8008818:	689b      	ldr	r3, [r3, #8]
 800881a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800881e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	6911      	ldr	r1, [r2, #16]
 8008826:	687a      	ldr	r2, [r7, #4]
 8008828:	68d2      	ldr	r2, [r2, #12]
 800882a:	4311      	orrs	r1, r2
 800882c:	687a      	ldr	r2, [r7, #4]
 800882e:	6812      	ldr	r2, [r2, #0]
 8008830:	430b      	orrs	r3, r1
 8008832:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8008834:	687b      	ldr	r3, [r7, #4]
 8008836:	681b      	ldr	r3, [r3, #0]
 8008838:	68db      	ldr	r3, [r3, #12]
 800883a:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800883e:	687b      	ldr	r3, [r7, #4]
 8008840:	695a      	ldr	r2, [r3, #20]
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	431a      	orrs	r2, r3
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	430a      	orrs	r2, r1
 800884e:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8008850:	687b      	ldr	r3, [r7, #4]
 8008852:	681b      	ldr	r3, [r3, #0]
 8008854:	681a      	ldr	r2, [r3, #0]
 8008856:	687b      	ldr	r3, [r7, #4]
 8008858:	681b      	ldr	r3, [r3, #0]
 800885a:	f042 0201 	orr.w	r2, r2, #1
 800885e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	2200      	movs	r2, #0
 8008864:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8008866:	687b      	ldr	r3, [r7, #4]
 8008868:	2220      	movs	r2, #32
 800886a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800886e:	687b      	ldr	r3, [r7, #4]
 8008870:	2200      	movs	r2, #0
 8008872:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800887c:	2300      	movs	r3, #0
}
 800887e:	4618      	mov	r0, r3
 8008880:	3710      	adds	r7, #16
 8008882:	46bd      	mov	sp, r7
 8008884:	bd80      	pop	{r7, pc}
 8008886:	bf00      	nop
 8008888:	000186a0 	.word	0x000186a0
 800888c:	001e847f 	.word	0x001e847f
 8008890:	003d08ff 	.word	0x003d08ff
 8008894:	431bde83 	.word	0x431bde83
 8008898:	10624dd3 	.word	0x10624dd3

0800889c <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800889c:	b580      	push	{r7, lr}
 800889e:	b088      	sub	sp, #32
 80088a0:	af02      	add	r7, sp, #8
 80088a2:	60f8      	str	r0, [r7, #12]
 80088a4:	4608      	mov	r0, r1
 80088a6:	4611      	mov	r1, r2
 80088a8:	461a      	mov	r2, r3
 80088aa:	4603      	mov	r3, r0
 80088ac:	817b      	strh	r3, [r7, #10]
 80088ae:	460b      	mov	r3, r1
 80088b0:	813b      	strh	r3, [r7, #8]
 80088b2:	4613      	mov	r3, r2
 80088b4:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80088b6:	f7fe ff63 	bl	8007780 <HAL_GetTick>
 80088ba:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80088c2:	b2db      	uxtb	r3, r3
 80088c4:	2b20      	cmp	r3, #32
 80088c6:	f040 80d9 	bne.w	8008a7c <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	9300      	str	r3, [sp, #0]
 80088ce:	2319      	movs	r3, #25
 80088d0:	2201      	movs	r2, #1
 80088d2:	496d      	ldr	r1, [pc, #436]	; (8008a88 <HAL_I2C_Mem_Write+0x1ec>)
 80088d4:	68f8      	ldr	r0, [r7, #12]
 80088d6:	f000 fcb5 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 80088da:	4603      	mov	r3, r0
 80088dc:	2b00      	cmp	r3, #0
 80088de:	d001      	beq.n	80088e4 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 80088e0:	2302      	movs	r3, #2
 80088e2:	e0cc      	b.n	8008a7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80088e4:	68fb      	ldr	r3, [r7, #12]
 80088e6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80088ea:	2b01      	cmp	r3, #1
 80088ec:	d101      	bne.n	80088f2 <HAL_I2C_Mem_Write+0x56>
 80088ee:	2302      	movs	r3, #2
 80088f0:	e0c5      	b.n	8008a7e <HAL_I2C_Mem_Write+0x1e2>
 80088f2:	68fb      	ldr	r3, [r7, #12]
 80088f4:	2201      	movs	r2, #1
 80088f6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80088fa:	68fb      	ldr	r3, [r7, #12]
 80088fc:	681b      	ldr	r3, [r3, #0]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f003 0301 	and.w	r3, r3, #1
 8008904:	2b01      	cmp	r3, #1
 8008906:	d007      	beq.n	8008918 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008908:	68fb      	ldr	r3, [r7, #12]
 800890a:	681b      	ldr	r3, [r3, #0]
 800890c:	681a      	ldr	r2, [r3, #0]
 800890e:	68fb      	ldr	r3, [r7, #12]
 8008910:	681b      	ldr	r3, [r3, #0]
 8008912:	f042 0201 	orr.w	r2, r2, #1
 8008916:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008918:	68fb      	ldr	r3, [r7, #12]
 800891a:	681b      	ldr	r3, [r3, #0]
 800891c:	681a      	ldr	r2, [r3, #0]
 800891e:	68fb      	ldr	r3, [r7, #12]
 8008920:	681b      	ldr	r3, [r3, #0]
 8008922:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008926:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8008928:	68fb      	ldr	r3, [r7, #12]
 800892a:	2221      	movs	r2, #33	; 0x21
 800892c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008930:	68fb      	ldr	r3, [r7, #12]
 8008932:	2240      	movs	r2, #64	; 0x40
 8008934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008938:	68fb      	ldr	r3, [r7, #12]
 800893a:	2200      	movs	r2, #0
 800893c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800893e:	68fb      	ldr	r3, [r7, #12]
 8008940:	6a3a      	ldr	r2, [r7, #32]
 8008942:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008944:	68fb      	ldr	r3, [r7, #12]
 8008946:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8008948:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 800894a:	68fb      	ldr	r3, [r7, #12]
 800894c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800894e:	b29a      	uxth	r2, r3
 8008950:	68fb      	ldr	r3, [r7, #12]
 8008952:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008954:	68fb      	ldr	r3, [r7, #12]
 8008956:	4a4d      	ldr	r2, [pc, #308]	; (8008a8c <HAL_I2C_Mem_Write+0x1f0>)
 8008958:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 800895a:	88f8      	ldrh	r0, [r7, #6]
 800895c:	893a      	ldrh	r2, [r7, #8]
 800895e:	8979      	ldrh	r1, [r7, #10]
 8008960:	697b      	ldr	r3, [r7, #20]
 8008962:	9301      	str	r3, [sp, #4]
 8008964:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8008966:	9300      	str	r3, [sp, #0]
 8008968:	4603      	mov	r3, r0
 800896a:	68f8      	ldr	r0, [r7, #12]
 800896c:	f000 faec 	bl	8008f48 <I2C_RequestMemoryWrite>
 8008970:	4603      	mov	r3, r0
 8008972:	2b00      	cmp	r3, #0
 8008974:	d052      	beq.n	8008a1c <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8008976:	2301      	movs	r3, #1
 8008978:	e081      	b.n	8008a7e <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800897a:	697a      	ldr	r2, [r7, #20]
 800897c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800897e:	68f8      	ldr	r0, [r7, #12]
 8008980:	f000 fd36 	bl	80093f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008984:	4603      	mov	r3, r0
 8008986:	2b00      	cmp	r3, #0
 8008988:	d00d      	beq.n	80089a6 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800898a:	68fb      	ldr	r3, [r7, #12]
 800898c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800898e:	2b04      	cmp	r3, #4
 8008990:	d107      	bne.n	80089a2 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008992:	68fb      	ldr	r3, [r7, #12]
 8008994:	681b      	ldr	r3, [r3, #0]
 8008996:	681a      	ldr	r2, [r3, #0]
 8008998:	68fb      	ldr	r3, [r7, #12]
 800899a:	681b      	ldr	r3, [r3, #0]
 800899c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80089a0:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 80089a2:	2301      	movs	r3, #1
 80089a4:	e06b      	b.n	8008a7e <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089aa:	781a      	ldrb	r2, [r3, #0]
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	681b      	ldr	r3, [r3, #0]
 80089b0:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80089b2:	68fb      	ldr	r3, [r7, #12]
 80089b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089b6:	1c5a      	adds	r2, r3, #1
 80089b8:	68fb      	ldr	r3, [r7, #12]
 80089ba:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 80089bc:	68fb      	ldr	r3, [r7, #12]
 80089be:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089c0:	3b01      	subs	r3, #1
 80089c2:	b29a      	uxth	r2, r3
 80089c4:	68fb      	ldr	r3, [r7, #12]
 80089c6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80089c8:	68fb      	ldr	r3, [r7, #12]
 80089ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80089cc:	b29b      	uxth	r3, r3
 80089ce:	3b01      	subs	r3, #1
 80089d0:	b29a      	uxth	r2, r3
 80089d2:	68fb      	ldr	r3, [r7, #12]
 80089d4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 80089d6:	68fb      	ldr	r3, [r7, #12]
 80089d8:	681b      	ldr	r3, [r3, #0]
 80089da:	695b      	ldr	r3, [r3, #20]
 80089dc:	f003 0304 	and.w	r3, r3, #4
 80089e0:	2b04      	cmp	r3, #4
 80089e2:	d11b      	bne.n	8008a1c <HAL_I2C_Mem_Write+0x180>
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80089e8:	2b00      	cmp	r3, #0
 80089ea:	d017      	beq.n	8008a1c <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80089ec:	68fb      	ldr	r3, [r7, #12]
 80089ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089f0:	781a      	ldrb	r2, [r3, #0]
 80089f2:	68fb      	ldr	r3, [r7, #12]
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80089fc:	1c5a      	adds	r2, r3, #1
 80089fe:	68fb      	ldr	r3, [r7, #12]
 8008a00:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008a02:	68fb      	ldr	r3, [r7, #12]
 8008a04:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a06:	3b01      	subs	r3, #1
 8008a08:	b29a      	uxth	r2, r3
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008a0e:	68fb      	ldr	r3, [r7, #12]
 8008a10:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008a12:	b29b      	uxth	r3, r3
 8008a14:	3b01      	subs	r3, #1
 8008a16:	b29a      	uxth	r2, r3
 8008a18:	68fb      	ldr	r3, [r7, #12]
 8008a1a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008a1c:	68fb      	ldr	r3, [r7, #12]
 8008a1e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008a20:	2b00      	cmp	r3, #0
 8008a22:	d1aa      	bne.n	800897a <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008a24:	697a      	ldr	r2, [r7, #20]
 8008a26:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8008a28:	68f8      	ldr	r0, [r7, #12]
 8008a2a:	f000 fd22 	bl	8009472 <I2C_WaitOnBTFFlagUntilTimeout>
 8008a2e:	4603      	mov	r3, r0
 8008a30:	2b00      	cmp	r3, #0
 8008a32:	d00d      	beq.n	8008a50 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008a34:	68fb      	ldr	r3, [r7, #12]
 8008a36:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008a38:	2b04      	cmp	r3, #4
 8008a3a:	d107      	bne.n	8008a4c <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a3c:	68fb      	ldr	r3, [r7, #12]
 8008a3e:	681b      	ldr	r3, [r3, #0]
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	68fb      	ldr	r3, [r7, #12]
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a4a:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8008a4c:	2301      	movs	r3, #1
 8008a4e:	e016      	b.n	8008a7e <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008a50:	68fb      	ldr	r3, [r7, #12]
 8008a52:	681b      	ldr	r3, [r3, #0]
 8008a54:	681a      	ldr	r2, [r3, #0]
 8008a56:	68fb      	ldr	r3, [r7, #12]
 8008a58:	681b      	ldr	r3, [r3, #0]
 8008a5a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008a5e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008a60:	68fb      	ldr	r3, [r7, #12]
 8008a62:	2220      	movs	r2, #32
 8008a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008a68:	68fb      	ldr	r3, [r7, #12]
 8008a6a:	2200      	movs	r2, #0
 8008a6c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	2200      	movs	r2, #0
 8008a74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008a78:	2300      	movs	r3, #0
 8008a7a:	e000      	b.n	8008a7e <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8008a7c:	2302      	movs	r3, #2
  }
}
 8008a7e:	4618      	mov	r0, r3
 8008a80:	3718      	adds	r7, #24
 8008a82:	46bd      	mov	sp, r7
 8008a84:	bd80      	pop	{r7, pc}
 8008a86:	bf00      	nop
 8008a88:	00100002 	.word	0x00100002
 8008a8c:	ffff0000 	.word	0xffff0000

08008a90 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008a90:	b580      	push	{r7, lr}
 8008a92:	b08c      	sub	sp, #48	; 0x30
 8008a94:	af02      	add	r7, sp, #8
 8008a96:	60f8      	str	r0, [r7, #12]
 8008a98:	4608      	mov	r0, r1
 8008a9a:	4611      	mov	r1, r2
 8008a9c:	461a      	mov	r2, r3
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	817b      	strh	r3, [r7, #10]
 8008aa2:	460b      	mov	r3, r1
 8008aa4:	813b      	strh	r3, [r7, #8]
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8008aaa:	f7fe fe69 	bl	8007780 <HAL_GetTick>
 8008aae:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ab0:	68fb      	ldr	r3, [r7, #12]
 8008ab2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008ab6:	b2db      	uxtb	r3, r3
 8008ab8:	2b20      	cmp	r3, #32
 8008aba:	f040 8208 	bne.w	8008ece <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8008abe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008ac0:	9300      	str	r3, [sp, #0]
 8008ac2:	2319      	movs	r3, #25
 8008ac4:	2201      	movs	r2, #1
 8008ac6:	497b      	ldr	r1, [pc, #492]	; (8008cb4 <HAL_I2C_Mem_Read+0x224>)
 8008ac8:	68f8      	ldr	r0, [r7, #12]
 8008aca:	f000 fbbb 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 8008ace:	4603      	mov	r3, r0
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d001      	beq.n	8008ad8 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8008ad4:	2302      	movs	r3, #2
 8008ad6:	e1fb      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8008ad8:	68fb      	ldr	r3, [r7, #12]
 8008ada:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8008ade:	2b01      	cmp	r3, #1
 8008ae0:	d101      	bne.n	8008ae6 <HAL_I2C_Mem_Read+0x56>
 8008ae2:	2302      	movs	r3, #2
 8008ae4:	e1f4      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
 8008ae6:	68fb      	ldr	r3, [r7, #12]
 8008ae8:	2201      	movs	r2, #1
 8008aea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008aee:	68fb      	ldr	r3, [r7, #12]
 8008af0:	681b      	ldr	r3, [r3, #0]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	f003 0301 	and.w	r3, r3, #1
 8008af8:	2b01      	cmp	r3, #1
 8008afa:	d007      	beq.n	8008b0c <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008afc:	68fb      	ldr	r3, [r7, #12]
 8008afe:	681b      	ldr	r3, [r3, #0]
 8008b00:	681a      	ldr	r2, [r3, #0]
 8008b02:	68fb      	ldr	r3, [r7, #12]
 8008b04:	681b      	ldr	r3, [r3, #0]
 8008b06:	f042 0201 	orr.w	r2, r2, #1
 8008b0a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008b0c:	68fb      	ldr	r3, [r7, #12]
 8008b0e:	681b      	ldr	r3, [r3, #0]
 8008b10:	681a      	ldr	r2, [r3, #0]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	681b      	ldr	r3, [r3, #0]
 8008b16:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008b1a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8008b1c:	68fb      	ldr	r3, [r7, #12]
 8008b1e:	2222      	movs	r2, #34	; 0x22
 8008b20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8008b24:	68fb      	ldr	r3, [r7, #12]
 8008b26:	2240      	movs	r2, #64	; 0x40
 8008b28:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8008b2c:	68fb      	ldr	r3, [r7, #12]
 8008b2e:	2200      	movs	r2, #0
 8008b30:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8008b32:	68fb      	ldr	r3, [r7, #12]
 8008b34:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8008b36:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8008b38:	68fb      	ldr	r3, [r7, #12]
 8008b3a:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8008b3c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8008b3e:	68fb      	ldr	r3, [r7, #12]
 8008b40:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008b42:	b29a      	uxth	r2, r3
 8008b44:	68fb      	ldr	r3, [r7, #12]
 8008b46:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8008b48:	68fb      	ldr	r3, [r7, #12]
 8008b4a:	4a5b      	ldr	r2, [pc, #364]	; (8008cb8 <HAL_I2C_Mem_Read+0x228>)
 8008b4c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8008b4e:	88f8      	ldrh	r0, [r7, #6]
 8008b50:	893a      	ldrh	r2, [r7, #8]
 8008b52:	8979      	ldrh	r1, [r7, #10]
 8008b54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008b56:	9301      	str	r3, [sp, #4]
 8008b58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008b5a:	9300      	str	r3, [sp, #0]
 8008b5c:	4603      	mov	r3, r0
 8008b5e:	68f8      	ldr	r0, [r7, #12]
 8008b60:	f000 fa88 	bl	8009074 <I2C_RequestMemoryRead>
 8008b64:	4603      	mov	r3, r0
 8008b66:	2b00      	cmp	r3, #0
 8008b68:	d001      	beq.n	8008b6e <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8008b6a:	2301      	movs	r3, #1
 8008b6c:	e1b0      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8008b6e:	68fb      	ldr	r3, [r7, #12]
 8008b70:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008b72:	2b00      	cmp	r3, #0
 8008b74:	d113      	bne.n	8008b9e <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008b76:	2300      	movs	r3, #0
 8008b78:	623b      	str	r3, [r7, #32]
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	681b      	ldr	r3, [r3, #0]
 8008b7e:	695b      	ldr	r3, [r3, #20]
 8008b80:	623b      	str	r3, [r7, #32]
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	681b      	ldr	r3, [r3, #0]
 8008b86:	699b      	ldr	r3, [r3, #24]
 8008b88:	623b      	str	r3, [r7, #32]
 8008b8a:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008b8c:	68fb      	ldr	r3, [r7, #12]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	681a      	ldr	r2, [r3, #0]
 8008b92:	68fb      	ldr	r3, [r7, #12]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008b9a:	601a      	str	r2, [r3, #0]
 8008b9c:	e184      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8008b9e:	68fb      	ldr	r3, [r7, #12]
 8008ba0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008ba2:	2b01      	cmp	r3, #1
 8008ba4:	d11b      	bne.n	8008bde <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008ba6:	68fb      	ldr	r3, [r7, #12]
 8008ba8:	681b      	ldr	r3, [r3, #0]
 8008baa:	681a      	ldr	r2, [r3, #0]
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bb4:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008bb6:	2300      	movs	r3, #0
 8008bb8:	61fb      	str	r3, [r7, #28]
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	695b      	ldr	r3, [r3, #20]
 8008bc0:	61fb      	str	r3, [r7, #28]
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	681b      	ldr	r3, [r3, #0]
 8008bc6:	699b      	ldr	r3, [r3, #24]
 8008bc8:	61fb      	str	r3, [r7, #28]
 8008bca:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008bcc:	68fb      	ldr	r3, [r7, #12]
 8008bce:	681b      	ldr	r3, [r3, #0]
 8008bd0:	681a      	ldr	r2, [r3, #0]
 8008bd2:	68fb      	ldr	r3, [r7, #12]
 8008bd4:	681b      	ldr	r3, [r3, #0]
 8008bd6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008bda:	601a      	str	r2, [r3, #0]
 8008bdc:	e164      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8008bde:	68fb      	ldr	r3, [r7, #12]
 8008be0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008be2:	2b02      	cmp	r3, #2
 8008be4:	d11b      	bne.n	8008c1e <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	681b      	ldr	r3, [r3, #0]
 8008bea:	681a      	ldr	r2, [r3, #0]
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	681b      	ldr	r3, [r3, #0]
 8008bf0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008bf4:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	681b      	ldr	r3, [r3, #0]
 8008bfa:	681a      	ldr	r2, [r3, #0]
 8008bfc:	68fb      	ldr	r3, [r7, #12]
 8008bfe:	681b      	ldr	r3, [r3, #0]
 8008c00:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008c04:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c06:	2300      	movs	r3, #0
 8008c08:	61bb      	str	r3, [r7, #24]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	681b      	ldr	r3, [r3, #0]
 8008c0e:	695b      	ldr	r3, [r3, #20]
 8008c10:	61bb      	str	r3, [r7, #24]
 8008c12:	68fb      	ldr	r3, [r7, #12]
 8008c14:	681b      	ldr	r3, [r3, #0]
 8008c16:	699b      	ldr	r3, [r3, #24]
 8008c18:	61bb      	str	r3, [r7, #24]
 8008c1a:	69bb      	ldr	r3, [r7, #24]
 8008c1c:	e144      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008c1e:	2300      	movs	r3, #0
 8008c20:	617b      	str	r3, [r7, #20]
 8008c22:	68fb      	ldr	r3, [r7, #12]
 8008c24:	681b      	ldr	r3, [r3, #0]
 8008c26:	695b      	ldr	r3, [r3, #20]
 8008c28:	617b      	str	r3, [r7, #20]
 8008c2a:	68fb      	ldr	r3, [r7, #12]
 8008c2c:	681b      	ldr	r3, [r3, #0]
 8008c2e:	699b      	ldr	r3, [r3, #24]
 8008c30:	617b      	str	r3, [r7, #20]
 8008c32:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8008c34:	e138      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8008c36:	68fb      	ldr	r3, [r7, #12]
 8008c38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c3a:	2b03      	cmp	r3, #3
 8008c3c:	f200 80f1 	bhi.w	8008e22 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c44:	2b01      	cmp	r3, #1
 8008c46:	d123      	bne.n	8008c90 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008c48:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008c4a:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008c4c:	68f8      	ldr	r0, [r7, #12]
 8008c4e:	f000 fc51 	bl	80094f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008c52:	4603      	mov	r3, r0
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d001      	beq.n	8008c5c <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 8008c58:	2301      	movs	r3, #1
 8008c5a:	e139      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008c5c:	68fb      	ldr	r3, [r7, #12]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	691a      	ldr	r2, [r3, #16]
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c66:	b2d2      	uxtb	r2, r2
 8008c68:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008c6a:	68fb      	ldr	r3, [r7, #12]
 8008c6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c6e:	1c5a      	adds	r2, r3, #1
 8008c70:	68fb      	ldr	r3, [r7, #12]
 8008c72:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008c74:	68fb      	ldr	r3, [r7, #12]
 8008c76:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c78:	3b01      	subs	r3, #1
 8008c7a:	b29a      	uxth	r2, r3
 8008c7c:	68fb      	ldr	r3, [r7, #12]
 8008c7e:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008c80:	68fb      	ldr	r3, [r7, #12]
 8008c82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008c84:	b29b      	uxth	r3, r3
 8008c86:	3b01      	subs	r3, #1
 8008c88:	b29a      	uxth	r2, r3
 8008c8a:	68fb      	ldr	r3, [r7, #12]
 8008c8c:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008c8e:	e10b      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8008c90:	68fb      	ldr	r3, [r7, #12]
 8008c92:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008c94:	2b02      	cmp	r3, #2
 8008c96:	d14e      	bne.n	8008d36 <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008c98:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008c9a:	9300      	str	r3, [sp, #0]
 8008c9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008c9e:	2200      	movs	r2, #0
 8008ca0:	4906      	ldr	r1, [pc, #24]	; (8008cbc <HAL_I2C_Mem_Read+0x22c>)
 8008ca2:	68f8      	ldr	r0, [r7, #12]
 8008ca4:	f000 face 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 8008ca8:	4603      	mov	r3, r0
 8008caa:	2b00      	cmp	r3, #0
 8008cac:	d008      	beq.n	8008cc0 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8008cae:	2301      	movs	r3, #1
 8008cb0:	e10e      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
 8008cb2:	bf00      	nop
 8008cb4:	00100002 	.word	0x00100002
 8008cb8:	ffff0000 	.word	0xffff0000
 8008cbc:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008cc0:	68fb      	ldr	r3, [r7, #12]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	681a      	ldr	r2, [r3, #0]
 8008cc6:	68fb      	ldr	r3, [r7, #12]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008cce:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008cd0:	68fb      	ldr	r3, [r7, #12]
 8008cd2:	681b      	ldr	r3, [r3, #0]
 8008cd4:	691a      	ldr	r2, [r3, #16]
 8008cd6:	68fb      	ldr	r3, [r7, #12]
 8008cd8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008cda:	b2d2      	uxtb	r2, r2
 8008cdc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008cde:	68fb      	ldr	r3, [r7, #12]
 8008ce0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008ce2:	1c5a      	adds	r2, r3, #1
 8008ce4:	68fb      	ldr	r3, [r7, #12]
 8008ce6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008cec:	3b01      	subs	r3, #1
 8008cee:	b29a      	uxth	r2, r3
 8008cf0:	68fb      	ldr	r3, [r7, #12]
 8008cf2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008cf4:	68fb      	ldr	r3, [r7, #12]
 8008cf6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008cf8:	b29b      	uxth	r3, r3
 8008cfa:	3b01      	subs	r3, #1
 8008cfc:	b29a      	uxth	r2, r3
 8008cfe:	68fb      	ldr	r3, [r7, #12]
 8008d00:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d02:	68fb      	ldr	r3, [r7, #12]
 8008d04:	681b      	ldr	r3, [r3, #0]
 8008d06:	691a      	ldr	r2, [r3, #16]
 8008d08:	68fb      	ldr	r3, [r7, #12]
 8008d0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d0c:	b2d2      	uxtb	r2, r2
 8008d0e:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d10:	68fb      	ldr	r3, [r7, #12]
 8008d12:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d14:	1c5a      	adds	r2, r3, #1
 8008d16:	68fb      	ldr	r3, [r7, #12]
 8008d18:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d1a:	68fb      	ldr	r3, [r7, #12]
 8008d1c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d1e:	3b01      	subs	r3, #1
 8008d20:	b29a      	uxth	r2, r3
 8008d22:	68fb      	ldr	r3, [r7, #12]
 8008d24:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d26:	68fb      	ldr	r3, [r7, #12]
 8008d28:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d2a:	b29b      	uxth	r3, r3
 8008d2c:	3b01      	subs	r3, #1
 8008d2e:	b29a      	uxth	r2, r3
 8008d30:	68fb      	ldr	r3, [r7, #12]
 8008d32:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008d34:	e0b8      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008d36:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d38:	9300      	str	r3, [sp, #0]
 8008d3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d3c:	2200      	movs	r2, #0
 8008d3e:	4966      	ldr	r1, [pc, #408]	; (8008ed8 <HAL_I2C_Mem_Read+0x448>)
 8008d40:	68f8      	ldr	r0, [r7, #12]
 8008d42:	f000 fa7f 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 8008d46:	4603      	mov	r3, r0
 8008d48:	2b00      	cmp	r3, #0
 8008d4a:	d001      	beq.n	8008d50 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8008d4c:	2301      	movs	r3, #1
 8008d4e:	e0bf      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008d50:	68fb      	ldr	r3, [r7, #12]
 8008d52:	681b      	ldr	r3, [r3, #0]
 8008d54:	681a      	ldr	r2, [r3, #0]
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008d5e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008d60:	68fb      	ldr	r3, [r7, #12]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	691a      	ldr	r2, [r3, #16]
 8008d66:	68fb      	ldr	r3, [r7, #12]
 8008d68:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d6a:	b2d2      	uxtb	r2, r2
 8008d6c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008d6e:	68fb      	ldr	r3, [r7, #12]
 8008d70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008d72:	1c5a      	adds	r2, r3, #1
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008d78:	68fb      	ldr	r3, [r7, #12]
 8008d7a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008d7c:	3b01      	subs	r3, #1
 8008d7e:	b29a      	uxth	r2, r3
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008d88:	b29b      	uxth	r3, r3
 8008d8a:	3b01      	subs	r3, #1
 8008d8c:	b29a      	uxth	r2, r3
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8008d92:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008d94:	9300      	str	r3, [sp, #0]
 8008d96:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8008d98:	2200      	movs	r2, #0
 8008d9a:	494f      	ldr	r1, [pc, #316]	; (8008ed8 <HAL_I2C_Mem_Read+0x448>)
 8008d9c:	68f8      	ldr	r0, [r7, #12]
 8008d9e:	f000 fa51 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 8008da2:	4603      	mov	r3, r0
 8008da4:	2b00      	cmp	r3, #0
 8008da6:	d001      	beq.n	8008dac <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8008da8:	2301      	movs	r3, #1
 8008daa:	e091      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008dac:	68fb      	ldr	r3, [r7, #12]
 8008dae:	681b      	ldr	r3, [r3, #0]
 8008db0:	681a      	ldr	r2, [r3, #0]
 8008db2:	68fb      	ldr	r3, [r7, #12]
 8008db4:	681b      	ldr	r3, [r3, #0]
 8008db6:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8008dba:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dbc:	68fb      	ldr	r3, [r7, #12]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	691a      	ldr	r2, [r3, #16]
 8008dc2:	68fb      	ldr	r3, [r7, #12]
 8008dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dc6:	b2d2      	uxtb	r2, r2
 8008dc8:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008dca:	68fb      	ldr	r3, [r7, #12]
 8008dcc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008dce:	1c5a      	adds	r2, r3, #1
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008dd8:	3b01      	subs	r3, #1
 8008dda:	b29a      	uxth	r2, r3
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008de0:	68fb      	ldr	r3, [r7, #12]
 8008de2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008de4:	b29b      	uxth	r3, r3
 8008de6:	3b01      	subs	r3, #1
 8008de8:	b29a      	uxth	r2, r3
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008dee:	68fb      	ldr	r3, [r7, #12]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	691a      	ldr	r2, [r3, #16]
 8008df4:	68fb      	ldr	r3, [r7, #12]
 8008df6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008df8:	b2d2      	uxtb	r2, r2
 8008dfa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e00:	1c5a      	adds	r2, r3, #1
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e06:	68fb      	ldr	r3, [r7, #12]
 8008e08:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e0a:	3b01      	subs	r3, #1
 8008e0c:	b29a      	uxth	r2, r3
 8008e0e:	68fb      	ldr	r3, [r7, #12]
 8008e10:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e16:	b29b      	uxth	r3, r3
 8008e18:	3b01      	subs	r3, #1
 8008e1a:	b29a      	uxth	r2, r3
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	855a      	strh	r2, [r3, #42]	; 0x2a
 8008e20:	e042      	b.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8008e22:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008e24:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8008e26:	68f8      	ldr	r0, [r7, #12]
 8008e28:	f000 fb64 	bl	80094f4 <I2C_WaitOnRXNEFlagUntilTimeout>
 8008e2c:	4603      	mov	r3, r0
 8008e2e:	2b00      	cmp	r3, #0
 8008e30:	d001      	beq.n	8008e36 <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8008e32:	2301      	movs	r3, #1
 8008e34:	e04c      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e36:	68fb      	ldr	r3, [r7, #12]
 8008e38:	681b      	ldr	r3, [r3, #0]
 8008e3a:	691a      	ldr	r2, [r3, #16]
 8008e3c:	68fb      	ldr	r3, [r7, #12]
 8008e3e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e40:	b2d2      	uxtb	r2, r2
 8008e42:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e48:	1c5a      	adds	r2, r3, #1
 8008e4a:	68fb      	ldr	r3, [r7, #12]
 8008e4c:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8008e4e:	68fb      	ldr	r3, [r7, #12]
 8008e50:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e52:	3b01      	subs	r3, #1
 8008e54:	b29a      	uxth	r2, r3
 8008e56:	68fb      	ldr	r3, [r7, #12]
 8008e58:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8008e5a:	68fb      	ldr	r3, [r7, #12]
 8008e5c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e5e:	b29b      	uxth	r3, r3
 8008e60:	3b01      	subs	r3, #1
 8008e62:	b29a      	uxth	r2, r3
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	681b      	ldr	r3, [r3, #0]
 8008e6c:	695b      	ldr	r3, [r3, #20]
 8008e6e:	f003 0304 	and.w	r3, r3, #4
 8008e72:	2b04      	cmp	r3, #4
 8008e74:	d118      	bne.n	8008ea8 <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	681b      	ldr	r3, [r3, #0]
 8008e7a:	691a      	ldr	r2, [r3, #16]
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e80:	b2d2      	uxtb	r2, r2
 8008e82:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8008e84:	68fb      	ldr	r3, [r7, #12]
 8008e86:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008e88:	1c5a      	adds	r2, r3, #1
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8008e8e:	68fb      	ldr	r3, [r7, #12]
 8008e90:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008e92:	3b01      	subs	r3, #1
 8008e94:	b29a      	uxth	r2, r3
 8008e96:	68fb      	ldr	r3, [r7, #12]
 8008e98:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8008e9e:	b29b      	uxth	r3, r3
 8008ea0:	3b01      	subs	r3, #1
 8008ea2:	b29a      	uxth	r2, r3
 8008ea4:	68fb      	ldr	r3, [r7, #12]
 8008ea6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8008ea8:	68fb      	ldr	r3, [r7, #12]
 8008eaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8008eac:	2b00      	cmp	r3, #0
 8008eae:	f47f aec2 	bne.w	8008c36 <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	2220      	movs	r2, #32
 8008eb6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8008eba:	68fb      	ldr	r3, [r7, #12]
 8008ebc:	2200      	movs	r2, #0
 8008ebe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8008ec2:	68fb      	ldr	r3, [r7, #12]
 8008ec4:	2200      	movs	r2, #0
 8008ec6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8008eca:	2300      	movs	r3, #0
 8008ecc:	e000      	b.n	8008ed0 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 8008ece:	2302      	movs	r3, #2
  }
}
 8008ed0:	4618      	mov	r0, r3
 8008ed2:	3728      	adds	r7, #40	; 0x28
 8008ed4:	46bd      	mov	sp, r7
 8008ed6:	bd80      	pop	{r7, pc}
 8008ed8:	00010004 	.word	0x00010004

08008edc <HAL_I2C_EnableListen_IT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_EnableListen_IT(I2C_HandleTypeDef *hi2c)
{
 8008edc:	b480      	push	{r7}
 8008ede:	b083      	sub	sp, #12
 8008ee0:	af00      	add	r7, sp, #0
 8008ee2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_READY)
 8008ee4:	687b      	ldr	r3, [r7, #4]
 8008ee6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8008eea:	b2db      	uxtb	r3, r3
 8008eec:	2b20      	cmp	r3, #32
 8008eee:	d124      	bne.n	8008f3a <HAL_I2C_EnableListen_IT+0x5e>
  {
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8008ef0:	687b      	ldr	r3, [r7, #4]
 8008ef2:	2228      	movs	r2, #40	; 0x28
 8008ef4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8008ef8:	687b      	ldr	r3, [r7, #4]
 8008efa:	681b      	ldr	r3, [r3, #0]
 8008efc:	681b      	ldr	r3, [r3, #0]
 8008efe:	f003 0301 	and.w	r3, r3, #1
 8008f02:	2b01      	cmp	r3, #1
 8008f04:	d007      	beq.n	8008f16 <HAL_I2C_EnableListen_IT+0x3a>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8008f06:	687b      	ldr	r3, [r7, #4]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	681a      	ldr	r2, [r3, #0]
 8008f0c:	687b      	ldr	r3, [r7, #4]
 8008f0e:	681b      	ldr	r3, [r3, #0]
 8008f10:	f042 0201 	orr.w	r2, r2, #1
 8008f14:	601a      	str	r2, [r3, #0]
    }

    /* Enable Address Acknowledge */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8008f16:	687b      	ldr	r3, [r7, #4]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	681a      	ldr	r2, [r3, #0]
 8008f1c:	687b      	ldr	r3, [r7, #4]
 8008f1e:	681b      	ldr	r3, [r3, #0]
 8008f20:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8008f24:	601a      	str	r2, [r3, #0]

    /* Enable EVT and ERR interrupt */
    __HAL_I2C_ENABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	681b      	ldr	r3, [r3, #0]
 8008f2a:	685a      	ldr	r2, [r3, #4]
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	681b      	ldr	r3, [r3, #0]
 8008f30:	f442 7240 	orr.w	r2, r2, #768	; 0x300
 8008f34:	605a      	str	r2, [r3, #4]

    return HAL_OK;
 8008f36:	2300      	movs	r3, #0
 8008f38:	e000      	b.n	8008f3c <HAL_I2C_EnableListen_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8008f3a:	2302      	movs	r3, #2
  }
}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	370c      	adds	r7, #12
 8008f40:	46bd      	mov	sp, r7
 8008f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f46:	4770      	bx	lr

08008f48 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8008f48:	b580      	push	{r7, lr}
 8008f4a:	b088      	sub	sp, #32
 8008f4c:	af02      	add	r7, sp, #8
 8008f4e:	60f8      	str	r0, [r7, #12]
 8008f50:	4608      	mov	r0, r1
 8008f52:	4611      	mov	r1, r2
 8008f54:	461a      	mov	r2, r3
 8008f56:	4603      	mov	r3, r0
 8008f58:	817b      	strh	r3, [r7, #10]
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	813b      	strh	r3, [r7, #8]
 8008f5e:	4613      	mov	r3, r2
 8008f60:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	681a      	ldr	r2, [r3, #0]
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	681b      	ldr	r3, [r3, #0]
 8008f6c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8008f70:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8008f72:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008f74:	9300      	str	r3, [sp, #0]
 8008f76:	6a3b      	ldr	r3, [r7, #32]
 8008f78:	2200      	movs	r2, #0
 8008f7a:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8008f7e:	68f8      	ldr	r0, [r7, #12]
 8008f80:	f000 f960 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 8008f84:	4603      	mov	r3, r0
 8008f86:	2b00      	cmp	r3, #0
 8008f88:	d00d      	beq.n	8008fa6 <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	681b      	ldr	r3, [r3, #0]
 8008f8e:	681b      	ldr	r3, [r3, #0]
 8008f90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008f94:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f98:	d103      	bne.n	8008fa2 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8008f9a:	68fb      	ldr	r3, [r7, #12]
 8008f9c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8008fa0:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8008fa2:	2303      	movs	r3, #3
 8008fa4:	e05f      	b.n	8009066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8008fa6:	897b      	ldrh	r3, [r7, #10]
 8008fa8:	b2db      	uxtb	r3, r3
 8008faa:	461a      	mov	r2, r3
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	681b      	ldr	r3, [r3, #0]
 8008fb0:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8008fb4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8008fb6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008fb8:	6a3a      	ldr	r2, [r7, #32]
 8008fba:	492d      	ldr	r1, [pc, #180]	; (8009070 <I2C_RequestMemoryWrite+0x128>)
 8008fbc:	68f8      	ldr	r0, [r7, #12]
 8008fbe:	f000 f998 	bl	80092f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8008fc2:	4603      	mov	r3, r0
 8008fc4:	2b00      	cmp	r3, #0
 8008fc6:	d001      	beq.n	8008fcc <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8008fc8:	2301      	movs	r3, #1
 8008fca:	e04c      	b.n	8009066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8008fcc:	2300      	movs	r3, #0
 8008fce:	617b      	str	r3, [r7, #20]
 8008fd0:	68fb      	ldr	r3, [r7, #12]
 8008fd2:	681b      	ldr	r3, [r3, #0]
 8008fd4:	695b      	ldr	r3, [r3, #20]
 8008fd6:	617b      	str	r3, [r7, #20]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	681b      	ldr	r3, [r3, #0]
 8008fdc:	699b      	ldr	r3, [r3, #24]
 8008fde:	617b      	str	r3, [r7, #20]
 8008fe0:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8008fe2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008fe4:	6a39      	ldr	r1, [r7, #32]
 8008fe6:	68f8      	ldr	r0, [r7, #12]
 8008fe8:	f000 fa02 	bl	80093f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8008fec:	4603      	mov	r3, r0
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d00d      	beq.n	800900e <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008ff6:	2b04      	cmp	r3, #4
 8008ff8:	d107      	bne.n	800900a <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	681a      	ldr	r2, [r3, #0]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	681b      	ldr	r3, [r3, #0]
 8009004:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009008:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800900a:	2301      	movs	r3, #1
 800900c:	e02b      	b.n	8009066 <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800900e:	88fb      	ldrh	r3, [r7, #6]
 8009010:	2b01      	cmp	r3, #1
 8009012:	d105      	bne.n	8009020 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009014:	893b      	ldrh	r3, [r7, #8]
 8009016:	b2da      	uxtb	r2, r3
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	681b      	ldr	r3, [r3, #0]
 800901c:	611a      	str	r2, [r3, #16]
 800901e:	e021      	b.n	8009064 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8009020:	893b      	ldrh	r3, [r7, #8]
 8009022:	0a1b      	lsrs	r3, r3, #8
 8009024:	b29b      	uxth	r3, r3
 8009026:	b2da      	uxtb	r2, r3
 8009028:	68fb      	ldr	r3, [r7, #12]
 800902a:	681b      	ldr	r3, [r3, #0]
 800902c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800902e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009030:	6a39      	ldr	r1, [r7, #32]
 8009032:	68f8      	ldr	r0, [r7, #12]
 8009034:	f000 f9dc 	bl	80093f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009038:	4603      	mov	r3, r0
 800903a:	2b00      	cmp	r3, #0
 800903c:	d00d      	beq.n	800905a <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009042:	2b04      	cmp	r3, #4
 8009044:	d107      	bne.n	8009056 <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	681b      	ldr	r3, [r3, #0]
 800904a:	681a      	ldr	r2, [r3, #0]
 800904c:	68fb      	ldr	r3, [r7, #12]
 800904e:	681b      	ldr	r3, [r3, #0]
 8009050:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009054:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009056:	2301      	movs	r3, #1
 8009058:	e005      	b.n	8009066 <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800905a:	893b      	ldrh	r3, [r7, #8]
 800905c:	b2da      	uxtb	r2, r3
 800905e:	68fb      	ldr	r3, [r7, #12]
 8009060:	681b      	ldr	r3, [r3, #0]
 8009062:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8009064:	2300      	movs	r3, #0
}
 8009066:	4618      	mov	r0, r3
 8009068:	3718      	adds	r7, #24
 800906a:	46bd      	mov	sp, r7
 800906c:	bd80      	pop	{r7, pc}
 800906e:	bf00      	nop
 8009070:	00010002 	.word	0x00010002

08009074 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8009074:	b580      	push	{r7, lr}
 8009076:	b088      	sub	sp, #32
 8009078:	af02      	add	r7, sp, #8
 800907a:	60f8      	str	r0, [r7, #12]
 800907c:	4608      	mov	r0, r1
 800907e:	4611      	mov	r1, r2
 8009080:	461a      	mov	r2, r3
 8009082:	4603      	mov	r3, r0
 8009084:	817b      	strh	r3, [r7, #10]
 8009086:	460b      	mov	r3, r1
 8009088:	813b      	strh	r3, [r7, #8]
 800908a:	4613      	mov	r3, r2
 800908c:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800908e:	68fb      	ldr	r3, [r7, #12]
 8009090:	681b      	ldr	r3, [r3, #0]
 8009092:	681a      	ldr	r2, [r3, #0]
 8009094:	68fb      	ldr	r3, [r7, #12]
 8009096:	681b      	ldr	r3, [r3, #0]
 8009098:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800909c:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800909e:	68fb      	ldr	r3, [r7, #12]
 80090a0:	681b      	ldr	r3, [r3, #0]
 80090a2:	681a      	ldr	r2, [r3, #0]
 80090a4:	68fb      	ldr	r3, [r7, #12]
 80090a6:	681b      	ldr	r3, [r3, #0]
 80090a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80090ac:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80090ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090b0:	9300      	str	r3, [sp, #0]
 80090b2:	6a3b      	ldr	r3, [r7, #32]
 80090b4:	2200      	movs	r2, #0
 80090b6:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 f8c2 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 80090c0:	4603      	mov	r3, r0
 80090c2:	2b00      	cmp	r3, #0
 80090c4:	d00d      	beq.n	80090e2 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	681b      	ldr	r3, [r3, #0]
 80090ca:	681b      	ldr	r3, [r3, #0]
 80090cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80090d0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80090d4:	d103      	bne.n	80090de <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80090d6:	68fb      	ldr	r3, [r7, #12]
 80090d8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80090dc:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80090de:	2303      	movs	r3, #3
 80090e0:	e0aa      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80090e2:	897b      	ldrh	r3, [r7, #10]
 80090e4:	b2db      	uxtb	r3, r3
 80090e6:	461a      	mov	r2, r3
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	681b      	ldr	r3, [r3, #0]
 80090ec:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80090f0:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80090f2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80090f4:	6a3a      	ldr	r2, [r7, #32]
 80090f6:	4952      	ldr	r1, [pc, #328]	; (8009240 <I2C_RequestMemoryRead+0x1cc>)
 80090f8:	68f8      	ldr	r0, [r7, #12]
 80090fa:	f000 f8fa 	bl	80092f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80090fe:	4603      	mov	r3, r0
 8009100:	2b00      	cmp	r3, #0
 8009102:	d001      	beq.n	8009108 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8009104:	2301      	movs	r3, #1
 8009106:	e097      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8009108:	2300      	movs	r3, #0
 800910a:	617b      	str	r3, [r7, #20]
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	681b      	ldr	r3, [r3, #0]
 8009110:	695b      	ldr	r3, [r3, #20]
 8009112:	617b      	str	r3, [r7, #20]
 8009114:	68fb      	ldr	r3, [r7, #12]
 8009116:	681b      	ldr	r3, [r3, #0]
 8009118:	699b      	ldr	r3, [r3, #24]
 800911a:	617b      	str	r3, [r7, #20]
 800911c:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800911e:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009120:	6a39      	ldr	r1, [r7, #32]
 8009122:	68f8      	ldr	r0, [r7, #12]
 8009124:	f000 f964 	bl	80093f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009128:	4603      	mov	r3, r0
 800912a:	2b00      	cmp	r3, #0
 800912c:	d00d      	beq.n	800914a <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800912e:	68fb      	ldr	r3, [r7, #12]
 8009130:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009132:	2b04      	cmp	r3, #4
 8009134:	d107      	bne.n	8009146 <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	681a      	ldr	r2, [r3, #0]
 800913c:	68fb      	ldr	r3, [r7, #12]
 800913e:	681b      	ldr	r3, [r3, #0]
 8009140:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009144:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8009146:	2301      	movs	r3, #1
 8009148:	e076      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800914a:	88fb      	ldrh	r3, [r7, #6]
 800914c:	2b01      	cmp	r3, #1
 800914e:	d105      	bne.n	800915c <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009150:	893b      	ldrh	r3, [r7, #8]
 8009152:	b2da      	uxtb	r2, r3
 8009154:	68fb      	ldr	r3, [r7, #12]
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	611a      	str	r2, [r3, #16]
 800915a:	e021      	b.n	80091a0 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 800915c:	893b      	ldrh	r3, [r7, #8]
 800915e:	0a1b      	lsrs	r3, r3, #8
 8009160:	b29b      	uxth	r3, r3
 8009162:	b2da      	uxtb	r2, r3
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	681b      	ldr	r3, [r3, #0]
 8009168:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800916a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800916c:	6a39      	ldr	r1, [r7, #32]
 800916e:	68f8      	ldr	r0, [r7, #12]
 8009170:	f000 f93e 	bl	80093f0 <I2C_WaitOnTXEFlagUntilTimeout>
 8009174:	4603      	mov	r3, r0
 8009176:	2b00      	cmp	r3, #0
 8009178:	d00d      	beq.n	8009196 <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800917a:	68fb      	ldr	r3, [r7, #12]
 800917c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800917e:	2b04      	cmp	r3, #4
 8009180:	d107      	bne.n	8009192 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009182:	68fb      	ldr	r3, [r7, #12]
 8009184:	681b      	ldr	r3, [r3, #0]
 8009186:	681a      	ldr	r2, [r3, #0]
 8009188:	68fb      	ldr	r3, [r7, #12]
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009190:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8009192:	2301      	movs	r3, #1
 8009194:	e050      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8009196:	893b      	ldrh	r3, [r7, #8]
 8009198:	b2da      	uxtb	r2, r3
 800919a:	68fb      	ldr	r3, [r7, #12]
 800919c:	681b      	ldr	r3, [r3, #0]
 800919e:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80091a0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80091a2:	6a39      	ldr	r1, [r7, #32]
 80091a4:	68f8      	ldr	r0, [r7, #12]
 80091a6:	f000 f923 	bl	80093f0 <I2C_WaitOnTXEFlagUntilTimeout>
 80091aa:	4603      	mov	r3, r0
 80091ac:	2b00      	cmp	r3, #0
 80091ae:	d00d      	beq.n	80091cc <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80091b0:	68fb      	ldr	r3, [r7, #12]
 80091b2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80091b4:	2b04      	cmp	r3, #4
 80091b6:	d107      	bne.n	80091c8 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80091b8:	68fb      	ldr	r3, [r7, #12]
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	681a      	ldr	r2, [r3, #0]
 80091be:	68fb      	ldr	r3, [r7, #12]
 80091c0:	681b      	ldr	r3, [r3, #0]
 80091c2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80091c6:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80091c8:	2301      	movs	r3, #1
 80091ca:	e035      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	681b      	ldr	r3, [r3, #0]
 80091d0:	681a      	ldr	r2, [r3, #0]
 80091d2:	68fb      	ldr	r3, [r7, #12]
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80091da:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80091dc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80091de:	9300      	str	r3, [sp, #0]
 80091e0:	6a3b      	ldr	r3, [r7, #32]
 80091e2:	2200      	movs	r2, #0
 80091e4:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80091e8:	68f8      	ldr	r0, [r7, #12]
 80091ea:	f000 f82b 	bl	8009244 <I2C_WaitOnFlagUntilTimeout>
 80091ee:	4603      	mov	r3, r0
 80091f0:	2b00      	cmp	r3, #0
 80091f2:	d00d      	beq.n	8009210 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	681b      	ldr	r3, [r3, #0]
 80091f8:	681b      	ldr	r3, [r3, #0]
 80091fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80091fe:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8009202:	d103      	bne.n	800920c <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8009204:	68fb      	ldr	r3, [r7, #12]
 8009206:	f44f 7200 	mov.w	r2, #512	; 0x200
 800920a:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 800920c:	2303      	movs	r3, #3
 800920e:	e013      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8009210:	897b      	ldrh	r3, [r7, #10]
 8009212:	b2db      	uxtb	r3, r3
 8009214:	f043 0301 	orr.w	r3, r3, #1
 8009218:	b2da      	uxtb	r2, r3
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8009220:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009222:	6a3a      	ldr	r2, [r7, #32]
 8009224:	4906      	ldr	r1, [pc, #24]	; (8009240 <I2C_RequestMemoryRead+0x1cc>)
 8009226:	68f8      	ldr	r0, [r7, #12]
 8009228:	f000 f863 	bl	80092f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 800922c:	4603      	mov	r3, r0
 800922e:	2b00      	cmp	r3, #0
 8009230:	d001      	beq.n	8009236 <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8009232:	2301      	movs	r3, #1
 8009234:	e000      	b.n	8009238 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8009236:	2300      	movs	r3, #0
}
 8009238:	4618      	mov	r0, r3
 800923a:	3718      	adds	r7, #24
 800923c:	46bd      	mov	sp, r7
 800923e:	bd80      	pop	{r7, pc}
 8009240:	00010002 	.word	0x00010002

08009244 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b084      	sub	sp, #16
 8009248:	af00      	add	r7, sp, #0
 800924a:	60f8      	str	r0, [r7, #12]
 800924c:	60b9      	str	r1, [r7, #8]
 800924e:	603b      	str	r3, [r7, #0]
 8009250:	4613      	mov	r3, r2
 8009252:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8009254:	e025      	b.n	80092a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009256:	683b      	ldr	r3, [r7, #0]
 8009258:	f1b3 3fff 	cmp.w	r3, #4294967295
 800925c:	d021      	beq.n	80092a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800925e:	f7fe fa8f 	bl	8007780 <HAL_GetTick>
 8009262:	4602      	mov	r2, r0
 8009264:	69bb      	ldr	r3, [r7, #24]
 8009266:	1ad3      	subs	r3, r2, r3
 8009268:	683a      	ldr	r2, [r7, #0]
 800926a:	429a      	cmp	r2, r3
 800926c:	d302      	bcc.n	8009274 <I2C_WaitOnFlagUntilTimeout+0x30>
 800926e:	683b      	ldr	r3, [r7, #0]
 8009270:	2b00      	cmp	r3, #0
 8009272:	d116      	bne.n	80092a2 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8009274:	68fb      	ldr	r3, [r7, #12]
 8009276:	2200      	movs	r2, #0
 8009278:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	2220      	movs	r2, #32
 800927e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	2200      	movs	r2, #0
 8009286:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800928e:	f043 0220 	orr.w	r2, r3, #32
 8009292:	68fb      	ldr	r3, [r7, #12]
 8009294:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	2200      	movs	r2, #0
 800929a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e023      	b.n	80092ea <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80092a2:	68bb      	ldr	r3, [r7, #8]
 80092a4:	0c1b      	lsrs	r3, r3, #16
 80092a6:	b2db      	uxtb	r3, r3
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d10d      	bne.n	80092c8 <I2C_WaitOnFlagUntilTimeout+0x84>
 80092ac:	68fb      	ldr	r3, [r7, #12]
 80092ae:	681b      	ldr	r3, [r3, #0]
 80092b0:	695b      	ldr	r3, [r3, #20]
 80092b2:	43da      	mvns	r2, r3
 80092b4:	68bb      	ldr	r3, [r7, #8]
 80092b6:	4013      	ands	r3, r2
 80092b8:	b29b      	uxth	r3, r3
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	bf0c      	ite	eq
 80092be:	2301      	moveq	r3, #1
 80092c0:	2300      	movne	r3, #0
 80092c2:	b2db      	uxtb	r3, r3
 80092c4:	461a      	mov	r2, r3
 80092c6:	e00c      	b.n	80092e2 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	699b      	ldr	r3, [r3, #24]
 80092ce:	43da      	mvns	r2, r3
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	4013      	ands	r3, r2
 80092d4:	b29b      	uxth	r3, r3
 80092d6:	2b00      	cmp	r3, #0
 80092d8:	bf0c      	ite	eq
 80092da:	2301      	moveq	r3, #1
 80092dc:	2300      	movne	r3, #0
 80092de:	b2db      	uxtb	r3, r3
 80092e0:	461a      	mov	r2, r3
 80092e2:	79fb      	ldrb	r3, [r7, #7]
 80092e4:	429a      	cmp	r2, r3
 80092e6:	d0b6      	beq.n	8009256 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 80092e8:	2300      	movs	r3, #0
}
 80092ea:	4618      	mov	r0, r3
 80092ec:	3710      	adds	r7, #16
 80092ee:	46bd      	mov	sp, r7
 80092f0:	bd80      	pop	{r7, pc}

080092f2 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 80092f2:	b580      	push	{r7, lr}
 80092f4:	b084      	sub	sp, #16
 80092f6:	af00      	add	r7, sp, #0
 80092f8:	60f8      	str	r0, [r7, #12]
 80092fa:	60b9      	str	r1, [r7, #8]
 80092fc:	607a      	str	r2, [r7, #4]
 80092fe:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8009300:	e051      	b.n	80093a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	681b      	ldr	r3, [r3, #0]
 8009306:	695b      	ldr	r3, [r3, #20]
 8009308:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800930c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009310:	d123      	bne.n	800935a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8009312:	68fb      	ldr	r3, [r7, #12]
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	681a      	ldr	r2, [r3, #0]
 8009318:	68fb      	ldr	r3, [r7, #12]
 800931a:	681b      	ldr	r3, [r3, #0]
 800931c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8009320:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	681b      	ldr	r3, [r3, #0]
 8009326:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800932a:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800932c:	68fb      	ldr	r3, [r7, #12]
 800932e:	2200      	movs	r2, #0
 8009330:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009332:	68fb      	ldr	r3, [r7, #12]
 8009334:	2220      	movs	r2, #32
 8009336:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	2200      	movs	r2, #0
 800933e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8009342:	68fb      	ldr	r3, [r7, #12]
 8009344:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009346:	f043 0204 	orr.w	r2, r3, #4
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800934e:	68fb      	ldr	r3, [r7, #12]
 8009350:	2200      	movs	r2, #0
 8009352:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009356:	2301      	movs	r3, #1
 8009358:	e046      	b.n	80093e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009360:	d021      	beq.n	80093a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009362:	f7fe fa0d 	bl	8007780 <HAL_GetTick>
 8009366:	4602      	mov	r2, r0
 8009368:	683b      	ldr	r3, [r7, #0]
 800936a:	1ad3      	subs	r3, r2, r3
 800936c:	687a      	ldr	r2, [r7, #4]
 800936e:	429a      	cmp	r2, r3
 8009370:	d302      	bcc.n	8009378 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	2b00      	cmp	r3, #0
 8009376:	d116      	bne.n	80093a6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8009378:	68fb      	ldr	r3, [r7, #12]
 800937a:	2200      	movs	r2, #0
 800937c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 800937e:	68fb      	ldr	r3, [r7, #12]
 8009380:	2220      	movs	r2, #32
 8009382:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	2200      	movs	r2, #0
 800938a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800938e:	68fb      	ldr	r3, [r7, #12]
 8009390:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009392:	f043 0220 	orr.w	r2, r3, #32
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800939a:	68fb      	ldr	r3, [r7, #12]
 800939c:	2200      	movs	r2, #0
 800939e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80093a2:	2301      	movs	r3, #1
 80093a4:	e020      	b.n	80093e8 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80093a6:	68bb      	ldr	r3, [r7, #8]
 80093a8:	0c1b      	lsrs	r3, r3, #16
 80093aa:	b2db      	uxtb	r3, r3
 80093ac:	2b01      	cmp	r3, #1
 80093ae:	d10c      	bne.n	80093ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80093b0:	68fb      	ldr	r3, [r7, #12]
 80093b2:	681b      	ldr	r3, [r3, #0]
 80093b4:	695b      	ldr	r3, [r3, #20]
 80093b6:	43da      	mvns	r2, r3
 80093b8:	68bb      	ldr	r3, [r7, #8]
 80093ba:	4013      	ands	r3, r2
 80093bc:	b29b      	uxth	r3, r3
 80093be:	2b00      	cmp	r3, #0
 80093c0:	bf14      	ite	ne
 80093c2:	2301      	movne	r3, #1
 80093c4:	2300      	moveq	r3, #0
 80093c6:	b2db      	uxtb	r3, r3
 80093c8:	e00b      	b.n	80093e2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	681b      	ldr	r3, [r3, #0]
 80093ce:	699b      	ldr	r3, [r3, #24]
 80093d0:	43da      	mvns	r2, r3
 80093d2:	68bb      	ldr	r3, [r7, #8]
 80093d4:	4013      	ands	r3, r2
 80093d6:	b29b      	uxth	r3, r3
 80093d8:	2b00      	cmp	r3, #0
 80093da:	bf14      	ite	ne
 80093dc:	2301      	movne	r3, #1
 80093de:	2300      	moveq	r3, #0
 80093e0:	b2db      	uxtb	r3, r3
 80093e2:	2b00      	cmp	r3, #0
 80093e4:	d18d      	bne.n	8009302 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 80093e6:	2300      	movs	r3, #0
}
 80093e8:	4618      	mov	r0, r3
 80093ea:	3710      	adds	r7, #16
 80093ec:	46bd      	mov	sp, r7
 80093ee:	bd80      	pop	{r7, pc}

080093f0 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	60f8      	str	r0, [r7, #12]
 80093f8:	60b9      	str	r1, [r7, #8]
 80093fa:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80093fc:	e02d      	b.n	800945a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80093fe:	68f8      	ldr	r0, [r7, #12]
 8009400:	f000 f8ce 	bl	80095a0 <I2C_IsAcknowledgeFailed>
 8009404:	4603      	mov	r3, r0
 8009406:	2b00      	cmp	r3, #0
 8009408:	d001      	beq.n	800940e <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800940a:	2301      	movs	r3, #1
 800940c:	e02d      	b.n	800946a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800940e:	68bb      	ldr	r3, [r7, #8]
 8009410:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009414:	d021      	beq.n	800945a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009416:	f7fe f9b3 	bl	8007780 <HAL_GetTick>
 800941a:	4602      	mov	r2, r0
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	1ad3      	subs	r3, r2, r3
 8009420:	68ba      	ldr	r2, [r7, #8]
 8009422:	429a      	cmp	r2, r3
 8009424:	d302      	bcc.n	800942c <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8009426:	68bb      	ldr	r3, [r7, #8]
 8009428:	2b00      	cmp	r3, #0
 800942a:	d116      	bne.n	800945a <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	2200      	movs	r2, #0
 8009430:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8009432:	68fb      	ldr	r3, [r7, #12]
 8009434:	2220      	movs	r2, #32
 8009436:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800943a:	68fb      	ldr	r3, [r7, #12]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009442:	68fb      	ldr	r3, [r7, #12]
 8009444:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009446:	f043 0220 	orr.w	r2, r3, #32
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 800944e:	68fb      	ldr	r3, [r7, #12]
 8009450:	2200      	movs	r2, #0
 8009452:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8009456:	2301      	movs	r3, #1
 8009458:	e007      	b.n	800946a <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	695b      	ldr	r3, [r3, #20]
 8009460:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009464:	2b80      	cmp	r3, #128	; 0x80
 8009466:	d1ca      	bne.n	80093fe <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8009468:	2300      	movs	r3, #0
}
 800946a:	4618      	mov	r0, r3
 800946c:	3710      	adds	r7, #16
 800946e:	46bd      	mov	sp, r7
 8009470:	bd80      	pop	{r7, pc}

08009472 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8009472:	b580      	push	{r7, lr}
 8009474:	b084      	sub	sp, #16
 8009476:	af00      	add	r7, sp, #0
 8009478:	60f8      	str	r0, [r7, #12]
 800947a:	60b9      	str	r1, [r7, #8]
 800947c:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800947e:	e02d      	b.n	80094dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8009480:	68f8      	ldr	r0, [r7, #12]
 8009482:	f000 f88d 	bl	80095a0 <I2C_IsAcknowledgeFailed>
 8009486:	4603      	mov	r3, r0
 8009488:	2b00      	cmp	r3, #0
 800948a:	d001      	beq.n	8009490 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800948c:	2301      	movs	r3, #1
 800948e:	e02d      	b.n	80094ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8009490:	68bb      	ldr	r3, [r7, #8]
 8009492:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009496:	d021      	beq.n	80094dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009498:	f7fe f972 	bl	8007780 <HAL_GetTick>
 800949c:	4602      	mov	r2, r0
 800949e:	687b      	ldr	r3, [r7, #4]
 80094a0:	1ad3      	subs	r3, r2, r3
 80094a2:	68ba      	ldr	r2, [r7, #8]
 80094a4:	429a      	cmp	r2, r3
 80094a6:	d302      	bcc.n	80094ae <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	2b00      	cmp	r3, #0
 80094ac:	d116      	bne.n	80094dc <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80094ae:	68fb      	ldr	r3, [r7, #12]
 80094b0:	2200      	movs	r2, #0
 80094b2:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80094b4:	68fb      	ldr	r3, [r7, #12]
 80094b6:	2220      	movs	r2, #32
 80094b8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	2200      	movs	r2, #0
 80094c0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094c8:	f043 0220 	orr.w	r2, r3, #32
 80094cc:	68fb      	ldr	r3, [r7, #12]
 80094ce:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	2200      	movs	r2, #0
 80094d4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80094d8:	2301      	movs	r3, #1
 80094da:	e007      	b.n	80094ec <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80094dc:	68fb      	ldr	r3, [r7, #12]
 80094de:	681b      	ldr	r3, [r3, #0]
 80094e0:	695b      	ldr	r3, [r3, #20]
 80094e2:	f003 0304 	and.w	r3, r3, #4
 80094e6:	2b04      	cmp	r3, #4
 80094e8:	d1ca      	bne.n	8009480 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80094ea:	2300      	movs	r3, #0
}
 80094ec:	4618      	mov	r0, r3
 80094ee:	3710      	adds	r7, #16
 80094f0:	46bd      	mov	sp, r7
 80094f2:	bd80      	pop	{r7, pc}

080094f4 <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80094f4:	b580      	push	{r7, lr}
 80094f6:	b084      	sub	sp, #16
 80094f8:	af00      	add	r7, sp, #0
 80094fa:	60f8      	str	r0, [r7, #12]
 80094fc:	60b9      	str	r1, [r7, #8]
 80094fe:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009500:	e042      	b.n	8009588 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	681b      	ldr	r3, [r3, #0]
 8009506:	695b      	ldr	r3, [r3, #20]
 8009508:	f003 0310 	and.w	r3, r3, #16
 800950c:	2b10      	cmp	r3, #16
 800950e:	d119      	bne.n	8009544 <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f06f 0210 	mvn.w	r2, #16
 8009518:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800951a:	68fb      	ldr	r3, [r7, #12]
 800951c:	2200      	movs	r2, #0
 800951e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009520:	68fb      	ldr	r3, [r7, #12]
 8009522:	2220      	movs	r2, #32
 8009524:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009528:	68fb      	ldr	r3, [r7, #12]
 800952a:	2200      	movs	r2, #0
 800952c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8009530:	68fb      	ldr	r3, [r7, #12]
 8009532:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8009534:	68fb      	ldr	r3, [r7, #12]
 8009536:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8009538:	68fb      	ldr	r3, [r7, #12]
 800953a:	2200      	movs	r2, #0
 800953c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009540:	2301      	movs	r3, #1
 8009542:	e029      	b.n	8009598 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009544:	f7fe f91c 	bl	8007780 <HAL_GetTick>
 8009548:	4602      	mov	r2, r0
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	1ad3      	subs	r3, r2, r3
 800954e:	68ba      	ldr	r2, [r7, #8]
 8009550:	429a      	cmp	r2, r3
 8009552:	d302      	bcc.n	800955a <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8009554:	68bb      	ldr	r3, [r7, #8]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d116      	bne.n	8009588 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	2200      	movs	r2, #0
 800955e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	2220      	movs	r2, #32
 8009564:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	2200      	movs	r2, #0
 800956c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009574:	f043 0220 	orr.w	r2, r3, #32
 8009578:	68fb      	ldr	r3, [r7, #12]
 800957a:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	2200      	movs	r2, #0
 8009580:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8009584:	2301      	movs	r3, #1
 8009586:	e007      	b.n	8009598 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	695b      	ldr	r3, [r3, #20]
 800958e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009592:	2b40      	cmp	r3, #64	; 0x40
 8009594:	d1b5      	bne.n	8009502 <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8009596:	2300      	movs	r3, #0
}
 8009598:	4618      	mov	r0, r3
 800959a:	3710      	adds	r7, #16
 800959c:	46bd      	mov	sp, r7
 800959e:	bd80      	pop	{r7, pc}

080095a0 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80095a0:	b480      	push	{r7}
 80095a2:	b083      	sub	sp, #12
 80095a4:	af00      	add	r7, sp, #0
 80095a6:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	695b      	ldr	r3, [r3, #20]
 80095ae:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80095b2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80095b6:	d11b      	bne.n	80095f0 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80095b8:	687b      	ldr	r3, [r7, #4]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80095c0:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80095c2:	687b      	ldr	r3, [r7, #4]
 80095c4:	2200      	movs	r2, #0
 80095c6:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80095c8:	687b      	ldr	r3, [r7, #4]
 80095ca:	2220      	movs	r2, #32
 80095cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80095d0:	687b      	ldr	r3, [r7, #4]
 80095d2:	2200      	movs	r2, #0
 80095d4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80095d8:	687b      	ldr	r3, [r7, #4]
 80095da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80095dc:	f043 0204 	orr.w	r2, r3, #4
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80095e4:	687b      	ldr	r3, [r7, #4]
 80095e6:	2200      	movs	r2, #0
 80095e8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 80095ec:	2301      	movs	r3, #1
 80095ee:	e000      	b.n	80095f2 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80095f0:	2300      	movs	r3, #0
}
 80095f2:	4618      	mov	r0, r3
 80095f4:	370c      	adds	r7, #12
 80095f6:	46bd      	mov	sp, r7
 80095f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80095fc:	4770      	bx	lr

080095fe <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter new state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80095fe:	b480      	push	{r7}
 8009600:	b083      	sub	sp, #12
 8009602:	af00      	add	r7, sp, #0
 8009604:	6078      	str	r0, [r7, #4]
 8009606:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009608:	687b      	ldr	r3, [r7, #4]
 800960a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800960e:	b2db      	uxtb	r3, r3
 8009610:	2b20      	cmp	r3, #32
 8009612:	d129      	bne.n	8009668 <HAL_I2CEx_ConfigAnalogFilter+0x6a>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	2224      	movs	r2, #36	; 0x24
 8009618:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800961c:	687b      	ldr	r3, [r7, #4]
 800961e:	681b      	ldr	r3, [r3, #0]
 8009620:	681a      	ldr	r2, [r3, #0]
 8009622:	687b      	ldr	r3, [r7, #4]
 8009624:	681b      	ldr	r3, [r3, #0]
 8009626:	f022 0201 	bic.w	r2, r2, #1
 800962a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->FLTR &= ~(I2C_FLTR_ANOFF);
 800962c:	687b      	ldr	r3, [r7, #4]
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8009632:	687b      	ldr	r3, [r7, #4]
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	f022 0210 	bic.w	r2, r2, #16
 800963a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Disable the analog filter */
    hi2c->Instance->FLTR |= AnalogFilter;
 800963c:	687b      	ldr	r3, [r7, #4]
 800963e:	681b      	ldr	r3, [r3, #0]
 8009640:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8009642:	687b      	ldr	r3, [r7, #4]
 8009644:	681b      	ldr	r3, [r3, #0]
 8009646:	683a      	ldr	r2, [r7, #0]
 8009648:	430a      	orrs	r2, r1
 800964a:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	681b      	ldr	r3, [r3, #0]
 8009650:	681a      	ldr	r2, [r3, #0]
 8009652:	687b      	ldr	r3, [r7, #4]
 8009654:	681b      	ldr	r3, [r3, #0]
 8009656:	f042 0201 	orr.w	r2, r2, #1
 800965a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	2220      	movs	r2, #32
 8009660:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8009664:	2300      	movs	r3, #0
 8009666:	e000      	b.n	800966a <HAL_I2CEx_ConfigAnalogFilter+0x6c>
  }
  else
  {
    return HAL_BUSY;
 8009668:	2302      	movs	r3, #2
  }
}
 800966a:	4618      	mov	r0, r3
 800966c:	370c      	adds	r7, #12
 800966e:	46bd      	mov	sp, r7
 8009670:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009674:	4770      	bx	lr

08009676 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between 0x00 and 0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8009676:	b480      	push	{r7}
 8009678:	b085      	sub	sp, #20
 800967a:	af00      	add	r7, sp, #0
 800967c:	6078      	str	r0, [r7, #4]
 800967e:	6039      	str	r1, [r7, #0]
  uint16_t tmpreg = 0;
 8009680:	2300      	movs	r3, #0
 8009682:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8009684:	687b      	ldr	r3, [r7, #4]
 8009686:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800968a:	b2db      	uxtb	r3, r3
 800968c:	2b20      	cmp	r3, #32
 800968e:	d12a      	bne.n	80096e6 <HAL_I2CEx_ConfigDigitalFilter+0x70>
  {
    hi2c->State = HAL_I2C_STATE_BUSY;
 8009690:	687b      	ldr	r3, [r7, #4]
 8009692:	2224      	movs	r2, #36	; 0x24
 8009694:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	681b      	ldr	r3, [r3, #0]
 800969c:	681a      	ldr	r2, [r3, #0]
 800969e:	687b      	ldr	r3, [r7, #4]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	f022 0201 	bic.w	r2, r2, #1
 80096a6:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->FLTR;
 80096a8:	687b      	ldr	r3, [r7, #4]
 80096aa:	681b      	ldr	r3, [r3, #0]
 80096ac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096ae:	81fb      	strh	r3, [r7, #14]

    /* Reset I2Cx DNF bit [3:0] */
    tmpreg &= ~(I2C_FLTR_DNF);
 80096b0:	89fb      	ldrh	r3, [r7, #14]
 80096b2:	f023 030f 	bic.w	r3, r3, #15
 80096b6:	81fb      	strh	r3, [r7, #14]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter;
 80096b8:	683b      	ldr	r3, [r7, #0]
 80096ba:	b29a      	uxth	r2, r3
 80096bc:	89fb      	ldrh	r3, [r7, #14]
 80096be:	4313      	orrs	r3, r2
 80096c0:	81fb      	strh	r3, [r7, #14]

    /* Store the new register value */
    hi2c->Instance->FLTR = tmpreg;
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	89fa      	ldrh	r2, [r7, #14]
 80096c8:	625a      	str	r2, [r3, #36]	; 0x24

    __HAL_I2C_ENABLE(hi2c);
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	681a      	ldr	r2, [r3, #0]
 80096d0:	687b      	ldr	r3, [r7, #4]
 80096d2:	681b      	ldr	r3, [r3, #0]
 80096d4:	f042 0201 	orr.w	r2, r2, #1
 80096d8:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2220      	movs	r2, #32
 80096de:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 80096e2:	2300      	movs	r3, #0
 80096e4:	e000      	b.n	80096e8 <HAL_I2CEx_ConfigDigitalFilter+0x72>
  }
  else
  {
    return HAL_BUSY;
 80096e6:	2302      	movs	r3, #2
  }
}
 80096e8:	4618      	mov	r0, r3
 80096ea:	3714      	adds	r7, #20
 80096ec:	46bd      	mov	sp, r7
 80096ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f2:	4770      	bx	lr

080096f4 <HAL_IWDG_Init>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Init(IWDG_HandleTypeDef *hiwdg)
{
 80096f4:	b580      	push	{r7, lr}
 80096f6:	b084      	sub	sp, #16
 80096f8:	af00      	add	r7, sp, #0
 80096fa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check the IWDG handle allocation */
  if (hiwdg == NULL)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	2b00      	cmp	r3, #0
 8009700:	d101      	bne.n	8009706 <HAL_IWDG_Init+0x12>
  {
    return HAL_ERROR;
 8009702:	2301      	movs	r3, #1
 8009704:	e034      	b.n	8009770 <HAL_IWDG_Init+0x7c>
  assert_param(IS_IWDG_ALL_INSTANCE(hiwdg->Instance));
  assert_param(IS_IWDG_PRESCALER(hiwdg->Init.Prescaler));
  assert_param(IS_IWDG_RELOAD(hiwdg->Init.Reload));

  /* Enable IWDG. LSI is turned on automatically */
  __HAL_IWDG_START(hiwdg);
 8009706:	687b      	ldr	r3, [r7, #4]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f64c 42cc 	movw	r2, #52428	; 0xcccc
 800970e:	601a      	str	r2, [r3, #0]

  /* Enable write access to IWDG_PR and IWDG_RLR registers by writing
  0x5555 in KR */
  IWDG_ENABLE_WRITE_ACCESS(hiwdg);
 8009710:	687b      	ldr	r3, [r7, #4]
 8009712:	681b      	ldr	r3, [r3, #0]
 8009714:	f245 5255 	movw	r2, #21845	; 0x5555
 8009718:	601a      	str	r2, [r3, #0]

  /* Write to IWDG registers the Prescaler & Reload values to work with */
  hiwdg->Instance->PR = hiwdg->Init.Prescaler;
 800971a:	687b      	ldr	r3, [r7, #4]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	687a      	ldr	r2, [r7, #4]
 8009720:	6852      	ldr	r2, [r2, #4]
 8009722:	605a      	str	r2, [r3, #4]
  hiwdg->Instance->RLR = hiwdg->Init.Reload;
 8009724:	687b      	ldr	r3, [r7, #4]
 8009726:	681b      	ldr	r3, [r3, #0]
 8009728:	687a      	ldr	r2, [r7, #4]
 800972a:	6892      	ldr	r2, [r2, #8]
 800972c:	609a      	str	r2, [r3, #8]

  /* Check pending flag, if previous update not done, return timeout */
  tickstart = HAL_GetTick();
 800972e:	f7fe f827 	bl	8007780 <HAL_GetTick>
 8009732:	60f8      	str	r0, [r7, #12]

  /* Wait for register to be updated */
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009734:	e00f      	b.n	8009756 <HAL_IWDG_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > HAL_IWDG_DEFAULT_TIMEOUT)
 8009736:	f7fe f823 	bl	8007780 <HAL_GetTick>
 800973a:	4602      	mov	r2, r0
 800973c:	68fb      	ldr	r3, [r7, #12]
 800973e:	1ad3      	subs	r3, r2, r3
 8009740:	2b31      	cmp	r3, #49	; 0x31
 8009742:	d908      	bls.n	8009756 <HAL_IWDG_Init+0x62>
    {
      if ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	681b      	ldr	r3, [r3, #0]
 8009748:	68db      	ldr	r3, [r3, #12]
 800974a:	f003 0303 	and.w	r3, r3, #3
 800974e:	2b00      	cmp	r3, #0
 8009750:	d001      	beq.n	8009756 <HAL_IWDG_Init+0x62>
      {
        return HAL_TIMEOUT;
 8009752:	2303      	movs	r3, #3
 8009754:	e00c      	b.n	8009770 <HAL_IWDG_Init+0x7c>
  while ((hiwdg->Instance->SR & IWDG_KERNEL_UPDATE_FLAGS) != 0x00u)
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	681b      	ldr	r3, [r3, #0]
 800975a:	68db      	ldr	r3, [r3, #12]
 800975c:	f003 0303 	and.w	r3, r3, #3
 8009760:	2b00      	cmp	r3, #0
 8009762:	d1e8      	bne.n	8009736 <HAL_IWDG_Init+0x42>
      }
    }
  }

  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009764:	687b      	ldr	r3, [r7, #4]
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 800976c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800976e:	2300      	movs	r3, #0
}
 8009770:	4618      	mov	r0, r3
 8009772:	3710      	adds	r7, #16
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}

08009778 <HAL_IWDG_Refresh>:
  * @param  hiwdg  pointer to a IWDG_HandleTypeDef structure that contains
  *                the configuration information for the specified IWDG module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_IWDG_Refresh(IWDG_HandleTypeDef *hiwdg)
{
 8009778:	b480      	push	{r7}
 800977a:	b083      	sub	sp, #12
 800977c:	af00      	add	r7, sp, #0
 800977e:	6078      	str	r0, [r7, #4]
  /* Reload IWDG counter with value defined in the reload register */
  __HAL_IWDG_RELOAD_COUNTER(hiwdg);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681b      	ldr	r3, [r3, #0]
 8009784:	f64a 22aa 	movw	r2, #43690	; 0xaaaa
 8009788:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800978a:	2300      	movs	r3, #0
}
 800978c:	4618      	mov	r0, r3
 800978e:	370c      	adds	r7, #12
 8009790:	46bd      	mov	sp, r7
 8009792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009796:	4770      	bx	lr

08009798 <HAL_PWR_EnableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_EnableWakeUpPin(uint32_t WakeUpPinx)
{
 8009798:	b480      	push	{r7}
 800979a:	b083      	sub	sp, #12
 800979c:	af00      	add	r7, sp, #0
 800979e:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));

  /* Enable the wake up pin */
  SET_BIT(PWR->CSR, WakeUpPinx);
 80097a0:	4b05      	ldr	r3, [pc, #20]	; (80097b8 <HAL_PWR_EnableWakeUpPin+0x20>)
 80097a2:	685a      	ldr	r2, [r3, #4]
 80097a4:	4904      	ldr	r1, [pc, #16]	; (80097b8 <HAL_PWR_EnableWakeUpPin+0x20>)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	4313      	orrs	r3, r2
 80097aa:	604b      	str	r3, [r1, #4]
}
 80097ac:	bf00      	nop
 80097ae:	370c      	adds	r7, #12
 80097b0:	46bd      	mov	sp, r7
 80097b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097b6:	4770      	bx	lr
 80097b8:	40007000 	.word	0x40007000

080097bc <HAL_PWR_DisableWakeUpPin>:
  *           @arg PWR_WAKEUP_PIN2 available only on STM32F410xx/STM32F446xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  *           @arg PWR_WAKEUP_PIN3 available only on STM32F410xx/STM32F412xx/STM32F413xx/STM32F423xx devices
  * @retval None
  */
void HAL_PWR_DisableWakeUpPin(uint32_t WakeUpPinx)
{
 80097bc:	b480      	push	{r7}
 80097be:	b083      	sub	sp, #12
 80097c0:	af00      	add	r7, sp, #0
 80097c2:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_PWR_WAKEUP_PIN(WakeUpPinx));  

  /* Disable the wake up pin */
  CLEAR_BIT(PWR->CSR, WakeUpPinx);
 80097c4:	4b06      	ldr	r3, [pc, #24]	; (80097e0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80097c6:	685a      	ldr	r2, [r3, #4]
 80097c8:	687b      	ldr	r3, [r7, #4]
 80097ca:	43db      	mvns	r3, r3
 80097cc:	4904      	ldr	r1, [pc, #16]	; (80097e0 <HAL_PWR_DisableWakeUpPin+0x24>)
 80097ce:	4013      	ands	r3, r2
 80097d0:	604b      	str	r3, [r1, #4]
}
 80097d2:	bf00      	nop
 80097d4:	370c      	adds	r7, #12
 80097d6:	46bd      	mov	sp, r7
 80097d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097dc:	4770      	bx	lr
 80097de:	bf00      	nop
 80097e0:	40007000 	.word	0x40007000

080097e4 <HAL_PWR_EnterSTANDBYMode>:
  *          - RTC_AF2 pin (PI8) if configured for tamper or time-stamp.  
  *          - WKUP pin 1 (PA0) if enabled.       
  * @retval None
  */
void HAL_PWR_EnterSTANDBYMode(void)
{
 80097e4:	b480      	push	{r7}
 80097e6:	af00      	add	r7, sp, #0
  /* Select Standby mode */
  SET_BIT(PWR->CR, PWR_CR_PDDS);
 80097e8:	4b08      	ldr	r3, [pc, #32]	; (800980c <HAL_PWR_EnterSTANDBYMode+0x28>)
 80097ea:	681b      	ldr	r3, [r3, #0]
 80097ec:	4a07      	ldr	r2, [pc, #28]	; (800980c <HAL_PWR_EnterSTANDBYMode+0x28>)
 80097ee:	f043 0302 	orr.w	r3, r3, #2
 80097f2:	6013      	str	r3, [r2, #0]

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80097f4:	4b06      	ldr	r3, [pc, #24]	; (8009810 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80097f6:	691b      	ldr	r3, [r3, #16]
 80097f8:	4a05      	ldr	r2, [pc, #20]	; (8009810 <HAL_PWR_EnterSTANDBYMode+0x2c>)
 80097fa:	f043 0304 	orr.w	r3, r3, #4
 80097fe:	6113      	str	r3, [r2, #16]
  /* This option is used to ensure that store operations are completed */
#if defined ( __CC_ARM)
  __force_stores();
#endif
  /* Request Wait For Interrupt */
  __WFI();
 8009800:	bf30      	wfi
}
 8009802:	bf00      	nop
 8009804:	46bd      	mov	sp, r7
 8009806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800980a:	4770      	bx	lr
 800980c:	40007000 	.word	0x40007000
 8009810:	e000ed00 	.word	0xe000ed00

08009814 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8009814:	b580      	push	{r7, lr}
 8009816:	b082      	sub	sp, #8
 8009818:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 800981a:	2300      	movs	r3, #0
 800981c:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800981e:	2300      	movs	r3, #0
 8009820:	603b      	str	r3, [r7, #0]
 8009822:	4b20      	ldr	r3, [pc, #128]	; (80098a4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009826:	4a1f      	ldr	r2, [pc, #124]	; (80098a4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009828:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800982c:	6413      	str	r3, [r2, #64]	; 0x40
 800982e:	4b1d      	ldr	r3, [pc, #116]	; (80098a4 <HAL_PWREx_EnableOverDrive+0x90>)
 8009830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009832:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009836:	603b      	str	r3, [r7, #0]
 8009838:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 800983a:	4b1b      	ldr	r3, [pc, #108]	; (80098a8 <HAL_PWREx_EnableOverDrive+0x94>)
 800983c:	2201      	movs	r2, #1
 800983e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009840:	f7fd ff9e 	bl	8007780 <HAL_GetTick>
 8009844:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8009846:	e009      	b.n	800985c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009848:	f7fd ff9a 	bl	8007780 <HAL_GetTick>
 800984c:	4602      	mov	r2, r0
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	1ad3      	subs	r3, r2, r3
 8009852:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009856:	d901      	bls.n	800985c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8009858:	2303      	movs	r3, #3
 800985a:	e01f      	b.n	800989c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 800985c:	4b13      	ldr	r3, [pc, #76]	; (80098ac <HAL_PWREx_EnableOverDrive+0x98>)
 800985e:	685b      	ldr	r3, [r3, #4]
 8009860:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8009864:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009868:	d1ee      	bne.n	8009848 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 800986a:	4b11      	ldr	r3, [pc, #68]	; (80098b0 <HAL_PWREx_EnableOverDrive+0x9c>)
 800986c:	2201      	movs	r2, #1
 800986e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8009870:	f7fd ff86 	bl	8007780 <HAL_GetTick>
 8009874:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8009876:	e009      	b.n	800988c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8009878:	f7fd ff82 	bl	8007780 <HAL_GetTick>
 800987c:	4602      	mov	r2, r0
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	1ad3      	subs	r3, r2, r3
 8009882:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8009886:	d901      	bls.n	800988c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8009888:	2303      	movs	r3, #3
 800988a:	e007      	b.n	800989c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 800988c:	4b07      	ldr	r3, [pc, #28]	; (80098ac <HAL_PWREx_EnableOverDrive+0x98>)
 800988e:	685b      	ldr	r3, [r3, #4]
 8009890:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009894:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8009898:	d1ee      	bne.n	8009878 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 800989a:	2300      	movs	r3, #0
}
 800989c:	4618      	mov	r0, r3
 800989e:	3708      	adds	r7, #8
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bd80      	pop	{r7, pc}
 80098a4:	40023800 	.word	0x40023800
 80098a8:	420e0040 	.word	0x420e0040
 80098ac:	40007000 	.word	0x40007000
 80098b0:	420e0044 	.word	0x420e0044

080098b4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80098b4:	b580      	push	{r7, lr}
 80098b6:	b086      	sub	sp, #24
 80098b8:	af00      	add	r7, sp, #0
 80098ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80098bc:	687b      	ldr	r3, [r7, #4]
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d101      	bne.n	80098c6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80098c2:	2301      	movs	r3, #1
 80098c4:	e264      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	f003 0301 	and.w	r3, r3, #1
 80098ce:	2b00      	cmp	r3, #0
 80098d0:	d075      	beq.n	80099be <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80098d2:	4ba3      	ldr	r3, [pc, #652]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80098d4:	689b      	ldr	r3, [r3, #8]
 80098d6:	f003 030c 	and.w	r3, r3, #12
 80098da:	2b04      	cmp	r3, #4
 80098dc:	d00c      	beq.n	80098f8 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80098de:	4ba0      	ldr	r3, [pc, #640]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80098e0:	689b      	ldr	r3, [r3, #8]
 80098e2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80098e6:	2b08      	cmp	r3, #8
 80098e8:	d112      	bne.n	8009910 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80098ea:	4b9d      	ldr	r3, [pc, #628]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80098ec:	685b      	ldr	r3, [r3, #4]
 80098ee:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80098f2:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80098f6:	d10b      	bne.n	8009910 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80098f8:	4b99      	ldr	r3, [pc, #612]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009900:	2b00      	cmp	r3, #0
 8009902:	d05b      	beq.n	80099bc <HAL_RCC_OscConfig+0x108>
 8009904:	687b      	ldr	r3, [r7, #4]
 8009906:	685b      	ldr	r3, [r3, #4]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d157      	bne.n	80099bc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800990c:	2301      	movs	r3, #1
 800990e:	e23f      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8009910:	687b      	ldr	r3, [r7, #4]
 8009912:	685b      	ldr	r3, [r3, #4]
 8009914:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8009918:	d106      	bne.n	8009928 <HAL_RCC_OscConfig+0x74>
 800991a:	4b91      	ldr	r3, [pc, #580]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 800991c:	681b      	ldr	r3, [r3, #0]
 800991e:	4a90      	ldr	r2, [pc, #576]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009920:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009924:	6013      	str	r3, [r2, #0]
 8009926:	e01d      	b.n	8009964 <HAL_RCC_OscConfig+0xb0>
 8009928:	687b      	ldr	r3, [r7, #4]
 800992a:	685b      	ldr	r3, [r3, #4]
 800992c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8009930:	d10c      	bne.n	800994c <HAL_RCC_OscConfig+0x98>
 8009932:	4b8b      	ldr	r3, [pc, #556]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009934:	681b      	ldr	r3, [r3, #0]
 8009936:	4a8a      	ldr	r2, [pc, #552]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009938:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800993c:	6013      	str	r3, [r2, #0]
 800993e:	4b88      	ldr	r3, [pc, #544]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009940:	681b      	ldr	r3, [r3, #0]
 8009942:	4a87      	ldr	r2, [pc, #540]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009944:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8009948:	6013      	str	r3, [r2, #0]
 800994a:	e00b      	b.n	8009964 <HAL_RCC_OscConfig+0xb0>
 800994c:	4b84      	ldr	r3, [pc, #528]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 800994e:	681b      	ldr	r3, [r3, #0]
 8009950:	4a83      	ldr	r2, [pc, #524]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009952:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8009956:	6013      	str	r3, [r2, #0]
 8009958:	4b81      	ldr	r3, [pc, #516]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 800995a:	681b      	ldr	r3, [r3, #0]
 800995c:	4a80      	ldr	r2, [pc, #512]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 800995e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8009962:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8009964:	687b      	ldr	r3, [r7, #4]
 8009966:	685b      	ldr	r3, [r3, #4]
 8009968:	2b00      	cmp	r3, #0
 800996a:	d013      	beq.n	8009994 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800996c:	f7fd ff08 	bl	8007780 <HAL_GetTick>
 8009970:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009972:	e008      	b.n	8009986 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009974:	f7fd ff04 	bl	8007780 <HAL_GetTick>
 8009978:	4602      	mov	r2, r0
 800997a:	693b      	ldr	r3, [r7, #16]
 800997c:	1ad3      	subs	r3, r2, r3
 800997e:	2b64      	cmp	r3, #100	; 0x64
 8009980:	d901      	bls.n	8009986 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8009982:	2303      	movs	r3, #3
 8009984:	e204      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009986:	4b76      	ldr	r3, [pc, #472]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800998e:	2b00      	cmp	r3, #0
 8009990:	d0f0      	beq.n	8009974 <HAL_RCC_OscConfig+0xc0>
 8009992:	e014      	b.n	80099be <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009994:	f7fd fef4 	bl	8007780 <HAL_GetTick>
 8009998:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800999a:	e008      	b.n	80099ae <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800999c:	f7fd fef0 	bl	8007780 <HAL_GetTick>
 80099a0:	4602      	mov	r2, r0
 80099a2:	693b      	ldr	r3, [r7, #16]
 80099a4:	1ad3      	subs	r3, r2, r3
 80099a6:	2b64      	cmp	r3, #100	; 0x64
 80099a8:	d901      	bls.n	80099ae <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80099aa:	2303      	movs	r3, #3
 80099ac:	e1f0      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80099ae:	4b6c      	ldr	r3, [pc, #432]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80099b0:	681b      	ldr	r3, [r3, #0]
 80099b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d1f0      	bne.n	800999c <HAL_RCC_OscConfig+0xe8>
 80099ba:	e000      	b.n	80099be <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80099bc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	f003 0302 	and.w	r3, r3, #2
 80099c6:	2b00      	cmp	r3, #0
 80099c8:	d063      	beq.n	8009a92 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80099ca:	4b65      	ldr	r3, [pc, #404]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80099cc:	689b      	ldr	r3, [r3, #8]
 80099ce:	f003 030c 	and.w	r3, r3, #12
 80099d2:	2b00      	cmp	r3, #0
 80099d4:	d00b      	beq.n	80099ee <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80099d6:	4b62      	ldr	r3, [pc, #392]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80099d8:	689b      	ldr	r3, [r3, #8]
 80099da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80099de:	2b08      	cmp	r3, #8
 80099e0:	d11c      	bne.n	8009a1c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80099e2:	4b5f      	ldr	r3, [pc, #380]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80099e4:	685b      	ldr	r3, [r3, #4]
 80099e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80099ea:	2b00      	cmp	r3, #0
 80099ec:	d116      	bne.n	8009a1c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80099ee:	4b5c      	ldr	r3, [pc, #368]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 80099f0:	681b      	ldr	r3, [r3, #0]
 80099f2:	f003 0302 	and.w	r3, r3, #2
 80099f6:	2b00      	cmp	r3, #0
 80099f8:	d005      	beq.n	8009a06 <HAL_RCC_OscConfig+0x152>
 80099fa:	687b      	ldr	r3, [r7, #4]
 80099fc:	68db      	ldr	r3, [r3, #12]
 80099fe:	2b01      	cmp	r3, #1
 8009a00:	d001      	beq.n	8009a06 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8009a02:	2301      	movs	r3, #1
 8009a04:	e1c4      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a06:	4b56      	ldr	r3, [pc, #344]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009a0e:	687b      	ldr	r3, [r7, #4]
 8009a10:	691b      	ldr	r3, [r3, #16]
 8009a12:	00db      	lsls	r3, r3, #3
 8009a14:	4952      	ldr	r1, [pc, #328]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009a16:	4313      	orrs	r3, r2
 8009a18:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8009a1a:	e03a      	b.n	8009a92 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8009a1c:	687b      	ldr	r3, [r7, #4]
 8009a1e:	68db      	ldr	r3, [r3, #12]
 8009a20:	2b00      	cmp	r3, #0
 8009a22:	d020      	beq.n	8009a66 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8009a24:	4b4f      	ldr	r3, [pc, #316]	; (8009b64 <HAL_RCC_OscConfig+0x2b0>)
 8009a26:	2201      	movs	r2, #1
 8009a28:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a2a:	f7fd fea9 	bl	8007780 <HAL_GetTick>
 8009a2e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a30:	e008      	b.n	8009a44 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009a32:	f7fd fea5 	bl	8007780 <HAL_GetTick>
 8009a36:	4602      	mov	r2, r0
 8009a38:	693b      	ldr	r3, [r7, #16]
 8009a3a:	1ad3      	subs	r3, r2, r3
 8009a3c:	2b02      	cmp	r3, #2
 8009a3e:	d901      	bls.n	8009a44 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8009a40:	2303      	movs	r3, #3
 8009a42:	e1a5      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009a44:	4b46      	ldr	r3, [pc, #280]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009a46:	681b      	ldr	r3, [r3, #0]
 8009a48:	f003 0302 	and.w	r3, r3, #2
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d0f0      	beq.n	8009a32 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8009a50:	4b43      	ldr	r3, [pc, #268]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009a52:	681b      	ldr	r3, [r3, #0]
 8009a54:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009a58:	687b      	ldr	r3, [r7, #4]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	00db      	lsls	r3, r3, #3
 8009a5e:	4940      	ldr	r1, [pc, #256]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009a60:	4313      	orrs	r3, r2
 8009a62:	600b      	str	r3, [r1, #0]
 8009a64:	e015      	b.n	8009a92 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009a66:	4b3f      	ldr	r3, [pc, #252]	; (8009b64 <HAL_RCC_OscConfig+0x2b0>)
 8009a68:	2200      	movs	r2, #0
 8009a6a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009a6c:	f7fd fe88 	bl	8007780 <HAL_GetTick>
 8009a70:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009a72:	e008      	b.n	8009a86 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009a74:	f7fd fe84 	bl	8007780 <HAL_GetTick>
 8009a78:	4602      	mov	r2, r0
 8009a7a:	693b      	ldr	r3, [r7, #16]
 8009a7c:	1ad3      	subs	r3, r2, r3
 8009a7e:	2b02      	cmp	r3, #2
 8009a80:	d901      	bls.n	8009a86 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8009a82:	2303      	movs	r3, #3
 8009a84:	e184      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009a86:	4b36      	ldr	r3, [pc, #216]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f003 0302 	and.w	r3, r3, #2
 8009a8e:	2b00      	cmp	r3, #0
 8009a90:	d1f0      	bne.n	8009a74 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8009a92:	687b      	ldr	r3, [r7, #4]
 8009a94:	681b      	ldr	r3, [r3, #0]
 8009a96:	f003 0308 	and.w	r3, r3, #8
 8009a9a:	2b00      	cmp	r3, #0
 8009a9c:	d030      	beq.n	8009b00 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	695b      	ldr	r3, [r3, #20]
 8009aa2:	2b00      	cmp	r3, #0
 8009aa4:	d016      	beq.n	8009ad4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009aa6:	4b30      	ldr	r3, [pc, #192]	; (8009b68 <HAL_RCC_OscConfig+0x2b4>)
 8009aa8:	2201      	movs	r2, #1
 8009aaa:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009aac:	f7fd fe68 	bl	8007780 <HAL_GetTick>
 8009ab0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ab2:	e008      	b.n	8009ac6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009ab4:	f7fd fe64 	bl	8007780 <HAL_GetTick>
 8009ab8:	4602      	mov	r2, r0
 8009aba:	693b      	ldr	r3, [r7, #16]
 8009abc:	1ad3      	subs	r3, r2, r3
 8009abe:	2b02      	cmp	r3, #2
 8009ac0:	d901      	bls.n	8009ac6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8009ac2:	2303      	movs	r3, #3
 8009ac4:	e164      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009ac6:	4b26      	ldr	r3, [pc, #152]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009ac8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009aca:	f003 0302 	and.w	r3, r3, #2
 8009ace:	2b00      	cmp	r3, #0
 8009ad0:	d0f0      	beq.n	8009ab4 <HAL_RCC_OscConfig+0x200>
 8009ad2:	e015      	b.n	8009b00 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009ad4:	4b24      	ldr	r3, [pc, #144]	; (8009b68 <HAL_RCC_OscConfig+0x2b4>)
 8009ad6:	2200      	movs	r2, #0
 8009ad8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009ada:	f7fd fe51 	bl	8007780 <HAL_GetTick>
 8009ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009ae0:	e008      	b.n	8009af4 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009ae2:	f7fd fe4d 	bl	8007780 <HAL_GetTick>
 8009ae6:	4602      	mov	r2, r0
 8009ae8:	693b      	ldr	r3, [r7, #16]
 8009aea:	1ad3      	subs	r3, r2, r3
 8009aec:	2b02      	cmp	r3, #2
 8009aee:	d901      	bls.n	8009af4 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8009af0:	2303      	movs	r3, #3
 8009af2:	e14d      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8009af4:	4b1a      	ldr	r3, [pc, #104]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009af6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009af8:	f003 0302 	and.w	r3, r3, #2
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d1f0      	bne.n	8009ae2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	681b      	ldr	r3, [r3, #0]
 8009b04:	f003 0304 	and.w	r3, r3, #4
 8009b08:	2b00      	cmp	r3, #0
 8009b0a:	f000 80a0 	beq.w	8009c4e <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8009b0e:	2300      	movs	r3, #0
 8009b10:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8009b12:	4b13      	ldr	r3, [pc, #76]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009b14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b1a:	2b00      	cmp	r3, #0
 8009b1c:	d10f      	bne.n	8009b3e <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8009b1e:	2300      	movs	r3, #0
 8009b20:	60bb      	str	r3, [r7, #8]
 8009b22:	4b0f      	ldr	r3, [pc, #60]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009b24:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b26:	4a0e      	ldr	r2, [pc, #56]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009b28:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009b2c:	6413      	str	r3, [r2, #64]	; 0x40
 8009b2e:	4b0c      	ldr	r3, [pc, #48]	; (8009b60 <HAL_RCC_OscConfig+0x2ac>)
 8009b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009b32:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8009b36:	60bb      	str	r3, [r7, #8]
 8009b38:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8009b3a:	2301      	movs	r3, #1
 8009b3c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b3e:	4b0b      	ldr	r3, [pc, #44]	; (8009b6c <HAL_RCC_OscConfig+0x2b8>)
 8009b40:	681b      	ldr	r3, [r3, #0]
 8009b42:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b46:	2b00      	cmp	r3, #0
 8009b48:	d121      	bne.n	8009b8e <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009b4a:	4b08      	ldr	r3, [pc, #32]	; (8009b6c <HAL_RCC_OscConfig+0x2b8>)
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	4a07      	ldr	r2, [pc, #28]	; (8009b6c <HAL_RCC_OscConfig+0x2b8>)
 8009b50:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8009b54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8009b56:	f7fd fe13 	bl	8007780 <HAL_GetTick>
 8009b5a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b5c:	e011      	b.n	8009b82 <HAL_RCC_OscConfig+0x2ce>
 8009b5e:	bf00      	nop
 8009b60:	40023800 	.word	0x40023800
 8009b64:	42470000 	.word	0x42470000
 8009b68:	42470e80 	.word	0x42470e80
 8009b6c:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009b70:	f7fd fe06 	bl	8007780 <HAL_GetTick>
 8009b74:	4602      	mov	r2, r0
 8009b76:	693b      	ldr	r3, [r7, #16]
 8009b78:	1ad3      	subs	r3, r2, r3
 8009b7a:	2b02      	cmp	r3, #2
 8009b7c:	d901      	bls.n	8009b82 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8009b7e:	2303      	movs	r3, #3
 8009b80:	e106      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009b82:	4b85      	ldr	r3, [pc, #532]	; (8009d98 <HAL_RCC_OscConfig+0x4e4>)
 8009b84:	681b      	ldr	r3, [r3, #0]
 8009b86:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009b8a:	2b00      	cmp	r3, #0
 8009b8c:	d0f0      	beq.n	8009b70 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009b8e:	687b      	ldr	r3, [r7, #4]
 8009b90:	689b      	ldr	r3, [r3, #8]
 8009b92:	2b01      	cmp	r3, #1
 8009b94:	d106      	bne.n	8009ba4 <HAL_RCC_OscConfig+0x2f0>
 8009b96:	4b81      	ldr	r3, [pc, #516]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009b98:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009b9a:	4a80      	ldr	r2, [pc, #512]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009b9c:	f043 0301 	orr.w	r3, r3, #1
 8009ba0:	6713      	str	r3, [r2, #112]	; 0x70
 8009ba2:	e01c      	b.n	8009bde <HAL_RCC_OscConfig+0x32a>
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	689b      	ldr	r3, [r3, #8]
 8009ba8:	2b05      	cmp	r3, #5
 8009baa:	d10c      	bne.n	8009bc6 <HAL_RCC_OscConfig+0x312>
 8009bac:	4b7b      	ldr	r3, [pc, #492]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bae:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bb0:	4a7a      	ldr	r2, [pc, #488]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bb2:	f043 0304 	orr.w	r3, r3, #4
 8009bb6:	6713      	str	r3, [r2, #112]	; 0x70
 8009bb8:	4b78      	ldr	r3, [pc, #480]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bba:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bbc:	4a77      	ldr	r2, [pc, #476]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bbe:	f043 0301 	orr.w	r3, r3, #1
 8009bc2:	6713      	str	r3, [r2, #112]	; 0x70
 8009bc4:	e00b      	b.n	8009bde <HAL_RCC_OscConfig+0x32a>
 8009bc6:	4b75      	ldr	r3, [pc, #468]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bc8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bca:	4a74      	ldr	r2, [pc, #464]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bcc:	f023 0301 	bic.w	r3, r3, #1
 8009bd0:	6713      	str	r3, [r2, #112]	; 0x70
 8009bd2:	4b72      	ldr	r3, [pc, #456]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bd4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009bd6:	4a71      	ldr	r2, [pc, #452]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009bd8:	f023 0304 	bic.w	r3, r3, #4
 8009bdc:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009bde:	687b      	ldr	r3, [r7, #4]
 8009be0:	689b      	ldr	r3, [r3, #8]
 8009be2:	2b00      	cmp	r3, #0
 8009be4:	d015      	beq.n	8009c12 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009be6:	f7fd fdcb 	bl	8007780 <HAL_GetTick>
 8009bea:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009bec:	e00a      	b.n	8009c04 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009bee:	f7fd fdc7 	bl	8007780 <HAL_GetTick>
 8009bf2:	4602      	mov	r2, r0
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	1ad3      	subs	r3, r2, r3
 8009bf8:	f241 3288 	movw	r2, #5000	; 0x1388
 8009bfc:	4293      	cmp	r3, r2
 8009bfe:	d901      	bls.n	8009c04 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8009c00:	2303      	movs	r3, #3
 8009c02:	e0c5      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009c04:	4b65      	ldr	r3, [pc, #404]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009c06:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c08:	f003 0302 	and.w	r3, r3, #2
 8009c0c:	2b00      	cmp	r3, #0
 8009c0e:	d0ee      	beq.n	8009bee <HAL_RCC_OscConfig+0x33a>
 8009c10:	e014      	b.n	8009c3c <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8009c12:	f7fd fdb5 	bl	8007780 <HAL_GetTick>
 8009c16:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009c18:	e00a      	b.n	8009c30 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009c1a:	f7fd fdb1 	bl	8007780 <HAL_GetTick>
 8009c1e:	4602      	mov	r2, r0
 8009c20:	693b      	ldr	r3, [r7, #16]
 8009c22:	1ad3      	subs	r3, r2, r3
 8009c24:	f241 3288 	movw	r2, #5000	; 0x1388
 8009c28:	4293      	cmp	r3, r2
 8009c2a:	d901      	bls.n	8009c30 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8009c2c:	2303      	movs	r3, #3
 8009c2e:	e0af      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8009c30:	4b5a      	ldr	r3, [pc, #360]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009c32:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009c34:	f003 0302 	and.w	r3, r3, #2
 8009c38:	2b00      	cmp	r3, #0
 8009c3a:	d1ee      	bne.n	8009c1a <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8009c3c:	7dfb      	ldrb	r3, [r7, #23]
 8009c3e:	2b01      	cmp	r3, #1
 8009c40:	d105      	bne.n	8009c4e <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8009c42:	4b56      	ldr	r3, [pc, #344]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009c44:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8009c46:	4a55      	ldr	r2, [pc, #340]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009c48:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009c4c:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8009c4e:	687b      	ldr	r3, [r7, #4]
 8009c50:	699b      	ldr	r3, [r3, #24]
 8009c52:	2b00      	cmp	r3, #0
 8009c54:	f000 809b 	beq.w	8009d8e <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8009c58:	4b50      	ldr	r3, [pc, #320]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009c5a:	689b      	ldr	r3, [r3, #8]
 8009c5c:	f003 030c 	and.w	r3, r3, #12
 8009c60:	2b08      	cmp	r3, #8
 8009c62:	d05c      	beq.n	8009d1e <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	699b      	ldr	r3, [r3, #24]
 8009c68:	2b02      	cmp	r3, #2
 8009c6a:	d141      	bne.n	8009cf0 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009c6c:	4b4c      	ldr	r3, [pc, #304]	; (8009da0 <HAL_RCC_OscConfig+0x4ec>)
 8009c6e:	2200      	movs	r2, #0
 8009c70:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009c72:	f7fd fd85 	bl	8007780 <HAL_GetTick>
 8009c76:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c78:	e008      	b.n	8009c8c <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009c7a:	f7fd fd81 	bl	8007780 <HAL_GetTick>
 8009c7e:	4602      	mov	r2, r0
 8009c80:	693b      	ldr	r3, [r7, #16]
 8009c82:	1ad3      	subs	r3, r2, r3
 8009c84:	2b02      	cmp	r3, #2
 8009c86:	d901      	bls.n	8009c8c <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8009c88:	2303      	movs	r3, #3
 8009c8a:	e081      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009c8c:	4b43      	ldr	r3, [pc, #268]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009c94:	2b00      	cmp	r3, #0
 8009c96:	d1f0      	bne.n	8009c7a <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	69da      	ldr	r2, [r3, #28]
 8009c9c:	687b      	ldr	r3, [r7, #4]
 8009c9e:	6a1b      	ldr	r3, [r3, #32]
 8009ca0:	431a      	orrs	r2, r3
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009ca6:	019b      	lsls	r3, r3, #6
 8009ca8:	431a      	orrs	r2, r3
 8009caa:	687b      	ldr	r3, [r7, #4]
 8009cac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009cae:	085b      	lsrs	r3, r3, #1
 8009cb0:	3b01      	subs	r3, #1
 8009cb2:	041b      	lsls	r3, r3, #16
 8009cb4:	431a      	orrs	r2, r3
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009cba:	061b      	lsls	r3, r3, #24
 8009cbc:	4937      	ldr	r1, [pc, #220]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009cbe:	4313      	orrs	r3, r2
 8009cc0:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009cc2:	4b37      	ldr	r3, [pc, #220]	; (8009da0 <HAL_RCC_OscConfig+0x4ec>)
 8009cc4:	2201      	movs	r2, #1
 8009cc6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009cc8:	f7fd fd5a 	bl	8007780 <HAL_GetTick>
 8009ccc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009cce:	e008      	b.n	8009ce2 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009cd0:	f7fd fd56 	bl	8007780 <HAL_GetTick>
 8009cd4:	4602      	mov	r2, r0
 8009cd6:	693b      	ldr	r3, [r7, #16]
 8009cd8:	1ad3      	subs	r3, r2, r3
 8009cda:	2b02      	cmp	r3, #2
 8009cdc:	d901      	bls.n	8009ce2 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8009cde:	2303      	movs	r3, #3
 8009ce0:	e056      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009ce2:	4b2e      	ldr	r3, [pc, #184]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009ce4:	681b      	ldr	r3, [r3, #0]
 8009ce6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d0f0      	beq.n	8009cd0 <HAL_RCC_OscConfig+0x41c>
 8009cee:	e04e      	b.n	8009d8e <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009cf0:	4b2b      	ldr	r3, [pc, #172]	; (8009da0 <HAL_RCC_OscConfig+0x4ec>)
 8009cf2:	2200      	movs	r2, #0
 8009cf4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8009cf6:	f7fd fd43 	bl	8007780 <HAL_GetTick>
 8009cfa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009cfc:	e008      	b.n	8009d10 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009cfe:	f7fd fd3f 	bl	8007780 <HAL_GetTick>
 8009d02:	4602      	mov	r2, r0
 8009d04:	693b      	ldr	r3, [r7, #16]
 8009d06:	1ad3      	subs	r3, r2, r3
 8009d08:	2b02      	cmp	r3, #2
 8009d0a:	d901      	bls.n	8009d10 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8009d0c:	2303      	movs	r3, #3
 8009d0e:	e03f      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009d10:	4b22      	ldr	r3, [pc, #136]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009d12:	681b      	ldr	r3, [r3, #0]
 8009d14:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009d18:	2b00      	cmp	r3, #0
 8009d1a:	d1f0      	bne.n	8009cfe <HAL_RCC_OscConfig+0x44a>
 8009d1c:	e037      	b.n	8009d8e <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	699b      	ldr	r3, [r3, #24]
 8009d22:	2b01      	cmp	r3, #1
 8009d24:	d101      	bne.n	8009d2a <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8009d26:	2301      	movs	r3, #1
 8009d28:	e032      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8009d2a:	4b1c      	ldr	r3, [pc, #112]	; (8009d9c <HAL_RCC_OscConfig+0x4e8>)
 8009d2c:	685b      	ldr	r3, [r3, #4]
 8009d2e:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009d30:	687b      	ldr	r3, [r7, #4]
 8009d32:	699b      	ldr	r3, [r3, #24]
 8009d34:	2b01      	cmp	r3, #1
 8009d36:	d028      	beq.n	8009d8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8009d3e:	687b      	ldr	r3, [r7, #4]
 8009d40:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8009d42:	429a      	cmp	r2, r3
 8009d44:	d121      	bne.n	8009d8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009d46:	68fb      	ldr	r3, [r7, #12]
 8009d48:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8009d50:	429a      	cmp	r2, r3
 8009d52:	d11a      	bne.n	8009d8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d54:	68fa      	ldr	r2, [r7, #12]
 8009d56:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009d5a:	4013      	ands	r3, r2
 8009d5c:	687a      	ldr	r2, [r7, #4]
 8009d5e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8009d60:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009d62:	4293      	cmp	r3, r2
 8009d64:	d111      	bne.n	8009d8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009d6c:	687b      	ldr	r3, [r7, #4]
 8009d6e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009d70:	085b      	lsrs	r3, r3, #1
 8009d72:	3b01      	subs	r3, #1
 8009d74:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009d76:	429a      	cmp	r2, r3
 8009d78:	d107      	bne.n	8009d8a <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8009d80:	687b      	ldr	r3, [r7, #4]
 8009d82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009d84:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009d86:	429a      	cmp	r2, r3
 8009d88:	d001      	beq.n	8009d8e <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8009d8a:	2301      	movs	r3, #1
 8009d8c:	e000      	b.n	8009d90 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8009d8e:	2300      	movs	r3, #0
}
 8009d90:	4618      	mov	r0, r3
 8009d92:	3718      	adds	r7, #24
 8009d94:	46bd      	mov	sp, r7
 8009d96:	bd80      	pop	{r7, pc}
 8009d98:	40007000 	.word	0x40007000
 8009d9c:	40023800 	.word	0x40023800
 8009da0:	42470060 	.word	0x42470060

08009da4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8009da4:	b580      	push	{r7, lr}
 8009da6:	b084      	sub	sp, #16
 8009da8:	af00      	add	r7, sp, #0
 8009daa:	6078      	str	r0, [r7, #4]
 8009dac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8009dae:	687b      	ldr	r3, [r7, #4]
 8009db0:	2b00      	cmp	r3, #0
 8009db2:	d101      	bne.n	8009db8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8009db4:	2301      	movs	r3, #1
 8009db6:	e0cc      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8009db8:	4b68      	ldr	r3, [pc, #416]	; (8009f5c <HAL_RCC_ClockConfig+0x1b8>)
 8009dba:	681b      	ldr	r3, [r3, #0]
 8009dbc:	f003 030f 	and.w	r3, r3, #15
 8009dc0:	683a      	ldr	r2, [r7, #0]
 8009dc2:	429a      	cmp	r2, r3
 8009dc4:	d90c      	bls.n	8009de0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009dc6:	4b65      	ldr	r3, [pc, #404]	; (8009f5c <HAL_RCC_ClockConfig+0x1b8>)
 8009dc8:	683a      	ldr	r2, [r7, #0]
 8009dca:	b2d2      	uxtb	r2, r2
 8009dcc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009dce:	4b63      	ldr	r3, [pc, #396]	; (8009f5c <HAL_RCC_ClockConfig+0x1b8>)
 8009dd0:	681b      	ldr	r3, [r3, #0]
 8009dd2:	f003 030f 	and.w	r3, r3, #15
 8009dd6:	683a      	ldr	r2, [r7, #0]
 8009dd8:	429a      	cmp	r2, r3
 8009dda:	d001      	beq.n	8009de0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e0b8      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	681b      	ldr	r3, [r3, #0]
 8009de4:	f003 0302 	and.w	r3, r3, #2
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d020      	beq.n	8009e2e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	681b      	ldr	r3, [r3, #0]
 8009df0:	f003 0304 	and.w	r3, r3, #4
 8009df4:	2b00      	cmp	r3, #0
 8009df6:	d005      	beq.n	8009e04 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8009df8:	4b59      	ldr	r3, [pc, #356]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009dfa:	689b      	ldr	r3, [r3, #8]
 8009dfc:	4a58      	ldr	r2, [pc, #352]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009dfe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8009e02:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	681b      	ldr	r3, [r3, #0]
 8009e08:	f003 0308 	and.w	r3, r3, #8
 8009e0c:	2b00      	cmp	r3, #0
 8009e0e:	d005      	beq.n	8009e1c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8009e10:	4b53      	ldr	r3, [pc, #332]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	4a52      	ldr	r2, [pc, #328]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e16:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8009e1a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8009e1c:	4b50      	ldr	r3, [pc, #320]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e1e:	689b      	ldr	r3, [r3, #8]
 8009e20:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8009e24:	687b      	ldr	r3, [r7, #4]
 8009e26:	689b      	ldr	r3, [r3, #8]
 8009e28:	494d      	ldr	r1, [pc, #308]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e2a:	4313      	orrs	r3, r2
 8009e2c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	f003 0301 	and.w	r3, r3, #1
 8009e36:	2b00      	cmp	r3, #0
 8009e38:	d044      	beq.n	8009ec4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	685b      	ldr	r3, [r3, #4]
 8009e3e:	2b01      	cmp	r3, #1
 8009e40:	d107      	bne.n	8009e52 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009e42:	4b47      	ldr	r3, [pc, #284]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e44:	681b      	ldr	r3, [r3, #0]
 8009e46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009e4a:	2b00      	cmp	r3, #0
 8009e4c:	d119      	bne.n	8009e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e4e:	2301      	movs	r3, #1
 8009e50:	e07f      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e52:	687b      	ldr	r3, [r7, #4]
 8009e54:	685b      	ldr	r3, [r3, #4]
 8009e56:	2b02      	cmp	r3, #2
 8009e58:	d003      	beq.n	8009e62 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8009e5a:	687b      	ldr	r3, [r7, #4]
 8009e5c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8009e5e:	2b03      	cmp	r3, #3
 8009e60:	d107      	bne.n	8009e72 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009e62:	4b3f      	ldr	r3, [pc, #252]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e64:	681b      	ldr	r3, [r3, #0]
 8009e66:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009e6a:	2b00      	cmp	r3, #0
 8009e6c:	d109      	bne.n	8009e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e6e:	2301      	movs	r3, #1
 8009e70:	e06f      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8009e72:	4b3b      	ldr	r3, [pc, #236]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e74:	681b      	ldr	r3, [r3, #0]
 8009e76:	f003 0302 	and.w	r3, r3, #2
 8009e7a:	2b00      	cmp	r3, #0
 8009e7c:	d101      	bne.n	8009e82 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8009e7e:	2301      	movs	r3, #1
 8009e80:	e067      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8009e82:	4b37      	ldr	r3, [pc, #220]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e84:	689b      	ldr	r3, [r3, #8]
 8009e86:	f023 0203 	bic.w	r2, r3, #3
 8009e8a:	687b      	ldr	r3, [r7, #4]
 8009e8c:	685b      	ldr	r3, [r3, #4]
 8009e8e:	4934      	ldr	r1, [pc, #208]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009e90:	4313      	orrs	r3, r2
 8009e92:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8009e94:	f7fd fc74 	bl	8007780 <HAL_GetTick>
 8009e98:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009e9a:	e00a      	b.n	8009eb2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8009e9c:	f7fd fc70 	bl	8007780 <HAL_GetTick>
 8009ea0:	4602      	mov	r2, r0
 8009ea2:	68fb      	ldr	r3, [r7, #12]
 8009ea4:	1ad3      	subs	r3, r2, r3
 8009ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d901      	bls.n	8009eb2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8009eae:	2303      	movs	r3, #3
 8009eb0:	e04f      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8009eb2:	4b2b      	ldr	r3, [pc, #172]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009eb4:	689b      	ldr	r3, [r3, #8]
 8009eb6:	f003 020c 	and.w	r2, r3, #12
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	685b      	ldr	r3, [r3, #4]
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	429a      	cmp	r2, r3
 8009ec2:	d1eb      	bne.n	8009e9c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8009ec4:	4b25      	ldr	r3, [pc, #148]	; (8009f5c <HAL_RCC_ClockConfig+0x1b8>)
 8009ec6:	681b      	ldr	r3, [r3, #0]
 8009ec8:	f003 030f 	and.w	r3, r3, #15
 8009ecc:	683a      	ldr	r2, [r7, #0]
 8009ece:	429a      	cmp	r2, r3
 8009ed0:	d20c      	bcs.n	8009eec <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8009ed2:	4b22      	ldr	r3, [pc, #136]	; (8009f5c <HAL_RCC_ClockConfig+0x1b8>)
 8009ed4:	683a      	ldr	r2, [r7, #0]
 8009ed6:	b2d2      	uxtb	r2, r2
 8009ed8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8009eda:	4b20      	ldr	r3, [pc, #128]	; (8009f5c <HAL_RCC_ClockConfig+0x1b8>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	f003 030f 	and.w	r3, r3, #15
 8009ee2:	683a      	ldr	r2, [r7, #0]
 8009ee4:	429a      	cmp	r2, r3
 8009ee6:	d001      	beq.n	8009eec <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8009ee8:	2301      	movs	r3, #1
 8009eea:	e032      	b.n	8009f52 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8009eec:	687b      	ldr	r3, [r7, #4]
 8009eee:	681b      	ldr	r3, [r3, #0]
 8009ef0:	f003 0304 	and.w	r3, r3, #4
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d008      	beq.n	8009f0a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8009ef8:	4b19      	ldr	r3, [pc, #100]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009efa:	689b      	ldr	r3, [r3, #8]
 8009efc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	68db      	ldr	r3, [r3, #12]
 8009f04:	4916      	ldr	r1, [pc, #88]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009f06:	4313      	orrs	r3, r2
 8009f08:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	681b      	ldr	r3, [r3, #0]
 8009f0e:	f003 0308 	and.w	r3, r3, #8
 8009f12:	2b00      	cmp	r3, #0
 8009f14:	d009      	beq.n	8009f2a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8009f16:	4b12      	ldr	r3, [pc, #72]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009f18:	689b      	ldr	r3, [r3, #8]
 8009f1a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8009f1e:	687b      	ldr	r3, [r7, #4]
 8009f20:	691b      	ldr	r3, [r3, #16]
 8009f22:	00db      	lsls	r3, r3, #3
 8009f24:	490e      	ldr	r1, [pc, #56]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009f26:	4313      	orrs	r3, r2
 8009f28:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8009f2a:	f000 f821 	bl	8009f70 <HAL_RCC_GetSysClockFreq>
 8009f2e:	4602      	mov	r2, r0
 8009f30:	4b0b      	ldr	r3, [pc, #44]	; (8009f60 <HAL_RCC_ClockConfig+0x1bc>)
 8009f32:	689b      	ldr	r3, [r3, #8]
 8009f34:	091b      	lsrs	r3, r3, #4
 8009f36:	f003 030f 	and.w	r3, r3, #15
 8009f3a:	490a      	ldr	r1, [pc, #40]	; (8009f64 <HAL_RCC_ClockConfig+0x1c0>)
 8009f3c:	5ccb      	ldrb	r3, [r1, r3]
 8009f3e:	fa22 f303 	lsr.w	r3, r2, r3
 8009f42:	4a09      	ldr	r2, [pc, #36]	; (8009f68 <HAL_RCC_ClockConfig+0x1c4>)
 8009f44:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8009f46:	4b09      	ldr	r3, [pc, #36]	; (8009f6c <HAL_RCC_ClockConfig+0x1c8>)
 8009f48:	681b      	ldr	r3, [r3, #0]
 8009f4a:	4618      	mov	r0, r3
 8009f4c:	f7f9 fad8 	bl	8003500 <HAL_InitTick>

  return HAL_OK;
 8009f50:	2300      	movs	r3, #0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3710      	adds	r7, #16
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}
 8009f5a:	bf00      	nop
 8009f5c:	40023c00 	.word	0x40023c00
 8009f60:	40023800 	.word	0x40023800
 8009f64:	0801c898 	.word	0x0801c898
 8009f68:	20000000 	.word	0x20000000
 8009f6c:	20000064 	.word	0x20000064

08009f70 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8009f70:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8009f74:	b084      	sub	sp, #16
 8009f76:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8009f78:	2300      	movs	r3, #0
 8009f7a:	607b      	str	r3, [r7, #4]
 8009f7c:	2300      	movs	r3, #0
 8009f7e:	60fb      	str	r3, [r7, #12]
 8009f80:	2300      	movs	r3, #0
 8009f82:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8009f84:	2300      	movs	r3, #0
 8009f86:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8009f88:	4b67      	ldr	r3, [pc, #412]	; (800a128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009f8a:	689b      	ldr	r3, [r3, #8]
 8009f8c:	f003 030c 	and.w	r3, r3, #12
 8009f90:	2b08      	cmp	r3, #8
 8009f92:	d00d      	beq.n	8009fb0 <HAL_RCC_GetSysClockFreq+0x40>
 8009f94:	2b08      	cmp	r3, #8
 8009f96:	f200 80bd 	bhi.w	800a114 <HAL_RCC_GetSysClockFreq+0x1a4>
 8009f9a:	2b00      	cmp	r3, #0
 8009f9c:	d002      	beq.n	8009fa4 <HAL_RCC_GetSysClockFreq+0x34>
 8009f9e:	2b04      	cmp	r3, #4
 8009fa0:	d003      	beq.n	8009faa <HAL_RCC_GetSysClockFreq+0x3a>
 8009fa2:	e0b7      	b.n	800a114 <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8009fa4:	4b61      	ldr	r3, [pc, #388]	; (800a12c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009fa6:	60bb      	str	r3, [r7, #8]
       break;
 8009fa8:	e0b7      	b.n	800a11a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8009faa:	4b60      	ldr	r3, [pc, #384]	; (800a12c <HAL_RCC_GetSysClockFreq+0x1bc>)
 8009fac:	60bb      	str	r3, [r7, #8]
      break;
 8009fae:	e0b4      	b.n	800a11a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8009fb0:	4b5d      	ldr	r3, [pc, #372]	; (800a128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009fb2:	685b      	ldr	r3, [r3, #4]
 8009fb4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8009fb8:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8009fba:	4b5b      	ldr	r3, [pc, #364]	; (800a128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009fbc:	685b      	ldr	r3, [r3, #4]
 8009fbe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009fc2:	2b00      	cmp	r3, #0
 8009fc4:	d04d      	beq.n	800a062 <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8009fc6:	4b58      	ldr	r3, [pc, #352]	; (800a128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8009fc8:	685b      	ldr	r3, [r3, #4]
 8009fca:	099b      	lsrs	r3, r3, #6
 8009fcc:	461a      	mov	r2, r3
 8009fce:	f04f 0300 	mov.w	r3, #0
 8009fd2:	f240 10ff 	movw	r0, #511	; 0x1ff
 8009fd6:	f04f 0100 	mov.w	r1, #0
 8009fda:	ea02 0800 	and.w	r8, r2, r0
 8009fde:	ea03 0901 	and.w	r9, r3, r1
 8009fe2:	4640      	mov	r0, r8
 8009fe4:	4649      	mov	r1, r9
 8009fe6:	f04f 0200 	mov.w	r2, #0
 8009fea:	f04f 0300 	mov.w	r3, #0
 8009fee:	014b      	lsls	r3, r1, #5
 8009ff0:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8009ff4:	0142      	lsls	r2, r0, #5
 8009ff6:	4610      	mov	r0, r2
 8009ff8:	4619      	mov	r1, r3
 8009ffa:	ebb0 0008 	subs.w	r0, r0, r8
 8009ffe:	eb61 0109 	sbc.w	r1, r1, r9
 800a002:	f04f 0200 	mov.w	r2, #0
 800a006:	f04f 0300 	mov.w	r3, #0
 800a00a:	018b      	lsls	r3, r1, #6
 800a00c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a010:	0182      	lsls	r2, r0, #6
 800a012:	1a12      	subs	r2, r2, r0
 800a014:	eb63 0301 	sbc.w	r3, r3, r1
 800a018:	f04f 0000 	mov.w	r0, #0
 800a01c:	f04f 0100 	mov.w	r1, #0
 800a020:	00d9      	lsls	r1, r3, #3
 800a022:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a026:	00d0      	lsls	r0, r2, #3
 800a028:	4602      	mov	r2, r0
 800a02a:	460b      	mov	r3, r1
 800a02c:	eb12 0208 	adds.w	r2, r2, r8
 800a030:	eb43 0309 	adc.w	r3, r3, r9
 800a034:	f04f 0000 	mov.w	r0, #0
 800a038:	f04f 0100 	mov.w	r1, #0
 800a03c:	0299      	lsls	r1, r3, #10
 800a03e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a042:	0290      	lsls	r0, r2, #10
 800a044:	4602      	mov	r2, r0
 800a046:	460b      	mov	r3, r1
 800a048:	4610      	mov	r0, r2
 800a04a:	4619      	mov	r1, r3
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	461a      	mov	r2, r3
 800a050:	f04f 0300 	mov.w	r3, #0
 800a054:	f7f6 fe38 	bl	8000cc8 <__aeabi_uldivmod>
 800a058:	4602      	mov	r2, r0
 800a05a:	460b      	mov	r3, r1
 800a05c:	4613      	mov	r3, r2
 800a05e:	60fb      	str	r3, [r7, #12]
 800a060:	e04a      	b.n	800a0f8 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800a062:	4b31      	ldr	r3, [pc, #196]	; (800a128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a064:	685b      	ldr	r3, [r3, #4]
 800a066:	099b      	lsrs	r3, r3, #6
 800a068:	461a      	mov	r2, r3
 800a06a:	f04f 0300 	mov.w	r3, #0
 800a06e:	f240 10ff 	movw	r0, #511	; 0x1ff
 800a072:	f04f 0100 	mov.w	r1, #0
 800a076:	ea02 0400 	and.w	r4, r2, r0
 800a07a:	ea03 0501 	and.w	r5, r3, r1
 800a07e:	4620      	mov	r0, r4
 800a080:	4629      	mov	r1, r5
 800a082:	f04f 0200 	mov.w	r2, #0
 800a086:	f04f 0300 	mov.w	r3, #0
 800a08a:	014b      	lsls	r3, r1, #5
 800a08c:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800a090:	0142      	lsls	r2, r0, #5
 800a092:	4610      	mov	r0, r2
 800a094:	4619      	mov	r1, r3
 800a096:	1b00      	subs	r0, r0, r4
 800a098:	eb61 0105 	sbc.w	r1, r1, r5
 800a09c:	f04f 0200 	mov.w	r2, #0
 800a0a0:	f04f 0300 	mov.w	r3, #0
 800a0a4:	018b      	lsls	r3, r1, #6
 800a0a6:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800a0aa:	0182      	lsls	r2, r0, #6
 800a0ac:	1a12      	subs	r2, r2, r0
 800a0ae:	eb63 0301 	sbc.w	r3, r3, r1
 800a0b2:	f04f 0000 	mov.w	r0, #0
 800a0b6:	f04f 0100 	mov.w	r1, #0
 800a0ba:	00d9      	lsls	r1, r3, #3
 800a0bc:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800a0c0:	00d0      	lsls	r0, r2, #3
 800a0c2:	4602      	mov	r2, r0
 800a0c4:	460b      	mov	r3, r1
 800a0c6:	1912      	adds	r2, r2, r4
 800a0c8:	eb45 0303 	adc.w	r3, r5, r3
 800a0cc:	f04f 0000 	mov.w	r0, #0
 800a0d0:	f04f 0100 	mov.w	r1, #0
 800a0d4:	0299      	lsls	r1, r3, #10
 800a0d6:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 800a0da:	0290      	lsls	r0, r2, #10
 800a0dc:	4602      	mov	r2, r0
 800a0de:	460b      	mov	r3, r1
 800a0e0:	4610      	mov	r0, r2
 800a0e2:	4619      	mov	r1, r3
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	461a      	mov	r2, r3
 800a0e8:	f04f 0300 	mov.w	r3, #0
 800a0ec:	f7f6 fdec 	bl	8000cc8 <__aeabi_uldivmod>
 800a0f0:	4602      	mov	r2, r0
 800a0f2:	460b      	mov	r3, r1
 800a0f4:	4613      	mov	r3, r2
 800a0f6:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800a0f8:	4b0b      	ldr	r3, [pc, #44]	; (800a128 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800a0fa:	685b      	ldr	r3, [r3, #4]
 800a0fc:	0c1b      	lsrs	r3, r3, #16
 800a0fe:	f003 0303 	and.w	r3, r3, #3
 800a102:	3301      	adds	r3, #1
 800a104:	005b      	lsls	r3, r3, #1
 800a106:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800a108:	68fa      	ldr	r2, [r7, #12]
 800a10a:	683b      	ldr	r3, [r7, #0]
 800a10c:	fbb2 f3f3 	udiv	r3, r2, r3
 800a110:	60bb      	str	r3, [r7, #8]
      break;
 800a112:	e002      	b.n	800a11a <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800a114:	4b05      	ldr	r3, [pc, #20]	; (800a12c <HAL_RCC_GetSysClockFreq+0x1bc>)
 800a116:	60bb      	str	r3, [r7, #8]
      break;
 800a118:	bf00      	nop
    }
  }
  return sysclockfreq;
 800a11a:	68bb      	ldr	r3, [r7, #8]
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3710      	adds	r7, #16
 800a120:	46bd      	mov	sp, r7
 800a122:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800a126:	bf00      	nop
 800a128:	40023800 	.word	0x40023800
 800a12c:	00f42400 	.word	0x00f42400

0800a130 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800a130:	b480      	push	{r7}
 800a132:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800a134:	4b03      	ldr	r3, [pc, #12]	; (800a144 <HAL_RCC_GetHCLKFreq+0x14>)
 800a136:	681b      	ldr	r3, [r3, #0]
}
 800a138:	4618      	mov	r0, r3
 800a13a:	46bd      	mov	sp, r7
 800a13c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a140:	4770      	bx	lr
 800a142:	bf00      	nop
 800a144:	20000000 	.word	0x20000000

0800a148 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800a14c:	f7ff fff0 	bl	800a130 <HAL_RCC_GetHCLKFreq>
 800a150:	4602      	mov	r2, r0
 800a152:	4b05      	ldr	r3, [pc, #20]	; (800a168 <HAL_RCC_GetPCLK1Freq+0x20>)
 800a154:	689b      	ldr	r3, [r3, #8]
 800a156:	0a9b      	lsrs	r3, r3, #10
 800a158:	f003 0307 	and.w	r3, r3, #7
 800a15c:	4903      	ldr	r1, [pc, #12]	; (800a16c <HAL_RCC_GetPCLK1Freq+0x24>)
 800a15e:	5ccb      	ldrb	r3, [r1, r3]
 800a160:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a164:	4618      	mov	r0, r3
 800a166:	bd80      	pop	{r7, pc}
 800a168:	40023800 	.word	0x40023800
 800a16c:	0801c8a8 	.word	0x0801c8a8

0800a170 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800a170:	b580      	push	{r7, lr}
 800a172:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 800a174:	f7ff ffdc 	bl	800a130 <HAL_RCC_GetHCLKFreq>
 800a178:	4602      	mov	r2, r0
 800a17a:	4b05      	ldr	r3, [pc, #20]	; (800a190 <HAL_RCC_GetPCLK2Freq+0x20>)
 800a17c:	689b      	ldr	r3, [r3, #8]
 800a17e:	0b5b      	lsrs	r3, r3, #13
 800a180:	f003 0307 	and.w	r3, r3, #7
 800a184:	4903      	ldr	r1, [pc, #12]	; (800a194 <HAL_RCC_GetPCLK2Freq+0x24>)
 800a186:	5ccb      	ldrb	r3, [r1, r3]
 800a188:	fa22 f303 	lsr.w	r3, r2, r3
}
 800a18c:	4618      	mov	r0, r3
 800a18e:	bd80      	pop	{r7, pc}
 800a190:	40023800 	.word	0x40023800
 800a194:	0801c8a8 	.word	0x0801c8a8

0800a198 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800a198:	b480      	push	{r7}
 800a19a:	b083      	sub	sp, #12
 800a19c:	af00      	add	r7, sp, #0
 800a19e:	6078      	str	r0, [r7, #4]
 800a1a0:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 800a1a2:	687b      	ldr	r3, [r7, #4]
 800a1a4:	220f      	movs	r2, #15
 800a1a6:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 800a1a8:	4b12      	ldr	r3, [pc, #72]	; (800a1f4 <HAL_RCC_GetClockConfig+0x5c>)
 800a1aa:	689b      	ldr	r3, [r3, #8]
 800a1ac:	f003 0203 	and.w	r2, r3, #3
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 800a1b4:	4b0f      	ldr	r3, [pc, #60]	; (800a1f4 <HAL_RCC_GetClockConfig+0x5c>)
 800a1b6:	689b      	ldr	r3, [r3, #8]
 800a1b8:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 800a1c0:	4b0c      	ldr	r3, [pc, #48]	; (800a1f4 <HAL_RCC_GetClockConfig+0x5c>)
 800a1c2:	689b      	ldr	r3, [r3, #8]
 800a1c4:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 800a1cc:	4b09      	ldr	r3, [pc, #36]	; (800a1f4 <HAL_RCC_GetClockConfig+0x5c>)
 800a1ce:	689b      	ldr	r3, [r3, #8]
 800a1d0:	08db      	lsrs	r3, r3, #3
 800a1d2:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 800a1da:	4b07      	ldr	r3, [pc, #28]	; (800a1f8 <HAL_RCC_GetClockConfig+0x60>)
 800a1dc:	681b      	ldr	r3, [r3, #0]
 800a1de:	f003 020f 	and.w	r2, r3, #15
 800a1e2:	683b      	ldr	r3, [r7, #0]
 800a1e4:	601a      	str	r2, [r3, #0]
}
 800a1e6:	bf00      	nop
 800a1e8:	370c      	adds	r7, #12
 800a1ea:	46bd      	mov	sp, r7
 800a1ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1f0:	4770      	bx	lr
 800a1f2:	bf00      	nop
 800a1f4:	40023800 	.word	0x40023800
 800a1f8:	40023c00 	.word	0x40023c00

0800a1fc <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) and RCC_BDCR register are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800a1fc:	b580      	push	{r7, lr}
 800a1fe:	b086      	sub	sp, #24
 800a200:	af00      	add	r7, sp, #0
 800a202:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800a204:	2300      	movs	r3, #0
 800a206:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 800a208:	2300      	movs	r3, #0
 800a20a:	613b      	str	r3, [r7, #16]

  /*----------------------- SAI/I2S Configuration (PLLI2S) -------------------*/
  /*----------------------- Common configuration SAI/I2S ---------------------*/
  /* In Case of SAI or I2S Clock Configuration through PLLI2S, PLLI2SN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a20c:	687b      	ldr	r3, [r7, #4]
 800a20e:	681b      	ldr	r3, [r3, #0]
 800a210:	f003 0301 	and.w	r3, r3, #1
 800a214:	2b00      	cmp	r3, #0
 800a216:	d10b      	bne.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	681b      	ldr	r3, [r3, #0]
 800a21c:	f003 0302 	and.w	r3, r3, #2
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 800a220:	2b00      	cmp	r3, #0
 800a222:	d105      	bne.n	800a230 <HAL_RCCEx_PeriphCLKConfig+0x34>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	681b      	ldr	r3, [r3, #0]
 800a228:	f003 0340 	and.w	r3, r3, #64	; 0x40
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == RCC_PERIPHCLK_SAI_PLLI2S) ||
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d075      	beq.n	800a31c <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    /* check for Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 800a230:	4bad      	ldr	r3, [pc, #692]	; (800a4e8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a232:	2200      	movs	r2, #0
 800a234:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a236:	f7fd faa3 	bl	8007780 <HAL_GetTick>
 800a23a:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a23c:	e008      	b.n	800a250 <HAL_RCCEx_PeriphCLKConfig+0x54>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a23e:	f7fd fa9f 	bl	8007780 <HAL_GetTick>
 800a242:	4602      	mov	r2, r0
 800a244:	697b      	ldr	r3, [r7, #20]
 800a246:	1ad3      	subs	r3, r2, r3
 800a248:	2b02      	cmp	r3, #2
 800a24a:	d901      	bls.n	800a250 <HAL_RCCEx_PeriphCLKConfig+0x54>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a24c:	2303      	movs	r3, #3
 800a24e:	e18b      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 800a250:	4ba6      	ldr	r3, [pc, #664]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a252:	681b      	ldr	r3, [r3, #0]
 800a254:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a258:	2b00      	cmp	r3, #0
 800a25a:	d1f0      	bne.n	800a23e <HAL_RCCEx_PeriphCLKConfig+0x42>
    }

    /*---------------------------- I2S configuration -------------------------*/
    /* In Case of I2S Clock Configuration through PLLI2S, PLLI2SR must be added
      only for I2S configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 800a25c:	687b      	ldr	r3, [r7, #4]
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	f003 0301 	and.w	r3, r3, #1
 800a264:	2b00      	cmp	r3, #0
 800a266:	d009      	beq.n	800a27c <HAL_RCCEx_PeriphCLKConfig+0x80>
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
 800a268:	687b      	ldr	r3, [r7, #4]
 800a26a:	685b      	ldr	r3, [r3, #4]
 800a26c:	019a      	lsls	r2, r3, #6
 800a26e:	687b      	ldr	r3, [r7, #4]
 800a270:	689b      	ldr	r3, [r3, #8]
 800a272:	071b      	lsls	r3, r3, #28
 800a274:	499d      	ldr	r1, [pc, #628]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a276:	4313      	orrs	r3, r2
 800a278:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLI2S, PLLI2SQ and PLLI2S_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLI2S) == (RCC_PERIPHCLK_SAI_PLLI2S))
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	681b      	ldr	r3, [r3, #0]
 800a280:	f003 0302 	and.w	r3, r3, #2
 800a284:	2b00      	cmp	r3, #0
 800a286:	d01f      	beq.n	800a2c8 <HAL_RCCEx_PeriphCLKConfig+0xcc>
      /* Check the PLLI2S division factors */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SR value from PLLI2SCFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 800a288:	4b98      	ldr	r3, [pc, #608]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a28a:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800a28e:	0f1b      	lsrs	r3, r3, #28
 800a290:	f003 0307 	and.w	r3, r3, #7
 800a294:	613b      	str	r3, [r7, #16]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SQ , tmpreg1);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	685b      	ldr	r3, [r3, #4]
 800a29a:	019a      	lsls	r2, r3, #6
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	68db      	ldr	r3, [r3, #12]
 800a2a0:	061b      	lsls	r3, r3, #24
 800a2a2:	431a      	orrs	r2, r3
 800a2a4:	693b      	ldr	r3, [r7, #16]
 800a2a6:	071b      	lsls	r3, r3, #28
 800a2a8:	4990      	ldr	r1, [pc, #576]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a2aa:	4313      	orrs	r3, r2
 800a2ac:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 800a2b0:	4b8e      	ldr	r3, [pc, #568]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a2b2:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a2b6:	f023 021f 	bic.w	r2, r3, #31
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	69db      	ldr	r3, [r3, #28]
 800a2be:	3b01      	subs	r3, #1
 800a2c0:	498a      	ldr	r1, [pc, #552]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a2c2:	4313      	orrs	r3, r2
 800a2c4:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	681b      	ldr	r3, [r3, #0]
 800a2cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a2d0:	2b00      	cmp	r3, #0
 800a2d2:	d00d      	beq.n	800a2f0 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      /* Check for Parameters */
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Configure the PLLI2S multiplication and division factors */
      __HAL_RCC_PLLI2S_SAICLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	685b      	ldr	r3, [r3, #4]
 800a2d8:	019a      	lsls	r2, r3, #6
 800a2da:	687b      	ldr	r3, [r7, #4]
 800a2dc:	68db      	ldr	r3, [r3, #12]
 800a2de:	061b      	lsls	r3, r3, #24
 800a2e0:	431a      	orrs	r2, r3
 800a2e2:	687b      	ldr	r3, [r7, #4]
 800a2e4:	689b      	ldr	r3, [r3, #8]
 800a2e6:	071b      	lsls	r3, r3, #28
 800a2e8:	4980      	ldr	r1, [pc, #512]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a2ea:	4313      	orrs	r3, r2
 800a2ec:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 800a2f0:	4b7d      	ldr	r3, [pc, #500]	; (800a4e8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>)
 800a2f2:	2201      	movs	r2, #1
 800a2f4:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a2f6:	f7fd fa43 	bl	8007780 <HAL_GetTick>
 800a2fa:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a2fc:	e008      	b.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x114>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 800a2fe:	f7fd fa3f 	bl	8007780 <HAL_GetTick>
 800a302:	4602      	mov	r2, r0
 800a304:	697b      	ldr	r3, [r7, #20]
 800a306:	1ad3      	subs	r3, r2, r3
 800a308:	2b02      	cmp	r3, #2
 800a30a:	d901      	bls.n	800a310 <HAL_RCCEx_PeriphCLKConfig+0x114>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a30c:	2303      	movs	r3, #3
 800a30e:	e12b      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 800a310:	4b76      	ldr	r3, [pc, #472]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a312:	681b      	ldr	r3, [r3, #0]
 800a314:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800a318:	2b00      	cmp	r3, #0
 800a31a:	d0f0      	beq.n	800a2fe <HAL_RCCEx_PeriphCLKConfig+0x102>

  /*----------------------- SAI/LTDC Configuration (PLLSAI) ------------------*/
  /*----------------------- Common configuration SAI/LTDC --------------------*/
  /* In Case of SAI or LTDC Clock Configuration through PLLSAI, PLLSAIN division
     factor is common parameters for both peripherals */
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a31c:	687b      	ldr	r3, [r7, #4]
 800a31e:	681b      	ldr	r3, [r3, #0]
 800a320:	f003 0304 	and.w	r3, r3, #4
 800a324:	2b00      	cmp	r3, #0
 800a326:	d105      	bne.n	800a334 <HAL_RCCEx_PeriphCLKConfig+0x138>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC))
 800a328:	687b      	ldr	r3, [r7, #4]
 800a32a:	681b      	ldr	r3, [r3, #0]
 800a32c:	f003 0308 	and.w	r3, r3, #8
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == RCC_PERIPHCLK_SAI_PLLSAI) ||
 800a330:	2b00      	cmp	r3, #0
 800a332:	d079      	beq.n	800a428 <HAL_RCCEx_PeriphCLKConfig+0x22c>
  {
    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800a334:	4b6e      	ldr	r3, [pc, #440]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a336:	2200      	movs	r2, #0
 800a338:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a33a:	f7fd fa21 	bl	8007780 <HAL_GetTick>
 800a33e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a340:	e008      	b.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x158>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a342:	f7fd fa1d 	bl	8007780 <HAL_GetTick>
 800a346:	4602      	mov	r2, r0
 800a348:	697b      	ldr	r3, [r7, #20]
 800a34a:	1ad3      	subs	r3, r2, r3
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d901      	bls.n	800a354 <HAL_RCCEx_PeriphCLKConfig+0x158>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a350:	2303      	movs	r3, #3
 800a352:	e109      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800a354:	4b65      	ldr	r3, [pc, #404]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a356:	681b      	ldr	r3, [r3, #0]
 800a358:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a35c:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a360:	d0ef      	beq.n	800a342 <HAL_RCCEx_PeriphCLKConfig+0x146>
    }

    /*---------------------------- SAI configuration -------------------------*/
    /* In Case of SAI Clock Configuration through PLLSAI, PLLSAIQ and PLLSAI_DIVQ must
       be added only for SAI configuration */
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI_PLLSAI) == (RCC_PERIPHCLK_SAI_PLLSAI))
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f003 0304 	and.w	r3, r3, #4
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d020      	beq.n	800a3b0 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
    {
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 800a36e:	4b5f      	ldr	r3, [pc, #380]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a370:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a374:	0f1b      	lsrs	r3, r3, #28
 800a376:	f003 0307 	and.w	r3, r3, #7
 800a37a:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 800a37c:	687b      	ldr	r3, [r7, #4]
 800a37e:	691b      	ldr	r3, [r3, #16]
 800a380:	019a      	lsls	r2, r3, #6
 800a382:	687b      	ldr	r3, [r7, #4]
 800a384:	695b      	ldr	r3, [r3, #20]
 800a386:	061b      	lsls	r3, r3, #24
 800a388:	431a      	orrs	r2, r3
 800a38a:	693b      	ldr	r3, [r7, #16]
 800a38c:	071b      	lsls	r3, r3, #28
 800a38e:	4957      	ldr	r1, [pc, #348]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a390:	4313      	orrs	r3, r2
 800a392:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 800a396:	4b55      	ldr	r3, [pc, #340]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a398:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a39c:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800a3a0:	687b      	ldr	r3, [r7, #4]
 800a3a2:	6a1b      	ldr	r3, [r3, #32]
 800a3a4:	3b01      	subs	r3, #1
 800a3a6:	021b      	lsls	r3, r3, #8
 800a3a8:	4950      	ldr	r1, [pc, #320]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a3aa:	4313      	orrs	r3, r2
 800a3ac:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }

    /*---------------------------- LTDC configuration ------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 800a3b0:	687b      	ldr	r3, [r7, #4]
 800a3b2:	681b      	ldr	r3, [r3, #0]
 800a3b4:	f003 0308 	and.w	r3, r3, #8
 800a3b8:	2b00      	cmp	r3, #0
 800a3ba:	d01e      	beq.n	800a3fa <HAL_RCCEx_PeriphCLKConfig+0x1fe>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIR value from PLLSAICFGR register (this value is not need for SAI configuration) */
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 800a3bc:	4b4b      	ldr	r3, [pc, #300]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a3be:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800a3c2:	0e1b      	lsrs	r3, r3, #24
 800a3c4:	f003 030f 	and.w	r3, r3, #15
 800a3c8:	613b      	str	r3, [r7, #16]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, PeriphClkInit->PLLSAI.PLLSAIR);
 800a3ca:	687b      	ldr	r3, [r7, #4]
 800a3cc:	691b      	ldr	r3, [r3, #16]
 800a3ce:	019a      	lsls	r2, r3, #6
 800a3d0:	693b      	ldr	r3, [r7, #16]
 800a3d2:	061b      	lsls	r3, r3, #24
 800a3d4:	431a      	orrs	r2, r3
 800a3d6:	687b      	ldr	r3, [r7, #4]
 800a3d8:	699b      	ldr	r3, [r3, #24]
 800a3da:	071b      	lsls	r3, r3, #28
 800a3dc:	4943      	ldr	r1, [pc, #268]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a3de:	4313      	orrs	r3, r2
 800a3e0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 800a3e4:	4b41      	ldr	r3, [pc, #260]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a3e6:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800a3ea:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 800a3ee:	687b      	ldr	r3, [r7, #4]
 800a3f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a3f2:	493e      	ldr	r1, [pc, #248]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a3f4:	4313      	orrs	r3, r2
 800a3f6:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
    }
    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 800a3fa:	4b3d      	ldr	r3, [pc, #244]	; (800a4f0 <HAL_RCCEx_PeriphCLKConfig+0x2f4>)
 800a3fc:	2201      	movs	r2, #1
 800a3fe:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 800a400:	f7fd f9be 	bl	8007780 <HAL_GetTick>
 800a404:	6178      	str	r0, [r7, #20]
    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a406:	e008      	b.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0x21e>
    {
      if((HAL_GetTick() - tickstart ) > PLLSAI_TIMEOUT_VALUE)
 800a408:	f7fd f9ba 	bl	8007780 <HAL_GetTick>
 800a40c:	4602      	mov	r2, r0
 800a40e:	697b      	ldr	r3, [r7, #20]
 800a410:	1ad3      	subs	r3, r2, r3
 800a412:	2b02      	cmp	r3, #2
 800a414:	d901      	bls.n	800a41a <HAL_RCCEx_PeriphCLKConfig+0x21e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800a416:	2303      	movs	r3, #3
 800a418:	e0a6      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 800a41a:	4b34      	ldr	r3, [pc, #208]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 800a422:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 800a426:	d1ef      	bne.n	800a408 <HAL_RCCEx_PeriphCLKConfig+0x20c>
    }
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	681b      	ldr	r3, [r3, #0]
 800a42c:	f003 0320 	and.w	r3, r3, #32
 800a430:	2b00      	cmp	r3, #0
 800a432:	f000 808d 	beq.w	800a550 <HAL_RCCEx_PeriphCLKConfig+0x354>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800a436:	2300      	movs	r3, #0
 800a438:	60fb      	str	r3, [r7, #12]
 800a43a:	4b2c      	ldr	r3, [pc, #176]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a43c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a43e:	4a2b      	ldr	r2, [pc, #172]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a440:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800a444:	6413      	str	r3, [r2, #64]	; 0x40
 800a446:	4b29      	ldr	r3, [pc, #164]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a448:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800a44a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800a44e:	60fb      	str	r3, [r7, #12]
 800a450:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 800a452:	4b28      	ldr	r3, [pc, #160]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a454:	681b      	ldr	r3, [r3, #0]
 800a456:	4a27      	ldr	r2, [pc, #156]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a458:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800a45c:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 800a45e:	f7fd f98f 	bl	8007780 <HAL_GetTick>
 800a462:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a464:	e008      	b.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0x27c>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 800a466:	f7fd f98b 	bl	8007780 <HAL_GetTick>
 800a46a:	4602      	mov	r2, r0
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	1ad3      	subs	r3, r2, r3
 800a470:	2b02      	cmp	r3, #2
 800a472:	d901      	bls.n	800a478 <HAL_RCCEx_PeriphCLKConfig+0x27c>
      {
        return HAL_TIMEOUT;
 800a474:	2303      	movs	r3, #3
 800a476:	e077      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 800a478:	4b1e      	ldr	r3, [pc, #120]	; (800a4f4 <HAL_RCCEx_PeriphCLKConfig+0x2f8>)
 800a47a:	681b      	ldr	r3, [r3, #0]
 800a47c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800a480:	2b00      	cmp	r3, #0
 800a482:	d0f0      	beq.n	800a466 <HAL_RCCEx_PeriphCLKConfig+0x26a>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 800a484:	4b19      	ldr	r3, [pc, #100]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a486:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a488:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a48c:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 800a48e:	693b      	ldr	r3, [r7, #16]
 800a490:	2b00      	cmp	r3, #0
 800a492:	d039      	beq.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x30c>
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a498:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a49c:	693a      	ldr	r2, [r7, #16]
 800a49e:	429a      	cmp	r2, r3
 800a4a0:	d032      	beq.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x30c>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 800a4a2:	4b12      	ldr	r3, [pc, #72]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4a4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a4aa:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 800a4ac:	4b12      	ldr	r3, [pc, #72]	; (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800a4ae:	2201      	movs	r2, #1
 800a4b0:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 800a4b2:	4b11      	ldr	r3, [pc, #68]	; (800a4f8 <HAL_RCCEx_PeriphCLKConfig+0x2fc>)
 800a4b4:	2200      	movs	r2, #0
 800a4b6:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 800a4b8:	4a0c      	ldr	r2, [pc, #48]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4ba:	693b      	ldr	r3, [r7, #16]
 800a4bc:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800a4be:	4b0b      	ldr	r3, [pc, #44]	; (800a4ec <HAL_RCCEx_PeriphCLKConfig+0x2f0>)
 800a4c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a4c2:	f003 0301 	and.w	r3, r3, #1
 800a4c6:	2b01      	cmp	r3, #1
 800a4c8:	d11e      	bne.n	800a508 <HAL_RCCEx_PeriphCLKConfig+0x30c>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 800a4ca:	f7fd f959 	bl	8007780 <HAL_GetTick>
 800a4ce:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a4d0:	e014      	b.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x300>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800a4d2:	f7fd f955 	bl	8007780 <HAL_GetTick>
 800a4d6:	4602      	mov	r2, r0
 800a4d8:	697b      	ldr	r3, [r7, #20]
 800a4da:	1ad3      	subs	r3, r2, r3
 800a4dc:	f241 3288 	movw	r2, #5000	; 0x1388
 800a4e0:	4293      	cmp	r3, r2
 800a4e2:	d90b      	bls.n	800a4fc <HAL_RCCEx_PeriphCLKConfig+0x300>
          {
            return HAL_TIMEOUT;
 800a4e4:	2303      	movs	r3, #3
 800a4e6:	e03f      	b.n	800a568 <HAL_RCCEx_PeriphCLKConfig+0x36c>
 800a4e8:	42470068 	.word	0x42470068
 800a4ec:	40023800 	.word	0x40023800
 800a4f0:	42470070 	.word	0x42470070
 800a4f4:	40007000 	.word	0x40007000
 800a4f8:	42470e40 	.word	0x42470e40
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800a4fc:	4b1c      	ldr	r3, [pc, #112]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a4fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800a500:	f003 0302 	and.w	r3, r3, #2
 800a504:	2b00      	cmp	r3, #0
 800a506:	d0e4      	beq.n	800a4d2 <HAL_RCCEx_PeriphCLKConfig+0x2d6>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800a508:	687b      	ldr	r3, [r7, #4]
 800a50a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a50c:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a510:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800a514:	d10d      	bne.n	800a532 <HAL_RCCEx_PeriphCLKConfig+0x336>
 800a516:	4b16      	ldr	r3, [pc, #88]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a518:	689b      	ldr	r3, [r3, #8]
 800a51a:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a522:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800a526:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a52a:	4911      	ldr	r1, [pc, #68]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a52c:	4313      	orrs	r3, r2
 800a52e:	608b      	str	r3, [r1, #8]
 800a530:	e005      	b.n	800a53e <HAL_RCCEx_PeriphCLKConfig+0x342>
 800a532:	4b0f      	ldr	r3, [pc, #60]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a534:	689b      	ldr	r3, [r3, #8]
 800a536:	4a0e      	ldr	r2, [pc, #56]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a538:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 800a53c:	6093      	str	r3, [r2, #8]
 800a53e:	4b0c      	ldr	r3, [pc, #48]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a540:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 800a542:	687b      	ldr	r3, [r7, #4]
 800a544:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800a546:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800a54a:	4909      	ldr	r1, [pc, #36]	; (800a570 <HAL_RCCEx_PeriphCLKConfig+0x374>)
 800a54c:	4313      	orrs	r3, r2
 800a54e:	670b      	str	r3, [r1, #112]	; 0x70
  }
  /*--------------------------------------------------------------------------*/

  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	681b      	ldr	r3, [r3, #0]
 800a554:	f003 0310 	and.w	r3, r3, #16
 800a558:	2b00      	cmp	r3, #0
 800a55a:	d004      	beq.n	800a566 <HAL_RCCEx_PeriphCLKConfig+0x36a>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 800a562:	4b04      	ldr	r3, [pc, #16]	; (800a574 <HAL_RCCEx_PeriphCLKConfig+0x378>)
 800a564:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 800a566:	2300      	movs	r3, #0
}
 800a568:	4618      	mov	r0, r3
 800a56a:	3718      	adds	r7, #24
 800a56c:	46bd      	mov	sp, r7
 800a56e:	bd80      	pop	{r7, pc}
 800a570:	40023800 	.word	0x40023800
 800a574:	424711e0 	.word	0x424711e0

0800a578 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800a578:	b580      	push	{r7, lr}
 800a57a:	b082      	sub	sp, #8
 800a57c:	af00      	add	r7, sp, #0
 800a57e:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 800a580:	687b      	ldr	r3, [r7, #4]
 800a582:	2b00      	cmp	r3, #0
 800a584:	d101      	bne.n	800a58a <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 800a586:	2301      	movs	r3, #1
 800a588:	e083      	b.n	800a692 <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 800a58a:	687b      	ldr	r3, [r7, #4]
 800a58c:	7f5b      	ldrb	r3, [r3, #29]
 800a58e:	b2db      	uxtb	r3, r3
 800a590:	2b00      	cmp	r3, #0
 800a592:	d105      	bne.n	800a5a0 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800a594:	687b      	ldr	r3, [r7, #4]
 800a596:	2200      	movs	r2, #0
 800a598:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800a59a:	6878      	ldr	r0, [r7, #4]
 800a59c:	f7f8 fdbc 	bl	8003118 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	2202      	movs	r2, #2
 800a5a4:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a5a6:	687b      	ldr	r3, [r7, #4]
 800a5a8:	681b      	ldr	r3, [r3, #0]
 800a5aa:	22ca      	movs	r2, #202	; 0xca
 800a5ac:	625a      	str	r2, [r3, #36]	; 0x24
 800a5ae:	687b      	ldr	r3, [r7, #4]
 800a5b0:	681b      	ldr	r3, [r3, #0]
 800a5b2:	2253      	movs	r2, #83	; 0x53
 800a5b4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a5b6:	6878      	ldr	r0, [r7, #4]
 800a5b8:	f000 fc26 	bl	800ae08 <RTC_EnterInitMode>
 800a5bc:	4603      	mov	r3, r0
 800a5be:	2b00      	cmp	r3, #0
 800a5c0:	d008      	beq.n	800a5d4 <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	22ff      	movs	r2, #255	; 0xff
 800a5c8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	2204      	movs	r2, #4
 800a5ce:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 800a5d0:	2301      	movs	r3, #1
 800a5d2:	e05e      	b.n	800a692 <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	689b      	ldr	r3, [r3, #8]
 800a5da:	687a      	ldr	r2, [r7, #4]
 800a5dc:	6812      	ldr	r2, [r2, #0]
 800a5de:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800a5e2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a5e6:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800a5e8:	687b      	ldr	r3, [r7, #4]
 800a5ea:	681b      	ldr	r3, [r3, #0]
 800a5ec:	6899      	ldr	r1, [r3, #8]
 800a5ee:	687b      	ldr	r3, [r7, #4]
 800a5f0:	685a      	ldr	r2, [r3, #4]
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	691b      	ldr	r3, [r3, #16]
 800a5f6:	431a      	orrs	r2, r3
 800a5f8:	687b      	ldr	r3, [r7, #4]
 800a5fa:	695b      	ldr	r3, [r3, #20]
 800a5fc:	431a      	orrs	r2, r3
 800a5fe:	687b      	ldr	r3, [r7, #4]
 800a600:	681b      	ldr	r3, [r3, #0]
 800a602:	430a      	orrs	r2, r1
 800a604:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800a606:	687b      	ldr	r3, [r7, #4]
 800a608:	681b      	ldr	r3, [r3, #0]
 800a60a:	687a      	ldr	r2, [r7, #4]
 800a60c:	68d2      	ldr	r2, [r2, #12]
 800a60e:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	681b      	ldr	r3, [r3, #0]
 800a614:	6919      	ldr	r1, [r3, #16]
 800a616:	687b      	ldr	r3, [r7, #4]
 800a618:	689b      	ldr	r3, [r3, #8]
 800a61a:	041a      	lsls	r2, r3, #16
 800a61c:	687b      	ldr	r3, [r7, #4]
 800a61e:	681b      	ldr	r3, [r3, #0]
 800a620:	430a      	orrs	r2, r1
 800a622:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a624:	687b      	ldr	r3, [r7, #4]
 800a626:	681b      	ldr	r3, [r3, #0]
 800a628:	68da      	ldr	r2, [r3, #12]
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	681b      	ldr	r3, [r3, #0]
 800a62e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a632:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a634:	687b      	ldr	r3, [r7, #4]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	689b      	ldr	r3, [r3, #8]
 800a63a:	f003 0320 	and.w	r3, r3, #32
 800a63e:	2b00      	cmp	r3, #0
 800a640:	d10e      	bne.n	800a660 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a642:	6878      	ldr	r0, [r7, #4]
 800a644:	f000 fbb8 	bl	800adb8 <HAL_RTC_WaitForSynchro>
 800a648:	4603      	mov	r3, r0
 800a64a:	2b00      	cmp	r3, #0
 800a64c:	d008      	beq.n	800a660 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a64e:	687b      	ldr	r3, [r7, #4]
 800a650:	681b      	ldr	r3, [r3, #0]
 800a652:	22ff      	movs	r2, #255	; 0xff
 800a654:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a656:	687b      	ldr	r3, [r7, #4]
 800a658:	2204      	movs	r2, #4
 800a65a:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 800a65c:	2301      	movs	r3, #1
 800a65e:	e018      	b.n	800a692 <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 800a660:	687b      	ldr	r3, [r7, #4]
 800a662:	681b      	ldr	r3, [r3, #0]
 800a664:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800a666:	687b      	ldr	r3, [r7, #4]
 800a668:	681b      	ldr	r3, [r3, #0]
 800a66a:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a66e:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 800a670:	687b      	ldr	r3, [r7, #4]
 800a672:	681b      	ldr	r3, [r3, #0]
 800a674:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800a676:	687b      	ldr	r3, [r7, #4]
 800a678:	699a      	ldr	r2, [r3, #24]
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	430a      	orrs	r2, r1
 800a680:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a682:	687b      	ldr	r3, [r7, #4]
 800a684:	681b      	ldr	r3, [r3, #0]
 800a686:	22ff      	movs	r2, #255	; 0xff
 800a688:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 800a68a:	687b      	ldr	r3, [r7, #4]
 800a68c:	2201      	movs	r2, #1
 800a68e:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 800a690:	2300      	movs	r3, #0
  }
}
 800a692:	4618      	mov	r0, r3
 800a694:	3708      	adds	r7, #8
 800a696:	46bd      	mov	sp, r7
 800a698:	bd80      	pop	{r7, pc}

0800a69a <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a69a:	b590      	push	{r4, r7, lr}
 800a69c:	b087      	sub	sp, #28
 800a69e:	af00      	add	r7, sp, #0
 800a6a0:	60f8      	str	r0, [r7, #12]
 800a6a2:	60b9      	str	r1, [r7, #8]
 800a6a4:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a6a6:	2300      	movs	r3, #0
 800a6a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800a6aa:	68fb      	ldr	r3, [r7, #12]
 800a6ac:	7f1b      	ldrb	r3, [r3, #28]
 800a6ae:	2b01      	cmp	r3, #1
 800a6b0:	d101      	bne.n	800a6b6 <HAL_RTC_SetTime+0x1c>
 800a6b2:	2302      	movs	r3, #2
 800a6b4:	e0aa      	b.n	800a80c <HAL_RTC_SetTime+0x172>
 800a6b6:	68fb      	ldr	r3, [r7, #12]
 800a6b8:	2201      	movs	r2, #1
 800a6ba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	2202      	movs	r2, #2
 800a6c0:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800a6c2:	687b      	ldr	r3, [r7, #4]
 800a6c4:	2b00      	cmp	r3, #0
 800a6c6:	d126      	bne.n	800a716 <HAL_RTC_SetTime+0x7c>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a6c8:	68fb      	ldr	r3, [r7, #12]
 800a6ca:	681b      	ldr	r3, [r3, #0]
 800a6cc:	689b      	ldr	r3, [r3, #8]
 800a6ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a6d2:	2b00      	cmp	r3, #0
 800a6d4:	d102      	bne.n	800a6dc <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a6d6:	68bb      	ldr	r3, [r7, #8]
 800a6d8:	2200      	movs	r2, #0
 800a6da:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a6dc:	68bb      	ldr	r3, [r7, #8]
 800a6de:	781b      	ldrb	r3, [r3, #0]
 800a6e0:	4618      	mov	r0, r3
 800a6e2:	f000 fbbd 	bl	800ae60 <RTC_ByteToBcd2>
 800a6e6:	4603      	mov	r3, r0
 800a6e8:	041c      	lsls	r4, r3, #16
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a6ea:	68bb      	ldr	r3, [r7, #8]
 800a6ec:	785b      	ldrb	r3, [r3, #1]
 800a6ee:	4618      	mov	r0, r3
 800a6f0:	f000 fbb6 	bl	800ae60 <RTC_ByteToBcd2>
 800a6f4:	4603      	mov	r3, r0
 800a6f6:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a6f8:	431c      	orrs	r4, r3
                        ((uint32_t)RTC_ByteToBcd2(sTime->Seconds)) | \
 800a6fa:	68bb      	ldr	r3, [r7, #8]
 800a6fc:	789b      	ldrb	r3, [r3, #2]
 800a6fe:	4618      	mov	r0, r3
 800a700:	f000 fbae 	bl	800ae60 <RTC_ByteToBcd2>
 800a704:	4603      	mov	r3, r0
                        ((uint32_t)RTC_ByteToBcd2(sTime->Minutes) << 8U) | \
 800a706:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat) << 16U));
 800a70a:	68bb      	ldr	r3, [r7, #8]
 800a70c:	78db      	ldrb	r3, [r3, #3]
 800a70e:	041b      	lsls	r3, r3, #16
    tmpreg = (uint32_t)(((uint32_t)RTC_ByteToBcd2(sTime->Hours) << 16U) | \
 800a710:	4313      	orrs	r3, r2
 800a712:	617b      	str	r3, [r7, #20]
 800a714:	e018      	b.n	800a748 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800a716:	68fb      	ldr	r3, [r7, #12]
 800a718:	681b      	ldr	r3, [r3, #0]
 800a71a:	689b      	ldr	r3, [r3, #8]
 800a71c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a720:	2b00      	cmp	r3, #0
 800a722:	d102      	bne.n	800a72a <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800a724:	68bb      	ldr	r3, [r7, #8]
 800a726:	2200      	movs	r2, #0
 800a728:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	781b      	ldrb	r3, [r3, #0]
 800a72e:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a730:	68bb      	ldr	r3, [r7, #8]
 800a732:	785b      	ldrb	r3, [r3, #1]
 800a734:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a736:	4313      	orrs	r3, r2
              ((uint32_t)sTime->Seconds) | \
 800a738:	68ba      	ldr	r2, [r7, #8]
 800a73a:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes) << 8U) | \
 800a73c:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << 16U));
 800a73e:	68bb      	ldr	r3, [r7, #8]
 800a740:	78db      	ldrb	r3, [r3, #3]
 800a742:	041b      	lsls	r3, r3, #16
    tmpreg = (((uint32_t)(sTime->Hours) << 16U) | \
 800a744:	4313      	orrs	r3, r2
 800a746:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a748:	68fb      	ldr	r3, [r7, #12]
 800a74a:	681b      	ldr	r3, [r3, #0]
 800a74c:	22ca      	movs	r2, #202	; 0xca
 800a74e:	625a      	str	r2, [r3, #36]	; 0x24
 800a750:	68fb      	ldr	r3, [r7, #12]
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	2253      	movs	r2, #83	; 0x53
 800a756:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a758:	68f8      	ldr	r0, [r7, #12]
 800a75a:	f000 fb55 	bl	800ae08 <RTC_EnterInitMode>
 800a75e:	4603      	mov	r3, r0
 800a760:	2b00      	cmp	r3, #0
 800a762:	d00b      	beq.n	800a77c <HAL_RTC_SetTime+0xe2>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a764:	68fb      	ldr	r3, [r7, #12]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	22ff      	movs	r2, #255	; 0xff
 800a76a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a76c:	68fb      	ldr	r3, [r7, #12]
 800a76e:	2204      	movs	r2, #4
 800a770:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a772:	68fb      	ldr	r3, [r7, #12]
 800a774:	2200      	movs	r2, #0
 800a776:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a778:	2301      	movs	r3, #1
 800a77a:	e047      	b.n	800a80c <HAL_RTC_SetTime+0x172>
  }
  else
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800a77c:	68fb      	ldr	r3, [r7, #12]
 800a77e:	681a      	ldr	r2, [r3, #0]
 800a780:	697b      	ldr	r3, [r7, #20]
 800a782:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a786:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a78a:	6013      	str	r3, [r2, #0]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BCK;
 800a78c:	68fb      	ldr	r3, [r7, #12]
 800a78e:	681b      	ldr	r3, [r3, #0]
 800a790:	689a      	ldr	r2, [r3, #8]
 800a792:	68fb      	ldr	r3, [r7, #12]
 800a794:	681b      	ldr	r3, [r3, #0]
 800a796:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800a79a:	609a      	str	r2, [r3, #8]

    /* This interface is deprecated. To manage Daylight Saving Time, please use HAL_RTC_DST_xxx functions */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800a79c:	68fb      	ldr	r3, [r7, #12]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	6899      	ldr	r1, [r3, #8]
 800a7a2:	68bb      	ldr	r3, [r7, #8]
 800a7a4:	68da      	ldr	r2, [r3, #12]
 800a7a6:	68bb      	ldr	r3, [r7, #8]
 800a7a8:	691b      	ldr	r3, [r3, #16]
 800a7aa:	431a      	orrs	r2, r3
 800a7ac:	68fb      	ldr	r3, [r7, #12]
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	430a      	orrs	r2, r1
 800a7b2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a7b4:	68fb      	ldr	r3, [r7, #12]
 800a7b6:	681b      	ldr	r3, [r3, #0]
 800a7b8:	68da      	ldr	r2, [r3, #12]
 800a7ba:	68fb      	ldr	r3, [r7, #12]
 800a7bc:	681b      	ldr	r3, [r3, #0]
 800a7be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a7c2:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a7c4:	68fb      	ldr	r3, [r7, #12]
 800a7c6:	681b      	ldr	r3, [r3, #0]
 800a7c8:	689b      	ldr	r3, [r3, #8]
 800a7ca:	f003 0320 	and.w	r3, r3, #32
 800a7ce:	2b00      	cmp	r3, #0
 800a7d0:	d111      	bne.n	800a7f6 <HAL_RTC_SetTime+0x15c>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a7d2:	68f8      	ldr	r0, [r7, #12]
 800a7d4:	f000 faf0 	bl	800adb8 <HAL_RTC_WaitForSynchro>
 800a7d8:	4603      	mov	r3, r0
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d00b      	beq.n	800a7f6 <HAL_RTC_SetTime+0x15c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7de:	68fb      	ldr	r3, [r7, #12]
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	22ff      	movs	r2, #255	; 0xff
 800a7e4:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a7e6:	68fb      	ldr	r3, [r7, #12]
 800a7e8:	2204      	movs	r2, #4
 800a7ea:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	2200      	movs	r2, #0
 800a7f0:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a7f2:	2301      	movs	r3, #1
 800a7f4:	e00a      	b.n	800a80c <HAL_RTC_SetTime+0x172>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	681b      	ldr	r3, [r3, #0]
 800a7fa:	22ff      	movs	r2, #255	; 0xff
 800a7fc:	625a      	str	r2, [r3, #36]	; 0x24

   hrtc->State = HAL_RTC_STATE_READY;
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	2201      	movs	r2, #1
 800a802:	775a      	strb	r2, [r3, #29]

   __HAL_UNLOCK(hrtc);
 800a804:	68fb      	ldr	r3, [r7, #12]
 800a806:	2200      	movs	r2, #0
 800a808:	771a      	strb	r2, [r3, #28]

   return HAL_OK;
 800a80a:	2300      	movs	r3, #0
  }
}
 800a80c:	4618      	mov	r0, r3
 800a80e:	371c      	adds	r7, #28
 800a810:	46bd      	mov	sp, r7
 800a812:	bd90      	pop	{r4, r7, pc}

0800a814 <HAL_RTC_GetTime>:
  *        in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  *        Reading RTC current time locks the values in calendar shadow registers until current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800a814:	b580      	push	{r7, lr}
 800a816:	b086      	sub	sp, #24
 800a818:	af00      	add	r7, sp, #0
 800a81a:	60f8      	str	r0, [r7, #12]
 800a81c:	60b9      	str	r1, [r7, #8]
 800a81e:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800a820:	2300      	movs	r3, #0
 800a822:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds structure field from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	681b      	ldr	r3, [r3, #0]
 800a828:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800a82a:	68bb      	ldr	r3, [r7, #8]
 800a82c:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	681b      	ldr	r3, [r3, #0]
 800a832:	691b      	ldr	r3, [r3, #16]
 800a834:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800a838:	68bb      	ldr	r3, [r7, #8]
 800a83a:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800a83c:	68fb      	ldr	r3, [r7, #12]
 800a83e:	681b      	ldr	r3, [r3, #0]
 800a840:	681b      	ldr	r3, [r3, #0]
 800a842:	f003 337f 	and.w	r3, r3, #2139062143	; 0x7f7f7f7f
 800a846:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 800a84a:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours = (uint8_t)((tmpreg & (RTC_TR_HT | RTC_TR_HU)) >> 16U);
 800a84c:	697b      	ldr	r3, [r7, #20]
 800a84e:	0c1b      	lsrs	r3, r3, #16
 800a850:	b2db      	uxtb	r3, r3
 800a852:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800a856:	b2da      	uxtb	r2, r3
 800a858:	68bb      	ldr	r3, [r7, #8]
 800a85a:	701a      	strb	r2, [r3, #0]
  sTime->Minutes = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> 8U);
 800a85c:	697b      	ldr	r3, [r7, #20]
 800a85e:	0a1b      	lsrs	r3, r3, #8
 800a860:	b2db      	uxtb	r3, r3
 800a862:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a866:	b2da      	uxtb	r2, r3
 800a868:	68bb      	ldr	r3, [r7, #8]
 800a86a:	705a      	strb	r2, [r3, #1]
  sTime->Seconds = (uint8_t)(tmpreg & (RTC_TR_ST | RTC_TR_SU));
 800a86c:	697b      	ldr	r3, [r7, #20]
 800a86e:	b2db      	uxtb	r3, r3
 800a870:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a874:	b2da      	uxtb	r2, r3
 800a876:	68bb      	ldr	r3, [r7, #8]
 800a878:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM)) >> 16U);
 800a87a:	697b      	ldr	r3, [r7, #20]
 800a87c:	0c1b      	lsrs	r3, r3, #16
 800a87e:	b2db      	uxtb	r3, r3
 800a880:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a884:	b2da      	uxtb	r2, r3
 800a886:	68bb      	ldr	r3, [r7, #8]
 800a888:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2b00      	cmp	r3, #0
 800a88e:	d11a      	bne.n	800a8c6 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800a890:	68bb      	ldr	r3, [r7, #8]
 800a892:	781b      	ldrb	r3, [r3, #0]
 800a894:	4618      	mov	r0, r3
 800a896:	f000 fb01 	bl	800ae9c <RTC_Bcd2ToByte>
 800a89a:	4603      	mov	r3, r0
 800a89c:	461a      	mov	r2, r3
 800a89e:	68bb      	ldr	r3, [r7, #8]
 800a8a0:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800a8a2:	68bb      	ldr	r3, [r7, #8]
 800a8a4:	785b      	ldrb	r3, [r3, #1]
 800a8a6:	4618      	mov	r0, r3
 800a8a8:	f000 faf8 	bl	800ae9c <RTC_Bcd2ToByte>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	461a      	mov	r2, r3
 800a8b0:	68bb      	ldr	r3, [r7, #8]
 800a8b2:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800a8b4:	68bb      	ldr	r3, [r7, #8]
 800a8b6:	789b      	ldrb	r3, [r3, #2]
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f000 faef 	bl	800ae9c <RTC_Bcd2ToByte>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	461a      	mov	r2, r3
 800a8c2:	68bb      	ldr	r3, [r7, #8]
 800a8c4:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800a8c6:	2300      	movs	r3, #0
}
 800a8c8:	4618      	mov	r0, r3
 800a8ca:	3718      	adds	r7, #24
 800a8cc:	46bd      	mov	sp, r7
 800a8ce:	bd80      	pop	{r7, pc}

0800a8d0 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800a8d0:	b590      	push	{r4, r7, lr}
 800a8d2:	b087      	sub	sp, #28
 800a8d4:	af00      	add	r7, sp, #0
 800a8d6:	60f8      	str	r0, [r7, #12]
 800a8d8:	60b9      	str	r1, [r7, #8]
 800a8da:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800a8dc:	2300      	movs	r3, #0
 800a8de:	617b      	str	r3, [r7, #20]

 /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

 /* Process Locked */
 __HAL_LOCK(hrtc);
 800a8e0:	68fb      	ldr	r3, [r7, #12]
 800a8e2:	7f1b      	ldrb	r3, [r3, #28]
 800a8e4:	2b01      	cmp	r3, #1
 800a8e6:	d101      	bne.n	800a8ec <HAL_RTC_SetDate+0x1c>
 800a8e8:	2302      	movs	r3, #2
 800a8ea:	e094      	b.n	800aa16 <HAL_RTC_SetDate+0x146>
 800a8ec:	68fb      	ldr	r3, [r7, #12]
 800a8ee:	2201      	movs	r2, #1
 800a8f0:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800a8f2:	68fb      	ldr	r3, [r7, #12]
 800a8f4:	2202      	movs	r2, #2
 800a8f6:	775a      	strb	r2, [r3, #29]

  if((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d10e      	bne.n	800a91c <HAL_RTC_SetDate+0x4c>
 800a8fe:	68bb      	ldr	r3, [r7, #8]
 800a900:	785b      	ldrb	r3, [r3, #1]
 800a902:	f003 0310 	and.w	r3, r3, #16
 800a906:	2b00      	cmp	r3, #0
 800a908:	d008      	beq.n	800a91c <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800a90a:	68bb      	ldr	r3, [r7, #8]
 800a90c:	785b      	ldrb	r3, [r3, #1]
 800a90e:	f023 0310 	bic.w	r3, r3, #16
 800a912:	b2db      	uxtb	r3, r3
 800a914:	330a      	adds	r3, #10
 800a916:	b2da      	uxtb	r2, r3
 800a918:	68bb      	ldr	r3, [r7, #8]
 800a91a:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if(Format == RTC_FORMAT_BIN)
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	2b00      	cmp	r3, #0
 800a920:	d11c      	bne.n	800a95c <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a922:	68bb      	ldr	r3, [r7, #8]
 800a924:	78db      	ldrb	r3, [r3, #3]
 800a926:	4618      	mov	r0, r3
 800a928:	f000 fa9a 	bl	800ae60 <RTC_ByteToBcd2>
 800a92c:	4603      	mov	r3, r0
 800a92e:	041c      	lsls	r4, r3, #16
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a930:	68bb      	ldr	r3, [r7, #8]
 800a932:	785b      	ldrb	r3, [r3, #1]
 800a934:	4618      	mov	r0, r3
 800a936:	f000 fa93 	bl	800ae60 <RTC_ByteToBcd2>
 800a93a:	4603      	mov	r3, r0
 800a93c:	021b      	lsls	r3, r3, #8
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a93e:	431c      	orrs	r4, r3
                 ((uint32_t)RTC_ByteToBcd2(sDate->Date)) | \
 800a940:	68bb      	ldr	r3, [r7, #8]
 800a942:	789b      	ldrb	r3, [r3, #2]
 800a944:	4618      	mov	r0, r3
 800a946:	f000 fa8b 	bl	800ae60 <RTC_ByteToBcd2>
 800a94a:	4603      	mov	r3, r0
                 ((uint32_t)RTC_ByteToBcd2(sDate->Month) << 8U) | \
 800a94c:	ea44 0203 	orr.w	r2, r4, r3
                 ((uint32_t)sDate->WeekDay << 13U));
 800a950:	68bb      	ldr	r3, [r7, #8]
 800a952:	781b      	ldrb	r3, [r3, #0]
 800a954:	035b      	lsls	r3, r3, #13
   datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year) << 16U) | \
 800a956:	4313      	orrs	r3, r2
 800a958:	617b      	str	r3, [r7, #20]
 800a95a:	e00e      	b.n	800a97a <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a95c:	68bb      	ldr	r3, [r7, #8]
 800a95e:	78db      	ldrb	r3, [r3, #3]
 800a960:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month) << 8U) | \
 800a962:	68bb      	ldr	r3, [r7, #8]
 800a964:	785b      	ldrb	r3, [r3, #1]
 800a966:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a968:	4313      	orrs	r3, r2
                  ((uint32_t)sDate->Date) | \
 800a96a:	68ba      	ldr	r2, [r7, #8]
 800a96c:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month) << 8U) | \
 800a96e:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << 13U));
 800a970:	68bb      	ldr	r3, [r7, #8]
 800a972:	781b      	ldrb	r3, [r3, #0]
 800a974:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year) << 16U) | \
 800a976:	4313      	orrs	r3, r2
 800a978:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800a97a:	68fb      	ldr	r3, [r7, #12]
 800a97c:	681b      	ldr	r3, [r3, #0]
 800a97e:	22ca      	movs	r2, #202	; 0xca
 800a980:	625a      	str	r2, [r3, #36]	; 0x24
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	681b      	ldr	r3, [r3, #0]
 800a986:	2253      	movs	r2, #83	; 0x53
 800a988:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f000 fa3c 	bl	800ae08 <RTC_EnterInitMode>
 800a990:	4603      	mov	r3, r0
 800a992:	2b00      	cmp	r3, #0
 800a994:	d00b      	beq.n	800a9ae <HAL_RTC_SetDate+0xde>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a996:	68fb      	ldr	r3, [r7, #12]
 800a998:	681b      	ldr	r3, [r3, #0]
 800a99a:	22ff      	movs	r2, #255	; 0xff
 800a99c:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state*/
    hrtc->State = HAL_RTC_STATE_ERROR;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	2204      	movs	r2, #4
 800a9a2:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	2200      	movs	r2, #0
 800a9a8:	771a      	strb	r2, [r3, #28]

    return HAL_ERROR;
 800a9aa:	2301      	movs	r3, #1
 800a9ac:	e033      	b.n	800aa16 <HAL_RTC_SetDate+0x146>
  }
  else
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800a9ae:	68fb      	ldr	r3, [r7, #12]
 800a9b0:	681a      	ldr	r2, [r3, #0]
 800a9b2:	697b      	ldr	r3, [r7, #20]
 800a9b4:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800a9b8:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800a9bc:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800a9be:	68fb      	ldr	r3, [r7, #12]
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	68da      	ldr	r2, [r3, #12]
 800a9c4:	68fb      	ldr	r3, [r7, #12]
 800a9c6:	681b      	ldr	r3, [r3, #0]
 800a9c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800a9cc:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800a9ce:	68fb      	ldr	r3, [r7, #12]
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	f003 0320 	and.w	r3, r3, #32
 800a9d8:	2b00      	cmp	r3, #0
 800a9da:	d111      	bne.n	800aa00 <HAL_RTC_SetDate+0x130>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800a9dc:	68f8      	ldr	r0, [r7, #12]
 800a9de:	f000 f9eb 	bl	800adb8 <HAL_RTC_WaitForSynchro>
 800a9e2:	4603      	mov	r3, r0
 800a9e4:	2b00      	cmp	r3, #0
 800a9e6:	d00b      	beq.n	800aa00 <HAL_RTC_SetDate+0x130>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800a9e8:	68fb      	ldr	r3, [r7, #12]
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	22ff      	movs	r2, #255	; 0xff
 800a9ee:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800a9f0:	68fb      	ldr	r3, [r7, #12]
 800a9f2:	2204      	movs	r2, #4
 800a9f4:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800a9f6:	68fb      	ldr	r3, [r7, #12]
 800a9f8:	2200      	movs	r2, #0
 800a9fa:	771a      	strb	r2, [r3, #28]

        return HAL_ERROR;
 800a9fc:	2301      	movs	r3, #1
 800a9fe:	e00a      	b.n	800aa16 <HAL_RTC_SetDate+0x146>
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800aa00:	68fb      	ldr	r3, [r7, #12]
 800aa02:	681b      	ldr	r3, [r3, #0]
 800aa04:	22ff      	movs	r2, #255	; 0xff
 800aa06:	625a      	str	r2, [r3, #36]	; 0x24

    hrtc->State = HAL_RTC_STATE_READY ;
 800aa08:	68fb      	ldr	r3, [r7, #12]
 800aa0a:	2201      	movs	r2, #1
 800aa0c:	775a      	strb	r2, [r3, #29]

    /* Process Unlocked */
    __HAL_UNLOCK(hrtc);
 800aa0e:	68fb      	ldr	r3, [r7, #12]
 800aa10:	2200      	movs	r2, #0
 800aa12:	771a      	strb	r2, [r3, #28]

    return HAL_OK;
 800aa14:	2300      	movs	r3, #0
  }
}
 800aa16:	4618      	mov	r0, r3
 800aa18:	371c      	adds	r7, #28
 800aa1a:	46bd      	mov	sp, r7
 800aa1c:	bd90      	pop	{r4, r7, pc}

0800aa1e <HAL_RTC_GetDate>:
  * in the higher-order calendar shadow registers to ensure consistency between the time and date values.
  * Reading RTC current time locks the values in calendar shadow registers until Current date is read.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800aa1e:	b580      	push	{r7, lr}
 800aa20:	b086      	sub	sp, #24
 800aa22:	af00      	add	r7, sp, #0
 800aa24:	60f8      	str	r0, [r7, #12]
 800aa26:	60b9      	str	r1, [r7, #8]
 800aa28:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800aa2a:	2300      	movs	r3, #0
 800aa2c:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800aa2e:	68fb      	ldr	r3, [r7, #12]
 800aa30:	681b      	ldr	r3, [r3, #0]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800aa38:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 800aa3c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> 16U);
 800aa3e:	697b      	ldr	r3, [r7, #20]
 800aa40:	0c1b      	lsrs	r3, r3, #16
 800aa42:	b2da      	uxtb	r2, r3
 800aa44:	68bb      	ldr	r3, [r7, #8]
 800aa46:	70da      	strb	r2, [r3, #3]
  sDate->Month = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> 8U);
 800aa48:	697b      	ldr	r3, [r7, #20]
 800aa4a:	0a1b      	lsrs	r3, r3, #8
 800aa4c:	b2db      	uxtb	r3, r3
 800aa4e:	f003 031f 	and.w	r3, r3, #31
 800aa52:	b2da      	uxtb	r2, r3
 800aa54:	68bb      	ldr	r3, [r7, #8]
 800aa56:	705a      	strb	r2, [r3, #1]
  sDate->Date = (uint8_t)(datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800aa58:	697b      	ldr	r3, [r7, #20]
 800aa5a:	b2db      	uxtb	r3, r3
 800aa5c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800aa60:	b2da      	uxtb	r2, r3
 800aa62:	68bb      	ldr	r3, [r7, #8]
 800aa64:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU)) >> 13U);
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	0b5b      	lsrs	r3, r3, #13
 800aa6a:	b2db      	uxtb	r3, r3
 800aa6c:	f003 0307 	and.w	r3, r3, #7
 800aa70:	b2da      	uxtb	r2, r3
 800aa72:	68bb      	ldr	r3, [r7, #8]
 800aa74:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if(Format == RTC_FORMAT_BIN)
 800aa76:	687b      	ldr	r3, [r7, #4]
 800aa78:	2b00      	cmp	r3, #0
 800aa7a:	d11a      	bne.n	800aab2 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800aa7c:	68bb      	ldr	r3, [r7, #8]
 800aa7e:	78db      	ldrb	r3, [r3, #3]
 800aa80:	4618      	mov	r0, r3
 800aa82:	f000 fa0b 	bl	800ae9c <RTC_Bcd2ToByte>
 800aa86:	4603      	mov	r3, r0
 800aa88:	461a      	mov	r2, r3
 800aa8a:	68bb      	ldr	r3, [r7, #8]
 800aa8c:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800aa8e:	68bb      	ldr	r3, [r7, #8]
 800aa90:	785b      	ldrb	r3, [r3, #1]
 800aa92:	4618      	mov	r0, r3
 800aa94:	f000 fa02 	bl	800ae9c <RTC_Bcd2ToByte>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	461a      	mov	r2, r3
 800aa9c:	68bb      	ldr	r3, [r7, #8]
 800aa9e:	705a      	strb	r2, [r3, #1]
    sDate->Date = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800aaa0:	68bb      	ldr	r3, [r7, #8]
 800aaa2:	789b      	ldrb	r3, [r3, #2]
 800aaa4:	4618      	mov	r0, r3
 800aaa6:	f000 f9f9 	bl	800ae9c <RTC_Bcd2ToByte>
 800aaaa:	4603      	mov	r3, r0
 800aaac:	461a      	mov	r2, r3
 800aaae:	68bb      	ldr	r3, [r7, #8]
 800aab0:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800aab2:	2300      	movs	r3, #0
}
 800aab4:	4618      	mov	r0, r3
 800aab6:	3718      	adds	r7, #24
 800aab8:	46bd      	mov	sp, r7
 800aaba:	bd80      	pop	{r7, pc}

0800aabc <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary data format
  *             @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 800aabc:	b590      	push	{r4, r7, lr}
 800aabe:	b089      	sub	sp, #36	; 0x24
 800aac0:	af00      	add	r7, sp, #0
 800aac2:	60f8      	str	r0, [r7, #12]
 800aac4:	60b9      	str	r1, [r7, #8]
 800aac6:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U, subsecondtmpreg = 0U;
 800aac8:	2300      	movs	r3, #0
 800aaca:	61fb      	str	r3, [r7, #28]
 800aacc:	2300      	movs	r3, #0
 800aace:	61bb      	str	r3, [r7, #24]
  __IO uint32_t count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U) ;
 800aad0:	4b93      	ldr	r3, [pc, #588]	; (800ad20 <HAL_RTC_SetAlarm_IT+0x264>)
 800aad2:	681b      	ldr	r3, [r3, #0]
 800aad4:	4a93      	ldr	r2, [pc, #588]	; (800ad24 <HAL_RTC_SetAlarm_IT+0x268>)
 800aad6:	fba2 2303 	umull	r2, r3, r2, r3
 800aada:	0adb      	lsrs	r3, r3, #11
 800aadc:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800aae0:	fb02 f303 	mul.w	r3, r2, r3
 800aae4:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_ALARM_DATE_WEEKDAY_SEL(sAlarm->AlarmDateWeekDaySel));
  assert_param(IS_RTC_ALARM_SUB_SECOND_VALUE(sAlarm->AlarmTime.SubSeconds));
  assert_param(IS_RTC_ALARM_SUB_SECOND_MASK(sAlarm->AlarmSubSecondMask));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	7f1b      	ldrb	r3, [r3, #28]
 800aaea:	2b01      	cmp	r3, #1
 800aaec:	d101      	bne.n	800aaf2 <HAL_RTC_SetAlarm_IT+0x36>
 800aaee:	2302      	movs	r3, #2
 800aaf0:	e111      	b.n	800ad16 <HAL_RTC_SetAlarm_IT+0x25a>
 800aaf2:	68fb      	ldr	r3, [r7, #12]
 800aaf4:	2201      	movs	r2, #1
 800aaf6:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800aaf8:	68fb      	ldr	r3, [r7, #12]
 800aafa:	2202      	movs	r2, #2
 800aafc:	775a      	strb	r2, [r3, #29]

  if(Format == RTC_FORMAT_BIN)
 800aafe:	687b      	ldr	r3, [r7, #4]
 800ab00:	2b00      	cmp	r3, #0
 800ab02:	d137      	bne.n	800ab74 <HAL_RTC_SetAlarm_IT+0xb8>
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ab04:	68fb      	ldr	r3, [r7, #12]
 800ab06:	681b      	ldr	r3, [r3, #0]
 800ab08:	689b      	ldr	r3, [r3, #8]
 800ab0a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab0e:	2b00      	cmp	r3, #0
 800ab10:	d102      	bne.n	800ab18 <HAL_RTC_SetAlarm_IT+0x5c>
      assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ab12:	68bb      	ldr	r3, [r7, #8]
 800ab14:	2200      	movs	r2, #0
 800ab16:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
    }
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ab18:	68bb      	ldr	r3, [r7, #8]
 800ab1a:	781b      	ldrb	r3, [r3, #0]
 800ab1c:	4618      	mov	r0, r3
 800ab1e:	f000 f99f 	bl	800ae60 <RTC_ByteToBcd2>
 800ab22:	4603      	mov	r3, r0
 800ab24:	041c      	lsls	r4, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ab26:	68bb      	ldr	r3, [r7, #8]
 800ab28:	785b      	ldrb	r3, [r3, #1]
 800ab2a:	4618      	mov	r0, r3
 800ab2c:	f000 f998 	bl	800ae60 <RTC_ByteToBcd2>
 800ab30:	4603      	mov	r3, r0
 800ab32:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ab34:	431c      	orrs	r4, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ab36:	68bb      	ldr	r3, [r7, #8]
 800ab38:	789b      	ldrb	r3, [r3, #2]
 800ab3a:	4618      	mov	r0, r3
 800ab3c:	f000 f990 	bl	800ae60 <RTC_ByteToBcd2>
 800ab40:	4603      	mov	r3, r0
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ab42:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ab46:	68bb      	ldr	r3, [r7, #8]
 800ab48:	78db      	ldrb	r3, [r3, #3]
 800ab4a:	041b      	lsls	r3, r3, #16
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds)) | \
 800ab4c:	ea42 0403 	orr.w	r4, r2, r3
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ab50:	68bb      	ldr	r3, [r7, #8]
 800ab52:	f893 3020 	ldrb.w	r3, [r3, #32]
 800ab56:	4618      	mov	r0, r3
 800ab58:	f000 f982 	bl	800ae60 <RTC_ByteToBcd2>
 800ab5c:	4603      	mov	r3, r0
 800ab5e:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ab60:	ea44 0203 	orr.w	r2, r4, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800ab64:	68bb      	ldr	r3, [r7, #8]
 800ab66:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << 24U) | \
 800ab68:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800ab6a:	68bb      	ldr	r3, [r7, #8]
 800ab6c:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << 16U) | \
 800ab6e:	4313      	orrs	r3, r2
 800ab70:	61fb      	str	r3, [r7, #28]
 800ab72:	e023      	b.n	800abbc <HAL_RTC_SetAlarm_IT+0x100>
  }
  else
  {
    if((hrtc->Instance->CR & RTC_CR_FMT) != (uint32_t)RESET)
 800ab74:	68fb      	ldr	r3, [r7, #12]
 800ab76:	681b      	ldr	r3, [r3, #0]
 800ab78:	689b      	ldr	r3, [r3, #8]
 800ab7a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ab7e:	2b00      	cmp	r3, #0
 800ab80:	d102      	bne.n	800ab88 <HAL_RTC_SetAlarm_IT+0xcc>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
    }
    else
    {
      sAlarm->AlarmTime.TimeFormat = 0x00U;
 800ab82:	68bb      	ldr	r3, [r7, #8]
 800ab84:	2200      	movs	r2, #0
 800ab86:	70da      	strb	r2, [r3, #3]
    }
    else
    {
      assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
    }
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ab88:	68bb      	ldr	r3, [r7, #8]
 800ab8a:	781b      	ldrb	r3, [r3, #0]
 800ab8c:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ab8e:	68bb      	ldr	r3, [r7, #8]
 800ab90:	785b      	ldrb	r3, [r3, #1]
 800ab92:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800ab94:	4313      	orrs	r3, r2
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800ab96:	68ba      	ldr	r2, [r7, #8]
 800ab98:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sAlarm->AlarmTime.Minutes) << 8U) | \
 800ab9a:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800ab9c:	68bb      	ldr	r3, [r7, #8]
 800ab9e:	78db      	ldrb	r3, [r3, #3]
 800aba0:	041b      	lsls	r3, r3, #16
              ((uint32_t) sAlarm->AlarmTime.Seconds) | \
 800aba2:	431a      	orrs	r2, r3
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800aba4:	68bb      	ldr	r3, [r7, #8]
 800aba6:	f893 3020 	ldrb.w	r3, [r3, #32]
 800abaa:	061b      	lsls	r3, r3, #24
              ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << 16U) | \
 800abac:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 800abae:	68bb      	ldr	r3, [r7, #8]
 800abb0:	69db      	ldr	r3, [r3, #28]
              ((uint32_t)(sAlarm->AlarmDateWeekDay) << 24U) | \
 800abb2:	431a      	orrs	r2, r3
              ((uint32_t)sAlarm->AlarmMask));
 800abb4:	68bb      	ldr	r3, [r7, #8]
 800abb6:	695b      	ldr	r3, [r3, #20]
    tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << 16U) | \
 800abb8:	4313      	orrs	r3, r2
 800abba:	61fb      	str	r3, [r7, #28]
  }
  /* Configure the Alarm A or Alarm B Sub Second registers */
  subsecondtmpreg = (uint32_t)((uint32_t)(sAlarm->AlarmTime.SubSeconds) | (uint32_t)(sAlarm->AlarmSubSecondMask));
 800abbc:	68bb      	ldr	r3, [r7, #8]
 800abbe:	685a      	ldr	r2, [r3, #4]
 800abc0:	68bb      	ldr	r3, [r7, #8]
 800abc2:	699b      	ldr	r3, [r3, #24]
 800abc4:	4313      	orrs	r3, r2
 800abc6:	61bb      	str	r3, [r7, #24]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800abc8:	68fb      	ldr	r3, [r7, #12]
 800abca:	681b      	ldr	r3, [r3, #0]
 800abcc:	22ca      	movs	r2, #202	; 0xca
 800abce:	625a      	str	r2, [r3, #36]	; 0x24
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	2253      	movs	r2, #83	; 0x53
 800abd6:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if(sAlarm->Alarm == RTC_ALARM_A)
 800abd8:	68bb      	ldr	r3, [r7, #8]
 800abda:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800abdc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800abe0:	d141      	bne.n	800ac66 <HAL_RTC_SetAlarm_IT+0x1aa>
  {
    /* Disable the Alarm A interrupt */
    __HAL_RTC_ALARMA_DISABLE(hrtc);
 800abe2:	68fb      	ldr	r3, [r7, #12]
 800abe4:	681b      	ldr	r3, [r3, #0]
 800abe6:	689a      	ldr	r2, [r3, #8]
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	681b      	ldr	r3, [r3, #0]
 800abec:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800abf0:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm A */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRAF);
 800abf2:	68fb      	ldr	r3, [r7, #12]
 800abf4:	681b      	ldr	r3, [r3, #0]
 800abf6:	68db      	ldr	r3, [r3, #12]
 800abf8:	b2da      	uxtb	r2, r3
 800abfa:	68fb      	ldr	r3, [r7, #12]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800ac02:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRAWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800ac04:	697b      	ldr	r3, [r7, #20]
 800ac06:	1e5a      	subs	r2, r3, #1
 800ac08:	617a      	str	r2, [r7, #20]
 800ac0a:	2b00      	cmp	r3, #0
 800ac0c:	d10b      	bne.n	800ac26 <HAL_RTC_SetAlarm_IT+0x16a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ac0e:	68fb      	ldr	r3, [r7, #12]
 800ac10:	681b      	ldr	r3, [r3, #0]
 800ac12:	22ff      	movs	r2, #255	; 0xff
 800ac14:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ac16:	68fb      	ldr	r3, [r7, #12]
 800ac18:	2203      	movs	r2, #3
 800ac1a:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800ac1c:	68fb      	ldr	r3, [r7, #12]
 800ac1e:	2200      	movs	r2, #0
 800ac20:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800ac22:	2303      	movs	r3, #3
 800ac24:	e077      	b.n	800ad16 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAWF) == RESET);
 800ac26:	68fb      	ldr	r3, [r7, #12]
 800ac28:	681b      	ldr	r3, [r3, #0]
 800ac2a:	68db      	ldr	r3, [r3, #12]
 800ac2c:	f003 0301 	and.w	r3, r3, #1
 800ac30:	2b00      	cmp	r3, #0
 800ac32:	d0e7      	beq.n	800ac04 <HAL_RTC_SetAlarm_IT+0x148>

    hrtc->Instance->ALRMAR = (uint32_t)tmpreg;
 800ac34:	68fb      	ldr	r3, [r7, #12]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	69fa      	ldr	r2, [r7, #28]
 800ac3a:	61da      	str	r2, [r3, #28]
    /* Configure the Alarm A Sub Second register */
    hrtc->Instance->ALRMASSR = subsecondtmpreg;
 800ac3c:	68fb      	ldr	r3, [r7, #12]
 800ac3e:	681b      	ldr	r3, [r3, #0]
 800ac40:	69ba      	ldr	r2, [r7, #24]
 800ac42:	645a      	str	r2, [r3, #68]	; 0x44
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMA_ENABLE(hrtc);
 800ac44:	68fb      	ldr	r3, [r7, #12]
 800ac46:	681b      	ldr	r3, [r3, #0]
 800ac48:	689a      	ldr	r2, [r3, #8]
 800ac4a:	68fb      	ldr	r3, [r7, #12]
 800ac4c:	681b      	ldr	r3, [r3, #0]
 800ac4e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800ac52:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc,RTC_IT_ALRA);
 800ac54:	68fb      	ldr	r3, [r7, #12]
 800ac56:	681b      	ldr	r3, [r3, #0]
 800ac58:	689a      	ldr	r2, [r3, #8]
 800ac5a:	68fb      	ldr	r3, [r7, #12]
 800ac5c:	681b      	ldr	r3, [r3, #0]
 800ac5e:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 800ac62:	609a      	str	r2, [r3, #8]
 800ac64:	e040      	b.n	800ace8 <HAL_RTC_SetAlarm_IT+0x22c>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    __HAL_RTC_ALARMB_DISABLE(hrtc);
 800ac66:	68fb      	ldr	r3, [r7, #12]
 800ac68:	681b      	ldr	r3, [r3, #0]
 800ac6a:	689a      	ldr	r2, [r3, #8]
 800ac6c:	68fb      	ldr	r3, [r7, #12]
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 800ac74:	609a      	str	r2, [r3, #8]

    /* Clear flag alarm B */
    __HAL_RTC_ALARM_CLEAR_FLAG(hrtc, RTC_FLAG_ALRBF);
 800ac76:	68fb      	ldr	r3, [r7, #12]
 800ac78:	681b      	ldr	r3, [r3, #0]
 800ac7a:	68db      	ldr	r3, [r3, #12]
 800ac7c:	b2da      	uxtb	r2, r3
 800ac7e:	68fb      	ldr	r3, [r7, #12]
 800ac80:	681b      	ldr	r3, [r3, #0]
 800ac82:	f462 7220 	orn	r2, r2, #640	; 0x280
 800ac86:	60da      	str	r2, [r3, #12]

    /* Wait till RTC ALRBWF flag is set and if Time out is reached exit */
    do
    {
      if (count-- == 0U)
 800ac88:	697b      	ldr	r3, [r7, #20]
 800ac8a:	1e5a      	subs	r2, r3, #1
 800ac8c:	617a      	str	r2, [r7, #20]
 800ac8e:	2b00      	cmp	r3, #0
 800ac90:	d10b      	bne.n	800acaa <HAL_RTC_SetAlarm_IT+0x1ee>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ac92:	68fb      	ldr	r3, [r7, #12]
 800ac94:	681b      	ldr	r3, [r3, #0]
 800ac96:	22ff      	movs	r2, #255	; 0xff
 800ac98:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800ac9a:	68fb      	ldr	r3, [r7, #12]
 800ac9c:	2203      	movs	r2, #3
 800ac9e:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800aca0:	68fb      	ldr	r3, [r7, #12]
 800aca2:	2200      	movs	r2, #0
 800aca4:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800aca6:	2303      	movs	r3, #3
 800aca8:	e035      	b.n	800ad16 <HAL_RTC_SetAlarm_IT+0x25a>
      }
    }
    while (__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBWF) == RESET);
 800acaa:	68fb      	ldr	r3, [r7, #12]
 800acac:	681b      	ldr	r3, [r3, #0]
 800acae:	68db      	ldr	r3, [r3, #12]
 800acb0:	f003 0302 	and.w	r3, r3, #2
 800acb4:	2b00      	cmp	r3, #0
 800acb6:	d0e7      	beq.n	800ac88 <HAL_RTC_SetAlarm_IT+0x1cc>

    hrtc->Instance->ALRMBR = (uint32_t)tmpreg;
 800acb8:	68fb      	ldr	r3, [r7, #12]
 800acba:	681b      	ldr	r3, [r3, #0]
 800acbc:	69fa      	ldr	r2, [r7, #28]
 800acbe:	621a      	str	r2, [r3, #32]
    /* Configure the Alarm B Sub Second register */
    hrtc->Instance->ALRMBSSR = subsecondtmpreg;
 800acc0:	68fb      	ldr	r3, [r7, #12]
 800acc2:	681b      	ldr	r3, [r3, #0]
 800acc4:	69ba      	ldr	r2, [r7, #24]
 800acc6:	649a      	str	r2, [r3, #72]	; 0x48
    /* Configure the Alarm state: Enable Alarm */
    __HAL_RTC_ALARMB_ENABLE(hrtc);
 800acc8:	68fb      	ldr	r3, [r7, #12]
 800acca:	681b      	ldr	r3, [r3, #0]
 800accc:	689a      	ldr	r2, [r3, #8]
 800acce:	68fb      	ldr	r3, [r7, #12]
 800acd0:	681b      	ldr	r3, [r3, #0]
 800acd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800acd6:	609a      	str	r2, [r3, #8]
    /* Configure the Alarm interrupt */
    __HAL_RTC_ALARM_ENABLE_IT(hrtc, RTC_IT_ALRB);
 800acd8:	68fb      	ldr	r3, [r7, #12]
 800acda:	681b      	ldr	r3, [r3, #0]
 800acdc:	689a      	ldr	r2, [r3, #8]
 800acde:	68fb      	ldr	r3, [r7, #12]
 800ace0:	681b      	ldr	r3, [r3, #0]
 800ace2:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ace6:	609a      	str	r2, [r3, #8]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 800ace8:	4b0f      	ldr	r3, [pc, #60]	; (800ad28 <HAL_RTC_SetAlarm_IT+0x26c>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	4a0e      	ldr	r2, [pc, #56]	; (800ad28 <HAL_RTC_SetAlarm_IT+0x26c>)
 800acee:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800acf2:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_ALARM_EVENT;
 800acf4:	4b0c      	ldr	r3, [pc, #48]	; (800ad28 <HAL_RTC_SetAlarm_IT+0x26c>)
 800acf6:	689b      	ldr	r3, [r3, #8]
 800acf8:	4a0b      	ldr	r2, [pc, #44]	; (800ad28 <HAL_RTC_SetAlarm_IT+0x26c>)
 800acfa:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800acfe:	6093      	str	r3, [r2, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800ad00:	68fb      	ldr	r3, [r7, #12]
 800ad02:	681b      	ldr	r3, [r3, #0]
 800ad04:	22ff      	movs	r2, #255	; 0xff
 800ad06:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800ad08:	68fb      	ldr	r3, [r7, #12]
 800ad0a:	2201      	movs	r2, #1
 800ad0c:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800ad0e:	68fb      	ldr	r3, [r7, #12]
 800ad10:	2200      	movs	r2, #0
 800ad12:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800ad14:	2300      	movs	r3, #0
}
 800ad16:	4618      	mov	r0, r3
 800ad18:	3724      	adds	r7, #36	; 0x24
 800ad1a:	46bd      	mov	sp, r7
 800ad1c:	bd90      	pop	{r4, r7, pc}
 800ad1e:	bf00      	nop
 800ad20:	20000000 	.word	0x20000000
 800ad24:	10624dd3 	.word	0x10624dd3
 800ad28:	40013c00 	.word	0x40013c00

0800ad2c <HAL_RTC_AlarmIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef* hrtc)
{
 800ad2c:	b580      	push	{r7, lr}
 800ad2e:	b082      	sub	sp, #8
 800ad30:	af00      	add	r7, sp, #0
 800ad32:	6078      	str	r0, [r7, #4]
  /* Get the AlarmA interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRA) != (uint32_t)RESET)
 800ad34:	687b      	ldr	r3, [r7, #4]
 800ad36:	681b      	ldr	r3, [r3, #0]
 800ad38:	689b      	ldr	r3, [r3, #8]
 800ad3a:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800ad3e:	2b00      	cmp	r3, #0
 800ad40:	d012      	beq.n	800ad68 <HAL_RTC_AlarmIRQHandler+0x3c>
  {
    /* Get the pending status of the AlarmA Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRAF) != (uint32_t)RESET)
 800ad42:	687b      	ldr	r3, [r7, #4]
 800ad44:	681b      	ldr	r3, [r3, #0]
 800ad46:	68db      	ldr	r3, [r3, #12]
 800ad48:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800ad4c:	2b00      	cmp	r3, #0
 800ad4e:	d00b      	beq.n	800ad68 <HAL_RTC_AlarmIRQHandler+0x3c>
    {
      /* AlarmA callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmAEventCallback(hrtc);
    #else
      HAL_RTC_AlarmAEventCallback(hrtc);
 800ad50:	6878      	ldr	r0, [r7, #4]
 800ad52:	f7fc f823 	bl	8006d9c <HAL_RTC_AlarmAEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmA interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRAF);
 800ad56:	687b      	ldr	r3, [r7, #4]
 800ad58:	681b      	ldr	r3, [r3, #0]
 800ad5a:	68db      	ldr	r3, [r3, #12]
 800ad5c:	b2da      	uxtb	r2, r3
 800ad5e:	687b      	ldr	r3, [r7, #4]
 800ad60:	681b      	ldr	r3, [r3, #0]
 800ad62:	f462 72c0 	orn	r2, r2, #384	; 0x180
 800ad66:	60da      	str	r2, [r3, #12]
    }
  }

  /* Get the AlarmB interrupt source enable status */
  if(__HAL_RTC_ALARM_GET_IT_SOURCE(hrtc, RTC_IT_ALRB) != (uint32_t)RESET)
 800ad68:	687b      	ldr	r3, [r7, #4]
 800ad6a:	681b      	ldr	r3, [r3, #0]
 800ad6c:	689b      	ldr	r3, [r3, #8]
 800ad6e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800ad72:	2b00      	cmp	r3, #0
 800ad74:	d012      	beq.n	800ad9c <HAL_RTC_AlarmIRQHandler+0x70>
  {
    /* Get the pending status of the AlarmB Interrupt */
    if(__HAL_RTC_ALARM_GET_FLAG(hrtc, RTC_FLAG_ALRBF) != (uint32_t)RESET)
 800ad76:	687b      	ldr	r3, [r7, #4]
 800ad78:	681b      	ldr	r3, [r3, #0]
 800ad7a:	68db      	ldr	r3, [r3, #12]
 800ad7c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800ad80:	2b00      	cmp	r3, #0
 800ad82:	d00b      	beq.n	800ad9c <HAL_RTC_AlarmIRQHandler+0x70>
    {
      /* AlarmB callback */
    #if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
      hrtc->AlarmBEventCallback(hrtc);
    #else
      HAL_RTCEx_AlarmBEventCallback(hrtc);
 800ad84:	6878      	ldr	r0, [r7, #4]
 800ad86:	f000 f9bf 	bl	800b108 <HAL_RTCEx_AlarmBEventCallback>
    #endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

      /* Clear the AlarmB interrupt pending bit */
      __HAL_RTC_ALARM_CLEAR_FLAG(hrtc,RTC_FLAG_ALRBF);
 800ad8a:	687b      	ldr	r3, [r7, #4]
 800ad8c:	681b      	ldr	r3, [r3, #0]
 800ad8e:	68db      	ldr	r3, [r3, #12]
 800ad90:	b2da      	uxtb	r2, r3
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	681b      	ldr	r3, [r3, #0]
 800ad96:	f462 7220 	orn	r2, r2, #640	; 0x280
 800ad9a:	60da      	str	r2, [r3, #12]
    }
  }

  /* Clear the EXTI's line Flag for RTC Alarm */
  __HAL_RTC_ALARM_EXTI_CLEAR_FLAG();
 800ad9c:	4b05      	ldr	r3, [pc, #20]	; (800adb4 <HAL_RTC_AlarmIRQHandler+0x88>)
 800ad9e:	f44f 3200 	mov.w	r2, #131072	; 0x20000
 800ada2:	615a      	str	r2, [r3, #20]

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	2201      	movs	r2, #1
 800ada8:	775a      	strb	r2, [r3, #29]
}
 800adaa:	bf00      	nop
 800adac:	3708      	adds	r7, #8
 800adae:	46bd      	mov	sp, r7
 800adb0:	bd80      	pop	{r7, pc}
 800adb2:	bf00      	nop
 800adb4:	40013c00 	.word	0x40013c00

0800adb8 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 800adb8:	b580      	push	{r7, lr}
 800adba:	b084      	sub	sp, #16
 800adbc:	af00      	add	r7, sp, #0
 800adbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800adc0:	2300      	movs	r3, #0
 800adc2:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	68da      	ldr	r2, [r3, #12]
 800adca:	687b      	ldr	r3, [r7, #4]
 800adcc:	681b      	ldr	r3, [r3, #0]
 800adce:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 800add2:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800add4:	f7fc fcd4 	bl	8007780 <HAL_GetTick>
 800add8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800adda:	e009      	b.n	800adf0 <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800addc:	f7fc fcd0 	bl	8007780 <HAL_GetTick>
 800ade0:	4602      	mov	r2, r0
 800ade2:	68fb      	ldr	r3, [r7, #12]
 800ade4:	1ad3      	subs	r3, r2, r3
 800ade6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800adea:	d901      	bls.n	800adf0 <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 800adec:	2303      	movs	r3, #3
 800adee:	e007      	b.n	800ae00 <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 800adf0:	687b      	ldr	r3, [r7, #4]
 800adf2:	681b      	ldr	r3, [r3, #0]
 800adf4:	68db      	ldr	r3, [r3, #12]
 800adf6:	f003 0320 	and.w	r3, r3, #32
 800adfa:	2b00      	cmp	r3, #0
 800adfc:	d0ee      	beq.n	800addc <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 800adfe:	2300      	movs	r3, #0
}
 800ae00:	4618      	mov	r0, r3
 800ae02:	3710      	adds	r7, #16
 800ae04:	46bd      	mov	sp, r7
 800ae06:	bd80      	pop	{r7, pc}

0800ae08 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 800ae08:	b580      	push	{r7, lr}
 800ae0a:	b084      	sub	sp, #16
 800ae0c:	af00      	add	r7, sp, #0
 800ae0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ae10:	2300      	movs	r3, #0
 800ae12:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ae14:	687b      	ldr	r3, [r7, #4]
 800ae16:	681b      	ldr	r3, [r3, #0]
 800ae18:	68db      	ldr	r3, [r3, #12]
 800ae1a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae1e:	2b00      	cmp	r3, #0
 800ae20:	d119      	bne.n	800ae56 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800ae22:	687b      	ldr	r3, [r7, #4]
 800ae24:	681b      	ldr	r3, [r3, #0]
 800ae26:	f04f 32ff 	mov.w	r2, #4294967295
 800ae2a:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800ae2c:	f7fc fca8 	bl	8007780 <HAL_GetTick>
 800ae30:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ae32:	e009      	b.n	800ae48 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800ae34:	f7fc fca4 	bl	8007780 <HAL_GetTick>
 800ae38:	4602      	mov	r2, r0
 800ae3a:	68fb      	ldr	r3, [r7, #12]
 800ae3c:	1ad3      	subs	r3, r2, r3
 800ae3e:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800ae42:	d901      	bls.n	800ae48 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800ae44:	2303      	movs	r3, #3
 800ae46:	e007      	b.n	800ae58 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	681b      	ldr	r3, [r3, #0]
 800ae4c:	68db      	ldr	r3, [r3, #12]
 800ae4e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800ae52:	2b00      	cmp	r3, #0
 800ae54:	d0ee      	beq.n	800ae34 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 800ae56:	2300      	movs	r3, #0
}
 800ae58:	4618      	mov	r0, r3
 800ae5a:	3710      	adds	r7, #16
 800ae5c:	46bd      	mov	sp, r7
 800ae5e:	bd80      	pop	{r7, pc}

0800ae60 <RTC_ByteToBcd2>:
  * @brief  Converts a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 800ae60:	b480      	push	{r7}
 800ae62:	b085      	sub	sp, #20
 800ae64:	af00      	add	r7, sp, #0
 800ae66:	4603      	mov	r3, r0
 800ae68:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800ae6a:	2300      	movs	r3, #0
 800ae6c:	60fb      	str	r3, [r7, #12]

  while(Value >= 10U)
 800ae6e:	e005      	b.n	800ae7c <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800ae70:	68fb      	ldr	r3, [r7, #12]
 800ae72:	3301      	adds	r3, #1
 800ae74:	60fb      	str	r3, [r7, #12]
    Value -= 10U;
 800ae76:	79fb      	ldrb	r3, [r7, #7]
 800ae78:	3b0a      	subs	r3, #10
 800ae7a:	71fb      	strb	r3, [r7, #7]
  while(Value >= 10U)
 800ae7c:	79fb      	ldrb	r3, [r7, #7]
 800ae7e:	2b09      	cmp	r3, #9
 800ae80:	d8f6      	bhi.n	800ae70 <RTC_ByteToBcd2+0x10>
  }

  return  ((uint8_t)(bcdhigh << 4U) | Value);
 800ae82:	68fb      	ldr	r3, [r7, #12]
 800ae84:	b2db      	uxtb	r3, r3
 800ae86:	011b      	lsls	r3, r3, #4
 800ae88:	b2da      	uxtb	r2, r3
 800ae8a:	79fb      	ldrb	r3, [r7, #7]
 800ae8c:	4313      	orrs	r3, r2
 800ae8e:	b2db      	uxtb	r3, r3
}
 800ae90:	4618      	mov	r0, r3
 800ae92:	3714      	adds	r7, #20
 800ae94:	46bd      	mov	sp, r7
 800ae96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae9a:	4770      	bx	lr

0800ae9c <RTC_Bcd2ToByte>:
  * @brief  Converts from 2 digit BCD to Binary.
  * @param  Value BCD value to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t Value)
{
 800ae9c:	b480      	push	{r7}
 800ae9e:	b085      	sub	sp, #20
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	4603      	mov	r3, r0
 800aea4:	71fb      	strb	r3, [r7, #7]
  uint32_t tmp = 0U;
 800aea6:	2300      	movs	r3, #0
 800aea8:	60fb      	str	r3, [r7, #12]
  tmp = ((uint8_t)(Value & (uint8_t)0xF0) >> (uint8_t)0x4) * 10;
 800aeaa:	79fb      	ldrb	r3, [r7, #7]
 800aeac:	091b      	lsrs	r3, r3, #4
 800aeae:	b2db      	uxtb	r3, r3
 800aeb0:	461a      	mov	r2, r3
 800aeb2:	4613      	mov	r3, r2
 800aeb4:	009b      	lsls	r3, r3, #2
 800aeb6:	4413      	add	r3, r2
 800aeb8:	005b      	lsls	r3, r3, #1
 800aeba:	60fb      	str	r3, [r7, #12]
  return (tmp + (Value & (uint8_t)0x0F));
 800aebc:	79fb      	ldrb	r3, [r7, #7]
 800aebe:	f003 030f 	and.w	r3, r3, #15
 800aec2:	b2da      	uxtb	r2, r3
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	b2db      	uxtb	r3, r3
 800aec8:	4413      	add	r3, r2
 800aeca:	b2db      	uxtb	r3, r3
}
 800aecc:	4618      	mov	r0, r3
 800aece:	3714      	adds	r7, #20
 800aed0:	46bd      	mov	sp, r7
 800aed2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed6:	4770      	bx	lr

0800aed8 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wake up counter
  * @param  WakeUpClock Wake up clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 800aed8:	b480      	push	{r7}
 800aeda:	b087      	sub	sp, #28
 800aedc:	af00      	add	r7, sp, #0
 800aede:	60f8      	str	r0, [r7, #12]
 800aee0:	60b9      	str	r1, [r7, #8]
 800aee2:	607a      	str	r2, [r7, #4]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800aee4:	68fb      	ldr	r3, [r7, #12]
 800aee6:	7f1b      	ldrb	r3, [r3, #28]
 800aee8:	2b01      	cmp	r3, #1
 800aeea:	d101      	bne.n	800aef0 <HAL_RTCEx_SetWakeUpTimer_IT+0x18>
 800aeec:	2302      	movs	r3, #2
 800aeee:	e0a6      	b.n	800b03e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	2201      	movs	r2, #1
 800aef4:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800aef6:	68fb      	ldr	r3, [r7, #12]
 800aef8:	2202      	movs	r2, #2
 800aefa:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800aefc:	68fb      	ldr	r3, [r7, #12]
 800aefe:	681b      	ldr	r3, [r3, #0]
 800af00:	22ca      	movs	r2, #202	; 0xca
 800af02:	625a      	str	r2, [r3, #36]	; 0x24
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	681b      	ldr	r3, [r3, #0]
 800af08:	2253      	movs	r2, #83	; 0x53
 800af0a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Check RTC WUTWF flag is reset only when wake up timer enabled */
  if((hrtc->Instance->CR & RTC_CR_WUTE) != RESET)
 800af0c:	68fb      	ldr	r3, [r7, #12]
 800af0e:	681b      	ldr	r3, [r3, #0]
 800af10:	689b      	ldr	r3, [r3, #8]
 800af12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800af16:	2b00      	cmp	r3, #0
 800af18:	d022      	beq.n	800af60 <HAL_RTCEx_SetWakeUpTimer_IT+0x88>
  {
    /* Wait till RTC WUTWF flag is reset and if Time out is reached exit */
    count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800af1a:	4b4c      	ldr	r3, [pc, #304]	; (800b04c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800af1c:	681b      	ldr	r3, [r3, #0]
 800af1e:	4a4c      	ldr	r2, [pc, #304]	; (800b050 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800af20:	fba2 2303 	umull	r2, r3, r2, r3
 800af24:	0adb      	lsrs	r3, r3, #11
 800af26:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800af2a:	fb02 f303 	mul.w	r3, r2, r3
 800af2e:	617b      	str	r3, [r7, #20]
    do
    {
      if(count-- == 0U)
 800af30:	697b      	ldr	r3, [r7, #20]
 800af32:	1e5a      	subs	r2, r3, #1
 800af34:	617a      	str	r2, [r7, #20]
 800af36:	2b00      	cmp	r3, #0
 800af38:	d10b      	bne.n	800af52 <HAL_RTCEx_SetWakeUpTimer_IT+0x7a>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af3a:	68fb      	ldr	r3, [r7, #12]
 800af3c:	681b      	ldr	r3, [r3, #0]
 800af3e:	22ff      	movs	r2, #255	; 0xff
 800af40:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af42:	68fb      	ldr	r3, [r7, #12]
 800af44:	2203      	movs	r2, #3
 800af46:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 800af48:	68fb      	ldr	r3, [r7, #12]
 800af4a:	2200      	movs	r2, #0
 800af4c:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800af4e:	2303      	movs	r3, #3
 800af50:	e075      	b.n	800b03e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
      }
    }
    while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == SET);
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	681b      	ldr	r3, [r3, #0]
 800af56:	68db      	ldr	r3, [r3, #12]
 800af58:	f003 0304 	and.w	r3, r3, #4
 800af5c:	2b00      	cmp	r3, #0
 800af5e:	d1e7      	bne.n	800af30 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800af60:	68fb      	ldr	r3, [r7, #12]
 800af62:	681b      	ldr	r3, [r3, #0]
 800af64:	689a      	ldr	r2, [r3, #8]
 800af66:	68fb      	ldr	r3, [r7, #12]
 800af68:	681b      	ldr	r3, [r3, #0]
 800af6a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800af6e:	609a      	str	r2, [r3, #8]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  count = RTC_TIMEOUT_VALUE  * (SystemCoreClock / 32U / 1000U);
 800af70:	4b36      	ldr	r3, [pc, #216]	; (800b04c <HAL_RTCEx_SetWakeUpTimer_IT+0x174>)
 800af72:	681b      	ldr	r3, [r3, #0]
 800af74:	4a36      	ldr	r2, [pc, #216]	; (800b050 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800af76:	fba2 2303 	umull	r2, r3, r2, r3
 800af7a:	0adb      	lsrs	r3, r3, #11
 800af7c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800af80:	fb02 f303 	mul.w	r3, r2, r3
 800af84:	617b      	str	r3, [r7, #20]
  do
  {
    if(count-- == 0U)
 800af86:	697b      	ldr	r3, [r7, #20]
 800af88:	1e5a      	subs	r2, r3, #1
 800af8a:	617a      	str	r2, [r7, #20]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d10b      	bne.n	800afa8 <HAL_RTCEx_SetWakeUpTimer_IT+0xd0>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800af90:	68fb      	ldr	r3, [r7, #12]
 800af92:	681b      	ldr	r3, [r3, #0]
 800af94:	22ff      	movs	r2, #255	; 0xff
 800af96:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800af98:	68fb      	ldr	r3, [r7, #12]
 800af9a:	2203      	movs	r2, #3
 800af9c:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	2200      	movs	r2, #0
 800afa2:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800afa4:	2303      	movs	r3, #3
 800afa6:	e04a      	b.n	800b03e <HAL_RTCEx_SetWakeUpTimer_IT+0x166>
    }
  }
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET);
 800afa8:	68fb      	ldr	r3, [r7, #12]
 800afaa:	681b      	ldr	r3, [r3, #0]
 800afac:	68db      	ldr	r3, [r3, #12]
 800afae:	f003 0304 	and.w	r3, r3, #4
 800afb2:	2b00      	cmp	r3, #0
 800afb4:	d0e7      	beq.n	800af86 <HAL_RTCEx_SetWakeUpTimer_IT+0xae>

  /* Configure the Wake-up Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 800afb6:	68fb      	ldr	r3, [r7, #12]
 800afb8:	681b      	ldr	r3, [r3, #0]
 800afba:	68ba      	ldr	r2, [r7, #8]
 800afbc:	615a      	str	r2, [r3, #20]

  /* Clear the Wake-up Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 800afbe:	68fb      	ldr	r3, [r7, #12]
 800afc0:	681b      	ldr	r3, [r3, #0]
 800afc2:	689a      	ldr	r2, [r3, #8]
 800afc4:	68fb      	ldr	r3, [r7, #12]
 800afc6:	681b      	ldr	r3, [r3, #0]
 800afc8:	f022 0207 	bic.w	r2, r2, #7
 800afcc:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 800afce:	68fb      	ldr	r3, [r7, #12]
 800afd0:	681b      	ldr	r3, [r3, #0]
 800afd2:	6899      	ldr	r1, [r3, #8]
 800afd4:	68fb      	ldr	r3, [r7, #12]
 800afd6:	681b      	ldr	r3, [r3, #0]
 800afd8:	687a      	ldr	r2, [r7, #4]
 800afda:	430a      	orrs	r2, r1
 800afdc:	609a      	str	r2, [r3, #8]

  /* RTC WakeUpTimer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 800afde:	4b1d      	ldr	r3, [pc, #116]	; (800b054 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	4a1c      	ldr	r2, [pc, #112]	; (800b054 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800afe4:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800afe8:	6013      	str	r3, [r2, #0]

  EXTI->RTSR |= RTC_EXTI_LINE_WAKEUPTIMER_EVENT;
 800afea:	4b1a      	ldr	r3, [pc, #104]	; (800b054 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800afec:	689b      	ldr	r3, [r3, #8]
 800afee:	4a19      	ldr	r2, [pc, #100]	; (800b054 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 800aff0:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 800aff4:	6093      	str	r3, [r2, #8]

  /* Clear RTC Wake Up timer Flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800aff6:	68fb      	ldr	r3, [r7, #12]
 800aff8:	681b      	ldr	r3, [r3, #0]
 800affa:	68db      	ldr	r3, [r3, #12]
 800affc:	b2da      	uxtb	r2, r3
 800affe:	68fb      	ldr	r3, [r7, #12]
 800b000:	681b      	ldr	r3, [r3, #0]
 800b002:	f462 6290 	orn	r2, r2, #1152	; 0x480
 800b006:	60da      	str	r2, [r3, #12]

  /* Configure the Interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc,RTC_IT_WUT);
 800b008:	68fb      	ldr	r3, [r7, #12]
 800b00a:	681b      	ldr	r3, [r3, #0]
 800b00c:	689a      	ldr	r2, [r3, #8]
 800b00e:	68fb      	ldr	r3, [r7, #12]
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b016:	609a      	str	r2, [r3, #8]

  /* Enable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 800b018:	68fb      	ldr	r3, [r7, #12]
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	689a      	ldr	r2, [r3, #8]
 800b01e:	68fb      	ldr	r3, [r7, #12]
 800b020:	681b      	ldr	r3, [r3, #0]
 800b022:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800b026:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b028:	68fb      	ldr	r3, [r7, #12]
 800b02a:	681b      	ldr	r3, [r3, #0]
 800b02c:	22ff      	movs	r2, #255	; 0xff
 800b02e:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b030:	68fb      	ldr	r3, [r7, #12]
 800b032:	2201      	movs	r2, #1
 800b034:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b036:	68fb      	ldr	r3, [r7, #12]
 800b038:	2200      	movs	r2, #0
 800b03a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b03c:	2300      	movs	r3, #0
}
 800b03e:	4618      	mov	r0, r3
 800b040:	371c      	adds	r7, #28
 800b042:	46bd      	mov	sp, r7
 800b044:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b048:	4770      	bx	lr
 800b04a:	bf00      	nop
 800b04c:	20000000 	.word	0x20000000
 800b050:	10624dd3 	.word	0x10624dd3
 800b054:	40013c00 	.word	0x40013c00

0800b058 <HAL_RTCEx_DeactivateWakeUpTimer>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
uint32_t HAL_RTCEx_DeactivateWakeUpTimer(RTC_HandleTypeDef *hrtc)
{
 800b058:	b580      	push	{r7, lr}
 800b05a:	b084      	sub	sp, #16
 800b05c:	af00      	add	r7, sp, #0
 800b05e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800b060:	2300      	movs	r3, #0
 800b062:	60fb      	str	r3, [r7, #12]

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	7f1b      	ldrb	r3, [r3, #28]
 800b068:	2b01      	cmp	r3, #1
 800b06a:	d101      	bne.n	800b070 <HAL_RTCEx_DeactivateWakeUpTimer+0x18>
 800b06c:	2302      	movs	r3, #2
 800b06e:	e047      	b.n	800b100 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
 800b070:	687b      	ldr	r3, [r7, #4]
 800b072:	2201      	movs	r2, #1
 800b074:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b076:	687b      	ldr	r3, [r7, #4]
 800b078:	2202      	movs	r2, #2
 800b07a:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b07c:	687b      	ldr	r3, [r7, #4]
 800b07e:	681b      	ldr	r3, [r3, #0]
 800b080:	22ca      	movs	r2, #202	; 0xca
 800b082:	625a      	str	r2, [r3, #36]	; 0x24
 800b084:	687b      	ldr	r3, [r7, #4]
 800b086:	681b      	ldr	r3, [r3, #0]
 800b088:	2253      	movs	r2, #83	; 0x53
 800b08a:	625a      	str	r2, [r3, #36]	; 0x24

  /* Disable the Wake-up Timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	681b      	ldr	r3, [r3, #0]
 800b090:	689a      	ldr	r2, [r3, #8]
 800b092:	687b      	ldr	r3, [r7, #4]
 800b094:	681b      	ldr	r3, [r3, #0]
 800b096:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800b09a:	609a      	str	r2, [r3, #8]

  /* In case of interrupt mode is used, the interrupt source must disabled */
  __HAL_RTC_WAKEUPTIMER_DISABLE_IT(hrtc,RTC_IT_WUT);
 800b09c:	687b      	ldr	r3, [r7, #4]
 800b09e:	681b      	ldr	r3, [r3, #0]
 800b0a0:	689a      	ldr	r2, [r3, #8]
 800b0a2:	687b      	ldr	r3, [r7, #4]
 800b0a4:	681b      	ldr	r3, [r3, #0]
 800b0a6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b0aa:	609a      	str	r2, [r3, #8]

  /* Get tick */
  tickstart = HAL_GetTick();
 800b0ac:	f7fc fb68 	bl	8007780 <HAL_GetTick>
 800b0b0:	60f8      	str	r0, [r7, #12]

  /* Wait till RTC WUTWF flag is set and if Time out is reached exit */
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800b0b2:	e013      	b.n	800b0dc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800b0b4:	f7fc fb64 	bl	8007780 <HAL_GetTick>
 800b0b8:	4602      	mov	r2, r0
 800b0ba:	68fb      	ldr	r3, [r7, #12]
 800b0bc:	1ad3      	subs	r3, r2, r3
 800b0be:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800b0c2:	d90b      	bls.n	800b0dc <HAL_RTCEx_DeactivateWakeUpTimer+0x84>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b0c4:	687b      	ldr	r3, [r7, #4]
 800b0c6:	681b      	ldr	r3, [r3, #0]
 800b0c8:	22ff      	movs	r2, #255	; 0xff
 800b0ca:	625a      	str	r2, [r3, #36]	; 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800b0cc:	687b      	ldr	r3, [r7, #4]
 800b0ce:	2203      	movs	r2, #3
 800b0d0:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	2200      	movs	r2, #0
 800b0d6:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 800b0d8:	2303      	movs	r3, #3
 800b0da:	e011      	b.n	800b100 <HAL_RTCEx_DeactivateWakeUpTimer+0xa8>
  while(__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == RESET)
 800b0dc:	687b      	ldr	r3, [r7, #4]
 800b0de:	681b      	ldr	r3, [r3, #0]
 800b0e0:	68db      	ldr	r3, [r3, #12]
 800b0e2:	f003 0304 	and.w	r3, r3, #4
 800b0e6:	2b00      	cmp	r3, #0
 800b0e8:	d0e4      	beq.n	800b0b4 <HAL_RTCEx_DeactivateWakeUpTimer+0x5c>
    }
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b0ea:	687b      	ldr	r3, [r7, #4]
 800b0ec:	681b      	ldr	r3, [r3, #0]
 800b0ee:	22ff      	movs	r2, #255	; 0xff
 800b0f0:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800b0f2:	687b      	ldr	r3, [r7, #4]
 800b0f4:	2201      	movs	r2, #1
 800b0f6:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b0f8:	687b      	ldr	r3, [r7, #4]
 800b0fa:	2200      	movs	r2, #0
 800b0fc:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800b0fe:	2300      	movs	r3, #0
}
 800b100:	4618      	mov	r0, r3
 800b102:	3710      	adds	r7, #16
 800b104:	46bd      	mov	sp, r7
 800b106:	bd80      	pop	{r7, pc}

0800b108 <HAL_RTCEx_AlarmBEventCallback>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 800b108:	b480      	push	{r7}
 800b10a:	b083      	sub	sp, #12
 800b10c:	af00      	add	r7, sp, #0
 800b10e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hrtc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_RTC_AlarmBEventCallback could be implemented in the user file
   */
}
 800b110:	bf00      	nop
 800b112:	370c      	adds	r7, #12
 800b114:	46bd      	mov	sp, r7
 800b116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b11a:	4770      	bx	lr

0800b11c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800b11c:	b580      	push	{r7, lr}
 800b11e:	b082      	sub	sp, #8
 800b120:	af00      	add	r7, sp, #0
 800b122:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800b124:	687b      	ldr	r3, [r7, #4]
 800b126:	2b00      	cmp	r3, #0
 800b128:	d101      	bne.n	800b12e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800b12a:	2301      	movs	r3, #1
 800b12c:	e07b      	b.n	800b226 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800b12e:	687b      	ldr	r3, [r7, #4]
 800b130:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b132:	2b00      	cmp	r3, #0
 800b134:	d108      	bne.n	800b148 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	685b      	ldr	r3, [r3, #4]
 800b13a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b13e:	d009      	beq.n	800b154 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800b140:	687b      	ldr	r3, [r7, #4]
 800b142:	2200      	movs	r2, #0
 800b144:	61da      	str	r2, [r3, #28]
 800b146:	e005      	b.n	800b154 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	2200      	movs	r2, #0
 800b14c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800b14e:	687b      	ldr	r3, [r7, #4]
 800b150:	2200      	movs	r2, #0
 800b152:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800b154:	687b      	ldr	r3, [r7, #4]
 800b156:	2200      	movs	r2, #0
 800b158:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b160:	b2db      	uxtb	r3, r3
 800b162:	2b00      	cmp	r3, #0
 800b164:	d106      	bne.n	800b174 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	2200      	movs	r2, #0
 800b16a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800b16e:	6878      	ldr	r0, [r7, #4]
 800b170:	f7f8 f804 	bl	800317c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800b174:	687b      	ldr	r3, [r7, #4]
 800b176:	2202      	movs	r2, #2
 800b178:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800b17c:	687b      	ldr	r3, [r7, #4]
 800b17e:	681b      	ldr	r3, [r3, #0]
 800b180:	681a      	ldr	r2, [r3, #0]
 800b182:	687b      	ldr	r3, [r7, #4]
 800b184:	681b      	ldr	r3, [r3, #0]
 800b186:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b18a:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800b18c:	687b      	ldr	r3, [r7, #4]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	f403 7282 	and.w	r2, r3, #260	; 0x104
 800b194:	687b      	ldr	r3, [r7, #4]
 800b196:	689b      	ldr	r3, [r3, #8]
 800b198:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 800b19c:	431a      	orrs	r2, r3
 800b19e:	687b      	ldr	r3, [r7, #4]
 800b1a0:	68db      	ldr	r3, [r3, #12]
 800b1a2:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800b1a6:	431a      	orrs	r2, r3
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	691b      	ldr	r3, [r3, #16]
 800b1ac:	f003 0302 	and.w	r3, r3, #2
 800b1b0:	431a      	orrs	r2, r3
 800b1b2:	687b      	ldr	r3, [r7, #4]
 800b1b4:	695b      	ldr	r3, [r3, #20]
 800b1b6:	f003 0301 	and.w	r3, r3, #1
 800b1ba:	431a      	orrs	r2, r3
 800b1bc:	687b      	ldr	r3, [r7, #4]
 800b1be:	699b      	ldr	r3, [r3, #24]
 800b1c0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800b1c4:	431a      	orrs	r2, r3
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	69db      	ldr	r3, [r3, #28]
 800b1ca:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800b1ce:	431a      	orrs	r2, r3
 800b1d0:	687b      	ldr	r3, [r7, #4]
 800b1d2:	6a1b      	ldr	r3, [r3, #32]
 800b1d4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b1d8:	ea42 0103 	orr.w	r1, r2, r3
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b1e0:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800b1e4:	687b      	ldr	r3, [r7, #4]
 800b1e6:	681b      	ldr	r3, [r3, #0]
 800b1e8:	430a      	orrs	r2, r1
 800b1ea:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	699b      	ldr	r3, [r3, #24]
 800b1f0:	0c1b      	lsrs	r3, r3, #16
 800b1f2:	f003 0104 	and.w	r1, r3, #4
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800b1fa:	f003 0210 	and.w	r2, r3, #16
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	681b      	ldr	r3, [r3, #0]
 800b202:	430a      	orrs	r2, r1
 800b204:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800b206:	687b      	ldr	r3, [r7, #4]
 800b208:	681b      	ldr	r3, [r3, #0]
 800b20a:	69da      	ldr	r2, [r3, #28]
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	681b      	ldr	r3, [r3, #0]
 800b210:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800b214:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800b216:	687b      	ldr	r3, [r7, #4]
 800b218:	2200      	movs	r2, #0
 800b21a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 800b21c:	687b      	ldr	r3, [r7, #4]
 800b21e:	2201      	movs	r2, #1
 800b220:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800b224:	2300      	movs	r3, #0
}
 800b226:	4618      	mov	r0, r3
 800b228:	3708      	adds	r7, #8
 800b22a:	46bd      	mov	sp, r7
 800b22c:	bd80      	pop	{r7, pc}

0800b22e <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b22e:	b580      	push	{r7, lr}
 800b230:	b088      	sub	sp, #32
 800b232:	af00      	add	r7, sp, #0
 800b234:	60f8      	str	r0, [r7, #12]
 800b236:	60b9      	str	r1, [r7, #8]
 800b238:	603b      	str	r3, [r7, #0]
 800b23a:	4613      	mov	r3, r2
 800b23c:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b23e:	2300      	movs	r3, #0
 800b240:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b242:	68fb      	ldr	r3, [r7, #12]
 800b244:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b248:	2b01      	cmp	r3, #1
 800b24a:	d101      	bne.n	800b250 <HAL_SPI_Transmit+0x22>
 800b24c:	2302      	movs	r3, #2
 800b24e:	e126      	b.n	800b49e <HAL_SPI_Transmit+0x270>
 800b250:	68fb      	ldr	r3, [r7, #12]
 800b252:	2201      	movs	r2, #1
 800b254:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b258:	f7fc fa92 	bl	8007780 <HAL_GetTick>
 800b25c:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 800b25e:	88fb      	ldrh	r3, [r7, #6]
 800b260:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b262:	68fb      	ldr	r3, [r7, #12]
 800b264:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b268:	b2db      	uxtb	r3, r3
 800b26a:	2b01      	cmp	r3, #1
 800b26c:	d002      	beq.n	800b274 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 800b26e:	2302      	movs	r3, #2
 800b270:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b272:	e10b      	b.n	800b48c <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 800b274:	68bb      	ldr	r3, [r7, #8]
 800b276:	2b00      	cmp	r3, #0
 800b278:	d002      	beq.n	800b280 <HAL_SPI_Transmit+0x52>
 800b27a:	88fb      	ldrh	r3, [r7, #6]
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	d102      	bne.n	800b286 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 800b280:	2301      	movs	r3, #1
 800b282:	77fb      	strb	r3, [r7, #31]
    goto error;
 800b284:	e102      	b.n	800b48c <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800b286:	68fb      	ldr	r3, [r7, #12]
 800b288:	2203      	movs	r2, #3
 800b28a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b28e:	68fb      	ldr	r3, [r7, #12]
 800b290:	2200      	movs	r2, #0
 800b292:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 800b294:	68fb      	ldr	r3, [r7, #12]
 800b296:	68ba      	ldr	r2, [r7, #8]
 800b298:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 800b29a:	68fb      	ldr	r3, [r7, #12]
 800b29c:	88fa      	ldrh	r2, [r7, #6]
 800b29e:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	88fa      	ldrh	r2, [r7, #6]
 800b2a4:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800b2a6:	68fb      	ldr	r3, [r7, #12]
 800b2a8:	2200      	movs	r2, #0
 800b2aa:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 800b2ac:	68fb      	ldr	r3, [r7, #12]
 800b2ae:	2200      	movs	r2, #0
 800b2b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 800b2b2:	68fb      	ldr	r3, [r7, #12]
 800b2b4:	2200      	movs	r2, #0
 800b2b6:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 800b2b8:	68fb      	ldr	r3, [r7, #12]
 800b2ba:	2200      	movs	r2, #0
 800b2bc:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 800b2be:	68fb      	ldr	r3, [r7, #12]
 800b2c0:	2200      	movs	r2, #0
 800b2c2:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b2c4:	68fb      	ldr	r3, [r7, #12]
 800b2c6:	689b      	ldr	r3, [r3, #8]
 800b2c8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b2cc:	d10f      	bne.n	800b2ee <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b2ce:	68fb      	ldr	r3, [r7, #12]
 800b2d0:	681b      	ldr	r3, [r3, #0]
 800b2d2:	681a      	ldr	r2, [r3, #0]
 800b2d4:	68fb      	ldr	r3, [r7, #12]
 800b2d6:	681b      	ldr	r3, [r3, #0]
 800b2d8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b2dc:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800b2de:	68fb      	ldr	r3, [r7, #12]
 800b2e0:	681b      	ldr	r3, [r3, #0]
 800b2e2:	681a      	ldr	r2, [r3, #0]
 800b2e4:	68fb      	ldr	r3, [r7, #12]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800b2ec:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b2ee:	68fb      	ldr	r3, [r7, #12]
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2f8:	2b40      	cmp	r3, #64	; 0x40
 800b2fa:	d007      	beq.n	800b30c <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b2fc:	68fb      	ldr	r3, [r7, #12]
 800b2fe:	681b      	ldr	r3, [r3, #0]
 800b300:	681a      	ldr	r2, [r3, #0]
 800b302:	68fb      	ldr	r3, [r7, #12]
 800b304:	681b      	ldr	r3, [r3, #0]
 800b306:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b30a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b30c:	68fb      	ldr	r3, [r7, #12]
 800b30e:	68db      	ldr	r3, [r3, #12]
 800b310:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b314:	d14b      	bne.n	800b3ae <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b316:	68fb      	ldr	r3, [r7, #12]
 800b318:	685b      	ldr	r3, [r3, #4]
 800b31a:	2b00      	cmp	r3, #0
 800b31c:	d002      	beq.n	800b324 <HAL_SPI_Transmit+0xf6>
 800b31e:	8afb      	ldrh	r3, [r7, #22]
 800b320:	2b01      	cmp	r3, #1
 800b322:	d13e      	bne.n	800b3a2 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b324:	68fb      	ldr	r3, [r7, #12]
 800b326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b328:	881a      	ldrh	r2, [r3, #0]
 800b32a:	68fb      	ldr	r3, [r7, #12]
 800b32c:	681b      	ldr	r3, [r3, #0]
 800b32e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b330:	68fb      	ldr	r3, [r7, #12]
 800b332:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b334:	1c9a      	adds	r2, r3, #2
 800b336:	68fb      	ldr	r3, [r7, #12]
 800b338:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b33e:	b29b      	uxth	r3, r3
 800b340:	3b01      	subs	r3, #1
 800b342:	b29a      	uxth	r2, r3
 800b344:	68fb      	ldr	r3, [r7, #12]
 800b346:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800b348:	e02b      	b.n	800b3a2 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b34a:	68fb      	ldr	r3, [r7, #12]
 800b34c:	681b      	ldr	r3, [r3, #0]
 800b34e:	689b      	ldr	r3, [r3, #8]
 800b350:	f003 0302 	and.w	r3, r3, #2
 800b354:	2b02      	cmp	r3, #2
 800b356:	d112      	bne.n	800b37e <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b35c:	881a      	ldrh	r2, [r3, #0]
 800b35e:	68fb      	ldr	r3, [r7, #12]
 800b360:	681b      	ldr	r3, [r3, #0]
 800b362:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b364:	68fb      	ldr	r3, [r7, #12]
 800b366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b368:	1c9a      	adds	r2, r3, #2
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b36e:	68fb      	ldr	r3, [r7, #12]
 800b370:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b372:	b29b      	uxth	r3, r3
 800b374:	3b01      	subs	r3, #1
 800b376:	b29a      	uxth	r2, r3
 800b378:	68fb      	ldr	r3, [r7, #12]
 800b37a:	86da      	strh	r2, [r3, #54]	; 0x36
 800b37c:	e011      	b.n	800b3a2 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b37e:	f7fc f9ff 	bl	8007780 <HAL_GetTick>
 800b382:	4602      	mov	r2, r0
 800b384:	69bb      	ldr	r3, [r7, #24]
 800b386:	1ad3      	subs	r3, r2, r3
 800b388:	683a      	ldr	r2, [r7, #0]
 800b38a:	429a      	cmp	r2, r3
 800b38c:	d803      	bhi.n	800b396 <HAL_SPI_Transmit+0x168>
 800b38e:	683b      	ldr	r3, [r7, #0]
 800b390:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b394:	d102      	bne.n	800b39c <HAL_SPI_Transmit+0x16e>
 800b396:	683b      	ldr	r3, [r7, #0]
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d102      	bne.n	800b3a2 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 800b39c:	2303      	movs	r3, #3
 800b39e:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b3a0:	e074      	b.n	800b48c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b3a2:	68fb      	ldr	r3, [r7, #12]
 800b3a4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3a6:	b29b      	uxth	r3, r3
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1ce      	bne.n	800b34a <HAL_SPI_Transmit+0x11c>
 800b3ac:	e04c      	b.n	800b448 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b3ae:	68fb      	ldr	r3, [r7, #12]
 800b3b0:	685b      	ldr	r3, [r3, #4]
 800b3b2:	2b00      	cmp	r3, #0
 800b3b4:	d002      	beq.n	800b3bc <HAL_SPI_Transmit+0x18e>
 800b3b6:	8afb      	ldrh	r3, [r7, #22]
 800b3b8:	2b01      	cmp	r3, #1
 800b3ba:	d140      	bne.n	800b43e <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b3bc:	68fb      	ldr	r3, [r7, #12]
 800b3be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b3c0:	68fb      	ldr	r3, [r7, #12]
 800b3c2:	681b      	ldr	r3, [r3, #0]
 800b3c4:	330c      	adds	r3, #12
 800b3c6:	7812      	ldrb	r2, [r2, #0]
 800b3c8:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b3ce:	1c5a      	adds	r2, r3, #1
 800b3d0:	68fb      	ldr	r3, [r7, #12]
 800b3d2:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b3d8:	b29b      	uxth	r3, r3
 800b3da:	3b01      	subs	r3, #1
 800b3dc:	b29a      	uxth	r2, r3
 800b3de:	68fb      	ldr	r3, [r7, #12]
 800b3e0:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800b3e2:	e02c      	b.n	800b43e <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800b3e4:	68fb      	ldr	r3, [r7, #12]
 800b3e6:	681b      	ldr	r3, [r3, #0]
 800b3e8:	689b      	ldr	r3, [r3, #8]
 800b3ea:	f003 0302 	and.w	r3, r3, #2
 800b3ee:	2b02      	cmp	r3, #2
 800b3f0:	d113      	bne.n	800b41a <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b3f2:	68fb      	ldr	r3, [r7, #12]
 800b3f4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	330c      	adds	r3, #12
 800b3fc:	7812      	ldrb	r2, [r2, #0]
 800b3fe:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 800b400:	68fb      	ldr	r3, [r7, #12]
 800b402:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b404:	1c5a      	adds	r2, r3, #1
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b40e:	b29b      	uxth	r3, r3
 800b410:	3b01      	subs	r3, #1
 800b412:	b29a      	uxth	r2, r3
 800b414:	68fb      	ldr	r3, [r7, #12]
 800b416:	86da      	strh	r2, [r3, #54]	; 0x36
 800b418:	e011      	b.n	800b43e <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b41a:	f7fc f9b1 	bl	8007780 <HAL_GetTick>
 800b41e:	4602      	mov	r2, r0
 800b420:	69bb      	ldr	r3, [r7, #24]
 800b422:	1ad3      	subs	r3, r2, r3
 800b424:	683a      	ldr	r2, [r7, #0]
 800b426:	429a      	cmp	r2, r3
 800b428:	d803      	bhi.n	800b432 <HAL_SPI_Transmit+0x204>
 800b42a:	683b      	ldr	r3, [r7, #0]
 800b42c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b430:	d102      	bne.n	800b438 <HAL_SPI_Transmit+0x20a>
 800b432:	683b      	ldr	r3, [r7, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d102      	bne.n	800b43e <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 800b438:	2303      	movs	r3, #3
 800b43a:	77fb      	strb	r3, [r7, #31]
          goto error;
 800b43c:	e026      	b.n	800b48c <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 800b43e:	68fb      	ldr	r3, [r7, #12]
 800b440:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b442:	b29b      	uxth	r3, r3
 800b444:	2b00      	cmp	r3, #0
 800b446:	d1cd      	bne.n	800b3e4 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b448:	69ba      	ldr	r2, [r7, #24]
 800b44a:	6839      	ldr	r1, [r7, #0]
 800b44c:	68f8      	ldr	r0, [r7, #12]
 800b44e:	f000 fbcb 	bl	800bbe8 <SPI_EndRxTxTransaction>
 800b452:	4603      	mov	r3, r0
 800b454:	2b00      	cmp	r3, #0
 800b456:	d002      	beq.n	800b45e <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b458:	68fb      	ldr	r3, [r7, #12]
 800b45a:	2220      	movs	r2, #32
 800b45c:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b45e:	68fb      	ldr	r3, [r7, #12]
 800b460:	689b      	ldr	r3, [r3, #8]
 800b462:	2b00      	cmp	r3, #0
 800b464:	d10a      	bne.n	800b47c <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b466:	2300      	movs	r3, #0
 800b468:	613b      	str	r3, [r7, #16]
 800b46a:	68fb      	ldr	r3, [r7, #12]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	68db      	ldr	r3, [r3, #12]
 800b470:	613b      	str	r3, [r7, #16]
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	689b      	ldr	r3, [r3, #8]
 800b478:	613b      	str	r3, [r7, #16]
 800b47a:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b47c:	68fb      	ldr	r3, [r7, #12]
 800b47e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b480:	2b00      	cmp	r3, #0
 800b482:	d002      	beq.n	800b48a <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 800b484:	2301      	movs	r3, #1
 800b486:	77fb      	strb	r3, [r7, #31]
 800b488:	e000      	b.n	800b48c <HAL_SPI_Transmit+0x25e>
  }

error:
 800b48a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b48c:	68fb      	ldr	r3, [r7, #12]
 800b48e:	2201      	movs	r2, #1
 800b490:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800b494:	68fb      	ldr	r3, [r7, #12]
 800b496:	2200      	movs	r2, #0
 800b498:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b49c:	7ffb      	ldrb	r3, [r7, #31]
}
 800b49e:	4618      	mov	r0, r3
 800b4a0:	3720      	adds	r7, #32
 800b4a2:	46bd      	mov	sp, r7
 800b4a4:	bd80      	pop	{r7, pc}

0800b4a6 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b4a6:	b580      	push	{r7, lr}
 800b4a8:	b088      	sub	sp, #32
 800b4aa:	af02      	add	r7, sp, #8
 800b4ac:	60f8      	str	r0, [r7, #12]
 800b4ae:	60b9      	str	r1, [r7, #8]
 800b4b0:	603b      	str	r3, [r7, #0]
 800b4b2:	4613      	mov	r3, r2
 800b4b4:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 800b4b6:	2300      	movs	r3, #0
 800b4b8:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800b4ba:	68fb      	ldr	r3, [r7, #12]
 800b4bc:	685b      	ldr	r3, [r3, #4]
 800b4be:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b4c2:	d112      	bne.n	800b4ea <HAL_SPI_Receive+0x44>
 800b4c4:	68fb      	ldr	r3, [r7, #12]
 800b4c6:	689b      	ldr	r3, [r3, #8]
 800b4c8:	2b00      	cmp	r3, #0
 800b4ca:	d10e      	bne.n	800b4ea <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800b4cc:	68fb      	ldr	r3, [r7, #12]
 800b4ce:	2204      	movs	r2, #4
 800b4d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800b4d4:	88fa      	ldrh	r2, [r7, #6]
 800b4d6:	683b      	ldr	r3, [r7, #0]
 800b4d8:	9300      	str	r3, [sp, #0]
 800b4da:	4613      	mov	r3, r2
 800b4dc:	68ba      	ldr	r2, [r7, #8]
 800b4de:	68b9      	ldr	r1, [r7, #8]
 800b4e0:	68f8      	ldr	r0, [r7, #12]
 800b4e2:	f000 f8f1 	bl	800b6c8 <HAL_SPI_TransmitReceive>
 800b4e6:	4603      	mov	r3, r0
 800b4e8:	e0ea      	b.n	800b6c0 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b4ea:	68fb      	ldr	r3, [r7, #12]
 800b4ec:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b4f0:	2b01      	cmp	r3, #1
 800b4f2:	d101      	bne.n	800b4f8 <HAL_SPI_Receive+0x52>
 800b4f4:	2302      	movs	r3, #2
 800b4f6:	e0e3      	b.n	800b6c0 <HAL_SPI_Receive+0x21a>
 800b4f8:	68fb      	ldr	r3, [r7, #12]
 800b4fa:	2201      	movs	r2, #1
 800b4fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b500:	f7fc f93e 	bl	8007780 <HAL_GetTick>
 800b504:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 800b506:	68fb      	ldr	r3, [r7, #12]
 800b508:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b50c:	b2db      	uxtb	r3, r3
 800b50e:	2b01      	cmp	r3, #1
 800b510:	d002      	beq.n	800b518 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 800b512:	2302      	movs	r3, #2
 800b514:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b516:	e0ca      	b.n	800b6ae <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 800b518:	68bb      	ldr	r3, [r7, #8]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d002      	beq.n	800b524 <HAL_SPI_Receive+0x7e>
 800b51e:	88fb      	ldrh	r3, [r7, #6]
 800b520:	2b00      	cmp	r3, #0
 800b522:	d102      	bne.n	800b52a <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 800b524:	2301      	movs	r3, #1
 800b526:	75fb      	strb	r3, [r7, #23]
    goto error;
 800b528:	e0c1      	b.n	800b6ae <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800b52a:	68fb      	ldr	r3, [r7, #12]
 800b52c:	2204      	movs	r2, #4
 800b52e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b532:	68fb      	ldr	r3, [r7, #12]
 800b534:	2200      	movs	r2, #0
 800b536:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800b538:	68fb      	ldr	r3, [r7, #12]
 800b53a:	68ba      	ldr	r2, [r7, #8]
 800b53c:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800b53e:	68fb      	ldr	r3, [r7, #12]
 800b540:	88fa      	ldrh	r2, [r7, #6]
 800b542:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 800b544:	68fb      	ldr	r3, [r7, #12]
 800b546:	88fa      	ldrh	r2, [r7, #6]
 800b548:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800b54a:	68fb      	ldr	r3, [r7, #12]
 800b54c:	2200      	movs	r2, #0
 800b54e:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800b550:	68fb      	ldr	r3, [r7, #12]
 800b552:	2200      	movs	r2, #0
 800b554:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 800b556:	68fb      	ldr	r3, [r7, #12]
 800b558:	2200      	movs	r2, #0
 800b55a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800b55c:	68fb      	ldr	r3, [r7, #12]
 800b55e:	2200      	movs	r2, #0
 800b560:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b562:	68fb      	ldr	r3, [r7, #12]
 800b564:	2200      	movs	r2, #0
 800b566:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800b568:	68fb      	ldr	r3, [r7, #12]
 800b56a:	689b      	ldr	r3, [r3, #8]
 800b56c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b570:	d10f      	bne.n	800b592 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800b572:	68fb      	ldr	r3, [r7, #12]
 800b574:	681b      	ldr	r3, [r3, #0]
 800b576:	681a      	ldr	r2, [r3, #0]
 800b578:	68fb      	ldr	r3, [r7, #12]
 800b57a:	681b      	ldr	r3, [r3, #0]
 800b57c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b580:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800b582:	68fb      	ldr	r3, [r7, #12]
 800b584:	681b      	ldr	r3, [r3, #0]
 800b586:	681a      	ldr	r2, [r3, #0]
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	681b      	ldr	r3, [r3, #0]
 800b58c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800b590:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b592:	68fb      	ldr	r3, [r7, #12]
 800b594:	681b      	ldr	r3, [r3, #0]
 800b596:	681b      	ldr	r3, [r3, #0]
 800b598:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b59c:	2b40      	cmp	r3, #64	; 0x40
 800b59e:	d007      	beq.n	800b5b0 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b5a0:	68fb      	ldr	r3, [r7, #12]
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	681a      	ldr	r2, [r3, #0]
 800b5a6:	68fb      	ldr	r3, [r7, #12]
 800b5a8:	681b      	ldr	r3, [r3, #0]
 800b5aa:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b5ae:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800b5b0:	68fb      	ldr	r3, [r7, #12]
 800b5b2:	68db      	ldr	r3, [r3, #12]
 800b5b4:	2b00      	cmp	r3, #0
 800b5b6:	d162      	bne.n	800b67e <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800b5b8:	e02e      	b.n	800b618 <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b5ba:	68fb      	ldr	r3, [r7, #12]
 800b5bc:	681b      	ldr	r3, [r3, #0]
 800b5be:	689b      	ldr	r3, [r3, #8]
 800b5c0:	f003 0301 	and.w	r3, r3, #1
 800b5c4:	2b01      	cmp	r3, #1
 800b5c6:	d115      	bne.n	800b5f4 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800b5c8:	68fb      	ldr	r3, [r7, #12]
 800b5ca:	681b      	ldr	r3, [r3, #0]
 800b5cc:	f103 020c 	add.w	r2, r3, #12
 800b5d0:	68fb      	ldr	r3, [r7, #12]
 800b5d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5d4:	7812      	ldrb	r2, [r2, #0]
 800b5d6:	b2d2      	uxtb	r2, r2
 800b5d8:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800b5da:	68fb      	ldr	r3, [r7, #12]
 800b5dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b5de:	1c5a      	adds	r2, r3, #1
 800b5e0:	68fb      	ldr	r3, [r7, #12]
 800b5e2:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b5e4:	68fb      	ldr	r3, [r7, #12]
 800b5e6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b5e8:	b29b      	uxth	r3, r3
 800b5ea:	3b01      	subs	r3, #1
 800b5ec:	b29a      	uxth	r2, r3
 800b5ee:	68fb      	ldr	r3, [r7, #12]
 800b5f0:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b5f2:	e011      	b.n	800b618 <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b5f4:	f7fc f8c4 	bl	8007780 <HAL_GetTick>
 800b5f8:	4602      	mov	r2, r0
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	1ad3      	subs	r3, r2, r3
 800b5fe:	683a      	ldr	r2, [r7, #0]
 800b600:	429a      	cmp	r2, r3
 800b602:	d803      	bhi.n	800b60c <HAL_SPI_Receive+0x166>
 800b604:	683b      	ldr	r3, [r7, #0]
 800b606:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b60a:	d102      	bne.n	800b612 <HAL_SPI_Receive+0x16c>
 800b60c:	683b      	ldr	r3, [r7, #0]
 800b60e:	2b00      	cmp	r3, #0
 800b610:	d102      	bne.n	800b618 <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 800b612:	2303      	movs	r3, #3
 800b614:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b616:	e04a      	b.n	800b6ae <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b618:	68fb      	ldr	r3, [r7, #12]
 800b61a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b61c:	b29b      	uxth	r3, r3
 800b61e:	2b00      	cmp	r3, #0
 800b620:	d1cb      	bne.n	800b5ba <HAL_SPI_Receive+0x114>
 800b622:	e031      	b.n	800b688 <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800b624:	68fb      	ldr	r3, [r7, #12]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	689b      	ldr	r3, [r3, #8]
 800b62a:	f003 0301 	and.w	r3, r3, #1
 800b62e:	2b01      	cmp	r3, #1
 800b630:	d113      	bne.n	800b65a <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b632:	68fb      	ldr	r3, [r7, #12]
 800b634:	681b      	ldr	r3, [r3, #0]
 800b636:	68da      	ldr	r2, [r3, #12]
 800b638:	68fb      	ldr	r3, [r7, #12]
 800b63a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b63c:	b292      	uxth	r2, r2
 800b63e:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b640:	68fb      	ldr	r3, [r7, #12]
 800b642:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b644:	1c9a      	adds	r2, r3, #2
 800b646:	68fb      	ldr	r3, [r7, #12]
 800b648:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b64a:	68fb      	ldr	r3, [r7, #12]
 800b64c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b64e:	b29b      	uxth	r3, r3
 800b650:	3b01      	subs	r3, #1
 800b652:	b29a      	uxth	r2, r3
 800b654:	68fb      	ldr	r3, [r7, #12]
 800b656:	87da      	strh	r2, [r3, #62]	; 0x3e
 800b658:	e011      	b.n	800b67e <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800b65a:	f7fc f891 	bl	8007780 <HAL_GetTick>
 800b65e:	4602      	mov	r2, r0
 800b660:	693b      	ldr	r3, [r7, #16]
 800b662:	1ad3      	subs	r3, r2, r3
 800b664:	683a      	ldr	r2, [r7, #0]
 800b666:	429a      	cmp	r2, r3
 800b668:	d803      	bhi.n	800b672 <HAL_SPI_Receive+0x1cc>
 800b66a:	683b      	ldr	r3, [r7, #0]
 800b66c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b670:	d102      	bne.n	800b678 <HAL_SPI_Receive+0x1d2>
 800b672:	683b      	ldr	r3, [r7, #0]
 800b674:	2b00      	cmp	r3, #0
 800b676:	d102      	bne.n	800b67e <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 800b678:	2303      	movs	r3, #3
 800b67a:	75fb      	strb	r3, [r7, #23]
          goto error;
 800b67c:	e017      	b.n	800b6ae <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b682:	b29b      	uxth	r3, r3
 800b684:	2b00      	cmp	r3, #0
 800b686:	d1cd      	bne.n	800b624 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b688:	693a      	ldr	r2, [r7, #16]
 800b68a:	6839      	ldr	r1, [r7, #0]
 800b68c:	68f8      	ldr	r0, [r7, #12]
 800b68e:	f000 fa45 	bl	800bb1c <SPI_EndRxTransaction>
 800b692:	4603      	mov	r3, r0
 800b694:	2b00      	cmp	r3, #0
 800b696:	d002      	beq.n	800b69e <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b698:	68fb      	ldr	r3, [r7, #12]
 800b69a:	2220      	movs	r2, #32
 800b69c:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800b69e:	68fb      	ldr	r3, [r7, #12]
 800b6a0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800b6a2:	2b00      	cmp	r3, #0
 800b6a4:	d002      	beq.n	800b6ac <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 800b6a6:	2301      	movs	r3, #1
 800b6a8:	75fb      	strb	r3, [r7, #23]
 800b6aa:	e000      	b.n	800b6ae <HAL_SPI_Receive+0x208>
  }

error :
 800b6ac:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b6ae:	68fb      	ldr	r3, [r7, #12]
 800b6b0:	2201      	movs	r2, #1
 800b6b2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	2200      	movs	r2, #0
 800b6ba:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800b6be:	7dfb      	ldrb	r3, [r7, #23]
}
 800b6c0:	4618      	mov	r0, r3
 800b6c2:	3718      	adds	r7, #24
 800b6c4:	46bd      	mov	sp, r7
 800b6c6:	bd80      	pop	{r7, pc}

0800b6c8 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800b6c8:	b580      	push	{r7, lr}
 800b6ca:	b08c      	sub	sp, #48	; 0x30
 800b6cc:	af00      	add	r7, sp, #0
 800b6ce:	60f8      	str	r0, [r7, #12]
 800b6d0:	60b9      	str	r1, [r7, #8]
 800b6d2:	607a      	str	r2, [r7, #4]
 800b6d4:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800b6d6:	2301      	movs	r3, #1
 800b6d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800b6da:	2300      	movs	r3, #0
 800b6dc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800b6e0:	68fb      	ldr	r3, [r7, #12]
 800b6e2:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800b6e6:	2b01      	cmp	r3, #1
 800b6e8:	d101      	bne.n	800b6ee <HAL_SPI_TransmitReceive+0x26>
 800b6ea:	2302      	movs	r3, #2
 800b6ec:	e18a      	b.n	800ba04 <HAL_SPI_TransmitReceive+0x33c>
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2201      	movs	r2, #1
 800b6f2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800b6f6:	f7fc f843 	bl	8007780 <HAL_GetTick>
 800b6fa:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800b6fc:	68fb      	ldr	r3, [r7, #12]
 800b6fe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b702:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800b706:	68fb      	ldr	r3, [r7, #12]
 800b708:	685b      	ldr	r3, [r3, #4]
 800b70a:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800b70c:	887b      	ldrh	r3, [r7, #2]
 800b70e:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800b710:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b714:	2b01      	cmp	r3, #1
 800b716:	d00f      	beq.n	800b738 <HAL_SPI_TransmitReceive+0x70>
 800b718:	69fb      	ldr	r3, [r7, #28]
 800b71a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800b71e:	d107      	bne.n	800b730 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800b720:	68fb      	ldr	r3, [r7, #12]
 800b722:	689b      	ldr	r3, [r3, #8]
 800b724:	2b00      	cmp	r3, #0
 800b726:	d103      	bne.n	800b730 <HAL_SPI_TransmitReceive+0x68>
 800b728:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800b72c:	2b04      	cmp	r3, #4
 800b72e:	d003      	beq.n	800b738 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800b730:	2302      	movs	r3, #2
 800b732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b736:	e15b      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	2b00      	cmp	r3, #0
 800b73c:	d005      	beq.n	800b74a <HAL_SPI_TransmitReceive+0x82>
 800b73e:	687b      	ldr	r3, [r7, #4]
 800b740:	2b00      	cmp	r3, #0
 800b742:	d002      	beq.n	800b74a <HAL_SPI_TransmitReceive+0x82>
 800b744:	887b      	ldrh	r3, [r7, #2]
 800b746:	2b00      	cmp	r3, #0
 800b748:	d103      	bne.n	800b752 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800b74a:	2301      	movs	r3, #1
 800b74c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800b750:	e14e      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800b752:	68fb      	ldr	r3, [r7, #12]
 800b754:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800b758:	b2db      	uxtb	r3, r3
 800b75a:	2b04      	cmp	r3, #4
 800b75c:	d003      	beq.n	800b766 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800b75e:	68fb      	ldr	r3, [r7, #12]
 800b760:	2205      	movs	r2, #5
 800b762:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800b766:	68fb      	ldr	r3, [r7, #12]
 800b768:	2200      	movs	r2, #0
 800b76a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800b76c:	68fb      	ldr	r3, [r7, #12]
 800b76e:	687a      	ldr	r2, [r7, #4]
 800b770:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 800b772:	68fb      	ldr	r3, [r7, #12]
 800b774:	887a      	ldrh	r2, [r7, #2]
 800b776:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	887a      	ldrh	r2, [r7, #2]
 800b77c:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	68ba      	ldr	r2, [r7, #8]
 800b782:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 800b784:	68fb      	ldr	r3, [r7, #12]
 800b786:	887a      	ldrh	r2, [r7, #2]
 800b788:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800b78a:	68fb      	ldr	r3, [r7, #12]
 800b78c:	887a      	ldrh	r2, [r7, #2]
 800b78e:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800b790:	68fb      	ldr	r3, [r7, #12]
 800b792:	2200      	movs	r2, #0
 800b794:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 800b796:	68fb      	ldr	r3, [r7, #12]
 800b798:	2200      	movs	r2, #0
 800b79a:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	681b      	ldr	r3, [r3, #0]
 800b7a2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b7a6:	2b40      	cmp	r3, #64	; 0x40
 800b7a8:	d007      	beq.n	800b7ba <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800b7aa:	68fb      	ldr	r3, [r7, #12]
 800b7ac:	681b      	ldr	r3, [r3, #0]
 800b7ae:	681a      	ldr	r2, [r3, #0]
 800b7b0:	68fb      	ldr	r3, [r7, #12]
 800b7b2:	681b      	ldr	r3, [r3, #0]
 800b7b4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b7b8:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800b7ba:	68fb      	ldr	r3, [r7, #12]
 800b7bc:	68db      	ldr	r3, [r3, #12]
 800b7be:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800b7c2:	d178      	bne.n	800b8b6 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	685b      	ldr	r3, [r3, #4]
 800b7c8:	2b00      	cmp	r3, #0
 800b7ca:	d002      	beq.n	800b7d2 <HAL_SPI_TransmitReceive+0x10a>
 800b7cc:	8b7b      	ldrh	r3, [r7, #26]
 800b7ce:	2b01      	cmp	r3, #1
 800b7d0:	d166      	bne.n	800b8a0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b7d2:	68fb      	ldr	r3, [r7, #12]
 800b7d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7d6:	881a      	ldrh	r2, [r3, #0]
 800b7d8:	68fb      	ldr	r3, [r7, #12]
 800b7da:	681b      	ldr	r3, [r3, #0]
 800b7dc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800b7de:	68fb      	ldr	r3, [r7, #12]
 800b7e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b7e2:	1c9a      	adds	r2, r3, #2
 800b7e4:	68fb      	ldr	r3, [r7, #12]
 800b7e6:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b7e8:	68fb      	ldr	r3, [r7, #12]
 800b7ea:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b7ec:	b29b      	uxth	r3, r3
 800b7ee:	3b01      	subs	r3, #1
 800b7f0:	b29a      	uxth	r2, r3
 800b7f2:	68fb      	ldr	r3, [r7, #12]
 800b7f4:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b7f6:	e053      	b.n	800b8a0 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b7f8:	68fb      	ldr	r3, [r7, #12]
 800b7fa:	681b      	ldr	r3, [r3, #0]
 800b7fc:	689b      	ldr	r3, [r3, #8]
 800b7fe:	f003 0302 	and.w	r3, r3, #2
 800b802:	2b02      	cmp	r3, #2
 800b804:	d11b      	bne.n	800b83e <HAL_SPI_TransmitReceive+0x176>
 800b806:	68fb      	ldr	r3, [r7, #12]
 800b808:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b80a:	b29b      	uxth	r3, r3
 800b80c:	2b00      	cmp	r3, #0
 800b80e:	d016      	beq.n	800b83e <HAL_SPI_TransmitReceive+0x176>
 800b810:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b812:	2b01      	cmp	r3, #1
 800b814:	d113      	bne.n	800b83e <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800b816:	68fb      	ldr	r3, [r7, #12]
 800b818:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b81a:	881a      	ldrh	r2, [r3, #0]
 800b81c:	68fb      	ldr	r3, [r7, #12]
 800b81e:	681b      	ldr	r3, [r3, #0]
 800b820:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800b822:	68fb      	ldr	r3, [r7, #12]
 800b824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b826:	1c9a      	adds	r2, r3, #2
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b82c:	68fb      	ldr	r3, [r7, #12]
 800b82e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b830:	b29b      	uxth	r3, r3
 800b832:	3b01      	subs	r3, #1
 800b834:	b29a      	uxth	r2, r3
 800b836:	68fb      	ldr	r3, [r7, #12]
 800b838:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b83a:	2300      	movs	r3, #0
 800b83c:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b83e:	68fb      	ldr	r3, [r7, #12]
 800b840:	681b      	ldr	r3, [r3, #0]
 800b842:	689b      	ldr	r3, [r3, #8]
 800b844:	f003 0301 	and.w	r3, r3, #1
 800b848:	2b01      	cmp	r3, #1
 800b84a:	d119      	bne.n	800b880 <HAL_SPI_TransmitReceive+0x1b8>
 800b84c:	68fb      	ldr	r3, [r7, #12]
 800b84e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b850:	b29b      	uxth	r3, r3
 800b852:	2b00      	cmp	r3, #0
 800b854:	d014      	beq.n	800b880 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800b856:	68fb      	ldr	r3, [r7, #12]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	68da      	ldr	r2, [r3, #12]
 800b85c:	68fb      	ldr	r3, [r7, #12]
 800b85e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b860:	b292      	uxth	r2, r2
 800b862:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800b864:	68fb      	ldr	r3, [r7, #12]
 800b866:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b868:	1c9a      	adds	r2, r3, #2
 800b86a:	68fb      	ldr	r3, [r7, #12]
 800b86c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b86e:	68fb      	ldr	r3, [r7, #12]
 800b870:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b872:	b29b      	uxth	r3, r3
 800b874:	3b01      	subs	r3, #1
 800b876:	b29a      	uxth	r2, r3
 800b878:	68fb      	ldr	r3, [r7, #12]
 800b87a:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b87c:	2301      	movs	r3, #1
 800b87e:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800b880:	f7fb ff7e 	bl	8007780 <HAL_GetTick>
 800b884:	4602      	mov	r2, r0
 800b886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b888:	1ad3      	subs	r3, r2, r3
 800b88a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b88c:	429a      	cmp	r2, r3
 800b88e:	d807      	bhi.n	800b8a0 <HAL_SPI_TransmitReceive+0x1d8>
 800b890:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b892:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b896:	d003      	beq.n	800b8a0 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800b898:	2303      	movs	r3, #3
 800b89a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b89e:	e0a7      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b8a0:	68fb      	ldr	r3, [r7, #12]
 800b8a2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8a4:	b29b      	uxth	r3, r3
 800b8a6:	2b00      	cmp	r3, #0
 800b8a8:	d1a6      	bne.n	800b7f8 <HAL_SPI_TransmitReceive+0x130>
 800b8aa:	68fb      	ldr	r3, [r7, #12]
 800b8ac:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b8ae:	b29b      	uxth	r3, r3
 800b8b0:	2b00      	cmp	r3, #0
 800b8b2:	d1a1      	bne.n	800b7f8 <HAL_SPI_TransmitReceive+0x130>
 800b8b4:	e07c      	b.n	800b9b0 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800b8b6:	68fb      	ldr	r3, [r7, #12]
 800b8b8:	685b      	ldr	r3, [r3, #4]
 800b8ba:	2b00      	cmp	r3, #0
 800b8bc:	d002      	beq.n	800b8c4 <HAL_SPI_TransmitReceive+0x1fc>
 800b8be:	8b7b      	ldrh	r3, [r7, #26]
 800b8c0:	2b01      	cmp	r3, #1
 800b8c2:	d16b      	bne.n	800b99c <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800b8c4:	68fb      	ldr	r3, [r7, #12]
 800b8c6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	681b      	ldr	r3, [r3, #0]
 800b8cc:	330c      	adds	r3, #12
 800b8ce:	7812      	ldrb	r2, [r2, #0]
 800b8d0:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800b8d2:	68fb      	ldr	r3, [r7, #12]
 800b8d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b8d6:	1c5a      	adds	r2, r3, #1
 800b8d8:	68fb      	ldr	r3, [r7, #12]
 800b8da:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800b8dc:	68fb      	ldr	r3, [r7, #12]
 800b8de:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8e0:	b29b      	uxth	r3, r3
 800b8e2:	3b01      	subs	r3, #1
 800b8e4:	b29a      	uxth	r2, r3
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b8ea:	e057      	b.n	800b99c <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800b8ec:	68fb      	ldr	r3, [r7, #12]
 800b8ee:	681b      	ldr	r3, [r3, #0]
 800b8f0:	689b      	ldr	r3, [r3, #8]
 800b8f2:	f003 0302 	and.w	r3, r3, #2
 800b8f6:	2b02      	cmp	r3, #2
 800b8f8:	d11c      	bne.n	800b934 <HAL_SPI_TransmitReceive+0x26c>
 800b8fa:	68fb      	ldr	r3, [r7, #12]
 800b8fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b8fe:	b29b      	uxth	r3, r3
 800b900:	2b00      	cmp	r3, #0
 800b902:	d017      	beq.n	800b934 <HAL_SPI_TransmitReceive+0x26c>
 800b904:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800b906:	2b01      	cmp	r3, #1
 800b908:	d114      	bne.n	800b934 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800b90a:	68fb      	ldr	r3, [r7, #12]
 800b90c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	681b      	ldr	r3, [r3, #0]
 800b912:	330c      	adds	r3, #12
 800b914:	7812      	ldrb	r2, [r2, #0]
 800b916:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800b918:	68fb      	ldr	r3, [r7, #12]
 800b91a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b91c:	1c5a      	adds	r2, r3, #1
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800b922:	68fb      	ldr	r3, [r7, #12]
 800b924:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b926:	b29b      	uxth	r3, r3
 800b928:	3b01      	subs	r3, #1
 800b92a:	b29a      	uxth	r2, r3
 800b92c:	68fb      	ldr	r3, [r7, #12]
 800b92e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800b930:	2300      	movs	r3, #0
 800b932:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800b934:	68fb      	ldr	r3, [r7, #12]
 800b936:	681b      	ldr	r3, [r3, #0]
 800b938:	689b      	ldr	r3, [r3, #8]
 800b93a:	f003 0301 	and.w	r3, r3, #1
 800b93e:	2b01      	cmp	r3, #1
 800b940:	d119      	bne.n	800b976 <HAL_SPI_TransmitReceive+0x2ae>
 800b942:	68fb      	ldr	r3, [r7, #12]
 800b944:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b946:	b29b      	uxth	r3, r3
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d014      	beq.n	800b976 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800b94c:	68fb      	ldr	r3, [r7, #12]
 800b94e:	681b      	ldr	r3, [r3, #0]
 800b950:	68da      	ldr	r2, [r3, #12]
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b956:	b2d2      	uxtb	r2, r2
 800b958:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b95e:	1c5a      	adds	r2, r3, #1
 800b960:	68fb      	ldr	r3, [r7, #12]
 800b962:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800b964:	68fb      	ldr	r3, [r7, #12]
 800b966:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b968:	b29b      	uxth	r3, r3
 800b96a:	3b01      	subs	r3, #1
 800b96c:	b29a      	uxth	r2, r3
 800b96e:	68fb      	ldr	r3, [r7, #12]
 800b970:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800b972:	2301      	movs	r3, #1
 800b974:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800b976:	f7fb ff03 	bl	8007780 <HAL_GetTick>
 800b97a:	4602      	mov	r2, r0
 800b97c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b97e:	1ad3      	subs	r3, r2, r3
 800b980:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800b982:	429a      	cmp	r2, r3
 800b984:	d803      	bhi.n	800b98e <HAL_SPI_TransmitReceive+0x2c6>
 800b986:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b988:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b98c:	d102      	bne.n	800b994 <HAL_SPI_TransmitReceive+0x2cc>
 800b98e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800b990:	2b00      	cmp	r3, #0
 800b992:	d103      	bne.n	800b99c <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 800b994:	2303      	movs	r3, #3
 800b996:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 800b99a:	e029      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800b99c:	68fb      	ldr	r3, [r7, #12]
 800b99e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800b9a0:	b29b      	uxth	r3, r3
 800b9a2:	2b00      	cmp	r3, #0
 800b9a4:	d1a2      	bne.n	800b8ec <HAL_SPI_TransmitReceive+0x224>
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	2b00      	cmp	r3, #0
 800b9ae:	d19d      	bne.n	800b8ec <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800b9b0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b9b2:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800b9b4:	68f8      	ldr	r0, [r7, #12]
 800b9b6:	f000 f917 	bl	800bbe8 <SPI_EndRxTxTransaction>
 800b9ba:	4603      	mov	r3, r0
 800b9bc:	2b00      	cmp	r3, #0
 800b9be:	d006      	beq.n	800b9ce <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800b9c6:	68fb      	ldr	r3, [r7, #12]
 800b9c8:	2220      	movs	r2, #32
 800b9ca:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 800b9cc:	e010      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800b9ce:	68fb      	ldr	r3, [r7, #12]
 800b9d0:	689b      	ldr	r3, [r3, #8]
 800b9d2:	2b00      	cmp	r3, #0
 800b9d4:	d10b      	bne.n	800b9ee <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800b9d6:	2300      	movs	r3, #0
 800b9d8:	617b      	str	r3, [r7, #20]
 800b9da:	68fb      	ldr	r3, [r7, #12]
 800b9dc:	681b      	ldr	r3, [r3, #0]
 800b9de:	68db      	ldr	r3, [r3, #12]
 800b9e0:	617b      	str	r3, [r7, #20]
 800b9e2:	68fb      	ldr	r3, [r7, #12]
 800b9e4:	681b      	ldr	r3, [r3, #0]
 800b9e6:	689b      	ldr	r3, [r3, #8]
 800b9e8:	617b      	str	r3, [r7, #20]
 800b9ea:	697b      	ldr	r3, [r7, #20]
 800b9ec:	e000      	b.n	800b9f0 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800b9ee:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800b9f0:	68fb      	ldr	r3, [r7, #12]
 800b9f2:	2201      	movs	r2, #1
 800b9f4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800b9f8:	68fb      	ldr	r3, [r7, #12]
 800b9fa:	2200      	movs	r2, #0
 800b9fc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800ba00:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800ba04:	4618      	mov	r0, r3
 800ba06:	3730      	adds	r7, #48	; 0x30
 800ba08:	46bd      	mov	sp, r7
 800ba0a:	bd80      	pop	{r7, pc}

0800ba0c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800ba0c:	b580      	push	{r7, lr}
 800ba0e:	b088      	sub	sp, #32
 800ba10:	af00      	add	r7, sp, #0
 800ba12:	60f8      	str	r0, [r7, #12]
 800ba14:	60b9      	str	r1, [r7, #8]
 800ba16:	603b      	str	r3, [r7, #0]
 800ba18:	4613      	mov	r3, r2
 800ba1a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800ba1c:	f7fb feb0 	bl	8007780 <HAL_GetTick>
 800ba20:	4602      	mov	r2, r0
 800ba22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ba24:	1a9b      	subs	r3, r3, r2
 800ba26:	683a      	ldr	r2, [r7, #0]
 800ba28:	4413      	add	r3, r2
 800ba2a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800ba2c:	f7fb fea8 	bl	8007780 <HAL_GetTick>
 800ba30:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800ba32:	4b39      	ldr	r3, [pc, #228]	; (800bb18 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800ba34:	681b      	ldr	r3, [r3, #0]
 800ba36:	015b      	lsls	r3, r3, #5
 800ba38:	0d1b      	lsrs	r3, r3, #20
 800ba3a:	69fa      	ldr	r2, [r7, #28]
 800ba3c:	fb02 f303 	mul.w	r3, r2, r3
 800ba40:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800ba42:	e054      	b.n	800baee <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 800ba44:	683b      	ldr	r3, [r7, #0]
 800ba46:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ba4a:	d050      	beq.n	800baee <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800ba4c:	f7fb fe98 	bl	8007780 <HAL_GetTick>
 800ba50:	4602      	mov	r2, r0
 800ba52:	69bb      	ldr	r3, [r7, #24]
 800ba54:	1ad3      	subs	r3, r2, r3
 800ba56:	69fa      	ldr	r2, [r7, #28]
 800ba58:	429a      	cmp	r2, r3
 800ba5a:	d902      	bls.n	800ba62 <SPI_WaitFlagStateUntilTimeout+0x56>
 800ba5c:	69fb      	ldr	r3, [r7, #28]
 800ba5e:	2b00      	cmp	r3, #0
 800ba60:	d13d      	bne.n	800bade <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800ba62:	68fb      	ldr	r3, [r7, #12]
 800ba64:	681b      	ldr	r3, [r3, #0]
 800ba66:	685a      	ldr	r2, [r3, #4]
 800ba68:	68fb      	ldr	r3, [r7, #12]
 800ba6a:	681b      	ldr	r3, [r3, #0]
 800ba6c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 800ba70:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800ba72:	68fb      	ldr	r3, [r7, #12]
 800ba74:	685b      	ldr	r3, [r3, #4]
 800ba76:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800ba7a:	d111      	bne.n	800baa0 <SPI_WaitFlagStateUntilTimeout+0x94>
 800ba7c:	68fb      	ldr	r3, [r7, #12]
 800ba7e:	689b      	ldr	r3, [r3, #8]
 800ba80:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800ba84:	d004      	beq.n	800ba90 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800ba86:	68fb      	ldr	r3, [r7, #12]
 800ba88:	689b      	ldr	r3, [r3, #8]
 800ba8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba8e:	d107      	bne.n	800baa0 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800ba90:	68fb      	ldr	r3, [r7, #12]
 800ba92:	681b      	ldr	r3, [r3, #0]
 800ba94:	681a      	ldr	r2, [r3, #0]
 800ba96:	68fb      	ldr	r3, [r7, #12]
 800ba98:	681b      	ldr	r3, [r3, #0]
 800ba9a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800ba9e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800baa0:	68fb      	ldr	r3, [r7, #12]
 800baa2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800baa4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800baa8:	d10f      	bne.n	800baca <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800baaa:	68fb      	ldr	r3, [r7, #12]
 800baac:	681b      	ldr	r3, [r3, #0]
 800baae:	681a      	ldr	r2, [r3, #0]
 800bab0:	68fb      	ldr	r3, [r7, #12]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800bab8:	601a      	str	r2, [r3, #0]
 800baba:	68fb      	ldr	r3, [r7, #12]
 800babc:	681b      	ldr	r3, [r3, #0]
 800babe:	681a      	ldr	r2, [r3, #0]
 800bac0:	68fb      	ldr	r3, [r7, #12]
 800bac2:	681b      	ldr	r3, [r3, #0]
 800bac4:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800bac8:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800baca:	68fb      	ldr	r3, [r7, #12]
 800bacc:	2201      	movs	r2, #1
 800bace:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800bad2:	68fb      	ldr	r3, [r7, #12]
 800bad4:	2200      	movs	r2, #0
 800bad6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800bada:	2303      	movs	r3, #3
 800badc:	e017      	b.n	800bb0e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 800bade:	697b      	ldr	r3, [r7, #20]
 800bae0:	2b00      	cmp	r3, #0
 800bae2:	d101      	bne.n	800bae8 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 800bae4:	2300      	movs	r3, #0
 800bae6:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800bae8:	697b      	ldr	r3, [r7, #20]
 800baea:	3b01      	subs	r3, #1
 800baec:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800baee:	68fb      	ldr	r3, [r7, #12]
 800baf0:	681b      	ldr	r3, [r3, #0]
 800baf2:	689a      	ldr	r2, [r3, #8]
 800baf4:	68bb      	ldr	r3, [r7, #8]
 800baf6:	4013      	ands	r3, r2
 800baf8:	68ba      	ldr	r2, [r7, #8]
 800bafa:	429a      	cmp	r2, r3
 800bafc:	bf0c      	ite	eq
 800bafe:	2301      	moveq	r3, #1
 800bb00:	2300      	movne	r3, #0
 800bb02:	b2db      	uxtb	r3, r3
 800bb04:	461a      	mov	r2, r3
 800bb06:	79fb      	ldrb	r3, [r7, #7]
 800bb08:	429a      	cmp	r2, r3
 800bb0a:	d19b      	bne.n	800ba44 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800bb0c:	2300      	movs	r3, #0
}
 800bb0e:	4618      	mov	r0, r3
 800bb10:	3720      	adds	r7, #32
 800bb12:	46bd      	mov	sp, r7
 800bb14:	bd80      	pop	{r7, pc}
 800bb16:	bf00      	nop
 800bb18:	20000000 	.word	0x20000000

0800bb1c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800bb1c:	b580      	push	{r7, lr}
 800bb1e:	b086      	sub	sp, #24
 800bb20:	af02      	add	r7, sp, #8
 800bb22:	60f8      	str	r0, [r7, #12]
 800bb24:	60b9      	str	r1, [r7, #8]
 800bb26:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bb28:	68fb      	ldr	r3, [r7, #12]
 800bb2a:	685b      	ldr	r3, [r3, #4]
 800bb2c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb30:	d111      	bne.n	800bb56 <SPI_EndRxTransaction+0x3a>
 800bb32:	68fb      	ldr	r3, [r7, #12]
 800bb34:	689b      	ldr	r3, [r3, #8]
 800bb36:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800bb3a:	d004      	beq.n	800bb46 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800bb3c:	68fb      	ldr	r3, [r7, #12]
 800bb3e:	689b      	ldr	r3, [r3, #8]
 800bb40:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb44:	d107      	bne.n	800bb56 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800bb46:	68fb      	ldr	r3, [r7, #12]
 800bb48:	681b      	ldr	r3, [r3, #0]
 800bb4a:	681a      	ldr	r2, [r3, #0]
 800bb4c:	68fb      	ldr	r3, [r7, #12]
 800bb4e:	681b      	ldr	r3, [r3, #0]
 800bb50:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800bb54:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bb56:	68fb      	ldr	r3, [r7, #12]
 800bb58:	685b      	ldr	r3, [r3, #4]
 800bb5a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bb5e:	d12a      	bne.n	800bbb6 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 800bb60:	68fb      	ldr	r3, [r7, #12]
 800bb62:	689b      	ldr	r3, [r3, #8]
 800bb64:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800bb68:	d012      	beq.n	800bb90 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bb6a:	687b      	ldr	r3, [r7, #4]
 800bb6c:	9300      	str	r3, [sp, #0]
 800bb6e:	68bb      	ldr	r3, [r7, #8]
 800bb70:	2200      	movs	r2, #0
 800bb72:	2180      	movs	r1, #128	; 0x80
 800bb74:	68f8      	ldr	r0, [r7, #12]
 800bb76:	f7ff ff49 	bl	800ba0c <SPI_WaitFlagStateUntilTimeout>
 800bb7a:	4603      	mov	r3, r0
 800bb7c:	2b00      	cmp	r3, #0
 800bb7e:	d02d      	beq.n	800bbdc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bb80:	68fb      	ldr	r3, [r7, #12]
 800bb82:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bb84:	f043 0220 	orr.w	r2, r3, #32
 800bb88:	68fb      	ldr	r3, [r7, #12]
 800bb8a:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bb8c:	2303      	movs	r3, #3
 800bb8e:	e026      	b.n	800bbde <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bb90:	687b      	ldr	r3, [r7, #4]
 800bb92:	9300      	str	r3, [sp, #0]
 800bb94:	68bb      	ldr	r3, [r7, #8]
 800bb96:	2200      	movs	r2, #0
 800bb98:	2101      	movs	r1, #1
 800bb9a:	68f8      	ldr	r0, [r7, #12]
 800bb9c:	f7ff ff36 	bl	800ba0c <SPI_WaitFlagStateUntilTimeout>
 800bba0:	4603      	mov	r3, r0
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d01a      	beq.n	800bbdc <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bba6:	68fb      	ldr	r3, [r7, #12]
 800bba8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbaa:	f043 0220 	orr.w	r2, r3, #32
 800bbae:	68fb      	ldr	r3, [r7, #12]
 800bbb0:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800bbb2:	2303      	movs	r3, #3
 800bbb4:	e013      	b.n	800bbde <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	9300      	str	r3, [sp, #0]
 800bbba:	68bb      	ldr	r3, [r7, #8]
 800bbbc:	2200      	movs	r2, #0
 800bbbe:	2101      	movs	r1, #1
 800bbc0:	68f8      	ldr	r0, [r7, #12]
 800bbc2:	f7ff ff23 	bl	800ba0c <SPI_WaitFlagStateUntilTimeout>
 800bbc6:	4603      	mov	r3, r0
 800bbc8:	2b00      	cmp	r3, #0
 800bbca:	d007      	beq.n	800bbdc <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bbcc:	68fb      	ldr	r3, [r7, #12]
 800bbce:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bbd0:	f043 0220 	orr.w	r2, r3, #32
 800bbd4:	68fb      	ldr	r3, [r7, #12]
 800bbd6:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bbd8:	2303      	movs	r3, #3
 800bbda:	e000      	b.n	800bbde <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800bbdc:	2300      	movs	r3, #0
}
 800bbde:	4618      	mov	r0, r3
 800bbe0:	3710      	adds	r7, #16
 800bbe2:	46bd      	mov	sp, r7
 800bbe4:	bd80      	pop	{r7, pc}
	...

0800bbe8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800bbe8:	b580      	push	{r7, lr}
 800bbea:	b088      	sub	sp, #32
 800bbec:	af02      	add	r7, sp, #8
 800bbee:	60f8      	str	r0, [r7, #12]
 800bbf0:	60b9      	str	r1, [r7, #8]
 800bbf2:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800bbf4:	4b1b      	ldr	r3, [pc, #108]	; (800bc64 <SPI_EndRxTxTransaction+0x7c>)
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	4a1b      	ldr	r2, [pc, #108]	; (800bc68 <SPI_EndRxTxTransaction+0x80>)
 800bbfa:	fba2 2303 	umull	r2, r3, r2, r3
 800bbfe:	0d5b      	lsrs	r3, r3, #21
 800bc00:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800bc04:	fb02 f303 	mul.w	r3, r2, r3
 800bc08:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bc0a:	68fb      	ldr	r3, [r7, #12]
 800bc0c:	685b      	ldr	r3, [r3, #4]
 800bc0e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800bc12:	d112      	bne.n	800bc3a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	9300      	str	r3, [sp, #0]
 800bc18:	68bb      	ldr	r3, [r7, #8]
 800bc1a:	2200      	movs	r2, #0
 800bc1c:	2180      	movs	r1, #128	; 0x80
 800bc1e:	68f8      	ldr	r0, [r7, #12]
 800bc20:	f7ff fef4 	bl	800ba0c <SPI_WaitFlagStateUntilTimeout>
 800bc24:	4603      	mov	r3, r0
 800bc26:	2b00      	cmp	r3, #0
 800bc28:	d016      	beq.n	800bc58 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800bc2a:	68fb      	ldr	r3, [r7, #12]
 800bc2c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800bc2e:	f043 0220 	orr.w	r2, r3, #32
 800bc32:	68fb      	ldr	r3, [r7, #12]
 800bc34:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800bc36:	2303      	movs	r3, #3
 800bc38:	e00f      	b.n	800bc5a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800bc3a:	697b      	ldr	r3, [r7, #20]
 800bc3c:	2b00      	cmp	r3, #0
 800bc3e:	d00a      	beq.n	800bc56 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 800bc40:	697b      	ldr	r3, [r7, #20]
 800bc42:	3b01      	subs	r3, #1
 800bc44:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 800bc46:	68fb      	ldr	r3, [r7, #12]
 800bc48:	681b      	ldr	r3, [r3, #0]
 800bc4a:	689b      	ldr	r3, [r3, #8]
 800bc4c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800bc50:	2b80      	cmp	r3, #128	; 0x80
 800bc52:	d0f2      	beq.n	800bc3a <SPI_EndRxTxTransaction+0x52>
 800bc54:	e000      	b.n	800bc58 <SPI_EndRxTxTransaction+0x70>
        break;
 800bc56:	bf00      	nop
  }

  return HAL_OK;
 800bc58:	2300      	movs	r3, #0
}
 800bc5a:	4618      	mov	r0, r3
 800bc5c:	3718      	adds	r7, #24
 800bc5e:	46bd      	mov	sp, r7
 800bc60:	bd80      	pop	{r7, pc}
 800bc62:	bf00      	nop
 800bc64:	20000000 	.word	0x20000000
 800bc68:	165e9f81 	.word	0x165e9f81

0800bc6c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800bc6c:	b580      	push	{r7, lr}
 800bc6e:	b082      	sub	sp, #8
 800bc70:	af00      	add	r7, sp, #0
 800bc72:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	2b00      	cmp	r3, #0
 800bc78:	d101      	bne.n	800bc7e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800bc7a:	2301      	movs	r3, #1
 800bc7c:	e041      	b.n	800bd02 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	2b00      	cmp	r3, #0
 800bc88:	d106      	bne.n	800bc98 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800bc8a:	687b      	ldr	r3, [r7, #4]
 800bc8c:	2200      	movs	r2, #0
 800bc8e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800bc92:	6878      	ldr	r0, [r7, #4]
 800bc94:	f7f7 fb28 	bl	80032e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bc98:	687b      	ldr	r3, [r7, #4]
 800bc9a:	2202      	movs	r2, #2
 800bc9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800bca0:	687b      	ldr	r3, [r7, #4]
 800bca2:	681a      	ldr	r2, [r3, #0]
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	3304      	adds	r3, #4
 800bca8:	4619      	mov	r1, r3
 800bcaa:	4610      	mov	r0, r2
 800bcac:	f000 fcea 	bl	800c684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800bcb0:	687b      	ldr	r3, [r7, #4]
 800bcb2:	2201      	movs	r2, #1
 800bcb4:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcb8:	687b      	ldr	r3, [r7, #4]
 800bcba:	2201      	movs	r2, #1
 800bcbc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bcc0:	687b      	ldr	r3, [r7, #4]
 800bcc2:	2201      	movs	r2, #1
 800bcc4:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bcc8:	687b      	ldr	r3, [r7, #4]
 800bcca:	2201      	movs	r2, #1
 800bccc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bcd0:	687b      	ldr	r3, [r7, #4]
 800bcd2:	2201      	movs	r2, #1
 800bcd4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800bcd8:	687b      	ldr	r3, [r7, #4]
 800bcda:	2201      	movs	r2, #1
 800bcdc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800bce0:	687b      	ldr	r3, [r7, #4]
 800bce2:	2201      	movs	r2, #1
 800bce4:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	2201      	movs	r2, #1
 800bcec:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800bcf0:	687b      	ldr	r3, [r7, #4]
 800bcf2:	2201      	movs	r2, #1
 800bcf4:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800bcf8:	687b      	ldr	r3, [r7, #4]
 800bcfa:	2201      	movs	r2, #1
 800bcfc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800bd00:	2300      	movs	r3, #0
}
 800bd02:	4618      	mov	r0, r3
 800bd04:	3708      	adds	r7, #8
 800bd06:	46bd      	mov	sp, r7
 800bd08:	bd80      	pop	{r7, pc}
	...

0800bd0c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800bd0c:	b480      	push	{r7}
 800bd0e:	b085      	sub	sp, #20
 800bd10:	af00      	add	r7, sp, #0
 800bd12:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800bd14:	687b      	ldr	r3, [r7, #4]
 800bd16:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800bd1a:	b2db      	uxtb	r3, r3
 800bd1c:	2b01      	cmp	r3, #1
 800bd1e:	d001      	beq.n	800bd24 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800bd20:	2301      	movs	r3, #1
 800bd22:	e04e      	b.n	800bdc2 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	2202      	movs	r2, #2
 800bd28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800bd2c:	687b      	ldr	r3, [r7, #4]
 800bd2e:	681b      	ldr	r3, [r3, #0]
 800bd30:	68da      	ldr	r2, [r3, #12]
 800bd32:	687b      	ldr	r3, [r7, #4]
 800bd34:	681b      	ldr	r3, [r3, #0]
 800bd36:	f042 0201 	orr.w	r2, r2, #1
 800bd3a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bd3c:	687b      	ldr	r3, [r7, #4]
 800bd3e:	681b      	ldr	r3, [r3, #0]
 800bd40:	4a23      	ldr	r2, [pc, #140]	; (800bdd0 <HAL_TIM_Base_Start_IT+0xc4>)
 800bd42:	4293      	cmp	r3, r2
 800bd44:	d022      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd46:	687b      	ldr	r3, [r7, #4]
 800bd48:	681b      	ldr	r3, [r3, #0]
 800bd4a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bd4e:	d01d      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd50:	687b      	ldr	r3, [r7, #4]
 800bd52:	681b      	ldr	r3, [r3, #0]
 800bd54:	4a1f      	ldr	r2, [pc, #124]	; (800bdd4 <HAL_TIM_Base_Start_IT+0xc8>)
 800bd56:	4293      	cmp	r3, r2
 800bd58:	d018      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd5a:	687b      	ldr	r3, [r7, #4]
 800bd5c:	681b      	ldr	r3, [r3, #0]
 800bd5e:	4a1e      	ldr	r2, [pc, #120]	; (800bdd8 <HAL_TIM_Base_Start_IT+0xcc>)
 800bd60:	4293      	cmp	r3, r2
 800bd62:	d013      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd64:	687b      	ldr	r3, [r7, #4]
 800bd66:	681b      	ldr	r3, [r3, #0]
 800bd68:	4a1c      	ldr	r2, [pc, #112]	; (800bddc <HAL_TIM_Base_Start_IT+0xd0>)
 800bd6a:	4293      	cmp	r3, r2
 800bd6c:	d00e      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd6e:	687b      	ldr	r3, [r7, #4]
 800bd70:	681b      	ldr	r3, [r3, #0]
 800bd72:	4a1b      	ldr	r2, [pc, #108]	; (800bde0 <HAL_TIM_Base_Start_IT+0xd4>)
 800bd74:	4293      	cmp	r3, r2
 800bd76:	d009      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd78:	687b      	ldr	r3, [r7, #4]
 800bd7a:	681b      	ldr	r3, [r3, #0]
 800bd7c:	4a19      	ldr	r2, [pc, #100]	; (800bde4 <HAL_TIM_Base_Start_IT+0xd8>)
 800bd7e:	4293      	cmp	r3, r2
 800bd80:	d004      	beq.n	800bd8c <HAL_TIM_Base_Start_IT+0x80>
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	681b      	ldr	r3, [r3, #0]
 800bd86:	4a18      	ldr	r2, [pc, #96]	; (800bde8 <HAL_TIM_Base_Start_IT+0xdc>)
 800bd88:	4293      	cmp	r3, r2
 800bd8a:	d111      	bne.n	800bdb0 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bd8c:	687b      	ldr	r3, [r7, #4]
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	689b      	ldr	r3, [r3, #8]
 800bd92:	f003 0307 	and.w	r3, r3, #7
 800bd96:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	2b06      	cmp	r3, #6
 800bd9c:	d010      	beq.n	800bdc0 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 800bd9e:	687b      	ldr	r3, [r7, #4]
 800bda0:	681b      	ldr	r3, [r3, #0]
 800bda2:	681a      	ldr	r2, [r3, #0]
 800bda4:	687b      	ldr	r3, [r7, #4]
 800bda6:	681b      	ldr	r3, [r3, #0]
 800bda8:	f042 0201 	orr.w	r2, r2, #1
 800bdac:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bdae:	e007      	b.n	800bdc0 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bdb0:	687b      	ldr	r3, [r7, #4]
 800bdb2:	681b      	ldr	r3, [r3, #0]
 800bdb4:	681a      	ldr	r2, [r3, #0]
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	f042 0201 	orr.w	r2, r2, #1
 800bdbe:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800bdc0:	2300      	movs	r3, #0
}
 800bdc2:	4618      	mov	r0, r3
 800bdc4:	3714      	adds	r7, #20
 800bdc6:	46bd      	mov	sp, r7
 800bdc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bdcc:	4770      	bx	lr
 800bdce:	bf00      	nop
 800bdd0:	40010000 	.word	0x40010000
 800bdd4:	40000400 	.word	0x40000400
 800bdd8:	40000800 	.word	0x40000800
 800bddc:	40000c00 	.word	0x40000c00
 800bde0:	40010400 	.word	0x40010400
 800bde4:	40014000 	.word	0x40014000
 800bde8:	40001800 	.word	0x40001800

0800bdec <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800bdec:	b580      	push	{r7, lr}
 800bdee:	b082      	sub	sp, #8
 800bdf0:	af00      	add	r7, sp, #0
 800bdf2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800bdf4:	687b      	ldr	r3, [r7, #4]
 800bdf6:	2b00      	cmp	r3, #0
 800bdf8:	d101      	bne.n	800bdfe <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800bdfa:	2301      	movs	r3, #1
 800bdfc:	e041      	b.n	800be82 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800be04:	b2db      	uxtb	r3, r3
 800be06:	2b00      	cmp	r3, #0
 800be08:	d106      	bne.n	800be18 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800be0a:	687b      	ldr	r3, [r7, #4]
 800be0c:	2200      	movs	r2, #0
 800be0e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 800be12:	6878      	ldr	r0, [r7, #4]
 800be14:	f000 f839 	bl	800be8a <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800be18:	687b      	ldr	r3, [r7, #4]
 800be1a:	2202      	movs	r2, #2
 800be1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	681a      	ldr	r2, [r3, #0]
 800be24:	687b      	ldr	r3, [r7, #4]
 800be26:	3304      	adds	r3, #4
 800be28:	4619      	mov	r1, r3
 800be2a:	4610      	mov	r0, r2
 800be2c:	f000 fc2a 	bl	800c684 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800be30:	687b      	ldr	r3, [r7, #4]
 800be32:	2201      	movs	r2, #1
 800be34:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be38:	687b      	ldr	r3, [r7, #4]
 800be3a:	2201      	movs	r2, #1
 800be3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800be40:	687b      	ldr	r3, [r7, #4]
 800be42:	2201      	movs	r2, #1
 800be44:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2201      	movs	r2, #1
 800be4c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2201      	movs	r2, #1
 800be54:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800be58:	687b      	ldr	r3, [r7, #4]
 800be5a:	2201      	movs	r2, #1
 800be5c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 800be60:	687b      	ldr	r3, [r7, #4]
 800be62:	2201      	movs	r2, #1
 800be64:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800be68:	687b      	ldr	r3, [r7, #4]
 800be6a:	2201      	movs	r2, #1
 800be6c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 800be70:	687b      	ldr	r3, [r7, #4]
 800be72:	2201      	movs	r2, #1
 800be74:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800be78:	687b      	ldr	r3, [r7, #4]
 800be7a:	2201      	movs	r2, #1
 800be7c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800be80:	2300      	movs	r3, #0
}
 800be82:	4618      	mov	r0, r3
 800be84:	3708      	adds	r7, #8
 800be86:	46bd      	mov	sp, r7
 800be88:	bd80      	pop	{r7, pc}

0800be8a <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800be8a:	b480      	push	{r7}
 800be8c:	b083      	sub	sp, #12
 800be8e:	af00      	add	r7, sp, #0
 800be90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 800be92:	bf00      	nop
 800be94:	370c      	adds	r7, #12
 800be96:	46bd      	mov	sp, r7
 800be98:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9c:	4770      	bx	lr
	...

0800bea0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800bea0:	b580      	push	{r7, lr}
 800bea2:	b084      	sub	sp, #16
 800bea4:	af00      	add	r7, sp, #0
 800bea6:	6078      	str	r0, [r7, #4]
 800bea8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800beaa:	683b      	ldr	r3, [r7, #0]
 800beac:	2b00      	cmp	r3, #0
 800beae:	d109      	bne.n	800bec4 <HAL_TIM_PWM_Start+0x24>
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800beb6:	b2db      	uxtb	r3, r3
 800beb8:	2b01      	cmp	r3, #1
 800beba:	bf14      	ite	ne
 800bebc:	2301      	movne	r3, #1
 800bebe:	2300      	moveq	r3, #0
 800bec0:	b2db      	uxtb	r3, r3
 800bec2:	e022      	b.n	800bf0a <HAL_TIM_PWM_Start+0x6a>
 800bec4:	683b      	ldr	r3, [r7, #0]
 800bec6:	2b04      	cmp	r3, #4
 800bec8:	d109      	bne.n	800bede <HAL_TIM_PWM_Start+0x3e>
 800beca:	687b      	ldr	r3, [r7, #4]
 800becc:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 800bed0:	b2db      	uxtb	r3, r3
 800bed2:	2b01      	cmp	r3, #1
 800bed4:	bf14      	ite	ne
 800bed6:	2301      	movne	r3, #1
 800bed8:	2300      	moveq	r3, #0
 800beda:	b2db      	uxtb	r3, r3
 800bedc:	e015      	b.n	800bf0a <HAL_TIM_PWM_Start+0x6a>
 800bede:	683b      	ldr	r3, [r7, #0]
 800bee0:	2b08      	cmp	r3, #8
 800bee2:	d109      	bne.n	800bef8 <HAL_TIM_PWM_Start+0x58>
 800bee4:	687b      	ldr	r3, [r7, #4]
 800bee6:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800beea:	b2db      	uxtb	r3, r3
 800beec:	2b01      	cmp	r3, #1
 800beee:	bf14      	ite	ne
 800bef0:	2301      	movne	r3, #1
 800bef2:	2300      	moveq	r3, #0
 800bef4:	b2db      	uxtb	r3, r3
 800bef6:	e008      	b.n	800bf0a <HAL_TIM_PWM_Start+0x6a>
 800bef8:	687b      	ldr	r3, [r7, #4]
 800befa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800befe:	b2db      	uxtb	r3, r3
 800bf00:	2b01      	cmp	r3, #1
 800bf02:	bf14      	ite	ne
 800bf04:	2301      	movne	r3, #1
 800bf06:	2300      	moveq	r3, #0
 800bf08:	b2db      	uxtb	r3, r3
 800bf0a:	2b00      	cmp	r3, #0
 800bf0c:	d001      	beq.n	800bf12 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 800bf0e:	2301      	movs	r3, #1
 800bf10:	e07c      	b.n	800c00c <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 800bf12:	683b      	ldr	r3, [r7, #0]
 800bf14:	2b00      	cmp	r3, #0
 800bf16:	d104      	bne.n	800bf22 <HAL_TIM_PWM_Start+0x82>
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	2202      	movs	r2, #2
 800bf1c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800bf20:	e013      	b.n	800bf4a <HAL_TIM_PWM_Start+0xaa>
 800bf22:	683b      	ldr	r3, [r7, #0]
 800bf24:	2b04      	cmp	r3, #4
 800bf26:	d104      	bne.n	800bf32 <HAL_TIM_PWM_Start+0x92>
 800bf28:	687b      	ldr	r3, [r7, #4]
 800bf2a:	2202      	movs	r2, #2
 800bf2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800bf30:	e00b      	b.n	800bf4a <HAL_TIM_PWM_Start+0xaa>
 800bf32:	683b      	ldr	r3, [r7, #0]
 800bf34:	2b08      	cmp	r3, #8
 800bf36:	d104      	bne.n	800bf42 <HAL_TIM_PWM_Start+0xa2>
 800bf38:	687b      	ldr	r3, [r7, #4]
 800bf3a:	2202      	movs	r2, #2
 800bf3c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800bf40:	e003      	b.n	800bf4a <HAL_TIM_PWM_Start+0xaa>
 800bf42:	687b      	ldr	r3, [r7, #4]
 800bf44:	2202      	movs	r2, #2
 800bf46:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800bf4a:	687b      	ldr	r3, [r7, #4]
 800bf4c:	681b      	ldr	r3, [r3, #0]
 800bf4e:	2201      	movs	r2, #1
 800bf50:	6839      	ldr	r1, [r7, #0]
 800bf52:	4618      	mov	r0, r3
 800bf54:	f000 fe80 	bl	800cc58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800bf58:	687b      	ldr	r3, [r7, #4]
 800bf5a:	681b      	ldr	r3, [r3, #0]
 800bf5c:	4a2d      	ldr	r2, [pc, #180]	; (800c014 <HAL_TIM_PWM_Start+0x174>)
 800bf5e:	4293      	cmp	r3, r2
 800bf60:	d004      	beq.n	800bf6c <HAL_TIM_PWM_Start+0xcc>
 800bf62:	687b      	ldr	r3, [r7, #4]
 800bf64:	681b      	ldr	r3, [r3, #0]
 800bf66:	4a2c      	ldr	r2, [pc, #176]	; (800c018 <HAL_TIM_PWM_Start+0x178>)
 800bf68:	4293      	cmp	r3, r2
 800bf6a:	d101      	bne.n	800bf70 <HAL_TIM_PWM_Start+0xd0>
 800bf6c:	2301      	movs	r3, #1
 800bf6e:	e000      	b.n	800bf72 <HAL_TIM_PWM_Start+0xd2>
 800bf70:	2300      	movs	r3, #0
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d007      	beq.n	800bf86 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 800bf76:	687b      	ldr	r3, [r7, #4]
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800bf7c:	687b      	ldr	r3, [r7, #4]
 800bf7e:	681b      	ldr	r3, [r3, #0]
 800bf80:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800bf84:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	681b      	ldr	r3, [r3, #0]
 800bf8a:	4a22      	ldr	r2, [pc, #136]	; (800c014 <HAL_TIM_PWM_Start+0x174>)
 800bf8c:	4293      	cmp	r3, r2
 800bf8e:	d022      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bf90:	687b      	ldr	r3, [r7, #4]
 800bf92:	681b      	ldr	r3, [r3, #0]
 800bf94:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800bf98:	d01d      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bf9a:	687b      	ldr	r3, [r7, #4]
 800bf9c:	681b      	ldr	r3, [r3, #0]
 800bf9e:	4a1f      	ldr	r2, [pc, #124]	; (800c01c <HAL_TIM_PWM_Start+0x17c>)
 800bfa0:	4293      	cmp	r3, r2
 800bfa2:	d018      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bfa4:	687b      	ldr	r3, [r7, #4]
 800bfa6:	681b      	ldr	r3, [r3, #0]
 800bfa8:	4a1d      	ldr	r2, [pc, #116]	; (800c020 <HAL_TIM_PWM_Start+0x180>)
 800bfaa:	4293      	cmp	r3, r2
 800bfac:	d013      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bfae:	687b      	ldr	r3, [r7, #4]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	4a1c      	ldr	r2, [pc, #112]	; (800c024 <HAL_TIM_PWM_Start+0x184>)
 800bfb4:	4293      	cmp	r3, r2
 800bfb6:	d00e      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bfb8:	687b      	ldr	r3, [r7, #4]
 800bfba:	681b      	ldr	r3, [r3, #0]
 800bfbc:	4a16      	ldr	r2, [pc, #88]	; (800c018 <HAL_TIM_PWM_Start+0x178>)
 800bfbe:	4293      	cmp	r3, r2
 800bfc0:	d009      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bfc2:	687b      	ldr	r3, [r7, #4]
 800bfc4:	681b      	ldr	r3, [r3, #0]
 800bfc6:	4a18      	ldr	r2, [pc, #96]	; (800c028 <HAL_TIM_PWM_Start+0x188>)
 800bfc8:	4293      	cmp	r3, r2
 800bfca:	d004      	beq.n	800bfd6 <HAL_TIM_PWM_Start+0x136>
 800bfcc:	687b      	ldr	r3, [r7, #4]
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4a16      	ldr	r2, [pc, #88]	; (800c02c <HAL_TIM_PWM_Start+0x18c>)
 800bfd2:	4293      	cmp	r3, r2
 800bfd4:	d111      	bne.n	800bffa <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	689b      	ldr	r3, [r3, #8]
 800bfdc:	f003 0307 	and.w	r3, r3, #7
 800bfe0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bfe2:	68fb      	ldr	r3, [r7, #12]
 800bfe4:	2b06      	cmp	r3, #6
 800bfe6:	d010      	beq.n	800c00a <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 800bfe8:	687b      	ldr	r3, [r7, #4]
 800bfea:	681b      	ldr	r3, [r3, #0]
 800bfec:	681a      	ldr	r2, [r3, #0]
 800bfee:	687b      	ldr	r3, [r7, #4]
 800bff0:	681b      	ldr	r3, [r3, #0]
 800bff2:	f042 0201 	orr.w	r2, r2, #1
 800bff6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800bff8:	e007      	b.n	800c00a <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800bffa:	687b      	ldr	r3, [r7, #4]
 800bffc:	681b      	ldr	r3, [r3, #0]
 800bffe:	681a      	ldr	r2, [r3, #0]
 800c000:	687b      	ldr	r3, [r7, #4]
 800c002:	681b      	ldr	r3, [r3, #0]
 800c004:	f042 0201 	orr.w	r2, r2, #1
 800c008:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800c00a:	2300      	movs	r3, #0
}
 800c00c:	4618      	mov	r0, r3
 800c00e:	3710      	adds	r7, #16
 800c010:	46bd      	mov	sp, r7
 800c012:	bd80      	pop	{r7, pc}
 800c014:	40010000 	.word	0x40010000
 800c018:	40010400 	.word	0x40010400
 800c01c:	40000400 	.word	0x40000400
 800c020:	40000800 	.word	0x40000800
 800c024:	40000c00 	.word	0x40000c00
 800c028:	40014000 	.word	0x40014000
 800c02c:	40001800 	.word	0x40001800

0800c030 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800c030:	b580      	push	{r7, lr}
 800c032:	b082      	sub	sp, #8
 800c034:	af00      	add	r7, sp, #0
 800c036:	6078      	str	r0, [r7, #4]
 800c038:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 800c03a:	687b      	ldr	r3, [r7, #4]
 800c03c:	681b      	ldr	r3, [r3, #0]
 800c03e:	2200      	movs	r2, #0
 800c040:	6839      	ldr	r1, [r7, #0]
 800c042:	4618      	mov	r0, r3
 800c044:	f000 fe08 	bl	800cc58 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 800c048:	687b      	ldr	r3, [r7, #4]
 800c04a:	681b      	ldr	r3, [r3, #0]
 800c04c:	4a2e      	ldr	r2, [pc, #184]	; (800c108 <HAL_TIM_PWM_Stop+0xd8>)
 800c04e:	4293      	cmp	r3, r2
 800c050:	d004      	beq.n	800c05c <HAL_TIM_PWM_Stop+0x2c>
 800c052:	687b      	ldr	r3, [r7, #4]
 800c054:	681b      	ldr	r3, [r3, #0]
 800c056:	4a2d      	ldr	r2, [pc, #180]	; (800c10c <HAL_TIM_PWM_Stop+0xdc>)
 800c058:	4293      	cmp	r3, r2
 800c05a:	d101      	bne.n	800c060 <HAL_TIM_PWM_Stop+0x30>
 800c05c:	2301      	movs	r3, #1
 800c05e:	e000      	b.n	800c062 <HAL_TIM_PWM_Stop+0x32>
 800c060:	2300      	movs	r3, #0
 800c062:	2b00      	cmp	r3, #0
 800c064:	d017      	beq.n	800c096 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 800c066:	687b      	ldr	r3, [r7, #4]
 800c068:	681b      	ldr	r3, [r3, #0]
 800c06a:	6a1a      	ldr	r2, [r3, #32]
 800c06c:	f241 1311 	movw	r3, #4369	; 0x1111
 800c070:	4013      	ands	r3, r2
 800c072:	2b00      	cmp	r3, #0
 800c074:	d10f      	bne.n	800c096 <HAL_TIM_PWM_Stop+0x66>
 800c076:	687b      	ldr	r3, [r7, #4]
 800c078:	681b      	ldr	r3, [r3, #0]
 800c07a:	6a1a      	ldr	r2, [r3, #32]
 800c07c:	f240 4344 	movw	r3, #1092	; 0x444
 800c080:	4013      	ands	r3, r2
 800c082:	2b00      	cmp	r3, #0
 800c084:	d107      	bne.n	800c096 <HAL_TIM_PWM_Stop+0x66>
 800c086:	687b      	ldr	r3, [r7, #4]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800c08c:	687b      	ldr	r3, [r7, #4]
 800c08e:	681b      	ldr	r3, [r3, #0]
 800c090:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800c094:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800c096:	687b      	ldr	r3, [r7, #4]
 800c098:	681b      	ldr	r3, [r3, #0]
 800c09a:	6a1a      	ldr	r2, [r3, #32]
 800c09c:	f241 1311 	movw	r3, #4369	; 0x1111
 800c0a0:	4013      	ands	r3, r2
 800c0a2:	2b00      	cmp	r3, #0
 800c0a4:	d10f      	bne.n	800c0c6 <HAL_TIM_PWM_Stop+0x96>
 800c0a6:	687b      	ldr	r3, [r7, #4]
 800c0a8:	681b      	ldr	r3, [r3, #0]
 800c0aa:	6a1a      	ldr	r2, [r3, #32]
 800c0ac:	f240 4344 	movw	r3, #1092	; 0x444
 800c0b0:	4013      	ands	r3, r2
 800c0b2:	2b00      	cmp	r3, #0
 800c0b4:	d107      	bne.n	800c0c6 <HAL_TIM_PWM_Stop+0x96>
 800c0b6:	687b      	ldr	r3, [r7, #4]
 800c0b8:	681b      	ldr	r3, [r3, #0]
 800c0ba:	681a      	ldr	r2, [r3, #0]
 800c0bc:	687b      	ldr	r3, [r7, #4]
 800c0be:	681b      	ldr	r3, [r3, #0]
 800c0c0:	f022 0201 	bic.w	r2, r2, #1
 800c0c4:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800c0c6:	683b      	ldr	r3, [r7, #0]
 800c0c8:	2b00      	cmp	r3, #0
 800c0ca:	d104      	bne.n	800c0d6 <HAL_TIM_PWM_Stop+0xa6>
 800c0cc:	687b      	ldr	r3, [r7, #4]
 800c0ce:	2201      	movs	r2, #1
 800c0d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 800c0d4:	e013      	b.n	800c0fe <HAL_TIM_PWM_Stop+0xce>
 800c0d6:	683b      	ldr	r3, [r7, #0]
 800c0d8:	2b04      	cmp	r3, #4
 800c0da:	d104      	bne.n	800c0e6 <HAL_TIM_PWM_Stop+0xb6>
 800c0dc:	687b      	ldr	r3, [r7, #4]
 800c0de:	2201      	movs	r2, #1
 800c0e0:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800c0e4:	e00b      	b.n	800c0fe <HAL_TIM_PWM_Stop+0xce>
 800c0e6:	683b      	ldr	r3, [r7, #0]
 800c0e8:	2b08      	cmp	r3, #8
 800c0ea:	d104      	bne.n	800c0f6 <HAL_TIM_PWM_Stop+0xc6>
 800c0ec:	687b      	ldr	r3, [r7, #4]
 800c0ee:	2201      	movs	r2, #1
 800c0f0:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 800c0f4:	e003      	b.n	800c0fe <HAL_TIM_PWM_Stop+0xce>
 800c0f6:	687b      	ldr	r3, [r7, #4]
 800c0f8:	2201      	movs	r2, #1
 800c0fa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800c0fe:	2300      	movs	r3, #0
}
 800c100:	4618      	mov	r0, r3
 800c102:	3708      	adds	r7, #8
 800c104:	46bd      	mov	sp, r7
 800c106:	bd80      	pop	{r7, pc}
 800c108:	40010000 	.word	0x40010000
 800c10c:	40010400 	.word	0x40010400

0800c110 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800c110:	b580      	push	{r7, lr}
 800c112:	b082      	sub	sp, #8
 800c114:	af00      	add	r7, sp, #0
 800c116:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800c118:	687b      	ldr	r3, [r7, #4]
 800c11a:	681b      	ldr	r3, [r3, #0]
 800c11c:	691b      	ldr	r3, [r3, #16]
 800c11e:	f003 0302 	and.w	r3, r3, #2
 800c122:	2b02      	cmp	r3, #2
 800c124:	d122      	bne.n	800c16c <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800c126:	687b      	ldr	r3, [r7, #4]
 800c128:	681b      	ldr	r3, [r3, #0]
 800c12a:	68db      	ldr	r3, [r3, #12]
 800c12c:	f003 0302 	and.w	r3, r3, #2
 800c130:	2b02      	cmp	r3, #2
 800c132:	d11b      	bne.n	800c16c <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800c134:	687b      	ldr	r3, [r7, #4]
 800c136:	681b      	ldr	r3, [r3, #0]
 800c138:	f06f 0202 	mvn.w	r2, #2
 800c13c:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800c13e:	687b      	ldr	r3, [r7, #4]
 800c140:	2201      	movs	r2, #1
 800c142:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800c144:	687b      	ldr	r3, [r7, #4]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	699b      	ldr	r3, [r3, #24]
 800c14a:	f003 0303 	and.w	r3, r3, #3
 800c14e:	2b00      	cmp	r3, #0
 800c150:	d003      	beq.n	800c15a <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800c152:	6878      	ldr	r0, [r7, #4]
 800c154:	f000 fa77 	bl	800c646 <HAL_TIM_IC_CaptureCallback>
 800c158:	e005      	b.n	800c166 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800c15a:	6878      	ldr	r0, [r7, #4]
 800c15c:	f000 fa69 	bl	800c632 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c160:	6878      	ldr	r0, [r7, #4]
 800c162:	f000 fa7a 	bl	800c65a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c166:	687b      	ldr	r3, [r7, #4]
 800c168:	2200      	movs	r2, #0
 800c16a:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800c16c:	687b      	ldr	r3, [r7, #4]
 800c16e:	681b      	ldr	r3, [r3, #0]
 800c170:	691b      	ldr	r3, [r3, #16]
 800c172:	f003 0304 	and.w	r3, r3, #4
 800c176:	2b04      	cmp	r3, #4
 800c178:	d122      	bne.n	800c1c0 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800c17a:	687b      	ldr	r3, [r7, #4]
 800c17c:	681b      	ldr	r3, [r3, #0]
 800c17e:	68db      	ldr	r3, [r3, #12]
 800c180:	f003 0304 	and.w	r3, r3, #4
 800c184:	2b04      	cmp	r3, #4
 800c186:	d11b      	bne.n	800c1c0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	681b      	ldr	r3, [r3, #0]
 800c18c:	f06f 0204 	mvn.w	r2, #4
 800c190:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800c192:	687b      	ldr	r3, [r7, #4]
 800c194:	2202      	movs	r2, #2
 800c196:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800c198:	687b      	ldr	r3, [r7, #4]
 800c19a:	681b      	ldr	r3, [r3, #0]
 800c19c:	699b      	ldr	r3, [r3, #24]
 800c19e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d003      	beq.n	800c1ae <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1a6:	6878      	ldr	r0, [r7, #4]
 800c1a8:	f000 fa4d 	bl	800c646 <HAL_TIM_IC_CaptureCallback>
 800c1ac:	e005      	b.n	800c1ba <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c1ae:	6878      	ldr	r0, [r7, #4]
 800c1b0:	f000 fa3f 	bl	800c632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c1b4:	6878      	ldr	r0, [r7, #4]
 800c1b6:	f000 fa50 	bl	800c65a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c1ba:	687b      	ldr	r3, [r7, #4]
 800c1bc:	2200      	movs	r2, #0
 800c1be:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	691b      	ldr	r3, [r3, #16]
 800c1c6:	f003 0308 	and.w	r3, r3, #8
 800c1ca:	2b08      	cmp	r3, #8
 800c1cc:	d122      	bne.n	800c214 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800c1ce:	687b      	ldr	r3, [r7, #4]
 800c1d0:	681b      	ldr	r3, [r3, #0]
 800c1d2:	68db      	ldr	r3, [r3, #12]
 800c1d4:	f003 0308 	and.w	r3, r3, #8
 800c1d8:	2b08      	cmp	r3, #8
 800c1da:	d11b      	bne.n	800c214 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800c1dc:	687b      	ldr	r3, [r7, #4]
 800c1de:	681b      	ldr	r3, [r3, #0]
 800c1e0:	f06f 0208 	mvn.w	r2, #8
 800c1e4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	2204      	movs	r2, #4
 800c1ea:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800c1ec:	687b      	ldr	r3, [r7, #4]
 800c1ee:	681b      	ldr	r3, [r3, #0]
 800c1f0:	69db      	ldr	r3, [r3, #28]
 800c1f2:	f003 0303 	and.w	r3, r3, #3
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d003      	beq.n	800c202 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c1fa:	6878      	ldr	r0, [r7, #4]
 800c1fc:	f000 fa23 	bl	800c646 <HAL_TIM_IC_CaptureCallback>
 800c200:	e005      	b.n	800c20e <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c202:	6878      	ldr	r0, [r7, #4]
 800c204:	f000 fa15 	bl	800c632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f000 fa26 	bl	800c65a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c20e:	687b      	ldr	r3, [r7, #4]
 800c210:	2200      	movs	r2, #0
 800c212:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800c214:	687b      	ldr	r3, [r7, #4]
 800c216:	681b      	ldr	r3, [r3, #0]
 800c218:	691b      	ldr	r3, [r3, #16]
 800c21a:	f003 0310 	and.w	r3, r3, #16
 800c21e:	2b10      	cmp	r3, #16
 800c220:	d122      	bne.n	800c268 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800c222:	687b      	ldr	r3, [r7, #4]
 800c224:	681b      	ldr	r3, [r3, #0]
 800c226:	68db      	ldr	r3, [r3, #12]
 800c228:	f003 0310 	and.w	r3, r3, #16
 800c22c:	2b10      	cmp	r3, #16
 800c22e:	d11b      	bne.n	800c268 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800c230:	687b      	ldr	r3, [r7, #4]
 800c232:	681b      	ldr	r3, [r3, #0]
 800c234:	f06f 0210 	mvn.w	r2, #16
 800c238:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800c23a:	687b      	ldr	r3, [r7, #4]
 800c23c:	2208      	movs	r2, #8
 800c23e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800c240:	687b      	ldr	r3, [r7, #4]
 800c242:	681b      	ldr	r3, [r3, #0]
 800c244:	69db      	ldr	r3, [r3, #28]
 800c246:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800c24a:	2b00      	cmp	r3, #0
 800c24c:	d003      	beq.n	800c256 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800c24e:	6878      	ldr	r0, [r7, #4]
 800c250:	f000 f9f9 	bl	800c646 <HAL_TIM_IC_CaptureCallback>
 800c254:	e005      	b.n	800c262 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800c256:	6878      	ldr	r0, [r7, #4]
 800c258:	f000 f9eb 	bl	800c632 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800c25c:	6878      	ldr	r0, [r7, #4]
 800c25e:	f000 f9fc 	bl	800c65a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800c262:	687b      	ldr	r3, [r7, #4]
 800c264:	2200      	movs	r2, #0
 800c266:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800c268:	687b      	ldr	r3, [r7, #4]
 800c26a:	681b      	ldr	r3, [r3, #0]
 800c26c:	691b      	ldr	r3, [r3, #16]
 800c26e:	f003 0301 	and.w	r3, r3, #1
 800c272:	2b01      	cmp	r3, #1
 800c274:	d10e      	bne.n	800c294 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	681b      	ldr	r3, [r3, #0]
 800c27a:	68db      	ldr	r3, [r3, #12]
 800c27c:	f003 0301 	and.w	r3, r3, #1
 800c280:	2b01      	cmp	r3, #1
 800c282:	d107      	bne.n	800c294 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800c284:	687b      	ldr	r3, [r7, #4]
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	f06f 0201 	mvn.w	r2, #1
 800c28c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800c28e:	6878      	ldr	r0, [r7, #4]
 800c290:	f7f6 fcb6 	bl	8002c00 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800c294:	687b      	ldr	r3, [r7, #4]
 800c296:	681b      	ldr	r3, [r3, #0]
 800c298:	691b      	ldr	r3, [r3, #16]
 800c29a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c29e:	2b80      	cmp	r3, #128	; 0x80
 800c2a0:	d10e      	bne.n	800c2c0 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	68db      	ldr	r3, [r3, #12]
 800c2a8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800c2ac:	2b80      	cmp	r3, #128	; 0x80
 800c2ae:	d107      	bne.n	800c2c0 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800c2b8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800c2ba:	6878      	ldr	r0, [r7, #4]
 800c2bc:	f000 fd78 	bl	800cdb0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800c2c0:	687b      	ldr	r3, [r7, #4]
 800c2c2:	681b      	ldr	r3, [r3, #0]
 800c2c4:	691b      	ldr	r3, [r3, #16]
 800c2c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2ca:	2b40      	cmp	r3, #64	; 0x40
 800c2cc:	d10e      	bne.n	800c2ec <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800c2ce:	687b      	ldr	r3, [r7, #4]
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	68db      	ldr	r3, [r3, #12]
 800c2d4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800c2d8:	2b40      	cmp	r3, #64	; 0x40
 800c2da:	d107      	bne.n	800c2ec <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800c2dc:	687b      	ldr	r3, [r7, #4]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800c2e4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800c2e6:	6878      	ldr	r0, [r7, #4]
 800c2e8:	f000 f9c1 	bl	800c66e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800c2ec:	687b      	ldr	r3, [r7, #4]
 800c2ee:	681b      	ldr	r3, [r3, #0]
 800c2f0:	691b      	ldr	r3, [r3, #16]
 800c2f2:	f003 0320 	and.w	r3, r3, #32
 800c2f6:	2b20      	cmp	r3, #32
 800c2f8:	d10e      	bne.n	800c318 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800c2fa:	687b      	ldr	r3, [r7, #4]
 800c2fc:	681b      	ldr	r3, [r3, #0]
 800c2fe:	68db      	ldr	r3, [r3, #12]
 800c300:	f003 0320 	and.w	r3, r3, #32
 800c304:	2b20      	cmp	r3, #32
 800c306:	d107      	bne.n	800c318 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800c308:	687b      	ldr	r3, [r7, #4]
 800c30a:	681b      	ldr	r3, [r3, #0]
 800c30c:	f06f 0220 	mvn.w	r2, #32
 800c310:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800c312:	6878      	ldr	r0, [r7, #4]
 800c314:	f000 fd42 	bl	800cd9c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800c318:	bf00      	nop
 800c31a:	3708      	adds	r7, #8
 800c31c:	46bd      	mov	sp, r7
 800c31e:	bd80      	pop	{r7, pc}

0800c320 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800c320:	b580      	push	{r7, lr}
 800c322:	b086      	sub	sp, #24
 800c324:	af00      	add	r7, sp, #0
 800c326:	60f8      	str	r0, [r7, #12]
 800c328:	60b9      	str	r1, [r7, #8]
 800c32a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800c32c:	2300      	movs	r3, #0
 800c32e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800c330:	68fb      	ldr	r3, [r7, #12]
 800c332:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c336:	2b01      	cmp	r3, #1
 800c338:	d101      	bne.n	800c33e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800c33a:	2302      	movs	r3, #2
 800c33c:	e0ae      	b.n	800c49c <HAL_TIM_PWM_ConfigChannel+0x17c>
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	2201      	movs	r2, #1
 800c342:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800c346:	687b      	ldr	r3, [r7, #4]
 800c348:	2b0c      	cmp	r3, #12
 800c34a:	f200 809f 	bhi.w	800c48c <HAL_TIM_PWM_ConfigChannel+0x16c>
 800c34e:	a201      	add	r2, pc, #4	; (adr r2, 800c354 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800c350:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c354:	0800c389 	.word	0x0800c389
 800c358:	0800c48d 	.word	0x0800c48d
 800c35c:	0800c48d 	.word	0x0800c48d
 800c360:	0800c48d 	.word	0x0800c48d
 800c364:	0800c3c9 	.word	0x0800c3c9
 800c368:	0800c48d 	.word	0x0800c48d
 800c36c:	0800c48d 	.word	0x0800c48d
 800c370:	0800c48d 	.word	0x0800c48d
 800c374:	0800c40b 	.word	0x0800c40b
 800c378:	0800c48d 	.word	0x0800c48d
 800c37c:	0800c48d 	.word	0x0800c48d
 800c380:	0800c48d 	.word	0x0800c48d
 800c384:	0800c44b 	.word	0x0800c44b
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800c388:	68fb      	ldr	r3, [r7, #12]
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	68b9      	ldr	r1, [r7, #8]
 800c38e:	4618      	mov	r0, r3
 800c390:	f000 fa18 	bl	800c7c4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800c394:	68fb      	ldr	r3, [r7, #12]
 800c396:	681b      	ldr	r3, [r3, #0]
 800c398:	699a      	ldr	r2, [r3, #24]
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	681b      	ldr	r3, [r3, #0]
 800c39e:	f042 0208 	orr.w	r2, r2, #8
 800c3a2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800c3a4:	68fb      	ldr	r3, [r7, #12]
 800c3a6:	681b      	ldr	r3, [r3, #0]
 800c3a8:	699a      	ldr	r2, [r3, #24]
 800c3aa:	68fb      	ldr	r3, [r7, #12]
 800c3ac:	681b      	ldr	r3, [r3, #0]
 800c3ae:	f022 0204 	bic.w	r2, r2, #4
 800c3b2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	681b      	ldr	r3, [r3, #0]
 800c3b8:	6999      	ldr	r1, [r3, #24]
 800c3ba:	68bb      	ldr	r3, [r7, #8]
 800c3bc:	691a      	ldr	r2, [r3, #16]
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	430a      	orrs	r2, r1
 800c3c4:	619a      	str	r2, [r3, #24]
      break;
 800c3c6:	e064      	b.n	800c492 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	681b      	ldr	r3, [r3, #0]
 800c3cc:	68b9      	ldr	r1, [r7, #8]
 800c3ce:	4618      	mov	r0, r3
 800c3d0:	f000 fa68 	bl	800c8a4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800c3d4:	68fb      	ldr	r3, [r7, #12]
 800c3d6:	681b      	ldr	r3, [r3, #0]
 800c3d8:	699a      	ldr	r2, [r3, #24]
 800c3da:	68fb      	ldr	r3, [r7, #12]
 800c3dc:	681b      	ldr	r3, [r3, #0]
 800c3de:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c3e2:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800c3e4:	68fb      	ldr	r3, [r7, #12]
 800c3e6:	681b      	ldr	r3, [r3, #0]
 800c3e8:	699a      	ldr	r2, [r3, #24]
 800c3ea:	68fb      	ldr	r3, [r7, #12]
 800c3ec:	681b      	ldr	r3, [r3, #0]
 800c3ee:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c3f2:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800c3f4:	68fb      	ldr	r3, [r7, #12]
 800c3f6:	681b      	ldr	r3, [r3, #0]
 800c3f8:	6999      	ldr	r1, [r3, #24]
 800c3fa:	68bb      	ldr	r3, [r7, #8]
 800c3fc:	691b      	ldr	r3, [r3, #16]
 800c3fe:	021a      	lsls	r2, r3, #8
 800c400:	68fb      	ldr	r3, [r7, #12]
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	430a      	orrs	r2, r1
 800c406:	619a      	str	r2, [r3, #24]
      break;
 800c408:	e043      	b.n	800c492 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800c40a:	68fb      	ldr	r3, [r7, #12]
 800c40c:	681b      	ldr	r3, [r3, #0]
 800c40e:	68b9      	ldr	r1, [r7, #8]
 800c410:	4618      	mov	r0, r3
 800c412:	f000 fabd 	bl	800c990 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800c416:	68fb      	ldr	r3, [r7, #12]
 800c418:	681b      	ldr	r3, [r3, #0]
 800c41a:	69da      	ldr	r2, [r3, #28]
 800c41c:	68fb      	ldr	r3, [r7, #12]
 800c41e:	681b      	ldr	r3, [r3, #0]
 800c420:	f042 0208 	orr.w	r2, r2, #8
 800c424:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800c426:	68fb      	ldr	r3, [r7, #12]
 800c428:	681b      	ldr	r3, [r3, #0]
 800c42a:	69da      	ldr	r2, [r3, #28]
 800c42c:	68fb      	ldr	r3, [r7, #12]
 800c42e:	681b      	ldr	r3, [r3, #0]
 800c430:	f022 0204 	bic.w	r2, r2, #4
 800c434:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800c436:	68fb      	ldr	r3, [r7, #12]
 800c438:	681b      	ldr	r3, [r3, #0]
 800c43a:	69d9      	ldr	r1, [r3, #28]
 800c43c:	68bb      	ldr	r3, [r7, #8]
 800c43e:	691a      	ldr	r2, [r3, #16]
 800c440:	68fb      	ldr	r3, [r7, #12]
 800c442:	681b      	ldr	r3, [r3, #0]
 800c444:	430a      	orrs	r2, r1
 800c446:	61da      	str	r2, [r3, #28]
      break;
 800c448:	e023      	b.n	800c492 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800c44a:	68fb      	ldr	r3, [r7, #12]
 800c44c:	681b      	ldr	r3, [r3, #0]
 800c44e:	68b9      	ldr	r1, [r7, #8]
 800c450:	4618      	mov	r0, r3
 800c452:	f000 fb11 	bl	800ca78 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800c456:	68fb      	ldr	r3, [r7, #12]
 800c458:	681b      	ldr	r3, [r3, #0]
 800c45a:	69da      	ldr	r2, [r3, #28]
 800c45c:	68fb      	ldr	r3, [r7, #12]
 800c45e:	681b      	ldr	r3, [r3, #0]
 800c460:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800c464:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	69da      	ldr	r2, [r3, #28]
 800c46c:	68fb      	ldr	r3, [r7, #12]
 800c46e:	681b      	ldr	r3, [r3, #0]
 800c470:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800c474:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800c476:	68fb      	ldr	r3, [r7, #12]
 800c478:	681b      	ldr	r3, [r3, #0]
 800c47a:	69d9      	ldr	r1, [r3, #28]
 800c47c:	68bb      	ldr	r3, [r7, #8]
 800c47e:	691b      	ldr	r3, [r3, #16]
 800c480:	021a      	lsls	r2, r3, #8
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	681b      	ldr	r3, [r3, #0]
 800c486:	430a      	orrs	r2, r1
 800c488:	61da      	str	r2, [r3, #28]
      break;
 800c48a:	e002      	b.n	800c492 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 800c48c:	2301      	movs	r3, #1
 800c48e:	75fb      	strb	r3, [r7, #23]
      break;
 800c490:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	2200      	movs	r2, #0
 800c496:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c49a:	7dfb      	ldrb	r3, [r7, #23]
}
 800c49c:	4618      	mov	r0, r3
 800c49e:	3718      	adds	r7, #24
 800c4a0:	46bd      	mov	sp, r7
 800c4a2:	bd80      	pop	{r7, pc}

0800c4a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800c4a4:	b580      	push	{r7, lr}
 800c4a6:	b084      	sub	sp, #16
 800c4a8:	af00      	add	r7, sp, #0
 800c4aa:	6078      	str	r0, [r7, #4]
 800c4ac:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800c4ae:	2300      	movs	r3, #0
 800c4b0:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800c4b2:	687b      	ldr	r3, [r7, #4]
 800c4b4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800c4b8:	2b01      	cmp	r3, #1
 800c4ba:	d101      	bne.n	800c4c0 <HAL_TIM_ConfigClockSource+0x1c>
 800c4bc:	2302      	movs	r3, #2
 800c4be:	e0b4      	b.n	800c62a <HAL_TIM_ConfigClockSource+0x186>
 800c4c0:	687b      	ldr	r3, [r7, #4]
 800c4c2:	2201      	movs	r2, #1
 800c4c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800c4c8:	687b      	ldr	r3, [r7, #4]
 800c4ca:	2202      	movs	r2, #2
 800c4cc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800c4d0:	687b      	ldr	r3, [r7, #4]
 800c4d2:	681b      	ldr	r3, [r3, #0]
 800c4d4:	689b      	ldr	r3, [r3, #8]
 800c4d6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800c4d8:	68bb      	ldr	r3, [r7, #8]
 800c4da:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800c4de:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800c4e0:	68bb      	ldr	r3, [r7, #8]
 800c4e2:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800c4e6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800c4e8:	687b      	ldr	r3, [r7, #4]
 800c4ea:	681b      	ldr	r3, [r3, #0]
 800c4ec:	68ba      	ldr	r2, [r7, #8]
 800c4ee:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800c4f0:	683b      	ldr	r3, [r7, #0]
 800c4f2:	681b      	ldr	r3, [r3, #0]
 800c4f4:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4f8:	d03e      	beq.n	800c578 <HAL_TIM_ConfigClockSource+0xd4>
 800c4fa:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800c4fe:	f200 8087 	bhi.w	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c502:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c506:	f000 8086 	beq.w	800c616 <HAL_TIM_ConfigClockSource+0x172>
 800c50a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800c50e:	d87f      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c510:	2b70      	cmp	r3, #112	; 0x70
 800c512:	d01a      	beq.n	800c54a <HAL_TIM_ConfigClockSource+0xa6>
 800c514:	2b70      	cmp	r3, #112	; 0x70
 800c516:	d87b      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c518:	2b60      	cmp	r3, #96	; 0x60
 800c51a:	d050      	beq.n	800c5be <HAL_TIM_ConfigClockSource+0x11a>
 800c51c:	2b60      	cmp	r3, #96	; 0x60
 800c51e:	d877      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c520:	2b50      	cmp	r3, #80	; 0x50
 800c522:	d03c      	beq.n	800c59e <HAL_TIM_ConfigClockSource+0xfa>
 800c524:	2b50      	cmp	r3, #80	; 0x50
 800c526:	d873      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c528:	2b40      	cmp	r3, #64	; 0x40
 800c52a:	d058      	beq.n	800c5de <HAL_TIM_ConfigClockSource+0x13a>
 800c52c:	2b40      	cmp	r3, #64	; 0x40
 800c52e:	d86f      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c530:	2b30      	cmp	r3, #48	; 0x30
 800c532:	d064      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x15a>
 800c534:	2b30      	cmp	r3, #48	; 0x30
 800c536:	d86b      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c538:	2b20      	cmp	r3, #32
 800c53a:	d060      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x15a>
 800c53c:	2b20      	cmp	r3, #32
 800c53e:	d867      	bhi.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
 800c540:	2b00      	cmp	r3, #0
 800c542:	d05c      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x15a>
 800c544:	2b10      	cmp	r3, #16
 800c546:	d05a      	beq.n	800c5fe <HAL_TIM_ConfigClockSource+0x15a>
 800c548:	e062      	b.n	800c610 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c54a:	687b      	ldr	r3, [r7, #4]
 800c54c:	6818      	ldr	r0, [r3, #0]
 800c54e:	683b      	ldr	r3, [r7, #0]
 800c550:	6899      	ldr	r1, [r3, #8]
 800c552:	683b      	ldr	r3, [r7, #0]
 800c554:	685a      	ldr	r2, [r3, #4]
 800c556:	683b      	ldr	r3, [r7, #0]
 800c558:	68db      	ldr	r3, [r3, #12]
 800c55a:	f000 fb5d 	bl	800cc18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800c55e:	687b      	ldr	r3, [r7, #4]
 800c560:	681b      	ldr	r3, [r3, #0]
 800c562:	689b      	ldr	r3, [r3, #8]
 800c564:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800c566:	68bb      	ldr	r3, [r7, #8]
 800c568:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800c56c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800c56e:	687b      	ldr	r3, [r7, #4]
 800c570:	681b      	ldr	r3, [r3, #0]
 800c572:	68ba      	ldr	r2, [r7, #8]
 800c574:	609a      	str	r2, [r3, #8]
      break;
 800c576:	e04f      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800c578:	687b      	ldr	r3, [r7, #4]
 800c57a:	6818      	ldr	r0, [r3, #0]
 800c57c:	683b      	ldr	r3, [r7, #0]
 800c57e:	6899      	ldr	r1, [r3, #8]
 800c580:	683b      	ldr	r3, [r7, #0]
 800c582:	685a      	ldr	r2, [r3, #4]
 800c584:	683b      	ldr	r3, [r7, #0]
 800c586:	68db      	ldr	r3, [r3, #12]
 800c588:	f000 fb46 	bl	800cc18 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800c58c:	687b      	ldr	r3, [r7, #4]
 800c58e:	681b      	ldr	r3, [r3, #0]
 800c590:	689a      	ldr	r2, [r3, #8]
 800c592:	687b      	ldr	r3, [r7, #4]
 800c594:	681b      	ldr	r3, [r3, #0]
 800c596:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800c59a:	609a      	str	r2, [r3, #8]
      break;
 800c59c:	e03c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c59e:	687b      	ldr	r3, [r7, #4]
 800c5a0:	6818      	ldr	r0, [r3, #0]
 800c5a2:	683b      	ldr	r3, [r7, #0]
 800c5a4:	6859      	ldr	r1, [r3, #4]
 800c5a6:	683b      	ldr	r3, [r7, #0]
 800c5a8:	68db      	ldr	r3, [r3, #12]
 800c5aa:	461a      	mov	r2, r3
 800c5ac:	f000 faba 	bl	800cb24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800c5b0:	687b      	ldr	r3, [r7, #4]
 800c5b2:	681b      	ldr	r3, [r3, #0]
 800c5b4:	2150      	movs	r1, #80	; 0x50
 800c5b6:	4618      	mov	r0, r3
 800c5b8:	f000 fb13 	bl	800cbe2 <TIM_ITRx_SetConfig>
      break;
 800c5bc:	e02c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800c5be:	687b      	ldr	r3, [r7, #4]
 800c5c0:	6818      	ldr	r0, [r3, #0]
 800c5c2:	683b      	ldr	r3, [r7, #0]
 800c5c4:	6859      	ldr	r1, [r3, #4]
 800c5c6:	683b      	ldr	r3, [r7, #0]
 800c5c8:	68db      	ldr	r3, [r3, #12]
 800c5ca:	461a      	mov	r2, r3
 800c5cc:	f000 fad9 	bl	800cb82 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800c5d0:	687b      	ldr	r3, [r7, #4]
 800c5d2:	681b      	ldr	r3, [r3, #0]
 800c5d4:	2160      	movs	r1, #96	; 0x60
 800c5d6:	4618      	mov	r0, r3
 800c5d8:	f000 fb03 	bl	800cbe2 <TIM_ITRx_SetConfig>
      break;
 800c5dc:	e01c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800c5de:	687b      	ldr	r3, [r7, #4]
 800c5e0:	6818      	ldr	r0, [r3, #0]
 800c5e2:	683b      	ldr	r3, [r7, #0]
 800c5e4:	6859      	ldr	r1, [r3, #4]
 800c5e6:	683b      	ldr	r3, [r7, #0]
 800c5e8:	68db      	ldr	r3, [r3, #12]
 800c5ea:	461a      	mov	r2, r3
 800c5ec:	f000 fa9a 	bl	800cb24 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800c5f0:	687b      	ldr	r3, [r7, #4]
 800c5f2:	681b      	ldr	r3, [r3, #0]
 800c5f4:	2140      	movs	r1, #64	; 0x40
 800c5f6:	4618      	mov	r0, r3
 800c5f8:	f000 faf3 	bl	800cbe2 <TIM_ITRx_SetConfig>
      break;
 800c5fc:	e00c      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800c5fe:	687b      	ldr	r3, [r7, #4]
 800c600:	681a      	ldr	r2, [r3, #0]
 800c602:	683b      	ldr	r3, [r7, #0]
 800c604:	681b      	ldr	r3, [r3, #0]
 800c606:	4619      	mov	r1, r3
 800c608:	4610      	mov	r0, r2
 800c60a:	f000 faea 	bl	800cbe2 <TIM_ITRx_SetConfig>
      break;
 800c60e:	e003      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800c610:	2301      	movs	r3, #1
 800c612:	73fb      	strb	r3, [r7, #15]
      break;
 800c614:	e000      	b.n	800c618 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800c616:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800c618:	687b      	ldr	r3, [r7, #4]
 800c61a:	2201      	movs	r2, #1
 800c61c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800c620:	687b      	ldr	r3, [r7, #4]
 800c622:	2200      	movs	r2, #0
 800c624:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 800c628:	7bfb      	ldrb	r3, [r7, #15]
}
 800c62a:	4618      	mov	r0, r3
 800c62c:	3710      	adds	r7, #16
 800c62e:	46bd      	mov	sp, r7
 800c630:	bd80      	pop	{r7, pc}

0800c632 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800c632:	b480      	push	{r7}
 800c634:	b083      	sub	sp, #12
 800c636:	af00      	add	r7, sp, #0
 800c638:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800c63a:	bf00      	nop
 800c63c:	370c      	adds	r7, #12
 800c63e:	46bd      	mov	sp, r7
 800c640:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c644:	4770      	bx	lr

0800c646 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800c646:	b480      	push	{r7}
 800c648:	b083      	sub	sp, #12
 800c64a:	af00      	add	r7, sp, #0
 800c64c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800c64e:	bf00      	nop
 800c650:	370c      	adds	r7, #12
 800c652:	46bd      	mov	sp, r7
 800c654:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c658:	4770      	bx	lr

0800c65a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800c65a:	b480      	push	{r7}
 800c65c:	b083      	sub	sp, #12
 800c65e:	af00      	add	r7, sp, #0
 800c660:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800c662:	bf00      	nop
 800c664:	370c      	adds	r7, #12
 800c666:	46bd      	mov	sp, r7
 800c668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c66c:	4770      	bx	lr

0800c66e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800c66e:	b480      	push	{r7}
 800c670:	b083      	sub	sp, #12
 800c672:	af00      	add	r7, sp, #0
 800c674:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800c676:	bf00      	nop
 800c678:	370c      	adds	r7, #12
 800c67a:	46bd      	mov	sp, r7
 800c67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c680:	4770      	bx	lr
	...

0800c684 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800c684:	b480      	push	{r7}
 800c686:	b085      	sub	sp, #20
 800c688:	af00      	add	r7, sp, #0
 800c68a:	6078      	str	r0, [r7, #4]
 800c68c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800c68e:	687b      	ldr	r3, [r7, #4]
 800c690:	681b      	ldr	r3, [r3, #0]
 800c692:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800c694:	687b      	ldr	r3, [r7, #4]
 800c696:	4a40      	ldr	r2, [pc, #256]	; (800c798 <TIM_Base_SetConfig+0x114>)
 800c698:	4293      	cmp	r3, r2
 800c69a:	d013      	beq.n	800c6c4 <TIM_Base_SetConfig+0x40>
 800c69c:	687b      	ldr	r3, [r7, #4]
 800c69e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6a2:	d00f      	beq.n	800c6c4 <TIM_Base_SetConfig+0x40>
 800c6a4:	687b      	ldr	r3, [r7, #4]
 800c6a6:	4a3d      	ldr	r2, [pc, #244]	; (800c79c <TIM_Base_SetConfig+0x118>)
 800c6a8:	4293      	cmp	r3, r2
 800c6aa:	d00b      	beq.n	800c6c4 <TIM_Base_SetConfig+0x40>
 800c6ac:	687b      	ldr	r3, [r7, #4]
 800c6ae:	4a3c      	ldr	r2, [pc, #240]	; (800c7a0 <TIM_Base_SetConfig+0x11c>)
 800c6b0:	4293      	cmp	r3, r2
 800c6b2:	d007      	beq.n	800c6c4 <TIM_Base_SetConfig+0x40>
 800c6b4:	687b      	ldr	r3, [r7, #4]
 800c6b6:	4a3b      	ldr	r2, [pc, #236]	; (800c7a4 <TIM_Base_SetConfig+0x120>)
 800c6b8:	4293      	cmp	r3, r2
 800c6ba:	d003      	beq.n	800c6c4 <TIM_Base_SetConfig+0x40>
 800c6bc:	687b      	ldr	r3, [r7, #4]
 800c6be:	4a3a      	ldr	r2, [pc, #232]	; (800c7a8 <TIM_Base_SetConfig+0x124>)
 800c6c0:	4293      	cmp	r3, r2
 800c6c2:	d108      	bne.n	800c6d6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800c6c4:	68fb      	ldr	r3, [r7, #12]
 800c6c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c6ca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800c6cc:	683b      	ldr	r3, [r7, #0]
 800c6ce:	685b      	ldr	r3, [r3, #4]
 800c6d0:	68fa      	ldr	r2, [r7, #12]
 800c6d2:	4313      	orrs	r3, r2
 800c6d4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800c6d6:	687b      	ldr	r3, [r7, #4]
 800c6d8:	4a2f      	ldr	r2, [pc, #188]	; (800c798 <TIM_Base_SetConfig+0x114>)
 800c6da:	4293      	cmp	r3, r2
 800c6dc:	d02b      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c6de:	687b      	ldr	r3, [r7, #4]
 800c6e0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800c6e4:	d027      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c6e6:	687b      	ldr	r3, [r7, #4]
 800c6e8:	4a2c      	ldr	r2, [pc, #176]	; (800c79c <TIM_Base_SetConfig+0x118>)
 800c6ea:	4293      	cmp	r3, r2
 800c6ec:	d023      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c6ee:	687b      	ldr	r3, [r7, #4]
 800c6f0:	4a2b      	ldr	r2, [pc, #172]	; (800c7a0 <TIM_Base_SetConfig+0x11c>)
 800c6f2:	4293      	cmp	r3, r2
 800c6f4:	d01f      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c6f6:	687b      	ldr	r3, [r7, #4]
 800c6f8:	4a2a      	ldr	r2, [pc, #168]	; (800c7a4 <TIM_Base_SetConfig+0x120>)
 800c6fa:	4293      	cmp	r3, r2
 800c6fc:	d01b      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c6fe:	687b      	ldr	r3, [r7, #4]
 800c700:	4a29      	ldr	r2, [pc, #164]	; (800c7a8 <TIM_Base_SetConfig+0x124>)
 800c702:	4293      	cmp	r3, r2
 800c704:	d017      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c706:	687b      	ldr	r3, [r7, #4]
 800c708:	4a28      	ldr	r2, [pc, #160]	; (800c7ac <TIM_Base_SetConfig+0x128>)
 800c70a:	4293      	cmp	r3, r2
 800c70c:	d013      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c70e:	687b      	ldr	r3, [r7, #4]
 800c710:	4a27      	ldr	r2, [pc, #156]	; (800c7b0 <TIM_Base_SetConfig+0x12c>)
 800c712:	4293      	cmp	r3, r2
 800c714:	d00f      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c716:	687b      	ldr	r3, [r7, #4]
 800c718:	4a26      	ldr	r2, [pc, #152]	; (800c7b4 <TIM_Base_SetConfig+0x130>)
 800c71a:	4293      	cmp	r3, r2
 800c71c:	d00b      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c71e:	687b      	ldr	r3, [r7, #4]
 800c720:	4a25      	ldr	r2, [pc, #148]	; (800c7b8 <TIM_Base_SetConfig+0x134>)
 800c722:	4293      	cmp	r3, r2
 800c724:	d007      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c726:	687b      	ldr	r3, [r7, #4]
 800c728:	4a24      	ldr	r2, [pc, #144]	; (800c7bc <TIM_Base_SetConfig+0x138>)
 800c72a:	4293      	cmp	r3, r2
 800c72c:	d003      	beq.n	800c736 <TIM_Base_SetConfig+0xb2>
 800c72e:	687b      	ldr	r3, [r7, #4]
 800c730:	4a23      	ldr	r2, [pc, #140]	; (800c7c0 <TIM_Base_SetConfig+0x13c>)
 800c732:	4293      	cmp	r3, r2
 800c734:	d108      	bne.n	800c748 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800c736:	68fb      	ldr	r3, [r7, #12]
 800c738:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c73c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800c73e:	683b      	ldr	r3, [r7, #0]
 800c740:	68db      	ldr	r3, [r3, #12]
 800c742:	68fa      	ldr	r2, [r7, #12]
 800c744:	4313      	orrs	r3, r2
 800c746:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800c74e:	683b      	ldr	r3, [r7, #0]
 800c750:	695b      	ldr	r3, [r3, #20]
 800c752:	4313      	orrs	r3, r2
 800c754:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	68fa      	ldr	r2, [r7, #12]
 800c75a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800c75c:	683b      	ldr	r3, [r7, #0]
 800c75e:	689a      	ldr	r2, [r3, #8]
 800c760:	687b      	ldr	r3, [r7, #4]
 800c762:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800c764:	683b      	ldr	r3, [r7, #0]
 800c766:	681a      	ldr	r2, [r3, #0]
 800c768:	687b      	ldr	r3, [r7, #4]
 800c76a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800c76c:	687b      	ldr	r3, [r7, #4]
 800c76e:	4a0a      	ldr	r2, [pc, #40]	; (800c798 <TIM_Base_SetConfig+0x114>)
 800c770:	4293      	cmp	r3, r2
 800c772:	d003      	beq.n	800c77c <TIM_Base_SetConfig+0xf8>
 800c774:	687b      	ldr	r3, [r7, #4]
 800c776:	4a0c      	ldr	r2, [pc, #48]	; (800c7a8 <TIM_Base_SetConfig+0x124>)
 800c778:	4293      	cmp	r3, r2
 800c77a:	d103      	bne.n	800c784 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800c77c:	683b      	ldr	r3, [r7, #0]
 800c77e:	691a      	ldr	r2, [r3, #16]
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800c784:	687b      	ldr	r3, [r7, #4]
 800c786:	2201      	movs	r2, #1
 800c788:	615a      	str	r2, [r3, #20]
}
 800c78a:	bf00      	nop
 800c78c:	3714      	adds	r7, #20
 800c78e:	46bd      	mov	sp, r7
 800c790:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c794:	4770      	bx	lr
 800c796:	bf00      	nop
 800c798:	40010000 	.word	0x40010000
 800c79c:	40000400 	.word	0x40000400
 800c7a0:	40000800 	.word	0x40000800
 800c7a4:	40000c00 	.word	0x40000c00
 800c7a8:	40010400 	.word	0x40010400
 800c7ac:	40014000 	.word	0x40014000
 800c7b0:	40014400 	.word	0x40014400
 800c7b4:	40014800 	.word	0x40014800
 800c7b8:	40001800 	.word	0x40001800
 800c7bc:	40001c00 	.word	0x40001c00
 800c7c0:	40002000 	.word	0x40002000

0800c7c4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c7c4:	b480      	push	{r7}
 800c7c6:	b087      	sub	sp, #28
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	6078      	str	r0, [r7, #4]
 800c7cc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800c7ce:	687b      	ldr	r3, [r7, #4]
 800c7d0:	6a1b      	ldr	r3, [r3, #32]
 800c7d2:	f023 0201 	bic.w	r2, r3, #1
 800c7d6:	687b      	ldr	r3, [r7, #4]
 800c7d8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c7da:	687b      	ldr	r3, [r7, #4]
 800c7dc:	6a1b      	ldr	r3, [r3, #32]
 800c7de:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c7e0:	687b      	ldr	r3, [r7, #4]
 800c7e2:	685b      	ldr	r3, [r3, #4]
 800c7e4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c7e6:	687b      	ldr	r3, [r7, #4]
 800c7e8:	699b      	ldr	r3, [r3, #24]
 800c7ea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c7f2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800c7f4:	68fb      	ldr	r3, [r7, #12]
 800c7f6:	f023 0303 	bic.w	r3, r3, #3
 800c7fa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c7fc:	683b      	ldr	r3, [r7, #0]
 800c7fe:	681b      	ldr	r3, [r3, #0]
 800c800:	68fa      	ldr	r2, [r7, #12]
 800c802:	4313      	orrs	r3, r2
 800c804:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800c806:	697b      	ldr	r3, [r7, #20]
 800c808:	f023 0302 	bic.w	r3, r3, #2
 800c80c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800c80e:	683b      	ldr	r3, [r7, #0]
 800c810:	689b      	ldr	r3, [r3, #8]
 800c812:	697a      	ldr	r2, [r7, #20]
 800c814:	4313      	orrs	r3, r2
 800c816:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800c818:	687b      	ldr	r3, [r7, #4]
 800c81a:	4a20      	ldr	r2, [pc, #128]	; (800c89c <TIM_OC1_SetConfig+0xd8>)
 800c81c:	4293      	cmp	r3, r2
 800c81e:	d003      	beq.n	800c828 <TIM_OC1_SetConfig+0x64>
 800c820:	687b      	ldr	r3, [r7, #4]
 800c822:	4a1f      	ldr	r2, [pc, #124]	; (800c8a0 <TIM_OC1_SetConfig+0xdc>)
 800c824:	4293      	cmp	r3, r2
 800c826:	d10c      	bne.n	800c842 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800c828:	697b      	ldr	r3, [r7, #20]
 800c82a:	f023 0308 	bic.w	r3, r3, #8
 800c82e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800c830:	683b      	ldr	r3, [r7, #0]
 800c832:	68db      	ldr	r3, [r3, #12]
 800c834:	697a      	ldr	r2, [r7, #20]
 800c836:	4313      	orrs	r3, r2
 800c838:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800c83a:	697b      	ldr	r3, [r7, #20]
 800c83c:	f023 0304 	bic.w	r3, r3, #4
 800c840:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c842:	687b      	ldr	r3, [r7, #4]
 800c844:	4a15      	ldr	r2, [pc, #84]	; (800c89c <TIM_OC1_SetConfig+0xd8>)
 800c846:	4293      	cmp	r3, r2
 800c848:	d003      	beq.n	800c852 <TIM_OC1_SetConfig+0x8e>
 800c84a:	687b      	ldr	r3, [r7, #4]
 800c84c:	4a14      	ldr	r2, [pc, #80]	; (800c8a0 <TIM_OC1_SetConfig+0xdc>)
 800c84e:	4293      	cmp	r3, r2
 800c850:	d111      	bne.n	800c876 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800c852:	693b      	ldr	r3, [r7, #16]
 800c854:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800c858:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800c85a:	693b      	ldr	r3, [r7, #16]
 800c85c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c860:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800c862:	683b      	ldr	r3, [r7, #0]
 800c864:	695b      	ldr	r3, [r3, #20]
 800c866:	693a      	ldr	r2, [r7, #16]
 800c868:	4313      	orrs	r3, r2
 800c86a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800c86c:	683b      	ldr	r3, [r7, #0]
 800c86e:	699b      	ldr	r3, [r3, #24]
 800c870:	693a      	ldr	r2, [r7, #16]
 800c872:	4313      	orrs	r3, r2
 800c874:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c876:	687b      	ldr	r3, [r7, #4]
 800c878:	693a      	ldr	r2, [r7, #16]
 800c87a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c87c:	687b      	ldr	r3, [r7, #4]
 800c87e:	68fa      	ldr	r2, [r7, #12]
 800c880:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800c882:	683b      	ldr	r3, [r7, #0]
 800c884:	685a      	ldr	r2, [r3, #4]
 800c886:	687b      	ldr	r3, [r7, #4]
 800c888:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c88a:	687b      	ldr	r3, [r7, #4]
 800c88c:	697a      	ldr	r2, [r7, #20]
 800c88e:	621a      	str	r2, [r3, #32]
}
 800c890:	bf00      	nop
 800c892:	371c      	adds	r7, #28
 800c894:	46bd      	mov	sp, r7
 800c896:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c89a:	4770      	bx	lr
 800c89c:	40010000 	.word	0x40010000
 800c8a0:	40010400 	.word	0x40010400

0800c8a4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c8a4:	b480      	push	{r7}
 800c8a6:	b087      	sub	sp, #28
 800c8a8:	af00      	add	r7, sp, #0
 800c8aa:	6078      	str	r0, [r7, #4]
 800c8ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800c8ae:	687b      	ldr	r3, [r7, #4]
 800c8b0:	6a1b      	ldr	r3, [r3, #32]
 800c8b2:	f023 0210 	bic.w	r2, r3, #16
 800c8b6:	687b      	ldr	r3, [r7, #4]
 800c8b8:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c8ba:	687b      	ldr	r3, [r7, #4]
 800c8bc:	6a1b      	ldr	r3, [r3, #32]
 800c8be:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c8c0:	687b      	ldr	r3, [r7, #4]
 800c8c2:	685b      	ldr	r3, [r3, #4]
 800c8c4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800c8c6:	687b      	ldr	r3, [r7, #4]
 800c8c8:	699b      	ldr	r3, [r3, #24]
 800c8ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800c8cc:	68fb      	ldr	r3, [r7, #12]
 800c8ce:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800c8d2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800c8d4:	68fb      	ldr	r3, [r7, #12]
 800c8d6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800c8da:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800c8dc:	683b      	ldr	r3, [r7, #0]
 800c8de:	681b      	ldr	r3, [r3, #0]
 800c8e0:	021b      	lsls	r3, r3, #8
 800c8e2:	68fa      	ldr	r2, [r7, #12]
 800c8e4:	4313      	orrs	r3, r2
 800c8e6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800c8e8:	697b      	ldr	r3, [r7, #20]
 800c8ea:	f023 0320 	bic.w	r3, r3, #32
 800c8ee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800c8f0:	683b      	ldr	r3, [r7, #0]
 800c8f2:	689b      	ldr	r3, [r3, #8]
 800c8f4:	011b      	lsls	r3, r3, #4
 800c8f6:	697a      	ldr	r2, [r7, #20]
 800c8f8:	4313      	orrs	r3, r2
 800c8fa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800c8fc:	687b      	ldr	r3, [r7, #4]
 800c8fe:	4a22      	ldr	r2, [pc, #136]	; (800c988 <TIM_OC2_SetConfig+0xe4>)
 800c900:	4293      	cmp	r3, r2
 800c902:	d003      	beq.n	800c90c <TIM_OC2_SetConfig+0x68>
 800c904:	687b      	ldr	r3, [r7, #4]
 800c906:	4a21      	ldr	r2, [pc, #132]	; (800c98c <TIM_OC2_SetConfig+0xe8>)
 800c908:	4293      	cmp	r3, r2
 800c90a:	d10d      	bne.n	800c928 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800c90c:	697b      	ldr	r3, [r7, #20]
 800c90e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800c912:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800c914:	683b      	ldr	r3, [r7, #0]
 800c916:	68db      	ldr	r3, [r3, #12]
 800c918:	011b      	lsls	r3, r3, #4
 800c91a:	697a      	ldr	r2, [r7, #20]
 800c91c:	4313      	orrs	r3, r2
 800c91e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800c920:	697b      	ldr	r3, [r7, #20]
 800c922:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800c926:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800c928:	687b      	ldr	r3, [r7, #4]
 800c92a:	4a17      	ldr	r2, [pc, #92]	; (800c988 <TIM_OC2_SetConfig+0xe4>)
 800c92c:	4293      	cmp	r3, r2
 800c92e:	d003      	beq.n	800c938 <TIM_OC2_SetConfig+0x94>
 800c930:	687b      	ldr	r3, [r7, #4]
 800c932:	4a16      	ldr	r2, [pc, #88]	; (800c98c <TIM_OC2_SetConfig+0xe8>)
 800c934:	4293      	cmp	r3, r2
 800c936:	d113      	bne.n	800c960 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800c938:	693b      	ldr	r3, [r7, #16]
 800c93a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800c93e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800c940:	693b      	ldr	r3, [r7, #16]
 800c942:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c946:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800c948:	683b      	ldr	r3, [r7, #0]
 800c94a:	695b      	ldr	r3, [r3, #20]
 800c94c:	009b      	lsls	r3, r3, #2
 800c94e:	693a      	ldr	r2, [r7, #16]
 800c950:	4313      	orrs	r3, r2
 800c952:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800c954:	683b      	ldr	r3, [r7, #0]
 800c956:	699b      	ldr	r3, [r3, #24]
 800c958:	009b      	lsls	r3, r3, #2
 800c95a:	693a      	ldr	r2, [r7, #16]
 800c95c:	4313      	orrs	r3, r2
 800c95e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800c960:	687b      	ldr	r3, [r7, #4]
 800c962:	693a      	ldr	r2, [r7, #16]
 800c964:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800c966:	687b      	ldr	r3, [r7, #4]
 800c968:	68fa      	ldr	r2, [r7, #12]
 800c96a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800c96c:	683b      	ldr	r3, [r7, #0]
 800c96e:	685a      	ldr	r2, [r3, #4]
 800c970:	687b      	ldr	r3, [r7, #4]
 800c972:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800c974:	687b      	ldr	r3, [r7, #4]
 800c976:	697a      	ldr	r2, [r7, #20]
 800c978:	621a      	str	r2, [r3, #32]
}
 800c97a:	bf00      	nop
 800c97c:	371c      	adds	r7, #28
 800c97e:	46bd      	mov	sp, r7
 800c980:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c984:	4770      	bx	lr
 800c986:	bf00      	nop
 800c988:	40010000 	.word	0x40010000
 800c98c:	40010400 	.word	0x40010400

0800c990 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800c990:	b480      	push	{r7}
 800c992:	b087      	sub	sp, #28
 800c994:	af00      	add	r7, sp, #0
 800c996:	6078      	str	r0, [r7, #4]
 800c998:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800c99a:	687b      	ldr	r3, [r7, #4]
 800c99c:	6a1b      	ldr	r3, [r3, #32]
 800c99e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800c9a2:	687b      	ldr	r3, [r7, #4]
 800c9a4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800c9a6:	687b      	ldr	r3, [r7, #4]
 800c9a8:	6a1b      	ldr	r3, [r3, #32]
 800c9aa:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	685b      	ldr	r3, [r3, #4]
 800c9b0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800c9b2:	687b      	ldr	r3, [r7, #4]
 800c9b4:	69db      	ldr	r3, [r3, #28]
 800c9b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800c9b8:	68fb      	ldr	r3, [r7, #12]
 800c9ba:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800c9be:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800c9c0:	68fb      	ldr	r3, [r7, #12]
 800c9c2:	f023 0303 	bic.w	r3, r3, #3
 800c9c6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800c9c8:	683b      	ldr	r3, [r7, #0]
 800c9ca:	681b      	ldr	r3, [r3, #0]
 800c9cc:	68fa      	ldr	r2, [r7, #12]
 800c9ce:	4313      	orrs	r3, r2
 800c9d0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800c9d2:	697b      	ldr	r3, [r7, #20]
 800c9d4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800c9d8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800c9da:	683b      	ldr	r3, [r7, #0]
 800c9dc:	689b      	ldr	r3, [r3, #8]
 800c9de:	021b      	lsls	r3, r3, #8
 800c9e0:	697a      	ldr	r2, [r7, #20]
 800c9e2:	4313      	orrs	r3, r2
 800c9e4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800c9e6:	687b      	ldr	r3, [r7, #4]
 800c9e8:	4a21      	ldr	r2, [pc, #132]	; (800ca70 <TIM_OC3_SetConfig+0xe0>)
 800c9ea:	4293      	cmp	r3, r2
 800c9ec:	d003      	beq.n	800c9f6 <TIM_OC3_SetConfig+0x66>
 800c9ee:	687b      	ldr	r3, [r7, #4]
 800c9f0:	4a20      	ldr	r2, [pc, #128]	; (800ca74 <TIM_OC3_SetConfig+0xe4>)
 800c9f2:	4293      	cmp	r3, r2
 800c9f4:	d10d      	bne.n	800ca12 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800c9f6:	697b      	ldr	r3, [r7, #20]
 800c9f8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800c9fc:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800c9fe:	683b      	ldr	r3, [r7, #0]
 800ca00:	68db      	ldr	r3, [r3, #12]
 800ca02:	021b      	lsls	r3, r3, #8
 800ca04:	697a      	ldr	r2, [r7, #20]
 800ca06:	4313      	orrs	r3, r2
 800ca08:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800ca0a:	697b      	ldr	r3, [r7, #20]
 800ca0c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800ca10:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800ca12:	687b      	ldr	r3, [r7, #4]
 800ca14:	4a16      	ldr	r2, [pc, #88]	; (800ca70 <TIM_OC3_SetConfig+0xe0>)
 800ca16:	4293      	cmp	r3, r2
 800ca18:	d003      	beq.n	800ca22 <TIM_OC3_SetConfig+0x92>
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	4a15      	ldr	r2, [pc, #84]	; (800ca74 <TIM_OC3_SetConfig+0xe4>)
 800ca1e:	4293      	cmp	r3, r2
 800ca20:	d113      	bne.n	800ca4a <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800ca22:	693b      	ldr	r3, [r7, #16]
 800ca24:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800ca28:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ca2a:	693b      	ldr	r3, [r7, #16]
 800ca2c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800ca30:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ca32:	683b      	ldr	r3, [r7, #0]
 800ca34:	695b      	ldr	r3, [r3, #20]
 800ca36:	011b      	lsls	r3, r3, #4
 800ca38:	693a      	ldr	r2, [r7, #16]
 800ca3a:	4313      	orrs	r3, r2
 800ca3c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ca3e:	683b      	ldr	r3, [r7, #0]
 800ca40:	699b      	ldr	r3, [r3, #24]
 800ca42:	011b      	lsls	r3, r3, #4
 800ca44:	693a      	ldr	r2, [r7, #16]
 800ca46:	4313      	orrs	r3, r2
 800ca48:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	693a      	ldr	r2, [r7, #16]
 800ca4e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ca50:	687b      	ldr	r3, [r7, #4]
 800ca52:	68fa      	ldr	r2, [r7, #12]
 800ca54:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ca56:	683b      	ldr	r3, [r7, #0]
 800ca58:	685a      	ldr	r2, [r3, #4]
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ca5e:	687b      	ldr	r3, [r7, #4]
 800ca60:	697a      	ldr	r2, [r7, #20]
 800ca62:	621a      	str	r2, [r3, #32]
}
 800ca64:	bf00      	nop
 800ca66:	371c      	adds	r7, #28
 800ca68:	46bd      	mov	sp, r7
 800ca6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ca6e:	4770      	bx	lr
 800ca70:	40010000 	.word	0x40010000
 800ca74:	40010400 	.word	0x40010400

0800ca78 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800ca78:	b480      	push	{r7}
 800ca7a:	b087      	sub	sp, #28
 800ca7c:	af00      	add	r7, sp, #0
 800ca7e:	6078      	str	r0, [r7, #4]
 800ca80:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	6a1b      	ldr	r3, [r3, #32]
 800ca86:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ca8a:	687b      	ldr	r3, [r7, #4]
 800ca8c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ca8e:	687b      	ldr	r3, [r7, #4]
 800ca90:	6a1b      	ldr	r3, [r3, #32]
 800ca92:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ca94:	687b      	ldr	r3, [r7, #4]
 800ca96:	685b      	ldr	r3, [r3, #4]
 800ca98:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ca9a:	687b      	ldr	r3, [r7, #4]
 800ca9c:	69db      	ldr	r3, [r3, #28]
 800ca9e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800caa0:	68fb      	ldr	r3, [r7, #12]
 800caa2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800caa6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800caa8:	68fb      	ldr	r3, [r7, #12]
 800caaa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800caae:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800cab0:	683b      	ldr	r3, [r7, #0]
 800cab2:	681b      	ldr	r3, [r3, #0]
 800cab4:	021b      	lsls	r3, r3, #8
 800cab6:	68fa      	ldr	r2, [r7, #12]
 800cab8:	4313      	orrs	r3, r2
 800caba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800cabc:	693b      	ldr	r3, [r7, #16]
 800cabe:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800cac2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800cac4:	683b      	ldr	r3, [r7, #0]
 800cac6:	689b      	ldr	r3, [r3, #8]
 800cac8:	031b      	lsls	r3, r3, #12
 800caca:	693a      	ldr	r2, [r7, #16]
 800cacc:	4313      	orrs	r3, r2
 800cace:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800cad0:	687b      	ldr	r3, [r7, #4]
 800cad2:	4a12      	ldr	r2, [pc, #72]	; (800cb1c <TIM_OC4_SetConfig+0xa4>)
 800cad4:	4293      	cmp	r3, r2
 800cad6:	d003      	beq.n	800cae0 <TIM_OC4_SetConfig+0x68>
 800cad8:	687b      	ldr	r3, [r7, #4]
 800cada:	4a11      	ldr	r2, [pc, #68]	; (800cb20 <TIM_OC4_SetConfig+0xa8>)
 800cadc:	4293      	cmp	r3, r2
 800cade:	d109      	bne.n	800caf4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800cae0:	697b      	ldr	r3, [r7, #20]
 800cae2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800cae6:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800cae8:	683b      	ldr	r3, [r7, #0]
 800caea:	695b      	ldr	r3, [r3, #20]
 800caec:	019b      	lsls	r3, r3, #6
 800caee:	697a      	ldr	r2, [r7, #20]
 800caf0:	4313      	orrs	r3, r2
 800caf2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	697a      	ldr	r2, [r7, #20]
 800caf8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800cafa:	687b      	ldr	r3, [r7, #4]
 800cafc:	68fa      	ldr	r2, [r7, #12]
 800cafe:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800cb00:	683b      	ldr	r3, [r7, #0]
 800cb02:	685a      	ldr	r2, [r3, #4]
 800cb04:	687b      	ldr	r3, [r7, #4]
 800cb06:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800cb08:	687b      	ldr	r3, [r7, #4]
 800cb0a:	693a      	ldr	r2, [r7, #16]
 800cb0c:	621a      	str	r2, [r3, #32]
}
 800cb0e:	bf00      	nop
 800cb10:	371c      	adds	r7, #28
 800cb12:	46bd      	mov	sp, r7
 800cb14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb18:	4770      	bx	lr
 800cb1a:	bf00      	nop
 800cb1c:	40010000 	.word	0x40010000
 800cb20:	40010400 	.word	0x40010400

0800cb24 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb24:	b480      	push	{r7}
 800cb26:	b087      	sub	sp, #28
 800cb28:	af00      	add	r7, sp, #0
 800cb2a:	60f8      	str	r0, [r7, #12]
 800cb2c:	60b9      	str	r1, [r7, #8]
 800cb2e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800cb30:	68fb      	ldr	r3, [r7, #12]
 800cb32:	6a1b      	ldr	r3, [r3, #32]
 800cb34:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800cb36:	68fb      	ldr	r3, [r7, #12]
 800cb38:	6a1b      	ldr	r3, [r3, #32]
 800cb3a:	f023 0201 	bic.w	r2, r3, #1
 800cb3e:	68fb      	ldr	r3, [r7, #12]
 800cb40:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb42:	68fb      	ldr	r3, [r7, #12]
 800cb44:	699b      	ldr	r3, [r3, #24]
 800cb46:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800cb48:	693b      	ldr	r3, [r7, #16]
 800cb4a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800cb4e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800cb50:	687b      	ldr	r3, [r7, #4]
 800cb52:	011b      	lsls	r3, r3, #4
 800cb54:	693a      	ldr	r2, [r7, #16]
 800cb56:	4313      	orrs	r3, r2
 800cb58:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800cb5a:	697b      	ldr	r3, [r7, #20]
 800cb5c:	f023 030a 	bic.w	r3, r3, #10
 800cb60:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800cb62:	697a      	ldr	r2, [r7, #20]
 800cb64:	68bb      	ldr	r3, [r7, #8]
 800cb66:	4313      	orrs	r3, r2
 800cb68:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800cb6a:	68fb      	ldr	r3, [r7, #12]
 800cb6c:	693a      	ldr	r2, [r7, #16]
 800cb6e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cb70:	68fb      	ldr	r3, [r7, #12]
 800cb72:	697a      	ldr	r2, [r7, #20]
 800cb74:	621a      	str	r2, [r3, #32]
}
 800cb76:	bf00      	nop
 800cb78:	371c      	adds	r7, #28
 800cb7a:	46bd      	mov	sp, r7
 800cb7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb80:	4770      	bx	lr

0800cb82 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800cb82:	b480      	push	{r7}
 800cb84:	b087      	sub	sp, #28
 800cb86:	af00      	add	r7, sp, #0
 800cb88:	60f8      	str	r0, [r7, #12]
 800cb8a:	60b9      	str	r1, [r7, #8]
 800cb8c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800cb8e:	68fb      	ldr	r3, [r7, #12]
 800cb90:	6a1b      	ldr	r3, [r3, #32]
 800cb92:	f023 0210 	bic.w	r2, r3, #16
 800cb96:	68fb      	ldr	r3, [r7, #12]
 800cb98:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800cb9a:	68fb      	ldr	r3, [r7, #12]
 800cb9c:	699b      	ldr	r3, [r3, #24]
 800cb9e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800cba0:	68fb      	ldr	r3, [r7, #12]
 800cba2:	6a1b      	ldr	r3, [r3, #32]
 800cba4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800cba6:	697b      	ldr	r3, [r7, #20]
 800cba8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800cbac:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800cbae:	687b      	ldr	r3, [r7, #4]
 800cbb0:	031b      	lsls	r3, r3, #12
 800cbb2:	697a      	ldr	r2, [r7, #20]
 800cbb4:	4313      	orrs	r3, r2
 800cbb6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800cbb8:	693b      	ldr	r3, [r7, #16]
 800cbba:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800cbbe:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800cbc0:	68bb      	ldr	r3, [r7, #8]
 800cbc2:	011b      	lsls	r3, r3, #4
 800cbc4:	693a      	ldr	r2, [r7, #16]
 800cbc6:	4313      	orrs	r3, r2
 800cbc8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800cbca:	68fb      	ldr	r3, [r7, #12]
 800cbcc:	697a      	ldr	r2, [r7, #20]
 800cbce:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800cbd0:	68fb      	ldr	r3, [r7, #12]
 800cbd2:	693a      	ldr	r2, [r7, #16]
 800cbd4:	621a      	str	r2, [r3, #32]
}
 800cbd6:	bf00      	nop
 800cbd8:	371c      	adds	r7, #28
 800cbda:	46bd      	mov	sp, r7
 800cbdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbe0:	4770      	bx	lr

0800cbe2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800cbe2:	b480      	push	{r7}
 800cbe4:	b085      	sub	sp, #20
 800cbe6:	af00      	add	r7, sp, #0
 800cbe8:	6078      	str	r0, [r7, #4]
 800cbea:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800cbec:	687b      	ldr	r3, [r7, #4]
 800cbee:	689b      	ldr	r3, [r3, #8]
 800cbf0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800cbf2:	68fb      	ldr	r3, [r7, #12]
 800cbf4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cbf8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800cbfa:	683a      	ldr	r2, [r7, #0]
 800cbfc:	68fb      	ldr	r3, [r7, #12]
 800cbfe:	4313      	orrs	r3, r2
 800cc00:	f043 0307 	orr.w	r3, r3, #7
 800cc04:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc06:	687b      	ldr	r3, [r7, #4]
 800cc08:	68fa      	ldr	r2, [r7, #12]
 800cc0a:	609a      	str	r2, [r3, #8]
}
 800cc0c:	bf00      	nop
 800cc0e:	3714      	adds	r7, #20
 800cc10:	46bd      	mov	sp, r7
 800cc12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc16:	4770      	bx	lr

0800cc18 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800cc18:	b480      	push	{r7}
 800cc1a:	b087      	sub	sp, #28
 800cc1c:	af00      	add	r7, sp, #0
 800cc1e:	60f8      	str	r0, [r7, #12]
 800cc20:	60b9      	str	r1, [r7, #8]
 800cc22:	607a      	str	r2, [r7, #4]
 800cc24:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800cc26:	68fb      	ldr	r3, [r7, #12]
 800cc28:	689b      	ldr	r3, [r3, #8]
 800cc2a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cc2c:	697b      	ldr	r3, [r7, #20]
 800cc2e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800cc32:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800cc34:	683b      	ldr	r3, [r7, #0]
 800cc36:	021a      	lsls	r2, r3, #8
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	431a      	orrs	r2, r3
 800cc3c:	68bb      	ldr	r3, [r7, #8]
 800cc3e:	4313      	orrs	r3, r2
 800cc40:	697a      	ldr	r2, [r7, #20]
 800cc42:	4313      	orrs	r3, r2
 800cc44:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800cc46:	68fb      	ldr	r3, [r7, #12]
 800cc48:	697a      	ldr	r2, [r7, #20]
 800cc4a:	609a      	str	r2, [r3, #8]
}
 800cc4c:	bf00      	nop
 800cc4e:	371c      	adds	r7, #28
 800cc50:	46bd      	mov	sp, r7
 800cc52:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc56:	4770      	bx	lr

0800cc58 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800cc58:	b480      	push	{r7}
 800cc5a:	b087      	sub	sp, #28
 800cc5c:	af00      	add	r7, sp, #0
 800cc5e:	60f8      	str	r0, [r7, #12]
 800cc60:	60b9      	str	r1, [r7, #8]
 800cc62:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800cc64:	68bb      	ldr	r3, [r7, #8]
 800cc66:	f003 031f 	and.w	r3, r3, #31
 800cc6a:	2201      	movs	r2, #1
 800cc6c:	fa02 f303 	lsl.w	r3, r2, r3
 800cc70:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800cc72:	68fb      	ldr	r3, [r7, #12]
 800cc74:	6a1a      	ldr	r2, [r3, #32]
 800cc76:	697b      	ldr	r3, [r7, #20]
 800cc78:	43db      	mvns	r3, r3
 800cc7a:	401a      	ands	r2, r3
 800cc7c:	68fb      	ldr	r3, [r7, #12]
 800cc7e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800cc80:	68fb      	ldr	r3, [r7, #12]
 800cc82:	6a1a      	ldr	r2, [r3, #32]
 800cc84:	68bb      	ldr	r3, [r7, #8]
 800cc86:	f003 031f 	and.w	r3, r3, #31
 800cc8a:	6879      	ldr	r1, [r7, #4]
 800cc8c:	fa01 f303 	lsl.w	r3, r1, r3
 800cc90:	431a      	orrs	r2, r3
 800cc92:	68fb      	ldr	r3, [r7, #12]
 800cc94:	621a      	str	r2, [r3, #32]
}
 800cc96:	bf00      	nop
 800cc98:	371c      	adds	r7, #28
 800cc9a:	46bd      	mov	sp, r7
 800cc9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cca0:	4770      	bx	lr
	...

0800cca4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800cca4:	b480      	push	{r7}
 800cca6:	b085      	sub	sp, #20
 800cca8:	af00      	add	r7, sp, #0
 800ccaa:	6078      	str	r0, [r7, #4]
 800ccac:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800ccae:	687b      	ldr	r3, [r7, #4]
 800ccb0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ccb4:	2b01      	cmp	r3, #1
 800ccb6:	d101      	bne.n	800ccbc <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800ccb8:	2302      	movs	r3, #2
 800ccba:	e05a      	b.n	800cd72 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800ccbc:	687b      	ldr	r3, [r7, #4]
 800ccbe:	2201      	movs	r2, #1
 800ccc0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ccc4:	687b      	ldr	r3, [r7, #4]
 800ccc6:	2202      	movs	r2, #2
 800ccc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	685b      	ldr	r3, [r3, #4]
 800ccd2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800ccd4:	687b      	ldr	r3, [r7, #4]
 800ccd6:	681b      	ldr	r3, [r3, #0]
 800ccd8:	689b      	ldr	r3, [r3, #8]
 800ccda:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800ccdc:	68fb      	ldr	r3, [r7, #12]
 800ccde:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800cce2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800cce4:	683b      	ldr	r3, [r7, #0]
 800cce6:	681b      	ldr	r3, [r3, #0]
 800cce8:	68fa      	ldr	r2, [r7, #12]
 800ccea:	4313      	orrs	r3, r2
 800ccec:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800ccee:	687b      	ldr	r3, [r7, #4]
 800ccf0:	681b      	ldr	r3, [r3, #0]
 800ccf2:	68fa      	ldr	r2, [r7, #12]
 800ccf4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ccf6:	687b      	ldr	r3, [r7, #4]
 800ccf8:	681b      	ldr	r3, [r3, #0]
 800ccfa:	4a21      	ldr	r2, [pc, #132]	; (800cd80 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ccfc:	4293      	cmp	r3, r2
 800ccfe:	d022      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd00:	687b      	ldr	r3, [r7, #4]
 800cd02:	681b      	ldr	r3, [r3, #0]
 800cd04:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800cd08:	d01d      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	681b      	ldr	r3, [r3, #0]
 800cd0e:	4a1d      	ldr	r2, [pc, #116]	; (800cd84 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800cd10:	4293      	cmp	r3, r2
 800cd12:	d018      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	681b      	ldr	r3, [r3, #0]
 800cd18:	4a1b      	ldr	r2, [pc, #108]	; (800cd88 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800cd1a:	4293      	cmp	r3, r2
 800cd1c:	d013      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd1e:	687b      	ldr	r3, [r7, #4]
 800cd20:	681b      	ldr	r3, [r3, #0]
 800cd22:	4a1a      	ldr	r2, [pc, #104]	; (800cd8c <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800cd24:	4293      	cmp	r3, r2
 800cd26:	d00e      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	4a18      	ldr	r2, [pc, #96]	; (800cd90 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800cd2e:	4293      	cmp	r3, r2
 800cd30:	d009      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	681b      	ldr	r3, [r3, #0]
 800cd36:	4a17      	ldr	r2, [pc, #92]	; (800cd94 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800cd38:	4293      	cmp	r3, r2
 800cd3a:	d004      	beq.n	800cd46 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800cd3c:	687b      	ldr	r3, [r7, #4]
 800cd3e:	681b      	ldr	r3, [r3, #0]
 800cd40:	4a15      	ldr	r2, [pc, #84]	; (800cd98 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800cd42:	4293      	cmp	r3, r2
 800cd44:	d10c      	bne.n	800cd60 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800cd46:	68bb      	ldr	r3, [r7, #8]
 800cd48:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800cd4c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800cd4e:	683b      	ldr	r3, [r7, #0]
 800cd50:	685b      	ldr	r3, [r3, #4]
 800cd52:	68ba      	ldr	r2, [r7, #8]
 800cd54:	4313      	orrs	r3, r2
 800cd56:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	68ba      	ldr	r2, [r7, #8]
 800cd5e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800cd60:	687b      	ldr	r3, [r7, #4]
 800cd62:	2201      	movs	r2, #1
 800cd64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800cd68:	687b      	ldr	r3, [r7, #4]
 800cd6a:	2200      	movs	r2, #0
 800cd6c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800cd70:	2300      	movs	r3, #0
}
 800cd72:	4618      	mov	r0, r3
 800cd74:	3714      	adds	r7, #20
 800cd76:	46bd      	mov	sp, r7
 800cd78:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cd7c:	4770      	bx	lr
 800cd7e:	bf00      	nop
 800cd80:	40010000 	.word	0x40010000
 800cd84:	40000400 	.word	0x40000400
 800cd88:	40000800 	.word	0x40000800
 800cd8c:	40000c00 	.word	0x40000c00
 800cd90:	40010400 	.word	0x40010400
 800cd94:	40014000 	.word	0x40014000
 800cd98:	40001800 	.word	0x40001800

0800cd9c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800cd9c:	b480      	push	{r7}
 800cd9e:	b083      	sub	sp, #12
 800cda0:	af00      	add	r7, sp, #0
 800cda2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800cda4:	bf00      	nop
 800cda6:	370c      	adds	r7, #12
 800cda8:	46bd      	mov	sp, r7
 800cdaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdae:	4770      	bx	lr

0800cdb0 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800cdb0:	b480      	push	{r7}
 800cdb2:	b083      	sub	sp, #12
 800cdb4:	af00      	add	r7, sp, #0
 800cdb6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800cdb8:	bf00      	nop
 800cdba:	370c      	adds	r7, #12
 800cdbc:	46bd      	mov	sp, r7
 800cdbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cdc2:	4770      	bx	lr

0800cdc4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800cdc4:	b580      	push	{r7, lr}
 800cdc6:	b082      	sub	sp, #8
 800cdc8:	af00      	add	r7, sp, #0
 800cdca:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800cdcc:	687b      	ldr	r3, [r7, #4]
 800cdce:	2b00      	cmp	r3, #0
 800cdd0:	d101      	bne.n	800cdd6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800cdd2:	2301      	movs	r3, #1
 800cdd4:	e03f      	b.n	800ce56 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800cdd6:	687b      	ldr	r3, [r7, #4]
 800cdd8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800cddc:	b2db      	uxtb	r3, r3
 800cdde:	2b00      	cmp	r3, #0
 800cde0:	d106      	bne.n	800cdf0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800cde2:	687b      	ldr	r3, [r7, #4]
 800cde4:	2200      	movs	r2, #0
 800cde6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800cdea:	6878      	ldr	r0, [r7, #4]
 800cdec:	f7f6 fad4 	bl	8003398 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800cdf0:	687b      	ldr	r3, [r7, #4]
 800cdf2:	2224      	movs	r2, #36	; 0x24
 800cdf4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800cdf8:	687b      	ldr	r3, [r7, #4]
 800cdfa:	681b      	ldr	r3, [r3, #0]
 800cdfc:	68da      	ldr	r2, [r3, #12]
 800cdfe:	687b      	ldr	r3, [r7, #4]
 800ce00:	681b      	ldr	r3, [r3, #0]
 800ce02:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800ce06:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800ce08:	6878      	ldr	r0, [r7, #4]
 800ce0a:	f000 f9cb 	bl	800d1a4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800ce0e:	687b      	ldr	r3, [r7, #4]
 800ce10:	681b      	ldr	r3, [r3, #0]
 800ce12:	691a      	ldr	r2, [r3, #16]
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	681b      	ldr	r3, [r3, #0]
 800ce18:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800ce1c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800ce1e:	687b      	ldr	r3, [r7, #4]
 800ce20:	681b      	ldr	r3, [r3, #0]
 800ce22:	695a      	ldr	r2, [r3, #20]
 800ce24:	687b      	ldr	r3, [r7, #4]
 800ce26:	681b      	ldr	r3, [r3, #0]
 800ce28:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800ce2c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	681b      	ldr	r3, [r3, #0]
 800ce32:	68da      	ldr	r2, [r3, #12]
 800ce34:	687b      	ldr	r3, [r7, #4]
 800ce36:	681b      	ldr	r3, [r3, #0]
 800ce38:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800ce3c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ce3e:	687b      	ldr	r3, [r7, #4]
 800ce40:	2200      	movs	r2, #0
 800ce42:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800ce44:	687b      	ldr	r3, [r7, #4]
 800ce46:	2220      	movs	r2, #32
 800ce48:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800ce4c:	687b      	ldr	r3, [r7, #4]
 800ce4e:	2220      	movs	r2, #32
 800ce50:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ce54:	2300      	movs	r3, #0
}
 800ce56:	4618      	mov	r0, r3
 800ce58:	3708      	adds	r7, #8
 800ce5a:	46bd      	mov	sp, r7
 800ce5c:	bd80      	pop	{r7, pc}

0800ce5e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ce5e:	b580      	push	{r7, lr}
 800ce60:	b08a      	sub	sp, #40	; 0x28
 800ce62:	af02      	add	r7, sp, #8
 800ce64:	60f8      	str	r0, [r7, #12]
 800ce66:	60b9      	str	r1, [r7, #8]
 800ce68:	603b      	str	r3, [r7, #0]
 800ce6a:	4613      	mov	r3, r2
 800ce6c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ce6e:	2300      	movs	r3, #0
 800ce70:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ce78:	b2db      	uxtb	r3, r3
 800ce7a:	2b20      	cmp	r3, #32
 800ce7c:	d17c      	bne.n	800cf78 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ce7e:	68bb      	ldr	r3, [r7, #8]
 800ce80:	2b00      	cmp	r3, #0
 800ce82:	d002      	beq.n	800ce8a <HAL_UART_Transmit+0x2c>
 800ce84:	88fb      	ldrh	r3, [r7, #6]
 800ce86:	2b00      	cmp	r3, #0
 800ce88:	d101      	bne.n	800ce8e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ce8a:	2301      	movs	r3, #1
 800ce8c:	e075      	b.n	800cf7a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ce8e:	68fb      	ldr	r3, [r7, #12]
 800ce90:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ce94:	2b01      	cmp	r3, #1
 800ce96:	d101      	bne.n	800ce9c <HAL_UART_Transmit+0x3e>
 800ce98:	2302      	movs	r3, #2
 800ce9a:	e06e      	b.n	800cf7a <HAL_UART_Transmit+0x11c>
 800ce9c:	68fb      	ldr	r3, [r7, #12]
 800ce9e:	2201      	movs	r2, #1
 800cea0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cea4:	68fb      	ldr	r3, [r7, #12]
 800cea6:	2200      	movs	r2, #0
 800cea8:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ceaa:	68fb      	ldr	r3, [r7, #12]
 800ceac:	2221      	movs	r2, #33	; 0x21
 800ceae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ceb2:	f7fa fc65 	bl	8007780 <HAL_GetTick>
 800ceb6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ceb8:	68fb      	ldr	r3, [r7, #12]
 800ceba:	88fa      	ldrh	r2, [r7, #6]
 800cebc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800cebe:	68fb      	ldr	r3, [r7, #12]
 800cec0:	88fa      	ldrh	r2, [r7, #6]
 800cec2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cec4:	68fb      	ldr	r3, [r7, #12]
 800cec6:	689b      	ldr	r3, [r3, #8]
 800cec8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cecc:	d108      	bne.n	800cee0 <HAL_UART_Transmit+0x82>
 800cece:	68fb      	ldr	r3, [r7, #12]
 800ced0:	691b      	ldr	r3, [r3, #16]
 800ced2:	2b00      	cmp	r3, #0
 800ced4:	d104      	bne.n	800cee0 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800ced6:	2300      	movs	r3, #0
 800ced8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ceda:	68bb      	ldr	r3, [r7, #8]
 800cedc:	61bb      	str	r3, [r7, #24]
 800cede:	e003      	b.n	800cee8 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800cee0:	68bb      	ldr	r3, [r7, #8]
 800cee2:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800cee4:	2300      	movs	r3, #0
 800cee6:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800cee8:	68fb      	ldr	r3, [r7, #12]
 800ceea:	2200      	movs	r2, #0
 800ceec:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800cef0:	e02a      	b.n	800cf48 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800cef2:	683b      	ldr	r3, [r7, #0]
 800cef4:	9300      	str	r3, [sp, #0]
 800cef6:	697b      	ldr	r3, [r7, #20]
 800cef8:	2200      	movs	r2, #0
 800cefa:	2180      	movs	r1, #128	; 0x80
 800cefc:	68f8      	ldr	r0, [r7, #12]
 800cefe:	f000 f8e2 	bl	800d0c6 <UART_WaitOnFlagUntilTimeout>
 800cf02:	4603      	mov	r3, r0
 800cf04:	2b00      	cmp	r3, #0
 800cf06:	d001      	beq.n	800cf0c <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800cf08:	2303      	movs	r3, #3
 800cf0a:	e036      	b.n	800cf7a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800cf0c:	69fb      	ldr	r3, [r7, #28]
 800cf0e:	2b00      	cmp	r3, #0
 800cf10:	d10b      	bne.n	800cf2a <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800cf12:	69bb      	ldr	r3, [r7, #24]
 800cf14:	881b      	ldrh	r3, [r3, #0]
 800cf16:	461a      	mov	r2, r3
 800cf18:	68fb      	ldr	r3, [r7, #12]
 800cf1a:	681b      	ldr	r3, [r3, #0]
 800cf1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800cf20:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800cf22:	69bb      	ldr	r3, [r7, #24]
 800cf24:	3302      	adds	r3, #2
 800cf26:	61bb      	str	r3, [r7, #24]
 800cf28:	e007      	b.n	800cf3a <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800cf2a:	69fb      	ldr	r3, [r7, #28]
 800cf2c:	781a      	ldrb	r2, [r3, #0]
 800cf2e:	68fb      	ldr	r3, [r7, #12]
 800cf30:	681b      	ldr	r3, [r3, #0]
 800cf32:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800cf34:	69fb      	ldr	r3, [r7, #28]
 800cf36:	3301      	adds	r3, #1
 800cf38:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800cf3a:	68fb      	ldr	r3, [r7, #12]
 800cf3c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cf3e:	b29b      	uxth	r3, r3
 800cf40:	3b01      	subs	r3, #1
 800cf42:	b29a      	uxth	r2, r3
 800cf44:	68fb      	ldr	r3, [r7, #12]
 800cf46:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800cf48:	68fb      	ldr	r3, [r7, #12]
 800cf4a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800cf4c:	b29b      	uxth	r3, r3
 800cf4e:	2b00      	cmp	r3, #0
 800cf50:	d1cf      	bne.n	800cef2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800cf52:	683b      	ldr	r3, [r7, #0]
 800cf54:	9300      	str	r3, [sp, #0]
 800cf56:	697b      	ldr	r3, [r7, #20]
 800cf58:	2200      	movs	r2, #0
 800cf5a:	2140      	movs	r1, #64	; 0x40
 800cf5c:	68f8      	ldr	r0, [r7, #12]
 800cf5e:	f000 f8b2 	bl	800d0c6 <UART_WaitOnFlagUntilTimeout>
 800cf62:	4603      	mov	r3, r0
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d001      	beq.n	800cf6c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800cf68:	2303      	movs	r3, #3
 800cf6a:	e006      	b.n	800cf7a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800cf6c:	68fb      	ldr	r3, [r7, #12]
 800cf6e:	2220      	movs	r2, #32
 800cf70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800cf74:	2300      	movs	r3, #0
 800cf76:	e000      	b.n	800cf7a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800cf78:	2302      	movs	r3, #2
  }
}
 800cf7a:	4618      	mov	r0, r3
 800cf7c:	3720      	adds	r7, #32
 800cf7e:	46bd      	mov	sp, r7
 800cf80:	bd80      	pop	{r7, pc}

0800cf82 <HAL_UART_Receive>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800cf82:	b580      	push	{r7, lr}
 800cf84:	b08a      	sub	sp, #40	; 0x28
 800cf86:	af02      	add	r7, sp, #8
 800cf88:	60f8      	str	r0, [r7, #12]
 800cf8a:	60b9      	str	r1, [r7, #8]
 800cf8c:	603b      	str	r3, [r7, #0]
 800cf8e:	4613      	mov	r3, r2
 800cf90:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800cf92:	2300      	movs	r3, #0
 800cf94:	617b      	str	r3, [r7, #20]

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800cf96:	68fb      	ldr	r3, [r7, #12]
 800cf98:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800cf9c:	b2db      	uxtb	r3, r3
 800cf9e:	2b20      	cmp	r3, #32
 800cfa0:	f040 808c 	bne.w	800d0bc <HAL_UART_Receive+0x13a>
  {
    if ((pData == NULL) || (Size == 0U))
 800cfa4:	68bb      	ldr	r3, [r7, #8]
 800cfa6:	2b00      	cmp	r3, #0
 800cfa8:	d002      	beq.n	800cfb0 <HAL_UART_Receive+0x2e>
 800cfaa:	88fb      	ldrh	r3, [r7, #6]
 800cfac:	2b00      	cmp	r3, #0
 800cfae:	d101      	bne.n	800cfb4 <HAL_UART_Receive+0x32>
    {
      return  HAL_ERROR;
 800cfb0:	2301      	movs	r3, #1
 800cfb2:	e084      	b.n	800d0be <HAL_UART_Receive+0x13c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800cfb4:	68fb      	ldr	r3, [r7, #12]
 800cfb6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800cfba:	2b01      	cmp	r3, #1
 800cfbc:	d101      	bne.n	800cfc2 <HAL_UART_Receive+0x40>
 800cfbe:	2302      	movs	r3, #2
 800cfc0:	e07d      	b.n	800d0be <HAL_UART_Receive+0x13c>
 800cfc2:	68fb      	ldr	r3, [r7, #12]
 800cfc4:	2201      	movs	r2, #1
 800cfc6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cfca:	68fb      	ldr	r3, [r7, #12]
 800cfcc:	2200      	movs	r2, #0
 800cfce:	641a      	str	r2, [r3, #64]	; 0x40
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 800cfd0:	68fb      	ldr	r3, [r7, #12]
 800cfd2:	2222      	movs	r2, #34	; 0x22
 800cfd4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cfd8:	68fb      	ldr	r3, [r7, #12]
 800cfda:	2200      	movs	r2, #0
 800cfdc:	631a      	str	r2, [r3, #48]	; 0x30

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800cfde:	f7fa fbcf 	bl	8007780 <HAL_GetTick>
 800cfe2:	6178      	str	r0, [r7, #20]

    huart->RxXferSize = Size;
 800cfe4:	68fb      	ldr	r3, [r7, #12]
 800cfe6:	88fa      	ldrh	r2, [r7, #6]
 800cfe8:	859a      	strh	r2, [r3, #44]	; 0x2c
    huart->RxXferCount = Size;
 800cfea:	68fb      	ldr	r3, [r7, #12]
 800cfec:	88fa      	ldrh	r2, [r7, #6]
 800cfee:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* In case of 9bits/No Parity transfer, pRxData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800cff0:	68fb      	ldr	r3, [r7, #12]
 800cff2:	689b      	ldr	r3, [r3, #8]
 800cff4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800cff8:	d108      	bne.n	800d00c <HAL_UART_Receive+0x8a>
 800cffa:	68fb      	ldr	r3, [r7, #12]
 800cffc:	691b      	ldr	r3, [r3, #16]
 800cffe:	2b00      	cmp	r3, #0
 800d000:	d104      	bne.n	800d00c <HAL_UART_Receive+0x8a>
    {
      pdata8bits  = NULL;
 800d002:	2300      	movs	r3, #0
 800d004:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800d006:	68bb      	ldr	r3, [r7, #8]
 800d008:	61bb      	str	r3, [r7, #24]
 800d00a:	e003      	b.n	800d014 <HAL_UART_Receive+0x92>
    }
    else
    {
      pdata8bits  = pData;
 800d00c:	68bb      	ldr	r3, [r7, #8]
 800d00e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800d010:	2300      	movs	r3, #0
 800d012:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800d014:	68fb      	ldr	r3, [r7, #12]
 800d016:	2200      	movs	r2, #0
 800d018:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check the remain data to be received */
    while (huart->RxXferCount > 0U)
 800d01c:	e043      	b.n	800d0a6 <HAL_UART_Receive+0x124>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 800d01e:	683b      	ldr	r3, [r7, #0]
 800d020:	9300      	str	r3, [sp, #0]
 800d022:	697b      	ldr	r3, [r7, #20]
 800d024:	2200      	movs	r2, #0
 800d026:	2120      	movs	r1, #32
 800d028:	68f8      	ldr	r0, [r7, #12]
 800d02a:	f000 f84c 	bl	800d0c6 <UART_WaitOnFlagUntilTimeout>
 800d02e:	4603      	mov	r3, r0
 800d030:	2b00      	cmp	r3, #0
 800d032:	d001      	beq.n	800d038 <HAL_UART_Receive+0xb6>
      {
        return HAL_TIMEOUT;
 800d034:	2303      	movs	r3, #3
 800d036:	e042      	b.n	800d0be <HAL_UART_Receive+0x13c>
      }
      if (pdata8bits == NULL)
 800d038:	69fb      	ldr	r3, [r7, #28]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	d10c      	bne.n	800d058 <HAL_UART_Receive+0xd6>
      {
        *pdata16bits = (uint16_t)(huart->Instance->DR & 0x01FF);
 800d03e:	68fb      	ldr	r3, [r7, #12]
 800d040:	681b      	ldr	r3, [r3, #0]
 800d042:	685b      	ldr	r3, [r3, #4]
 800d044:	b29b      	uxth	r3, r3
 800d046:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800d04a:	b29a      	uxth	r2, r3
 800d04c:	69bb      	ldr	r3, [r7, #24]
 800d04e:	801a      	strh	r2, [r3, #0]
        pdata16bits++;
 800d050:	69bb      	ldr	r3, [r7, #24]
 800d052:	3302      	adds	r3, #2
 800d054:	61bb      	str	r3, [r7, #24]
 800d056:	e01f      	b.n	800d098 <HAL_UART_Receive+0x116>
      }
      else
      {
        if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800d058:	68fb      	ldr	r3, [r7, #12]
 800d05a:	689b      	ldr	r3, [r3, #8]
 800d05c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800d060:	d007      	beq.n	800d072 <HAL_UART_Receive+0xf0>
 800d062:	68fb      	ldr	r3, [r7, #12]
 800d064:	689b      	ldr	r3, [r3, #8]
 800d066:	2b00      	cmp	r3, #0
 800d068:	d10a      	bne.n	800d080 <HAL_UART_Receive+0xfe>
 800d06a:	68fb      	ldr	r3, [r7, #12]
 800d06c:	691b      	ldr	r3, [r3, #16]
 800d06e:	2b00      	cmp	r3, #0
 800d070:	d106      	bne.n	800d080 <HAL_UART_Receive+0xfe>
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800d072:	68fb      	ldr	r3, [r7, #12]
 800d074:	681b      	ldr	r3, [r3, #0]
 800d076:	685b      	ldr	r3, [r3, #4]
 800d078:	b2da      	uxtb	r2, r3
 800d07a:	69fb      	ldr	r3, [r7, #28]
 800d07c:	701a      	strb	r2, [r3, #0]
 800d07e:	e008      	b.n	800d092 <HAL_UART_Receive+0x110>
        }
        else
        {
          *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800d080:	68fb      	ldr	r3, [r7, #12]
 800d082:	681b      	ldr	r3, [r3, #0]
 800d084:	685b      	ldr	r3, [r3, #4]
 800d086:	b2db      	uxtb	r3, r3
 800d088:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d08c:	b2da      	uxtb	r2, r3
 800d08e:	69fb      	ldr	r3, [r7, #28]
 800d090:	701a      	strb	r2, [r3, #0]
        }
        pdata8bits++;
 800d092:	69fb      	ldr	r3, [r7, #28]
 800d094:	3301      	adds	r3, #1
 800d096:	61fb      	str	r3, [r7, #28]
      }
      huart->RxXferCount--;
 800d098:	68fb      	ldr	r3, [r7, #12]
 800d09a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d09c:	b29b      	uxth	r3, r3
 800d09e:	3b01      	subs	r3, #1
 800d0a0:	b29a      	uxth	r2, r3
 800d0a2:	68fb      	ldr	r3, [r7, #12]
 800d0a4:	85da      	strh	r2, [r3, #46]	; 0x2e
    while (huart->RxXferCount > 0U)
 800d0a6:	68fb      	ldr	r3, [r7, #12]
 800d0a8:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800d0aa:	b29b      	uxth	r3, r3
 800d0ac:	2b00      	cmp	r3, #0
 800d0ae:	d1b6      	bne.n	800d01e <HAL_UART_Receive+0x9c>
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800d0b0:	68fb      	ldr	r3, [r7, #12]
 800d0b2:	2220      	movs	r2, #32
 800d0b4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    return HAL_OK;
 800d0b8:	2300      	movs	r3, #0
 800d0ba:	e000      	b.n	800d0be <HAL_UART_Receive+0x13c>
  }
  else
  {
    return HAL_BUSY;
 800d0bc:	2302      	movs	r3, #2
  }
}
 800d0be:	4618      	mov	r0, r3
 800d0c0:	3720      	adds	r7, #32
 800d0c2:	46bd      	mov	sp, r7
 800d0c4:	bd80      	pop	{r7, pc}

0800d0c6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800d0c6:	b580      	push	{r7, lr}
 800d0c8:	b090      	sub	sp, #64	; 0x40
 800d0ca:	af00      	add	r7, sp, #0
 800d0cc:	60f8      	str	r0, [r7, #12]
 800d0ce:	60b9      	str	r1, [r7, #8]
 800d0d0:	603b      	str	r3, [r7, #0]
 800d0d2:	4613      	mov	r3, r2
 800d0d4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d0d6:	e050      	b.n	800d17a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800d0d8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0da:	f1b3 3fff 	cmp.w	r3, #4294967295
 800d0de:	d04c      	beq.n	800d17a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800d0e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800d0e2:	2b00      	cmp	r3, #0
 800d0e4:	d007      	beq.n	800d0f6 <UART_WaitOnFlagUntilTimeout+0x30>
 800d0e6:	f7fa fb4b 	bl	8007780 <HAL_GetTick>
 800d0ea:	4602      	mov	r2, r0
 800d0ec:	683b      	ldr	r3, [r7, #0]
 800d0ee:	1ad3      	subs	r3, r2, r3
 800d0f0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800d0f2:	429a      	cmp	r2, r3
 800d0f4:	d241      	bcs.n	800d17a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800d0f6:	68fb      	ldr	r3, [r7, #12]
 800d0f8:	681b      	ldr	r3, [r3, #0]
 800d0fa:	330c      	adds	r3, #12
 800d0fc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0fe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800d100:	e853 3f00 	ldrex	r3, [r3]
 800d104:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 800d106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800d108:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 800d10c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d10e:	68fb      	ldr	r3, [r7, #12]
 800d110:	681b      	ldr	r3, [r3, #0]
 800d112:	330c      	adds	r3, #12
 800d114:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 800d116:	637a      	str	r2, [r7, #52]	; 0x34
 800d118:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d11a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 800d11c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800d11e:	e841 2300 	strex	r3, r2, [r1]
 800d122:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 800d124:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800d126:	2b00      	cmp	r3, #0
 800d128:	d1e5      	bne.n	800d0f6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	681b      	ldr	r3, [r3, #0]
 800d12e:	3314      	adds	r3, #20
 800d130:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d132:	697b      	ldr	r3, [r7, #20]
 800d134:	e853 3f00 	ldrex	r3, [r3]
 800d138:	613b      	str	r3, [r7, #16]
   return(result);
 800d13a:	693b      	ldr	r3, [r7, #16]
 800d13c:	f023 0301 	bic.w	r3, r3, #1
 800d140:	63bb      	str	r3, [r7, #56]	; 0x38
 800d142:	68fb      	ldr	r3, [r7, #12]
 800d144:	681b      	ldr	r3, [r3, #0]
 800d146:	3314      	adds	r3, #20
 800d148:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800d14a:	623a      	str	r2, [r7, #32]
 800d14c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d14e:	69f9      	ldr	r1, [r7, #28]
 800d150:	6a3a      	ldr	r2, [r7, #32]
 800d152:	e841 2300 	strex	r3, r2, [r1]
 800d156:	61bb      	str	r3, [r7, #24]
   return(result);
 800d158:	69bb      	ldr	r3, [r7, #24]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d1e5      	bne.n	800d12a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	2220      	movs	r2, #32
 800d162:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800d166:	68fb      	ldr	r3, [r7, #12]
 800d168:	2220      	movs	r2, #32
 800d16a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800d16e:	68fb      	ldr	r3, [r7, #12]
 800d170:	2200      	movs	r2, #0
 800d172:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800d176:	2303      	movs	r3, #3
 800d178:	e00f      	b.n	800d19a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800d17a:	68fb      	ldr	r3, [r7, #12]
 800d17c:	681b      	ldr	r3, [r3, #0]
 800d17e:	681a      	ldr	r2, [r3, #0]
 800d180:	68bb      	ldr	r3, [r7, #8]
 800d182:	4013      	ands	r3, r2
 800d184:	68ba      	ldr	r2, [r7, #8]
 800d186:	429a      	cmp	r2, r3
 800d188:	bf0c      	ite	eq
 800d18a:	2301      	moveq	r3, #1
 800d18c:	2300      	movne	r3, #0
 800d18e:	b2db      	uxtb	r3, r3
 800d190:	461a      	mov	r2, r3
 800d192:	79fb      	ldrb	r3, [r7, #7]
 800d194:	429a      	cmp	r2, r3
 800d196:	d09f      	beq.n	800d0d8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800d198:	2300      	movs	r3, #0
}
 800d19a:	4618      	mov	r0, r3
 800d19c:	3740      	adds	r7, #64	; 0x40
 800d19e:	46bd      	mov	sp, r7
 800d1a0:	bd80      	pop	{r7, pc}
	...

0800d1a4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d1a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d1a8:	b09f      	sub	sp, #124	; 0x7c
 800d1aa:	af00      	add	r7, sp, #0
 800d1ac:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d1ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1b0:	681b      	ldr	r3, [r3, #0]
 800d1b2:	691b      	ldr	r3, [r3, #16]
 800d1b4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800d1b8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1ba:	68d9      	ldr	r1, [r3, #12]
 800d1bc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1be:	681a      	ldr	r2, [r3, #0]
 800d1c0:	ea40 0301 	orr.w	r3, r0, r1
 800d1c4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800d1c6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1c8:	689a      	ldr	r2, [r3, #8]
 800d1ca:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1cc:	691b      	ldr	r3, [r3, #16]
 800d1ce:	431a      	orrs	r2, r3
 800d1d0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1d2:	695b      	ldr	r3, [r3, #20]
 800d1d4:	431a      	orrs	r2, r3
 800d1d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1d8:	69db      	ldr	r3, [r3, #28]
 800d1da:	4313      	orrs	r3, r2
 800d1dc:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800d1de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1e0:	681b      	ldr	r3, [r3, #0]
 800d1e2:	68db      	ldr	r3, [r3, #12]
 800d1e4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800d1e8:	f021 010c 	bic.w	r1, r1, #12
 800d1ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1ee:	681a      	ldr	r2, [r3, #0]
 800d1f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800d1f2:	430b      	orrs	r3, r1
 800d1f4:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800d1f6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d1f8:	681b      	ldr	r3, [r3, #0]
 800d1fa:	695b      	ldr	r3, [r3, #20]
 800d1fc:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800d200:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d202:	6999      	ldr	r1, [r3, #24]
 800d204:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d206:	681a      	ldr	r2, [r3, #0]
 800d208:	ea40 0301 	orr.w	r3, r0, r1
 800d20c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800d20e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d210:	681a      	ldr	r2, [r3, #0]
 800d212:	4bc5      	ldr	r3, [pc, #788]	; (800d528 <UART_SetConfig+0x384>)
 800d214:	429a      	cmp	r2, r3
 800d216:	d004      	beq.n	800d222 <UART_SetConfig+0x7e>
 800d218:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d21a:	681a      	ldr	r2, [r3, #0]
 800d21c:	4bc3      	ldr	r3, [pc, #780]	; (800d52c <UART_SetConfig+0x388>)
 800d21e:	429a      	cmp	r2, r3
 800d220:	d103      	bne.n	800d22a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800d222:	f7fc ffa5 	bl	800a170 <HAL_RCC_GetPCLK2Freq>
 800d226:	6778      	str	r0, [r7, #116]	; 0x74
 800d228:	e002      	b.n	800d230 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800d22a:	f7fc ff8d 	bl	800a148 <HAL_RCC_GetPCLK1Freq>
 800d22e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800d230:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d232:	69db      	ldr	r3, [r3, #28]
 800d234:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800d238:	f040 80b6 	bne.w	800d3a8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800d23c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d23e:	461c      	mov	r4, r3
 800d240:	f04f 0500 	mov.w	r5, #0
 800d244:	4622      	mov	r2, r4
 800d246:	462b      	mov	r3, r5
 800d248:	1891      	adds	r1, r2, r2
 800d24a:	6439      	str	r1, [r7, #64]	; 0x40
 800d24c:	415b      	adcs	r3, r3
 800d24e:	647b      	str	r3, [r7, #68]	; 0x44
 800d250:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800d254:	1912      	adds	r2, r2, r4
 800d256:	eb45 0303 	adc.w	r3, r5, r3
 800d25a:	f04f 0000 	mov.w	r0, #0
 800d25e:	f04f 0100 	mov.w	r1, #0
 800d262:	00d9      	lsls	r1, r3, #3
 800d264:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d268:	00d0      	lsls	r0, r2, #3
 800d26a:	4602      	mov	r2, r0
 800d26c:	460b      	mov	r3, r1
 800d26e:	1911      	adds	r1, r2, r4
 800d270:	6639      	str	r1, [r7, #96]	; 0x60
 800d272:	416b      	adcs	r3, r5
 800d274:	667b      	str	r3, [r7, #100]	; 0x64
 800d276:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d278:	685b      	ldr	r3, [r3, #4]
 800d27a:	461a      	mov	r2, r3
 800d27c:	f04f 0300 	mov.w	r3, #0
 800d280:	1891      	adds	r1, r2, r2
 800d282:	63b9      	str	r1, [r7, #56]	; 0x38
 800d284:	415b      	adcs	r3, r3
 800d286:	63fb      	str	r3, [r7, #60]	; 0x3c
 800d288:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800d28c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800d290:	f7f3 fd1a 	bl	8000cc8 <__aeabi_uldivmod>
 800d294:	4602      	mov	r2, r0
 800d296:	460b      	mov	r3, r1
 800d298:	4ba5      	ldr	r3, [pc, #660]	; (800d530 <UART_SetConfig+0x38c>)
 800d29a:	fba3 2302 	umull	r2, r3, r3, r2
 800d29e:	095b      	lsrs	r3, r3, #5
 800d2a0:	011e      	lsls	r6, r3, #4
 800d2a2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d2a4:	461c      	mov	r4, r3
 800d2a6:	f04f 0500 	mov.w	r5, #0
 800d2aa:	4622      	mov	r2, r4
 800d2ac:	462b      	mov	r3, r5
 800d2ae:	1891      	adds	r1, r2, r2
 800d2b0:	6339      	str	r1, [r7, #48]	; 0x30
 800d2b2:	415b      	adcs	r3, r3
 800d2b4:	637b      	str	r3, [r7, #52]	; 0x34
 800d2b6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800d2ba:	1912      	adds	r2, r2, r4
 800d2bc:	eb45 0303 	adc.w	r3, r5, r3
 800d2c0:	f04f 0000 	mov.w	r0, #0
 800d2c4:	f04f 0100 	mov.w	r1, #0
 800d2c8:	00d9      	lsls	r1, r3, #3
 800d2ca:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d2ce:	00d0      	lsls	r0, r2, #3
 800d2d0:	4602      	mov	r2, r0
 800d2d2:	460b      	mov	r3, r1
 800d2d4:	1911      	adds	r1, r2, r4
 800d2d6:	65b9      	str	r1, [r7, #88]	; 0x58
 800d2d8:	416b      	adcs	r3, r5
 800d2da:	65fb      	str	r3, [r7, #92]	; 0x5c
 800d2dc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d2de:	685b      	ldr	r3, [r3, #4]
 800d2e0:	461a      	mov	r2, r3
 800d2e2:	f04f 0300 	mov.w	r3, #0
 800d2e6:	1891      	adds	r1, r2, r2
 800d2e8:	62b9      	str	r1, [r7, #40]	; 0x28
 800d2ea:	415b      	adcs	r3, r3
 800d2ec:	62fb      	str	r3, [r7, #44]	; 0x2c
 800d2ee:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800d2f2:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800d2f6:	f7f3 fce7 	bl	8000cc8 <__aeabi_uldivmod>
 800d2fa:	4602      	mov	r2, r0
 800d2fc:	460b      	mov	r3, r1
 800d2fe:	4b8c      	ldr	r3, [pc, #560]	; (800d530 <UART_SetConfig+0x38c>)
 800d300:	fba3 1302 	umull	r1, r3, r3, r2
 800d304:	095b      	lsrs	r3, r3, #5
 800d306:	2164      	movs	r1, #100	; 0x64
 800d308:	fb01 f303 	mul.w	r3, r1, r3
 800d30c:	1ad3      	subs	r3, r2, r3
 800d30e:	00db      	lsls	r3, r3, #3
 800d310:	3332      	adds	r3, #50	; 0x32
 800d312:	4a87      	ldr	r2, [pc, #540]	; (800d530 <UART_SetConfig+0x38c>)
 800d314:	fba2 2303 	umull	r2, r3, r2, r3
 800d318:	095b      	lsrs	r3, r3, #5
 800d31a:	005b      	lsls	r3, r3, #1
 800d31c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800d320:	441e      	add	r6, r3
 800d322:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d324:	4618      	mov	r0, r3
 800d326:	f04f 0100 	mov.w	r1, #0
 800d32a:	4602      	mov	r2, r0
 800d32c:	460b      	mov	r3, r1
 800d32e:	1894      	adds	r4, r2, r2
 800d330:	623c      	str	r4, [r7, #32]
 800d332:	415b      	adcs	r3, r3
 800d334:	627b      	str	r3, [r7, #36]	; 0x24
 800d336:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800d33a:	1812      	adds	r2, r2, r0
 800d33c:	eb41 0303 	adc.w	r3, r1, r3
 800d340:	f04f 0400 	mov.w	r4, #0
 800d344:	f04f 0500 	mov.w	r5, #0
 800d348:	00dd      	lsls	r5, r3, #3
 800d34a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d34e:	00d4      	lsls	r4, r2, #3
 800d350:	4622      	mov	r2, r4
 800d352:	462b      	mov	r3, r5
 800d354:	1814      	adds	r4, r2, r0
 800d356:	653c      	str	r4, [r7, #80]	; 0x50
 800d358:	414b      	adcs	r3, r1
 800d35a:	657b      	str	r3, [r7, #84]	; 0x54
 800d35c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d35e:	685b      	ldr	r3, [r3, #4]
 800d360:	461a      	mov	r2, r3
 800d362:	f04f 0300 	mov.w	r3, #0
 800d366:	1891      	adds	r1, r2, r2
 800d368:	61b9      	str	r1, [r7, #24]
 800d36a:	415b      	adcs	r3, r3
 800d36c:	61fb      	str	r3, [r7, #28]
 800d36e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800d372:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800d376:	f7f3 fca7 	bl	8000cc8 <__aeabi_uldivmod>
 800d37a:	4602      	mov	r2, r0
 800d37c:	460b      	mov	r3, r1
 800d37e:	4b6c      	ldr	r3, [pc, #432]	; (800d530 <UART_SetConfig+0x38c>)
 800d380:	fba3 1302 	umull	r1, r3, r3, r2
 800d384:	095b      	lsrs	r3, r3, #5
 800d386:	2164      	movs	r1, #100	; 0x64
 800d388:	fb01 f303 	mul.w	r3, r1, r3
 800d38c:	1ad3      	subs	r3, r2, r3
 800d38e:	00db      	lsls	r3, r3, #3
 800d390:	3332      	adds	r3, #50	; 0x32
 800d392:	4a67      	ldr	r2, [pc, #412]	; (800d530 <UART_SetConfig+0x38c>)
 800d394:	fba2 2303 	umull	r2, r3, r2, r3
 800d398:	095b      	lsrs	r3, r3, #5
 800d39a:	f003 0207 	and.w	r2, r3, #7
 800d39e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	4432      	add	r2, r6
 800d3a4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800d3a6:	e0b9      	b.n	800d51c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800d3a8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d3aa:	461c      	mov	r4, r3
 800d3ac:	f04f 0500 	mov.w	r5, #0
 800d3b0:	4622      	mov	r2, r4
 800d3b2:	462b      	mov	r3, r5
 800d3b4:	1891      	adds	r1, r2, r2
 800d3b6:	6139      	str	r1, [r7, #16]
 800d3b8:	415b      	adcs	r3, r3
 800d3ba:	617b      	str	r3, [r7, #20]
 800d3bc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800d3c0:	1912      	adds	r2, r2, r4
 800d3c2:	eb45 0303 	adc.w	r3, r5, r3
 800d3c6:	f04f 0000 	mov.w	r0, #0
 800d3ca:	f04f 0100 	mov.w	r1, #0
 800d3ce:	00d9      	lsls	r1, r3, #3
 800d3d0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800d3d4:	00d0      	lsls	r0, r2, #3
 800d3d6:	4602      	mov	r2, r0
 800d3d8:	460b      	mov	r3, r1
 800d3da:	eb12 0804 	adds.w	r8, r2, r4
 800d3de:	eb43 0905 	adc.w	r9, r3, r5
 800d3e2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d3e4:	685b      	ldr	r3, [r3, #4]
 800d3e6:	4618      	mov	r0, r3
 800d3e8:	f04f 0100 	mov.w	r1, #0
 800d3ec:	f04f 0200 	mov.w	r2, #0
 800d3f0:	f04f 0300 	mov.w	r3, #0
 800d3f4:	008b      	lsls	r3, r1, #2
 800d3f6:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d3fa:	0082      	lsls	r2, r0, #2
 800d3fc:	4640      	mov	r0, r8
 800d3fe:	4649      	mov	r1, r9
 800d400:	f7f3 fc62 	bl	8000cc8 <__aeabi_uldivmod>
 800d404:	4602      	mov	r2, r0
 800d406:	460b      	mov	r3, r1
 800d408:	4b49      	ldr	r3, [pc, #292]	; (800d530 <UART_SetConfig+0x38c>)
 800d40a:	fba3 2302 	umull	r2, r3, r3, r2
 800d40e:	095b      	lsrs	r3, r3, #5
 800d410:	011e      	lsls	r6, r3, #4
 800d412:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d414:	4618      	mov	r0, r3
 800d416:	f04f 0100 	mov.w	r1, #0
 800d41a:	4602      	mov	r2, r0
 800d41c:	460b      	mov	r3, r1
 800d41e:	1894      	adds	r4, r2, r2
 800d420:	60bc      	str	r4, [r7, #8]
 800d422:	415b      	adcs	r3, r3
 800d424:	60fb      	str	r3, [r7, #12]
 800d426:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800d42a:	1812      	adds	r2, r2, r0
 800d42c:	eb41 0303 	adc.w	r3, r1, r3
 800d430:	f04f 0400 	mov.w	r4, #0
 800d434:	f04f 0500 	mov.w	r5, #0
 800d438:	00dd      	lsls	r5, r3, #3
 800d43a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d43e:	00d4      	lsls	r4, r2, #3
 800d440:	4622      	mov	r2, r4
 800d442:	462b      	mov	r3, r5
 800d444:	1814      	adds	r4, r2, r0
 800d446:	64bc      	str	r4, [r7, #72]	; 0x48
 800d448:	414b      	adcs	r3, r1
 800d44a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800d44c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d44e:	685b      	ldr	r3, [r3, #4]
 800d450:	4618      	mov	r0, r3
 800d452:	f04f 0100 	mov.w	r1, #0
 800d456:	f04f 0200 	mov.w	r2, #0
 800d45a:	f04f 0300 	mov.w	r3, #0
 800d45e:	008b      	lsls	r3, r1, #2
 800d460:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d464:	0082      	lsls	r2, r0, #2
 800d466:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800d46a:	f7f3 fc2d 	bl	8000cc8 <__aeabi_uldivmod>
 800d46e:	4602      	mov	r2, r0
 800d470:	460b      	mov	r3, r1
 800d472:	4b2f      	ldr	r3, [pc, #188]	; (800d530 <UART_SetConfig+0x38c>)
 800d474:	fba3 1302 	umull	r1, r3, r3, r2
 800d478:	095b      	lsrs	r3, r3, #5
 800d47a:	2164      	movs	r1, #100	; 0x64
 800d47c:	fb01 f303 	mul.w	r3, r1, r3
 800d480:	1ad3      	subs	r3, r2, r3
 800d482:	011b      	lsls	r3, r3, #4
 800d484:	3332      	adds	r3, #50	; 0x32
 800d486:	4a2a      	ldr	r2, [pc, #168]	; (800d530 <UART_SetConfig+0x38c>)
 800d488:	fba2 2303 	umull	r2, r3, r2, r3
 800d48c:	095b      	lsrs	r3, r3, #5
 800d48e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800d492:	441e      	add	r6, r3
 800d494:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800d496:	4618      	mov	r0, r3
 800d498:	f04f 0100 	mov.w	r1, #0
 800d49c:	4602      	mov	r2, r0
 800d49e:	460b      	mov	r3, r1
 800d4a0:	1894      	adds	r4, r2, r2
 800d4a2:	603c      	str	r4, [r7, #0]
 800d4a4:	415b      	adcs	r3, r3
 800d4a6:	607b      	str	r3, [r7, #4]
 800d4a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d4ac:	1812      	adds	r2, r2, r0
 800d4ae:	eb41 0303 	adc.w	r3, r1, r3
 800d4b2:	f04f 0400 	mov.w	r4, #0
 800d4b6:	f04f 0500 	mov.w	r5, #0
 800d4ba:	00dd      	lsls	r5, r3, #3
 800d4bc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800d4c0:	00d4      	lsls	r4, r2, #3
 800d4c2:	4622      	mov	r2, r4
 800d4c4:	462b      	mov	r3, r5
 800d4c6:	eb12 0a00 	adds.w	sl, r2, r0
 800d4ca:	eb43 0b01 	adc.w	fp, r3, r1
 800d4ce:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d4d0:	685b      	ldr	r3, [r3, #4]
 800d4d2:	4618      	mov	r0, r3
 800d4d4:	f04f 0100 	mov.w	r1, #0
 800d4d8:	f04f 0200 	mov.w	r2, #0
 800d4dc:	f04f 0300 	mov.w	r3, #0
 800d4e0:	008b      	lsls	r3, r1, #2
 800d4e2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800d4e6:	0082      	lsls	r2, r0, #2
 800d4e8:	4650      	mov	r0, sl
 800d4ea:	4659      	mov	r1, fp
 800d4ec:	f7f3 fbec 	bl	8000cc8 <__aeabi_uldivmod>
 800d4f0:	4602      	mov	r2, r0
 800d4f2:	460b      	mov	r3, r1
 800d4f4:	4b0e      	ldr	r3, [pc, #56]	; (800d530 <UART_SetConfig+0x38c>)
 800d4f6:	fba3 1302 	umull	r1, r3, r3, r2
 800d4fa:	095b      	lsrs	r3, r3, #5
 800d4fc:	2164      	movs	r1, #100	; 0x64
 800d4fe:	fb01 f303 	mul.w	r3, r1, r3
 800d502:	1ad3      	subs	r3, r2, r3
 800d504:	011b      	lsls	r3, r3, #4
 800d506:	3332      	adds	r3, #50	; 0x32
 800d508:	4a09      	ldr	r2, [pc, #36]	; (800d530 <UART_SetConfig+0x38c>)
 800d50a:	fba2 2303 	umull	r2, r3, r2, r3
 800d50e:	095b      	lsrs	r3, r3, #5
 800d510:	f003 020f 	and.w	r2, r3, #15
 800d514:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800d516:	681b      	ldr	r3, [r3, #0]
 800d518:	4432      	add	r2, r6
 800d51a:	609a      	str	r2, [r3, #8]
}
 800d51c:	bf00      	nop
 800d51e:	377c      	adds	r7, #124	; 0x7c
 800d520:	46bd      	mov	sp, r7
 800d522:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d526:	bf00      	nop
 800d528:	40011000 	.word	0x40011000
 800d52c:	40011400 	.word	0x40011400
 800d530:	51eb851f 	.word	0x51eb851f

0800d534 <MX_FATFS_Init>:
/* USER CODE BEGIN Variables */

/* USER CODE END Variables */

void MX_FATFS_Init(void)
{
 800d534:	b580      	push	{r7, lr}
 800d536:	af00      	add	r7, sp, #0
  /*## FatFS: Link the USER driver ###########################*/
  retUSER = FATFS_LinkDriver(&USER_Driver, USERPath);
 800d538:	4904      	ldr	r1, [pc, #16]	; (800d54c <MX_FATFS_Init+0x18>)
 800d53a:	4805      	ldr	r0, [pc, #20]	; (800d550 <MX_FATFS_Init+0x1c>)
 800d53c:	f003 fba0 	bl	8010c80 <FATFS_LinkDriver>
 800d540:	4603      	mov	r3, r0
 800d542:	461a      	mov	r2, r3
 800d544:	4b03      	ldr	r3, [pc, #12]	; (800d554 <MX_FATFS_Init+0x20>)
 800d546:	701a      	strb	r2, [r3, #0]

  /* USER CODE BEGIN Init */
  /* additional user code for init */
  /* USER CODE END Init */
}
 800d548:	bf00      	nop
 800d54a:	bd80      	pop	{r7, pc}
 800d54c:	20006ee0 	.word	0x20006ee0
 800d550:	2000006c 	.word	0x2000006c
 800d554:	20006ee4 	.word	0x20006ee4

0800d558 <get_fattime>:
  * @brief  Gets Time from RTC
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d558:	b480      	push	{r7}
 800d55a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d55c:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d55e:	4618      	mov	r0, r3
 800d560:	46bd      	mov	sp, r7
 800d562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d566:	4770      	bx	lr

0800d568 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800d568:	b580      	push	{r7, lr}
 800d56a:	b082      	sub	sp, #8
 800d56c:	af00      	add	r7, sp, #0
 800d56e:	4603      	mov	r3, r0
 800d570:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800d572:	79fb      	ldrb	r3, [r7, #7]
 800d574:	4618      	mov	r0, r3
 800d576:	f000 f9dd 	bl	800d934 <USER_SPI_initialize>
 800d57a:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800d57c:	4618      	mov	r0, r3
 800d57e:	3708      	adds	r7, #8
 800d580:	46bd      	mov	sp, r7
 800d582:	bd80      	pop	{r7, pc}

0800d584 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800d584:	b580      	push	{r7, lr}
 800d586:	b082      	sub	sp, #8
 800d588:	af00      	add	r7, sp, #0
 800d58a:	4603      	mov	r3, r0
 800d58c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800d58e:	79fb      	ldrb	r3, [r7, #7]
 800d590:	4618      	mov	r0, r3
 800d592:	f000 fabb 	bl	800db0c <USER_SPI_status>
 800d596:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800d598:	4618      	mov	r0, r3
 800d59a:	3708      	adds	r7, #8
 800d59c:	46bd      	mov	sp, r7
 800d59e:	bd80      	pop	{r7, pc}

0800d5a0 <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800d5a0:	b580      	push	{r7, lr}
 800d5a2:	b084      	sub	sp, #16
 800d5a4:	af00      	add	r7, sp, #0
 800d5a6:	60b9      	str	r1, [r7, #8]
 800d5a8:	607a      	str	r2, [r7, #4]
 800d5aa:	603b      	str	r3, [r7, #0]
 800d5ac:	4603      	mov	r3, r0
 800d5ae:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
	return USER_SPI_read(pdrv, buff, sector, count);
 800d5b0:	7bf8      	ldrb	r0, [r7, #15]
 800d5b2:	683b      	ldr	r3, [r7, #0]
 800d5b4:	687a      	ldr	r2, [r7, #4]
 800d5b6:	68b9      	ldr	r1, [r7, #8]
 800d5b8:	f000 fabe 	bl	800db38 <USER_SPI_read>
 800d5bc:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800d5be:	4618      	mov	r0, r3
 800d5c0:	3710      	adds	r7, #16
 800d5c2:	46bd      	mov	sp, r7
 800d5c4:	bd80      	pop	{r7, pc}

0800d5c6 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800d5c6:	b580      	push	{r7, lr}
 800d5c8:	b084      	sub	sp, #16
 800d5ca:	af00      	add	r7, sp, #0
 800d5cc:	60b9      	str	r1, [r7, #8]
 800d5ce:	607a      	str	r2, [r7, #4]
 800d5d0:	603b      	str	r3, [r7, #0]
 800d5d2:	4603      	mov	r3, r0
 800d5d4:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
	return USER_SPI_write(pdrv, buff, sector, count);
 800d5d6:	7bf8      	ldrb	r0, [r7, #15]
 800d5d8:	683b      	ldr	r3, [r7, #0]
 800d5da:	687a      	ldr	r2, [r7, #4]
 800d5dc:	68b9      	ldr	r1, [r7, #8]
 800d5de:	f000 fb11 	bl	800dc04 <USER_SPI_write>
 800d5e2:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800d5e4:	4618      	mov	r0, r3
 800d5e6:	3710      	adds	r7, #16
 800d5e8:	46bd      	mov	sp, r7
 800d5ea:	bd80      	pop	{r7, pc}

0800d5ec <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800d5ec:	b580      	push	{r7, lr}
 800d5ee:	b082      	sub	sp, #8
 800d5f0:	af00      	add	r7, sp, #0
 800d5f2:	4603      	mov	r3, r0
 800d5f4:	603a      	str	r2, [r7, #0]
 800d5f6:	71fb      	strb	r3, [r7, #7]
 800d5f8:	460b      	mov	r3, r1
 800d5fa:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800d5fc:	79b9      	ldrb	r1, [r7, #6]
 800d5fe:	79fb      	ldrb	r3, [r7, #7]
 800d600:	683a      	ldr	r2, [r7, #0]
 800d602:	4618      	mov	r0, r3
 800d604:	f000 fb7a 	bl	800dcfc <USER_SPI_ioctl>
 800d608:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800d60a:	4618      	mov	r0, r3
 800d60c:	3708      	adds	r7, #8
 800d60e:	46bd      	mov	sp, r7
 800d610:	bd80      	pop	{r7, pc}
	...

0800d614 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800d614:	b580      	push	{r7, lr}
 800d616:	b082      	sub	sp, #8
 800d618:	af00      	add	r7, sp, #0
 800d61a:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800d61c:	f7fa f8b0 	bl	8007780 <HAL_GetTick>
 800d620:	4603      	mov	r3, r0
 800d622:	4a04      	ldr	r2, [pc, #16]	; (800d634 <SPI_Timer_On+0x20>)
 800d624:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800d626:	4a04      	ldr	r2, [pc, #16]	; (800d638 <SPI_Timer_On+0x24>)
 800d628:	687b      	ldr	r3, [r7, #4]
 800d62a:	6013      	str	r3, [r2, #0]
}
 800d62c:	bf00      	nop
 800d62e:	3708      	adds	r7, #8
 800d630:	46bd      	mov	sp, r7
 800d632:	bd80      	pop	{r7, pc}
 800d634:	2000734c 	.word	0x2000734c
 800d638:	20007350 	.word	0x20007350

0800d63c <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800d63c:	b580      	push	{r7, lr}
 800d63e:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800d640:	f7fa f89e 	bl	8007780 <HAL_GetTick>
 800d644:	4602      	mov	r2, r0
 800d646:	4b06      	ldr	r3, [pc, #24]	; (800d660 <SPI_Timer_Status+0x24>)
 800d648:	681b      	ldr	r3, [r3, #0]
 800d64a:	1ad2      	subs	r2, r2, r3
 800d64c:	4b05      	ldr	r3, [pc, #20]	; (800d664 <SPI_Timer_Status+0x28>)
 800d64e:	681b      	ldr	r3, [r3, #0]
 800d650:	429a      	cmp	r2, r3
 800d652:	bf34      	ite	cc
 800d654:	2301      	movcc	r3, #1
 800d656:	2300      	movcs	r3, #0
 800d658:	b2db      	uxtb	r3, r3
}
 800d65a:	4618      	mov	r0, r3
 800d65c:	bd80      	pop	{r7, pc}
 800d65e:	bf00      	nop
 800d660:	2000734c 	.word	0x2000734c
 800d664:	20007350 	.word	0x20007350

0800d668 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800d668:	b580      	push	{r7, lr}
 800d66a:	b086      	sub	sp, #24
 800d66c:	af02      	add	r7, sp, #8
 800d66e:	4603      	mov	r3, r0
 800d670:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&SD_SPI_HANDLE, &dat, &rxDat, 1, 50);
 800d672:	f107 020f 	add.w	r2, r7, #15
 800d676:	1df9      	adds	r1, r7, #7
 800d678:	2332      	movs	r3, #50	; 0x32
 800d67a:	9300      	str	r3, [sp, #0]
 800d67c:	2301      	movs	r3, #1
 800d67e:	4804      	ldr	r0, [pc, #16]	; (800d690 <xchg_spi+0x28>)
 800d680:	f7fe f822 	bl	800b6c8 <HAL_SPI_TransmitReceive>
    return rxDat;
 800d684:	7bfb      	ldrb	r3, [r7, #15]
}
 800d686:	4618      	mov	r0, r3
 800d688:	3710      	adds	r7, #16
 800d68a:	46bd      	mov	sp, r7
 800d68c:	bd80      	pop	{r7, pc}
 800d68e:	bf00      	nop
 800d690:	20005bc0 	.word	0x20005bc0

0800d694 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800d694:	b590      	push	{r4, r7, lr}
 800d696:	b085      	sub	sp, #20
 800d698:	af00      	add	r7, sp, #0
 800d69a:	6078      	str	r0, [r7, #4]
 800d69c:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800d69e:	2300      	movs	r3, #0
 800d6a0:	60fb      	str	r3, [r7, #12]
 800d6a2:	e00a      	b.n	800d6ba <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800d6a4:	687a      	ldr	r2, [r7, #4]
 800d6a6:	68fb      	ldr	r3, [r7, #12]
 800d6a8:	18d4      	adds	r4, r2, r3
 800d6aa:	20ff      	movs	r0, #255	; 0xff
 800d6ac:	f7ff ffdc 	bl	800d668 <xchg_spi>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800d6b4:	68fb      	ldr	r3, [r7, #12]
 800d6b6:	3301      	adds	r3, #1
 800d6b8:	60fb      	str	r3, [r7, #12]
 800d6ba:	68fa      	ldr	r2, [r7, #12]
 800d6bc:	683b      	ldr	r3, [r7, #0]
 800d6be:	429a      	cmp	r2, r3
 800d6c0:	d3f0      	bcc.n	800d6a4 <rcvr_spi_multi+0x10>
	}
}
 800d6c2:	bf00      	nop
 800d6c4:	bf00      	nop
 800d6c6:	3714      	adds	r7, #20
 800d6c8:	46bd      	mov	sp, r7
 800d6ca:	bd90      	pop	{r4, r7, pc}

0800d6cc <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800d6cc:	b580      	push	{r7, lr}
 800d6ce:	b084      	sub	sp, #16
 800d6d0:	af00      	add	r7, sp, #0
 800d6d2:	6078      	str	r0, [r7, #4]
 800d6d4:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	60fb      	str	r3, [r7, #12]
 800d6da:	e009      	b.n	800d6f0 <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800d6dc:	687a      	ldr	r2, [r7, #4]
 800d6de:	68fb      	ldr	r3, [r7, #12]
 800d6e0:	4413      	add	r3, r2
 800d6e2:	781b      	ldrb	r3, [r3, #0]
 800d6e4:	4618      	mov	r0, r3
 800d6e6:	f7ff ffbf 	bl	800d668 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800d6ea:	68fb      	ldr	r3, [r7, #12]
 800d6ec:	3301      	adds	r3, #1
 800d6ee:	60fb      	str	r3, [r7, #12]
 800d6f0:	68fa      	ldr	r2, [r7, #12]
 800d6f2:	683b      	ldr	r3, [r7, #0]
 800d6f4:	429a      	cmp	r2, r3
 800d6f6:	d3f1      	bcc.n	800d6dc <xmit_spi_multi+0x10>
	}
}
 800d6f8:	bf00      	nop
 800d6fa:	bf00      	nop
 800d6fc:	3710      	adds	r7, #16
 800d6fe:	46bd      	mov	sp, r7
 800d700:	bd80      	pop	{r7, pc}

0800d702 <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800d702:	b580      	push	{r7, lr}
 800d704:	b086      	sub	sp, #24
 800d706:	af00      	add	r7, sp, #0
 800d708:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800d70a:	f7fa f839 	bl	8007780 <HAL_GetTick>
 800d70e:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800d710:	687b      	ldr	r3, [r7, #4]
 800d712:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800d714:	20ff      	movs	r0, #255	; 0xff
 800d716:	f7ff ffa7 	bl	800d668 <xchg_spi>
 800d71a:	4603      	mov	r3, r0
 800d71c:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800d71e:	7bfb      	ldrb	r3, [r7, #15]
 800d720:	2bff      	cmp	r3, #255	; 0xff
 800d722:	d007      	beq.n	800d734 <wait_ready+0x32>
 800d724:	f7fa f82c 	bl	8007780 <HAL_GetTick>
 800d728:	4602      	mov	r2, r0
 800d72a:	697b      	ldr	r3, [r7, #20]
 800d72c:	1ad3      	subs	r3, r2, r3
 800d72e:	693a      	ldr	r2, [r7, #16]
 800d730:	429a      	cmp	r2, r3
 800d732:	d8ef      	bhi.n	800d714 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800d734:	7bfb      	ldrb	r3, [r7, #15]
 800d736:	2bff      	cmp	r3, #255	; 0xff
 800d738:	bf0c      	ite	eq
 800d73a:	2301      	moveq	r3, #1
 800d73c:	2300      	movne	r3, #0
 800d73e:	b2db      	uxtb	r3, r3
}
 800d740:	4618      	mov	r0, r3
 800d742:	3718      	adds	r7, #24
 800d744:	46bd      	mov	sp, r7
 800d746:	bd80      	pop	{r7, pc}

0800d748 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800d748:	b580      	push	{r7, lr}
 800d74a:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800d74c:	2201      	movs	r2, #1
 800d74e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d752:	4804      	ldr	r0, [pc, #16]	; (800d764 <despiselect+0x1c>)
 800d754:	f7fa ff2c 	bl	80085b0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800d758:	20ff      	movs	r0, #255	; 0xff
 800d75a:	f7ff ff85 	bl	800d668 <xchg_spi>

}
 800d75e:	bf00      	nop
 800d760:	bd80      	pop	{r7, pc}
 800d762:	bf00      	nop
 800d764:	40021400 	.word	0x40021400

0800d768 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800d768:	b580      	push	{r7, lr}
 800d76a:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800d76c:	2200      	movs	r2, #0
 800d76e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 800d772:	480a      	ldr	r0, [pc, #40]	; (800d79c <spiselect+0x34>)
 800d774:	f7fa ff1c 	bl	80085b0 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800d778:	20ff      	movs	r0, #255	; 0xff
 800d77a:	f7ff ff75 	bl	800d668 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800d77e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d782:	f7ff ffbe 	bl	800d702 <wait_ready>
 800d786:	4603      	mov	r3, r0
 800d788:	2b00      	cmp	r3, #0
 800d78a:	d001      	beq.n	800d790 <spiselect+0x28>
 800d78c:	2301      	movs	r3, #1
 800d78e:	e002      	b.n	800d796 <spiselect+0x2e>

	despiselect();
 800d790:	f7ff ffda 	bl	800d748 <despiselect>
	return 0;	/* Timeout */
 800d794:	2300      	movs	r3, #0
}
 800d796:	4618      	mov	r0, r3
 800d798:	bd80      	pop	{r7, pc}
 800d79a:	bf00      	nop
 800d79c:	40021400 	.word	0x40021400

0800d7a0 <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800d7a0:	b580      	push	{r7, lr}
 800d7a2:	b084      	sub	sp, #16
 800d7a4:	af00      	add	r7, sp, #0
 800d7a6:	6078      	str	r0, [r7, #4]
 800d7a8:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800d7aa:	20c8      	movs	r0, #200	; 0xc8
 800d7ac:	f7ff ff32 	bl	800d614 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800d7b0:	20ff      	movs	r0, #255	; 0xff
 800d7b2:	f7ff ff59 	bl	800d668 <xchg_spi>
 800d7b6:	4603      	mov	r3, r0
 800d7b8:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800d7ba:	7bfb      	ldrb	r3, [r7, #15]
 800d7bc:	2bff      	cmp	r3, #255	; 0xff
 800d7be:	d104      	bne.n	800d7ca <rcvr_datablock+0x2a>
 800d7c0:	f7ff ff3c 	bl	800d63c <SPI_Timer_Status>
 800d7c4:	4603      	mov	r3, r0
 800d7c6:	2b00      	cmp	r3, #0
 800d7c8:	d1f2      	bne.n	800d7b0 <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800d7ca:	7bfb      	ldrb	r3, [r7, #15]
 800d7cc:	2bfe      	cmp	r3, #254	; 0xfe
 800d7ce:	d001      	beq.n	800d7d4 <rcvr_datablock+0x34>
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	e00a      	b.n	800d7ea <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800d7d4:	6839      	ldr	r1, [r7, #0]
 800d7d6:	6878      	ldr	r0, [r7, #4]
 800d7d8:	f7ff ff5c 	bl	800d694 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800d7dc:	20ff      	movs	r0, #255	; 0xff
 800d7de:	f7ff ff43 	bl	800d668 <xchg_spi>
 800d7e2:	20ff      	movs	r0, #255	; 0xff
 800d7e4:	f7ff ff40 	bl	800d668 <xchg_spi>

	return 1;						/* Function succeeded */
 800d7e8:	2301      	movs	r3, #1
}
 800d7ea:	4618      	mov	r0, r3
 800d7ec:	3710      	adds	r7, #16
 800d7ee:	46bd      	mov	sp, r7
 800d7f0:	bd80      	pop	{r7, pc}

0800d7f2 <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800d7f2:	b580      	push	{r7, lr}
 800d7f4:	b084      	sub	sp, #16
 800d7f6:	af00      	add	r7, sp, #0
 800d7f8:	6078      	str	r0, [r7, #4]
 800d7fa:	460b      	mov	r3, r1
 800d7fc:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800d7fe:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800d802:	f7ff ff7e 	bl	800d702 <wait_ready>
 800d806:	4603      	mov	r3, r0
 800d808:	2b00      	cmp	r3, #0
 800d80a:	d101      	bne.n	800d810 <xmit_datablock+0x1e>
 800d80c:	2300      	movs	r3, #0
 800d80e:	e01e      	b.n	800d84e <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800d810:	78fb      	ldrb	r3, [r7, #3]
 800d812:	4618      	mov	r0, r3
 800d814:	f7ff ff28 	bl	800d668 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800d818:	78fb      	ldrb	r3, [r7, #3]
 800d81a:	2bfd      	cmp	r3, #253	; 0xfd
 800d81c:	d016      	beq.n	800d84c <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800d81e:	f44f 7100 	mov.w	r1, #512	; 0x200
 800d822:	6878      	ldr	r0, [r7, #4]
 800d824:	f7ff ff52 	bl	800d6cc <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800d828:	20ff      	movs	r0, #255	; 0xff
 800d82a:	f7ff ff1d 	bl	800d668 <xchg_spi>
 800d82e:	20ff      	movs	r0, #255	; 0xff
 800d830:	f7ff ff1a 	bl	800d668 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800d834:	20ff      	movs	r0, #255	; 0xff
 800d836:	f7ff ff17 	bl	800d668 <xchg_spi>
 800d83a:	4603      	mov	r3, r0
 800d83c:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800d83e:	7bfb      	ldrb	r3, [r7, #15]
 800d840:	f003 031f 	and.w	r3, r3, #31
 800d844:	2b05      	cmp	r3, #5
 800d846:	d001      	beq.n	800d84c <xmit_datablock+0x5a>
 800d848:	2300      	movs	r3, #0
 800d84a:	e000      	b.n	800d84e <xmit_datablock+0x5c>
	}
	return 1;
 800d84c:	2301      	movs	r3, #1
}
 800d84e:	4618      	mov	r0, r3
 800d850:	3710      	adds	r7, #16
 800d852:	46bd      	mov	sp, r7
 800d854:	bd80      	pop	{r7, pc}

0800d856 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800d856:	b580      	push	{r7, lr}
 800d858:	b084      	sub	sp, #16
 800d85a:	af00      	add	r7, sp, #0
 800d85c:	4603      	mov	r3, r0
 800d85e:	6039      	str	r1, [r7, #0]
 800d860:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800d862:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d866:	2b00      	cmp	r3, #0
 800d868:	da0e      	bge.n	800d888 <send_cmd+0x32>
		cmd &= 0x7F;
 800d86a:	79fb      	ldrb	r3, [r7, #7]
 800d86c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800d870:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800d872:	2100      	movs	r1, #0
 800d874:	2037      	movs	r0, #55	; 0x37
 800d876:	f7ff ffee 	bl	800d856 <send_cmd>
 800d87a:	4603      	mov	r3, r0
 800d87c:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800d87e:	7bbb      	ldrb	r3, [r7, #14]
 800d880:	2b01      	cmp	r3, #1
 800d882:	d901      	bls.n	800d888 <send_cmd+0x32>
 800d884:	7bbb      	ldrb	r3, [r7, #14]
 800d886:	e051      	b.n	800d92c <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800d888:	79fb      	ldrb	r3, [r7, #7]
 800d88a:	2b0c      	cmp	r3, #12
 800d88c:	d008      	beq.n	800d8a0 <send_cmd+0x4a>
		despiselect();
 800d88e:	f7ff ff5b 	bl	800d748 <despiselect>
		if (!spiselect()) return 0xFF;
 800d892:	f7ff ff69 	bl	800d768 <spiselect>
 800d896:	4603      	mov	r3, r0
 800d898:	2b00      	cmp	r3, #0
 800d89a:	d101      	bne.n	800d8a0 <send_cmd+0x4a>
 800d89c:	23ff      	movs	r3, #255	; 0xff
 800d89e:	e045      	b.n	800d92c <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800d8a0:	79fb      	ldrb	r3, [r7, #7]
 800d8a2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f7ff fedd 	bl	800d668 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	0e1b      	lsrs	r3, r3, #24
 800d8b2:	b2db      	uxtb	r3, r3
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7ff fed7 	bl	800d668 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800d8ba:	683b      	ldr	r3, [r7, #0]
 800d8bc:	0c1b      	lsrs	r3, r3, #16
 800d8be:	b2db      	uxtb	r3, r3
 800d8c0:	4618      	mov	r0, r3
 800d8c2:	f7ff fed1 	bl	800d668 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800d8c6:	683b      	ldr	r3, [r7, #0]
 800d8c8:	0a1b      	lsrs	r3, r3, #8
 800d8ca:	b2db      	uxtb	r3, r3
 800d8cc:	4618      	mov	r0, r3
 800d8ce:	f7ff fecb 	bl	800d668 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800d8d2:	683b      	ldr	r3, [r7, #0]
 800d8d4:	b2db      	uxtb	r3, r3
 800d8d6:	4618      	mov	r0, r3
 800d8d8:	f7ff fec6 	bl	800d668 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800d8dc:	2301      	movs	r3, #1
 800d8de:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800d8e0:	79fb      	ldrb	r3, [r7, #7]
 800d8e2:	2b00      	cmp	r3, #0
 800d8e4:	d101      	bne.n	800d8ea <send_cmd+0x94>
 800d8e6:	2395      	movs	r3, #149	; 0x95
 800d8e8:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800d8ea:	79fb      	ldrb	r3, [r7, #7]
 800d8ec:	2b08      	cmp	r3, #8
 800d8ee:	d101      	bne.n	800d8f4 <send_cmd+0x9e>
 800d8f0:	2387      	movs	r3, #135	; 0x87
 800d8f2:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800d8f4:	7bfb      	ldrb	r3, [r7, #15]
 800d8f6:	4618      	mov	r0, r3
 800d8f8:	f7ff feb6 	bl	800d668 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800d8fc:	79fb      	ldrb	r3, [r7, #7]
 800d8fe:	2b0c      	cmp	r3, #12
 800d900:	d102      	bne.n	800d908 <send_cmd+0xb2>
 800d902:	20ff      	movs	r0, #255	; 0xff
 800d904:	f7ff feb0 	bl	800d668 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800d908:	230a      	movs	r3, #10
 800d90a:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800d90c:	20ff      	movs	r0, #255	; 0xff
 800d90e:	f7ff feab 	bl	800d668 <xchg_spi>
 800d912:	4603      	mov	r3, r0
 800d914:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800d916:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d91a:	2b00      	cmp	r3, #0
 800d91c:	da05      	bge.n	800d92a <send_cmd+0xd4>
 800d91e:	7bfb      	ldrb	r3, [r7, #15]
 800d920:	3b01      	subs	r3, #1
 800d922:	73fb      	strb	r3, [r7, #15]
 800d924:	7bfb      	ldrb	r3, [r7, #15]
 800d926:	2b00      	cmp	r3, #0
 800d928:	d1f0      	bne.n	800d90c <send_cmd+0xb6>

	return res;							/* Return received response */
 800d92a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d92c:	4618      	mov	r0, r3
 800d92e:	3710      	adds	r7, #16
 800d930:	46bd      	mov	sp, r7
 800d932:	bd80      	pop	{r7, pc}

0800d934 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800d934:	b590      	push	{r4, r7, lr}
 800d936:	b085      	sub	sp, #20
 800d938:	af00      	add	r7, sp, #0
 800d93a:	4603      	mov	r3, r0
 800d93c:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800d93e:	79fb      	ldrb	r3, [r7, #7]
 800d940:	2b00      	cmp	r3, #0
 800d942:	d001      	beq.n	800d948 <USER_SPI_initialize+0x14>
 800d944:	2301      	movs	r3, #1
 800d946:	e0d6      	b.n	800daf6 <USER_SPI_initialize+0x1c2>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800d948:	4b6d      	ldr	r3, [pc, #436]	; (800db00 <USER_SPI_initialize+0x1cc>)
 800d94a:	781b      	ldrb	r3, [r3, #0]
 800d94c:	b2db      	uxtb	r3, r3
 800d94e:	f003 0302 	and.w	r3, r3, #2
 800d952:	2b00      	cmp	r3, #0
 800d954:	d003      	beq.n	800d95e <USER_SPI_initialize+0x2a>
 800d956:	4b6a      	ldr	r3, [pc, #424]	; (800db00 <USER_SPI_initialize+0x1cc>)
 800d958:	781b      	ldrb	r3, [r3, #0]
 800d95a:	b2db      	uxtb	r3, r3
 800d95c:	e0cb      	b.n	800daf6 <USER_SPI_initialize+0x1c2>

	FCLK_SLOW();
 800d95e:	4b69      	ldr	r3, [pc, #420]	; (800db04 <USER_SPI_initialize+0x1d0>)
 800d960:	681b      	ldr	r3, [r3, #0]
 800d962:	681b      	ldr	r3, [r3, #0]
 800d964:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800d968:	4b66      	ldr	r3, [pc, #408]	; (800db04 <USER_SPI_initialize+0x1d0>)
 800d96a:	681b      	ldr	r3, [r3, #0]
 800d96c:	f042 0208 	orr.w	r2, r2, #8
 800d970:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800d972:	230a      	movs	r3, #10
 800d974:	73fb      	strb	r3, [r7, #15]
 800d976:	e005      	b.n	800d984 <USER_SPI_initialize+0x50>
 800d978:	20ff      	movs	r0, #255	; 0xff
 800d97a:	f7ff fe75 	bl	800d668 <xchg_spi>
 800d97e:	7bfb      	ldrb	r3, [r7, #15]
 800d980:	3b01      	subs	r3, #1
 800d982:	73fb      	strb	r3, [r7, #15]
 800d984:	7bfb      	ldrb	r3, [r7, #15]
 800d986:	2b00      	cmp	r3, #0
 800d988:	d1f6      	bne.n	800d978 <USER_SPI_initialize+0x44>

	ty = 0;
 800d98a:	2300      	movs	r3, #0
 800d98c:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800d98e:	2100      	movs	r1, #0
 800d990:	2000      	movs	r0, #0
 800d992:	f7ff ff60 	bl	800d856 <send_cmd>
 800d996:	4603      	mov	r3, r0
 800d998:	2b01      	cmp	r3, #1
 800d99a:	f040 808b 	bne.w	800dab4 <USER_SPI_initialize+0x180>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800d99e:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800d9a2:	f7ff fe37 	bl	800d614 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800d9a6:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800d9aa:	2008      	movs	r0, #8
 800d9ac:	f7ff ff53 	bl	800d856 <send_cmd>
 800d9b0:	4603      	mov	r3, r0
 800d9b2:	2b01      	cmp	r3, #1
 800d9b4:	d151      	bne.n	800da5a <USER_SPI_initialize+0x126>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800d9b6:	2300      	movs	r3, #0
 800d9b8:	73fb      	strb	r3, [r7, #15]
 800d9ba:	e00d      	b.n	800d9d8 <USER_SPI_initialize+0xa4>
 800d9bc:	7bfc      	ldrb	r4, [r7, #15]
 800d9be:	20ff      	movs	r0, #255	; 0xff
 800d9c0:	f7ff fe52 	bl	800d668 <xchg_spi>
 800d9c4:	4603      	mov	r3, r0
 800d9c6:	461a      	mov	r2, r3
 800d9c8:	f107 0310 	add.w	r3, r7, #16
 800d9cc:	4423      	add	r3, r4
 800d9ce:	f803 2c08 	strb.w	r2, [r3, #-8]
 800d9d2:	7bfb      	ldrb	r3, [r7, #15]
 800d9d4:	3301      	adds	r3, #1
 800d9d6:	73fb      	strb	r3, [r7, #15]
 800d9d8:	7bfb      	ldrb	r3, [r7, #15]
 800d9da:	2b03      	cmp	r3, #3
 800d9dc:	d9ee      	bls.n	800d9bc <USER_SPI_initialize+0x88>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800d9de:	7abb      	ldrb	r3, [r7, #10]
 800d9e0:	2b01      	cmp	r3, #1
 800d9e2:	d167      	bne.n	800dab4 <USER_SPI_initialize+0x180>
 800d9e4:	7afb      	ldrb	r3, [r7, #11]
 800d9e6:	2baa      	cmp	r3, #170	; 0xaa
 800d9e8:	d164      	bne.n	800dab4 <USER_SPI_initialize+0x180>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800d9ea:	bf00      	nop
 800d9ec:	f7ff fe26 	bl	800d63c <SPI_Timer_Status>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d007      	beq.n	800da06 <USER_SPI_initialize+0xd2>
 800d9f6:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800d9fa:	20a9      	movs	r0, #169	; 0xa9
 800d9fc:	f7ff ff2b 	bl	800d856 <send_cmd>
 800da00:	4603      	mov	r3, r0
 800da02:	2b00      	cmp	r3, #0
 800da04:	d1f2      	bne.n	800d9ec <USER_SPI_initialize+0xb8>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800da06:	f7ff fe19 	bl	800d63c <SPI_Timer_Status>
 800da0a:	4603      	mov	r3, r0
 800da0c:	2b00      	cmp	r3, #0
 800da0e:	d051      	beq.n	800dab4 <USER_SPI_initialize+0x180>
 800da10:	2100      	movs	r1, #0
 800da12:	203a      	movs	r0, #58	; 0x3a
 800da14:	f7ff ff1f 	bl	800d856 <send_cmd>
 800da18:	4603      	mov	r3, r0
 800da1a:	2b00      	cmp	r3, #0
 800da1c:	d14a      	bne.n	800dab4 <USER_SPI_initialize+0x180>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800da1e:	2300      	movs	r3, #0
 800da20:	73fb      	strb	r3, [r7, #15]
 800da22:	e00d      	b.n	800da40 <USER_SPI_initialize+0x10c>
 800da24:	7bfc      	ldrb	r4, [r7, #15]
 800da26:	20ff      	movs	r0, #255	; 0xff
 800da28:	f7ff fe1e 	bl	800d668 <xchg_spi>
 800da2c:	4603      	mov	r3, r0
 800da2e:	461a      	mov	r2, r3
 800da30:	f107 0310 	add.w	r3, r7, #16
 800da34:	4423      	add	r3, r4
 800da36:	f803 2c08 	strb.w	r2, [r3, #-8]
 800da3a:	7bfb      	ldrb	r3, [r7, #15]
 800da3c:	3301      	adds	r3, #1
 800da3e:	73fb      	strb	r3, [r7, #15]
 800da40:	7bfb      	ldrb	r3, [r7, #15]
 800da42:	2b03      	cmp	r3, #3
 800da44:	d9ee      	bls.n	800da24 <USER_SPI_initialize+0xf0>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800da46:	7a3b      	ldrb	r3, [r7, #8]
 800da48:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800da4c:	2b00      	cmp	r3, #0
 800da4e:	d001      	beq.n	800da54 <USER_SPI_initialize+0x120>
 800da50:	230c      	movs	r3, #12
 800da52:	e000      	b.n	800da56 <USER_SPI_initialize+0x122>
 800da54:	2304      	movs	r3, #4
 800da56:	737b      	strb	r3, [r7, #13]
 800da58:	e02c      	b.n	800dab4 <USER_SPI_initialize+0x180>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800da5a:	2100      	movs	r1, #0
 800da5c:	20a9      	movs	r0, #169	; 0xa9
 800da5e:	f7ff fefa 	bl	800d856 <send_cmd>
 800da62:	4603      	mov	r3, r0
 800da64:	2b01      	cmp	r3, #1
 800da66:	d804      	bhi.n	800da72 <USER_SPI_initialize+0x13e>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800da68:	2302      	movs	r3, #2
 800da6a:	737b      	strb	r3, [r7, #13]
 800da6c:	23a9      	movs	r3, #169	; 0xa9
 800da6e:	73bb      	strb	r3, [r7, #14]
 800da70:	e003      	b.n	800da7a <USER_SPI_initialize+0x146>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800da72:	2301      	movs	r3, #1
 800da74:	737b      	strb	r3, [r7, #13]
 800da76:	2301      	movs	r3, #1
 800da78:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800da7a:	bf00      	nop
 800da7c:	f7ff fdde 	bl	800d63c <SPI_Timer_Status>
 800da80:	4603      	mov	r3, r0
 800da82:	2b00      	cmp	r3, #0
 800da84:	d007      	beq.n	800da96 <USER_SPI_initialize+0x162>
 800da86:	7bbb      	ldrb	r3, [r7, #14]
 800da88:	2100      	movs	r1, #0
 800da8a:	4618      	mov	r0, r3
 800da8c:	f7ff fee3 	bl	800d856 <send_cmd>
 800da90:	4603      	mov	r3, r0
 800da92:	2b00      	cmp	r3, #0
 800da94:	d1f2      	bne.n	800da7c <USER_SPI_initialize+0x148>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800da96:	f7ff fdd1 	bl	800d63c <SPI_Timer_Status>
 800da9a:	4603      	mov	r3, r0
 800da9c:	2b00      	cmp	r3, #0
 800da9e:	d007      	beq.n	800dab0 <USER_SPI_initialize+0x17c>
 800daa0:	f44f 7100 	mov.w	r1, #512	; 0x200
 800daa4:	2010      	movs	r0, #16
 800daa6:	f7ff fed6 	bl	800d856 <send_cmd>
 800daaa:	4603      	mov	r3, r0
 800daac:	2b00      	cmp	r3, #0
 800daae:	d001      	beq.n	800dab4 <USER_SPI_initialize+0x180>
				ty = 0;
 800dab0:	2300      	movs	r3, #0
 800dab2:	737b      	strb	r3, [r7, #13]
		}
	}
	CardType = ty;	/* Card type */
 800dab4:	4a14      	ldr	r2, [pc, #80]	; (800db08 <USER_SPI_initialize+0x1d4>)
 800dab6:	7b7b      	ldrb	r3, [r7, #13]
 800dab8:	7013      	strb	r3, [r2, #0]
	despiselect();
 800daba:	f7ff fe45 	bl	800d748 <despiselect>

	if (ty) {			/* OK */
 800dabe:	7b7b      	ldrb	r3, [r7, #13]
 800dac0:	2b00      	cmp	r3, #0
 800dac2:	d012      	beq.n	800daea <USER_SPI_initialize+0x1b6>
		FCLK_FAST();			/* Set fast clock */
 800dac4:	4b0f      	ldr	r3, [pc, #60]	; (800db04 <USER_SPI_initialize+0x1d0>)
 800dac6:	681b      	ldr	r3, [r3, #0]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	f023 0238 	bic.w	r2, r3, #56	; 0x38
 800dace:	4b0d      	ldr	r3, [pc, #52]	; (800db04 <USER_SPI_initialize+0x1d0>)
 800dad0:	681b      	ldr	r3, [r3, #0]
 800dad2:	f042 0218 	orr.w	r2, r2, #24
 800dad6:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800dad8:	4b09      	ldr	r3, [pc, #36]	; (800db00 <USER_SPI_initialize+0x1cc>)
 800dada:	781b      	ldrb	r3, [r3, #0]
 800dadc:	b2db      	uxtb	r3, r3
 800dade:	f023 0301 	bic.w	r3, r3, #1
 800dae2:	b2da      	uxtb	r2, r3
 800dae4:	4b06      	ldr	r3, [pc, #24]	; (800db00 <USER_SPI_initialize+0x1cc>)
 800dae6:	701a      	strb	r2, [r3, #0]
 800dae8:	e002      	b.n	800daf0 <USER_SPI_initialize+0x1bc>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800daea:	4b05      	ldr	r3, [pc, #20]	; (800db00 <USER_SPI_initialize+0x1cc>)
 800daec:	2201      	movs	r2, #1
 800daee:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800daf0:	4b03      	ldr	r3, [pc, #12]	; (800db00 <USER_SPI_initialize+0x1cc>)
 800daf2:	781b      	ldrb	r3, [r3, #0]
 800daf4:	b2db      	uxtb	r3, r3
}
 800daf6:	4618      	mov	r0, r3
 800daf8:	3714      	adds	r7, #20
 800dafa:	46bd      	mov	sp, r7
 800dafc:	bd90      	pop	{r4, r7, pc}
 800dafe:	bf00      	nop
 800db00:	20000080 	.word	0x20000080
 800db04:	20005bc0 	.word	0x20005bc0
 800db08:	20000668 	.word	0x20000668

0800db0c <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800db0c:	b480      	push	{r7}
 800db0e:	b083      	sub	sp, #12
 800db10:	af00      	add	r7, sp, #0
 800db12:	4603      	mov	r3, r0
 800db14:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800db16:	79fb      	ldrb	r3, [r7, #7]
 800db18:	2b00      	cmp	r3, #0
 800db1a:	d001      	beq.n	800db20 <USER_SPI_status+0x14>
 800db1c:	2301      	movs	r3, #1
 800db1e:	e002      	b.n	800db26 <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800db20:	4b04      	ldr	r3, [pc, #16]	; (800db34 <USER_SPI_status+0x28>)
 800db22:	781b      	ldrb	r3, [r3, #0]
 800db24:	b2db      	uxtb	r3, r3
}
 800db26:	4618      	mov	r0, r3
 800db28:	370c      	adds	r7, #12
 800db2a:	46bd      	mov	sp, r7
 800db2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db30:	4770      	bx	lr
 800db32:	bf00      	nop
 800db34:	20000080 	.word	0x20000080

0800db38 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800db38:	b580      	push	{r7, lr}
 800db3a:	b084      	sub	sp, #16
 800db3c:	af00      	add	r7, sp, #0
 800db3e:	60b9      	str	r1, [r7, #8]
 800db40:	607a      	str	r2, [r7, #4]
 800db42:	603b      	str	r3, [r7, #0]
 800db44:	4603      	mov	r3, r0
 800db46:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800db48:	7bfb      	ldrb	r3, [r7, #15]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d102      	bne.n	800db54 <USER_SPI_read+0x1c>
 800db4e:	683b      	ldr	r3, [r7, #0]
 800db50:	2b00      	cmp	r3, #0
 800db52:	d101      	bne.n	800db58 <USER_SPI_read+0x20>
 800db54:	2304      	movs	r3, #4
 800db56:	e04d      	b.n	800dbf4 <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800db58:	4b28      	ldr	r3, [pc, #160]	; (800dbfc <USER_SPI_read+0xc4>)
 800db5a:	781b      	ldrb	r3, [r3, #0]
 800db5c:	b2db      	uxtb	r3, r3
 800db5e:	f003 0301 	and.w	r3, r3, #1
 800db62:	2b00      	cmp	r3, #0
 800db64:	d001      	beq.n	800db6a <USER_SPI_read+0x32>
 800db66:	2303      	movs	r3, #3
 800db68:	e044      	b.n	800dbf4 <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800db6a:	4b25      	ldr	r3, [pc, #148]	; (800dc00 <USER_SPI_read+0xc8>)
 800db6c:	781b      	ldrb	r3, [r3, #0]
 800db6e:	f003 0308 	and.w	r3, r3, #8
 800db72:	2b00      	cmp	r3, #0
 800db74:	d102      	bne.n	800db7c <USER_SPI_read+0x44>
 800db76:	687b      	ldr	r3, [r7, #4]
 800db78:	025b      	lsls	r3, r3, #9
 800db7a:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800db7c:	683b      	ldr	r3, [r7, #0]
 800db7e:	2b01      	cmp	r3, #1
 800db80:	d111      	bne.n	800dba6 <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800db82:	6879      	ldr	r1, [r7, #4]
 800db84:	2011      	movs	r0, #17
 800db86:	f7ff fe66 	bl	800d856 <send_cmd>
 800db8a:	4603      	mov	r3, r0
 800db8c:	2b00      	cmp	r3, #0
 800db8e:	d129      	bne.n	800dbe4 <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800db90:	f44f 7100 	mov.w	r1, #512	; 0x200
 800db94:	68b8      	ldr	r0, [r7, #8]
 800db96:	f7ff fe03 	bl	800d7a0 <rcvr_datablock>
 800db9a:	4603      	mov	r3, r0
 800db9c:	2b00      	cmp	r3, #0
 800db9e:	d021      	beq.n	800dbe4 <USER_SPI_read+0xac>
			count = 0;
 800dba0:	2300      	movs	r3, #0
 800dba2:	603b      	str	r3, [r7, #0]
 800dba4:	e01e      	b.n	800dbe4 <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800dba6:	6879      	ldr	r1, [r7, #4]
 800dba8:	2012      	movs	r0, #18
 800dbaa:	f7ff fe54 	bl	800d856 <send_cmd>
 800dbae:	4603      	mov	r3, r0
 800dbb0:	2b00      	cmp	r3, #0
 800dbb2:	d117      	bne.n	800dbe4 <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800dbb4:	f44f 7100 	mov.w	r1, #512	; 0x200
 800dbb8:	68b8      	ldr	r0, [r7, #8]
 800dbba:	f7ff fdf1 	bl	800d7a0 <rcvr_datablock>
 800dbbe:	4603      	mov	r3, r0
 800dbc0:	2b00      	cmp	r3, #0
 800dbc2:	d00a      	beq.n	800dbda <USER_SPI_read+0xa2>
				buff += 512;
 800dbc4:	68bb      	ldr	r3, [r7, #8]
 800dbc6:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800dbca:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800dbcc:	683b      	ldr	r3, [r7, #0]
 800dbce:	3b01      	subs	r3, #1
 800dbd0:	603b      	str	r3, [r7, #0]
 800dbd2:	683b      	ldr	r3, [r7, #0]
 800dbd4:	2b00      	cmp	r3, #0
 800dbd6:	d1ed      	bne.n	800dbb4 <USER_SPI_read+0x7c>
 800dbd8:	e000      	b.n	800dbdc <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800dbda:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800dbdc:	2100      	movs	r1, #0
 800dbde:	200c      	movs	r0, #12
 800dbe0:	f7ff fe39 	bl	800d856 <send_cmd>
		}
	}
	despiselect();
 800dbe4:	f7ff fdb0 	bl	800d748 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800dbe8:	683b      	ldr	r3, [r7, #0]
 800dbea:	2b00      	cmp	r3, #0
 800dbec:	bf14      	ite	ne
 800dbee:	2301      	movne	r3, #1
 800dbf0:	2300      	moveq	r3, #0
 800dbf2:	b2db      	uxtb	r3, r3
}
 800dbf4:	4618      	mov	r0, r3
 800dbf6:	3710      	adds	r7, #16
 800dbf8:	46bd      	mov	sp, r7
 800dbfa:	bd80      	pop	{r7, pc}
 800dbfc:	20000080 	.word	0x20000080
 800dc00:	20000668 	.word	0x20000668

0800dc04 <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800dc04:	b580      	push	{r7, lr}
 800dc06:	b084      	sub	sp, #16
 800dc08:	af00      	add	r7, sp, #0
 800dc0a:	60b9      	str	r1, [r7, #8]
 800dc0c:	607a      	str	r2, [r7, #4]
 800dc0e:	603b      	str	r3, [r7, #0]
 800dc10:	4603      	mov	r3, r0
 800dc12:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800dc14:	7bfb      	ldrb	r3, [r7, #15]
 800dc16:	2b00      	cmp	r3, #0
 800dc18:	d102      	bne.n	800dc20 <USER_SPI_write+0x1c>
 800dc1a:	683b      	ldr	r3, [r7, #0]
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d101      	bne.n	800dc24 <USER_SPI_write+0x20>
 800dc20:	2304      	movs	r3, #4
 800dc22:	e063      	b.n	800dcec <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800dc24:	4b33      	ldr	r3, [pc, #204]	; (800dcf4 <USER_SPI_write+0xf0>)
 800dc26:	781b      	ldrb	r3, [r3, #0]
 800dc28:	b2db      	uxtb	r3, r3
 800dc2a:	f003 0301 	and.w	r3, r3, #1
 800dc2e:	2b00      	cmp	r3, #0
 800dc30:	d001      	beq.n	800dc36 <USER_SPI_write+0x32>
 800dc32:	2303      	movs	r3, #3
 800dc34:	e05a      	b.n	800dcec <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800dc36:	4b2f      	ldr	r3, [pc, #188]	; (800dcf4 <USER_SPI_write+0xf0>)
 800dc38:	781b      	ldrb	r3, [r3, #0]
 800dc3a:	b2db      	uxtb	r3, r3
 800dc3c:	f003 0304 	and.w	r3, r3, #4
 800dc40:	2b00      	cmp	r3, #0
 800dc42:	d001      	beq.n	800dc48 <USER_SPI_write+0x44>
 800dc44:	2302      	movs	r3, #2
 800dc46:	e051      	b.n	800dcec <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800dc48:	4b2b      	ldr	r3, [pc, #172]	; (800dcf8 <USER_SPI_write+0xf4>)
 800dc4a:	781b      	ldrb	r3, [r3, #0]
 800dc4c:	f003 0308 	and.w	r3, r3, #8
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d102      	bne.n	800dc5a <USER_SPI_write+0x56>
 800dc54:	687b      	ldr	r3, [r7, #4]
 800dc56:	025b      	lsls	r3, r3, #9
 800dc58:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800dc5a:	683b      	ldr	r3, [r7, #0]
 800dc5c:	2b01      	cmp	r3, #1
 800dc5e:	d110      	bne.n	800dc82 <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800dc60:	6879      	ldr	r1, [r7, #4]
 800dc62:	2018      	movs	r0, #24
 800dc64:	f7ff fdf7 	bl	800d856 <send_cmd>
 800dc68:	4603      	mov	r3, r0
 800dc6a:	2b00      	cmp	r3, #0
 800dc6c:	d136      	bne.n	800dcdc <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800dc6e:	21fe      	movs	r1, #254	; 0xfe
 800dc70:	68b8      	ldr	r0, [r7, #8]
 800dc72:	f7ff fdbe 	bl	800d7f2 <xmit_datablock>
 800dc76:	4603      	mov	r3, r0
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d02f      	beq.n	800dcdc <USER_SPI_write+0xd8>
			count = 0;
 800dc7c:	2300      	movs	r3, #0
 800dc7e:	603b      	str	r3, [r7, #0]
 800dc80:	e02c      	b.n	800dcdc <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800dc82:	4b1d      	ldr	r3, [pc, #116]	; (800dcf8 <USER_SPI_write+0xf4>)
 800dc84:	781b      	ldrb	r3, [r3, #0]
 800dc86:	f003 0306 	and.w	r3, r3, #6
 800dc8a:	2b00      	cmp	r3, #0
 800dc8c:	d003      	beq.n	800dc96 <USER_SPI_write+0x92>
 800dc8e:	6839      	ldr	r1, [r7, #0]
 800dc90:	2097      	movs	r0, #151	; 0x97
 800dc92:	f7ff fde0 	bl	800d856 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800dc96:	6879      	ldr	r1, [r7, #4]
 800dc98:	2019      	movs	r0, #25
 800dc9a:	f7ff fddc 	bl	800d856 <send_cmd>
 800dc9e:	4603      	mov	r3, r0
 800dca0:	2b00      	cmp	r3, #0
 800dca2:	d11b      	bne.n	800dcdc <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800dca4:	21fc      	movs	r1, #252	; 0xfc
 800dca6:	68b8      	ldr	r0, [r7, #8]
 800dca8:	f7ff fda3 	bl	800d7f2 <xmit_datablock>
 800dcac:	4603      	mov	r3, r0
 800dcae:	2b00      	cmp	r3, #0
 800dcb0:	d00a      	beq.n	800dcc8 <USER_SPI_write+0xc4>
				buff += 512;
 800dcb2:	68bb      	ldr	r3, [r7, #8]
 800dcb4:	f503 7300 	add.w	r3, r3, #512	; 0x200
 800dcb8:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800dcba:	683b      	ldr	r3, [r7, #0]
 800dcbc:	3b01      	subs	r3, #1
 800dcbe:	603b      	str	r3, [r7, #0]
 800dcc0:	683b      	ldr	r3, [r7, #0]
 800dcc2:	2b00      	cmp	r3, #0
 800dcc4:	d1ee      	bne.n	800dca4 <USER_SPI_write+0xa0>
 800dcc6:	e000      	b.n	800dcca <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800dcc8:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800dcca:	21fd      	movs	r1, #253	; 0xfd
 800dccc:	2000      	movs	r0, #0
 800dcce:	f7ff fd90 	bl	800d7f2 <xmit_datablock>
 800dcd2:	4603      	mov	r3, r0
 800dcd4:	2b00      	cmp	r3, #0
 800dcd6:	d101      	bne.n	800dcdc <USER_SPI_write+0xd8>
 800dcd8:	2301      	movs	r3, #1
 800dcda:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800dcdc:	f7ff fd34 	bl	800d748 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800dce0:	683b      	ldr	r3, [r7, #0]
 800dce2:	2b00      	cmp	r3, #0
 800dce4:	bf14      	ite	ne
 800dce6:	2301      	movne	r3, #1
 800dce8:	2300      	moveq	r3, #0
 800dcea:	b2db      	uxtb	r3, r3
}
 800dcec:	4618      	mov	r0, r3
 800dcee:	3710      	adds	r7, #16
 800dcf0:	46bd      	mov	sp, r7
 800dcf2:	bd80      	pop	{r7, pc}
 800dcf4:	20000080 	.word	0x20000080
 800dcf8:	20000668 	.word	0x20000668

0800dcfc <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800dcfc:	b580      	push	{r7, lr}
 800dcfe:	b08c      	sub	sp, #48	; 0x30
 800dd00:	af00      	add	r7, sp, #0
 800dd02:	4603      	mov	r3, r0
 800dd04:	603a      	str	r2, [r7, #0]
 800dd06:	71fb      	strb	r3, [r7, #7]
 800dd08:	460b      	mov	r3, r1
 800dd0a:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800dd0c:	79fb      	ldrb	r3, [r7, #7]
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d001      	beq.n	800dd16 <USER_SPI_ioctl+0x1a>
 800dd12:	2304      	movs	r3, #4
 800dd14:	e15a      	b.n	800dfcc <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800dd16:	4baf      	ldr	r3, [pc, #700]	; (800dfd4 <USER_SPI_ioctl+0x2d8>)
 800dd18:	781b      	ldrb	r3, [r3, #0]
 800dd1a:	b2db      	uxtb	r3, r3
 800dd1c:	f003 0301 	and.w	r3, r3, #1
 800dd20:	2b00      	cmp	r3, #0
 800dd22:	d001      	beq.n	800dd28 <USER_SPI_ioctl+0x2c>
 800dd24:	2303      	movs	r3, #3
 800dd26:	e151      	b.n	800dfcc <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800dd28:	2301      	movs	r3, #1
 800dd2a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

	switch (cmd) {
 800dd2e:	79bb      	ldrb	r3, [r7, #6]
 800dd30:	2b04      	cmp	r3, #4
 800dd32:	f200 8136 	bhi.w	800dfa2 <USER_SPI_ioctl+0x2a6>
 800dd36:	a201      	add	r2, pc, #4	; (adr r2, 800dd3c <USER_SPI_ioctl+0x40>)
 800dd38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd3c:	0800dd51 	.word	0x0800dd51
 800dd40:	0800dd65 	.word	0x0800dd65
 800dd44:	0800dfa3 	.word	0x0800dfa3
 800dd48:	0800de11 	.word	0x0800de11
 800dd4c:	0800df07 	.word	0x0800df07
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800dd50:	f7ff fd0a 	bl	800d768 <spiselect>
 800dd54:	4603      	mov	r3, r0
 800dd56:	2b00      	cmp	r3, #0
 800dd58:	f000 8127 	beq.w	800dfaa <USER_SPI_ioctl+0x2ae>
 800dd5c:	2300      	movs	r3, #0
 800dd5e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800dd62:	e122      	b.n	800dfaa <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800dd64:	2100      	movs	r1, #0
 800dd66:	2009      	movs	r0, #9
 800dd68:	f7ff fd75 	bl	800d856 <send_cmd>
 800dd6c:	4603      	mov	r3, r0
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	f040 811d 	bne.w	800dfae <USER_SPI_ioctl+0x2b2>
 800dd74:	f107 030c 	add.w	r3, r7, #12
 800dd78:	2110      	movs	r1, #16
 800dd7a:	4618      	mov	r0, r3
 800dd7c:	f7ff fd10 	bl	800d7a0 <rcvr_datablock>
 800dd80:	4603      	mov	r3, r0
 800dd82:	2b00      	cmp	r3, #0
 800dd84:	f000 8113 	beq.w	800dfae <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800dd88:	7b3b      	ldrb	r3, [r7, #12]
 800dd8a:	099b      	lsrs	r3, r3, #6
 800dd8c:	b2db      	uxtb	r3, r3
 800dd8e:	2b01      	cmp	r3, #1
 800dd90:	d111      	bne.n	800ddb6 <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800dd92:	7d7b      	ldrb	r3, [r7, #21]
 800dd94:	461a      	mov	r2, r3
 800dd96:	7d3b      	ldrb	r3, [r7, #20]
 800dd98:	021b      	lsls	r3, r3, #8
 800dd9a:	4413      	add	r3, r2
 800dd9c:	461a      	mov	r2, r3
 800dd9e:	7cfb      	ldrb	r3, [r7, #19]
 800dda0:	041b      	lsls	r3, r3, #16
 800dda2:	f403 137c 	and.w	r3, r3, #4128768	; 0x3f0000
 800dda6:	4413      	add	r3, r2
 800dda8:	3301      	adds	r3, #1
 800ddaa:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800ddac:	69fb      	ldr	r3, [r7, #28]
 800ddae:	029a      	lsls	r2, r3, #10
 800ddb0:	683b      	ldr	r3, [r7, #0]
 800ddb2:	601a      	str	r2, [r3, #0]
 800ddb4:	e028      	b.n	800de08 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800ddb6:	7c7b      	ldrb	r3, [r7, #17]
 800ddb8:	f003 030f 	and.w	r3, r3, #15
 800ddbc:	b2da      	uxtb	r2, r3
 800ddbe:	7dbb      	ldrb	r3, [r7, #22]
 800ddc0:	09db      	lsrs	r3, r3, #7
 800ddc2:	b2db      	uxtb	r3, r3
 800ddc4:	4413      	add	r3, r2
 800ddc6:	b2da      	uxtb	r2, r3
 800ddc8:	7d7b      	ldrb	r3, [r7, #21]
 800ddca:	005b      	lsls	r3, r3, #1
 800ddcc:	b2db      	uxtb	r3, r3
 800ddce:	f003 0306 	and.w	r3, r3, #6
 800ddd2:	b2db      	uxtb	r3, r3
 800ddd4:	4413      	add	r3, r2
 800ddd6:	b2db      	uxtb	r3, r3
 800ddd8:	3302      	adds	r3, #2
 800ddda:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ddde:	7d3b      	ldrb	r3, [r7, #20]
 800dde0:	099b      	lsrs	r3, r3, #6
 800dde2:	b2db      	uxtb	r3, r3
 800dde4:	461a      	mov	r2, r3
 800dde6:	7cfb      	ldrb	r3, [r7, #19]
 800dde8:	009b      	lsls	r3, r3, #2
 800ddea:	441a      	add	r2, r3
 800ddec:	7cbb      	ldrb	r3, [r7, #18]
 800ddee:	029b      	lsls	r3, r3, #10
 800ddf0:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 800ddf4:	4413      	add	r3, r2
 800ddf6:	3301      	adds	r3, #1
 800ddf8:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800ddfa:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ddfe:	3b09      	subs	r3, #9
 800de00:	69fa      	ldr	r2, [r7, #28]
 800de02:	409a      	lsls	r2, r3
 800de04:	683b      	ldr	r3, [r7, #0]
 800de06:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800de08:	2300      	movs	r3, #0
 800de0a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800de0e:	e0ce      	b.n	800dfae <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800de10:	4b71      	ldr	r3, [pc, #452]	; (800dfd8 <USER_SPI_ioctl+0x2dc>)
 800de12:	781b      	ldrb	r3, [r3, #0]
 800de14:	f003 0304 	and.w	r3, r3, #4
 800de18:	2b00      	cmp	r3, #0
 800de1a:	d031      	beq.n	800de80 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800de1c:	2100      	movs	r1, #0
 800de1e:	208d      	movs	r0, #141	; 0x8d
 800de20:	f7ff fd19 	bl	800d856 <send_cmd>
 800de24:	4603      	mov	r3, r0
 800de26:	2b00      	cmp	r3, #0
 800de28:	f040 80c3 	bne.w	800dfb2 <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800de2c:	20ff      	movs	r0, #255	; 0xff
 800de2e:	f7ff fc1b 	bl	800d668 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800de32:	f107 030c 	add.w	r3, r7, #12
 800de36:	2110      	movs	r1, #16
 800de38:	4618      	mov	r0, r3
 800de3a:	f7ff fcb1 	bl	800d7a0 <rcvr_datablock>
 800de3e:	4603      	mov	r3, r0
 800de40:	2b00      	cmp	r3, #0
 800de42:	f000 80b6 	beq.w	800dfb2 <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800de46:	2330      	movs	r3, #48	; 0x30
 800de48:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800de4c:	e007      	b.n	800de5e <USER_SPI_ioctl+0x162>
 800de4e:	20ff      	movs	r0, #255	; 0xff
 800de50:	f7ff fc0a 	bl	800d668 <xchg_spi>
 800de54:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800de58:	3b01      	subs	r3, #1
 800de5a:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
 800de5e:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800de62:	2b00      	cmp	r3, #0
 800de64:	d1f3      	bne.n	800de4e <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800de66:	7dbb      	ldrb	r3, [r7, #22]
 800de68:	091b      	lsrs	r3, r3, #4
 800de6a:	b2db      	uxtb	r3, r3
 800de6c:	461a      	mov	r2, r3
 800de6e:	2310      	movs	r3, #16
 800de70:	fa03 f202 	lsl.w	r2, r3, r2
 800de74:	683b      	ldr	r3, [r7, #0]
 800de76:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800de78:	2300      	movs	r3, #0
 800de7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800de7e:	e098      	b.n	800dfb2 <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800de80:	2100      	movs	r1, #0
 800de82:	2009      	movs	r0, #9
 800de84:	f7ff fce7 	bl	800d856 <send_cmd>
 800de88:	4603      	mov	r3, r0
 800de8a:	2b00      	cmp	r3, #0
 800de8c:	f040 8091 	bne.w	800dfb2 <USER_SPI_ioctl+0x2b6>
 800de90:	f107 030c 	add.w	r3, r7, #12
 800de94:	2110      	movs	r1, #16
 800de96:	4618      	mov	r0, r3
 800de98:	f7ff fc82 	bl	800d7a0 <rcvr_datablock>
 800de9c:	4603      	mov	r3, r0
 800de9e:	2b00      	cmp	r3, #0
 800dea0:	f000 8087 	beq.w	800dfb2 <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800dea4:	4b4c      	ldr	r3, [pc, #304]	; (800dfd8 <USER_SPI_ioctl+0x2dc>)
 800dea6:	781b      	ldrb	r3, [r3, #0]
 800dea8:	f003 0302 	and.w	r3, r3, #2
 800deac:	2b00      	cmp	r3, #0
 800deae:	d012      	beq.n	800ded6 <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800deb0:	7dbb      	ldrb	r3, [r7, #22]
 800deb2:	005b      	lsls	r3, r3, #1
 800deb4:	f003 037e 	and.w	r3, r3, #126	; 0x7e
 800deb8:	7dfa      	ldrb	r2, [r7, #23]
 800deba:	09d2      	lsrs	r2, r2, #7
 800debc:	b2d2      	uxtb	r2, r2
 800debe:	4413      	add	r3, r2
 800dec0:	1c5a      	adds	r2, r3, #1
 800dec2:	7e7b      	ldrb	r3, [r7, #25]
 800dec4:	099b      	lsrs	r3, r3, #6
 800dec6:	b2db      	uxtb	r3, r3
 800dec8:	3b01      	subs	r3, #1
 800deca:	fa02 f303 	lsl.w	r3, r2, r3
 800dece:	461a      	mov	r2, r3
 800ded0:	683b      	ldr	r3, [r7, #0]
 800ded2:	601a      	str	r2, [r3, #0]
 800ded4:	e013      	b.n	800defe <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800ded6:	7dbb      	ldrb	r3, [r7, #22]
 800ded8:	109b      	asrs	r3, r3, #2
 800deda:	b29b      	uxth	r3, r3
 800dedc:	f003 031f 	and.w	r3, r3, #31
 800dee0:	3301      	adds	r3, #1
 800dee2:	7dfa      	ldrb	r2, [r7, #23]
 800dee4:	00d2      	lsls	r2, r2, #3
 800dee6:	f002 0218 	and.w	r2, r2, #24
 800deea:	7df9      	ldrb	r1, [r7, #23]
 800deec:	0949      	lsrs	r1, r1, #5
 800deee:	b2c9      	uxtb	r1, r1
 800def0:	440a      	add	r2, r1
 800def2:	3201      	adds	r2, #1
 800def4:	fb02 f303 	mul.w	r3, r2, r3
 800def8:	461a      	mov	r2, r3
 800defa:	683b      	ldr	r3, [r7, #0]
 800defc:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800defe:	2300      	movs	r3, #0
 800df00:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		break;
 800df04:	e055      	b.n	800dfb2 <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800df06:	4b34      	ldr	r3, [pc, #208]	; (800dfd8 <USER_SPI_ioctl+0x2dc>)
 800df08:	781b      	ldrb	r3, [r3, #0]
 800df0a:	f003 0306 	and.w	r3, r3, #6
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d051      	beq.n	800dfb6 <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800df12:	f107 020c 	add.w	r2, r7, #12
 800df16:	79fb      	ldrb	r3, [r7, #7]
 800df18:	210b      	movs	r1, #11
 800df1a:	4618      	mov	r0, r3
 800df1c:	f7ff feee 	bl	800dcfc <USER_SPI_ioctl>
 800df20:	4603      	mov	r3, r0
 800df22:	2b00      	cmp	r3, #0
 800df24:	d149      	bne.n	800dfba <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800df26:	7b3b      	ldrb	r3, [r7, #12]
 800df28:	099b      	lsrs	r3, r3, #6
 800df2a:	b2db      	uxtb	r3, r3
 800df2c:	2b00      	cmp	r3, #0
 800df2e:	d104      	bne.n	800df3a <USER_SPI_ioctl+0x23e>
 800df30:	7dbb      	ldrb	r3, [r7, #22]
 800df32:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800df36:	2b00      	cmp	r3, #0
 800df38:	d041      	beq.n	800dfbe <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800df3a:	683b      	ldr	r3, [r7, #0]
 800df3c:	623b      	str	r3, [r7, #32]
 800df3e:	6a3b      	ldr	r3, [r7, #32]
 800df40:	681b      	ldr	r3, [r3, #0]
 800df42:	62bb      	str	r3, [r7, #40]	; 0x28
 800df44:	6a3b      	ldr	r3, [r7, #32]
 800df46:	685b      	ldr	r3, [r3, #4]
 800df48:	627b      	str	r3, [r7, #36]	; 0x24
		if (!(CardType & CT_BLOCK)) {
 800df4a:	4b23      	ldr	r3, [pc, #140]	; (800dfd8 <USER_SPI_ioctl+0x2dc>)
 800df4c:	781b      	ldrb	r3, [r3, #0]
 800df4e:	f003 0308 	and.w	r3, r3, #8
 800df52:	2b00      	cmp	r3, #0
 800df54:	d105      	bne.n	800df62 <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800df56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800df58:	025b      	lsls	r3, r3, #9
 800df5a:	62bb      	str	r3, [r7, #40]	; 0x28
 800df5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800df5e:	025b      	lsls	r3, r3, #9
 800df60:	627b      	str	r3, [r7, #36]	; 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800df62:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800df64:	2020      	movs	r0, #32
 800df66:	f7ff fc76 	bl	800d856 <send_cmd>
 800df6a:	4603      	mov	r3, r0
 800df6c:	2b00      	cmp	r3, #0
 800df6e:	d128      	bne.n	800dfc2 <USER_SPI_ioctl+0x2c6>
 800df70:	6a79      	ldr	r1, [r7, #36]	; 0x24
 800df72:	2021      	movs	r0, #33	; 0x21
 800df74:	f7ff fc6f 	bl	800d856 <send_cmd>
 800df78:	4603      	mov	r3, r0
 800df7a:	2b00      	cmp	r3, #0
 800df7c:	d121      	bne.n	800dfc2 <USER_SPI_ioctl+0x2c6>
 800df7e:	2100      	movs	r1, #0
 800df80:	2026      	movs	r0, #38	; 0x26
 800df82:	f7ff fc68 	bl	800d856 <send_cmd>
 800df86:	4603      	mov	r3, r0
 800df88:	2b00      	cmp	r3, #0
 800df8a:	d11a      	bne.n	800dfc2 <USER_SPI_ioctl+0x2c6>
 800df8c:	f247 5030 	movw	r0, #30000	; 0x7530
 800df90:	f7ff fbb7 	bl	800d702 <wait_ready>
 800df94:	4603      	mov	r3, r0
 800df96:	2b00      	cmp	r3, #0
 800df98:	d013      	beq.n	800dfc2 <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800df9a:	2300      	movs	r3, #0
 800df9c:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
		}
		break;
 800dfa0:	e00f      	b.n	800dfc2 <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800dfa2:	2304      	movs	r3, #4
 800dfa4:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 800dfa8:	e00c      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		break;
 800dfaa:	bf00      	nop
 800dfac:	e00a      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		break;
 800dfae:	bf00      	nop
 800dfb0:	e008      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		break;
 800dfb2:	bf00      	nop
 800dfb4:	e006      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800dfb6:	bf00      	nop
 800dfb8:	e004      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800dfba:	bf00      	nop
 800dfbc:	e002      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800dfbe:	bf00      	nop
 800dfc0:	e000      	b.n	800dfc4 <USER_SPI_ioctl+0x2c8>
		break;
 800dfc2:	bf00      	nop
	}

	despiselect();
 800dfc4:	f7ff fbc0 	bl	800d748 <despiselect>

	return res;
 800dfc8:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800dfcc:	4618      	mov	r0, r3
 800dfce:	3730      	adds	r7, #48	; 0x30
 800dfd0:	46bd      	mov	sp, r7
 800dfd2:	bd80      	pop	{r7, pc}
 800dfd4:	20000080 	.word	0x20000080
 800dfd8:	20000668 	.word	0x20000668

0800dfdc <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800dfdc:	b580      	push	{r7, lr}
 800dfde:	b084      	sub	sp, #16
 800dfe0:	af00      	add	r7, sp, #0
 800dfe2:	4603      	mov	r3, r0
 800dfe4:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800dfe6:	79fb      	ldrb	r3, [r7, #7]
 800dfe8:	4a08      	ldr	r2, [pc, #32]	; (800e00c <disk_status+0x30>)
 800dfea:	009b      	lsls	r3, r3, #2
 800dfec:	4413      	add	r3, r2
 800dfee:	685b      	ldr	r3, [r3, #4]
 800dff0:	685b      	ldr	r3, [r3, #4]
 800dff2:	79fa      	ldrb	r2, [r7, #7]
 800dff4:	4905      	ldr	r1, [pc, #20]	; (800e00c <disk_status+0x30>)
 800dff6:	440a      	add	r2, r1
 800dff8:	7a12      	ldrb	r2, [r2, #8]
 800dffa:	4610      	mov	r0, r2
 800dffc:	4798      	blx	r3
 800dffe:	4603      	mov	r3, r0
 800e000:	73fb      	strb	r3, [r7, #15]
  return stat;
 800e002:	7bfb      	ldrb	r3, [r7, #15]
}
 800e004:	4618      	mov	r0, r3
 800e006:	3710      	adds	r7, #16
 800e008:	46bd      	mov	sp, r7
 800e00a:	bd80      	pop	{r7, pc}
 800e00c:	20000694 	.word	0x20000694

0800e010 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800e010:	b580      	push	{r7, lr}
 800e012:	b084      	sub	sp, #16
 800e014:	af00      	add	r7, sp, #0
 800e016:	4603      	mov	r3, r0
 800e018:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800e01a:	2300      	movs	r3, #0
 800e01c:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800e01e:	79fb      	ldrb	r3, [r7, #7]
 800e020:	4a0d      	ldr	r2, [pc, #52]	; (800e058 <disk_initialize+0x48>)
 800e022:	5cd3      	ldrb	r3, [r2, r3]
 800e024:	2b00      	cmp	r3, #0
 800e026:	d111      	bne.n	800e04c <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e028:	79fb      	ldrb	r3, [r7, #7]
 800e02a:	4a0b      	ldr	r2, [pc, #44]	; (800e058 <disk_initialize+0x48>)
 800e02c:	2101      	movs	r1, #1
 800e02e:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e030:	79fb      	ldrb	r3, [r7, #7]
 800e032:	4a09      	ldr	r2, [pc, #36]	; (800e058 <disk_initialize+0x48>)
 800e034:	009b      	lsls	r3, r3, #2
 800e036:	4413      	add	r3, r2
 800e038:	685b      	ldr	r3, [r3, #4]
 800e03a:	681b      	ldr	r3, [r3, #0]
 800e03c:	79fa      	ldrb	r2, [r7, #7]
 800e03e:	4906      	ldr	r1, [pc, #24]	; (800e058 <disk_initialize+0x48>)
 800e040:	440a      	add	r2, r1
 800e042:	7a12      	ldrb	r2, [r2, #8]
 800e044:	4610      	mov	r0, r2
 800e046:	4798      	blx	r3
 800e048:	4603      	mov	r3, r0
 800e04a:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e04c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e04e:	4618      	mov	r0, r3
 800e050:	3710      	adds	r7, #16
 800e052:	46bd      	mov	sp, r7
 800e054:	bd80      	pop	{r7, pc}
 800e056:	bf00      	nop
 800e058:	20000694 	.word	0x20000694

0800e05c <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e05c:	b590      	push	{r4, r7, lr}
 800e05e:	b087      	sub	sp, #28
 800e060:	af00      	add	r7, sp, #0
 800e062:	60b9      	str	r1, [r7, #8]
 800e064:	607a      	str	r2, [r7, #4]
 800e066:	603b      	str	r3, [r7, #0]
 800e068:	4603      	mov	r3, r0
 800e06a:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e06c:	7bfb      	ldrb	r3, [r7, #15]
 800e06e:	4a0a      	ldr	r2, [pc, #40]	; (800e098 <disk_read+0x3c>)
 800e070:	009b      	lsls	r3, r3, #2
 800e072:	4413      	add	r3, r2
 800e074:	685b      	ldr	r3, [r3, #4]
 800e076:	689c      	ldr	r4, [r3, #8]
 800e078:	7bfb      	ldrb	r3, [r7, #15]
 800e07a:	4a07      	ldr	r2, [pc, #28]	; (800e098 <disk_read+0x3c>)
 800e07c:	4413      	add	r3, r2
 800e07e:	7a18      	ldrb	r0, [r3, #8]
 800e080:	683b      	ldr	r3, [r7, #0]
 800e082:	687a      	ldr	r2, [r7, #4]
 800e084:	68b9      	ldr	r1, [r7, #8]
 800e086:	47a0      	blx	r4
 800e088:	4603      	mov	r3, r0
 800e08a:	75fb      	strb	r3, [r7, #23]
  return res;
 800e08c:	7dfb      	ldrb	r3, [r7, #23]
}
 800e08e:	4618      	mov	r0, r3
 800e090:	371c      	adds	r7, #28
 800e092:	46bd      	mov	sp, r7
 800e094:	bd90      	pop	{r4, r7, pc}
 800e096:	bf00      	nop
 800e098:	20000694 	.word	0x20000694

0800e09c <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e09c:	b590      	push	{r4, r7, lr}
 800e09e:	b087      	sub	sp, #28
 800e0a0:	af00      	add	r7, sp, #0
 800e0a2:	60b9      	str	r1, [r7, #8]
 800e0a4:	607a      	str	r2, [r7, #4]
 800e0a6:	603b      	str	r3, [r7, #0]
 800e0a8:	4603      	mov	r3, r0
 800e0aa:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e0ac:	7bfb      	ldrb	r3, [r7, #15]
 800e0ae:	4a0a      	ldr	r2, [pc, #40]	; (800e0d8 <disk_write+0x3c>)
 800e0b0:	009b      	lsls	r3, r3, #2
 800e0b2:	4413      	add	r3, r2
 800e0b4:	685b      	ldr	r3, [r3, #4]
 800e0b6:	68dc      	ldr	r4, [r3, #12]
 800e0b8:	7bfb      	ldrb	r3, [r7, #15]
 800e0ba:	4a07      	ldr	r2, [pc, #28]	; (800e0d8 <disk_write+0x3c>)
 800e0bc:	4413      	add	r3, r2
 800e0be:	7a18      	ldrb	r0, [r3, #8]
 800e0c0:	683b      	ldr	r3, [r7, #0]
 800e0c2:	687a      	ldr	r2, [r7, #4]
 800e0c4:	68b9      	ldr	r1, [r7, #8]
 800e0c6:	47a0      	blx	r4
 800e0c8:	4603      	mov	r3, r0
 800e0ca:	75fb      	strb	r3, [r7, #23]
  return res;
 800e0cc:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	371c      	adds	r7, #28
 800e0d2:	46bd      	mov	sp, r7
 800e0d4:	bd90      	pop	{r4, r7, pc}
 800e0d6:	bf00      	nop
 800e0d8:	20000694 	.word	0x20000694

0800e0dc <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e0dc:	b580      	push	{r7, lr}
 800e0de:	b084      	sub	sp, #16
 800e0e0:	af00      	add	r7, sp, #0
 800e0e2:	4603      	mov	r3, r0
 800e0e4:	603a      	str	r2, [r7, #0]
 800e0e6:	71fb      	strb	r3, [r7, #7]
 800e0e8:	460b      	mov	r3, r1
 800e0ea:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e0ec:	79fb      	ldrb	r3, [r7, #7]
 800e0ee:	4a09      	ldr	r2, [pc, #36]	; (800e114 <disk_ioctl+0x38>)
 800e0f0:	009b      	lsls	r3, r3, #2
 800e0f2:	4413      	add	r3, r2
 800e0f4:	685b      	ldr	r3, [r3, #4]
 800e0f6:	691b      	ldr	r3, [r3, #16]
 800e0f8:	79fa      	ldrb	r2, [r7, #7]
 800e0fa:	4906      	ldr	r1, [pc, #24]	; (800e114 <disk_ioctl+0x38>)
 800e0fc:	440a      	add	r2, r1
 800e0fe:	7a10      	ldrb	r0, [r2, #8]
 800e100:	79b9      	ldrb	r1, [r7, #6]
 800e102:	683a      	ldr	r2, [r7, #0]
 800e104:	4798      	blx	r3
 800e106:	4603      	mov	r3, r0
 800e108:	73fb      	strb	r3, [r7, #15]
  return res;
 800e10a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e10c:	4618      	mov	r0, r3
 800e10e:	3710      	adds	r7, #16
 800e110:	46bd      	mov	sp, r7
 800e112:	bd80      	pop	{r7, pc}
 800e114:	20000694 	.word	0x20000694

0800e118 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e118:	b480      	push	{r7}
 800e11a:	b085      	sub	sp, #20
 800e11c:	af00      	add	r7, sp, #0
 800e11e:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e120:	687b      	ldr	r3, [r7, #4]
 800e122:	3301      	adds	r3, #1
 800e124:	781b      	ldrb	r3, [r3, #0]
 800e126:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e128:	89fb      	ldrh	r3, [r7, #14]
 800e12a:	021b      	lsls	r3, r3, #8
 800e12c:	b21a      	sxth	r2, r3
 800e12e:	687b      	ldr	r3, [r7, #4]
 800e130:	781b      	ldrb	r3, [r3, #0]
 800e132:	b21b      	sxth	r3, r3
 800e134:	4313      	orrs	r3, r2
 800e136:	b21b      	sxth	r3, r3
 800e138:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e13a:	89fb      	ldrh	r3, [r7, #14]
}
 800e13c:	4618      	mov	r0, r3
 800e13e:	3714      	adds	r7, #20
 800e140:	46bd      	mov	sp, r7
 800e142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e146:	4770      	bx	lr

0800e148 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e148:	b480      	push	{r7}
 800e14a:	b085      	sub	sp, #20
 800e14c:	af00      	add	r7, sp, #0
 800e14e:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e150:	687b      	ldr	r3, [r7, #4]
 800e152:	3303      	adds	r3, #3
 800e154:	781b      	ldrb	r3, [r3, #0]
 800e156:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e158:	68fb      	ldr	r3, [r7, #12]
 800e15a:	021b      	lsls	r3, r3, #8
 800e15c:	687a      	ldr	r2, [r7, #4]
 800e15e:	3202      	adds	r2, #2
 800e160:	7812      	ldrb	r2, [r2, #0]
 800e162:	4313      	orrs	r3, r2
 800e164:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e166:	68fb      	ldr	r3, [r7, #12]
 800e168:	021b      	lsls	r3, r3, #8
 800e16a:	687a      	ldr	r2, [r7, #4]
 800e16c:	3201      	adds	r2, #1
 800e16e:	7812      	ldrb	r2, [r2, #0]
 800e170:	4313      	orrs	r3, r2
 800e172:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e174:	68fb      	ldr	r3, [r7, #12]
 800e176:	021b      	lsls	r3, r3, #8
 800e178:	687a      	ldr	r2, [r7, #4]
 800e17a:	7812      	ldrb	r2, [r2, #0]
 800e17c:	4313      	orrs	r3, r2
 800e17e:	60fb      	str	r3, [r7, #12]
	return rv;
 800e180:	68fb      	ldr	r3, [r7, #12]
}
 800e182:	4618      	mov	r0, r3
 800e184:	3714      	adds	r7, #20
 800e186:	46bd      	mov	sp, r7
 800e188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e18c:	4770      	bx	lr

0800e18e <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e18e:	b480      	push	{r7}
 800e190:	b083      	sub	sp, #12
 800e192:	af00      	add	r7, sp, #0
 800e194:	6078      	str	r0, [r7, #4]
 800e196:	460b      	mov	r3, r1
 800e198:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e19a:	687b      	ldr	r3, [r7, #4]
 800e19c:	1c5a      	adds	r2, r3, #1
 800e19e:	607a      	str	r2, [r7, #4]
 800e1a0:	887a      	ldrh	r2, [r7, #2]
 800e1a2:	b2d2      	uxtb	r2, r2
 800e1a4:	701a      	strb	r2, [r3, #0]
 800e1a6:	887b      	ldrh	r3, [r7, #2]
 800e1a8:	0a1b      	lsrs	r3, r3, #8
 800e1aa:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e1ac:	687b      	ldr	r3, [r7, #4]
 800e1ae:	1c5a      	adds	r2, r3, #1
 800e1b0:	607a      	str	r2, [r7, #4]
 800e1b2:	887a      	ldrh	r2, [r7, #2]
 800e1b4:	b2d2      	uxtb	r2, r2
 800e1b6:	701a      	strb	r2, [r3, #0]
}
 800e1b8:	bf00      	nop
 800e1ba:	370c      	adds	r7, #12
 800e1bc:	46bd      	mov	sp, r7
 800e1be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1c2:	4770      	bx	lr

0800e1c4 <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e1c4:	b480      	push	{r7}
 800e1c6:	b083      	sub	sp, #12
 800e1c8:	af00      	add	r7, sp, #0
 800e1ca:	6078      	str	r0, [r7, #4]
 800e1cc:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e1ce:	687b      	ldr	r3, [r7, #4]
 800e1d0:	1c5a      	adds	r2, r3, #1
 800e1d2:	607a      	str	r2, [r7, #4]
 800e1d4:	683a      	ldr	r2, [r7, #0]
 800e1d6:	b2d2      	uxtb	r2, r2
 800e1d8:	701a      	strb	r2, [r3, #0]
 800e1da:	683b      	ldr	r3, [r7, #0]
 800e1dc:	0a1b      	lsrs	r3, r3, #8
 800e1de:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e1e0:	687b      	ldr	r3, [r7, #4]
 800e1e2:	1c5a      	adds	r2, r3, #1
 800e1e4:	607a      	str	r2, [r7, #4]
 800e1e6:	683a      	ldr	r2, [r7, #0]
 800e1e8:	b2d2      	uxtb	r2, r2
 800e1ea:	701a      	strb	r2, [r3, #0]
 800e1ec:	683b      	ldr	r3, [r7, #0]
 800e1ee:	0a1b      	lsrs	r3, r3, #8
 800e1f0:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	1c5a      	adds	r2, r3, #1
 800e1f6:	607a      	str	r2, [r7, #4]
 800e1f8:	683a      	ldr	r2, [r7, #0]
 800e1fa:	b2d2      	uxtb	r2, r2
 800e1fc:	701a      	strb	r2, [r3, #0]
 800e1fe:	683b      	ldr	r3, [r7, #0]
 800e200:	0a1b      	lsrs	r3, r3, #8
 800e202:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e204:	687b      	ldr	r3, [r7, #4]
 800e206:	1c5a      	adds	r2, r3, #1
 800e208:	607a      	str	r2, [r7, #4]
 800e20a:	683a      	ldr	r2, [r7, #0]
 800e20c:	b2d2      	uxtb	r2, r2
 800e20e:	701a      	strb	r2, [r3, #0]
}
 800e210:	bf00      	nop
 800e212:	370c      	adds	r7, #12
 800e214:	46bd      	mov	sp, r7
 800e216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e21a:	4770      	bx	lr

0800e21c <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e21c:	b480      	push	{r7}
 800e21e:	b087      	sub	sp, #28
 800e220:	af00      	add	r7, sp, #0
 800e222:	60f8      	str	r0, [r7, #12]
 800e224:	60b9      	str	r1, [r7, #8]
 800e226:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e228:	68fb      	ldr	r3, [r7, #12]
 800e22a:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e22c:	68bb      	ldr	r3, [r7, #8]
 800e22e:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	2b00      	cmp	r3, #0
 800e234:	d00d      	beq.n	800e252 <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e236:	693a      	ldr	r2, [r7, #16]
 800e238:	1c53      	adds	r3, r2, #1
 800e23a:	613b      	str	r3, [r7, #16]
 800e23c:	697b      	ldr	r3, [r7, #20]
 800e23e:	1c59      	adds	r1, r3, #1
 800e240:	6179      	str	r1, [r7, #20]
 800e242:	7812      	ldrb	r2, [r2, #0]
 800e244:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e246:	687b      	ldr	r3, [r7, #4]
 800e248:	3b01      	subs	r3, #1
 800e24a:	607b      	str	r3, [r7, #4]
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	2b00      	cmp	r3, #0
 800e250:	d1f1      	bne.n	800e236 <mem_cpy+0x1a>
	}
}
 800e252:	bf00      	nop
 800e254:	371c      	adds	r7, #28
 800e256:	46bd      	mov	sp, r7
 800e258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e25c:	4770      	bx	lr

0800e25e <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e25e:	b480      	push	{r7}
 800e260:	b087      	sub	sp, #28
 800e262:	af00      	add	r7, sp, #0
 800e264:	60f8      	str	r0, [r7, #12]
 800e266:	60b9      	str	r1, [r7, #8]
 800e268:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e26a:	68fb      	ldr	r3, [r7, #12]
 800e26c:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e26e:	697b      	ldr	r3, [r7, #20]
 800e270:	1c5a      	adds	r2, r3, #1
 800e272:	617a      	str	r2, [r7, #20]
 800e274:	68ba      	ldr	r2, [r7, #8]
 800e276:	b2d2      	uxtb	r2, r2
 800e278:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e27a:	687b      	ldr	r3, [r7, #4]
 800e27c:	3b01      	subs	r3, #1
 800e27e:	607b      	str	r3, [r7, #4]
 800e280:	687b      	ldr	r3, [r7, #4]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d1f3      	bne.n	800e26e <mem_set+0x10>
}
 800e286:	bf00      	nop
 800e288:	bf00      	nop
 800e28a:	371c      	adds	r7, #28
 800e28c:	46bd      	mov	sp, r7
 800e28e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e292:	4770      	bx	lr

0800e294 <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e294:	b480      	push	{r7}
 800e296:	b089      	sub	sp, #36	; 0x24
 800e298:	af00      	add	r7, sp, #0
 800e29a:	60f8      	str	r0, [r7, #12]
 800e29c:	60b9      	str	r1, [r7, #8]
 800e29e:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e2a0:	68fb      	ldr	r3, [r7, #12]
 800e2a2:	61fb      	str	r3, [r7, #28]
 800e2a4:	68bb      	ldr	r3, [r7, #8]
 800e2a6:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e2a8:	2300      	movs	r3, #0
 800e2aa:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e2ac:	69fb      	ldr	r3, [r7, #28]
 800e2ae:	1c5a      	adds	r2, r3, #1
 800e2b0:	61fa      	str	r2, [r7, #28]
 800e2b2:	781b      	ldrb	r3, [r3, #0]
 800e2b4:	4619      	mov	r1, r3
 800e2b6:	69bb      	ldr	r3, [r7, #24]
 800e2b8:	1c5a      	adds	r2, r3, #1
 800e2ba:	61ba      	str	r2, [r7, #24]
 800e2bc:	781b      	ldrb	r3, [r3, #0]
 800e2be:	1acb      	subs	r3, r1, r3
 800e2c0:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e2c2:	687b      	ldr	r3, [r7, #4]
 800e2c4:	3b01      	subs	r3, #1
 800e2c6:	607b      	str	r3, [r7, #4]
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	2b00      	cmp	r3, #0
 800e2cc:	d002      	beq.n	800e2d4 <mem_cmp+0x40>
 800e2ce:	697b      	ldr	r3, [r7, #20]
 800e2d0:	2b00      	cmp	r3, #0
 800e2d2:	d0eb      	beq.n	800e2ac <mem_cmp+0x18>

	return r;
 800e2d4:	697b      	ldr	r3, [r7, #20]
}
 800e2d6:	4618      	mov	r0, r3
 800e2d8:	3724      	adds	r7, #36	; 0x24
 800e2da:	46bd      	mov	sp, r7
 800e2dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2e0:	4770      	bx	lr

0800e2e2 <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e2e2:	b480      	push	{r7}
 800e2e4:	b083      	sub	sp, #12
 800e2e6:	af00      	add	r7, sp, #0
 800e2e8:	6078      	str	r0, [r7, #4]
 800e2ea:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e2ec:	e002      	b.n	800e2f4 <chk_chr+0x12>
 800e2ee:	687b      	ldr	r3, [r7, #4]
 800e2f0:	3301      	adds	r3, #1
 800e2f2:	607b      	str	r3, [r7, #4]
 800e2f4:	687b      	ldr	r3, [r7, #4]
 800e2f6:	781b      	ldrb	r3, [r3, #0]
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d005      	beq.n	800e308 <chk_chr+0x26>
 800e2fc:	687b      	ldr	r3, [r7, #4]
 800e2fe:	781b      	ldrb	r3, [r3, #0]
 800e300:	461a      	mov	r2, r3
 800e302:	683b      	ldr	r3, [r7, #0]
 800e304:	4293      	cmp	r3, r2
 800e306:	d1f2      	bne.n	800e2ee <chk_chr+0xc>
	return *str;
 800e308:	687b      	ldr	r3, [r7, #4]
 800e30a:	781b      	ldrb	r3, [r3, #0]
}
 800e30c:	4618      	mov	r0, r3
 800e30e:	370c      	adds	r7, #12
 800e310:	46bd      	mov	sp, r7
 800e312:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e316:	4770      	bx	lr

0800e318 <lock_fs>:
/*-----------------------------------------------------------------------*/
static
int lock_fs (
	FATFS* fs		/* File system object */
)
{
 800e318:	b580      	push	{r7, lr}
 800e31a:	b082      	sub	sp, #8
 800e31c:	af00      	add	r7, sp, #0
 800e31e:	6078      	str	r0, [r7, #4]
	return (fs && ff_req_grant(fs->sobj)) ? 1 : 0;
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	2b00      	cmp	r3, #0
 800e324:	d009      	beq.n	800e33a <lock_fs+0x22>
 800e326:	687b      	ldr	r3, [r7, #4]
 800e328:	68db      	ldr	r3, [r3, #12]
 800e32a:	4618      	mov	r0, r3
 800e32c:	f002 fcde 	bl	8010cec <ff_req_grant>
 800e330:	4603      	mov	r3, r0
 800e332:	2b00      	cmp	r3, #0
 800e334:	d001      	beq.n	800e33a <lock_fs+0x22>
 800e336:	2301      	movs	r3, #1
 800e338:	e000      	b.n	800e33c <lock_fs+0x24>
 800e33a:	2300      	movs	r3, #0
}
 800e33c:	4618      	mov	r0, r3
 800e33e:	3708      	adds	r7, #8
 800e340:	46bd      	mov	sp, r7
 800e342:	bd80      	pop	{r7, pc}

0800e344 <unlock_fs>:
static
void unlock_fs (
	FATFS* fs,		/* File system object */
	FRESULT res		/* Result code to be returned */
)
{
 800e344:	b580      	push	{r7, lr}
 800e346:	b082      	sub	sp, #8
 800e348:	af00      	add	r7, sp, #0
 800e34a:	6078      	str	r0, [r7, #4]
 800e34c:	460b      	mov	r3, r1
 800e34e:	70fb      	strb	r3, [r7, #3]
	if (fs && res != FR_NOT_ENABLED && res != FR_INVALID_DRIVE && res != FR_TIMEOUT) {
 800e350:	687b      	ldr	r3, [r7, #4]
 800e352:	2b00      	cmp	r3, #0
 800e354:	d00d      	beq.n	800e372 <unlock_fs+0x2e>
 800e356:	78fb      	ldrb	r3, [r7, #3]
 800e358:	2b0c      	cmp	r3, #12
 800e35a:	d00a      	beq.n	800e372 <unlock_fs+0x2e>
 800e35c:	78fb      	ldrb	r3, [r7, #3]
 800e35e:	2b0b      	cmp	r3, #11
 800e360:	d007      	beq.n	800e372 <unlock_fs+0x2e>
 800e362:	78fb      	ldrb	r3, [r7, #3]
 800e364:	2b0f      	cmp	r3, #15
 800e366:	d004      	beq.n	800e372 <unlock_fs+0x2e>
		ff_rel_grant(fs->sobj);
 800e368:	687b      	ldr	r3, [r7, #4]
 800e36a:	68db      	ldr	r3, [r3, #12]
 800e36c:	4618      	mov	r0, r3
 800e36e:	f002 fcd2 	bl	8010d16 <ff_rel_grant>
	}
}
 800e372:	bf00      	nop
 800e374:	3708      	adds	r7, #8
 800e376:	46bd      	mov	sp, r7
 800e378:	bd80      	pop	{r7, pc}
	...

0800e37c <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e37c:	b480      	push	{r7}
 800e37e:	b085      	sub	sp, #20
 800e380:	af00      	add	r7, sp, #0
 800e382:	6078      	str	r0, [r7, #4]
 800e384:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e386:	2300      	movs	r3, #0
 800e388:	60bb      	str	r3, [r7, #8]
 800e38a:	68bb      	ldr	r3, [r7, #8]
 800e38c:	60fb      	str	r3, [r7, #12]
 800e38e:	e029      	b.n	800e3e4 <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e390:	4a27      	ldr	r2, [pc, #156]	; (800e430 <chk_lock+0xb4>)
 800e392:	68fb      	ldr	r3, [r7, #12]
 800e394:	011b      	lsls	r3, r3, #4
 800e396:	4413      	add	r3, r2
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	2b00      	cmp	r3, #0
 800e39c:	d01d      	beq.n	800e3da <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e39e:	4a24      	ldr	r2, [pc, #144]	; (800e430 <chk_lock+0xb4>)
 800e3a0:	68fb      	ldr	r3, [r7, #12]
 800e3a2:	011b      	lsls	r3, r3, #4
 800e3a4:	4413      	add	r3, r2
 800e3a6:	681a      	ldr	r2, [r3, #0]
 800e3a8:	687b      	ldr	r3, [r7, #4]
 800e3aa:	681b      	ldr	r3, [r3, #0]
 800e3ac:	429a      	cmp	r2, r3
 800e3ae:	d116      	bne.n	800e3de <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e3b0:	4a1f      	ldr	r2, [pc, #124]	; (800e430 <chk_lock+0xb4>)
 800e3b2:	68fb      	ldr	r3, [r7, #12]
 800e3b4:	011b      	lsls	r3, r3, #4
 800e3b6:	4413      	add	r3, r2
 800e3b8:	3304      	adds	r3, #4
 800e3ba:	681a      	ldr	r2, [r3, #0]
 800e3bc:	687b      	ldr	r3, [r7, #4]
 800e3be:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e3c0:	429a      	cmp	r2, r3
 800e3c2:	d10c      	bne.n	800e3de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e3c4:	4a1a      	ldr	r2, [pc, #104]	; (800e430 <chk_lock+0xb4>)
 800e3c6:	68fb      	ldr	r3, [r7, #12]
 800e3c8:	011b      	lsls	r3, r3, #4
 800e3ca:	4413      	add	r3, r2
 800e3cc:	3308      	adds	r3, #8
 800e3ce:	681a      	ldr	r2, [r3, #0]
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e3d4:	429a      	cmp	r2, r3
 800e3d6:	d102      	bne.n	800e3de <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e3d8:	e007      	b.n	800e3ea <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e3da:	2301      	movs	r3, #1
 800e3dc:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e3de:	68fb      	ldr	r3, [r7, #12]
 800e3e0:	3301      	adds	r3, #1
 800e3e2:	60fb      	str	r3, [r7, #12]
 800e3e4:	68fb      	ldr	r3, [r7, #12]
 800e3e6:	2b01      	cmp	r3, #1
 800e3e8:	d9d2      	bls.n	800e390 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e3ea:	68fb      	ldr	r3, [r7, #12]
 800e3ec:	2b02      	cmp	r3, #2
 800e3ee:	d109      	bne.n	800e404 <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e3f0:	68bb      	ldr	r3, [r7, #8]
 800e3f2:	2b00      	cmp	r3, #0
 800e3f4:	d102      	bne.n	800e3fc <chk_lock+0x80>
 800e3f6:	683b      	ldr	r3, [r7, #0]
 800e3f8:	2b02      	cmp	r3, #2
 800e3fa:	d101      	bne.n	800e400 <chk_lock+0x84>
 800e3fc:	2300      	movs	r3, #0
 800e3fe:	e010      	b.n	800e422 <chk_lock+0xa6>
 800e400:	2312      	movs	r3, #18
 800e402:	e00e      	b.n	800e422 <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e404:	683b      	ldr	r3, [r7, #0]
 800e406:	2b00      	cmp	r3, #0
 800e408:	d108      	bne.n	800e41c <chk_lock+0xa0>
 800e40a:	4a09      	ldr	r2, [pc, #36]	; (800e430 <chk_lock+0xb4>)
 800e40c:	68fb      	ldr	r3, [r7, #12]
 800e40e:	011b      	lsls	r3, r3, #4
 800e410:	4413      	add	r3, r2
 800e412:	330c      	adds	r3, #12
 800e414:	881b      	ldrh	r3, [r3, #0]
 800e416:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e41a:	d101      	bne.n	800e420 <chk_lock+0xa4>
 800e41c:	2310      	movs	r3, #16
 800e41e:	e000      	b.n	800e422 <chk_lock+0xa6>
 800e420:	2300      	movs	r3, #0
}
 800e422:	4618      	mov	r0, r3
 800e424:	3714      	adds	r7, #20
 800e426:	46bd      	mov	sp, r7
 800e428:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e42c:	4770      	bx	lr
 800e42e:	bf00      	nop
 800e430:	20000674 	.word	0x20000674

0800e434 <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e434:	b480      	push	{r7}
 800e436:	b083      	sub	sp, #12
 800e438:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e43a:	2300      	movs	r3, #0
 800e43c:	607b      	str	r3, [r7, #4]
 800e43e:	e002      	b.n	800e446 <enq_lock+0x12>
 800e440:	687b      	ldr	r3, [r7, #4]
 800e442:	3301      	adds	r3, #1
 800e444:	607b      	str	r3, [r7, #4]
 800e446:	687b      	ldr	r3, [r7, #4]
 800e448:	2b01      	cmp	r3, #1
 800e44a:	d806      	bhi.n	800e45a <enq_lock+0x26>
 800e44c:	4a09      	ldr	r2, [pc, #36]	; (800e474 <enq_lock+0x40>)
 800e44e:	687b      	ldr	r3, [r7, #4]
 800e450:	011b      	lsls	r3, r3, #4
 800e452:	4413      	add	r3, r2
 800e454:	681b      	ldr	r3, [r3, #0]
 800e456:	2b00      	cmp	r3, #0
 800e458:	d1f2      	bne.n	800e440 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e45a:	687b      	ldr	r3, [r7, #4]
 800e45c:	2b02      	cmp	r3, #2
 800e45e:	bf14      	ite	ne
 800e460:	2301      	movne	r3, #1
 800e462:	2300      	moveq	r3, #0
 800e464:	b2db      	uxtb	r3, r3
}
 800e466:	4618      	mov	r0, r3
 800e468:	370c      	adds	r7, #12
 800e46a:	46bd      	mov	sp, r7
 800e46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e470:	4770      	bx	lr
 800e472:	bf00      	nop
 800e474:	20000674 	.word	0x20000674

0800e478 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e478:	b480      	push	{r7}
 800e47a:	b085      	sub	sp, #20
 800e47c:	af00      	add	r7, sp, #0
 800e47e:	6078      	str	r0, [r7, #4]
 800e480:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e482:	2300      	movs	r3, #0
 800e484:	60fb      	str	r3, [r7, #12]
 800e486:	e01f      	b.n	800e4c8 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800e488:	4a41      	ldr	r2, [pc, #260]	; (800e590 <inc_lock+0x118>)
 800e48a:	68fb      	ldr	r3, [r7, #12]
 800e48c:	011b      	lsls	r3, r3, #4
 800e48e:	4413      	add	r3, r2
 800e490:	681a      	ldr	r2, [r3, #0]
 800e492:	687b      	ldr	r3, [r7, #4]
 800e494:	681b      	ldr	r3, [r3, #0]
 800e496:	429a      	cmp	r2, r3
 800e498:	d113      	bne.n	800e4c2 <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800e49a:	4a3d      	ldr	r2, [pc, #244]	; (800e590 <inc_lock+0x118>)
 800e49c:	68fb      	ldr	r3, [r7, #12]
 800e49e:	011b      	lsls	r3, r3, #4
 800e4a0:	4413      	add	r3, r2
 800e4a2:	3304      	adds	r3, #4
 800e4a4:	681a      	ldr	r2, [r3, #0]
 800e4a6:	687b      	ldr	r3, [r7, #4]
 800e4a8:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800e4aa:	429a      	cmp	r2, r3
 800e4ac:	d109      	bne.n	800e4c2 <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800e4ae:	4a38      	ldr	r2, [pc, #224]	; (800e590 <inc_lock+0x118>)
 800e4b0:	68fb      	ldr	r3, [r7, #12]
 800e4b2:	011b      	lsls	r3, r3, #4
 800e4b4:	4413      	add	r3, r2
 800e4b6:	3308      	adds	r3, #8
 800e4b8:	681a      	ldr	r2, [r3, #0]
 800e4ba:	687b      	ldr	r3, [r7, #4]
 800e4bc:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800e4be:	429a      	cmp	r2, r3
 800e4c0:	d006      	beq.n	800e4d0 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e4c2:	68fb      	ldr	r3, [r7, #12]
 800e4c4:	3301      	adds	r3, #1
 800e4c6:	60fb      	str	r3, [r7, #12]
 800e4c8:	68fb      	ldr	r3, [r7, #12]
 800e4ca:	2b01      	cmp	r3, #1
 800e4cc:	d9dc      	bls.n	800e488 <inc_lock+0x10>
 800e4ce:	e000      	b.n	800e4d2 <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800e4d0:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	2b02      	cmp	r3, #2
 800e4d6:	d132      	bne.n	800e53e <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e4d8:	2300      	movs	r3, #0
 800e4da:	60fb      	str	r3, [r7, #12]
 800e4dc:	e002      	b.n	800e4e4 <inc_lock+0x6c>
 800e4de:	68fb      	ldr	r3, [r7, #12]
 800e4e0:	3301      	adds	r3, #1
 800e4e2:	60fb      	str	r3, [r7, #12]
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	2b01      	cmp	r3, #1
 800e4e8:	d806      	bhi.n	800e4f8 <inc_lock+0x80>
 800e4ea:	4a29      	ldr	r2, [pc, #164]	; (800e590 <inc_lock+0x118>)
 800e4ec:	68fb      	ldr	r3, [r7, #12]
 800e4ee:	011b      	lsls	r3, r3, #4
 800e4f0:	4413      	add	r3, r2
 800e4f2:	681b      	ldr	r3, [r3, #0]
 800e4f4:	2b00      	cmp	r3, #0
 800e4f6:	d1f2      	bne.n	800e4de <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	2b02      	cmp	r3, #2
 800e4fc:	d101      	bne.n	800e502 <inc_lock+0x8a>
 800e4fe:	2300      	movs	r3, #0
 800e500:	e040      	b.n	800e584 <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800e502:	687b      	ldr	r3, [r7, #4]
 800e504:	681a      	ldr	r2, [r3, #0]
 800e506:	4922      	ldr	r1, [pc, #136]	; (800e590 <inc_lock+0x118>)
 800e508:	68fb      	ldr	r3, [r7, #12]
 800e50a:	011b      	lsls	r3, r3, #4
 800e50c:	440b      	add	r3, r1
 800e50e:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800e510:	687b      	ldr	r3, [r7, #4]
 800e512:	689a      	ldr	r2, [r3, #8]
 800e514:	491e      	ldr	r1, [pc, #120]	; (800e590 <inc_lock+0x118>)
 800e516:	68fb      	ldr	r3, [r7, #12]
 800e518:	011b      	lsls	r3, r3, #4
 800e51a:	440b      	add	r3, r1
 800e51c:	3304      	adds	r3, #4
 800e51e:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800e520:	687b      	ldr	r3, [r7, #4]
 800e522:	695a      	ldr	r2, [r3, #20]
 800e524:	491a      	ldr	r1, [pc, #104]	; (800e590 <inc_lock+0x118>)
 800e526:	68fb      	ldr	r3, [r7, #12]
 800e528:	011b      	lsls	r3, r3, #4
 800e52a:	440b      	add	r3, r1
 800e52c:	3308      	adds	r3, #8
 800e52e:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800e530:	4a17      	ldr	r2, [pc, #92]	; (800e590 <inc_lock+0x118>)
 800e532:	68fb      	ldr	r3, [r7, #12]
 800e534:	011b      	lsls	r3, r3, #4
 800e536:	4413      	add	r3, r2
 800e538:	330c      	adds	r3, #12
 800e53a:	2200      	movs	r2, #0
 800e53c:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e53e:	683b      	ldr	r3, [r7, #0]
 800e540:	2b00      	cmp	r3, #0
 800e542:	d009      	beq.n	800e558 <inc_lock+0xe0>
 800e544:	4a12      	ldr	r2, [pc, #72]	; (800e590 <inc_lock+0x118>)
 800e546:	68fb      	ldr	r3, [r7, #12]
 800e548:	011b      	lsls	r3, r3, #4
 800e54a:	4413      	add	r3, r2
 800e54c:	330c      	adds	r3, #12
 800e54e:	881b      	ldrh	r3, [r3, #0]
 800e550:	2b00      	cmp	r3, #0
 800e552:	d001      	beq.n	800e558 <inc_lock+0xe0>
 800e554:	2300      	movs	r3, #0
 800e556:	e015      	b.n	800e584 <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e558:	683b      	ldr	r3, [r7, #0]
 800e55a:	2b00      	cmp	r3, #0
 800e55c:	d108      	bne.n	800e570 <inc_lock+0xf8>
 800e55e:	4a0c      	ldr	r2, [pc, #48]	; (800e590 <inc_lock+0x118>)
 800e560:	68fb      	ldr	r3, [r7, #12]
 800e562:	011b      	lsls	r3, r3, #4
 800e564:	4413      	add	r3, r2
 800e566:	330c      	adds	r3, #12
 800e568:	881b      	ldrh	r3, [r3, #0]
 800e56a:	3301      	adds	r3, #1
 800e56c:	b29a      	uxth	r2, r3
 800e56e:	e001      	b.n	800e574 <inc_lock+0xfc>
 800e570:	f44f 7280 	mov.w	r2, #256	; 0x100
 800e574:	4906      	ldr	r1, [pc, #24]	; (800e590 <inc_lock+0x118>)
 800e576:	68fb      	ldr	r3, [r7, #12]
 800e578:	011b      	lsls	r3, r3, #4
 800e57a:	440b      	add	r3, r1
 800e57c:	330c      	adds	r3, #12
 800e57e:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e580:	68fb      	ldr	r3, [r7, #12]
 800e582:	3301      	adds	r3, #1
}
 800e584:	4618      	mov	r0, r3
 800e586:	3714      	adds	r7, #20
 800e588:	46bd      	mov	sp, r7
 800e58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e58e:	4770      	bx	lr
 800e590:	20000674 	.word	0x20000674

0800e594 <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e594:	b480      	push	{r7}
 800e596:	b085      	sub	sp, #20
 800e598:	af00      	add	r7, sp, #0
 800e59a:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e59c:	687b      	ldr	r3, [r7, #4]
 800e59e:	3b01      	subs	r3, #1
 800e5a0:	607b      	str	r3, [r7, #4]
 800e5a2:	687b      	ldr	r3, [r7, #4]
 800e5a4:	2b01      	cmp	r3, #1
 800e5a6:	d825      	bhi.n	800e5f4 <dec_lock+0x60>
		n = Files[i].ctr;
 800e5a8:	4a17      	ldr	r2, [pc, #92]	; (800e608 <dec_lock+0x74>)
 800e5aa:	687b      	ldr	r3, [r7, #4]
 800e5ac:	011b      	lsls	r3, r3, #4
 800e5ae:	4413      	add	r3, r2
 800e5b0:	330c      	adds	r3, #12
 800e5b2:	881b      	ldrh	r3, [r3, #0]
 800e5b4:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e5b6:	89fb      	ldrh	r3, [r7, #14]
 800e5b8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800e5bc:	d101      	bne.n	800e5c2 <dec_lock+0x2e>
 800e5be:	2300      	movs	r3, #0
 800e5c0:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e5c2:	89fb      	ldrh	r3, [r7, #14]
 800e5c4:	2b00      	cmp	r3, #0
 800e5c6:	d002      	beq.n	800e5ce <dec_lock+0x3a>
 800e5c8:	89fb      	ldrh	r3, [r7, #14]
 800e5ca:	3b01      	subs	r3, #1
 800e5cc:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e5ce:	4a0e      	ldr	r2, [pc, #56]	; (800e608 <dec_lock+0x74>)
 800e5d0:	687b      	ldr	r3, [r7, #4]
 800e5d2:	011b      	lsls	r3, r3, #4
 800e5d4:	4413      	add	r3, r2
 800e5d6:	330c      	adds	r3, #12
 800e5d8:	89fa      	ldrh	r2, [r7, #14]
 800e5da:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e5dc:	89fb      	ldrh	r3, [r7, #14]
 800e5de:	2b00      	cmp	r3, #0
 800e5e0:	d105      	bne.n	800e5ee <dec_lock+0x5a>
 800e5e2:	4a09      	ldr	r2, [pc, #36]	; (800e608 <dec_lock+0x74>)
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	011b      	lsls	r3, r3, #4
 800e5e8:	4413      	add	r3, r2
 800e5ea:	2200      	movs	r2, #0
 800e5ec:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e5ee:	2300      	movs	r3, #0
 800e5f0:	737b      	strb	r3, [r7, #13]
 800e5f2:	e001      	b.n	800e5f8 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e5f4:	2302      	movs	r3, #2
 800e5f6:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e5f8:	7b7b      	ldrb	r3, [r7, #13]
}
 800e5fa:	4618      	mov	r0, r3
 800e5fc:	3714      	adds	r7, #20
 800e5fe:	46bd      	mov	sp, r7
 800e600:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e604:	4770      	bx	lr
 800e606:	bf00      	nop
 800e608:	20000674 	.word	0x20000674

0800e60c <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e60c:	b480      	push	{r7}
 800e60e:	b085      	sub	sp, #20
 800e610:	af00      	add	r7, sp, #0
 800e612:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e614:	2300      	movs	r3, #0
 800e616:	60fb      	str	r3, [r7, #12]
 800e618:	e010      	b.n	800e63c <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e61a:	4a0d      	ldr	r2, [pc, #52]	; (800e650 <clear_lock+0x44>)
 800e61c:	68fb      	ldr	r3, [r7, #12]
 800e61e:	011b      	lsls	r3, r3, #4
 800e620:	4413      	add	r3, r2
 800e622:	681b      	ldr	r3, [r3, #0]
 800e624:	687a      	ldr	r2, [r7, #4]
 800e626:	429a      	cmp	r2, r3
 800e628:	d105      	bne.n	800e636 <clear_lock+0x2a>
 800e62a:	4a09      	ldr	r2, [pc, #36]	; (800e650 <clear_lock+0x44>)
 800e62c:	68fb      	ldr	r3, [r7, #12]
 800e62e:	011b      	lsls	r3, r3, #4
 800e630:	4413      	add	r3, r2
 800e632:	2200      	movs	r2, #0
 800e634:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e636:	68fb      	ldr	r3, [r7, #12]
 800e638:	3301      	adds	r3, #1
 800e63a:	60fb      	str	r3, [r7, #12]
 800e63c:	68fb      	ldr	r3, [r7, #12]
 800e63e:	2b01      	cmp	r3, #1
 800e640:	d9eb      	bls.n	800e61a <clear_lock+0xe>
	}
}
 800e642:	bf00      	nop
 800e644:	bf00      	nop
 800e646:	3714      	adds	r7, #20
 800e648:	46bd      	mov	sp, r7
 800e64a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e64e:	4770      	bx	lr
 800e650:	20000674 	.word	0x20000674

0800e654 <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b086      	sub	sp, #24
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e65c:	2300      	movs	r3, #0
 800e65e:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e660:	687b      	ldr	r3, [r7, #4]
 800e662:	78db      	ldrb	r3, [r3, #3]
 800e664:	2b00      	cmp	r3, #0
 800e666:	d034      	beq.n	800e6d2 <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e668:	687b      	ldr	r3, [r7, #4]
 800e66a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e66c:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e66e:	687b      	ldr	r3, [r7, #4]
 800e670:	7858      	ldrb	r0, [r3, #1]
 800e672:	687b      	ldr	r3, [r7, #4]
 800e674:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e678:	2301      	movs	r3, #1
 800e67a:	697a      	ldr	r2, [r7, #20]
 800e67c:	f7ff fd0e 	bl	800e09c <disk_write>
 800e680:	4603      	mov	r3, r0
 800e682:	2b00      	cmp	r3, #0
 800e684:	d002      	beq.n	800e68c <sync_window+0x38>
			res = FR_DISK_ERR;
 800e686:	2301      	movs	r3, #1
 800e688:	73fb      	strb	r3, [r7, #15]
 800e68a:	e022      	b.n	800e6d2 <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2200      	movs	r2, #0
 800e690:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800e696:	697a      	ldr	r2, [r7, #20]
 800e698:	1ad2      	subs	r2, r2, r3
 800e69a:	687b      	ldr	r3, [r7, #4]
 800e69c:	69db      	ldr	r3, [r3, #28]
 800e69e:	429a      	cmp	r2, r3
 800e6a0:	d217      	bcs.n	800e6d2 <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e6a2:	687b      	ldr	r3, [r7, #4]
 800e6a4:	789b      	ldrb	r3, [r3, #2]
 800e6a6:	613b      	str	r3, [r7, #16]
 800e6a8:	e010      	b.n	800e6cc <sync_window+0x78>
					wsect += fs->fsize;
 800e6aa:	687b      	ldr	r3, [r7, #4]
 800e6ac:	69db      	ldr	r3, [r3, #28]
 800e6ae:	697a      	ldr	r2, [r7, #20]
 800e6b0:	4413      	add	r3, r2
 800e6b2:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e6b4:	687b      	ldr	r3, [r7, #4]
 800e6b6:	7858      	ldrb	r0, [r3, #1]
 800e6b8:	687b      	ldr	r3, [r7, #4]
 800e6ba:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e6be:	2301      	movs	r3, #1
 800e6c0:	697a      	ldr	r2, [r7, #20]
 800e6c2:	f7ff fceb 	bl	800e09c <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e6c6:	693b      	ldr	r3, [r7, #16]
 800e6c8:	3b01      	subs	r3, #1
 800e6ca:	613b      	str	r3, [r7, #16]
 800e6cc:	693b      	ldr	r3, [r7, #16]
 800e6ce:	2b01      	cmp	r3, #1
 800e6d0:	d8eb      	bhi.n	800e6aa <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e6d2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6d4:	4618      	mov	r0, r3
 800e6d6:	3718      	adds	r7, #24
 800e6d8:	46bd      	mov	sp, r7
 800e6da:	bd80      	pop	{r7, pc}

0800e6dc <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e6dc:	b580      	push	{r7, lr}
 800e6de:	b084      	sub	sp, #16
 800e6e0:	af00      	add	r7, sp, #0
 800e6e2:	6078      	str	r0, [r7, #4]
 800e6e4:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e6e6:	2300      	movs	r3, #0
 800e6e8:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800e6ee:	683a      	ldr	r2, [r7, #0]
 800e6f0:	429a      	cmp	r2, r3
 800e6f2:	d01b      	beq.n	800e72c <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e6f4:	6878      	ldr	r0, [r7, #4]
 800e6f6:	f7ff ffad 	bl	800e654 <sync_window>
 800e6fa:	4603      	mov	r3, r0
 800e6fc:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e6fe:	7bfb      	ldrb	r3, [r7, #15]
 800e700:	2b00      	cmp	r3, #0
 800e702:	d113      	bne.n	800e72c <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e704:	687b      	ldr	r3, [r7, #4]
 800e706:	7858      	ldrb	r0, [r3, #1]
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e70e:	2301      	movs	r3, #1
 800e710:	683a      	ldr	r2, [r7, #0]
 800e712:	f7ff fca3 	bl	800e05c <disk_read>
 800e716:	4603      	mov	r3, r0
 800e718:	2b00      	cmp	r3, #0
 800e71a:	d004      	beq.n	800e726 <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e71c:	f04f 33ff 	mov.w	r3, #4294967295
 800e720:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e722:	2301      	movs	r3, #1
 800e724:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e726:	687b      	ldr	r3, [r7, #4]
 800e728:	683a      	ldr	r2, [r7, #0]
 800e72a:	631a      	str	r2, [r3, #48]	; 0x30
		}
	}
	return res;
 800e72c:	7bfb      	ldrb	r3, [r7, #15]
}
 800e72e:	4618      	mov	r0, r3
 800e730:	3710      	adds	r7, #16
 800e732:	46bd      	mov	sp, r7
 800e734:	bd80      	pop	{r7, pc}
	...

0800e738 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e738:	b580      	push	{r7, lr}
 800e73a:	b084      	sub	sp, #16
 800e73c:	af00      	add	r7, sp, #0
 800e73e:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e740:	6878      	ldr	r0, [r7, #4]
 800e742:	f7ff ff87 	bl	800e654 <sync_window>
 800e746:	4603      	mov	r3, r0
 800e748:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e74a:	7bfb      	ldrb	r3, [r7, #15]
 800e74c:	2b00      	cmp	r3, #0
 800e74e:	d158      	bne.n	800e802 <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e750:	687b      	ldr	r3, [r7, #4]
 800e752:	781b      	ldrb	r3, [r3, #0]
 800e754:	2b03      	cmp	r3, #3
 800e756:	d148      	bne.n	800e7ea <sync_fs+0xb2>
 800e758:	687b      	ldr	r3, [r7, #4]
 800e75a:	791b      	ldrb	r3, [r3, #4]
 800e75c:	2b01      	cmp	r3, #1
 800e75e:	d144      	bne.n	800e7ea <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e760:	687b      	ldr	r3, [r7, #4]
 800e762:	3334      	adds	r3, #52	; 0x34
 800e764:	f44f 7200 	mov.w	r2, #512	; 0x200
 800e768:	2100      	movs	r1, #0
 800e76a:	4618      	mov	r0, r3
 800e76c:	f7ff fd77 	bl	800e25e <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e770:	687b      	ldr	r3, [r7, #4]
 800e772:	3334      	adds	r3, #52	; 0x34
 800e774:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800e778:	f64a 2155 	movw	r1, #43605	; 0xaa55
 800e77c:	4618      	mov	r0, r3
 800e77e:	f7ff fd06 	bl	800e18e <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e782:	687b      	ldr	r3, [r7, #4]
 800e784:	3334      	adds	r3, #52	; 0x34
 800e786:	4921      	ldr	r1, [pc, #132]	; (800e80c <sync_fs+0xd4>)
 800e788:	4618      	mov	r0, r3
 800e78a:	f7ff fd1b 	bl	800e1c4 <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e78e:	687b      	ldr	r3, [r7, #4]
 800e790:	3334      	adds	r3, #52	; 0x34
 800e792:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800e796:	491e      	ldr	r1, [pc, #120]	; (800e810 <sync_fs+0xd8>)
 800e798:	4618      	mov	r0, r3
 800e79a:	f7ff fd13 	bl	800e1c4 <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e79e:	687b      	ldr	r3, [r7, #4]
 800e7a0:	3334      	adds	r3, #52	; 0x34
 800e7a2:	f503 72f4 	add.w	r2, r3, #488	; 0x1e8
 800e7a6:	687b      	ldr	r3, [r7, #4]
 800e7a8:	695b      	ldr	r3, [r3, #20]
 800e7aa:	4619      	mov	r1, r3
 800e7ac:	4610      	mov	r0, r2
 800e7ae:	f7ff fd09 	bl	800e1c4 <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e7b2:	687b      	ldr	r3, [r7, #4]
 800e7b4:	3334      	adds	r3, #52	; 0x34
 800e7b6:	f503 72f6 	add.w	r2, r3, #492	; 0x1ec
 800e7ba:	687b      	ldr	r3, [r7, #4]
 800e7bc:	691b      	ldr	r3, [r3, #16]
 800e7be:	4619      	mov	r1, r3
 800e7c0:	4610      	mov	r0, r2
 800e7c2:	f7ff fcff 	bl	800e1c4 <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e7c6:	687b      	ldr	r3, [r7, #4]
 800e7c8:	6a1b      	ldr	r3, [r3, #32]
 800e7ca:	1c5a      	adds	r2, r3, #1
 800e7cc:	687b      	ldr	r3, [r7, #4]
 800e7ce:	631a      	str	r2, [r3, #48]	; 0x30
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e7d0:	687b      	ldr	r3, [r7, #4]
 800e7d2:	7858      	ldrb	r0, [r3, #1]
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 800e7da:	687b      	ldr	r3, [r7, #4]
 800e7dc:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800e7de:	2301      	movs	r3, #1
 800e7e0:	f7ff fc5c 	bl	800e09c <disk_write>
			fs->fsi_flag = 0;
 800e7e4:	687b      	ldr	r3, [r7, #4]
 800e7e6:	2200      	movs	r2, #0
 800e7e8:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e7ea:	687b      	ldr	r3, [r7, #4]
 800e7ec:	785b      	ldrb	r3, [r3, #1]
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	2100      	movs	r1, #0
 800e7f2:	4618      	mov	r0, r3
 800e7f4:	f7ff fc72 	bl	800e0dc <disk_ioctl>
 800e7f8:	4603      	mov	r3, r0
 800e7fa:	2b00      	cmp	r3, #0
 800e7fc:	d001      	beq.n	800e802 <sync_fs+0xca>
 800e7fe:	2301      	movs	r3, #1
 800e800:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e802:	7bfb      	ldrb	r3, [r7, #15]
}
 800e804:	4618      	mov	r0, r3
 800e806:	3710      	adds	r7, #16
 800e808:	46bd      	mov	sp, r7
 800e80a:	bd80      	pop	{r7, pc}
 800e80c:	41615252 	.word	0x41615252
 800e810:	61417272 	.word	0x61417272

0800e814 <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e814:	b480      	push	{r7}
 800e816:	b083      	sub	sp, #12
 800e818:	af00      	add	r7, sp, #0
 800e81a:	6078      	str	r0, [r7, #4]
 800e81c:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e81e:	683b      	ldr	r3, [r7, #0]
 800e820:	3b02      	subs	r3, #2
 800e822:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e824:	687b      	ldr	r3, [r7, #4]
 800e826:	699b      	ldr	r3, [r3, #24]
 800e828:	3b02      	subs	r3, #2
 800e82a:	683a      	ldr	r2, [r7, #0]
 800e82c:	429a      	cmp	r2, r3
 800e82e:	d301      	bcc.n	800e834 <clust2sect+0x20>
 800e830:	2300      	movs	r3, #0
 800e832:	e008      	b.n	800e846 <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e834:	687b      	ldr	r3, [r7, #4]
 800e836:	895b      	ldrh	r3, [r3, #10]
 800e838:	461a      	mov	r2, r3
 800e83a:	683b      	ldr	r3, [r7, #0]
 800e83c:	fb03 f202 	mul.w	r2, r3, r2
 800e840:	687b      	ldr	r3, [r7, #4]
 800e842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800e844:	4413      	add	r3, r2
}
 800e846:	4618      	mov	r0, r3
 800e848:	370c      	adds	r7, #12
 800e84a:	46bd      	mov	sp, r7
 800e84c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e850:	4770      	bx	lr

0800e852 <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e852:	b580      	push	{r7, lr}
 800e854:	b086      	sub	sp, #24
 800e856:	af00      	add	r7, sp, #0
 800e858:	6078      	str	r0, [r7, #4]
 800e85a:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e85c:	687b      	ldr	r3, [r7, #4]
 800e85e:	681b      	ldr	r3, [r3, #0]
 800e860:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e862:	683b      	ldr	r3, [r7, #0]
 800e864:	2b01      	cmp	r3, #1
 800e866:	d904      	bls.n	800e872 <get_fat+0x20>
 800e868:	693b      	ldr	r3, [r7, #16]
 800e86a:	699b      	ldr	r3, [r3, #24]
 800e86c:	683a      	ldr	r2, [r7, #0]
 800e86e:	429a      	cmp	r2, r3
 800e870:	d302      	bcc.n	800e878 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e872:	2301      	movs	r3, #1
 800e874:	617b      	str	r3, [r7, #20]
 800e876:	e08f      	b.n	800e998 <get_fat+0x146>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e878:	f04f 33ff 	mov.w	r3, #4294967295
 800e87c:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e87e:	693b      	ldr	r3, [r7, #16]
 800e880:	781b      	ldrb	r3, [r3, #0]
 800e882:	2b03      	cmp	r3, #3
 800e884:	d062      	beq.n	800e94c <get_fat+0xfa>
 800e886:	2b03      	cmp	r3, #3
 800e888:	dc7c      	bgt.n	800e984 <get_fat+0x132>
 800e88a:	2b01      	cmp	r3, #1
 800e88c:	d002      	beq.n	800e894 <get_fat+0x42>
 800e88e:	2b02      	cmp	r3, #2
 800e890:	d042      	beq.n	800e918 <get_fat+0xc6>
 800e892:	e077      	b.n	800e984 <get_fat+0x132>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e894:	683b      	ldr	r3, [r7, #0]
 800e896:	60fb      	str	r3, [r7, #12]
 800e898:	68fb      	ldr	r3, [r7, #12]
 800e89a:	085b      	lsrs	r3, r3, #1
 800e89c:	68fa      	ldr	r2, [r7, #12]
 800e89e:	4413      	add	r3, r2
 800e8a0:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e8a2:	693b      	ldr	r3, [r7, #16]
 800e8a4:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e8a6:	68fb      	ldr	r3, [r7, #12]
 800e8a8:	0a5b      	lsrs	r3, r3, #9
 800e8aa:	4413      	add	r3, r2
 800e8ac:	4619      	mov	r1, r3
 800e8ae:	6938      	ldr	r0, [r7, #16]
 800e8b0:	f7ff ff14 	bl	800e6dc <move_window>
 800e8b4:	4603      	mov	r3, r0
 800e8b6:	2b00      	cmp	r3, #0
 800e8b8:	d167      	bne.n	800e98a <get_fat+0x138>
			wc = fs->win[bc++ % SS(fs)];
 800e8ba:	68fb      	ldr	r3, [r7, #12]
 800e8bc:	1c5a      	adds	r2, r3, #1
 800e8be:	60fa      	str	r2, [r7, #12]
 800e8c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8c4:	693a      	ldr	r2, [r7, #16]
 800e8c6:	4413      	add	r3, r2
 800e8c8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e8cc:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e8ce:	693b      	ldr	r3, [r7, #16]
 800e8d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e8d2:	68fb      	ldr	r3, [r7, #12]
 800e8d4:	0a5b      	lsrs	r3, r3, #9
 800e8d6:	4413      	add	r3, r2
 800e8d8:	4619      	mov	r1, r3
 800e8da:	6938      	ldr	r0, [r7, #16]
 800e8dc:	f7ff fefe 	bl	800e6dc <move_window>
 800e8e0:	4603      	mov	r3, r0
 800e8e2:	2b00      	cmp	r3, #0
 800e8e4:	d153      	bne.n	800e98e <get_fat+0x13c>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e8e6:	68fb      	ldr	r3, [r7, #12]
 800e8e8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e8ec:	693a      	ldr	r2, [r7, #16]
 800e8ee:	4413      	add	r3, r2
 800e8f0:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800e8f4:	021b      	lsls	r3, r3, #8
 800e8f6:	461a      	mov	r2, r3
 800e8f8:	68bb      	ldr	r3, [r7, #8]
 800e8fa:	4313      	orrs	r3, r2
 800e8fc:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e8fe:	683b      	ldr	r3, [r7, #0]
 800e900:	f003 0301 	and.w	r3, r3, #1
 800e904:	2b00      	cmp	r3, #0
 800e906:	d002      	beq.n	800e90e <get_fat+0xbc>
 800e908:	68bb      	ldr	r3, [r7, #8]
 800e90a:	091b      	lsrs	r3, r3, #4
 800e90c:	e002      	b.n	800e914 <get_fat+0xc2>
 800e90e:	68bb      	ldr	r3, [r7, #8]
 800e910:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e914:	617b      	str	r3, [r7, #20]
			break;
 800e916:	e03f      	b.n	800e998 <get_fat+0x146>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e918:	693b      	ldr	r3, [r7, #16]
 800e91a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e91c:	683b      	ldr	r3, [r7, #0]
 800e91e:	0a1b      	lsrs	r3, r3, #8
 800e920:	4413      	add	r3, r2
 800e922:	4619      	mov	r1, r3
 800e924:	6938      	ldr	r0, [r7, #16]
 800e926:	f7ff fed9 	bl	800e6dc <move_window>
 800e92a:	4603      	mov	r3, r0
 800e92c:	2b00      	cmp	r3, #0
 800e92e:	d130      	bne.n	800e992 <get_fat+0x140>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e930:	693b      	ldr	r3, [r7, #16]
 800e932:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e936:	683b      	ldr	r3, [r7, #0]
 800e938:	005b      	lsls	r3, r3, #1
 800e93a:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800e93e:	4413      	add	r3, r2
 800e940:	4618      	mov	r0, r3
 800e942:	f7ff fbe9 	bl	800e118 <ld_word>
 800e946:	4603      	mov	r3, r0
 800e948:	617b      	str	r3, [r7, #20]
			break;
 800e94a:	e025      	b.n	800e998 <get_fat+0x146>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e94c:	693b      	ldr	r3, [r7, #16]
 800e94e:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	09db      	lsrs	r3, r3, #7
 800e954:	4413      	add	r3, r2
 800e956:	4619      	mov	r1, r3
 800e958:	6938      	ldr	r0, [r7, #16]
 800e95a:	f7ff febf 	bl	800e6dc <move_window>
 800e95e:	4603      	mov	r3, r0
 800e960:	2b00      	cmp	r3, #0
 800e962:	d118      	bne.n	800e996 <get_fat+0x144>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e964:	693b      	ldr	r3, [r7, #16]
 800e966:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800e96a:	683b      	ldr	r3, [r7, #0]
 800e96c:	009b      	lsls	r3, r3, #2
 800e96e:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800e972:	4413      	add	r3, r2
 800e974:	4618      	mov	r0, r3
 800e976:	f7ff fbe7 	bl	800e148 <ld_dword>
 800e97a:	4603      	mov	r3, r0
 800e97c:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 800e980:	617b      	str	r3, [r7, #20]
			break;
 800e982:	e009      	b.n	800e998 <get_fat+0x146>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e984:	2301      	movs	r3, #1
 800e986:	617b      	str	r3, [r7, #20]
 800e988:	e006      	b.n	800e998 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e98a:	bf00      	nop
 800e98c:	e004      	b.n	800e998 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e98e:	bf00      	nop
 800e990:	e002      	b.n	800e998 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e992:	bf00      	nop
 800e994:	e000      	b.n	800e998 <get_fat+0x146>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e996:	bf00      	nop
		}
	}

	return val;
 800e998:	697b      	ldr	r3, [r7, #20]
}
 800e99a:	4618      	mov	r0, r3
 800e99c:	3718      	adds	r7, #24
 800e99e:	46bd      	mov	sp, r7
 800e9a0:	bd80      	pop	{r7, pc}

0800e9a2 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e9a2:	b590      	push	{r4, r7, lr}
 800e9a4:	b089      	sub	sp, #36	; 0x24
 800e9a6:	af00      	add	r7, sp, #0
 800e9a8:	60f8      	str	r0, [r7, #12]
 800e9aa:	60b9      	str	r1, [r7, #8]
 800e9ac:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e9ae:	2302      	movs	r3, #2
 800e9b0:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e9b2:	68bb      	ldr	r3, [r7, #8]
 800e9b4:	2b01      	cmp	r3, #1
 800e9b6:	f240 80d2 	bls.w	800eb5e <put_fat+0x1bc>
 800e9ba:	68fb      	ldr	r3, [r7, #12]
 800e9bc:	699b      	ldr	r3, [r3, #24]
 800e9be:	68ba      	ldr	r2, [r7, #8]
 800e9c0:	429a      	cmp	r2, r3
 800e9c2:	f080 80cc 	bcs.w	800eb5e <put_fat+0x1bc>
		switch (fs->fs_type) {
 800e9c6:	68fb      	ldr	r3, [r7, #12]
 800e9c8:	781b      	ldrb	r3, [r3, #0]
 800e9ca:	2b03      	cmp	r3, #3
 800e9cc:	f000 8096 	beq.w	800eafc <put_fat+0x15a>
 800e9d0:	2b03      	cmp	r3, #3
 800e9d2:	f300 80cd 	bgt.w	800eb70 <put_fat+0x1ce>
 800e9d6:	2b01      	cmp	r3, #1
 800e9d8:	d002      	beq.n	800e9e0 <put_fat+0x3e>
 800e9da:	2b02      	cmp	r3, #2
 800e9dc:	d06e      	beq.n	800eabc <put_fat+0x11a>
 800e9de:	e0c7      	b.n	800eb70 <put_fat+0x1ce>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e9e0:	68bb      	ldr	r3, [r7, #8]
 800e9e2:	61bb      	str	r3, [r7, #24]
 800e9e4:	69bb      	ldr	r3, [r7, #24]
 800e9e6:	085b      	lsrs	r3, r3, #1
 800e9e8:	69ba      	ldr	r2, [r7, #24]
 800e9ea:	4413      	add	r3, r2
 800e9ec:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e9ee:	68fb      	ldr	r3, [r7, #12]
 800e9f0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800e9f2:	69bb      	ldr	r3, [r7, #24]
 800e9f4:	0a5b      	lsrs	r3, r3, #9
 800e9f6:	4413      	add	r3, r2
 800e9f8:	4619      	mov	r1, r3
 800e9fa:	68f8      	ldr	r0, [r7, #12]
 800e9fc:	f7ff fe6e 	bl	800e6dc <move_window>
 800ea00:	4603      	mov	r3, r0
 800ea02:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea04:	7ffb      	ldrb	r3, [r7, #31]
 800ea06:	2b00      	cmp	r3, #0
 800ea08:	f040 80ab 	bne.w	800eb62 <put_fat+0x1c0>
			p = fs->win + bc++ % SS(fs);
 800ea0c:	68fb      	ldr	r3, [r7, #12]
 800ea0e:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ea12:	69bb      	ldr	r3, [r7, #24]
 800ea14:	1c59      	adds	r1, r3, #1
 800ea16:	61b9      	str	r1, [r7, #24]
 800ea18:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea1c:	4413      	add	r3, r2
 800ea1e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800ea20:	68bb      	ldr	r3, [r7, #8]
 800ea22:	f003 0301 	and.w	r3, r3, #1
 800ea26:	2b00      	cmp	r3, #0
 800ea28:	d00d      	beq.n	800ea46 <put_fat+0xa4>
 800ea2a:	697b      	ldr	r3, [r7, #20]
 800ea2c:	781b      	ldrb	r3, [r3, #0]
 800ea2e:	b25b      	sxtb	r3, r3
 800ea30:	f003 030f 	and.w	r3, r3, #15
 800ea34:	b25a      	sxtb	r2, r3
 800ea36:	687b      	ldr	r3, [r7, #4]
 800ea38:	b2db      	uxtb	r3, r3
 800ea3a:	011b      	lsls	r3, r3, #4
 800ea3c:	b25b      	sxtb	r3, r3
 800ea3e:	4313      	orrs	r3, r2
 800ea40:	b25b      	sxtb	r3, r3
 800ea42:	b2db      	uxtb	r3, r3
 800ea44:	e001      	b.n	800ea4a <put_fat+0xa8>
 800ea46:	687b      	ldr	r3, [r7, #4]
 800ea48:	b2db      	uxtb	r3, r3
 800ea4a:	697a      	ldr	r2, [r7, #20]
 800ea4c:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	2201      	movs	r2, #1
 800ea52:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800ea54:	68fb      	ldr	r3, [r7, #12]
 800ea56:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800ea58:	69bb      	ldr	r3, [r7, #24]
 800ea5a:	0a5b      	lsrs	r3, r3, #9
 800ea5c:	4413      	add	r3, r2
 800ea5e:	4619      	mov	r1, r3
 800ea60:	68f8      	ldr	r0, [r7, #12]
 800ea62:	f7ff fe3b 	bl	800e6dc <move_window>
 800ea66:	4603      	mov	r3, r0
 800ea68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea6a:	7ffb      	ldrb	r3, [r7, #31]
 800ea6c:	2b00      	cmp	r3, #0
 800ea6e:	d17a      	bne.n	800eb66 <put_fat+0x1c4>
			p = fs->win + bc % SS(fs);
 800ea70:	68fb      	ldr	r3, [r7, #12]
 800ea72:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800ea76:	69bb      	ldr	r3, [r7, #24]
 800ea78:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ea7c:	4413      	add	r3, r2
 800ea7e:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800ea80:	68bb      	ldr	r3, [r7, #8]
 800ea82:	f003 0301 	and.w	r3, r3, #1
 800ea86:	2b00      	cmp	r3, #0
 800ea88:	d003      	beq.n	800ea92 <put_fat+0xf0>
 800ea8a:	687b      	ldr	r3, [r7, #4]
 800ea8c:	091b      	lsrs	r3, r3, #4
 800ea8e:	b2db      	uxtb	r3, r3
 800ea90:	e00e      	b.n	800eab0 <put_fat+0x10e>
 800ea92:	697b      	ldr	r3, [r7, #20]
 800ea94:	781b      	ldrb	r3, [r3, #0]
 800ea96:	b25b      	sxtb	r3, r3
 800ea98:	f023 030f 	bic.w	r3, r3, #15
 800ea9c:	b25a      	sxtb	r2, r3
 800ea9e:	687b      	ldr	r3, [r7, #4]
 800eaa0:	0a1b      	lsrs	r3, r3, #8
 800eaa2:	b25b      	sxtb	r3, r3
 800eaa4:	f003 030f 	and.w	r3, r3, #15
 800eaa8:	b25b      	sxtb	r3, r3
 800eaaa:	4313      	orrs	r3, r2
 800eaac:	b25b      	sxtb	r3, r3
 800eaae:	b2db      	uxtb	r3, r3
 800eab0:	697a      	ldr	r2, [r7, #20]
 800eab2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	2201      	movs	r2, #1
 800eab8:	70da      	strb	r2, [r3, #3]
			break;
 800eaba:	e059      	b.n	800eb70 <put_fat+0x1ce>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800eabc:	68fb      	ldr	r3, [r7, #12]
 800eabe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eac0:	68bb      	ldr	r3, [r7, #8]
 800eac2:	0a1b      	lsrs	r3, r3, #8
 800eac4:	4413      	add	r3, r2
 800eac6:	4619      	mov	r1, r3
 800eac8:	68f8      	ldr	r0, [r7, #12]
 800eaca:	f7ff fe07 	bl	800e6dc <move_window>
 800eace:	4603      	mov	r3, r0
 800ead0:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ead2:	7ffb      	ldrb	r3, [r7, #31]
 800ead4:	2b00      	cmp	r3, #0
 800ead6:	d148      	bne.n	800eb6a <put_fat+0x1c8>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ead8:	68fb      	ldr	r3, [r7, #12]
 800eada:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800eade:	68bb      	ldr	r3, [r7, #8]
 800eae0:	005b      	lsls	r3, r3, #1
 800eae2:	f403 73ff 	and.w	r3, r3, #510	; 0x1fe
 800eae6:	4413      	add	r3, r2
 800eae8:	687a      	ldr	r2, [r7, #4]
 800eaea:	b292      	uxth	r2, r2
 800eaec:	4611      	mov	r1, r2
 800eaee:	4618      	mov	r0, r3
 800eaf0:	f7ff fb4d 	bl	800e18e <st_word>
			fs->wflag = 1;
 800eaf4:	68fb      	ldr	r3, [r7, #12]
 800eaf6:	2201      	movs	r2, #1
 800eaf8:	70da      	strb	r2, [r3, #3]
			break;
 800eafa:	e039      	b.n	800eb70 <put_fat+0x1ce>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800eb00:	68bb      	ldr	r3, [r7, #8]
 800eb02:	09db      	lsrs	r3, r3, #7
 800eb04:	4413      	add	r3, r2
 800eb06:	4619      	mov	r1, r3
 800eb08:	68f8      	ldr	r0, [r7, #12]
 800eb0a:	f7ff fde7 	bl	800e6dc <move_window>
 800eb0e:	4603      	mov	r3, r0
 800eb10:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800eb12:	7ffb      	ldrb	r3, [r7, #31]
 800eb14:	2b00      	cmp	r3, #0
 800eb16:	d12a      	bne.n	800eb6e <put_fat+0x1cc>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800eb18:	687b      	ldr	r3, [r7, #4]
 800eb1a:	f023 4470 	bic.w	r4, r3, #4026531840	; 0xf0000000
 800eb1e:	68fb      	ldr	r3, [r7, #12]
 800eb20:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800eb24:	68bb      	ldr	r3, [r7, #8]
 800eb26:	009b      	lsls	r3, r3, #2
 800eb28:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800eb2c:	4413      	add	r3, r2
 800eb2e:	4618      	mov	r0, r3
 800eb30:	f7ff fb0a 	bl	800e148 <ld_dword>
 800eb34:	4603      	mov	r3, r0
 800eb36:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 800eb3a:	4323      	orrs	r3, r4
 800eb3c:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800eb3e:	68fb      	ldr	r3, [r7, #12]
 800eb40:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800eb44:	68bb      	ldr	r3, [r7, #8]
 800eb46:	009b      	lsls	r3, r3, #2
 800eb48:	f403 73fe 	and.w	r3, r3, #508	; 0x1fc
 800eb4c:	4413      	add	r3, r2
 800eb4e:	6879      	ldr	r1, [r7, #4]
 800eb50:	4618      	mov	r0, r3
 800eb52:	f7ff fb37 	bl	800e1c4 <st_dword>
			fs->wflag = 1;
 800eb56:	68fb      	ldr	r3, [r7, #12]
 800eb58:	2201      	movs	r2, #1
 800eb5a:	70da      	strb	r2, [r3, #3]
			break;
 800eb5c:	e008      	b.n	800eb70 <put_fat+0x1ce>
		}
	}
 800eb5e:	bf00      	nop
 800eb60:	e006      	b.n	800eb70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800eb62:	bf00      	nop
 800eb64:	e004      	b.n	800eb70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800eb66:	bf00      	nop
 800eb68:	e002      	b.n	800eb70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800eb6a:	bf00      	nop
 800eb6c:	e000      	b.n	800eb70 <put_fat+0x1ce>
			if (res != FR_OK) break;
 800eb6e:	bf00      	nop
	return res;
 800eb70:	7ffb      	ldrb	r3, [r7, #31]
}
 800eb72:	4618      	mov	r0, r3
 800eb74:	3724      	adds	r7, #36	; 0x24
 800eb76:	46bd      	mov	sp, r7
 800eb78:	bd90      	pop	{r4, r7, pc}

0800eb7a <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800eb7a:	b580      	push	{r7, lr}
 800eb7c:	b088      	sub	sp, #32
 800eb7e:	af00      	add	r7, sp, #0
 800eb80:	60f8      	str	r0, [r7, #12]
 800eb82:	60b9      	str	r1, [r7, #8]
 800eb84:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800eb86:	2300      	movs	r3, #0
 800eb88:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800eb8a:	68fb      	ldr	r3, [r7, #12]
 800eb8c:	681b      	ldr	r3, [r3, #0]
 800eb8e:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eb90:	68bb      	ldr	r3, [r7, #8]
 800eb92:	2b01      	cmp	r3, #1
 800eb94:	d904      	bls.n	800eba0 <remove_chain+0x26>
 800eb96:	69bb      	ldr	r3, [r7, #24]
 800eb98:	699b      	ldr	r3, [r3, #24]
 800eb9a:	68ba      	ldr	r2, [r7, #8]
 800eb9c:	429a      	cmp	r2, r3
 800eb9e:	d301      	bcc.n	800eba4 <remove_chain+0x2a>
 800eba0:	2302      	movs	r3, #2
 800eba2:	e04b      	b.n	800ec3c <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800eba4:	687b      	ldr	r3, [r7, #4]
 800eba6:	2b00      	cmp	r3, #0
 800eba8:	d00c      	beq.n	800ebc4 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800ebaa:	f04f 32ff 	mov.w	r2, #4294967295
 800ebae:	6879      	ldr	r1, [r7, #4]
 800ebb0:	69b8      	ldr	r0, [r7, #24]
 800ebb2:	f7ff fef6 	bl	800e9a2 <put_fat>
 800ebb6:	4603      	mov	r3, r0
 800ebb8:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800ebba:	7ffb      	ldrb	r3, [r7, #31]
 800ebbc:	2b00      	cmp	r3, #0
 800ebbe:	d001      	beq.n	800ebc4 <remove_chain+0x4a>
 800ebc0:	7ffb      	ldrb	r3, [r7, #31]
 800ebc2:	e03b      	b.n	800ec3c <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800ebc4:	68b9      	ldr	r1, [r7, #8]
 800ebc6:	68f8      	ldr	r0, [r7, #12]
 800ebc8:	f7ff fe43 	bl	800e852 <get_fat>
 800ebcc:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800ebce:	697b      	ldr	r3, [r7, #20]
 800ebd0:	2b00      	cmp	r3, #0
 800ebd2:	d031      	beq.n	800ec38 <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800ebd4:	697b      	ldr	r3, [r7, #20]
 800ebd6:	2b01      	cmp	r3, #1
 800ebd8:	d101      	bne.n	800ebde <remove_chain+0x64>
 800ebda:	2302      	movs	r3, #2
 800ebdc:	e02e      	b.n	800ec3c <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800ebde:	697b      	ldr	r3, [r7, #20]
 800ebe0:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ebe4:	d101      	bne.n	800ebea <remove_chain+0x70>
 800ebe6:	2301      	movs	r3, #1
 800ebe8:	e028      	b.n	800ec3c <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800ebea:	2200      	movs	r2, #0
 800ebec:	68b9      	ldr	r1, [r7, #8]
 800ebee:	69b8      	ldr	r0, [r7, #24]
 800ebf0:	f7ff fed7 	bl	800e9a2 <put_fat>
 800ebf4:	4603      	mov	r3, r0
 800ebf6:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800ebf8:	7ffb      	ldrb	r3, [r7, #31]
 800ebfa:	2b00      	cmp	r3, #0
 800ebfc:	d001      	beq.n	800ec02 <remove_chain+0x88>
 800ebfe:	7ffb      	ldrb	r3, [r7, #31]
 800ec00:	e01c      	b.n	800ec3c <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800ec02:	69bb      	ldr	r3, [r7, #24]
 800ec04:	695a      	ldr	r2, [r3, #20]
 800ec06:	69bb      	ldr	r3, [r7, #24]
 800ec08:	699b      	ldr	r3, [r3, #24]
 800ec0a:	3b02      	subs	r3, #2
 800ec0c:	429a      	cmp	r2, r3
 800ec0e:	d20b      	bcs.n	800ec28 <remove_chain+0xae>
			fs->free_clst++;
 800ec10:	69bb      	ldr	r3, [r7, #24]
 800ec12:	695b      	ldr	r3, [r3, #20]
 800ec14:	1c5a      	adds	r2, r3, #1
 800ec16:	69bb      	ldr	r3, [r7, #24]
 800ec18:	615a      	str	r2, [r3, #20]
			fs->fsi_flag |= 1;
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	791b      	ldrb	r3, [r3, #4]
 800ec1e:	f043 0301 	orr.w	r3, r3, #1
 800ec22:	b2da      	uxtb	r2, r3
 800ec24:	69bb      	ldr	r3, [r7, #24]
 800ec26:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800ec28:	697b      	ldr	r3, [r7, #20]
 800ec2a:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800ec2c:	69bb      	ldr	r3, [r7, #24]
 800ec2e:	699b      	ldr	r3, [r3, #24]
 800ec30:	68ba      	ldr	r2, [r7, #8]
 800ec32:	429a      	cmp	r2, r3
 800ec34:	d3c6      	bcc.n	800ebc4 <remove_chain+0x4a>
 800ec36:	e000      	b.n	800ec3a <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ec38:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ec3a:	2300      	movs	r3, #0
}
 800ec3c:	4618      	mov	r0, r3
 800ec3e:	3720      	adds	r7, #32
 800ec40:	46bd      	mov	sp, r7
 800ec42:	bd80      	pop	{r7, pc}

0800ec44 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ec44:	b580      	push	{r7, lr}
 800ec46:	b088      	sub	sp, #32
 800ec48:	af00      	add	r7, sp, #0
 800ec4a:	6078      	str	r0, [r7, #4]
 800ec4c:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ec4e:	687b      	ldr	r3, [r7, #4]
 800ec50:	681b      	ldr	r3, [r3, #0]
 800ec52:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ec54:	683b      	ldr	r3, [r7, #0]
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d10d      	bne.n	800ec76 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ec5a:	693b      	ldr	r3, [r7, #16]
 800ec5c:	691b      	ldr	r3, [r3, #16]
 800ec5e:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ec60:	69bb      	ldr	r3, [r7, #24]
 800ec62:	2b00      	cmp	r3, #0
 800ec64:	d004      	beq.n	800ec70 <create_chain+0x2c>
 800ec66:	693b      	ldr	r3, [r7, #16]
 800ec68:	699b      	ldr	r3, [r3, #24]
 800ec6a:	69ba      	ldr	r2, [r7, #24]
 800ec6c:	429a      	cmp	r2, r3
 800ec6e:	d31b      	bcc.n	800eca8 <create_chain+0x64>
 800ec70:	2301      	movs	r3, #1
 800ec72:	61bb      	str	r3, [r7, #24]
 800ec74:	e018      	b.n	800eca8 <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ec76:	6839      	ldr	r1, [r7, #0]
 800ec78:	6878      	ldr	r0, [r7, #4]
 800ec7a:	f7ff fdea 	bl	800e852 <get_fat>
 800ec7e:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ec80:	68fb      	ldr	r3, [r7, #12]
 800ec82:	2b01      	cmp	r3, #1
 800ec84:	d801      	bhi.n	800ec8a <create_chain+0x46>
 800ec86:	2301      	movs	r3, #1
 800ec88:	e070      	b.n	800ed6c <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ec8a:	68fb      	ldr	r3, [r7, #12]
 800ec8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec90:	d101      	bne.n	800ec96 <create_chain+0x52>
 800ec92:	68fb      	ldr	r3, [r7, #12]
 800ec94:	e06a      	b.n	800ed6c <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ec96:	693b      	ldr	r3, [r7, #16]
 800ec98:	699b      	ldr	r3, [r3, #24]
 800ec9a:	68fa      	ldr	r2, [r7, #12]
 800ec9c:	429a      	cmp	r2, r3
 800ec9e:	d201      	bcs.n	800eca4 <create_chain+0x60>
 800eca0:	68fb      	ldr	r3, [r7, #12]
 800eca2:	e063      	b.n	800ed6c <create_chain+0x128>
		scl = clst;
 800eca4:	683b      	ldr	r3, [r7, #0]
 800eca6:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800eca8:	69bb      	ldr	r3, [r7, #24]
 800ecaa:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ecac:	69fb      	ldr	r3, [r7, #28]
 800ecae:	3301      	adds	r3, #1
 800ecb0:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	699b      	ldr	r3, [r3, #24]
 800ecb6:	69fa      	ldr	r2, [r7, #28]
 800ecb8:	429a      	cmp	r2, r3
 800ecba:	d307      	bcc.n	800eccc <create_chain+0x88>
				ncl = 2;
 800ecbc:	2302      	movs	r3, #2
 800ecbe:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ecc0:	69fa      	ldr	r2, [r7, #28]
 800ecc2:	69bb      	ldr	r3, [r7, #24]
 800ecc4:	429a      	cmp	r2, r3
 800ecc6:	d901      	bls.n	800eccc <create_chain+0x88>
 800ecc8:	2300      	movs	r3, #0
 800ecca:	e04f      	b.n	800ed6c <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800eccc:	69f9      	ldr	r1, [r7, #28]
 800ecce:	6878      	ldr	r0, [r7, #4]
 800ecd0:	f7ff fdbf 	bl	800e852 <get_fat>
 800ecd4:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ecd6:	68fb      	ldr	r3, [r7, #12]
 800ecd8:	2b00      	cmp	r3, #0
 800ecda:	d00e      	beq.n	800ecfa <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ecdc:	68fb      	ldr	r3, [r7, #12]
 800ecde:	2b01      	cmp	r3, #1
 800ece0:	d003      	beq.n	800ecea <create_chain+0xa6>
 800ece2:	68fb      	ldr	r3, [r7, #12]
 800ece4:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ece8:	d101      	bne.n	800ecee <create_chain+0xaa>
 800ecea:	68fb      	ldr	r3, [r7, #12]
 800ecec:	e03e      	b.n	800ed6c <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ecee:	69fa      	ldr	r2, [r7, #28]
 800ecf0:	69bb      	ldr	r3, [r7, #24]
 800ecf2:	429a      	cmp	r2, r3
 800ecf4:	d1da      	bne.n	800ecac <create_chain+0x68>
 800ecf6:	2300      	movs	r3, #0
 800ecf8:	e038      	b.n	800ed6c <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ecfa:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ecfc:	f04f 32ff 	mov.w	r2, #4294967295
 800ed00:	69f9      	ldr	r1, [r7, #28]
 800ed02:	6938      	ldr	r0, [r7, #16]
 800ed04:	f7ff fe4d 	bl	800e9a2 <put_fat>
 800ed08:	4603      	mov	r3, r0
 800ed0a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ed0c:	7dfb      	ldrb	r3, [r7, #23]
 800ed0e:	2b00      	cmp	r3, #0
 800ed10:	d109      	bne.n	800ed26 <create_chain+0xe2>
 800ed12:	683b      	ldr	r3, [r7, #0]
 800ed14:	2b00      	cmp	r3, #0
 800ed16:	d006      	beq.n	800ed26 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ed18:	69fa      	ldr	r2, [r7, #28]
 800ed1a:	6839      	ldr	r1, [r7, #0]
 800ed1c:	6938      	ldr	r0, [r7, #16]
 800ed1e:	f7ff fe40 	bl	800e9a2 <put_fat>
 800ed22:	4603      	mov	r3, r0
 800ed24:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ed26:	7dfb      	ldrb	r3, [r7, #23]
 800ed28:	2b00      	cmp	r3, #0
 800ed2a:	d116      	bne.n	800ed5a <create_chain+0x116>
		fs->last_clst = ncl;
 800ed2c:	693b      	ldr	r3, [r7, #16]
 800ed2e:	69fa      	ldr	r2, [r7, #28]
 800ed30:	611a      	str	r2, [r3, #16]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800ed32:	693b      	ldr	r3, [r7, #16]
 800ed34:	695a      	ldr	r2, [r3, #20]
 800ed36:	693b      	ldr	r3, [r7, #16]
 800ed38:	699b      	ldr	r3, [r3, #24]
 800ed3a:	3b02      	subs	r3, #2
 800ed3c:	429a      	cmp	r2, r3
 800ed3e:	d804      	bhi.n	800ed4a <create_chain+0x106>
 800ed40:	693b      	ldr	r3, [r7, #16]
 800ed42:	695b      	ldr	r3, [r3, #20]
 800ed44:	1e5a      	subs	r2, r3, #1
 800ed46:	693b      	ldr	r3, [r7, #16]
 800ed48:	615a      	str	r2, [r3, #20]
		fs->fsi_flag |= 1;
 800ed4a:	693b      	ldr	r3, [r7, #16]
 800ed4c:	791b      	ldrb	r3, [r3, #4]
 800ed4e:	f043 0301 	orr.w	r3, r3, #1
 800ed52:	b2da      	uxtb	r2, r3
 800ed54:	693b      	ldr	r3, [r7, #16]
 800ed56:	711a      	strb	r2, [r3, #4]
 800ed58:	e007      	b.n	800ed6a <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800ed5a:	7dfb      	ldrb	r3, [r7, #23]
 800ed5c:	2b01      	cmp	r3, #1
 800ed5e:	d102      	bne.n	800ed66 <create_chain+0x122>
 800ed60:	f04f 33ff 	mov.w	r3, #4294967295
 800ed64:	e000      	b.n	800ed68 <create_chain+0x124>
 800ed66:	2301      	movs	r3, #1
 800ed68:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ed6a:	69fb      	ldr	r3, [r7, #28]
}
 800ed6c:	4618      	mov	r0, r3
 800ed6e:	3720      	adds	r7, #32
 800ed70:	46bd      	mov	sp, r7
 800ed72:	bd80      	pop	{r7, pc}

0800ed74 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ed74:	b480      	push	{r7}
 800ed76:	b087      	sub	sp, #28
 800ed78:	af00      	add	r7, sp, #0
 800ed7a:	6078      	str	r0, [r7, #4]
 800ed7c:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ed7e:	687b      	ldr	r3, [r7, #4]
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ed84:	687b      	ldr	r3, [r7, #4]
 800ed86:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ed88:	3304      	adds	r3, #4
 800ed8a:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	0a5b      	lsrs	r3, r3, #9
 800ed90:	68fa      	ldr	r2, [r7, #12]
 800ed92:	8952      	ldrh	r2, [r2, #10]
 800ed94:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed98:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ed9a:	693b      	ldr	r3, [r7, #16]
 800ed9c:	1d1a      	adds	r2, r3, #4
 800ed9e:	613a      	str	r2, [r7, #16]
 800eda0:	681b      	ldr	r3, [r3, #0]
 800eda2:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800eda4:	68bb      	ldr	r3, [r7, #8]
 800eda6:	2b00      	cmp	r3, #0
 800eda8:	d101      	bne.n	800edae <clmt_clust+0x3a>
 800edaa:	2300      	movs	r3, #0
 800edac:	e010      	b.n	800edd0 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800edae:	697a      	ldr	r2, [r7, #20]
 800edb0:	68bb      	ldr	r3, [r7, #8]
 800edb2:	429a      	cmp	r2, r3
 800edb4:	d307      	bcc.n	800edc6 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800edb6:	697a      	ldr	r2, [r7, #20]
 800edb8:	68bb      	ldr	r3, [r7, #8]
 800edba:	1ad3      	subs	r3, r2, r3
 800edbc:	617b      	str	r3, [r7, #20]
 800edbe:	693b      	ldr	r3, [r7, #16]
 800edc0:	3304      	adds	r3, #4
 800edc2:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800edc4:	e7e9      	b.n	800ed9a <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800edc6:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800edc8:	693b      	ldr	r3, [r7, #16]
 800edca:	681a      	ldr	r2, [r3, #0]
 800edcc:	697b      	ldr	r3, [r7, #20]
 800edce:	4413      	add	r3, r2
}
 800edd0:	4618      	mov	r0, r3
 800edd2:	371c      	adds	r7, #28
 800edd4:	46bd      	mov	sp, r7
 800edd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800edda:	4770      	bx	lr

0800eddc <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800eddc:	b580      	push	{r7, lr}
 800edde:	b086      	sub	sp, #24
 800ede0:	af00      	add	r7, sp, #0
 800ede2:	6078      	str	r0, [r7, #4]
 800ede4:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ede6:	687b      	ldr	r3, [r7, #4]
 800ede8:	681b      	ldr	r3, [r3, #0]
 800edea:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800edec:	683b      	ldr	r3, [r7, #0]
 800edee:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800edf2:	d204      	bcs.n	800edfe <dir_sdi+0x22>
 800edf4:	683b      	ldr	r3, [r7, #0]
 800edf6:	f003 031f 	and.w	r3, r3, #31
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d001      	beq.n	800ee02 <dir_sdi+0x26>
		return FR_INT_ERR;
 800edfe:	2302      	movs	r3, #2
 800ee00:	e063      	b.n	800eeca <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ee02:	687b      	ldr	r3, [r7, #4]
 800ee04:	683a      	ldr	r2, [r7, #0]
 800ee06:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	689b      	ldr	r3, [r3, #8]
 800ee0c:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ee0e:	697b      	ldr	r3, [r7, #20]
 800ee10:	2b00      	cmp	r3, #0
 800ee12:	d106      	bne.n	800ee22 <dir_sdi+0x46>
 800ee14:	693b      	ldr	r3, [r7, #16]
 800ee16:	781b      	ldrb	r3, [r3, #0]
 800ee18:	2b02      	cmp	r3, #2
 800ee1a:	d902      	bls.n	800ee22 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ee1c:	693b      	ldr	r3, [r7, #16]
 800ee1e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800ee20:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ee22:	697b      	ldr	r3, [r7, #20]
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d10c      	bne.n	800ee42 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ee28:	683b      	ldr	r3, [r7, #0]
 800ee2a:	095b      	lsrs	r3, r3, #5
 800ee2c:	693a      	ldr	r2, [r7, #16]
 800ee2e:	8912      	ldrh	r2, [r2, #8]
 800ee30:	4293      	cmp	r3, r2
 800ee32:	d301      	bcc.n	800ee38 <dir_sdi+0x5c>
 800ee34:	2302      	movs	r3, #2
 800ee36:	e048      	b.n	800eeca <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800ee38:	693b      	ldr	r3, [r7, #16]
 800ee3a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800ee3c:	687b      	ldr	r3, [r7, #4]
 800ee3e:	61da      	str	r2, [r3, #28]
 800ee40:	e029      	b.n	800ee96 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800ee42:	693b      	ldr	r3, [r7, #16]
 800ee44:	895b      	ldrh	r3, [r3, #10]
 800ee46:	025b      	lsls	r3, r3, #9
 800ee48:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ee4a:	e019      	b.n	800ee80 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800ee4c:	687b      	ldr	r3, [r7, #4]
 800ee4e:	6979      	ldr	r1, [r7, #20]
 800ee50:	4618      	mov	r0, r3
 800ee52:	f7ff fcfe 	bl	800e852 <get_fat>
 800ee56:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ee58:	697b      	ldr	r3, [r7, #20]
 800ee5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ee5e:	d101      	bne.n	800ee64 <dir_sdi+0x88>
 800ee60:	2301      	movs	r3, #1
 800ee62:	e032      	b.n	800eeca <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800ee64:	697b      	ldr	r3, [r7, #20]
 800ee66:	2b01      	cmp	r3, #1
 800ee68:	d904      	bls.n	800ee74 <dir_sdi+0x98>
 800ee6a:	693b      	ldr	r3, [r7, #16]
 800ee6c:	699b      	ldr	r3, [r3, #24]
 800ee6e:	697a      	ldr	r2, [r7, #20]
 800ee70:	429a      	cmp	r2, r3
 800ee72:	d301      	bcc.n	800ee78 <dir_sdi+0x9c>
 800ee74:	2302      	movs	r3, #2
 800ee76:	e028      	b.n	800eeca <dir_sdi+0xee>
			ofs -= csz;
 800ee78:	683a      	ldr	r2, [r7, #0]
 800ee7a:	68fb      	ldr	r3, [r7, #12]
 800ee7c:	1ad3      	subs	r3, r2, r3
 800ee7e:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800ee80:	683a      	ldr	r2, [r7, #0]
 800ee82:	68fb      	ldr	r3, [r7, #12]
 800ee84:	429a      	cmp	r2, r3
 800ee86:	d2e1      	bcs.n	800ee4c <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800ee88:	6979      	ldr	r1, [r7, #20]
 800ee8a:	6938      	ldr	r0, [r7, #16]
 800ee8c:	f7ff fcc2 	bl	800e814 <clust2sect>
 800ee90:	4602      	mov	r2, r0
 800ee92:	687b      	ldr	r3, [r7, #4]
 800ee94:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ee96:	687b      	ldr	r3, [r7, #4]
 800ee98:	697a      	ldr	r2, [r7, #20]
 800ee9a:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	69db      	ldr	r3, [r3, #28]
 800eea0:	2b00      	cmp	r3, #0
 800eea2:	d101      	bne.n	800eea8 <dir_sdi+0xcc>
 800eea4:	2302      	movs	r3, #2
 800eea6:	e010      	b.n	800eeca <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800eea8:	687b      	ldr	r3, [r7, #4]
 800eeaa:	69da      	ldr	r2, [r3, #28]
 800eeac:	683b      	ldr	r3, [r7, #0]
 800eeae:	0a5b      	lsrs	r3, r3, #9
 800eeb0:	441a      	add	r2, r3
 800eeb2:	687b      	ldr	r3, [r7, #4]
 800eeb4:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800eeb6:	693b      	ldr	r3, [r7, #16]
 800eeb8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800eebc:	683b      	ldr	r3, [r7, #0]
 800eebe:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800eec2:	441a      	add	r2, r3
 800eec4:	687b      	ldr	r3, [r7, #4]
 800eec6:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800eec8:	2300      	movs	r3, #0
}
 800eeca:	4618      	mov	r0, r3
 800eecc:	3718      	adds	r7, #24
 800eece:	46bd      	mov	sp, r7
 800eed0:	bd80      	pop	{r7, pc}

0800eed2 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800eed2:	b580      	push	{r7, lr}
 800eed4:	b086      	sub	sp, #24
 800eed6:	af00      	add	r7, sp, #0
 800eed8:	6078      	str	r0, [r7, #4]
 800eeda:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800eedc:	687b      	ldr	r3, [r7, #4]
 800eede:	681b      	ldr	r3, [r3, #0]
 800eee0:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800eee2:	687b      	ldr	r3, [r7, #4]
 800eee4:	695b      	ldr	r3, [r3, #20]
 800eee6:	3320      	adds	r3, #32
 800eee8:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800eeea:	687b      	ldr	r3, [r7, #4]
 800eeec:	69db      	ldr	r3, [r3, #28]
 800eeee:	2b00      	cmp	r3, #0
 800eef0:	d003      	beq.n	800eefa <dir_next+0x28>
 800eef2:	68bb      	ldr	r3, [r7, #8]
 800eef4:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800eef8:	d301      	bcc.n	800eefe <dir_next+0x2c>
 800eefa:	2304      	movs	r3, #4
 800eefc:	e0aa      	b.n	800f054 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800eefe:	68bb      	ldr	r3, [r7, #8]
 800ef00:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ef04:	2b00      	cmp	r3, #0
 800ef06:	f040 8098 	bne.w	800f03a <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	69db      	ldr	r3, [r3, #28]
 800ef0e:	1c5a      	adds	r2, r3, #1
 800ef10:	687b      	ldr	r3, [r7, #4]
 800ef12:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ef14:	687b      	ldr	r3, [r7, #4]
 800ef16:	699b      	ldr	r3, [r3, #24]
 800ef18:	2b00      	cmp	r3, #0
 800ef1a:	d10b      	bne.n	800ef34 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ef1c:	68bb      	ldr	r3, [r7, #8]
 800ef1e:	095b      	lsrs	r3, r3, #5
 800ef20:	68fa      	ldr	r2, [r7, #12]
 800ef22:	8912      	ldrh	r2, [r2, #8]
 800ef24:	4293      	cmp	r3, r2
 800ef26:	f0c0 8088 	bcc.w	800f03a <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800ef2a:	687b      	ldr	r3, [r7, #4]
 800ef2c:	2200      	movs	r2, #0
 800ef2e:	61da      	str	r2, [r3, #28]
 800ef30:	2304      	movs	r3, #4
 800ef32:	e08f      	b.n	800f054 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800ef34:	68bb      	ldr	r3, [r7, #8]
 800ef36:	0a5b      	lsrs	r3, r3, #9
 800ef38:	68fa      	ldr	r2, [r7, #12]
 800ef3a:	8952      	ldrh	r2, [r2, #10]
 800ef3c:	3a01      	subs	r2, #1
 800ef3e:	4013      	ands	r3, r2
 800ef40:	2b00      	cmp	r3, #0
 800ef42:	d17a      	bne.n	800f03a <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800ef44:	687a      	ldr	r2, [r7, #4]
 800ef46:	687b      	ldr	r3, [r7, #4]
 800ef48:	699b      	ldr	r3, [r3, #24]
 800ef4a:	4619      	mov	r1, r3
 800ef4c:	4610      	mov	r0, r2
 800ef4e:	f7ff fc80 	bl	800e852 <get_fat>
 800ef52:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800ef54:	697b      	ldr	r3, [r7, #20]
 800ef56:	2b01      	cmp	r3, #1
 800ef58:	d801      	bhi.n	800ef5e <dir_next+0x8c>
 800ef5a:	2302      	movs	r3, #2
 800ef5c:	e07a      	b.n	800f054 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800ef5e:	697b      	ldr	r3, [r7, #20]
 800ef60:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef64:	d101      	bne.n	800ef6a <dir_next+0x98>
 800ef66:	2301      	movs	r3, #1
 800ef68:	e074      	b.n	800f054 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800ef6a:	68fb      	ldr	r3, [r7, #12]
 800ef6c:	699b      	ldr	r3, [r3, #24]
 800ef6e:	697a      	ldr	r2, [r7, #20]
 800ef70:	429a      	cmp	r2, r3
 800ef72:	d358      	bcc.n	800f026 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	2b00      	cmp	r3, #0
 800ef78:	d104      	bne.n	800ef84 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800ef7a:	687b      	ldr	r3, [r7, #4]
 800ef7c:	2200      	movs	r2, #0
 800ef7e:	61da      	str	r2, [r3, #28]
 800ef80:	2304      	movs	r3, #4
 800ef82:	e067      	b.n	800f054 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800ef84:	687a      	ldr	r2, [r7, #4]
 800ef86:	687b      	ldr	r3, [r7, #4]
 800ef88:	699b      	ldr	r3, [r3, #24]
 800ef8a:	4619      	mov	r1, r3
 800ef8c:	4610      	mov	r0, r2
 800ef8e:	f7ff fe59 	bl	800ec44 <create_chain>
 800ef92:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ef94:	697b      	ldr	r3, [r7, #20]
 800ef96:	2b00      	cmp	r3, #0
 800ef98:	d101      	bne.n	800ef9e <dir_next+0xcc>
 800ef9a:	2307      	movs	r3, #7
 800ef9c:	e05a      	b.n	800f054 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ef9e:	697b      	ldr	r3, [r7, #20]
 800efa0:	2b01      	cmp	r3, #1
 800efa2:	d101      	bne.n	800efa8 <dir_next+0xd6>
 800efa4:	2302      	movs	r3, #2
 800efa6:	e055      	b.n	800f054 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800efa8:	697b      	ldr	r3, [r7, #20]
 800efaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 800efae:	d101      	bne.n	800efb4 <dir_next+0xe2>
 800efb0:	2301      	movs	r3, #1
 800efb2:	e04f      	b.n	800f054 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800efb4:	68f8      	ldr	r0, [r7, #12]
 800efb6:	f7ff fb4d 	bl	800e654 <sync_window>
 800efba:	4603      	mov	r3, r0
 800efbc:	2b00      	cmp	r3, #0
 800efbe:	d001      	beq.n	800efc4 <dir_next+0xf2>
 800efc0:	2301      	movs	r3, #1
 800efc2:	e047      	b.n	800f054 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800efc4:	68fb      	ldr	r3, [r7, #12]
 800efc6:	3334      	adds	r3, #52	; 0x34
 800efc8:	f44f 7200 	mov.w	r2, #512	; 0x200
 800efcc:	2100      	movs	r1, #0
 800efce:	4618      	mov	r0, r3
 800efd0:	f7ff f945 	bl	800e25e <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800efd4:	2300      	movs	r3, #0
 800efd6:	613b      	str	r3, [r7, #16]
 800efd8:	6979      	ldr	r1, [r7, #20]
 800efda:	68f8      	ldr	r0, [r7, #12]
 800efdc:	f7ff fc1a 	bl	800e814 <clust2sect>
 800efe0:	4602      	mov	r2, r0
 800efe2:	68fb      	ldr	r3, [r7, #12]
 800efe4:	631a      	str	r2, [r3, #48]	; 0x30
 800efe6:	e012      	b.n	800f00e <dir_next+0x13c>
						fs->wflag = 1;
 800efe8:	68fb      	ldr	r3, [r7, #12]
 800efea:	2201      	movs	r2, #1
 800efec:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800efee:	68f8      	ldr	r0, [r7, #12]
 800eff0:	f7ff fb30 	bl	800e654 <sync_window>
 800eff4:	4603      	mov	r3, r0
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	d001      	beq.n	800effe <dir_next+0x12c>
 800effa:	2301      	movs	r3, #1
 800effc:	e02a      	b.n	800f054 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800effe:	693b      	ldr	r3, [r7, #16]
 800f000:	3301      	adds	r3, #1
 800f002:	613b      	str	r3, [r7, #16]
 800f004:	68fb      	ldr	r3, [r7, #12]
 800f006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f008:	1c5a      	adds	r2, r3, #1
 800f00a:	68fb      	ldr	r3, [r7, #12]
 800f00c:	631a      	str	r2, [r3, #48]	; 0x30
 800f00e:	68fb      	ldr	r3, [r7, #12]
 800f010:	895b      	ldrh	r3, [r3, #10]
 800f012:	461a      	mov	r2, r3
 800f014:	693b      	ldr	r3, [r7, #16]
 800f016:	4293      	cmp	r3, r2
 800f018:	d3e6      	bcc.n	800efe8 <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800f01a:	68fb      	ldr	r3, [r7, #12]
 800f01c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	1ad2      	subs	r2, r2, r3
 800f022:	68fb      	ldr	r3, [r7, #12]
 800f024:	631a      	str	r2, [r3, #48]	; 0x30
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800f026:	687b      	ldr	r3, [r7, #4]
 800f028:	697a      	ldr	r2, [r7, #20]
 800f02a:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800f02c:	6979      	ldr	r1, [r7, #20]
 800f02e:	68f8      	ldr	r0, [r7, #12]
 800f030:	f7ff fbf0 	bl	800e814 <clust2sect>
 800f034:	4602      	mov	r2, r0
 800f036:	687b      	ldr	r3, [r7, #4]
 800f038:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800f03a:	687b      	ldr	r3, [r7, #4]
 800f03c:	68ba      	ldr	r2, [r7, #8]
 800f03e:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800f040:	68fb      	ldr	r3, [r7, #12]
 800f042:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f046:	68bb      	ldr	r3, [r7, #8]
 800f048:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f04c:	441a      	add	r2, r3
 800f04e:	687b      	ldr	r3, [r7, #4]
 800f050:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800f052:	2300      	movs	r3, #0
}
 800f054:	4618      	mov	r0, r3
 800f056:	3718      	adds	r7, #24
 800f058:	46bd      	mov	sp, r7
 800f05a:	bd80      	pop	{r7, pc}

0800f05c <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800f05c:	b580      	push	{r7, lr}
 800f05e:	b086      	sub	sp, #24
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
 800f064:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800f066:	687b      	ldr	r3, [r7, #4]
 800f068:	681b      	ldr	r3, [r3, #0]
 800f06a:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800f06c:	2100      	movs	r1, #0
 800f06e:	6878      	ldr	r0, [r7, #4]
 800f070:	f7ff feb4 	bl	800eddc <dir_sdi>
 800f074:	4603      	mov	r3, r0
 800f076:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800f078:	7dfb      	ldrb	r3, [r7, #23]
 800f07a:	2b00      	cmp	r3, #0
 800f07c:	d12b      	bne.n	800f0d6 <dir_alloc+0x7a>
		n = 0;
 800f07e:	2300      	movs	r3, #0
 800f080:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800f082:	687b      	ldr	r3, [r7, #4]
 800f084:	69db      	ldr	r3, [r3, #28]
 800f086:	4619      	mov	r1, r3
 800f088:	68f8      	ldr	r0, [r7, #12]
 800f08a:	f7ff fb27 	bl	800e6dc <move_window>
 800f08e:	4603      	mov	r3, r0
 800f090:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f092:	7dfb      	ldrb	r3, [r7, #23]
 800f094:	2b00      	cmp	r3, #0
 800f096:	d11d      	bne.n	800f0d4 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f098:	687b      	ldr	r3, [r7, #4]
 800f09a:	6a1b      	ldr	r3, [r3, #32]
 800f09c:	781b      	ldrb	r3, [r3, #0]
 800f09e:	2be5      	cmp	r3, #229	; 0xe5
 800f0a0:	d004      	beq.n	800f0ac <dir_alloc+0x50>
 800f0a2:	687b      	ldr	r3, [r7, #4]
 800f0a4:	6a1b      	ldr	r3, [r3, #32]
 800f0a6:	781b      	ldrb	r3, [r3, #0]
 800f0a8:	2b00      	cmp	r3, #0
 800f0aa:	d107      	bne.n	800f0bc <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f0ac:	693b      	ldr	r3, [r7, #16]
 800f0ae:	3301      	adds	r3, #1
 800f0b0:	613b      	str	r3, [r7, #16]
 800f0b2:	693a      	ldr	r2, [r7, #16]
 800f0b4:	683b      	ldr	r3, [r7, #0]
 800f0b6:	429a      	cmp	r2, r3
 800f0b8:	d102      	bne.n	800f0c0 <dir_alloc+0x64>
 800f0ba:	e00c      	b.n	800f0d6 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f0bc:	2300      	movs	r3, #0
 800f0be:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f0c0:	2101      	movs	r1, #1
 800f0c2:	6878      	ldr	r0, [r7, #4]
 800f0c4:	f7ff ff05 	bl	800eed2 <dir_next>
 800f0c8:	4603      	mov	r3, r0
 800f0ca:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f0cc:	7dfb      	ldrb	r3, [r7, #23]
 800f0ce:	2b00      	cmp	r3, #0
 800f0d0:	d0d7      	beq.n	800f082 <dir_alloc+0x26>
 800f0d2:	e000      	b.n	800f0d6 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f0d4:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f0d6:	7dfb      	ldrb	r3, [r7, #23]
 800f0d8:	2b04      	cmp	r3, #4
 800f0da:	d101      	bne.n	800f0e0 <dir_alloc+0x84>
 800f0dc:	2307      	movs	r3, #7
 800f0de:	75fb      	strb	r3, [r7, #23]
	return res;
 800f0e0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f0e2:	4618      	mov	r0, r3
 800f0e4:	3718      	adds	r7, #24
 800f0e6:	46bd      	mov	sp, r7
 800f0e8:	bd80      	pop	{r7, pc}

0800f0ea <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f0ea:	b580      	push	{r7, lr}
 800f0ec:	b084      	sub	sp, #16
 800f0ee:	af00      	add	r7, sp, #0
 800f0f0:	6078      	str	r0, [r7, #4]
 800f0f2:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f0f4:	683b      	ldr	r3, [r7, #0]
 800f0f6:	331a      	adds	r3, #26
 800f0f8:	4618      	mov	r0, r3
 800f0fa:	f7ff f80d 	bl	800e118 <ld_word>
 800f0fe:	4603      	mov	r3, r0
 800f100:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f102:	687b      	ldr	r3, [r7, #4]
 800f104:	781b      	ldrb	r3, [r3, #0]
 800f106:	2b03      	cmp	r3, #3
 800f108:	d109      	bne.n	800f11e <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f10a:	683b      	ldr	r3, [r7, #0]
 800f10c:	3314      	adds	r3, #20
 800f10e:	4618      	mov	r0, r3
 800f110:	f7ff f802 	bl	800e118 <ld_word>
 800f114:	4603      	mov	r3, r0
 800f116:	041b      	lsls	r3, r3, #16
 800f118:	68fa      	ldr	r2, [r7, #12]
 800f11a:	4313      	orrs	r3, r2
 800f11c:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f11e:	68fb      	ldr	r3, [r7, #12]
}
 800f120:	4618      	mov	r0, r3
 800f122:	3710      	adds	r7, #16
 800f124:	46bd      	mov	sp, r7
 800f126:	bd80      	pop	{r7, pc}

0800f128 <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f128:	b580      	push	{r7, lr}
 800f12a:	b084      	sub	sp, #16
 800f12c:	af00      	add	r7, sp, #0
 800f12e:	60f8      	str	r0, [r7, #12]
 800f130:	60b9      	str	r1, [r7, #8]
 800f132:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f134:	68bb      	ldr	r3, [r7, #8]
 800f136:	331a      	adds	r3, #26
 800f138:	687a      	ldr	r2, [r7, #4]
 800f13a:	b292      	uxth	r2, r2
 800f13c:	4611      	mov	r1, r2
 800f13e:	4618      	mov	r0, r3
 800f140:	f7ff f825 	bl	800e18e <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f144:	68fb      	ldr	r3, [r7, #12]
 800f146:	781b      	ldrb	r3, [r3, #0]
 800f148:	2b03      	cmp	r3, #3
 800f14a:	d109      	bne.n	800f160 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f14c:	68bb      	ldr	r3, [r7, #8]
 800f14e:	f103 0214 	add.w	r2, r3, #20
 800f152:	687b      	ldr	r3, [r7, #4]
 800f154:	0c1b      	lsrs	r3, r3, #16
 800f156:	b29b      	uxth	r3, r3
 800f158:	4619      	mov	r1, r3
 800f15a:	4610      	mov	r0, r2
 800f15c:	f7ff f817 	bl	800e18e <st_word>
	}
}
 800f160:	bf00      	nop
 800f162:	3710      	adds	r7, #16
 800f164:	46bd      	mov	sp, r7
 800f166:	bd80      	pop	{r7, pc}

0800f168 <dir_read>:
static
FRESULT dir_read (
	DIR* dp,		/* Pointer to the directory object */
	int vol			/* Filtered by 0:file/directory or 1:volume label */
)
{
 800f168:	b580      	push	{r7, lr}
 800f16a:	b086      	sub	sp, #24
 800f16c:	af00      	add	r7, sp, #0
 800f16e:	6078      	str	r0, [r7, #4]
 800f170:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_NO_FILE;
 800f172:	2304      	movs	r3, #4
 800f174:	75fb      	strb	r3, [r7, #23]
	FATFS *fs = dp->obj.fs;
 800f176:	687b      	ldr	r3, [r7, #4]
 800f178:	681b      	ldr	r3, [r3, #0]
 800f17a:	613b      	str	r3, [r7, #16]
	BYTE a, c;
#if _USE_LFN != 0
	BYTE ord = 0xFF, sum = 0xFF;
#endif

	while (dp->sect) {
 800f17c:	e03c      	b.n	800f1f8 <dir_read+0x90>
		res = move_window(fs, dp->sect);
 800f17e:	687b      	ldr	r3, [r7, #4]
 800f180:	69db      	ldr	r3, [r3, #28]
 800f182:	4619      	mov	r1, r3
 800f184:	6938      	ldr	r0, [r7, #16]
 800f186:	f7ff faa9 	bl	800e6dc <move_window>
 800f18a:	4603      	mov	r3, r0
 800f18c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f18e:	7dfb      	ldrb	r3, [r7, #23]
 800f190:	2b00      	cmp	r3, #0
 800f192:	d136      	bne.n	800f202 <dir_read+0x9a>
		c = dp->dir[DIR_Name];	/* Test for the entry type */
 800f194:	687b      	ldr	r3, [r7, #4]
 800f196:	6a1b      	ldr	r3, [r3, #32]
 800f198:	781b      	ldrb	r3, [r3, #0]
 800f19a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) {
 800f19c:	7bfb      	ldrb	r3, [r7, #15]
 800f19e:	2b00      	cmp	r3, #0
 800f1a0:	d102      	bne.n	800f1a8 <dir_read+0x40>
			res = FR_NO_FILE; break; /* Reached to end of the directory */
 800f1a2:	2304      	movs	r3, #4
 800f1a4:	75fb      	strb	r3, [r7, #23]
 800f1a6:	e031      	b.n	800f20c <dir_read+0xa4>
				}
			}
		} else
#endif
		{	/* On the FAT12/16/32 volume */
			dp->obj.attr = a = dp->dir[DIR_Attr] & AM_MASK;	/* Get attribute */
 800f1a8:	687b      	ldr	r3, [r7, #4]
 800f1aa:	6a1b      	ldr	r3, [r3, #32]
 800f1ac:	330b      	adds	r3, #11
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f1b4:	73bb      	strb	r3, [r7, #14]
 800f1b6:	687b      	ldr	r3, [r7, #4]
 800f1b8:	7bba      	ldrb	r2, [r7, #14]
 800f1ba:	719a      	strb	r2, [r3, #6]
					}
					break;
				}
			}
#else		/* Non LFN configuration */
			if (c != DDEM && c != '.' && a != AM_LFN && (int)((a & ~AM_ARC) == AM_VOL) == vol) {	/* Is it a valid entry? */
 800f1bc:	7bfb      	ldrb	r3, [r7, #15]
 800f1be:	2be5      	cmp	r3, #229	; 0xe5
 800f1c0:	d011      	beq.n	800f1e6 <dir_read+0x7e>
 800f1c2:	7bfb      	ldrb	r3, [r7, #15]
 800f1c4:	2b2e      	cmp	r3, #46	; 0x2e
 800f1c6:	d00e      	beq.n	800f1e6 <dir_read+0x7e>
 800f1c8:	7bbb      	ldrb	r3, [r7, #14]
 800f1ca:	2b0f      	cmp	r3, #15
 800f1cc:	d00b      	beq.n	800f1e6 <dir_read+0x7e>
 800f1ce:	7bbb      	ldrb	r3, [r7, #14]
 800f1d0:	f023 0320 	bic.w	r3, r3, #32
 800f1d4:	2b08      	cmp	r3, #8
 800f1d6:	bf0c      	ite	eq
 800f1d8:	2301      	moveq	r3, #1
 800f1da:	2300      	movne	r3, #0
 800f1dc:	b2db      	uxtb	r3, r3
 800f1de:	461a      	mov	r2, r3
 800f1e0:	683b      	ldr	r3, [r7, #0]
 800f1e2:	4293      	cmp	r3, r2
 800f1e4:	d00f      	beq.n	800f206 <dir_read+0x9e>
				break;
			}
#endif
		}
		res = dir_next(dp, 0);		/* Next entry */
 800f1e6:	2100      	movs	r1, #0
 800f1e8:	6878      	ldr	r0, [r7, #4]
 800f1ea:	f7ff fe72 	bl	800eed2 <dir_next>
 800f1ee:	4603      	mov	r3, r0
 800f1f0:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f1f2:	7dfb      	ldrb	r3, [r7, #23]
 800f1f4:	2b00      	cmp	r3, #0
 800f1f6:	d108      	bne.n	800f20a <dir_read+0xa2>
	while (dp->sect) {
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	69db      	ldr	r3, [r3, #28]
 800f1fc:	2b00      	cmp	r3, #0
 800f1fe:	d1be      	bne.n	800f17e <dir_read+0x16>
 800f200:	e004      	b.n	800f20c <dir_read+0xa4>
		if (res != FR_OK) break;
 800f202:	bf00      	nop
 800f204:	e002      	b.n	800f20c <dir_read+0xa4>
				break;
 800f206:	bf00      	nop
 800f208:	e000      	b.n	800f20c <dir_read+0xa4>
		if (res != FR_OK) break;
 800f20a:	bf00      	nop
	}

	if (res != FR_OK) dp->sect = 0;		/* Terminate the read operation on error or EOT */
 800f20c:	7dfb      	ldrb	r3, [r7, #23]
 800f20e:	2b00      	cmp	r3, #0
 800f210:	d002      	beq.n	800f218 <dir_read+0xb0>
 800f212:	687b      	ldr	r3, [r7, #4]
 800f214:	2200      	movs	r2, #0
 800f216:	61da      	str	r2, [r3, #28]
	return res;
 800f218:	7dfb      	ldrb	r3, [r7, #23]
}
 800f21a:	4618      	mov	r0, r3
 800f21c:	3718      	adds	r7, #24
 800f21e:	46bd      	mov	sp, r7
 800f220:	bd80      	pop	{r7, pc}

0800f222 <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f222:	b580      	push	{r7, lr}
 800f224:	b086      	sub	sp, #24
 800f226:	af00      	add	r7, sp, #0
 800f228:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f22a:	687b      	ldr	r3, [r7, #4]
 800f22c:	681b      	ldr	r3, [r3, #0]
 800f22e:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f230:	2100      	movs	r1, #0
 800f232:	6878      	ldr	r0, [r7, #4]
 800f234:	f7ff fdd2 	bl	800eddc <dir_sdi>
 800f238:	4603      	mov	r3, r0
 800f23a:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f23c:	7dfb      	ldrb	r3, [r7, #23]
 800f23e:	2b00      	cmp	r3, #0
 800f240:	d001      	beq.n	800f246 <dir_find+0x24>
 800f242:	7dfb      	ldrb	r3, [r7, #23]
 800f244:	e03e      	b.n	800f2c4 <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f246:	687b      	ldr	r3, [r7, #4]
 800f248:	69db      	ldr	r3, [r3, #28]
 800f24a:	4619      	mov	r1, r3
 800f24c:	6938      	ldr	r0, [r7, #16]
 800f24e:	f7ff fa45 	bl	800e6dc <move_window>
 800f252:	4603      	mov	r3, r0
 800f254:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f256:	7dfb      	ldrb	r3, [r7, #23]
 800f258:	2b00      	cmp	r3, #0
 800f25a:	d12f      	bne.n	800f2bc <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f25c:	687b      	ldr	r3, [r7, #4]
 800f25e:	6a1b      	ldr	r3, [r3, #32]
 800f260:	781b      	ldrb	r3, [r3, #0]
 800f262:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f264:	7bfb      	ldrb	r3, [r7, #15]
 800f266:	2b00      	cmp	r3, #0
 800f268:	d102      	bne.n	800f270 <dir_find+0x4e>
 800f26a:	2304      	movs	r3, #4
 800f26c:	75fb      	strb	r3, [r7, #23]
 800f26e:	e028      	b.n	800f2c2 <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f270:	687b      	ldr	r3, [r7, #4]
 800f272:	6a1b      	ldr	r3, [r3, #32]
 800f274:	330b      	adds	r3, #11
 800f276:	781b      	ldrb	r3, [r3, #0]
 800f278:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800f27c:	b2da      	uxtb	r2, r3
 800f27e:	687b      	ldr	r3, [r7, #4]
 800f280:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f282:	687b      	ldr	r3, [r7, #4]
 800f284:	6a1b      	ldr	r3, [r3, #32]
 800f286:	330b      	adds	r3, #11
 800f288:	781b      	ldrb	r3, [r3, #0]
 800f28a:	f003 0308 	and.w	r3, r3, #8
 800f28e:	2b00      	cmp	r3, #0
 800f290:	d10a      	bne.n	800f2a8 <dir_find+0x86>
 800f292:	687b      	ldr	r3, [r7, #4]
 800f294:	6a18      	ldr	r0, [r3, #32]
 800f296:	687b      	ldr	r3, [r7, #4]
 800f298:	3324      	adds	r3, #36	; 0x24
 800f29a:	220b      	movs	r2, #11
 800f29c:	4619      	mov	r1, r3
 800f29e:	f7fe fff9 	bl	800e294 <mem_cmp>
 800f2a2:	4603      	mov	r3, r0
 800f2a4:	2b00      	cmp	r3, #0
 800f2a6:	d00b      	beq.n	800f2c0 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f2a8:	2100      	movs	r1, #0
 800f2aa:	6878      	ldr	r0, [r7, #4]
 800f2ac:	f7ff fe11 	bl	800eed2 <dir_next>
 800f2b0:	4603      	mov	r3, r0
 800f2b2:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f2b4:	7dfb      	ldrb	r3, [r7, #23]
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d0c5      	beq.n	800f246 <dir_find+0x24>
 800f2ba:	e002      	b.n	800f2c2 <dir_find+0xa0>
		if (res != FR_OK) break;
 800f2bc:	bf00      	nop
 800f2be:	e000      	b.n	800f2c2 <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f2c0:	bf00      	nop

	return res;
 800f2c2:	7dfb      	ldrb	r3, [r7, #23]
}
 800f2c4:	4618      	mov	r0, r3
 800f2c6:	3718      	adds	r7, #24
 800f2c8:	46bd      	mov	sp, r7
 800f2ca:	bd80      	pop	{r7, pc}

0800f2cc <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f2cc:	b580      	push	{r7, lr}
 800f2ce:	b084      	sub	sp, #16
 800f2d0:	af00      	add	r7, sp, #0
 800f2d2:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f2d4:	687b      	ldr	r3, [r7, #4]
 800f2d6:	681b      	ldr	r3, [r3, #0]
 800f2d8:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f2da:	2101      	movs	r1, #1
 800f2dc:	6878      	ldr	r0, [r7, #4]
 800f2de:	f7ff febd 	bl	800f05c <dir_alloc>
 800f2e2:	4603      	mov	r3, r0
 800f2e4:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f2e6:	7bfb      	ldrb	r3, [r7, #15]
 800f2e8:	2b00      	cmp	r3, #0
 800f2ea:	d11c      	bne.n	800f326 <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f2ec:	687b      	ldr	r3, [r7, #4]
 800f2ee:	69db      	ldr	r3, [r3, #28]
 800f2f0:	4619      	mov	r1, r3
 800f2f2:	68b8      	ldr	r0, [r7, #8]
 800f2f4:	f7ff f9f2 	bl	800e6dc <move_window>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f2fc:	7bfb      	ldrb	r3, [r7, #15]
 800f2fe:	2b00      	cmp	r3, #0
 800f300:	d111      	bne.n	800f326 <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f302:	687b      	ldr	r3, [r7, #4]
 800f304:	6a1b      	ldr	r3, [r3, #32]
 800f306:	2220      	movs	r2, #32
 800f308:	2100      	movs	r1, #0
 800f30a:	4618      	mov	r0, r3
 800f30c:	f7fe ffa7 	bl	800e25e <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f310:	687b      	ldr	r3, [r7, #4]
 800f312:	6a18      	ldr	r0, [r3, #32]
 800f314:	687b      	ldr	r3, [r7, #4]
 800f316:	3324      	adds	r3, #36	; 0x24
 800f318:	220b      	movs	r2, #11
 800f31a:	4619      	mov	r1, r3
 800f31c:	f7fe ff7e 	bl	800e21c <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f320:	68bb      	ldr	r3, [r7, #8]
 800f322:	2201      	movs	r2, #1
 800f324:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f326:	7bfb      	ldrb	r3, [r7, #15]
}
 800f328:	4618      	mov	r0, r3
 800f32a:	3710      	adds	r7, #16
 800f32c:	46bd      	mov	sp, r7
 800f32e:	bd80      	pop	{r7, pc}

0800f330 <get_fileinfo>:
static
void get_fileinfo (		/* No return code */
	DIR* dp,			/* Pointer to the directory object */
	FILINFO* fno	 	/* Pointer to the file information to be filled */
)
{
 800f330:	b580      	push	{r7, lr}
 800f332:	b086      	sub	sp, #24
 800f334:	af00      	add	r7, sp, #0
 800f336:	6078      	str	r0, [r7, #4]
 800f338:	6039      	str	r1, [r7, #0]
	WCHAR w, lfv;
	FATFS *fs = dp->obj.fs;
#endif


	fno->fname[0] = 0;		/* Invaidate file info */
 800f33a:	683b      	ldr	r3, [r7, #0]
 800f33c:	2200      	movs	r2, #0
 800f33e:	725a      	strb	r2, [r3, #9]
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f340:	687b      	ldr	r3, [r7, #4]
 800f342:	69db      	ldr	r3, [r3, #28]
 800f344:	2b00      	cmp	r3, #0
 800f346:	d04e      	beq.n	800f3e6 <get_fileinfo+0xb6>
		if (!dp->dir[DIR_NTres]) j = 0;	/* Altname is no longer needed if neither LFN nor case info is exist. */
	}
	fno->altname[j] = 0;	/* Terminate the SFN */

#else	/* Non-LFN configuration */
	i = j = 0;
 800f348:	2300      	movs	r3, #0
 800f34a:	613b      	str	r3, [r7, #16]
 800f34c:	693b      	ldr	r3, [r7, #16]
 800f34e:	617b      	str	r3, [r7, #20]
	while (i < 11) {		/* Copy name body and extension */
 800f350:	e021      	b.n	800f396 <get_fileinfo+0x66>
		c = (TCHAR)dp->dir[i++];
 800f352:	687b      	ldr	r3, [r7, #4]
 800f354:	6a1a      	ldr	r2, [r3, #32]
 800f356:	697b      	ldr	r3, [r7, #20]
 800f358:	1c59      	adds	r1, r3, #1
 800f35a:	6179      	str	r1, [r7, #20]
 800f35c:	4413      	add	r3, r2
 800f35e:	781b      	ldrb	r3, [r3, #0]
 800f360:	73fb      	strb	r3, [r7, #15]
		if (c == ' ') continue;				/* Skip padding spaces */
 800f362:	7bfb      	ldrb	r3, [r7, #15]
 800f364:	2b20      	cmp	r3, #32
 800f366:	d100      	bne.n	800f36a <get_fileinfo+0x3a>
 800f368:	e015      	b.n	800f396 <get_fileinfo+0x66>
		if (c == RDDEM) c = (TCHAR)DDEM;	/* Restore replaced DDEM character */
 800f36a:	7bfb      	ldrb	r3, [r7, #15]
 800f36c:	2b05      	cmp	r3, #5
 800f36e:	d101      	bne.n	800f374 <get_fileinfo+0x44>
 800f370:	23e5      	movs	r3, #229	; 0xe5
 800f372:	73fb      	strb	r3, [r7, #15]
		if (i == 9) fno->fname[j++] = '.';	/* Insert a . if extension is exist */
 800f374:	697b      	ldr	r3, [r7, #20]
 800f376:	2b09      	cmp	r3, #9
 800f378:	d106      	bne.n	800f388 <get_fileinfo+0x58>
 800f37a:	693b      	ldr	r3, [r7, #16]
 800f37c:	1c5a      	adds	r2, r3, #1
 800f37e:	613a      	str	r2, [r7, #16]
 800f380:	683a      	ldr	r2, [r7, #0]
 800f382:	4413      	add	r3, r2
 800f384:	222e      	movs	r2, #46	; 0x2e
 800f386:	725a      	strb	r2, [r3, #9]
		fno->fname[j++] = c;
 800f388:	693b      	ldr	r3, [r7, #16]
 800f38a:	1c5a      	adds	r2, r3, #1
 800f38c:	613a      	str	r2, [r7, #16]
 800f38e:	683a      	ldr	r2, [r7, #0]
 800f390:	4413      	add	r3, r2
 800f392:	7bfa      	ldrb	r2, [r7, #15]
 800f394:	725a      	strb	r2, [r3, #9]
	while (i < 11) {		/* Copy name body and extension */
 800f396:	697b      	ldr	r3, [r7, #20]
 800f398:	2b0a      	cmp	r3, #10
 800f39a:	d9da      	bls.n	800f352 <get_fileinfo+0x22>
	}
	fno->fname[j] = 0;
 800f39c:	683a      	ldr	r2, [r7, #0]
 800f39e:	693b      	ldr	r3, [r7, #16]
 800f3a0:	4413      	add	r3, r2
 800f3a2:	3309      	adds	r3, #9
 800f3a4:	2200      	movs	r2, #0
 800f3a6:	701a      	strb	r2, [r3, #0]
#endif

	fno->fattrib = dp->dir[DIR_Attr];				/* Attribute */
 800f3a8:	687b      	ldr	r3, [r7, #4]
 800f3aa:	6a1b      	ldr	r3, [r3, #32]
 800f3ac:	7ada      	ldrb	r2, [r3, #11]
 800f3ae:	683b      	ldr	r3, [r7, #0]
 800f3b0:	721a      	strb	r2, [r3, #8]
	fno->fsize = ld_dword(dp->dir + DIR_FileSize);	/* Size */
 800f3b2:	687b      	ldr	r3, [r7, #4]
 800f3b4:	6a1b      	ldr	r3, [r3, #32]
 800f3b6:	331c      	adds	r3, #28
 800f3b8:	4618      	mov	r0, r3
 800f3ba:	f7fe fec5 	bl	800e148 <ld_dword>
 800f3be:	4602      	mov	r2, r0
 800f3c0:	683b      	ldr	r3, [r7, #0]
 800f3c2:	601a      	str	r2, [r3, #0]
	tm = ld_dword(dp->dir + DIR_ModTime);			/* Timestamp */
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	6a1b      	ldr	r3, [r3, #32]
 800f3c8:	3316      	adds	r3, #22
 800f3ca:	4618      	mov	r0, r3
 800f3cc:	f7fe febc 	bl	800e148 <ld_dword>
 800f3d0:	60b8      	str	r0, [r7, #8]
	fno->ftime = (WORD)tm; fno->fdate = (WORD)(tm >> 16);
 800f3d2:	68bb      	ldr	r3, [r7, #8]
 800f3d4:	b29a      	uxth	r2, r3
 800f3d6:	683b      	ldr	r3, [r7, #0]
 800f3d8:	80da      	strh	r2, [r3, #6]
 800f3da:	68bb      	ldr	r3, [r7, #8]
 800f3dc:	0c1b      	lsrs	r3, r3, #16
 800f3de:	b29a      	uxth	r2, r3
 800f3e0:	683b      	ldr	r3, [r7, #0]
 800f3e2:	809a      	strh	r2, [r3, #4]
 800f3e4:	e000      	b.n	800f3e8 <get_fileinfo+0xb8>
	if (!dp->sect) return;	/* Exit if read pointer has reached end of directory */
 800f3e6:	bf00      	nop
}
 800f3e8:	3718      	adds	r7, #24
 800f3ea:	46bd      	mov	sp, r7
 800f3ec:	bd80      	pop	{r7, pc}
	...

0800f3f0 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f3f0:	b580      	push	{r7, lr}
 800f3f2:	b088      	sub	sp, #32
 800f3f4:	af00      	add	r7, sp, #0
 800f3f6:	6078      	str	r0, [r7, #4]
 800f3f8:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800f3fa:	683b      	ldr	r3, [r7, #0]
 800f3fc:	681b      	ldr	r3, [r3, #0]
 800f3fe:	60fb      	str	r3, [r7, #12]
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	3324      	adds	r3, #36	; 0x24
 800f404:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800f406:	220b      	movs	r2, #11
 800f408:	2120      	movs	r1, #32
 800f40a:	68b8      	ldr	r0, [r7, #8]
 800f40c:	f7fe ff27 	bl	800e25e <mem_set>
	si = i = 0; ni = 8;
 800f410:	2300      	movs	r3, #0
 800f412:	613b      	str	r3, [r7, #16]
 800f414:	693b      	ldr	r3, [r7, #16]
 800f416:	61fb      	str	r3, [r7, #28]
 800f418:	2308      	movs	r3, #8
 800f41a:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800f41c:	69fb      	ldr	r3, [r7, #28]
 800f41e:	1c5a      	adds	r2, r3, #1
 800f420:	61fa      	str	r2, [r7, #28]
 800f422:	68fa      	ldr	r2, [r7, #12]
 800f424:	4413      	add	r3, r2
 800f426:	781b      	ldrb	r3, [r3, #0]
 800f428:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f42a:	7efb      	ldrb	r3, [r7, #27]
 800f42c:	2b20      	cmp	r3, #32
 800f42e:	d94e      	bls.n	800f4ce <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800f430:	7efb      	ldrb	r3, [r7, #27]
 800f432:	2b2f      	cmp	r3, #47	; 0x2f
 800f434:	d006      	beq.n	800f444 <create_name+0x54>
 800f436:	7efb      	ldrb	r3, [r7, #27]
 800f438:	2b5c      	cmp	r3, #92	; 0x5c
 800f43a:	d110      	bne.n	800f45e <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f43c:	e002      	b.n	800f444 <create_name+0x54>
 800f43e:	69fb      	ldr	r3, [r7, #28]
 800f440:	3301      	adds	r3, #1
 800f442:	61fb      	str	r3, [r7, #28]
 800f444:	68fa      	ldr	r2, [r7, #12]
 800f446:	69fb      	ldr	r3, [r7, #28]
 800f448:	4413      	add	r3, r2
 800f44a:	781b      	ldrb	r3, [r3, #0]
 800f44c:	2b2f      	cmp	r3, #47	; 0x2f
 800f44e:	d0f6      	beq.n	800f43e <create_name+0x4e>
 800f450:	68fa      	ldr	r2, [r7, #12]
 800f452:	69fb      	ldr	r3, [r7, #28]
 800f454:	4413      	add	r3, r2
 800f456:	781b      	ldrb	r3, [r3, #0]
 800f458:	2b5c      	cmp	r3, #92	; 0x5c
 800f45a:	d0f0      	beq.n	800f43e <create_name+0x4e>
			break;
 800f45c:	e038      	b.n	800f4d0 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800f45e:	7efb      	ldrb	r3, [r7, #27]
 800f460:	2b2e      	cmp	r3, #46	; 0x2e
 800f462:	d003      	beq.n	800f46c <create_name+0x7c>
 800f464:	693a      	ldr	r2, [r7, #16]
 800f466:	697b      	ldr	r3, [r7, #20]
 800f468:	429a      	cmp	r2, r3
 800f46a:	d30c      	bcc.n	800f486 <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800f46c:	697b      	ldr	r3, [r7, #20]
 800f46e:	2b0b      	cmp	r3, #11
 800f470:	d002      	beq.n	800f478 <create_name+0x88>
 800f472:	7efb      	ldrb	r3, [r7, #27]
 800f474:	2b2e      	cmp	r3, #46	; 0x2e
 800f476:	d001      	beq.n	800f47c <create_name+0x8c>
 800f478:	2306      	movs	r3, #6
 800f47a:	e044      	b.n	800f506 <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800f47c:	2308      	movs	r3, #8
 800f47e:	613b      	str	r3, [r7, #16]
 800f480:	230b      	movs	r3, #11
 800f482:	617b      	str	r3, [r7, #20]
			continue;
 800f484:	e022      	b.n	800f4cc <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800f486:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f48a:	2b00      	cmp	r3, #0
 800f48c:	da04      	bge.n	800f498 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800f48e:	7efb      	ldrb	r3, [r7, #27]
 800f490:	3b80      	subs	r3, #128	; 0x80
 800f492:	4a1f      	ldr	r2, [pc, #124]	; (800f510 <create_name+0x120>)
 800f494:	5cd3      	ldrb	r3, [r2, r3]
 800f496:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800f498:	7efb      	ldrb	r3, [r7, #27]
 800f49a:	4619      	mov	r1, r3
 800f49c:	481d      	ldr	r0, [pc, #116]	; (800f514 <create_name+0x124>)
 800f49e:	f7fe ff20 	bl	800e2e2 <chk_chr>
 800f4a2:	4603      	mov	r3, r0
 800f4a4:	2b00      	cmp	r3, #0
 800f4a6:	d001      	beq.n	800f4ac <create_name+0xbc>
 800f4a8:	2306      	movs	r3, #6
 800f4aa:	e02c      	b.n	800f506 <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800f4ac:	7efb      	ldrb	r3, [r7, #27]
 800f4ae:	2b60      	cmp	r3, #96	; 0x60
 800f4b0:	d905      	bls.n	800f4be <create_name+0xce>
 800f4b2:	7efb      	ldrb	r3, [r7, #27]
 800f4b4:	2b7a      	cmp	r3, #122	; 0x7a
 800f4b6:	d802      	bhi.n	800f4be <create_name+0xce>
 800f4b8:	7efb      	ldrb	r3, [r7, #27]
 800f4ba:	3b20      	subs	r3, #32
 800f4bc:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800f4be:	693b      	ldr	r3, [r7, #16]
 800f4c0:	1c5a      	adds	r2, r3, #1
 800f4c2:	613a      	str	r2, [r7, #16]
 800f4c4:	68ba      	ldr	r2, [r7, #8]
 800f4c6:	4413      	add	r3, r2
 800f4c8:	7efa      	ldrb	r2, [r7, #27]
 800f4ca:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800f4cc:	e7a6      	b.n	800f41c <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f4ce:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800f4d0:	68fa      	ldr	r2, [r7, #12]
 800f4d2:	69fb      	ldr	r3, [r7, #28]
 800f4d4:	441a      	add	r2, r3
 800f4d6:	683b      	ldr	r3, [r7, #0]
 800f4d8:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800f4da:	693b      	ldr	r3, [r7, #16]
 800f4dc:	2b00      	cmp	r3, #0
 800f4de:	d101      	bne.n	800f4e4 <create_name+0xf4>
 800f4e0:	2306      	movs	r3, #6
 800f4e2:	e010      	b.n	800f506 <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f4e4:	68bb      	ldr	r3, [r7, #8]
 800f4e6:	781b      	ldrb	r3, [r3, #0]
 800f4e8:	2be5      	cmp	r3, #229	; 0xe5
 800f4ea:	d102      	bne.n	800f4f2 <create_name+0x102>
 800f4ec:	68bb      	ldr	r3, [r7, #8]
 800f4ee:	2205      	movs	r2, #5
 800f4f0:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f4f2:	7efb      	ldrb	r3, [r7, #27]
 800f4f4:	2b20      	cmp	r3, #32
 800f4f6:	d801      	bhi.n	800f4fc <create_name+0x10c>
 800f4f8:	2204      	movs	r2, #4
 800f4fa:	e000      	b.n	800f4fe <create_name+0x10e>
 800f4fc:	2200      	movs	r2, #0
 800f4fe:	68bb      	ldr	r3, [r7, #8]
 800f500:	330b      	adds	r3, #11
 800f502:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800f504:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800f506:	4618      	mov	r0, r3
 800f508:	3720      	adds	r7, #32
 800f50a:	46bd      	mov	sp, r7
 800f50c:	bd80      	pop	{r7, pc}
 800f50e:	bf00      	nop
 800f510:	0801c900 	.word	0x0801c900
 800f514:	0801c758 	.word	0x0801c758

0800f518 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f518:	b580      	push	{r7, lr}
 800f51a:	b086      	sub	sp, #24
 800f51c:	af00      	add	r7, sp, #0
 800f51e:	6078      	str	r0, [r7, #4]
 800f520:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f522:	687b      	ldr	r3, [r7, #4]
 800f524:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f526:	693b      	ldr	r3, [r7, #16]
 800f528:	681b      	ldr	r3, [r3, #0]
 800f52a:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f52c:	e002      	b.n	800f534 <follow_path+0x1c>
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	3301      	adds	r3, #1
 800f532:	603b      	str	r3, [r7, #0]
 800f534:	683b      	ldr	r3, [r7, #0]
 800f536:	781b      	ldrb	r3, [r3, #0]
 800f538:	2b2f      	cmp	r3, #47	; 0x2f
 800f53a:	d0f8      	beq.n	800f52e <follow_path+0x16>
 800f53c:	683b      	ldr	r3, [r7, #0]
 800f53e:	781b      	ldrb	r3, [r3, #0]
 800f540:	2b5c      	cmp	r3, #92	; 0x5c
 800f542:	d0f4      	beq.n	800f52e <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f544:	693b      	ldr	r3, [r7, #16]
 800f546:	2200      	movs	r2, #0
 800f548:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f54a:	683b      	ldr	r3, [r7, #0]
 800f54c:	781b      	ldrb	r3, [r3, #0]
 800f54e:	2b1f      	cmp	r3, #31
 800f550:	d80a      	bhi.n	800f568 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f552:	687b      	ldr	r3, [r7, #4]
 800f554:	2280      	movs	r2, #128	; 0x80
 800f556:	f883 202f 	strb.w	r2, [r3, #47]	; 0x2f
		res = dir_sdi(dp, 0);
 800f55a:	2100      	movs	r1, #0
 800f55c:	6878      	ldr	r0, [r7, #4]
 800f55e:	f7ff fc3d 	bl	800eddc <dir_sdi>
 800f562:	4603      	mov	r3, r0
 800f564:	75fb      	strb	r3, [r7, #23]
 800f566:	e043      	b.n	800f5f0 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f568:	463b      	mov	r3, r7
 800f56a:	4619      	mov	r1, r3
 800f56c:	6878      	ldr	r0, [r7, #4]
 800f56e:	f7ff ff3f 	bl	800f3f0 <create_name>
 800f572:	4603      	mov	r3, r0
 800f574:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f576:	7dfb      	ldrb	r3, [r7, #23]
 800f578:	2b00      	cmp	r3, #0
 800f57a:	d134      	bne.n	800f5e6 <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f57c:	6878      	ldr	r0, [r7, #4]
 800f57e:	f7ff fe50 	bl	800f222 <dir_find>
 800f582:	4603      	mov	r3, r0
 800f584:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f586:	687b      	ldr	r3, [r7, #4]
 800f588:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 800f58c:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f58e:	7dfb      	ldrb	r3, [r7, #23]
 800f590:	2b00      	cmp	r3, #0
 800f592:	d00a      	beq.n	800f5aa <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f594:	7dfb      	ldrb	r3, [r7, #23]
 800f596:	2b04      	cmp	r3, #4
 800f598:	d127      	bne.n	800f5ea <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f59a:	7afb      	ldrb	r3, [r7, #11]
 800f59c:	f003 0304 	and.w	r3, r3, #4
 800f5a0:	2b00      	cmp	r3, #0
 800f5a2:	d122      	bne.n	800f5ea <follow_path+0xd2>
 800f5a4:	2305      	movs	r3, #5
 800f5a6:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f5a8:	e01f      	b.n	800f5ea <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f5aa:	7afb      	ldrb	r3, [r7, #11]
 800f5ac:	f003 0304 	and.w	r3, r3, #4
 800f5b0:	2b00      	cmp	r3, #0
 800f5b2:	d11c      	bne.n	800f5ee <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f5b4:	693b      	ldr	r3, [r7, #16]
 800f5b6:	799b      	ldrb	r3, [r3, #6]
 800f5b8:	f003 0310 	and.w	r3, r3, #16
 800f5bc:	2b00      	cmp	r3, #0
 800f5be:	d102      	bne.n	800f5c6 <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f5c0:	2305      	movs	r3, #5
 800f5c2:	75fb      	strb	r3, [r7, #23]
 800f5c4:	e014      	b.n	800f5f0 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f5c6:	68fb      	ldr	r3, [r7, #12]
 800f5c8:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f5cc:	687b      	ldr	r3, [r7, #4]
 800f5ce:	695b      	ldr	r3, [r3, #20]
 800f5d0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f5d4:	4413      	add	r3, r2
 800f5d6:	4619      	mov	r1, r3
 800f5d8:	68f8      	ldr	r0, [r7, #12]
 800f5da:	f7ff fd86 	bl	800f0ea <ld_clust>
 800f5de:	4602      	mov	r2, r0
 800f5e0:	693b      	ldr	r3, [r7, #16]
 800f5e2:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f5e4:	e7c0      	b.n	800f568 <follow_path+0x50>
			if (res != FR_OK) break;
 800f5e6:	bf00      	nop
 800f5e8:	e002      	b.n	800f5f0 <follow_path+0xd8>
				break;
 800f5ea:	bf00      	nop
 800f5ec:	e000      	b.n	800f5f0 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f5ee:	bf00      	nop
			}
		}
	}

	return res;
 800f5f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800f5f2:	4618      	mov	r0, r3
 800f5f4:	3718      	adds	r7, #24
 800f5f6:	46bd      	mov	sp, r7
 800f5f8:	bd80      	pop	{r7, pc}

0800f5fa <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f5fa:	b480      	push	{r7}
 800f5fc:	b087      	sub	sp, #28
 800f5fe:	af00      	add	r7, sp, #0
 800f600:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f602:	f04f 33ff 	mov.w	r3, #4294967295
 800f606:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f608:	687b      	ldr	r3, [r7, #4]
 800f60a:	681b      	ldr	r3, [r3, #0]
 800f60c:	2b00      	cmp	r3, #0
 800f60e:	d031      	beq.n	800f674 <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f610:	687b      	ldr	r3, [r7, #4]
 800f612:	681b      	ldr	r3, [r3, #0]
 800f614:	617b      	str	r3, [r7, #20]
 800f616:	e002      	b.n	800f61e <get_ldnumber+0x24>
 800f618:	697b      	ldr	r3, [r7, #20]
 800f61a:	3301      	adds	r3, #1
 800f61c:	617b      	str	r3, [r7, #20]
 800f61e:	697b      	ldr	r3, [r7, #20]
 800f620:	781b      	ldrb	r3, [r3, #0]
 800f622:	2b20      	cmp	r3, #32
 800f624:	d903      	bls.n	800f62e <get_ldnumber+0x34>
 800f626:	697b      	ldr	r3, [r7, #20]
 800f628:	781b      	ldrb	r3, [r3, #0]
 800f62a:	2b3a      	cmp	r3, #58	; 0x3a
 800f62c:	d1f4      	bne.n	800f618 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f62e:	697b      	ldr	r3, [r7, #20]
 800f630:	781b      	ldrb	r3, [r3, #0]
 800f632:	2b3a      	cmp	r3, #58	; 0x3a
 800f634:	d11c      	bne.n	800f670 <get_ldnumber+0x76>
			tp = *path;
 800f636:	687b      	ldr	r3, [r7, #4]
 800f638:	681b      	ldr	r3, [r3, #0]
 800f63a:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f63c:	68fb      	ldr	r3, [r7, #12]
 800f63e:	1c5a      	adds	r2, r3, #1
 800f640:	60fa      	str	r2, [r7, #12]
 800f642:	781b      	ldrb	r3, [r3, #0]
 800f644:	3b30      	subs	r3, #48	; 0x30
 800f646:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f648:	68bb      	ldr	r3, [r7, #8]
 800f64a:	2b09      	cmp	r3, #9
 800f64c:	d80e      	bhi.n	800f66c <get_ldnumber+0x72>
 800f64e:	68fa      	ldr	r2, [r7, #12]
 800f650:	697b      	ldr	r3, [r7, #20]
 800f652:	429a      	cmp	r2, r3
 800f654:	d10a      	bne.n	800f66c <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f656:	68bb      	ldr	r3, [r7, #8]
 800f658:	2b00      	cmp	r3, #0
 800f65a:	d107      	bne.n	800f66c <get_ldnumber+0x72>
					vol = (int)i;
 800f65c:	68bb      	ldr	r3, [r7, #8]
 800f65e:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f660:	697b      	ldr	r3, [r7, #20]
 800f662:	3301      	adds	r3, #1
 800f664:	617b      	str	r3, [r7, #20]
 800f666:	687b      	ldr	r3, [r7, #4]
 800f668:	697a      	ldr	r2, [r7, #20]
 800f66a:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f66c:	693b      	ldr	r3, [r7, #16]
 800f66e:	e002      	b.n	800f676 <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f670:	2300      	movs	r3, #0
 800f672:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f674:	693b      	ldr	r3, [r7, #16]
}
 800f676:	4618      	mov	r0, r3
 800f678:	371c      	adds	r7, #28
 800f67a:	46bd      	mov	sp, r7
 800f67c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f680:	4770      	bx	lr
	...

0800f684 <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f684:	b580      	push	{r7, lr}
 800f686:	b082      	sub	sp, #8
 800f688:	af00      	add	r7, sp, #0
 800f68a:	6078      	str	r0, [r7, #4]
 800f68c:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f68e:	687b      	ldr	r3, [r7, #4]
 800f690:	2200      	movs	r2, #0
 800f692:	70da      	strb	r2, [r3, #3]
 800f694:	687b      	ldr	r3, [r7, #4]
 800f696:	f04f 32ff 	mov.w	r2, #4294967295
 800f69a:	631a      	str	r2, [r3, #48]	; 0x30
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f69c:	6839      	ldr	r1, [r7, #0]
 800f69e:	6878      	ldr	r0, [r7, #4]
 800f6a0:	f7ff f81c 	bl	800e6dc <move_window>
 800f6a4:	4603      	mov	r3, r0
 800f6a6:	2b00      	cmp	r3, #0
 800f6a8:	d001      	beq.n	800f6ae <check_fs+0x2a>
 800f6aa:	2304      	movs	r3, #4
 800f6ac:	e038      	b.n	800f720 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f6ae:	687b      	ldr	r3, [r7, #4]
 800f6b0:	3334      	adds	r3, #52	; 0x34
 800f6b2:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800f6b6:	4618      	mov	r0, r3
 800f6b8:	f7fe fd2e 	bl	800e118 <ld_word>
 800f6bc:	4603      	mov	r3, r0
 800f6be:	461a      	mov	r2, r3
 800f6c0:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800f6c4:	429a      	cmp	r2, r3
 800f6c6:	d001      	beq.n	800f6cc <check_fs+0x48>
 800f6c8:	2303      	movs	r3, #3
 800f6ca:	e029      	b.n	800f720 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f6cc:	687b      	ldr	r3, [r7, #4]
 800f6ce:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f6d2:	2be9      	cmp	r3, #233	; 0xe9
 800f6d4:	d009      	beq.n	800f6ea <check_fs+0x66>
 800f6d6:	687b      	ldr	r3, [r7, #4]
 800f6d8:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 800f6dc:	2beb      	cmp	r3, #235	; 0xeb
 800f6de:	d11e      	bne.n	800f71e <check_fs+0x9a>
 800f6e0:	687b      	ldr	r3, [r7, #4]
 800f6e2:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 800f6e6:	2b90      	cmp	r3, #144	; 0x90
 800f6e8:	d119      	bne.n	800f71e <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f6ea:	687b      	ldr	r3, [r7, #4]
 800f6ec:	3334      	adds	r3, #52	; 0x34
 800f6ee:	3336      	adds	r3, #54	; 0x36
 800f6f0:	4618      	mov	r0, r3
 800f6f2:	f7fe fd29 	bl	800e148 <ld_dword>
 800f6f6:	4603      	mov	r3, r0
 800f6f8:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
 800f6fc:	4a0a      	ldr	r2, [pc, #40]	; (800f728 <check_fs+0xa4>)
 800f6fe:	4293      	cmp	r3, r2
 800f700:	d101      	bne.n	800f706 <check_fs+0x82>
 800f702:	2300      	movs	r3, #0
 800f704:	e00c      	b.n	800f720 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f706:	687b      	ldr	r3, [r7, #4]
 800f708:	3334      	adds	r3, #52	; 0x34
 800f70a:	3352      	adds	r3, #82	; 0x52
 800f70c:	4618      	mov	r0, r3
 800f70e:	f7fe fd1b 	bl	800e148 <ld_dword>
 800f712:	4603      	mov	r3, r0
 800f714:	4a05      	ldr	r2, [pc, #20]	; (800f72c <check_fs+0xa8>)
 800f716:	4293      	cmp	r3, r2
 800f718:	d101      	bne.n	800f71e <check_fs+0x9a>
 800f71a:	2300      	movs	r3, #0
 800f71c:	e000      	b.n	800f720 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f71e:	2302      	movs	r3, #2
}
 800f720:	4618      	mov	r0, r3
 800f722:	3708      	adds	r7, #8
 800f724:	46bd      	mov	sp, r7
 800f726:	bd80      	pop	{r7, pc}
 800f728:	00544146 	.word	0x00544146
 800f72c:	33544146 	.word	0x33544146

0800f730 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f730:	b580      	push	{r7, lr}
 800f732:	b096      	sub	sp, #88	; 0x58
 800f734:	af00      	add	r7, sp, #0
 800f736:	60f8      	str	r0, [r7, #12]
 800f738:	60b9      	str	r1, [r7, #8]
 800f73a:	4613      	mov	r3, r2
 800f73c:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f73e:	68bb      	ldr	r3, [r7, #8]
 800f740:	2200      	movs	r2, #0
 800f742:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f744:	68f8      	ldr	r0, [r7, #12]
 800f746:	f7ff ff58 	bl	800f5fa <get_ldnumber>
 800f74a:	63f8      	str	r0, [r7, #60]	; 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f74c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f74e:	2b00      	cmp	r3, #0
 800f750:	da01      	bge.n	800f756 <find_volume+0x26>
 800f752:	230b      	movs	r3, #11
 800f754:	e236      	b.n	800fbc4 <find_volume+0x494>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f756:	4aac      	ldr	r2, [pc, #688]	; (800fa08 <find_volume+0x2d8>)
 800f758:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f75a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f75e:	63bb      	str	r3, [r7, #56]	; 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f760:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f762:	2b00      	cmp	r3, #0
 800f764:	d101      	bne.n	800f76a <find_volume+0x3a>
 800f766:	230c      	movs	r3, #12
 800f768:	e22c      	b.n	800fbc4 <find_volume+0x494>

	ENTER_FF(fs);						/* Lock the volume */
 800f76a:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f76c:	f7fe fdd4 	bl	800e318 <lock_fs>
 800f770:	4603      	mov	r3, r0
 800f772:	2b00      	cmp	r3, #0
 800f774:	d101      	bne.n	800f77a <find_volume+0x4a>
 800f776:	230f      	movs	r3, #15
 800f778:	e224      	b.n	800fbc4 <find_volume+0x494>
	*rfs = fs;							/* Return pointer to the file system object */
 800f77a:	68bb      	ldr	r3, [r7, #8]
 800f77c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f77e:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f780:	79fb      	ldrb	r3, [r7, #7]
 800f782:	f023 0301 	bic.w	r3, r3, #1
 800f786:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f788:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f78a:	781b      	ldrb	r3, [r3, #0]
 800f78c:	2b00      	cmp	r3, #0
 800f78e:	d01a      	beq.n	800f7c6 <find_volume+0x96>
		stat = disk_status(fs->drv);
 800f790:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f792:	785b      	ldrb	r3, [r3, #1]
 800f794:	4618      	mov	r0, r3
 800f796:	f7fe fc21 	bl	800dfdc <disk_status>
 800f79a:	4603      	mov	r3, r0
 800f79c:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f7a0:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f7a4:	f003 0301 	and.w	r3, r3, #1
 800f7a8:	2b00      	cmp	r3, #0
 800f7aa:	d10c      	bne.n	800f7c6 <find_volume+0x96>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f7ac:	79fb      	ldrb	r3, [r7, #7]
 800f7ae:	2b00      	cmp	r3, #0
 800f7b0:	d007      	beq.n	800f7c2 <find_volume+0x92>
 800f7b2:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f7b6:	f003 0304 	and.w	r3, r3, #4
 800f7ba:	2b00      	cmp	r3, #0
 800f7bc:	d001      	beq.n	800f7c2 <find_volume+0x92>
				return FR_WRITE_PROTECTED;
 800f7be:	230a      	movs	r3, #10
 800f7c0:	e200      	b.n	800fbc4 <find_volume+0x494>
			}
			return FR_OK;				/* The file system object is valid */
 800f7c2:	2300      	movs	r3, #0
 800f7c4:	e1fe      	b.n	800fbc4 <find_volume+0x494>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f7c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7c8:	2200      	movs	r2, #0
 800f7ca:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f7cc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800f7ce:	b2da      	uxtb	r2, r3
 800f7d0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7d2:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f7d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f7d6:	785b      	ldrb	r3, [r3, #1]
 800f7d8:	4618      	mov	r0, r3
 800f7da:	f7fe fc19 	bl	800e010 <disk_initialize>
 800f7de:	4603      	mov	r3, r0
 800f7e0:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f7e4:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f7e8:	f003 0301 	and.w	r3, r3, #1
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d001      	beq.n	800f7f4 <find_volume+0xc4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f7f0:	2303      	movs	r3, #3
 800f7f2:	e1e7      	b.n	800fbc4 <find_volume+0x494>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f7f4:	79fb      	ldrb	r3, [r7, #7]
 800f7f6:	2b00      	cmp	r3, #0
 800f7f8:	d007      	beq.n	800f80a <find_volume+0xda>
 800f7fa:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800f7fe:	f003 0304 	and.w	r3, r3, #4
 800f802:	2b00      	cmp	r3, #0
 800f804:	d001      	beq.n	800f80a <find_volume+0xda>
		return FR_WRITE_PROTECTED;
 800f806:	230a      	movs	r3, #10
 800f808:	e1dc      	b.n	800fbc4 <find_volume+0x494>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f80a:	2300      	movs	r3, #0
 800f80c:	653b      	str	r3, [r7, #80]	; 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f80e:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f810:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f812:	f7ff ff37 	bl	800f684 <check_fs>
 800f816:	4603      	mov	r3, r0
 800f818:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f81c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f820:	2b02      	cmp	r3, #2
 800f822:	d14b      	bne.n	800f8bc <find_volume+0x18c>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f824:	2300      	movs	r3, #0
 800f826:	643b      	str	r3, [r7, #64]	; 0x40
 800f828:	e01f      	b.n	800f86a <find_volume+0x13a>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f82a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f82c:	f103 0234 	add.w	r2, r3, #52	; 0x34
 800f830:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f832:	011b      	lsls	r3, r3, #4
 800f834:	f503 73df 	add.w	r3, r3, #446	; 0x1be
 800f838:	4413      	add	r3, r2
 800f83a:	633b      	str	r3, [r7, #48]	; 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f83c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f83e:	3304      	adds	r3, #4
 800f840:	781b      	ldrb	r3, [r3, #0]
 800f842:	2b00      	cmp	r3, #0
 800f844:	d006      	beq.n	800f854 <find_volume+0x124>
 800f846:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800f848:	3308      	adds	r3, #8
 800f84a:	4618      	mov	r0, r3
 800f84c:	f7fe fc7c 	bl	800e148 <ld_dword>
 800f850:	4602      	mov	r2, r0
 800f852:	e000      	b.n	800f856 <find_volume+0x126>
 800f854:	2200      	movs	r2, #0
 800f856:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f858:	009b      	lsls	r3, r3, #2
 800f85a:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800f85e:	440b      	add	r3, r1
 800f860:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f864:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f866:	3301      	adds	r3, #1
 800f868:	643b      	str	r3, [r7, #64]	; 0x40
 800f86a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f86c:	2b03      	cmp	r3, #3
 800f86e:	d9dc      	bls.n	800f82a <find_volume+0xfa>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f870:	2300      	movs	r3, #0
 800f872:	643b      	str	r3, [r7, #64]	; 0x40
		if (i) i--;
 800f874:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f876:	2b00      	cmp	r3, #0
 800f878:	d002      	beq.n	800f880 <find_volume+0x150>
 800f87a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f87c:	3b01      	subs	r3, #1
 800f87e:	643b      	str	r3, [r7, #64]	; 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f880:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f882:	009b      	lsls	r3, r3, #2
 800f884:	f107 0258 	add.w	r2, r7, #88	; 0x58
 800f888:	4413      	add	r3, r2
 800f88a:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f88e:	653b      	str	r3, [r7, #80]	; 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f890:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800f892:	2b00      	cmp	r3, #0
 800f894:	d005      	beq.n	800f8a2 <find_volume+0x172>
 800f896:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800f898:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800f89a:	f7ff fef3 	bl	800f684 <check_fs>
 800f89e:	4603      	mov	r3, r0
 800f8a0:	e000      	b.n	800f8a4 <find_volume+0x174>
 800f8a2:	2303      	movs	r3, #3
 800f8a4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f8a8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f8ac:	2b01      	cmp	r3, #1
 800f8ae:	d905      	bls.n	800f8bc <find_volume+0x18c>
 800f8b0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8b2:	3301      	adds	r3, #1
 800f8b4:	643b      	str	r3, [r7, #64]	; 0x40
 800f8b6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800f8b8:	2b03      	cmp	r3, #3
 800f8ba:	d9e1      	bls.n	800f880 <find_volume+0x150>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f8bc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f8c0:	2b04      	cmp	r3, #4
 800f8c2:	d101      	bne.n	800f8c8 <find_volume+0x198>
 800f8c4:	2301      	movs	r3, #1
 800f8c6:	e17d      	b.n	800fbc4 <find_volume+0x494>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f8c8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800f8cc:	2b01      	cmp	r3, #1
 800f8ce:	d901      	bls.n	800f8d4 <find_volume+0x1a4>
 800f8d0:	230d      	movs	r3, #13
 800f8d2:	e177      	b.n	800fbc4 <find_volume+0x494>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f8d4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8d6:	3334      	adds	r3, #52	; 0x34
 800f8d8:	330b      	adds	r3, #11
 800f8da:	4618      	mov	r0, r3
 800f8dc:	f7fe fc1c 	bl	800e118 <ld_word>
 800f8e0:	4603      	mov	r3, r0
 800f8e2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800f8e6:	d001      	beq.n	800f8ec <find_volume+0x1bc>
 800f8e8:	230d      	movs	r3, #13
 800f8ea:	e16b      	b.n	800fbc4 <find_volume+0x494>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f8ec:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f8ee:	3334      	adds	r3, #52	; 0x34
 800f8f0:	3316      	adds	r3, #22
 800f8f2:	4618      	mov	r0, r3
 800f8f4:	f7fe fc10 	bl	800e118 <ld_word>
 800f8f8:	4603      	mov	r3, r0
 800f8fa:	64fb      	str	r3, [r7, #76]	; 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f8fc:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d106      	bne.n	800f910 <find_volume+0x1e0>
 800f902:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f904:	3334      	adds	r3, #52	; 0x34
 800f906:	3324      	adds	r3, #36	; 0x24
 800f908:	4618      	mov	r0, r3
 800f90a:	f7fe fc1d 	bl	800e148 <ld_dword>
 800f90e:	64f8      	str	r0, [r7, #76]	; 0x4c
		fs->fsize = fasize;
 800f910:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f912:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800f914:	61da      	str	r2, [r3, #28]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f916:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f918:	f893 2044 	ldrb.w	r2, [r3, #68]	; 0x44
 800f91c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f91e:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f920:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f922:	789b      	ldrb	r3, [r3, #2]
 800f924:	2b01      	cmp	r3, #1
 800f926:	d005      	beq.n	800f934 <find_volume+0x204>
 800f928:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f92a:	789b      	ldrb	r3, [r3, #2]
 800f92c:	2b02      	cmp	r3, #2
 800f92e:	d001      	beq.n	800f934 <find_volume+0x204>
 800f930:	230d      	movs	r3, #13
 800f932:	e147      	b.n	800fbc4 <find_volume+0x494>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f934:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f936:	789b      	ldrb	r3, [r3, #2]
 800f938:	461a      	mov	r2, r3
 800f93a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f93c:	fb02 f303 	mul.w	r3, r2, r3
 800f940:	64fb      	str	r3, [r7, #76]	; 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f944:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800f948:	b29a      	uxth	r2, r3
 800f94a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f94c:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f94e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f950:	895b      	ldrh	r3, [r3, #10]
 800f952:	2b00      	cmp	r3, #0
 800f954:	d008      	beq.n	800f968 <find_volume+0x238>
 800f956:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f958:	895b      	ldrh	r3, [r3, #10]
 800f95a:	461a      	mov	r2, r3
 800f95c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f95e:	895b      	ldrh	r3, [r3, #10]
 800f960:	3b01      	subs	r3, #1
 800f962:	4013      	ands	r3, r2
 800f964:	2b00      	cmp	r3, #0
 800f966:	d001      	beq.n	800f96c <find_volume+0x23c>
 800f968:	230d      	movs	r3, #13
 800f96a:	e12b      	b.n	800fbc4 <find_volume+0x494>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f96c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f96e:	3334      	adds	r3, #52	; 0x34
 800f970:	3311      	adds	r3, #17
 800f972:	4618      	mov	r0, r3
 800f974:	f7fe fbd0 	bl	800e118 <ld_word>
 800f978:	4603      	mov	r3, r0
 800f97a:	461a      	mov	r2, r3
 800f97c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f97e:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f980:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f982:	891b      	ldrh	r3, [r3, #8]
 800f984:	f003 030f 	and.w	r3, r3, #15
 800f988:	b29b      	uxth	r3, r3
 800f98a:	2b00      	cmp	r3, #0
 800f98c:	d001      	beq.n	800f992 <find_volume+0x262>
 800f98e:	230d      	movs	r3, #13
 800f990:	e118      	b.n	800fbc4 <find_volume+0x494>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f992:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f994:	3334      	adds	r3, #52	; 0x34
 800f996:	3313      	adds	r3, #19
 800f998:	4618      	mov	r0, r3
 800f99a:	f7fe fbbd 	bl	800e118 <ld_word>
 800f99e:	4603      	mov	r3, r0
 800f9a0:	64bb      	str	r3, [r7, #72]	; 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f9a2:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800f9a4:	2b00      	cmp	r3, #0
 800f9a6:	d106      	bne.n	800f9b6 <find_volume+0x286>
 800f9a8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9aa:	3334      	adds	r3, #52	; 0x34
 800f9ac:	3320      	adds	r3, #32
 800f9ae:	4618      	mov	r0, r3
 800f9b0:	f7fe fbca 	bl	800e148 <ld_dword>
 800f9b4:	64b8      	str	r0, [r7, #72]	; 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f9b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800f9b8:	3334      	adds	r3, #52	; 0x34
 800f9ba:	330e      	adds	r3, #14
 800f9bc:	4618      	mov	r0, r3
 800f9be:	f7fe fbab 	bl	800e118 <ld_word>
 800f9c2:	4603      	mov	r3, r0
 800f9c4:	85fb      	strh	r3, [r7, #46]	; 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f9c6:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 800f9c8:	2b00      	cmp	r3, #0
 800f9ca:	d101      	bne.n	800f9d0 <find_volume+0x2a0>
 800f9cc:	230d      	movs	r3, #13
 800f9ce:	e0f9      	b.n	800fbc4 <find_volume+0x494>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f9d0:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800f9d2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800f9d4:	4413      	add	r3, r2
 800f9d6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9d8:	8912      	ldrh	r2, [r2, #8]
 800f9da:	0912      	lsrs	r2, r2, #4
 800f9dc:	b292      	uxth	r2, r2
 800f9de:	4413      	add	r3, r2
 800f9e0:	62bb      	str	r3, [r7, #40]	; 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f9e2:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f9e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9e6:	429a      	cmp	r2, r3
 800f9e8:	d201      	bcs.n	800f9ee <find_volume+0x2be>
 800f9ea:	230d      	movs	r3, #13
 800f9ec:	e0ea      	b.n	800fbc4 <find_volume+0x494>
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f9ee:	6cba      	ldr	r2, [r7, #72]	; 0x48
 800f9f0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800f9f2:	1ad3      	subs	r3, r2, r3
 800f9f4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800f9f6:	8952      	ldrh	r2, [r2, #10]
 800f9f8:	fbb3 f3f2 	udiv	r3, r3, r2
 800f9fc:	627b      	str	r3, [r7, #36]	; 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f9fe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa00:	2b00      	cmp	r3, #0
 800fa02:	d103      	bne.n	800fa0c <find_volume+0x2dc>
 800fa04:	230d      	movs	r3, #13
 800fa06:	e0dd      	b.n	800fbc4 <find_volume+0x494>
 800fa08:	2000066c 	.word	0x2000066c
		fmt = FS_FAT32;
 800fa0c:	2303      	movs	r3, #3
 800fa0e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800fa12:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa14:	f64f 72f5 	movw	r2, #65525	; 0xfff5
 800fa18:	4293      	cmp	r3, r2
 800fa1a:	d802      	bhi.n	800fa22 <find_volume+0x2f2>
 800fa1c:	2302      	movs	r3, #2
 800fa1e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800fa22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa24:	f640 72f5 	movw	r2, #4085	; 0xff5
 800fa28:	4293      	cmp	r3, r2
 800fa2a:	d802      	bhi.n	800fa32 <find_volume+0x302>
 800fa2c:	2301      	movs	r3, #1
 800fa2e:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800fa32:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800fa34:	1c9a      	adds	r2, r3, #2
 800fa36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa38:	619a      	str	r2, [r3, #24]
		fs->volbase = bsect;							/* Volume start sector */
 800fa3a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa3c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa3e:	621a      	str	r2, [r3, #32]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800fa40:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 800fa42:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fa44:	441a      	add	r2, r3
 800fa46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa48:	625a      	str	r2, [r3, #36]	; 0x24
		fs->database = bsect + sysect;					/* Data start sector */
 800fa4a:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800fa4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800fa4e:	441a      	add	r2, r3
 800fa50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa52:	62da      	str	r2, [r3, #44]	; 0x2c
		if (fmt == FS_FAT32) {
 800fa54:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fa58:	2b03      	cmp	r3, #3
 800fa5a:	d11e      	bne.n	800fa9a <find_volume+0x36a>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800fa5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa5e:	3334      	adds	r3, #52	; 0x34
 800fa60:	332a      	adds	r3, #42	; 0x2a
 800fa62:	4618      	mov	r0, r3
 800fa64:	f7fe fb58 	bl	800e118 <ld_word>
 800fa68:	4603      	mov	r3, r0
 800fa6a:	2b00      	cmp	r3, #0
 800fa6c:	d001      	beq.n	800fa72 <find_volume+0x342>
 800fa6e:	230d      	movs	r3, #13
 800fa70:	e0a8      	b.n	800fbc4 <find_volume+0x494>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800fa72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa74:	891b      	ldrh	r3, [r3, #8]
 800fa76:	2b00      	cmp	r3, #0
 800fa78:	d001      	beq.n	800fa7e <find_volume+0x34e>
 800fa7a:	230d      	movs	r3, #13
 800fa7c:	e0a2      	b.n	800fbc4 <find_volume+0x494>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800fa7e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa80:	3334      	adds	r3, #52	; 0x34
 800fa82:	332c      	adds	r3, #44	; 0x2c
 800fa84:	4618      	mov	r0, r3
 800fa86:	f7fe fb5f 	bl	800e148 <ld_dword>
 800fa8a:	4602      	mov	r2, r0
 800fa8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa8e:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800fa90:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa92:	699b      	ldr	r3, [r3, #24]
 800fa94:	009b      	lsls	r3, r3, #2
 800fa96:	647b      	str	r3, [r7, #68]	; 0x44
 800fa98:	e01f      	b.n	800fada <find_volume+0x3aa>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800fa9a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fa9c:	891b      	ldrh	r3, [r3, #8]
 800fa9e:	2b00      	cmp	r3, #0
 800faa0:	d101      	bne.n	800faa6 <find_volume+0x376>
 800faa2:	230d      	movs	r3, #13
 800faa4:	e08e      	b.n	800fbc4 <find_volume+0x494>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800faa6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faa8:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800faaa:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800faac:	441a      	add	r2, r3
 800faae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fab0:	629a      	str	r2, [r3, #40]	; 0x28
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800fab2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fab6:	2b02      	cmp	r3, #2
 800fab8:	d103      	bne.n	800fac2 <find_volume+0x392>
 800faba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fabc:	699b      	ldr	r3, [r3, #24]
 800fabe:	005b      	lsls	r3, r3, #1
 800fac0:	e00a      	b.n	800fad8 <find_volume+0x3a8>
 800fac2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fac4:	699a      	ldr	r2, [r3, #24]
 800fac6:	4613      	mov	r3, r2
 800fac8:	005b      	lsls	r3, r3, #1
 800faca:	4413      	add	r3, r2
 800facc:	085a      	lsrs	r2, r3, #1
 800face:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fad0:	699b      	ldr	r3, [r3, #24]
 800fad2:	f003 0301 	and.w	r3, r3, #1
 800fad6:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800fad8:	647b      	str	r3, [r7, #68]	; 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800fada:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fadc:	69da      	ldr	r2, [r3, #28]
 800fade:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800fae0:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 800fae4:	0a5b      	lsrs	r3, r3, #9
 800fae6:	429a      	cmp	r2, r3
 800fae8:	d201      	bcs.n	800faee <find_volume+0x3be>
 800faea:	230d      	movs	r3, #13
 800faec:	e06a      	b.n	800fbc4 <find_volume+0x494>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800faee:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faf0:	f04f 32ff 	mov.w	r2, #4294967295
 800faf4:	615a      	str	r2, [r3, #20]
 800faf6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800faf8:	695a      	ldr	r2, [r3, #20]
 800fafa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fafc:	611a      	str	r2, [r3, #16]
		fs->fsi_flag = 0x80;
 800fafe:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb00:	2280      	movs	r2, #128	; 0x80
 800fb02:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800fb04:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 800fb08:	2b03      	cmp	r3, #3
 800fb0a:	d149      	bne.n	800fba0 <find_volume+0x470>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800fb0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb0e:	3334      	adds	r3, #52	; 0x34
 800fb10:	3330      	adds	r3, #48	; 0x30
 800fb12:	4618      	mov	r0, r3
 800fb14:	f7fe fb00 	bl	800e118 <ld_word>
 800fb18:	4603      	mov	r3, r0
 800fb1a:	2b01      	cmp	r3, #1
 800fb1c:	d140      	bne.n	800fba0 <find_volume+0x470>
			&& move_window(fs, bsect + 1) == FR_OK)
 800fb1e:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800fb20:	3301      	adds	r3, #1
 800fb22:	4619      	mov	r1, r3
 800fb24:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fb26:	f7fe fdd9 	bl	800e6dc <move_window>
 800fb2a:	4603      	mov	r3, r0
 800fb2c:	2b00      	cmp	r3, #0
 800fb2e:	d137      	bne.n	800fba0 <find_volume+0x470>
		{
			fs->fsi_flag = 0;
 800fb30:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb32:	2200      	movs	r2, #0
 800fb34:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800fb36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb38:	3334      	adds	r3, #52	; 0x34
 800fb3a:	f503 73ff 	add.w	r3, r3, #510	; 0x1fe
 800fb3e:	4618      	mov	r0, r3
 800fb40:	f7fe faea 	bl	800e118 <ld_word>
 800fb44:	4603      	mov	r3, r0
 800fb46:	461a      	mov	r2, r3
 800fb48:	f64a 2355 	movw	r3, #43605	; 0xaa55
 800fb4c:	429a      	cmp	r2, r3
 800fb4e:	d127      	bne.n	800fba0 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800fb50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb52:	3334      	adds	r3, #52	; 0x34
 800fb54:	4618      	mov	r0, r3
 800fb56:	f7fe faf7 	bl	800e148 <ld_dword>
 800fb5a:	4603      	mov	r3, r0
 800fb5c:	4a1b      	ldr	r2, [pc, #108]	; (800fbcc <find_volume+0x49c>)
 800fb5e:	4293      	cmp	r3, r2
 800fb60:	d11e      	bne.n	800fba0 <find_volume+0x470>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800fb62:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb64:	3334      	adds	r3, #52	; 0x34
 800fb66:	f503 73f2 	add.w	r3, r3, #484	; 0x1e4
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	f7fe faec 	bl	800e148 <ld_dword>
 800fb70:	4603      	mov	r3, r0
 800fb72:	4a17      	ldr	r2, [pc, #92]	; (800fbd0 <find_volume+0x4a0>)
 800fb74:	4293      	cmp	r3, r2
 800fb76:	d113      	bne.n	800fba0 <find_volume+0x470>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800fb78:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb7a:	3334      	adds	r3, #52	; 0x34
 800fb7c:	f503 73f4 	add.w	r3, r3, #488	; 0x1e8
 800fb80:	4618      	mov	r0, r3
 800fb82:	f7fe fae1 	bl	800e148 <ld_dword>
 800fb86:	4602      	mov	r2, r0
 800fb88:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb8a:	615a      	str	r2, [r3, #20]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800fb8c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb8e:	3334      	adds	r3, #52	; 0x34
 800fb90:	f503 73f6 	add.w	r3, r3, #492	; 0x1ec
 800fb94:	4618      	mov	r0, r3
 800fb96:	f7fe fad7 	bl	800e148 <ld_dword>
 800fb9a:	4602      	mov	r2, r0
 800fb9c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fb9e:	611a      	str	r2, [r3, #16]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800fba0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fba2:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 800fba6:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800fba8:	4b0a      	ldr	r3, [pc, #40]	; (800fbd4 <find_volume+0x4a4>)
 800fbaa:	881b      	ldrh	r3, [r3, #0]
 800fbac:	3301      	adds	r3, #1
 800fbae:	b29a      	uxth	r2, r3
 800fbb0:	4b08      	ldr	r3, [pc, #32]	; (800fbd4 <find_volume+0x4a4>)
 800fbb2:	801a      	strh	r2, [r3, #0]
 800fbb4:	4b07      	ldr	r3, [pc, #28]	; (800fbd4 <find_volume+0x4a4>)
 800fbb6:	881a      	ldrh	r2, [r3, #0]
 800fbb8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800fbba:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800fbbc:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 800fbbe:	f7fe fd25 	bl	800e60c <clear_lock>
#endif
	return FR_OK;
 800fbc2:	2300      	movs	r3, #0
}
 800fbc4:	4618      	mov	r0, r3
 800fbc6:	3758      	adds	r7, #88	; 0x58
 800fbc8:	46bd      	mov	sp, r7
 800fbca:	bd80      	pop	{r7, pc}
 800fbcc:	41615252 	.word	0x41615252
 800fbd0:	61417272 	.word	0x61417272
 800fbd4:	20000670 	.word	0x20000670

0800fbd8 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800fbd8:	b580      	push	{r7, lr}
 800fbda:	b084      	sub	sp, #16
 800fbdc:	af00      	add	r7, sp, #0
 800fbde:	6078      	str	r0, [r7, #4]
 800fbe0:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800fbe2:	2309      	movs	r3, #9
 800fbe4:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800fbe6:	687b      	ldr	r3, [r7, #4]
 800fbe8:	2b00      	cmp	r3, #0
 800fbea:	d02e      	beq.n	800fc4a <validate+0x72>
 800fbec:	687b      	ldr	r3, [r7, #4]
 800fbee:	681b      	ldr	r3, [r3, #0]
 800fbf0:	2b00      	cmp	r3, #0
 800fbf2:	d02a      	beq.n	800fc4a <validate+0x72>
 800fbf4:	687b      	ldr	r3, [r7, #4]
 800fbf6:	681b      	ldr	r3, [r3, #0]
 800fbf8:	781b      	ldrb	r3, [r3, #0]
 800fbfa:	2b00      	cmp	r3, #0
 800fbfc:	d025      	beq.n	800fc4a <validate+0x72>
 800fbfe:	687b      	ldr	r3, [r7, #4]
 800fc00:	889a      	ldrh	r2, [r3, #4]
 800fc02:	687b      	ldr	r3, [r7, #4]
 800fc04:	681b      	ldr	r3, [r3, #0]
 800fc06:	88db      	ldrh	r3, [r3, #6]
 800fc08:	429a      	cmp	r2, r3
 800fc0a:	d11e      	bne.n	800fc4a <validate+0x72>
#if _FS_REENTRANT
		if (lock_fs(obj->fs)) {	/* Obtain the filesystem object */
 800fc0c:	687b      	ldr	r3, [r7, #4]
 800fc0e:	681b      	ldr	r3, [r3, #0]
 800fc10:	4618      	mov	r0, r3
 800fc12:	f7fe fb81 	bl	800e318 <lock_fs>
 800fc16:	4603      	mov	r3, r0
 800fc18:	2b00      	cmp	r3, #0
 800fc1a:	d014      	beq.n	800fc46 <validate+0x6e>
			if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800fc1c:	687b      	ldr	r3, [r7, #4]
 800fc1e:	681b      	ldr	r3, [r3, #0]
 800fc20:	785b      	ldrb	r3, [r3, #1]
 800fc22:	4618      	mov	r0, r3
 800fc24:	f7fe f9da 	bl	800dfdc <disk_status>
 800fc28:	4603      	mov	r3, r0
 800fc2a:	f003 0301 	and.w	r3, r3, #1
 800fc2e:	2b00      	cmp	r3, #0
 800fc30:	d102      	bne.n	800fc38 <validate+0x60>
				res = FR_OK;
 800fc32:	2300      	movs	r3, #0
 800fc34:	73fb      	strb	r3, [r7, #15]
 800fc36:	e008      	b.n	800fc4a <validate+0x72>
			} else {
				unlock_fs(obj->fs, FR_OK);
 800fc38:	687b      	ldr	r3, [r7, #4]
 800fc3a:	681b      	ldr	r3, [r3, #0]
 800fc3c:	2100      	movs	r1, #0
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f7fe fb80 	bl	800e344 <unlock_fs>
 800fc44:	e001      	b.n	800fc4a <validate+0x72>
			}
		} else {
			res = FR_TIMEOUT;
 800fc46:	230f      	movs	r3, #15
 800fc48:	73fb      	strb	r3, [r7, #15]
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
			res = FR_OK;
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800fc4a:	7bfb      	ldrb	r3, [r7, #15]
 800fc4c:	2b00      	cmp	r3, #0
 800fc4e:	d102      	bne.n	800fc56 <validate+0x7e>
 800fc50:	687b      	ldr	r3, [r7, #4]
 800fc52:	681b      	ldr	r3, [r3, #0]
 800fc54:	e000      	b.n	800fc58 <validate+0x80>
 800fc56:	2300      	movs	r3, #0
 800fc58:	683a      	ldr	r2, [r7, #0]
 800fc5a:	6013      	str	r3, [r2, #0]
	return res;
 800fc5c:	7bfb      	ldrb	r3, [r7, #15]
}
 800fc5e:	4618      	mov	r0, r3
 800fc60:	3710      	adds	r7, #16
 800fc62:	46bd      	mov	sp, r7
 800fc64:	bd80      	pop	{r7, pc}
	...

0800fc68 <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fc68:	b580      	push	{r7, lr}
 800fc6a:	b088      	sub	sp, #32
 800fc6c:	af00      	add	r7, sp, #0
 800fc6e:	60f8      	str	r0, [r7, #12]
 800fc70:	60b9      	str	r1, [r7, #8]
 800fc72:	4613      	mov	r3, r2
 800fc74:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fc76:	68bb      	ldr	r3, [r7, #8]
 800fc78:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800fc7a:	f107 0310 	add.w	r3, r7, #16
 800fc7e:	4618      	mov	r0, r3
 800fc80:	f7ff fcbb 	bl	800f5fa <get_ldnumber>
 800fc84:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fc86:	69fb      	ldr	r3, [r7, #28]
 800fc88:	2b00      	cmp	r3, #0
 800fc8a:	da01      	bge.n	800fc90 <f_mount+0x28>
 800fc8c:	230b      	movs	r3, #11
 800fc8e:	e048      	b.n	800fd22 <f_mount+0xba>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fc90:	4a26      	ldr	r2, [pc, #152]	; (800fd2c <f_mount+0xc4>)
 800fc92:	69fb      	ldr	r3, [r7, #28]
 800fc94:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fc98:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fc9a:	69bb      	ldr	r3, [r7, #24]
 800fc9c:	2b00      	cmp	r3, #0
 800fc9e:	d00f      	beq.n	800fcc0 <f_mount+0x58>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800fca0:	69b8      	ldr	r0, [r7, #24]
 800fca2:	f7fe fcb3 	bl	800e60c <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
 800fca6:	69bb      	ldr	r3, [r7, #24]
 800fca8:	68db      	ldr	r3, [r3, #12]
 800fcaa:	4618      	mov	r0, r3
 800fcac:	f001 f812 	bl	8010cd4 <ff_del_syncobj>
 800fcb0:	4603      	mov	r3, r0
 800fcb2:	2b00      	cmp	r3, #0
 800fcb4:	d101      	bne.n	800fcba <f_mount+0x52>
 800fcb6:	2302      	movs	r3, #2
 800fcb8:	e033      	b.n	800fd22 <f_mount+0xba>
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fcba:	69bb      	ldr	r3, [r7, #24]
 800fcbc:	2200      	movs	r2, #0
 800fcbe:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800fcc0:	68fb      	ldr	r3, [r7, #12]
 800fcc2:	2b00      	cmp	r3, #0
 800fcc4:	d00f      	beq.n	800fce6 <f_mount+0x7e>
		fs->fs_type = 0;				/* Clear new fs object */
 800fcc6:	68fb      	ldr	r3, [r7, #12]
 800fcc8:	2200      	movs	r2, #0
 800fcca:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
 800fccc:	69fb      	ldr	r3, [r7, #28]
 800fcce:	b2da      	uxtb	r2, r3
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	330c      	adds	r3, #12
 800fcd4:	4619      	mov	r1, r3
 800fcd6:	4610      	mov	r0, r2
 800fcd8:	f000 ffe1 	bl	8010c9e <ff_cre_syncobj>
 800fcdc:	4603      	mov	r3, r0
 800fcde:	2b00      	cmp	r3, #0
 800fce0:	d101      	bne.n	800fce6 <f_mount+0x7e>
 800fce2:	2302      	movs	r3, #2
 800fce4:	e01d      	b.n	800fd22 <f_mount+0xba>
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800fce6:	68fa      	ldr	r2, [r7, #12]
 800fce8:	4910      	ldr	r1, [pc, #64]	; (800fd2c <f_mount+0xc4>)
 800fcea:	69fb      	ldr	r3, [r7, #28]
 800fcec:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800fcf0:	68fb      	ldr	r3, [r7, #12]
 800fcf2:	2b00      	cmp	r3, #0
 800fcf4:	d002      	beq.n	800fcfc <f_mount+0x94>
 800fcf6:	79fb      	ldrb	r3, [r7, #7]
 800fcf8:	2b01      	cmp	r3, #1
 800fcfa:	d001      	beq.n	800fd00 <f_mount+0x98>
 800fcfc:	2300      	movs	r3, #0
 800fcfe:	e010      	b.n	800fd22 <f_mount+0xba>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800fd00:	f107 010c 	add.w	r1, r7, #12
 800fd04:	f107 0308 	add.w	r3, r7, #8
 800fd08:	2200      	movs	r2, #0
 800fd0a:	4618      	mov	r0, r3
 800fd0c:	f7ff fd10 	bl	800f730 <find_volume>
 800fd10:	4603      	mov	r3, r0
 800fd12:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800fd14:	68fb      	ldr	r3, [r7, #12]
 800fd16:	7dfa      	ldrb	r2, [r7, #23]
 800fd18:	4611      	mov	r1, r2
 800fd1a:	4618      	mov	r0, r3
 800fd1c:	f7fe fb12 	bl	800e344 <unlock_fs>
 800fd20:	7dfb      	ldrb	r3, [r7, #23]
}
 800fd22:	4618      	mov	r0, r3
 800fd24:	3720      	adds	r7, #32
 800fd26:	46bd      	mov	sp, r7
 800fd28:	bd80      	pop	{r7, pc}
 800fd2a:	bf00      	nop
 800fd2c:	2000066c 	.word	0x2000066c

0800fd30 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800fd30:	b580      	push	{r7, lr}
 800fd32:	b098      	sub	sp, #96	; 0x60
 800fd34:	af00      	add	r7, sp, #0
 800fd36:	60f8      	str	r0, [r7, #12]
 800fd38:	60b9      	str	r1, [r7, #8]
 800fd3a:	4613      	mov	r3, r2
 800fd3c:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800fd3e:	68fb      	ldr	r3, [r7, #12]
 800fd40:	2b00      	cmp	r3, #0
 800fd42:	d101      	bne.n	800fd48 <f_open+0x18>
 800fd44:	2309      	movs	r3, #9
 800fd46:	e1b4      	b.n	80100b2 <f_open+0x382>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800fd48:	79fb      	ldrb	r3, [r7, #7]
 800fd4a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800fd4e:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800fd50:	79fa      	ldrb	r2, [r7, #7]
 800fd52:	f107 0110 	add.w	r1, r7, #16
 800fd56:	f107 0308 	add.w	r3, r7, #8
 800fd5a:	4618      	mov	r0, r3
 800fd5c:	f7ff fce8 	bl	800f730 <find_volume>
 800fd60:	4603      	mov	r3, r0
 800fd62:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
	if (res == FR_OK) {
 800fd66:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fd6a:	2b00      	cmp	r3, #0
 800fd6c:	f040 8191 	bne.w	8010092 <f_open+0x362>
		dj.obj.fs = fs;
 800fd70:	693b      	ldr	r3, [r7, #16]
 800fd72:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800fd74:	68ba      	ldr	r2, [r7, #8]
 800fd76:	f107 0314 	add.w	r3, r7, #20
 800fd7a:	4611      	mov	r1, r2
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f7ff fbcb 	bl	800f518 <follow_path>
 800fd82:	4603      	mov	r3, r0
 800fd84:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800fd88:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fd8c:	2b00      	cmp	r3, #0
 800fd8e:	d11a      	bne.n	800fdc6 <f_open+0x96>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800fd90:	f897 3043 	ldrb.w	r3, [r7, #67]	; 0x43
 800fd94:	b25b      	sxtb	r3, r3
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	da03      	bge.n	800fda2 <f_open+0x72>
				res = FR_INVALID_NAME;
 800fd9a:	2306      	movs	r3, #6
 800fd9c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fda0:	e011      	b.n	800fdc6 <f_open+0x96>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fda2:	79fb      	ldrb	r3, [r7, #7]
 800fda4:	f023 0301 	bic.w	r3, r3, #1
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	bf14      	ite	ne
 800fdac:	2301      	movne	r3, #1
 800fdae:	2300      	moveq	r3, #0
 800fdb0:	b2db      	uxtb	r3, r3
 800fdb2:	461a      	mov	r2, r3
 800fdb4:	f107 0314 	add.w	r3, r7, #20
 800fdb8:	4611      	mov	r1, r2
 800fdba:	4618      	mov	r0, r3
 800fdbc:	f7fe fade 	bl	800e37c <chk_lock>
 800fdc0:	4603      	mov	r3, r0
 800fdc2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fdc6:	79fb      	ldrb	r3, [r7, #7]
 800fdc8:	f003 031c 	and.w	r3, r3, #28
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	d07f      	beq.n	800fed0 <f_open+0x1a0>
			if (res != FR_OK) {					/* No file, create new */
 800fdd0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fdd4:	2b00      	cmp	r3, #0
 800fdd6:	d017      	beq.n	800fe08 <f_open+0xd8>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fdd8:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fddc:	2b04      	cmp	r3, #4
 800fdde:	d10e      	bne.n	800fdfe <f_open+0xce>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fde0:	f7fe fb28 	bl	800e434 <enq_lock>
 800fde4:	4603      	mov	r3, r0
 800fde6:	2b00      	cmp	r3, #0
 800fde8:	d006      	beq.n	800fdf8 <f_open+0xc8>
 800fdea:	f107 0314 	add.w	r3, r7, #20
 800fdee:	4618      	mov	r0, r3
 800fdf0:	f7ff fa6c 	bl	800f2cc <dir_register>
 800fdf4:	4603      	mov	r3, r0
 800fdf6:	e000      	b.n	800fdfa <f_open+0xca>
 800fdf8:	2312      	movs	r3, #18
 800fdfa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fdfe:	79fb      	ldrb	r3, [r7, #7]
 800fe00:	f043 0308 	orr.w	r3, r3, #8
 800fe04:	71fb      	strb	r3, [r7, #7]
 800fe06:	e010      	b.n	800fe2a <f_open+0xfa>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fe08:	7ebb      	ldrb	r3, [r7, #26]
 800fe0a:	f003 0311 	and.w	r3, r3, #17
 800fe0e:	2b00      	cmp	r3, #0
 800fe10:	d003      	beq.n	800fe1a <f_open+0xea>
					res = FR_DENIED;
 800fe12:	2307      	movs	r3, #7
 800fe14:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fe18:	e007      	b.n	800fe2a <f_open+0xfa>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fe1a:	79fb      	ldrb	r3, [r7, #7]
 800fe1c:	f003 0304 	and.w	r3, r3, #4
 800fe20:	2b00      	cmp	r3, #0
 800fe22:	d002      	beq.n	800fe2a <f_open+0xfa>
 800fe24:	2308      	movs	r3, #8
 800fe26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800fe2a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fe2e:	2b00      	cmp	r3, #0
 800fe30:	d168      	bne.n	800ff04 <f_open+0x1d4>
 800fe32:	79fb      	ldrb	r3, [r7, #7]
 800fe34:	f003 0308 	and.w	r3, r3, #8
 800fe38:	2b00      	cmp	r3, #0
 800fe3a:	d063      	beq.n	800ff04 <f_open+0x1d4>
				dw = GET_FATTIME();
 800fe3c:	f7fd fb8c 	bl	800d558 <get_fattime>
 800fe40:	6538      	str	r0, [r7, #80]	; 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fe42:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe44:	330e      	adds	r3, #14
 800fe46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fe48:	4618      	mov	r0, r3
 800fe4a:	f7fe f9bb 	bl	800e1c4 <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800fe4e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe50:	3316      	adds	r3, #22
 800fe52:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800fe54:	4618      	mov	r0, r3
 800fe56:	f7fe f9b5 	bl	800e1c4 <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fe5a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe5c:	330b      	adds	r3, #11
 800fe5e:	2220      	movs	r2, #32
 800fe60:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800fe62:	693b      	ldr	r3, [r7, #16]
 800fe64:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800fe66:	4611      	mov	r1, r2
 800fe68:	4618      	mov	r0, r3
 800fe6a:	f7ff f93e 	bl	800f0ea <ld_clust>
 800fe6e:	64f8      	str	r0, [r7, #76]	; 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fe70:	693b      	ldr	r3, [r7, #16]
 800fe72:	6b79      	ldr	r1, [r7, #52]	; 0x34
 800fe74:	2200      	movs	r2, #0
 800fe76:	4618      	mov	r0, r3
 800fe78:	f7ff f956 	bl	800f128 <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fe7c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800fe7e:	331c      	adds	r3, #28
 800fe80:	2100      	movs	r1, #0
 800fe82:	4618      	mov	r0, r3
 800fe84:	f7fe f99e 	bl	800e1c4 <st_dword>
					fs->wflag = 1;
 800fe88:	693b      	ldr	r3, [r7, #16]
 800fe8a:	2201      	movs	r2, #1
 800fe8c:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800fe8e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800fe90:	2b00      	cmp	r3, #0
 800fe92:	d037      	beq.n	800ff04 <f_open+0x1d4>
						dw = fs->winsect;
 800fe94:	693b      	ldr	r3, [r7, #16]
 800fe96:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800fe98:	653b      	str	r3, [r7, #80]	; 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800fe9a:	f107 0314 	add.w	r3, r7, #20
 800fe9e:	2200      	movs	r2, #0
 800fea0:	6cf9      	ldr	r1, [r7, #76]	; 0x4c
 800fea2:	4618      	mov	r0, r3
 800fea4:	f7fe fe69 	bl	800eb7a <remove_chain>
 800fea8:	4603      	mov	r3, r0
 800feaa:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
						if (res == FR_OK) {
 800feae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800feb2:	2b00      	cmp	r3, #0
 800feb4:	d126      	bne.n	800ff04 <f_open+0x1d4>
							res = move_window(fs, dw);
 800feb6:	693b      	ldr	r3, [r7, #16]
 800feb8:	6d39      	ldr	r1, [r7, #80]	; 0x50
 800feba:	4618      	mov	r0, r3
 800febc:	f7fe fc0e 	bl	800e6dc <move_window>
 800fec0:	4603      	mov	r3, r0
 800fec2:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fec6:	693b      	ldr	r3, [r7, #16]
 800fec8:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800feca:	3a01      	subs	r2, #1
 800fecc:	611a      	str	r2, [r3, #16]
 800fece:	e019      	b.n	800ff04 <f_open+0x1d4>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fed0:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800fed4:	2b00      	cmp	r3, #0
 800fed6:	d115      	bne.n	800ff04 <f_open+0x1d4>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800fed8:	7ebb      	ldrb	r3, [r7, #26]
 800feda:	f003 0310 	and.w	r3, r3, #16
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d003      	beq.n	800feea <f_open+0x1ba>
					res = FR_NO_FILE;
 800fee2:	2304      	movs	r3, #4
 800fee4:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 800fee8:	e00c      	b.n	800ff04 <f_open+0x1d4>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800feea:	79fb      	ldrb	r3, [r7, #7]
 800feec:	f003 0302 	and.w	r3, r3, #2
 800fef0:	2b00      	cmp	r3, #0
 800fef2:	d007      	beq.n	800ff04 <f_open+0x1d4>
 800fef4:	7ebb      	ldrb	r3, [r7, #26]
 800fef6:	f003 0301 	and.w	r3, r3, #1
 800fefa:	2b00      	cmp	r3, #0
 800fefc:	d002      	beq.n	800ff04 <f_open+0x1d4>
						res = FR_DENIED;
 800fefe:	2307      	movs	r3, #7
 800ff00:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800ff04:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ff08:	2b00      	cmp	r3, #0
 800ff0a:	d128      	bne.n	800ff5e <f_open+0x22e>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800ff0c:	79fb      	ldrb	r3, [r7, #7]
 800ff0e:	f003 0308 	and.w	r3, r3, #8
 800ff12:	2b00      	cmp	r3, #0
 800ff14:	d003      	beq.n	800ff1e <f_open+0x1ee>
				mode |= FA_MODIFIED;
 800ff16:	79fb      	ldrb	r3, [r7, #7]
 800ff18:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ff1c:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800ff1e:	693b      	ldr	r3, [r7, #16]
 800ff20:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800ff22:	68fb      	ldr	r3, [r7, #12]
 800ff24:	625a      	str	r2, [r3, #36]	; 0x24
			fp->dir_ptr = dj.dir;
 800ff26:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	629a      	str	r2, [r3, #40]	; 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800ff2c:	79fb      	ldrb	r3, [r7, #7]
 800ff2e:	f023 0301 	bic.w	r3, r3, #1
 800ff32:	2b00      	cmp	r3, #0
 800ff34:	bf14      	ite	ne
 800ff36:	2301      	movne	r3, #1
 800ff38:	2300      	moveq	r3, #0
 800ff3a:	b2db      	uxtb	r3, r3
 800ff3c:	461a      	mov	r2, r3
 800ff3e:	f107 0314 	add.w	r3, r7, #20
 800ff42:	4611      	mov	r1, r2
 800ff44:	4618      	mov	r0, r3
 800ff46:	f7fe fa97 	bl	800e478 <inc_lock>
 800ff4a:	4602      	mov	r2, r0
 800ff4c:	68fb      	ldr	r3, [r7, #12]
 800ff4e:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800ff50:	68fb      	ldr	r3, [r7, #12]
 800ff52:	691b      	ldr	r3, [r3, #16]
 800ff54:	2b00      	cmp	r3, #0
 800ff56:	d102      	bne.n	800ff5e <f_open+0x22e>
 800ff58:	2302      	movs	r3, #2
 800ff5a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800ff5e:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 800ff62:	2b00      	cmp	r3, #0
 800ff64:	f040 8095 	bne.w	8010092 <f_open+0x362>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800ff68:	693b      	ldr	r3, [r7, #16]
 800ff6a:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 800ff6c:	4611      	mov	r1, r2
 800ff6e:	4618      	mov	r0, r3
 800ff70:	f7ff f8bb 	bl	800f0ea <ld_clust>
 800ff74:	4602      	mov	r2, r0
 800ff76:	68fb      	ldr	r3, [r7, #12]
 800ff78:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800ff7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800ff7c:	331c      	adds	r3, #28
 800ff7e:	4618      	mov	r0, r3
 800ff80:	f7fe f8e2 	bl	800e148 <ld_dword>
 800ff84:	4602      	mov	r2, r0
 800ff86:	68fb      	ldr	r3, [r7, #12]
 800ff88:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800ff8a:	68fb      	ldr	r3, [r7, #12]
 800ff8c:	2200      	movs	r2, #0
 800ff8e:	62da      	str	r2, [r3, #44]	; 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800ff90:	693a      	ldr	r2, [r7, #16]
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800ff96:	693b      	ldr	r3, [r7, #16]
 800ff98:	88da      	ldrh	r2, [r3, #6]
 800ff9a:	68fb      	ldr	r3, [r7, #12]
 800ff9c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800ff9e:	68fb      	ldr	r3, [r7, #12]
 800ffa0:	79fa      	ldrb	r2, [r7, #7]
 800ffa2:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800ffa4:	68fb      	ldr	r3, [r7, #12]
 800ffa6:	2200      	movs	r2, #0
 800ffa8:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	2200      	movs	r2, #0
 800ffae:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800ffb0:	68fb      	ldr	r3, [r7, #12]
 800ffb2:	2200      	movs	r2, #0
 800ffb4:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800ffb6:	68fb      	ldr	r3, [r7, #12]
 800ffb8:	3330      	adds	r3, #48	; 0x30
 800ffba:	f44f 7200 	mov.w	r2, #512	; 0x200
 800ffbe:	2100      	movs	r1, #0
 800ffc0:	4618      	mov	r0, r3
 800ffc2:	f7fe f94c 	bl	800e25e <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800ffc6:	79fb      	ldrb	r3, [r7, #7]
 800ffc8:	f003 0320 	and.w	r3, r3, #32
 800ffcc:	2b00      	cmp	r3, #0
 800ffce:	d060      	beq.n	8010092 <f_open+0x362>
 800ffd0:	68fb      	ldr	r3, [r7, #12]
 800ffd2:	68db      	ldr	r3, [r3, #12]
 800ffd4:	2b00      	cmp	r3, #0
 800ffd6:	d05c      	beq.n	8010092 <f_open+0x362>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	68da      	ldr	r2, [r3, #12]
 800ffdc:	68fb      	ldr	r3, [r7, #12]
 800ffde:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800ffe0:	693b      	ldr	r3, [r7, #16]
 800ffe2:	895b      	ldrh	r3, [r3, #10]
 800ffe4:	025b      	lsls	r3, r3, #9
 800ffe6:	64bb      	str	r3, [r7, #72]	; 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800ffe8:	68fb      	ldr	r3, [r7, #12]
 800ffea:	689b      	ldr	r3, [r3, #8]
 800ffec:	65bb      	str	r3, [r7, #88]	; 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800ffee:	68fb      	ldr	r3, [r7, #12]
 800fff0:	68db      	ldr	r3, [r3, #12]
 800fff2:	657b      	str	r3, [r7, #84]	; 0x54
 800fff4:	e016      	b.n	8010024 <f_open+0x2f4>
					clst = get_fat(&fp->obj, clst);
 800fff6:	68fb      	ldr	r3, [r7, #12]
 800fff8:	6db9      	ldr	r1, [r7, #88]	; 0x58
 800fffa:	4618      	mov	r0, r3
 800fffc:	f7fe fc29 	bl	800e852 <get_fat>
 8010000:	65b8      	str	r0, [r7, #88]	; 0x58
					if (clst <= 1) res = FR_INT_ERR;
 8010002:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010004:	2b01      	cmp	r3, #1
 8010006:	d802      	bhi.n	801000e <f_open+0x2de>
 8010008:	2302      	movs	r3, #2
 801000a:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 801000e:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 8010010:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010014:	d102      	bne.n	801001c <f_open+0x2ec>
 8010016:	2301      	movs	r3, #1
 8010018:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 801001c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801001e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010020:	1ad3      	subs	r3, r2, r3
 8010022:	657b      	str	r3, [r7, #84]	; 0x54
 8010024:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010028:	2b00      	cmp	r3, #0
 801002a:	d103      	bne.n	8010034 <f_open+0x304>
 801002c:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 801002e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8010030:	429a      	cmp	r2, r3
 8010032:	d8e0      	bhi.n	800fff6 <f_open+0x2c6>
				}
				fp->clust = clst;
 8010034:	68fb      	ldr	r3, [r7, #12]
 8010036:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8010038:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 801003a:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 801003e:	2b00      	cmp	r3, #0
 8010040:	d127      	bne.n	8010092 <f_open+0x362>
 8010042:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010044:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010048:	2b00      	cmp	r3, #0
 801004a:	d022      	beq.n	8010092 <f_open+0x362>
					if ((sc = clust2sect(fs, clst)) == 0) {
 801004c:	693b      	ldr	r3, [r7, #16]
 801004e:	6db9      	ldr	r1, [r7, #88]	; 0x58
 8010050:	4618      	mov	r0, r3
 8010052:	f7fe fbdf 	bl	800e814 <clust2sect>
 8010056:	6478      	str	r0, [r7, #68]	; 0x44
 8010058:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801005a:	2b00      	cmp	r3, #0
 801005c:	d103      	bne.n	8010066 <f_open+0x336>
						res = FR_INT_ERR;
 801005e:	2302      	movs	r3, #2
 8010060:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
 8010064:	e015      	b.n	8010092 <f_open+0x362>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 8010066:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8010068:	0a5a      	lsrs	r2, r3, #9
 801006a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801006c:	441a      	add	r2, r3
 801006e:	68fb      	ldr	r3, [r7, #12]
 8010070:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 8010072:	693b      	ldr	r3, [r7, #16]
 8010074:	7858      	ldrb	r0, [r3, #1]
 8010076:	68fb      	ldr	r3, [r7, #12]
 8010078:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801007c:	68fb      	ldr	r3, [r7, #12]
 801007e:	6a1a      	ldr	r2, [r3, #32]
 8010080:	2301      	movs	r3, #1
 8010082:	f7fd ffeb 	bl	800e05c <disk_read>
 8010086:	4603      	mov	r3, r0
 8010088:	2b00      	cmp	r3, #0
 801008a:	d002      	beq.n	8010092 <f_open+0x362>
 801008c:	2301      	movs	r3, #1
 801008e:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 8010092:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8010096:	2b00      	cmp	r3, #0
 8010098:	d002      	beq.n	80100a0 <f_open+0x370>
 801009a:	68fb      	ldr	r3, [r7, #12]
 801009c:	2200      	movs	r2, #0
 801009e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 80100a0:	693b      	ldr	r3, [r7, #16]
 80100a2:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 80100a6:	4611      	mov	r1, r2
 80100a8:	4618      	mov	r0, r3
 80100aa:	f7fe f94b 	bl	800e344 <unlock_fs>
 80100ae:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
}
 80100b2:	4618      	mov	r0, r3
 80100b4:	3760      	adds	r7, #96	; 0x60
 80100b6:	46bd      	mov	sp, r7
 80100b8:	bd80      	pop	{r7, pc}

080100ba <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80100ba:	b580      	push	{r7, lr}
 80100bc:	b08c      	sub	sp, #48	; 0x30
 80100be:	af00      	add	r7, sp, #0
 80100c0:	60f8      	str	r0, [r7, #12]
 80100c2:	60b9      	str	r1, [r7, #8]
 80100c4:	607a      	str	r2, [r7, #4]
 80100c6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80100c8:	68bb      	ldr	r3, [r7, #8]
 80100ca:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80100cc:	683b      	ldr	r3, [r7, #0]
 80100ce:	2200      	movs	r2, #0
 80100d0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80100d2:	68fb      	ldr	r3, [r7, #12]
 80100d4:	f107 0210 	add.w	r2, r7, #16
 80100d8:	4611      	mov	r1, r2
 80100da:	4618      	mov	r0, r3
 80100dc:	f7ff fd7c 	bl	800fbd8 <validate>
 80100e0:	4603      	mov	r3, r0
 80100e2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80100e6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d107      	bne.n	80100fe <f_write+0x44>
 80100ee:	68fb      	ldr	r3, [r7, #12]
 80100f0:	7d5b      	ldrb	r3, [r3, #21]
 80100f2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
 80100f6:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 80100fa:	2b00      	cmp	r3, #0
 80100fc:	d009      	beq.n	8010112 <f_write+0x58>
 80100fe:	693b      	ldr	r3, [r7, #16]
 8010100:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8010104:	4611      	mov	r1, r2
 8010106:	4618      	mov	r0, r3
 8010108:	f7fe f91c 	bl	800e344 <unlock_fs>
 801010c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8010110:	e173      	b.n	80103fa <f_write+0x340>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 8010112:	68fb      	ldr	r3, [r7, #12]
 8010114:	7d1b      	ldrb	r3, [r3, #20]
 8010116:	f003 0302 	and.w	r3, r3, #2
 801011a:	2b00      	cmp	r3, #0
 801011c:	d106      	bne.n	801012c <f_write+0x72>
 801011e:	693b      	ldr	r3, [r7, #16]
 8010120:	2107      	movs	r1, #7
 8010122:	4618      	mov	r0, r3
 8010124:	f7fe f90e 	bl	800e344 <unlock_fs>
 8010128:	2307      	movs	r3, #7
 801012a:	e166      	b.n	80103fa <f_write+0x340>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 801012c:	68fb      	ldr	r3, [r7, #12]
 801012e:	699a      	ldr	r2, [r3, #24]
 8010130:	687b      	ldr	r3, [r7, #4]
 8010132:	441a      	add	r2, r3
 8010134:	68fb      	ldr	r3, [r7, #12]
 8010136:	699b      	ldr	r3, [r3, #24]
 8010138:	429a      	cmp	r2, r3
 801013a:	f080 814b 	bcs.w	80103d4 <f_write+0x31a>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 801013e:	68fb      	ldr	r3, [r7, #12]
 8010140:	699b      	ldr	r3, [r3, #24]
 8010142:	43db      	mvns	r3, r3
 8010144:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 8010146:	e145      	b.n	80103d4 <f_write+0x31a>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010148:	68fb      	ldr	r3, [r7, #12]
 801014a:	699b      	ldr	r3, [r3, #24]
 801014c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010150:	2b00      	cmp	r3, #0
 8010152:	f040 8101 	bne.w	8010358 <f_write+0x29e>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 8010156:	68fb      	ldr	r3, [r7, #12]
 8010158:	699b      	ldr	r3, [r3, #24]
 801015a:	0a5b      	lsrs	r3, r3, #9
 801015c:	693a      	ldr	r2, [r7, #16]
 801015e:	8952      	ldrh	r2, [r2, #10]
 8010160:	3a01      	subs	r2, #1
 8010162:	4013      	ands	r3, r2
 8010164:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 8010166:	69bb      	ldr	r3, [r7, #24]
 8010168:	2b00      	cmp	r3, #0
 801016a:	d14d      	bne.n	8010208 <f_write+0x14e>
				if (fp->fptr == 0) {		/* On the top of the file? */
 801016c:	68fb      	ldr	r3, [r7, #12]
 801016e:	699b      	ldr	r3, [r3, #24]
 8010170:	2b00      	cmp	r3, #0
 8010172:	d10c      	bne.n	801018e <f_write+0xd4>
					clst = fp->obj.sclust;	/* Follow from the origin */
 8010174:	68fb      	ldr	r3, [r7, #12]
 8010176:	689b      	ldr	r3, [r3, #8]
 8010178:	62bb      	str	r3, [r7, #40]	; 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 801017a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801017c:	2b00      	cmp	r3, #0
 801017e:	d11a      	bne.n	80101b6 <f_write+0xfc>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	2100      	movs	r1, #0
 8010184:	4618      	mov	r0, r3
 8010186:	f7fe fd5d 	bl	800ec44 <create_chain>
 801018a:	62b8      	str	r0, [r7, #40]	; 0x28
 801018c:	e013      	b.n	80101b6 <f_write+0xfc>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 801018e:	68fb      	ldr	r3, [r7, #12]
 8010190:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010192:	2b00      	cmp	r3, #0
 8010194:	d007      	beq.n	80101a6 <f_write+0xec>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 8010196:	68fb      	ldr	r3, [r7, #12]
 8010198:	699b      	ldr	r3, [r3, #24]
 801019a:	4619      	mov	r1, r3
 801019c:	68f8      	ldr	r0, [r7, #12]
 801019e:	f7fe fde9 	bl	800ed74 <clmt_clust>
 80101a2:	62b8      	str	r0, [r7, #40]	; 0x28
 80101a4:	e007      	b.n	80101b6 <f_write+0xfc>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 80101a6:	68fa      	ldr	r2, [r7, #12]
 80101a8:	68fb      	ldr	r3, [r7, #12]
 80101aa:	69db      	ldr	r3, [r3, #28]
 80101ac:	4619      	mov	r1, r3
 80101ae:	4610      	mov	r0, r2
 80101b0:	f7fe fd48 	bl	800ec44 <create_chain>
 80101b4:	62b8      	str	r0, [r7, #40]	; 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80101b6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101b8:	2b00      	cmp	r3, #0
 80101ba:	f000 8110 	beq.w	80103de <f_write+0x324>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 80101be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101c0:	2b01      	cmp	r3, #1
 80101c2:	d109      	bne.n	80101d8 <f_write+0x11e>
 80101c4:	68fb      	ldr	r3, [r7, #12]
 80101c6:	2202      	movs	r2, #2
 80101c8:	755a      	strb	r2, [r3, #21]
 80101ca:	693b      	ldr	r3, [r7, #16]
 80101cc:	2102      	movs	r1, #2
 80101ce:	4618      	mov	r0, r3
 80101d0:	f7fe f8b8 	bl	800e344 <unlock_fs>
 80101d4:	2302      	movs	r3, #2
 80101d6:	e110      	b.n	80103fa <f_write+0x340>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80101d8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80101da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101de:	d109      	bne.n	80101f4 <f_write+0x13a>
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	2201      	movs	r2, #1
 80101e4:	755a      	strb	r2, [r3, #21]
 80101e6:	693b      	ldr	r3, [r7, #16]
 80101e8:	2101      	movs	r1, #1
 80101ea:	4618      	mov	r0, r3
 80101ec:	f7fe f8aa 	bl	800e344 <unlock_fs>
 80101f0:	2301      	movs	r3, #1
 80101f2:	e102      	b.n	80103fa <f_write+0x340>
				fp->clust = clst;			/* Update current cluster */
 80101f4:	68fb      	ldr	r3, [r7, #12]
 80101f6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80101f8:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	689b      	ldr	r3, [r3, #8]
 80101fe:	2b00      	cmp	r3, #0
 8010200:	d102      	bne.n	8010208 <f_write+0x14e>
 8010202:	68fb      	ldr	r3, [r7, #12]
 8010204:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010206:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 8010208:	68fb      	ldr	r3, [r7, #12]
 801020a:	7d1b      	ldrb	r3, [r3, #20]
 801020c:	b25b      	sxtb	r3, r3
 801020e:	2b00      	cmp	r3, #0
 8010210:	da1d      	bge.n	801024e <f_write+0x194>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010212:	693b      	ldr	r3, [r7, #16]
 8010214:	7858      	ldrb	r0, [r3, #1]
 8010216:	68fb      	ldr	r3, [r7, #12]
 8010218:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801021c:	68fb      	ldr	r3, [r7, #12]
 801021e:	6a1a      	ldr	r2, [r3, #32]
 8010220:	2301      	movs	r3, #1
 8010222:	f7fd ff3b 	bl	800e09c <disk_write>
 8010226:	4603      	mov	r3, r0
 8010228:	2b00      	cmp	r3, #0
 801022a:	d009      	beq.n	8010240 <f_write+0x186>
 801022c:	68fb      	ldr	r3, [r7, #12]
 801022e:	2201      	movs	r2, #1
 8010230:	755a      	strb	r2, [r3, #21]
 8010232:	693b      	ldr	r3, [r7, #16]
 8010234:	2101      	movs	r1, #1
 8010236:	4618      	mov	r0, r3
 8010238:	f7fe f884 	bl	800e344 <unlock_fs>
 801023c:	2301      	movs	r3, #1
 801023e:	e0dc      	b.n	80103fa <f_write+0x340>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010240:	68fb      	ldr	r3, [r7, #12]
 8010242:	7d1b      	ldrb	r3, [r3, #20]
 8010244:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010248:	b2da      	uxtb	r2, r3
 801024a:	68fb      	ldr	r3, [r7, #12]
 801024c:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 801024e:	693a      	ldr	r2, [r7, #16]
 8010250:	68fb      	ldr	r3, [r7, #12]
 8010252:	69db      	ldr	r3, [r3, #28]
 8010254:	4619      	mov	r1, r3
 8010256:	4610      	mov	r0, r2
 8010258:	f7fe fadc 	bl	800e814 <clust2sect>
 801025c:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 801025e:	697b      	ldr	r3, [r7, #20]
 8010260:	2b00      	cmp	r3, #0
 8010262:	d109      	bne.n	8010278 <f_write+0x1be>
 8010264:	68fb      	ldr	r3, [r7, #12]
 8010266:	2202      	movs	r2, #2
 8010268:	755a      	strb	r2, [r3, #21]
 801026a:	693b      	ldr	r3, [r7, #16]
 801026c:	2102      	movs	r1, #2
 801026e:	4618      	mov	r0, r3
 8010270:	f7fe f868 	bl	800e344 <unlock_fs>
 8010274:	2302      	movs	r3, #2
 8010276:	e0c0      	b.n	80103fa <f_write+0x340>
			sect += csect;
 8010278:	697a      	ldr	r2, [r7, #20]
 801027a:	69bb      	ldr	r3, [r7, #24]
 801027c:	4413      	add	r3, r2
 801027e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010280:	687b      	ldr	r3, [r7, #4]
 8010282:	0a5b      	lsrs	r3, r3, #9
 8010284:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010286:	6a3b      	ldr	r3, [r7, #32]
 8010288:	2b00      	cmp	r3, #0
 801028a:	d041      	beq.n	8010310 <f_write+0x256>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801028c:	69ba      	ldr	r2, [r7, #24]
 801028e:	6a3b      	ldr	r3, [r7, #32]
 8010290:	4413      	add	r3, r2
 8010292:	693a      	ldr	r2, [r7, #16]
 8010294:	8952      	ldrh	r2, [r2, #10]
 8010296:	4293      	cmp	r3, r2
 8010298:	d905      	bls.n	80102a6 <f_write+0x1ec>
					cc = fs->csize - csect;
 801029a:	693b      	ldr	r3, [r7, #16]
 801029c:	895b      	ldrh	r3, [r3, #10]
 801029e:	461a      	mov	r2, r3
 80102a0:	69bb      	ldr	r3, [r7, #24]
 80102a2:	1ad3      	subs	r3, r2, r3
 80102a4:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80102a6:	693b      	ldr	r3, [r7, #16]
 80102a8:	7858      	ldrb	r0, [r3, #1]
 80102aa:	6a3b      	ldr	r3, [r7, #32]
 80102ac:	697a      	ldr	r2, [r7, #20]
 80102ae:	69f9      	ldr	r1, [r7, #28]
 80102b0:	f7fd fef4 	bl	800e09c <disk_write>
 80102b4:	4603      	mov	r3, r0
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	d009      	beq.n	80102ce <f_write+0x214>
 80102ba:	68fb      	ldr	r3, [r7, #12]
 80102bc:	2201      	movs	r2, #1
 80102be:	755a      	strb	r2, [r3, #21]
 80102c0:	693b      	ldr	r3, [r7, #16]
 80102c2:	2101      	movs	r1, #1
 80102c4:	4618      	mov	r0, r3
 80102c6:	f7fe f83d 	bl	800e344 <unlock_fs>
 80102ca:	2301      	movs	r3, #1
 80102cc:	e095      	b.n	80103fa <f_write+0x340>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 80102ce:	68fb      	ldr	r3, [r7, #12]
 80102d0:	6a1a      	ldr	r2, [r3, #32]
 80102d2:	697b      	ldr	r3, [r7, #20]
 80102d4:	1ad3      	subs	r3, r2, r3
 80102d6:	6a3a      	ldr	r2, [r7, #32]
 80102d8:	429a      	cmp	r2, r3
 80102da:	d915      	bls.n	8010308 <f_write+0x24e>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 80102dc:	68fb      	ldr	r3, [r7, #12]
 80102de:	f103 0030 	add.w	r0, r3, #48	; 0x30
 80102e2:	68fb      	ldr	r3, [r7, #12]
 80102e4:	6a1a      	ldr	r2, [r3, #32]
 80102e6:	697b      	ldr	r3, [r7, #20]
 80102e8:	1ad3      	subs	r3, r2, r3
 80102ea:	025b      	lsls	r3, r3, #9
 80102ec:	69fa      	ldr	r2, [r7, #28]
 80102ee:	4413      	add	r3, r2
 80102f0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80102f4:	4619      	mov	r1, r3
 80102f6:	f7fd ff91 	bl	800e21c <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80102fa:	68fb      	ldr	r3, [r7, #12]
 80102fc:	7d1b      	ldrb	r3, [r3, #20]
 80102fe:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010302:	b2da      	uxtb	r2, r3
 8010304:	68fb      	ldr	r3, [r7, #12]
 8010306:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 8010308:	6a3b      	ldr	r3, [r7, #32]
 801030a:	025b      	lsls	r3, r3, #9
 801030c:	627b      	str	r3, [r7, #36]	; 0x24
				continue;
 801030e:	e044      	b.n	801039a <f_write+0x2e0>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010310:	68fb      	ldr	r3, [r7, #12]
 8010312:	6a1b      	ldr	r3, [r3, #32]
 8010314:	697a      	ldr	r2, [r7, #20]
 8010316:	429a      	cmp	r2, r3
 8010318:	d01b      	beq.n	8010352 <f_write+0x298>
				fp->fptr < fp->obj.objsize &&
 801031a:	68fb      	ldr	r3, [r7, #12]
 801031c:	699a      	ldr	r2, [r3, #24]
 801031e:	68fb      	ldr	r3, [r7, #12]
 8010320:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 8010322:	429a      	cmp	r2, r3
 8010324:	d215      	bcs.n	8010352 <f_write+0x298>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 8010326:	693b      	ldr	r3, [r7, #16]
 8010328:	7858      	ldrb	r0, [r3, #1]
 801032a:	68fb      	ldr	r3, [r7, #12]
 801032c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010330:	2301      	movs	r3, #1
 8010332:	697a      	ldr	r2, [r7, #20]
 8010334:	f7fd fe92 	bl	800e05c <disk_read>
 8010338:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 801033a:	2b00      	cmp	r3, #0
 801033c:	d009      	beq.n	8010352 <f_write+0x298>
					ABORT(fs, FR_DISK_ERR);
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	2201      	movs	r2, #1
 8010342:	755a      	strb	r2, [r3, #21]
 8010344:	693b      	ldr	r3, [r7, #16]
 8010346:	2101      	movs	r1, #1
 8010348:	4618      	mov	r0, r3
 801034a:	f7fd fffb 	bl	800e344 <unlock_fs>
 801034e:	2301      	movs	r3, #1
 8010350:	e053      	b.n	80103fa <f_write+0x340>
			}
#endif
			fp->sect = sect;
 8010352:	68fb      	ldr	r3, [r7, #12]
 8010354:	697a      	ldr	r2, [r7, #20]
 8010356:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	699b      	ldr	r3, [r3, #24]
 801035c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010360:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8010364:	627b      	str	r3, [r7, #36]	; 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010366:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010368:	687b      	ldr	r3, [r7, #4]
 801036a:	429a      	cmp	r2, r3
 801036c:	d901      	bls.n	8010372 <f_write+0x2b8>
 801036e:	687b      	ldr	r3, [r7, #4]
 8010370:	627b      	str	r3, [r7, #36]	; 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 8010372:	68fb      	ldr	r3, [r7, #12]
 8010374:	f103 0230 	add.w	r2, r3, #48	; 0x30
 8010378:	68fb      	ldr	r3, [r7, #12]
 801037a:	699b      	ldr	r3, [r3, #24]
 801037c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010380:	4413      	add	r3, r2
 8010382:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8010384:	69f9      	ldr	r1, [r7, #28]
 8010386:	4618      	mov	r0, r3
 8010388:	f7fd ff48 	bl	800e21c <mem_cpy>
		fp->flag |= FA_DIRTY;
 801038c:	68fb      	ldr	r3, [r7, #12]
 801038e:	7d1b      	ldrb	r3, [r3, #20]
 8010390:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8010394:	b2da      	uxtb	r2, r3
 8010396:	68fb      	ldr	r3, [r7, #12]
 8010398:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 801039a:	69fa      	ldr	r2, [r7, #28]
 801039c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801039e:	4413      	add	r3, r2
 80103a0:	61fb      	str	r3, [r7, #28]
 80103a2:	68fb      	ldr	r3, [r7, #12]
 80103a4:	699a      	ldr	r2, [r3, #24]
 80103a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103a8:	441a      	add	r2, r3
 80103aa:	68fb      	ldr	r3, [r7, #12]
 80103ac:	619a      	str	r2, [r3, #24]
 80103ae:	68fb      	ldr	r3, [r7, #12]
 80103b0:	68da      	ldr	r2, [r3, #12]
 80103b2:	68fb      	ldr	r3, [r7, #12]
 80103b4:	699b      	ldr	r3, [r3, #24]
 80103b6:	429a      	cmp	r2, r3
 80103b8:	bf38      	it	cc
 80103ba:	461a      	movcc	r2, r3
 80103bc:	68fb      	ldr	r3, [r7, #12]
 80103be:	60da      	str	r2, [r3, #12]
 80103c0:	683b      	ldr	r3, [r7, #0]
 80103c2:	681a      	ldr	r2, [r3, #0]
 80103c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103c6:	441a      	add	r2, r3
 80103c8:	683b      	ldr	r3, [r7, #0]
 80103ca:	601a      	str	r2, [r3, #0]
 80103cc:	687a      	ldr	r2, [r7, #4]
 80103ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80103d0:	1ad3      	subs	r3, r2, r3
 80103d2:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	2b00      	cmp	r3, #0
 80103d8:	f47f aeb6 	bne.w	8010148 <f_write+0x8e>
 80103dc:	e000      	b.n	80103e0 <f_write+0x326>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 80103de:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 80103e0:	68fb      	ldr	r3, [r7, #12]
 80103e2:	7d1b      	ldrb	r3, [r3, #20]
 80103e4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80103e8:	b2da      	uxtb	r2, r3
 80103ea:	68fb      	ldr	r3, [r7, #12]
 80103ec:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 80103ee:	693b      	ldr	r3, [r7, #16]
 80103f0:	2100      	movs	r1, #0
 80103f2:	4618      	mov	r0, r3
 80103f4:	f7fd ffa6 	bl	800e344 <unlock_fs>
 80103f8:	2300      	movs	r3, #0
}
 80103fa:	4618      	mov	r0, r3
 80103fc:	3730      	adds	r7, #48	; 0x30
 80103fe:	46bd      	mov	sp, r7
 8010400:	bd80      	pop	{r7, pc}

08010402 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010402:	b580      	push	{r7, lr}
 8010404:	b086      	sub	sp, #24
 8010406:	af00      	add	r7, sp, #0
 8010408:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801040a:	687b      	ldr	r3, [r7, #4]
 801040c:	f107 0208 	add.w	r2, r7, #8
 8010410:	4611      	mov	r1, r2
 8010412:	4618      	mov	r0, r3
 8010414:	f7ff fbe0 	bl	800fbd8 <validate>
 8010418:	4603      	mov	r3, r0
 801041a:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 801041c:	7dfb      	ldrb	r3, [r7, #23]
 801041e:	2b00      	cmp	r3, #0
 8010420:	d16d      	bne.n	80104fe <f_sync+0xfc>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 8010422:	687b      	ldr	r3, [r7, #4]
 8010424:	7d1b      	ldrb	r3, [r3, #20]
 8010426:	f003 0340 	and.w	r3, r3, #64	; 0x40
 801042a:	2b00      	cmp	r3, #0
 801042c:	d067      	beq.n	80104fe <f_sync+0xfc>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 801042e:	687b      	ldr	r3, [r7, #4]
 8010430:	7d1b      	ldrb	r3, [r3, #20]
 8010432:	b25b      	sxtb	r3, r3
 8010434:	2b00      	cmp	r3, #0
 8010436:	da1a      	bge.n	801046e <f_sync+0x6c>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 8010438:	68bb      	ldr	r3, [r7, #8]
 801043a:	7858      	ldrb	r0, [r3, #1]
 801043c:	687b      	ldr	r3, [r7, #4]
 801043e:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	6a1a      	ldr	r2, [r3, #32]
 8010446:	2301      	movs	r3, #1
 8010448:	f7fd fe28 	bl	800e09c <disk_write>
 801044c:	4603      	mov	r3, r0
 801044e:	2b00      	cmp	r3, #0
 8010450:	d006      	beq.n	8010460 <f_sync+0x5e>
 8010452:	68bb      	ldr	r3, [r7, #8]
 8010454:	2101      	movs	r1, #1
 8010456:	4618      	mov	r0, r3
 8010458:	f7fd ff74 	bl	800e344 <unlock_fs>
 801045c:	2301      	movs	r3, #1
 801045e:	e055      	b.n	801050c <f_sync+0x10a>
				fp->flag &= (BYTE)~FA_DIRTY;
 8010460:	687b      	ldr	r3, [r7, #4]
 8010462:	7d1b      	ldrb	r3, [r3, #20]
 8010464:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010468:	b2da      	uxtb	r2, r3
 801046a:	687b      	ldr	r3, [r7, #4]
 801046c:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 801046e:	f7fd f873 	bl	800d558 <get_fattime>
 8010472:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 8010474:	68ba      	ldr	r2, [r7, #8]
 8010476:	687b      	ldr	r3, [r7, #4]
 8010478:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801047a:	4619      	mov	r1, r3
 801047c:	4610      	mov	r0, r2
 801047e:	f7fe f92d 	bl	800e6dc <move_window>
 8010482:	4603      	mov	r3, r0
 8010484:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 8010486:	7dfb      	ldrb	r3, [r7, #23]
 8010488:	2b00      	cmp	r3, #0
 801048a:	d138      	bne.n	80104fe <f_sync+0xfc>
					dir = fp->dir_ptr;
 801048c:	687b      	ldr	r3, [r7, #4]
 801048e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8010490:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 8010492:	68fb      	ldr	r3, [r7, #12]
 8010494:	330b      	adds	r3, #11
 8010496:	781a      	ldrb	r2, [r3, #0]
 8010498:	68fb      	ldr	r3, [r7, #12]
 801049a:	330b      	adds	r3, #11
 801049c:	f042 0220 	orr.w	r2, r2, #32
 80104a0:	b2d2      	uxtb	r2, r2
 80104a2:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 80104a4:	687b      	ldr	r3, [r7, #4]
 80104a6:	6818      	ldr	r0, [r3, #0]
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	689b      	ldr	r3, [r3, #8]
 80104ac:	461a      	mov	r2, r3
 80104ae:	68f9      	ldr	r1, [r7, #12]
 80104b0:	f7fe fe3a 	bl	800f128 <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 80104b4:	68fb      	ldr	r3, [r7, #12]
 80104b6:	f103 021c 	add.w	r2, r3, #28
 80104ba:	687b      	ldr	r3, [r7, #4]
 80104bc:	68db      	ldr	r3, [r3, #12]
 80104be:	4619      	mov	r1, r3
 80104c0:	4610      	mov	r0, r2
 80104c2:	f7fd fe7f 	bl	800e1c4 <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 80104c6:	68fb      	ldr	r3, [r7, #12]
 80104c8:	3316      	adds	r3, #22
 80104ca:	6939      	ldr	r1, [r7, #16]
 80104cc:	4618      	mov	r0, r3
 80104ce:	f7fd fe79 	bl	800e1c4 <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 80104d2:	68fb      	ldr	r3, [r7, #12]
 80104d4:	3312      	adds	r3, #18
 80104d6:	2100      	movs	r1, #0
 80104d8:	4618      	mov	r0, r3
 80104da:	f7fd fe58 	bl	800e18e <st_word>
					fs->wflag = 1;
 80104de:	68bb      	ldr	r3, [r7, #8]
 80104e0:	2201      	movs	r2, #1
 80104e2:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 80104e4:	68bb      	ldr	r3, [r7, #8]
 80104e6:	4618      	mov	r0, r3
 80104e8:	f7fe f926 	bl	800e738 <sync_fs>
 80104ec:	4603      	mov	r3, r0
 80104ee:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 80104f0:	687b      	ldr	r3, [r7, #4]
 80104f2:	7d1b      	ldrb	r3, [r3, #20]
 80104f4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80104f8:	b2da      	uxtb	r2, r3
 80104fa:	687b      	ldr	r3, [r7, #4]
 80104fc:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 80104fe:	68bb      	ldr	r3, [r7, #8]
 8010500:	7dfa      	ldrb	r2, [r7, #23]
 8010502:	4611      	mov	r1, r2
 8010504:	4618      	mov	r0, r3
 8010506:	f7fd ff1d 	bl	800e344 <unlock_fs>
 801050a:	7dfb      	ldrb	r3, [r7, #23]
}
 801050c:	4618      	mov	r0, r3
 801050e:	3718      	adds	r7, #24
 8010510:	46bd      	mov	sp, r7
 8010512:	bd80      	pop	{r7, pc}

08010514 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010514:	b580      	push	{r7, lr}
 8010516:	b084      	sub	sp, #16
 8010518:	af00      	add	r7, sp, #0
 801051a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 801051c:	6878      	ldr	r0, [r7, #4]
 801051e:	f7ff ff70 	bl	8010402 <f_sync>
 8010522:	4603      	mov	r3, r0
 8010524:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 8010526:	7bfb      	ldrb	r3, [r7, #15]
 8010528:	2b00      	cmp	r3, #0
 801052a:	d11d      	bne.n	8010568 <f_close+0x54>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 801052c:	687b      	ldr	r3, [r7, #4]
 801052e:	f107 0208 	add.w	r2, r7, #8
 8010532:	4611      	mov	r1, r2
 8010534:	4618      	mov	r0, r3
 8010536:	f7ff fb4f 	bl	800fbd8 <validate>
 801053a:	4603      	mov	r3, r0
 801053c:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 801053e:	7bfb      	ldrb	r3, [r7, #15]
 8010540:	2b00      	cmp	r3, #0
 8010542:	d111      	bne.n	8010568 <f_close+0x54>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	691b      	ldr	r3, [r3, #16]
 8010548:	4618      	mov	r0, r3
 801054a:	f7fe f823 	bl	800e594 <dec_lock>
 801054e:	4603      	mov	r3, r0
 8010550:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 8010552:	7bfb      	ldrb	r3, [r7, #15]
 8010554:	2b00      	cmp	r3, #0
 8010556:	d102      	bne.n	801055e <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	2200      	movs	r2, #0
 801055c:	601a      	str	r2, [r3, #0]
			}
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
 801055e:	68bb      	ldr	r3, [r7, #8]
 8010560:	2100      	movs	r1, #0
 8010562:	4618      	mov	r0, r3
 8010564:	f7fd feee 	bl	800e344 <unlock_fs>
#endif
		}
	}
	return res;
 8010568:	7bfb      	ldrb	r3, [r7, #15]
}
 801056a:	4618      	mov	r0, r3
 801056c:	3710      	adds	r7, #16
 801056e:	46bd      	mov	sp, r7
 8010570:	bd80      	pop	{r7, pc}

08010572 <f_lseek>:

FRESULT f_lseek (
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File pointer from top of file */
)
{
 8010572:	b580      	push	{r7, lr}
 8010574:	b090      	sub	sp, #64	; 0x40
 8010576:	af00      	add	r7, sp, #0
 8010578:	6078      	str	r0, [r7, #4]
 801057a:	6039      	str	r1, [r7, #0]
	FSIZE_t ifptr;
#if _USE_FASTSEEK
	DWORD cl, pcl, ncl, tcl, dsc, tlen, ulen, *tbl;
#endif

	res = validate(&fp->obj, &fs);		/* Check validity of the file object */
 801057c:	687b      	ldr	r3, [r7, #4]
 801057e:	f107 0208 	add.w	r2, r7, #8
 8010582:	4611      	mov	r1, r2
 8010584:	4618      	mov	r0, r3
 8010586:	f7ff fb27 	bl	800fbd8 <validate>
 801058a:	4603      	mov	r3, r0
 801058c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if (res == FR_OK) res = (FRESULT)fp->err;
 8010590:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8010594:	2b00      	cmp	r3, #0
 8010596:	d103      	bne.n	80105a0 <f_lseek+0x2e>
 8010598:	687b      	ldr	r3, [r7, #4]
 801059a:	7d5b      	ldrb	r3, [r3, #21]
 801059c:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
#if _FS_EXFAT && !_FS_READONLY
	if (res == FR_OK && fs->fs_type == FS_EXFAT) {
		res = fill_last_frag(&fp->obj, fp->clust, 0xFFFFFFFF);	/* Fill last fragment on the FAT if needed */
	}
#endif
	if (res != FR_OK) LEAVE_FF(fs, res);
 80105a0:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80105a4:	2b00      	cmp	r3, #0
 80105a6:	d009      	beq.n	80105bc <f_lseek+0x4a>
 80105a8:	68bb      	ldr	r3, [r7, #8]
 80105aa:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 80105ae:	4611      	mov	r1, r2
 80105b0:	4618      	mov	r0, r3
 80105b2:	f7fd fec7 	bl	800e344 <unlock_fs>
 80105b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80105ba:	e229      	b.n	8010a10 <f_lseek+0x49e>

#if _USE_FASTSEEK
	if (fp->cltbl) {	/* Fast seek */
 80105bc:	687b      	ldr	r3, [r7, #4]
 80105be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105c0:	2b00      	cmp	r3, #0
 80105c2:	f000 80ea 	beq.w	801079a <f_lseek+0x228>
		if (ofs == CREATE_LINKMAP) {	/* Create CLMT */
 80105c6:	683b      	ldr	r3, [r7, #0]
 80105c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80105cc:	d164      	bne.n	8010698 <f_lseek+0x126>
			tbl = fp->cltbl;
 80105ce:	687b      	ldr	r3, [r7, #4]
 80105d0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80105d2:	627b      	str	r3, [r7, #36]	; 0x24
			tlen = *tbl++; ulen = 2;	/* Given table size and required table size */
 80105d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105d6:	1d1a      	adds	r2, r3, #4
 80105d8:	627a      	str	r2, [r7, #36]	; 0x24
 80105da:	681b      	ldr	r3, [r3, #0]
 80105dc:	617b      	str	r3, [r7, #20]
 80105de:	2302      	movs	r3, #2
 80105e0:	62bb      	str	r3, [r7, #40]	; 0x28
			cl = fp->obj.sclust;		/* Origin of the chain */
 80105e2:	687b      	ldr	r3, [r7, #4]
 80105e4:	689b      	ldr	r3, [r3, #8]
 80105e6:	633b      	str	r3, [r7, #48]	; 0x30
			if (cl) {
 80105e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105ea:	2b00      	cmp	r3, #0
 80105ec:	d044      	beq.n	8010678 <f_lseek+0x106>
				do {
					/* Get a fragment */
					tcl = cl; ncl = 0; ulen += 2;	/* Top, length and used items */
 80105ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105f0:	613b      	str	r3, [r7, #16]
 80105f2:	2300      	movs	r3, #0
 80105f4:	62fb      	str	r3, [r7, #44]	; 0x2c
 80105f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80105f8:	3302      	adds	r3, #2
 80105fa:	62bb      	str	r3, [r7, #40]	; 0x28
					do {
						pcl = cl; ncl++;
 80105fc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80105fe:	60fb      	str	r3, [r7, #12]
 8010600:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8010602:	3301      	adds	r3, #1
 8010604:	62fb      	str	r3, [r7, #44]	; 0x2c
						cl = get_fat(&fp->obj, cl);
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	6b39      	ldr	r1, [r7, #48]	; 0x30
 801060a:	4618      	mov	r0, r3
 801060c:	f7fe f921 	bl	800e852 <get_fat>
 8010610:	6338      	str	r0, [r7, #48]	; 0x30
						if (cl <= 1) ABORT(fs, FR_INT_ERR);
 8010612:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8010614:	2b01      	cmp	r3, #1
 8010616:	d809      	bhi.n	801062c <f_lseek+0xba>
 8010618:	687b      	ldr	r3, [r7, #4]
 801061a:	2202      	movs	r2, #2
 801061c:	755a      	strb	r2, [r3, #21]
 801061e:	68bb      	ldr	r3, [r7, #8]
 8010620:	2102      	movs	r1, #2
 8010622:	4618      	mov	r0, r3
 8010624:	f7fd fe8e 	bl	800e344 <unlock_fs>
 8010628:	2302      	movs	r3, #2
 801062a:	e1f1      	b.n	8010a10 <f_lseek+0x49e>
						if (cl == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 801062c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801062e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8010632:	d109      	bne.n	8010648 <f_lseek+0xd6>
 8010634:	687b      	ldr	r3, [r7, #4]
 8010636:	2201      	movs	r2, #1
 8010638:	755a      	strb	r2, [r3, #21]
 801063a:	68bb      	ldr	r3, [r7, #8]
 801063c:	2101      	movs	r1, #1
 801063e:	4618      	mov	r0, r3
 8010640:	f7fd fe80 	bl	800e344 <unlock_fs>
 8010644:	2301      	movs	r3, #1
 8010646:	e1e3      	b.n	8010a10 <f_lseek+0x49e>
					} while (cl == pcl + 1);
 8010648:	68fb      	ldr	r3, [r7, #12]
 801064a:	3301      	adds	r3, #1
 801064c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801064e:	429a      	cmp	r2, r3
 8010650:	d0d4      	beq.n	80105fc <f_lseek+0x8a>
					if (ulen <= tlen) {		/* Store the length and top of the fragment */
 8010652:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010654:	697b      	ldr	r3, [r7, #20]
 8010656:	429a      	cmp	r2, r3
 8010658:	d809      	bhi.n	801066e <f_lseek+0xfc>
						*tbl++ = ncl; *tbl++ = tcl;
 801065a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801065c:	1d1a      	adds	r2, r3, #4
 801065e:	627a      	str	r2, [r7, #36]	; 0x24
 8010660:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8010662:	601a      	str	r2, [r3, #0]
 8010664:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010666:	1d1a      	adds	r2, r3, #4
 8010668:	627a      	str	r2, [r7, #36]	; 0x24
 801066a:	693a      	ldr	r2, [r7, #16]
 801066c:	601a      	str	r2, [r3, #0]
					}
				} while (cl < fs->n_fatent);	/* Repeat until end of chain */
 801066e:	68bb      	ldr	r3, [r7, #8]
 8010670:	699b      	ldr	r3, [r3, #24]
 8010672:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8010674:	429a      	cmp	r2, r3
 8010676:	d3ba      	bcc.n	80105ee <f_lseek+0x7c>
			}
			*fp->cltbl = ulen;	/* Number of items used */
 8010678:	687b      	ldr	r3, [r7, #4]
 801067a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801067c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 801067e:	601a      	str	r2, [r3, #0]
			if (ulen <= tlen) {
 8010680:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8010682:	697b      	ldr	r3, [r7, #20]
 8010684:	429a      	cmp	r2, r3
 8010686:	d803      	bhi.n	8010690 <f_lseek+0x11e>
				*tbl = 0;		/* Terminate table */
 8010688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801068a:	2200      	movs	r2, #0
 801068c:	601a      	str	r2, [r3, #0]
 801068e:	e1b6      	b.n	80109fe <f_lseek+0x48c>
			} else {
				res = FR_NOT_ENOUGH_CORE;	/* Given table size is smaller than required */
 8010690:	2311      	movs	r3, #17
 8010692:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
 8010696:	e1b2      	b.n	80109fe <f_lseek+0x48c>
			}
		} else {						/* Fast seek */
			if (ofs > fp->obj.objsize) ofs = fp->obj.objsize;	/* Clip offset at the file size */
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	68db      	ldr	r3, [r3, #12]
 801069c:	683a      	ldr	r2, [r7, #0]
 801069e:	429a      	cmp	r2, r3
 80106a0:	d902      	bls.n	80106a8 <f_lseek+0x136>
 80106a2:	687b      	ldr	r3, [r7, #4]
 80106a4:	68db      	ldr	r3, [r3, #12]
 80106a6:	603b      	str	r3, [r7, #0]
			fp->fptr = ofs;				/* Set file pointer */
 80106a8:	687b      	ldr	r3, [r7, #4]
 80106aa:	683a      	ldr	r2, [r7, #0]
 80106ac:	619a      	str	r2, [r3, #24]
			if (ofs) {
 80106ae:	683b      	ldr	r3, [r7, #0]
 80106b0:	2b00      	cmp	r3, #0
 80106b2:	f000 81a4 	beq.w	80109fe <f_lseek+0x48c>
				fp->clust = clmt_clust(fp, ofs - 1);
 80106b6:	683b      	ldr	r3, [r7, #0]
 80106b8:	3b01      	subs	r3, #1
 80106ba:	4619      	mov	r1, r3
 80106bc:	6878      	ldr	r0, [r7, #4]
 80106be:	f7fe fb59 	bl	800ed74 <clmt_clust>
 80106c2:	4602      	mov	r2, r0
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	61da      	str	r2, [r3, #28]
				dsc = clust2sect(fs, fp->clust);
 80106c8:	68ba      	ldr	r2, [r7, #8]
 80106ca:	687b      	ldr	r3, [r7, #4]
 80106cc:	69db      	ldr	r3, [r3, #28]
 80106ce:	4619      	mov	r1, r3
 80106d0:	4610      	mov	r0, r2
 80106d2:	f7fe f89f 	bl	800e814 <clust2sect>
 80106d6:	61b8      	str	r0, [r7, #24]
				if (!dsc) ABORT(fs, FR_INT_ERR);
 80106d8:	69bb      	ldr	r3, [r7, #24]
 80106da:	2b00      	cmp	r3, #0
 80106dc:	d109      	bne.n	80106f2 <f_lseek+0x180>
 80106de:	687b      	ldr	r3, [r7, #4]
 80106e0:	2202      	movs	r2, #2
 80106e2:	755a      	strb	r2, [r3, #21]
 80106e4:	68bb      	ldr	r3, [r7, #8]
 80106e6:	2102      	movs	r1, #2
 80106e8:	4618      	mov	r0, r3
 80106ea:	f7fd fe2b 	bl	800e344 <unlock_fs>
 80106ee:	2302      	movs	r3, #2
 80106f0:	e18e      	b.n	8010a10 <f_lseek+0x49e>
				dsc += (DWORD)((ofs - 1) / SS(fs)) & (fs->csize - 1);
 80106f2:	683b      	ldr	r3, [r7, #0]
 80106f4:	3b01      	subs	r3, #1
 80106f6:	0a5b      	lsrs	r3, r3, #9
 80106f8:	68ba      	ldr	r2, [r7, #8]
 80106fa:	8952      	ldrh	r2, [r2, #10]
 80106fc:	3a01      	subs	r2, #1
 80106fe:	4013      	ands	r3, r2
 8010700:	69ba      	ldr	r2, [r7, #24]
 8010702:	4413      	add	r3, r2
 8010704:	61bb      	str	r3, [r7, #24]
				if (fp->fptr % SS(fs) && dsc != fp->sect) {	/* Refill sector cache if needed */
 8010706:	687b      	ldr	r3, [r7, #4]
 8010708:	699b      	ldr	r3, [r3, #24]
 801070a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801070e:	2b00      	cmp	r3, #0
 8010710:	f000 8175 	beq.w	80109fe <f_lseek+0x48c>
 8010714:	687b      	ldr	r3, [r7, #4]
 8010716:	6a1b      	ldr	r3, [r3, #32]
 8010718:	69ba      	ldr	r2, [r7, #24]
 801071a:	429a      	cmp	r2, r3
 801071c:	f000 816f 	beq.w	80109fe <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
					if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 8010720:	687b      	ldr	r3, [r7, #4]
 8010722:	7d1b      	ldrb	r3, [r3, #20]
 8010724:	b25b      	sxtb	r3, r3
 8010726:	2b00      	cmp	r3, #0
 8010728:	da1d      	bge.n	8010766 <f_lseek+0x1f4>
						if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 801072a:	68bb      	ldr	r3, [r7, #8]
 801072c:	7858      	ldrb	r0, [r3, #1]
 801072e:	687b      	ldr	r3, [r7, #4]
 8010730:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010734:	687b      	ldr	r3, [r7, #4]
 8010736:	6a1a      	ldr	r2, [r3, #32]
 8010738:	2301      	movs	r3, #1
 801073a:	f7fd fcaf 	bl	800e09c <disk_write>
 801073e:	4603      	mov	r3, r0
 8010740:	2b00      	cmp	r3, #0
 8010742:	d009      	beq.n	8010758 <f_lseek+0x1e6>
 8010744:	687b      	ldr	r3, [r7, #4]
 8010746:	2201      	movs	r2, #1
 8010748:	755a      	strb	r2, [r3, #21]
 801074a:	68bb      	ldr	r3, [r7, #8]
 801074c:	2101      	movs	r1, #1
 801074e:	4618      	mov	r0, r3
 8010750:	f7fd fdf8 	bl	800e344 <unlock_fs>
 8010754:	2301      	movs	r3, #1
 8010756:	e15b      	b.n	8010a10 <f_lseek+0x49e>
						fp->flag &= (BYTE)~FA_DIRTY;
 8010758:	687b      	ldr	r3, [r7, #4]
 801075a:	7d1b      	ldrb	r3, [r3, #20]
 801075c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8010760:	b2da      	uxtb	r2, r3
 8010762:	687b      	ldr	r3, [r7, #4]
 8010764:	751a      	strb	r2, [r3, #20]
					}
#endif
					if (disk_read(fs->drv, fp->buf, dsc, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Load current sector */
 8010766:	68bb      	ldr	r3, [r7, #8]
 8010768:	7858      	ldrb	r0, [r3, #1]
 801076a:	687b      	ldr	r3, [r7, #4]
 801076c:	f103 0130 	add.w	r1, r3, #48	; 0x30
 8010770:	2301      	movs	r3, #1
 8010772:	69ba      	ldr	r2, [r7, #24]
 8010774:	f7fd fc72 	bl	800e05c <disk_read>
 8010778:	4603      	mov	r3, r0
 801077a:	2b00      	cmp	r3, #0
 801077c:	d009      	beq.n	8010792 <f_lseek+0x220>
 801077e:	687b      	ldr	r3, [r7, #4]
 8010780:	2201      	movs	r2, #1
 8010782:	755a      	strb	r2, [r3, #21]
 8010784:	68bb      	ldr	r3, [r7, #8]
 8010786:	2101      	movs	r1, #1
 8010788:	4618      	mov	r0, r3
 801078a:	f7fd fddb 	bl	800e344 <unlock_fs>
 801078e:	2301      	movs	r3, #1
 8010790:	e13e      	b.n	8010a10 <f_lseek+0x49e>
#endif
					fp->sect = dsc;
 8010792:	687b      	ldr	r3, [r7, #4]
 8010794:	69ba      	ldr	r2, [r7, #24]
 8010796:	621a      	str	r2, [r3, #32]
 8010798:	e131      	b.n	80109fe <f_lseek+0x48c>
	/* Normal Seek */
	{
#if _FS_EXFAT
		if (fs->fs_type != FS_EXFAT && ofs >= 0x100000000) ofs = 0xFFFFFFFF;	/* Clip at 4GiB-1 if at FATxx */
#endif
		if (ofs > fp->obj.objsize && (_FS_READONLY || !(fp->flag & FA_WRITE))) {	/* In read-only mode, clip offset with the file size */
 801079a:	687b      	ldr	r3, [r7, #4]
 801079c:	68db      	ldr	r3, [r3, #12]
 801079e:	683a      	ldr	r2, [r7, #0]
 80107a0:	429a      	cmp	r2, r3
 80107a2:	d908      	bls.n	80107b6 <f_lseek+0x244>
 80107a4:	687b      	ldr	r3, [r7, #4]
 80107a6:	7d1b      	ldrb	r3, [r3, #20]
 80107a8:	f003 0302 	and.w	r3, r3, #2
 80107ac:	2b00      	cmp	r3, #0
 80107ae:	d102      	bne.n	80107b6 <f_lseek+0x244>
			ofs = fp->obj.objsize;
 80107b0:	687b      	ldr	r3, [r7, #4]
 80107b2:	68db      	ldr	r3, [r3, #12]
 80107b4:	603b      	str	r3, [r7, #0]
		}
		ifptr = fp->fptr;
 80107b6:	687b      	ldr	r3, [r7, #4]
 80107b8:	699b      	ldr	r3, [r3, #24]
 80107ba:	623b      	str	r3, [r7, #32]
		fp->fptr = nsect = 0;
 80107bc:	2300      	movs	r3, #0
 80107be:	637b      	str	r3, [r7, #52]	; 0x34
 80107c0:	687b      	ldr	r3, [r7, #4]
 80107c2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80107c4:	619a      	str	r2, [r3, #24]
		if (ofs) {
 80107c6:	683b      	ldr	r3, [r7, #0]
 80107c8:	2b00      	cmp	r3, #0
 80107ca:	f000 80c0 	beq.w	801094e <f_lseek+0x3dc>
			bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size (byte) */
 80107ce:	68bb      	ldr	r3, [r7, #8]
 80107d0:	895b      	ldrh	r3, [r3, #10]
 80107d2:	025b      	lsls	r3, r3, #9
 80107d4:	61fb      	str	r3, [r7, #28]
			if (ifptr > 0 &&
 80107d6:	6a3b      	ldr	r3, [r7, #32]
 80107d8:	2b00      	cmp	r3, #0
 80107da:	d01b      	beq.n	8010814 <f_lseek+0x2a2>
				(ofs - 1) / bcs >= (ifptr - 1) / bcs) {	/* When seek to same or following cluster, */
 80107dc:	683b      	ldr	r3, [r7, #0]
 80107de:	1e5a      	subs	r2, r3, #1
 80107e0:	69fb      	ldr	r3, [r7, #28]
 80107e2:	fbb2 f2f3 	udiv	r2, r2, r3
 80107e6:	6a3b      	ldr	r3, [r7, #32]
 80107e8:	1e59      	subs	r1, r3, #1
 80107ea:	69fb      	ldr	r3, [r7, #28]
 80107ec:	fbb1 f3f3 	udiv	r3, r1, r3
			if (ifptr > 0 &&
 80107f0:	429a      	cmp	r2, r3
 80107f2:	d30f      	bcc.n	8010814 <f_lseek+0x2a2>
				fp->fptr = (ifptr - 1) & ~(FSIZE_t)(bcs - 1);	/* start from the current cluster */
 80107f4:	6a3b      	ldr	r3, [r7, #32]
 80107f6:	1e5a      	subs	r2, r3, #1
 80107f8:	69fb      	ldr	r3, [r7, #28]
 80107fa:	425b      	negs	r3, r3
 80107fc:	401a      	ands	r2, r3
 80107fe:	687b      	ldr	r3, [r7, #4]
 8010800:	619a      	str	r2, [r3, #24]
				ofs -= fp->fptr;
 8010802:	687b      	ldr	r3, [r7, #4]
 8010804:	699b      	ldr	r3, [r3, #24]
 8010806:	683a      	ldr	r2, [r7, #0]
 8010808:	1ad3      	subs	r3, r2, r3
 801080a:	603b      	str	r3, [r7, #0]
				clst = fp->clust;
 801080c:	687b      	ldr	r3, [r7, #4]
 801080e:	69db      	ldr	r3, [r3, #28]
 8010810:	63bb      	str	r3, [r7, #56]	; 0x38
 8010812:	e02c      	b.n	801086e <f_lseek+0x2fc>
			} else {									/* When seek to back cluster, */
				clst = fp->obj.sclust;					/* start from the first cluster */
 8010814:	687b      	ldr	r3, [r7, #4]
 8010816:	689b      	ldr	r3, [r3, #8]
 8010818:	63bb      	str	r3, [r7, #56]	; 0x38
#if !_FS_READONLY
				if (clst == 0) {						/* If no cluster chain, create a new chain */
 801081a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801081c:	2b00      	cmp	r3, #0
 801081e:	d123      	bne.n	8010868 <f_lseek+0x2f6>
					clst = create_chain(&fp->obj, 0);
 8010820:	687b      	ldr	r3, [r7, #4]
 8010822:	2100      	movs	r1, #0
 8010824:	4618      	mov	r0, r3
 8010826:	f7fe fa0d 	bl	800ec44 <create_chain>
 801082a:	63b8      	str	r0, [r7, #56]	; 0x38
					if (clst == 1) ABORT(fs, FR_INT_ERR);
 801082c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801082e:	2b01      	cmp	r3, #1
 8010830:	d109      	bne.n	8010846 <f_lseek+0x2d4>
 8010832:	687b      	ldr	r3, [r7, #4]
 8010834:	2202      	movs	r2, #2
 8010836:	755a      	strb	r2, [r3, #21]
 8010838:	68bb      	ldr	r3, [r7, #8]
 801083a:	2102      	movs	r1, #2
 801083c:	4618      	mov	r0, r3
 801083e:	f7fd fd81 	bl	800e344 <unlock_fs>
 8010842:	2302      	movs	r3, #2
 8010844:	e0e4      	b.n	8010a10 <f_lseek+0x49e>
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 8010846:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010848:	f1b3 3fff 	cmp.w	r3, #4294967295
 801084c:	d109      	bne.n	8010862 <f_lseek+0x2f0>
 801084e:	687b      	ldr	r3, [r7, #4]
 8010850:	2201      	movs	r2, #1
 8010852:	755a      	strb	r2, [r3, #21]
 8010854:	68bb      	ldr	r3, [r7, #8]
 8010856:	2101      	movs	r1, #1
 8010858:	4618      	mov	r0, r3
 801085a:	f7fd fd73 	bl	800e344 <unlock_fs>
 801085e:	2301      	movs	r3, #1
 8010860:	e0d6      	b.n	8010a10 <f_lseek+0x49e>
					fp->obj.sclust = clst;
 8010862:	687b      	ldr	r3, [r7, #4]
 8010864:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8010866:	609a      	str	r2, [r3, #8]
				}
#endif
				fp->clust = clst;
 8010868:	687b      	ldr	r3, [r7, #4]
 801086a:	6bba      	ldr	r2, [r7, #56]	; 0x38
 801086c:	61da      	str	r2, [r3, #28]
			}
			if (clst != 0) {
 801086e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8010870:	2b00      	cmp	r3, #0
 8010872:	d06c      	beq.n	801094e <f_lseek+0x3dc>
				while (ofs > bcs) {						/* Cluster following loop */
 8010874:	e044      	b.n	8010900 <f_lseek+0x38e>
					ofs -= bcs; fp->fptr += bcs;
 8010876:	683a      	ldr	r2, [r7, #0]
 8010878:	69fb      	ldr	r3, [r7, #28]
 801087a:	1ad3      	subs	r3, r2, r3
 801087c:	603b      	str	r3, [r7, #0]
 801087e:	687b      	ldr	r3, [r7, #4]
 8010880:	699a      	ldr	r2, [r3, #24]
 8010882:	69fb      	ldr	r3, [r7, #28]
 8010884:	441a      	add	r2, r3
 8010886:	687b      	ldr	r3, [r7, #4]
 8010888:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
					if (fp->flag & FA_WRITE) {			/* Check if in write mode or not */
 801088a:	687b      	ldr	r3, [r7, #4]
 801088c:	7d1b      	ldrb	r3, [r3, #20]
 801088e:	f003 0302 	and.w	r3, r3, #2
 8010892:	2b00      	cmp	r3, #0
 8010894:	d00b      	beq.n	80108ae <f_lseek+0x33c>
						if (_FS_EXFAT && fp->fptr > fp->obj.objsize) {	/* No FAT chain object needs correct objsize to generate FAT value */
							fp->obj.objsize = fp->fptr;
							fp->flag |= FA_MODIFIED;
						}
						clst = create_chain(&fp->obj, clst);	/* Follow chain with forceed stretch */
 8010896:	687b      	ldr	r3, [r7, #4]
 8010898:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 801089a:	4618      	mov	r0, r3
 801089c:	f7fe f9d2 	bl	800ec44 <create_chain>
 80108a0:	63b8      	str	r0, [r7, #56]	; 0x38
						if (clst == 0) {				/* Clip file size in case of disk full */
 80108a2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d108      	bne.n	80108ba <f_lseek+0x348>
							ofs = 0; break;
 80108a8:	2300      	movs	r3, #0
 80108aa:	603b      	str	r3, [r7, #0]
 80108ac:	e02c      	b.n	8010908 <f_lseek+0x396>
						}
					} else
#endif
					{
						clst = get_fat(&fp->obj, clst);	/* Follow cluster chain if not in write mode */
 80108ae:	687b      	ldr	r3, [r7, #4]
 80108b0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80108b2:	4618      	mov	r0, r3
 80108b4:	f7fd ffcd 	bl	800e852 <get_fat>
 80108b8:	63b8      	str	r0, [r7, #56]	; 0x38
					}
					if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80108ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80108c0:	d109      	bne.n	80108d6 <f_lseek+0x364>
 80108c2:	687b      	ldr	r3, [r7, #4]
 80108c4:	2201      	movs	r2, #1
 80108c6:	755a      	strb	r2, [r3, #21]
 80108c8:	68bb      	ldr	r3, [r7, #8]
 80108ca:	2101      	movs	r1, #1
 80108cc:	4618      	mov	r0, r3
 80108ce:	f7fd fd39 	bl	800e344 <unlock_fs>
 80108d2:	2301      	movs	r3, #1
 80108d4:	e09c      	b.n	8010a10 <f_lseek+0x49e>
					if (clst <= 1 || clst >= fs->n_fatent) ABORT(fs, FR_INT_ERR);
 80108d6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80108d8:	2b01      	cmp	r3, #1
 80108da:	d904      	bls.n	80108e6 <f_lseek+0x374>
 80108dc:	68bb      	ldr	r3, [r7, #8]
 80108de:	699b      	ldr	r3, [r3, #24]
 80108e0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108e2:	429a      	cmp	r2, r3
 80108e4:	d309      	bcc.n	80108fa <f_lseek+0x388>
 80108e6:	687b      	ldr	r3, [r7, #4]
 80108e8:	2202      	movs	r2, #2
 80108ea:	755a      	strb	r2, [r3, #21]
 80108ec:	68bb      	ldr	r3, [r7, #8]
 80108ee:	2102      	movs	r1, #2
 80108f0:	4618      	mov	r0, r3
 80108f2:	f7fd fd27 	bl	800e344 <unlock_fs>
 80108f6:	2302      	movs	r3, #2
 80108f8:	e08a      	b.n	8010a10 <f_lseek+0x49e>
					fp->clust = clst;
 80108fa:	687b      	ldr	r3, [r7, #4]
 80108fc:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80108fe:	61da      	str	r2, [r3, #28]
				while (ofs > bcs) {						/* Cluster following loop */
 8010900:	683a      	ldr	r2, [r7, #0]
 8010902:	69fb      	ldr	r3, [r7, #28]
 8010904:	429a      	cmp	r2, r3
 8010906:	d8b6      	bhi.n	8010876 <f_lseek+0x304>
				}
				fp->fptr += ofs;
 8010908:	687b      	ldr	r3, [r7, #4]
 801090a:	699a      	ldr	r2, [r3, #24]
 801090c:	683b      	ldr	r3, [r7, #0]
 801090e:	441a      	add	r2, r3
 8010910:	687b      	ldr	r3, [r7, #4]
 8010912:	619a      	str	r2, [r3, #24]
				if (ofs % SS(fs)) {
 8010914:	683b      	ldr	r3, [r7, #0]
 8010916:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801091a:	2b00      	cmp	r3, #0
 801091c:	d017      	beq.n	801094e <f_lseek+0x3dc>
					nsect = clust2sect(fs, clst);	/* Current sector */
 801091e:	68bb      	ldr	r3, [r7, #8]
 8010920:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8010922:	4618      	mov	r0, r3
 8010924:	f7fd ff76 	bl	800e814 <clust2sect>
 8010928:	6378      	str	r0, [r7, #52]	; 0x34
					if (!nsect) ABORT(fs, FR_INT_ERR);
 801092a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801092c:	2b00      	cmp	r3, #0
 801092e:	d109      	bne.n	8010944 <f_lseek+0x3d2>
 8010930:	687b      	ldr	r3, [r7, #4]
 8010932:	2202      	movs	r2, #2
 8010934:	755a      	strb	r2, [r3, #21]
 8010936:	68bb      	ldr	r3, [r7, #8]
 8010938:	2102      	movs	r1, #2
 801093a:	4618      	mov	r0, r3
 801093c:	f7fd fd02 	bl	800e344 <unlock_fs>
 8010940:	2302      	movs	r3, #2
 8010942:	e065      	b.n	8010a10 <f_lseek+0x49e>
					nsect += (DWORD)(ofs / SS(fs));
 8010944:	683b      	ldr	r3, [r7, #0]
 8010946:	0a5b      	lsrs	r3, r3, #9
 8010948:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 801094a:	4413      	add	r3, r2
 801094c:	637b      	str	r3, [r7, #52]	; 0x34
				}
			}
		}
		if (!_FS_READONLY && fp->fptr > fp->obj.objsize) {		/* Set file change flag if the file size is extended */
 801094e:	687b      	ldr	r3, [r7, #4]
 8010950:	699a      	ldr	r2, [r3, #24]
 8010952:	687b      	ldr	r3, [r7, #4]
 8010954:	68db      	ldr	r3, [r3, #12]
 8010956:	429a      	cmp	r2, r3
 8010958:	d90a      	bls.n	8010970 <f_lseek+0x3fe>
			fp->obj.objsize = fp->fptr;
 801095a:	687b      	ldr	r3, [r7, #4]
 801095c:	699a      	ldr	r2, [r3, #24]
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	60da      	str	r2, [r3, #12]
			fp->flag |= FA_MODIFIED;
 8010962:	687b      	ldr	r3, [r7, #4]
 8010964:	7d1b      	ldrb	r3, [r3, #20]
 8010966:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801096a:	b2da      	uxtb	r2, r3
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	751a      	strb	r2, [r3, #20]
		}
		if (fp->fptr % SS(fs) && nsect != fp->sect) {	/* Fill sector cache if needed */
 8010970:	687b      	ldr	r3, [r7, #4]
 8010972:	699b      	ldr	r3, [r3, #24]
 8010974:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010978:	2b00      	cmp	r3, #0
 801097a:	d040      	beq.n	80109fe <f_lseek+0x48c>
 801097c:	687b      	ldr	r3, [r7, #4]
 801097e:	6a1b      	ldr	r3, [r3, #32]
 8010980:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8010982:	429a      	cmp	r2, r3
 8010984:	d03b      	beq.n	80109fe <f_lseek+0x48c>
#if !_FS_TINY
#if !_FS_READONLY
			if (fp->flag & FA_DIRTY) {			/* Write-back dirty sector cache */
 8010986:	687b      	ldr	r3, [r7, #4]
 8010988:	7d1b      	ldrb	r3, [r3, #20]
 801098a:	b25b      	sxtb	r3, r3
 801098c:	2b00      	cmp	r3, #0
 801098e:	da1d      	bge.n	80109cc <f_lseek+0x45a>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010990:	68bb      	ldr	r3, [r7, #8]
 8010992:	7858      	ldrb	r0, [r3, #1]
 8010994:	687b      	ldr	r3, [r7, #4]
 8010996:	f103 0130 	add.w	r1, r3, #48	; 0x30
 801099a:	687b      	ldr	r3, [r7, #4]
 801099c:	6a1a      	ldr	r2, [r3, #32]
 801099e:	2301      	movs	r3, #1
 80109a0:	f7fd fb7c 	bl	800e09c <disk_write>
 80109a4:	4603      	mov	r3, r0
 80109a6:	2b00      	cmp	r3, #0
 80109a8:	d009      	beq.n	80109be <f_lseek+0x44c>
 80109aa:	687b      	ldr	r3, [r7, #4]
 80109ac:	2201      	movs	r2, #1
 80109ae:	755a      	strb	r2, [r3, #21]
 80109b0:	68bb      	ldr	r3, [r7, #8]
 80109b2:	2101      	movs	r1, #1
 80109b4:	4618      	mov	r0, r3
 80109b6:	f7fd fcc5 	bl	800e344 <unlock_fs>
 80109ba:	2301      	movs	r3, #1
 80109bc:	e028      	b.n	8010a10 <f_lseek+0x49e>
				fp->flag &= (BYTE)~FA_DIRTY;
 80109be:	687b      	ldr	r3, [r7, #4]
 80109c0:	7d1b      	ldrb	r3, [r3, #20]
 80109c2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80109c6:	b2da      	uxtb	r2, r3
 80109c8:	687b      	ldr	r3, [r7, #4]
 80109ca:	751a      	strb	r2, [r3, #20]
			}
#endif
			if (disk_read(fs->drv, fp->buf, nsect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 80109cc:	68bb      	ldr	r3, [r7, #8]
 80109ce:	7858      	ldrb	r0, [r3, #1]
 80109d0:	687b      	ldr	r3, [r7, #4]
 80109d2:	f103 0130 	add.w	r1, r3, #48	; 0x30
 80109d6:	2301      	movs	r3, #1
 80109d8:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80109da:	f7fd fb3f 	bl	800e05c <disk_read>
 80109de:	4603      	mov	r3, r0
 80109e0:	2b00      	cmp	r3, #0
 80109e2:	d009      	beq.n	80109f8 <f_lseek+0x486>
 80109e4:	687b      	ldr	r3, [r7, #4]
 80109e6:	2201      	movs	r2, #1
 80109e8:	755a      	strb	r2, [r3, #21]
 80109ea:	68bb      	ldr	r3, [r7, #8]
 80109ec:	2101      	movs	r1, #1
 80109ee:	4618      	mov	r0, r3
 80109f0:	f7fd fca8 	bl	800e344 <unlock_fs>
 80109f4:	2301      	movs	r3, #1
 80109f6:	e00b      	b.n	8010a10 <f_lseek+0x49e>
#endif
			fp->sect = nsect;
 80109f8:	687b      	ldr	r3, [r7, #4]
 80109fa:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80109fc:	621a      	str	r2, [r3, #32]
		}
	}

	LEAVE_FF(fs, res);
 80109fe:	68bb      	ldr	r3, [r7, #8]
 8010a00:	f897 203f 	ldrb.w	r2, [r7, #63]	; 0x3f
 8010a04:	4611      	mov	r1, r2
 8010a06:	4618      	mov	r0, r3
 8010a08:	f7fd fc9c 	bl	800e344 <unlock_fs>
 8010a0c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
}
 8010a10:	4618      	mov	r0, r3
 8010a12:	3740      	adds	r7, #64	; 0x40
 8010a14:	46bd      	mov	sp, r7
 8010a16:	bd80      	pop	{r7, pc}

08010a18 <f_opendir>:

FRESULT f_opendir (
	DIR* dp,			/* Pointer to directory object to create */
	const TCHAR* path	/* Pointer to the directory path */
)
{
 8010a18:	b580      	push	{r7, lr}
 8010a1a:	b086      	sub	sp, #24
 8010a1c:	af00      	add	r7, sp, #0
 8010a1e:	6078      	str	r0, [r7, #4]
 8010a20:	6039      	str	r1, [r7, #0]
	FATFS *fs;
	_FDID *obj;
	DEF_NAMBUF


	if (!dp) return FR_INVALID_OBJECT;
 8010a22:	687b      	ldr	r3, [r7, #4]
 8010a24:	2b00      	cmp	r3, #0
 8010a26:	d101      	bne.n	8010a2c <f_opendir+0x14>
 8010a28:	2309      	movs	r3, #9
 8010a2a:	e06a      	b.n	8010b02 <f_opendir+0xea>

	/* Get logical drive */
	obj = &dp->obj;
 8010a2c:	687b      	ldr	r3, [r7, #4]
 8010a2e:	613b      	str	r3, [r7, #16]
	res = find_volume(&path, &fs, 0);
 8010a30:	f107 010c 	add.w	r1, r7, #12
 8010a34:	463b      	mov	r3, r7
 8010a36:	2200      	movs	r2, #0
 8010a38:	4618      	mov	r0, r3
 8010a3a:	f7fe fe79 	bl	800f730 <find_volume>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 8010a42:	7dfb      	ldrb	r3, [r7, #23]
 8010a44:	2b00      	cmp	r3, #0
 8010a46:	d14f      	bne.n	8010ae8 <f_opendir+0xd0>
		obj->fs = fs;
 8010a48:	68fa      	ldr	r2, [r7, #12]
 8010a4a:	693b      	ldr	r3, [r7, #16]
 8010a4c:	601a      	str	r2, [r3, #0]
		INIT_NAMBUF(fs);
		res = follow_path(dp, path);			/* Follow the path to the directory */
 8010a4e:	683b      	ldr	r3, [r7, #0]
 8010a50:	4619      	mov	r1, r3
 8010a52:	6878      	ldr	r0, [r7, #4]
 8010a54:	f7fe fd60 	bl	800f518 <follow_path>
 8010a58:	4603      	mov	r3, r0
 8010a5a:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK) {						/* Follow completed */
 8010a5c:	7dfb      	ldrb	r3, [r7, #23]
 8010a5e:	2b00      	cmp	r3, #0
 8010a60:	d13d      	bne.n	8010ade <f_opendir+0xc6>
			if (!(dp->fn[NSFLAG] & NS_NONAME)) {	/* It is not the origin directory itself */
 8010a62:	687b      	ldr	r3, [r7, #4]
 8010a64:	f893 302f 	ldrb.w	r3, [r3, #47]	; 0x2f
 8010a68:	b25b      	sxtb	r3, r3
 8010a6a:	2b00      	cmp	r3, #0
 8010a6c:	db12      	blt.n	8010a94 <f_opendir+0x7c>
				if (obj->attr & AM_DIR) {		/* This object is a sub-directory */
 8010a6e:	693b      	ldr	r3, [r7, #16]
 8010a70:	799b      	ldrb	r3, [r3, #6]
 8010a72:	f003 0310 	and.w	r3, r3, #16
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d00a      	beq.n	8010a90 <f_opendir+0x78>
						obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
						obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
					} else
#endif
					{
						obj->sclust = ld_clust(fs, dp->dir);	/* Get object allocation info */
 8010a7a:	68fa      	ldr	r2, [r7, #12]
 8010a7c:	687b      	ldr	r3, [r7, #4]
 8010a7e:	6a1b      	ldr	r3, [r3, #32]
 8010a80:	4619      	mov	r1, r3
 8010a82:	4610      	mov	r0, r2
 8010a84:	f7fe fb31 	bl	800f0ea <ld_clust>
 8010a88:	4602      	mov	r2, r0
 8010a8a:	693b      	ldr	r3, [r7, #16]
 8010a8c:	609a      	str	r2, [r3, #8]
 8010a8e:	e001      	b.n	8010a94 <f_opendir+0x7c>
					}
				} else {						/* This object is a file */
					res = FR_NO_PATH;
 8010a90:	2305      	movs	r3, #5
 8010a92:	75fb      	strb	r3, [r7, #23]
				}
			}
			if (res == FR_OK) {
 8010a94:	7dfb      	ldrb	r3, [r7, #23]
 8010a96:	2b00      	cmp	r3, #0
 8010a98:	d121      	bne.n	8010ade <f_opendir+0xc6>
				obj->id = fs->id;
 8010a9a:	68fb      	ldr	r3, [r7, #12]
 8010a9c:	88da      	ldrh	r2, [r3, #6]
 8010a9e:	693b      	ldr	r3, [r7, #16]
 8010aa0:	809a      	strh	r2, [r3, #4]
				res = dir_sdi(dp, 0);			/* Rewind directory */
 8010aa2:	2100      	movs	r1, #0
 8010aa4:	6878      	ldr	r0, [r7, #4]
 8010aa6:	f7fe f999 	bl	800eddc <dir_sdi>
 8010aaa:	4603      	mov	r3, r0
 8010aac:	75fb      	strb	r3, [r7, #23]
#if _FS_LOCK != 0
				if (res == FR_OK) {
 8010aae:	7dfb      	ldrb	r3, [r7, #23]
 8010ab0:	2b00      	cmp	r3, #0
 8010ab2:	d114      	bne.n	8010ade <f_opendir+0xc6>
					if (obj->sclust) {
 8010ab4:	693b      	ldr	r3, [r7, #16]
 8010ab6:	689b      	ldr	r3, [r3, #8]
 8010ab8:	2b00      	cmp	r3, #0
 8010aba:	d00d      	beq.n	8010ad8 <f_opendir+0xc0>
						obj->lockid = inc_lock(dp, 0);	/* Lock the sub directory */
 8010abc:	2100      	movs	r1, #0
 8010abe:	6878      	ldr	r0, [r7, #4]
 8010ac0:	f7fd fcda 	bl	800e478 <inc_lock>
 8010ac4:	4602      	mov	r2, r0
 8010ac6:	693b      	ldr	r3, [r7, #16]
 8010ac8:	611a      	str	r2, [r3, #16]
						if (!obj->lockid) res = FR_TOO_MANY_OPEN_FILES;
 8010aca:	693b      	ldr	r3, [r7, #16]
 8010acc:	691b      	ldr	r3, [r3, #16]
 8010ace:	2b00      	cmp	r3, #0
 8010ad0:	d105      	bne.n	8010ade <f_opendir+0xc6>
 8010ad2:	2312      	movs	r3, #18
 8010ad4:	75fb      	strb	r3, [r7, #23]
 8010ad6:	e002      	b.n	8010ade <f_opendir+0xc6>
					} else {
						obj->lockid = 0;	/* Root directory need not to be locked */
 8010ad8:	693b      	ldr	r3, [r7, #16]
 8010ada:	2200      	movs	r2, #0
 8010adc:	611a      	str	r2, [r3, #16]
				}
#endif
			}
		}
		FREE_NAMBUF();
		if (res == FR_NO_FILE) res = FR_NO_PATH;
 8010ade:	7dfb      	ldrb	r3, [r7, #23]
 8010ae0:	2b04      	cmp	r3, #4
 8010ae2:	d101      	bne.n	8010ae8 <f_opendir+0xd0>
 8010ae4:	2305      	movs	r3, #5
 8010ae6:	75fb      	strb	r3, [r7, #23]
	}
	if (res != FR_OK) obj->fs = 0;		/* Invalidate the directory object if function faild */
 8010ae8:	7dfb      	ldrb	r3, [r7, #23]
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	d002      	beq.n	8010af4 <f_opendir+0xdc>
 8010aee:	693b      	ldr	r3, [r7, #16]
 8010af0:	2200      	movs	r2, #0
 8010af2:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 8010af4:	68fb      	ldr	r3, [r7, #12]
 8010af6:	7dfa      	ldrb	r2, [r7, #23]
 8010af8:	4611      	mov	r1, r2
 8010afa:	4618      	mov	r0, r3
 8010afc:	f7fd fc22 	bl	800e344 <unlock_fs>
 8010b00:	7dfb      	ldrb	r3, [r7, #23]
}
 8010b02:	4618      	mov	r0, r3
 8010b04:	3718      	adds	r7, #24
 8010b06:	46bd      	mov	sp, r7
 8010b08:	bd80      	pop	{r7, pc}

08010b0a <f_closedir>:
/*-----------------------------------------------------------------------*/

FRESULT f_closedir (
	DIR *dp		/* Pointer to the directory object to be closed */
)
{
 8010b0a:	b580      	push	{r7, lr}
 8010b0c:	b084      	sub	sp, #16
 8010b0e:	af00      	add	r7, sp, #0
 8010b10:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;


	res = validate(&dp->obj, &fs);			/* Check validity of the file object */
 8010b12:	687b      	ldr	r3, [r7, #4]
 8010b14:	f107 0208 	add.w	r2, r7, #8
 8010b18:	4611      	mov	r1, r2
 8010b1a:	4618      	mov	r0, r3
 8010b1c:	f7ff f85c 	bl	800fbd8 <validate>
 8010b20:	4603      	mov	r3, r0
 8010b22:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010b24:	7bfb      	ldrb	r3, [r7, #15]
 8010b26:	2b00      	cmp	r3, #0
 8010b28:	d115      	bne.n	8010b56 <f_closedir+0x4c>
#if _FS_LOCK != 0
		if (dp->obj.lockid) {				/* Decrement sub-directory open counter */
 8010b2a:	687b      	ldr	r3, [r7, #4]
 8010b2c:	691b      	ldr	r3, [r3, #16]
 8010b2e:	2b00      	cmp	r3, #0
 8010b30:	d006      	beq.n	8010b40 <f_closedir+0x36>
			res = dec_lock(dp->obj.lockid);
 8010b32:	687b      	ldr	r3, [r7, #4]
 8010b34:	691b      	ldr	r3, [r3, #16]
 8010b36:	4618      	mov	r0, r3
 8010b38:	f7fd fd2c 	bl	800e594 <dec_lock>
 8010b3c:	4603      	mov	r3, r0
 8010b3e:	73fb      	strb	r3, [r7, #15]
		}
		if (res == FR_OK)
 8010b40:	7bfb      	ldrb	r3, [r7, #15]
 8010b42:	2b00      	cmp	r3, #0
 8010b44:	d102      	bne.n	8010b4c <f_closedir+0x42>
#endif
		{
			dp->obj.fs = 0;			/* Invalidate directory object */
 8010b46:	687b      	ldr	r3, [r7, #4]
 8010b48:	2200      	movs	r2, #0
 8010b4a:	601a      	str	r2, [r3, #0]
		}
#if _FS_REENTRANT
		unlock_fs(fs, FR_OK);		/* Unlock volume */
 8010b4c:	68bb      	ldr	r3, [r7, #8]
 8010b4e:	2100      	movs	r1, #0
 8010b50:	4618      	mov	r0, r3
 8010b52:	f7fd fbf7 	bl	800e344 <unlock_fs>
#endif
	}
	return res;
 8010b56:	7bfb      	ldrb	r3, [r7, #15]
}
 8010b58:	4618      	mov	r0, r3
 8010b5a:	3710      	adds	r7, #16
 8010b5c:	46bd      	mov	sp, r7
 8010b5e:	bd80      	pop	{r7, pc}

08010b60 <f_readdir>:

FRESULT f_readdir (
	DIR* dp,			/* Pointer to the open directory object */
	FILINFO* fno		/* Pointer to file information to return */
)
{
 8010b60:	b580      	push	{r7, lr}
 8010b62:	b084      	sub	sp, #16
 8010b64:	af00      	add	r7, sp, #0
 8010b66:	6078      	str	r0, [r7, #4]
 8010b68:	6039      	str	r1, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DEF_NAMBUF


	res = validate(&dp->obj, &fs);	/* Check validity of the directory object */
 8010b6a:	687b      	ldr	r3, [r7, #4]
 8010b6c:	f107 0208 	add.w	r2, r7, #8
 8010b70:	4611      	mov	r1, r2
 8010b72:	4618      	mov	r0, r3
 8010b74:	f7ff f830 	bl	800fbd8 <validate>
 8010b78:	4603      	mov	r3, r0
 8010b7a:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 8010b7c:	7bfb      	ldrb	r3, [r7, #15]
 8010b7e:	2b00      	cmp	r3, #0
 8010b80:	d126      	bne.n	8010bd0 <f_readdir+0x70>
		if (!fno) {
 8010b82:	683b      	ldr	r3, [r7, #0]
 8010b84:	2b00      	cmp	r3, #0
 8010b86:	d106      	bne.n	8010b96 <f_readdir+0x36>
			res = dir_sdi(dp, 0);			/* Rewind the directory object */
 8010b88:	2100      	movs	r1, #0
 8010b8a:	6878      	ldr	r0, [r7, #4]
 8010b8c:	f7fe f926 	bl	800eddc <dir_sdi>
 8010b90:	4603      	mov	r3, r0
 8010b92:	73fb      	strb	r3, [r7, #15]
 8010b94:	e01c      	b.n	8010bd0 <f_readdir+0x70>
		} else {
			INIT_NAMBUF(fs);
			res = dir_read(dp, 0);			/* Read an item */
 8010b96:	2100      	movs	r1, #0
 8010b98:	6878      	ldr	r0, [r7, #4]
 8010b9a:	f7fe fae5 	bl	800f168 <dir_read>
 8010b9e:	4603      	mov	r3, r0
 8010ba0:	73fb      	strb	r3, [r7, #15]
			if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory */
 8010ba2:	7bfb      	ldrb	r3, [r7, #15]
 8010ba4:	2b04      	cmp	r3, #4
 8010ba6:	d101      	bne.n	8010bac <f_readdir+0x4c>
 8010ba8:	2300      	movs	r3, #0
 8010baa:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK) {				/* A valid entry is found */
 8010bac:	7bfb      	ldrb	r3, [r7, #15]
 8010bae:	2b00      	cmp	r3, #0
 8010bb0:	d10e      	bne.n	8010bd0 <f_readdir+0x70>
				get_fileinfo(dp, fno);		/* Get the object information */
 8010bb2:	6839      	ldr	r1, [r7, #0]
 8010bb4:	6878      	ldr	r0, [r7, #4]
 8010bb6:	f7fe fbbb 	bl	800f330 <get_fileinfo>
				res = dir_next(dp, 0);		/* Increment index for next */
 8010bba:	2100      	movs	r1, #0
 8010bbc:	6878      	ldr	r0, [r7, #4]
 8010bbe:	f7fe f988 	bl	800eed2 <dir_next>
 8010bc2:	4603      	mov	r3, r0
 8010bc4:	73fb      	strb	r3, [r7, #15]
				if (res == FR_NO_FILE) res = FR_OK;	/* Ignore end of directory now */
 8010bc6:	7bfb      	ldrb	r3, [r7, #15]
 8010bc8:	2b04      	cmp	r3, #4
 8010bca:	d101      	bne.n	8010bd0 <f_readdir+0x70>
 8010bcc:	2300      	movs	r3, #0
 8010bce:	73fb      	strb	r3, [r7, #15]
			}
			FREE_NAMBUF();
		}
	}
	LEAVE_FF(fs, res);
 8010bd0:	68bb      	ldr	r3, [r7, #8]
 8010bd2:	7bfa      	ldrb	r2, [r7, #15]
 8010bd4:	4611      	mov	r1, r2
 8010bd6:	4618      	mov	r0, r3
 8010bd8:	f7fd fbb4 	bl	800e344 <unlock_fs>
 8010bdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8010bde:	4618      	mov	r0, r3
 8010be0:	3710      	adds	r7, #16
 8010be2:	46bd      	mov	sp, r7
 8010be4:	bd80      	pop	{r7, pc}
	...

08010be8 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010be8:	b480      	push	{r7}
 8010bea:	b087      	sub	sp, #28
 8010bec:	af00      	add	r7, sp, #0
 8010bee:	60f8      	str	r0, [r7, #12]
 8010bf0:	60b9      	str	r1, [r7, #8]
 8010bf2:	4613      	mov	r3, r2
 8010bf4:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010bf6:	2301      	movs	r3, #1
 8010bf8:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010bfa:	2300      	movs	r3, #0
 8010bfc:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010bfe:	4b1f      	ldr	r3, [pc, #124]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c00:	7a5b      	ldrb	r3, [r3, #9]
 8010c02:	b2db      	uxtb	r3, r3
 8010c04:	2b00      	cmp	r3, #0
 8010c06:	d131      	bne.n	8010c6c <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010c08:	4b1c      	ldr	r3, [pc, #112]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c0a:	7a5b      	ldrb	r3, [r3, #9]
 8010c0c:	b2db      	uxtb	r3, r3
 8010c0e:	461a      	mov	r2, r3
 8010c10:	4b1a      	ldr	r3, [pc, #104]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c12:	2100      	movs	r1, #0
 8010c14:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010c16:	4b19      	ldr	r3, [pc, #100]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c18:	7a5b      	ldrb	r3, [r3, #9]
 8010c1a:	b2db      	uxtb	r3, r3
 8010c1c:	4a17      	ldr	r2, [pc, #92]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c1e:	009b      	lsls	r3, r3, #2
 8010c20:	4413      	add	r3, r2
 8010c22:	68fa      	ldr	r2, [r7, #12]
 8010c24:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010c26:	4b15      	ldr	r3, [pc, #84]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c28:	7a5b      	ldrb	r3, [r3, #9]
 8010c2a:	b2db      	uxtb	r3, r3
 8010c2c:	461a      	mov	r2, r3
 8010c2e:	4b13      	ldr	r3, [pc, #76]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c30:	4413      	add	r3, r2
 8010c32:	79fa      	ldrb	r2, [r7, #7]
 8010c34:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010c36:	4b11      	ldr	r3, [pc, #68]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c38:	7a5b      	ldrb	r3, [r3, #9]
 8010c3a:	b2db      	uxtb	r3, r3
 8010c3c:	1c5a      	adds	r2, r3, #1
 8010c3e:	b2d1      	uxtb	r1, r2
 8010c40:	4a0e      	ldr	r2, [pc, #56]	; (8010c7c <FATFS_LinkDriverEx+0x94>)
 8010c42:	7251      	strb	r1, [r2, #9]
 8010c44:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010c46:	7dbb      	ldrb	r3, [r7, #22]
 8010c48:	3330      	adds	r3, #48	; 0x30
 8010c4a:	b2da      	uxtb	r2, r3
 8010c4c:	68bb      	ldr	r3, [r7, #8]
 8010c4e:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010c50:	68bb      	ldr	r3, [r7, #8]
 8010c52:	3301      	adds	r3, #1
 8010c54:	223a      	movs	r2, #58	; 0x3a
 8010c56:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010c58:	68bb      	ldr	r3, [r7, #8]
 8010c5a:	3302      	adds	r3, #2
 8010c5c:	222f      	movs	r2, #47	; 0x2f
 8010c5e:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010c60:	68bb      	ldr	r3, [r7, #8]
 8010c62:	3303      	adds	r3, #3
 8010c64:	2200      	movs	r2, #0
 8010c66:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010c68:	2300      	movs	r3, #0
 8010c6a:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010c6c:	7dfb      	ldrb	r3, [r7, #23]
}
 8010c6e:	4618      	mov	r0, r3
 8010c70:	371c      	adds	r7, #28
 8010c72:	46bd      	mov	sp, r7
 8010c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010c78:	4770      	bx	lr
 8010c7a:	bf00      	nop
 8010c7c:	20000694 	.word	0x20000694

08010c80 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010c80:	b580      	push	{r7, lr}
 8010c82:	b082      	sub	sp, #8
 8010c84:	af00      	add	r7, sp, #0
 8010c86:	6078      	str	r0, [r7, #4]
 8010c88:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010c8a:	2200      	movs	r2, #0
 8010c8c:	6839      	ldr	r1, [r7, #0]
 8010c8e:	6878      	ldr	r0, [r7, #4]
 8010c90:	f7ff ffaa 	bl	8010be8 <FATFS_LinkDriverEx>
 8010c94:	4603      	mov	r3, r0
}
 8010c96:	4618      	mov	r0, r3
 8010c98:	3708      	adds	r7, #8
 8010c9a:	46bd      	mov	sp, r7
 8010c9c:	bd80      	pop	{r7, pc}

08010c9e <ff_cre_syncobj>:

int ff_cre_syncobj (	/* 1:Function succeeded, 0:Could not create the sync object */
	BYTE vol,			/* Corresponding volume (logical drive number) */
	_SYNC_t *sobj		/* Pointer to return the created sync object */
)
{
 8010c9e:	b580      	push	{r7, lr}
 8010ca0:	b084      	sub	sp, #16
 8010ca2:	af00      	add	r7, sp, #0
 8010ca4:	4603      	mov	r3, r0
 8010ca6:	6039      	str	r1, [r7, #0]
 8010ca8:	71fb      	strb	r3, [r7, #7]

#if (osCMSIS < 0x20000U)
    osSemaphoreDef(SEM);
    *sobj = osSemaphoreCreate(osSemaphore(SEM), 1);
#else
    *sobj = osSemaphoreNew(1, 1, NULL);
 8010caa:	2200      	movs	r2, #0
 8010cac:	2101      	movs	r1, #1
 8010cae:	2001      	movs	r0, #1
 8010cb0:	f000 f9e6 	bl	8011080 <osSemaphoreNew>
 8010cb4:	4602      	mov	r2, r0
 8010cb6:	683b      	ldr	r3, [r7, #0]
 8010cb8:	601a      	str	r2, [r3, #0]
#endif

#endif
    ret = (*sobj != NULL);
 8010cba:	683b      	ldr	r3, [r7, #0]
 8010cbc:	681b      	ldr	r3, [r3, #0]
 8010cbe:	2b00      	cmp	r3, #0
 8010cc0:	bf14      	ite	ne
 8010cc2:	2301      	movne	r3, #1
 8010cc4:	2300      	moveq	r3, #0
 8010cc6:	b2db      	uxtb	r3, r3
 8010cc8:	60fb      	str	r3, [r7, #12]

    return ret;
 8010cca:	68fb      	ldr	r3, [r7, #12]
}
 8010ccc:	4618      	mov	r0, r3
 8010cce:	3710      	adds	r7, #16
 8010cd0:	46bd      	mov	sp, r7
 8010cd2:	bd80      	pop	{r7, pc}

08010cd4 <ff_del_syncobj>:
*/

int ff_del_syncobj (	/* 1:Function succeeded, 0:Could not delete due to any error */
	_SYNC_t sobj		/* Sync object tied to the logical drive to be deleted */
)
{
 8010cd4:	b580      	push	{r7, lr}
 8010cd6:	b082      	sub	sp, #8
 8010cd8:	af00      	add	r7, sp, #0
 8010cda:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
    osMutexDelete (sobj);
#else
    osSemaphoreDelete (sobj);
 8010cdc:	6878      	ldr	r0, [r7, #4]
 8010cde:	f000 faef 	bl	80112c0 <osSemaphoreDelete>
#endif
    return 1;
 8010ce2:	2301      	movs	r3, #1
}
 8010ce4:	4618      	mov	r0, r3
 8010ce6:	3708      	adds	r7, #8
 8010ce8:	46bd      	mov	sp, r7
 8010cea:	bd80      	pop	{r7, pc}

08010cec <ff_req_grant>:
*/

int ff_req_grant (	/* 1:Got a grant to access the volume, 0:Could not get a grant */
	_SYNC_t sobj	/* Sync object to wait */
)
{
 8010cec:	b580      	push	{r7, lr}
 8010cee:	b084      	sub	sp, #16
 8010cf0:	af00      	add	r7, sp, #0
 8010cf2:	6078      	str	r0, [r7, #4]
  int ret = 0;
 8010cf4:	2300      	movs	r3, #0
 8010cf6:	60fb      	str	r3, [r7, #12]
#else

#if _USE_MUTEX
   if(osMutexAcquire(sobj, _FS_TIMEOUT) == osOK)
#else
   if(osSemaphoreAcquire(sobj, _FS_TIMEOUT) == osOK)
 8010cf8:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8010cfc:	6878      	ldr	r0, [r7, #4]
 8010cfe:	f000 fa49 	bl	8011194 <osSemaphoreAcquire>
 8010d02:	4603      	mov	r3, r0
 8010d04:	2b00      	cmp	r3, #0
 8010d06:	d101      	bne.n	8010d0c <ff_req_grant+0x20>
#endif

#endif
  {
    ret = 1;
 8010d08:	2301      	movs	r3, #1
 8010d0a:	60fb      	str	r3, [r7, #12]
  }

  return ret;
 8010d0c:	68fb      	ldr	r3, [r7, #12]
}
 8010d0e:	4618      	mov	r0, r3
 8010d10:	3710      	adds	r7, #16
 8010d12:	46bd      	mov	sp, r7
 8010d14:	bd80      	pop	{r7, pc}

08010d16 <ff_rel_grant>:
*/

void ff_rel_grant (
	_SYNC_t sobj	/* Sync object to be signaled */
)
{
 8010d16:	b580      	push	{r7, lr}
 8010d18:	b082      	sub	sp, #8
 8010d1a:	af00      	add	r7, sp, #0
 8010d1c:	6078      	str	r0, [r7, #4]
#if _USE_MUTEX
  osMutexRelease(sobj);
#else
  osSemaphoreRelease(sobj);
 8010d1e:	6878      	ldr	r0, [r7, #4]
 8010d20:	f000 fa8a 	bl	8011238 <osSemaphoreRelease>
#endif
}
 8010d24:	bf00      	nop
 8010d26:	3708      	adds	r7, #8
 8010d28:	46bd      	mov	sp, r7
 8010d2a:	bd80      	pop	{r7, pc}

08010d2c <__NVIC_SetPriority>:
{
 8010d2c:	b480      	push	{r7}
 8010d2e:	b083      	sub	sp, #12
 8010d30:	af00      	add	r7, sp, #0
 8010d32:	4603      	mov	r3, r0
 8010d34:	6039      	str	r1, [r7, #0]
 8010d36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8010d38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d3c:	2b00      	cmp	r3, #0
 8010d3e:	db0a      	blt.n	8010d56 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d40:	683b      	ldr	r3, [r7, #0]
 8010d42:	b2da      	uxtb	r2, r3
 8010d44:	490c      	ldr	r1, [pc, #48]	; (8010d78 <__NVIC_SetPriority+0x4c>)
 8010d46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8010d4a:	0112      	lsls	r2, r2, #4
 8010d4c:	b2d2      	uxtb	r2, r2
 8010d4e:	440b      	add	r3, r1
 8010d50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8010d54:	e00a      	b.n	8010d6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8010d56:	683b      	ldr	r3, [r7, #0]
 8010d58:	b2da      	uxtb	r2, r3
 8010d5a:	4908      	ldr	r1, [pc, #32]	; (8010d7c <__NVIC_SetPriority+0x50>)
 8010d5c:	79fb      	ldrb	r3, [r7, #7]
 8010d5e:	f003 030f 	and.w	r3, r3, #15
 8010d62:	3b04      	subs	r3, #4
 8010d64:	0112      	lsls	r2, r2, #4
 8010d66:	b2d2      	uxtb	r2, r2
 8010d68:	440b      	add	r3, r1
 8010d6a:	761a      	strb	r2, [r3, #24]
}
 8010d6c:	bf00      	nop
 8010d6e:	370c      	adds	r7, #12
 8010d70:	46bd      	mov	sp, r7
 8010d72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010d76:	4770      	bx	lr
 8010d78:	e000e100 	.word	0xe000e100
 8010d7c:	e000ed00 	.word	0xe000ed00

08010d80 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8010d80:	b580      	push	{r7, lr}
 8010d82:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8010d84:	4b05      	ldr	r3, [pc, #20]	; (8010d9c <SysTick_Handler+0x1c>)
 8010d86:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8010d88:	f002 fb74 	bl	8013474 <xTaskGetSchedulerState>
 8010d8c:	4603      	mov	r3, r0
 8010d8e:	2b01      	cmp	r3, #1
 8010d90:	d001      	beq.n	8010d96 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8010d92:	f003 fa59 	bl	8014248 <xPortSysTickHandler>
  }
}
 8010d96:	bf00      	nop
 8010d98:	bd80      	pop	{r7, pc}
 8010d9a:	bf00      	nop
 8010d9c:	e000e010 	.word	0xe000e010

08010da0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8010da0:	b580      	push	{r7, lr}
 8010da2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8010da4:	2100      	movs	r1, #0
 8010da6:	f06f 0004 	mvn.w	r0, #4
 8010daa:	f7ff ffbf 	bl	8010d2c <__NVIC_SetPriority>
#endif
}
 8010dae:	bf00      	nop
 8010db0:	bd80      	pop	{r7, pc}
	...

08010db4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8010db4:	b480      	push	{r7}
 8010db6:	b083      	sub	sp, #12
 8010db8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010dba:	f3ef 8305 	mrs	r3, IPSR
 8010dbe:	603b      	str	r3, [r7, #0]
  return(result);
 8010dc0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010dc2:	2b00      	cmp	r3, #0
 8010dc4:	d003      	beq.n	8010dce <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8010dc6:	f06f 0305 	mvn.w	r3, #5
 8010dca:	607b      	str	r3, [r7, #4]
 8010dcc:	e00c      	b.n	8010de8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8010dce:	4b0a      	ldr	r3, [pc, #40]	; (8010df8 <osKernelInitialize+0x44>)
 8010dd0:	681b      	ldr	r3, [r3, #0]
 8010dd2:	2b00      	cmp	r3, #0
 8010dd4:	d105      	bne.n	8010de2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8010dd6:	4b08      	ldr	r3, [pc, #32]	; (8010df8 <osKernelInitialize+0x44>)
 8010dd8:	2201      	movs	r2, #1
 8010dda:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8010ddc:	2300      	movs	r3, #0
 8010dde:	607b      	str	r3, [r7, #4]
 8010de0:	e002      	b.n	8010de8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8010de2:	f04f 33ff 	mov.w	r3, #4294967295
 8010de6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010de8:	687b      	ldr	r3, [r7, #4]
}
 8010dea:	4618      	mov	r0, r3
 8010dec:	370c      	adds	r7, #12
 8010dee:	46bd      	mov	sp, r7
 8010df0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010df4:	4770      	bx	lr
 8010df6:	bf00      	nop
 8010df8:	200006a0 	.word	0x200006a0

08010dfc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8010dfc:	b580      	push	{r7, lr}
 8010dfe:	b082      	sub	sp, #8
 8010e00:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e02:	f3ef 8305 	mrs	r3, IPSR
 8010e06:	603b      	str	r3, [r7, #0]
  return(result);
 8010e08:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8010e0a:	2b00      	cmp	r3, #0
 8010e0c:	d003      	beq.n	8010e16 <osKernelStart+0x1a>
    stat = osErrorISR;
 8010e0e:	f06f 0305 	mvn.w	r3, #5
 8010e12:	607b      	str	r3, [r7, #4]
 8010e14:	e010      	b.n	8010e38 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8010e16:	4b0b      	ldr	r3, [pc, #44]	; (8010e44 <osKernelStart+0x48>)
 8010e18:	681b      	ldr	r3, [r3, #0]
 8010e1a:	2b01      	cmp	r3, #1
 8010e1c:	d109      	bne.n	8010e32 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8010e1e:	f7ff ffbf 	bl	8010da0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8010e22:	4b08      	ldr	r3, [pc, #32]	; (8010e44 <osKernelStart+0x48>)
 8010e24:	2202      	movs	r2, #2
 8010e26:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8010e28:	f001 feb8 	bl	8012b9c <vTaskStartScheduler>
      stat = osOK;
 8010e2c:	2300      	movs	r3, #0
 8010e2e:	607b      	str	r3, [r7, #4]
 8010e30:	e002      	b.n	8010e38 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8010e32:	f04f 33ff 	mov.w	r3, #4294967295
 8010e36:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8010e38:	687b      	ldr	r3, [r7, #4]
}
 8010e3a:	4618      	mov	r0, r3
 8010e3c:	3708      	adds	r7, #8
 8010e3e:	46bd      	mov	sp, r7
 8010e40:	bd80      	pop	{r7, pc}
 8010e42:	bf00      	nop
 8010e44:	200006a0 	.word	0x200006a0

08010e48 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8010e48:	b580      	push	{r7, lr}
 8010e4a:	b08e      	sub	sp, #56	; 0x38
 8010e4c:	af04      	add	r7, sp, #16
 8010e4e:	60f8      	str	r0, [r7, #12]
 8010e50:	60b9      	str	r1, [r7, #8]
 8010e52:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8010e54:	2300      	movs	r3, #0
 8010e56:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010e58:	f3ef 8305 	mrs	r3, IPSR
 8010e5c:	617b      	str	r3, [r7, #20]
  return(result);
 8010e5e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8010e60:	2b00      	cmp	r3, #0
 8010e62:	d17e      	bne.n	8010f62 <osThreadNew+0x11a>
 8010e64:	68fb      	ldr	r3, [r7, #12]
 8010e66:	2b00      	cmp	r3, #0
 8010e68:	d07b      	beq.n	8010f62 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8010e6a:	2380      	movs	r3, #128	; 0x80
 8010e6c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8010e6e:	2318      	movs	r3, #24
 8010e70:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8010e72:	2300      	movs	r3, #0
 8010e74:	627b      	str	r3, [r7, #36]	; 0x24
    mem  = -1;
 8010e76:	f04f 33ff 	mov.w	r3, #4294967295
 8010e7a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	2b00      	cmp	r3, #0
 8010e80:	d045      	beq.n	8010f0e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8010e82:	687b      	ldr	r3, [r7, #4]
 8010e84:	681b      	ldr	r3, [r3, #0]
 8010e86:	2b00      	cmp	r3, #0
 8010e88:	d002      	beq.n	8010e90 <osThreadNew+0x48>
        name = attr->name;
 8010e8a:	687b      	ldr	r3, [r7, #4]
 8010e8c:	681b      	ldr	r3, [r3, #0]
 8010e8e:	627b      	str	r3, [r7, #36]	; 0x24
      }
      if (attr->priority != osPriorityNone) {
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	699b      	ldr	r3, [r3, #24]
 8010e94:	2b00      	cmp	r3, #0
 8010e96:	d002      	beq.n	8010e9e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8010e98:	687b      	ldr	r3, [r7, #4]
 8010e9a:	699b      	ldr	r3, [r3, #24]
 8010e9c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8010e9e:	69fb      	ldr	r3, [r7, #28]
 8010ea0:	2b00      	cmp	r3, #0
 8010ea2:	d008      	beq.n	8010eb6 <osThreadNew+0x6e>
 8010ea4:	69fb      	ldr	r3, [r7, #28]
 8010ea6:	2b38      	cmp	r3, #56	; 0x38
 8010ea8:	d805      	bhi.n	8010eb6 <osThreadNew+0x6e>
 8010eaa:	687b      	ldr	r3, [r7, #4]
 8010eac:	685b      	ldr	r3, [r3, #4]
 8010eae:	f003 0301 	and.w	r3, r3, #1
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d001      	beq.n	8010eba <osThreadNew+0x72>
        return (NULL);
 8010eb6:	2300      	movs	r3, #0
 8010eb8:	e054      	b.n	8010f64 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8010eba:	687b      	ldr	r3, [r7, #4]
 8010ebc:	695b      	ldr	r3, [r3, #20]
 8010ebe:	2b00      	cmp	r3, #0
 8010ec0:	d003      	beq.n	8010eca <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8010ec2:	687b      	ldr	r3, [r7, #4]
 8010ec4:	695b      	ldr	r3, [r3, #20]
 8010ec6:	089b      	lsrs	r3, r3, #2
 8010ec8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010eca:	687b      	ldr	r3, [r7, #4]
 8010ecc:	689b      	ldr	r3, [r3, #8]
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d00e      	beq.n	8010ef0 <osThreadNew+0xa8>
 8010ed2:	687b      	ldr	r3, [r7, #4]
 8010ed4:	68db      	ldr	r3, [r3, #12]
 8010ed6:	2bbb      	cmp	r3, #187	; 0xbb
 8010ed8:	d90a      	bls.n	8010ef0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010eda:	687b      	ldr	r3, [r7, #4]
 8010edc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8010ede:	2b00      	cmp	r3, #0
 8010ee0:	d006      	beq.n	8010ef0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8010ee2:	687b      	ldr	r3, [r7, #4]
 8010ee4:	695b      	ldr	r3, [r3, #20]
 8010ee6:	2b00      	cmp	r3, #0
 8010ee8:	d002      	beq.n	8010ef0 <osThreadNew+0xa8>
        mem = 1;
 8010eea:	2301      	movs	r3, #1
 8010eec:	61bb      	str	r3, [r7, #24]
 8010eee:	e010      	b.n	8010f12 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	689b      	ldr	r3, [r3, #8]
 8010ef4:	2b00      	cmp	r3, #0
 8010ef6:	d10c      	bne.n	8010f12 <osThreadNew+0xca>
 8010ef8:	687b      	ldr	r3, [r7, #4]
 8010efa:	68db      	ldr	r3, [r3, #12]
 8010efc:	2b00      	cmp	r3, #0
 8010efe:	d108      	bne.n	8010f12 <osThreadNew+0xca>
 8010f00:	687b      	ldr	r3, [r7, #4]
 8010f02:	691b      	ldr	r3, [r3, #16]
 8010f04:	2b00      	cmp	r3, #0
 8010f06:	d104      	bne.n	8010f12 <osThreadNew+0xca>
          mem = 0;
 8010f08:	2300      	movs	r3, #0
 8010f0a:	61bb      	str	r3, [r7, #24]
 8010f0c:	e001      	b.n	8010f12 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8010f0e:	2300      	movs	r3, #0
 8010f10:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8010f12:	69bb      	ldr	r3, [r7, #24]
 8010f14:	2b01      	cmp	r3, #1
 8010f16:	d110      	bne.n	8010f3a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010f18:	687b      	ldr	r3, [r7, #4]
 8010f1a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8010f1c:	687a      	ldr	r2, [r7, #4]
 8010f1e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8010f20:	9202      	str	r2, [sp, #8]
 8010f22:	9301      	str	r3, [sp, #4]
 8010f24:	69fb      	ldr	r3, [r7, #28]
 8010f26:	9300      	str	r3, [sp, #0]
 8010f28:	68bb      	ldr	r3, [r7, #8]
 8010f2a:	6a3a      	ldr	r2, [r7, #32]
 8010f2c:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010f2e:	68f8      	ldr	r0, [r7, #12]
 8010f30:	f001 fae0 	bl	80124f4 <xTaskCreateStatic>
 8010f34:	4603      	mov	r3, r0
 8010f36:	613b      	str	r3, [r7, #16]
 8010f38:	e013      	b.n	8010f62 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8010f3a:	69bb      	ldr	r3, [r7, #24]
 8010f3c:	2b00      	cmp	r3, #0
 8010f3e:	d110      	bne.n	8010f62 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8010f40:	6a3b      	ldr	r3, [r7, #32]
 8010f42:	b29a      	uxth	r2, r3
 8010f44:	f107 0310 	add.w	r3, r7, #16
 8010f48:	9301      	str	r3, [sp, #4]
 8010f4a:	69fb      	ldr	r3, [r7, #28]
 8010f4c:	9300      	str	r3, [sp, #0]
 8010f4e:	68bb      	ldr	r3, [r7, #8]
 8010f50:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8010f52:	68f8      	ldr	r0, [r7, #12]
 8010f54:	f001 fb2b 	bl	80125ae <xTaskCreate>
 8010f58:	4603      	mov	r3, r0
 8010f5a:	2b01      	cmp	r3, #1
 8010f5c:	d001      	beq.n	8010f62 <osThreadNew+0x11a>
            hTask = NULL;
 8010f5e:	2300      	movs	r3, #0
 8010f60:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8010f62:	693b      	ldr	r3, [r7, #16]
}
 8010f64:	4618      	mov	r0, r3
 8010f66:	3728      	adds	r7, #40	; 0x28
 8010f68:	46bd      	mov	sp, r7
 8010f6a:	bd80      	pop	{r7, pc}

08010f6c <osThreadGetId>:
  }

  return (name);
}

osThreadId_t osThreadGetId (void) {
 8010f6c:	b580      	push	{r7, lr}
 8010f6e:	b082      	sub	sp, #8
 8010f70:	af00      	add	r7, sp, #0
  osThreadId_t id;

  id = (osThreadId_t)xTaskGetCurrentTaskHandle();
 8010f72:	f002 fa6f 	bl	8013454 <xTaskGetCurrentTaskHandle>
 8010f76:	6078      	str	r0, [r7, #4]

  return (id);
 8010f78:	687b      	ldr	r3, [r7, #4]
}
 8010f7a:	4618      	mov	r0, r3
 8010f7c:	3708      	adds	r7, #8
 8010f7e:	46bd      	mov	sp, r7
 8010f80:	bd80      	pop	{r7, pc}
	...

08010f84 <osThreadGetState>:

osThreadState_t osThreadGetState (osThreadId_t thread_id) {
 8010f84:	b580      	push	{r7, lr}
 8010f86:	b086      	sub	sp, #24
 8010f88:	af00      	add	r7, sp, #0
 8010f8a:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8010f90:	f3ef 8305 	mrs	r3, IPSR
 8010f94:	60fb      	str	r3, [r7, #12]
  return(result);
 8010f96:	68fb      	ldr	r3, [r7, #12]
  osThreadState_t state;

  if (IS_IRQ() || (hTask == NULL)) {
 8010f98:	2b00      	cmp	r3, #0
 8010f9a:	d102      	bne.n	8010fa2 <osThreadGetState+0x1e>
 8010f9c:	693b      	ldr	r3, [r7, #16]
 8010f9e:	2b00      	cmp	r3, #0
 8010fa0:	d103      	bne.n	8010faa <osThreadGetState+0x26>
    state = osThreadError;
 8010fa2:	f04f 33ff 	mov.w	r3, #4294967295
 8010fa6:	617b      	str	r3, [r7, #20]
 8010fa8:	e022      	b.n	8010ff0 <osThreadGetState+0x6c>
  }
  else {
    switch (eTaskGetState (hTask)) {
 8010faa:	6938      	ldr	r0, [r7, #16]
 8010fac:	f001 fd00 	bl	80129b0 <eTaskGetState>
 8010fb0:	4603      	mov	r3, r0
 8010fb2:	2b04      	cmp	r3, #4
 8010fb4:	d818      	bhi.n	8010fe8 <osThreadGetState+0x64>
 8010fb6:	a201      	add	r2, pc, #4	; (adr r2, 8010fbc <osThreadGetState+0x38>)
 8010fb8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fbc:	08010fd1 	.word	0x08010fd1
 8010fc0:	08010fd7 	.word	0x08010fd7
 8010fc4:	08010fdd 	.word	0x08010fdd
 8010fc8:	08010fdd 	.word	0x08010fdd
 8010fcc:	08010fe3 	.word	0x08010fe3
      case eRunning:   state = osThreadRunning;    break;
 8010fd0:	2302      	movs	r3, #2
 8010fd2:	617b      	str	r3, [r7, #20]
 8010fd4:	e00c      	b.n	8010ff0 <osThreadGetState+0x6c>
      case eReady:     state = osThreadReady;      break;
 8010fd6:	2301      	movs	r3, #1
 8010fd8:	617b      	str	r3, [r7, #20]
 8010fda:	e009      	b.n	8010ff0 <osThreadGetState+0x6c>
      case eBlocked:
      case eSuspended: state = osThreadBlocked;    break;
 8010fdc:	2303      	movs	r3, #3
 8010fde:	617b      	str	r3, [r7, #20]
 8010fe0:	e006      	b.n	8010ff0 <osThreadGetState+0x6c>
      case eDeleted:   state = osThreadTerminated; break;
 8010fe2:	2304      	movs	r3, #4
 8010fe4:	617b      	str	r3, [r7, #20]
 8010fe6:	e003      	b.n	8010ff0 <osThreadGetState+0x6c>
      case eInvalid:
      default:         state = osThreadError;      break;
 8010fe8:	f04f 33ff 	mov.w	r3, #4294967295
 8010fec:	617b      	str	r3, [r7, #20]
 8010fee:	bf00      	nop
    }
  }

  return (state);
 8010ff0:	697b      	ldr	r3, [r7, #20]
}
 8010ff2:	4618      	mov	r0, r3
 8010ff4:	3718      	adds	r7, #24
 8010ff6:	46bd      	mov	sp, r7
 8010ff8:	bd80      	pop	{r7, pc}
 8010ffa:	bf00      	nop

08010ffc <osThreadResume>:
  }

  return (stat);
}

osStatus_t osThreadResume (osThreadId_t thread_id) {
 8010ffc:	b580      	push	{r7, lr}
 8010ffe:	b086      	sub	sp, #24
 8011000:	af00      	add	r7, sp, #0
 8011002:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8011004:	687b      	ldr	r3, [r7, #4]
 8011006:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011008:	f3ef 8305 	mrs	r3, IPSR
 801100c:	60fb      	str	r3, [r7, #12]
  return(result);
 801100e:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8011010:	2b00      	cmp	r3, #0
 8011012:	d003      	beq.n	801101c <osThreadResume+0x20>
    stat = osErrorISR;
 8011014:	f06f 0305 	mvn.w	r3, #5
 8011018:	617b      	str	r3, [r7, #20]
 801101a:	e00b      	b.n	8011034 <osThreadResume+0x38>
  }
  else if (hTask == NULL) {
 801101c:	693b      	ldr	r3, [r7, #16]
 801101e:	2b00      	cmp	r3, #0
 8011020:	d103      	bne.n	801102a <osThreadResume+0x2e>
    stat = osErrorParameter;
 8011022:	f06f 0303 	mvn.w	r3, #3
 8011026:	617b      	str	r3, [r7, #20]
 8011028:	e004      	b.n	8011034 <osThreadResume+0x38>
  }
  else {
    stat = osOK;
 801102a:	2300      	movs	r3, #0
 801102c:	617b      	str	r3, [r7, #20]
    vTaskResume (hTask);
 801102e:	6938      	ldr	r0, [r7, #16]
 8011030:	f001 fd56 	bl	8012ae0 <vTaskResume>
  }

  return (stat);
 8011034:	697b      	ldr	r3, [r7, #20]
}
 8011036:	4618      	mov	r0, r3
 8011038:	3718      	adds	r7, #24
 801103a:	46bd      	mov	sp, r7
 801103c:	bd80      	pop	{r7, pc}

0801103e <osThreadExit>:
#endif /* (configUSE_OS2_THREAD_SUSPEND_RESUME == 1) */

__NO_RETURN void osThreadExit (void) {
 801103e:	b580      	push	{r7, lr}
 8011040:	af00      	add	r7, sp, #0
#ifndef USE_FreeRTOS_HEAP_1
  vTaskDelete (NULL);
 8011042:	2000      	movs	r0, #0
 8011044:	f001 fc0e 	bl	8012864 <vTaskDelete>
#endif
  for (;;);
 8011048:	e7fe      	b.n	8011048 <osThreadExit+0xa>

0801104a <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 801104a:	b580      	push	{r7, lr}
 801104c:	b084      	sub	sp, #16
 801104e:	af00      	add	r7, sp, #0
 8011050:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011052:	f3ef 8305 	mrs	r3, IPSR
 8011056:	60bb      	str	r3, [r7, #8]
  return(result);
 8011058:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 801105a:	2b00      	cmp	r3, #0
 801105c:	d003      	beq.n	8011066 <osDelay+0x1c>
    stat = osErrorISR;
 801105e:	f06f 0305 	mvn.w	r3, #5
 8011062:	60fb      	str	r3, [r7, #12]
 8011064:	e007      	b.n	8011076 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8011066:	2300      	movs	r3, #0
 8011068:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	2b00      	cmp	r3, #0
 801106e:	d002      	beq.n	8011076 <osDelay+0x2c>
      vTaskDelay(ticks);
 8011070:	6878      	ldr	r0, [r7, #4]
 8011072:	f001 fc69 	bl	8012948 <vTaskDelay>
    }
  }

  return (stat);
 8011076:	68fb      	ldr	r3, [r7, #12]
}
 8011078:	4618      	mov	r0, r3
 801107a:	3710      	adds	r7, #16
 801107c:	46bd      	mov	sp, r7
 801107e:	bd80      	pop	{r7, pc}

08011080 <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 8011080:	b580      	push	{r7, lr}
 8011082:	b08a      	sub	sp, #40	; 0x28
 8011084:	af02      	add	r7, sp, #8
 8011086:	60f8      	str	r0, [r7, #12]
 8011088:	60b9      	str	r1, [r7, #8]
 801108a:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 801108c:	2300      	movs	r3, #0
 801108e:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011090:	f3ef 8305 	mrs	r3, IPSR
 8011094:	613b      	str	r3, [r7, #16]
  return(result);
 8011096:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8011098:	2b00      	cmp	r3, #0
 801109a:	d175      	bne.n	8011188 <osSemaphoreNew+0x108>
 801109c:	68fb      	ldr	r3, [r7, #12]
 801109e:	2b00      	cmp	r3, #0
 80110a0:	d072      	beq.n	8011188 <osSemaphoreNew+0x108>
 80110a2:	68ba      	ldr	r2, [r7, #8]
 80110a4:	68fb      	ldr	r3, [r7, #12]
 80110a6:	429a      	cmp	r2, r3
 80110a8:	d86e      	bhi.n	8011188 <osSemaphoreNew+0x108>
    mem = -1;
 80110aa:	f04f 33ff 	mov.w	r3, #4294967295
 80110ae:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80110b0:	687b      	ldr	r3, [r7, #4]
 80110b2:	2b00      	cmp	r3, #0
 80110b4:	d015      	beq.n	80110e2 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 80110b6:	687b      	ldr	r3, [r7, #4]
 80110b8:	689b      	ldr	r3, [r3, #8]
 80110ba:	2b00      	cmp	r3, #0
 80110bc:	d006      	beq.n	80110cc <osSemaphoreNew+0x4c>
 80110be:	687b      	ldr	r3, [r7, #4]
 80110c0:	68db      	ldr	r3, [r3, #12]
 80110c2:	2b4f      	cmp	r3, #79	; 0x4f
 80110c4:	d902      	bls.n	80110cc <osSemaphoreNew+0x4c>
        mem = 1;
 80110c6:	2301      	movs	r3, #1
 80110c8:	61bb      	str	r3, [r7, #24]
 80110ca:	e00c      	b.n	80110e6 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 80110cc:	687b      	ldr	r3, [r7, #4]
 80110ce:	689b      	ldr	r3, [r3, #8]
 80110d0:	2b00      	cmp	r3, #0
 80110d2:	d108      	bne.n	80110e6 <osSemaphoreNew+0x66>
 80110d4:	687b      	ldr	r3, [r7, #4]
 80110d6:	68db      	ldr	r3, [r3, #12]
 80110d8:	2b00      	cmp	r3, #0
 80110da:	d104      	bne.n	80110e6 <osSemaphoreNew+0x66>
          mem = 0;
 80110dc:	2300      	movs	r3, #0
 80110de:	61bb      	str	r3, [r7, #24]
 80110e0:	e001      	b.n	80110e6 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80110e2:	2300      	movs	r3, #0
 80110e4:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80110e6:	69bb      	ldr	r3, [r7, #24]
 80110e8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80110ec:	d04c      	beq.n	8011188 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80110ee:	68fb      	ldr	r3, [r7, #12]
 80110f0:	2b01      	cmp	r3, #1
 80110f2:	d128      	bne.n	8011146 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80110f4:	69bb      	ldr	r3, [r7, #24]
 80110f6:	2b01      	cmp	r3, #1
 80110f8:	d10a      	bne.n	8011110 <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80110fa:	687b      	ldr	r3, [r7, #4]
 80110fc:	689b      	ldr	r3, [r3, #8]
 80110fe:	2203      	movs	r2, #3
 8011100:	9200      	str	r2, [sp, #0]
 8011102:	2200      	movs	r2, #0
 8011104:	2100      	movs	r1, #0
 8011106:	2001      	movs	r0, #1
 8011108:	f000 fa4e 	bl	80115a8 <xQueueGenericCreateStatic>
 801110c:	61f8      	str	r0, [r7, #28]
 801110e:	e005      	b.n	801111c <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 8011110:	2203      	movs	r2, #3
 8011112:	2100      	movs	r1, #0
 8011114:	2001      	movs	r0, #1
 8011116:	f000 fabf 	bl	8011698 <xQueueGenericCreate>
 801111a:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 801111c:	69fb      	ldr	r3, [r7, #28]
 801111e:	2b00      	cmp	r3, #0
 8011120:	d022      	beq.n	8011168 <osSemaphoreNew+0xe8>
 8011122:	68bb      	ldr	r3, [r7, #8]
 8011124:	2b00      	cmp	r3, #0
 8011126:	d01f      	beq.n	8011168 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011128:	2300      	movs	r3, #0
 801112a:	2200      	movs	r2, #0
 801112c:	2100      	movs	r1, #0
 801112e:	69f8      	ldr	r0, [r7, #28]
 8011130:	f000 fb7a 	bl	8011828 <xQueueGenericSend>
 8011134:	4603      	mov	r3, r0
 8011136:	2b01      	cmp	r3, #1
 8011138:	d016      	beq.n	8011168 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 801113a:	69f8      	ldr	r0, [r7, #28]
 801113c:	f001 f806 	bl	801214c <vQueueDelete>
            hSemaphore = NULL;
 8011140:	2300      	movs	r3, #0
 8011142:	61fb      	str	r3, [r7, #28]
 8011144:	e010      	b.n	8011168 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8011146:	69bb      	ldr	r3, [r7, #24]
 8011148:	2b01      	cmp	r3, #1
 801114a:	d108      	bne.n	801115e <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 801114c:	687b      	ldr	r3, [r7, #4]
 801114e:	689b      	ldr	r3, [r3, #8]
 8011150:	461a      	mov	r2, r3
 8011152:	68b9      	ldr	r1, [r7, #8]
 8011154:	68f8      	ldr	r0, [r7, #12]
 8011156:	f000 fafc 	bl	8011752 <xQueueCreateCountingSemaphoreStatic>
 801115a:	61f8      	str	r0, [r7, #28]
 801115c:	e004      	b.n	8011168 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 801115e:	68b9      	ldr	r1, [r7, #8]
 8011160:	68f8      	ldr	r0, [r7, #12]
 8011162:	f000 fb2d 	bl	80117c0 <xQueueCreateCountingSemaphore>
 8011166:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8011168:	69fb      	ldr	r3, [r7, #28]
 801116a:	2b00      	cmp	r3, #0
 801116c:	d00c      	beq.n	8011188 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 801116e:	687b      	ldr	r3, [r7, #4]
 8011170:	2b00      	cmp	r3, #0
 8011172:	d003      	beq.n	801117c <osSemaphoreNew+0xfc>
          name = attr->name;
 8011174:	687b      	ldr	r3, [r7, #4]
 8011176:	681b      	ldr	r3, [r3, #0]
 8011178:	617b      	str	r3, [r7, #20]
 801117a:	e001      	b.n	8011180 <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 801117c:	2300      	movs	r3, #0
 801117e:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 8011180:	6979      	ldr	r1, [r7, #20]
 8011182:	69f8      	ldr	r0, [r7, #28]
 8011184:	f001 f92e 	bl	80123e4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8011188:	69fb      	ldr	r3, [r7, #28]
}
 801118a:	4618      	mov	r0, r3
 801118c:	3720      	adds	r7, #32
 801118e:	46bd      	mov	sp, r7
 8011190:	bd80      	pop	{r7, pc}
	...

08011194 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8011194:	b580      	push	{r7, lr}
 8011196:	b086      	sub	sp, #24
 8011198:	af00      	add	r7, sp, #0
 801119a:	6078      	str	r0, [r7, #4]
 801119c:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 801119e:	687b      	ldr	r3, [r7, #4]
 80111a0:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 80111a2:	2300      	movs	r3, #0
 80111a4:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 80111a6:	693b      	ldr	r3, [r7, #16]
 80111a8:	2b00      	cmp	r3, #0
 80111aa:	d103      	bne.n	80111b4 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 80111ac:	f06f 0303 	mvn.w	r3, #3
 80111b0:	617b      	str	r3, [r7, #20]
 80111b2:	e039      	b.n	8011228 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80111b4:	f3ef 8305 	mrs	r3, IPSR
 80111b8:	60fb      	str	r3, [r7, #12]
  return(result);
 80111ba:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 80111bc:	2b00      	cmp	r3, #0
 80111be:	d022      	beq.n	8011206 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 80111c0:	683b      	ldr	r3, [r7, #0]
 80111c2:	2b00      	cmp	r3, #0
 80111c4:	d003      	beq.n	80111ce <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 80111c6:	f06f 0303 	mvn.w	r3, #3
 80111ca:	617b      	str	r3, [r7, #20]
 80111cc:	e02c      	b.n	8011228 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 80111ce:	2300      	movs	r3, #0
 80111d0:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 80111d2:	f107 0308 	add.w	r3, r7, #8
 80111d6:	461a      	mov	r2, r3
 80111d8:	2100      	movs	r1, #0
 80111da:	6938      	ldr	r0, [r7, #16]
 80111dc:	f000 ff36 	bl	801204c <xQueueReceiveFromISR>
 80111e0:	4603      	mov	r3, r0
 80111e2:	2b01      	cmp	r3, #1
 80111e4:	d003      	beq.n	80111ee <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80111e6:	f06f 0302 	mvn.w	r3, #2
 80111ea:	617b      	str	r3, [r7, #20]
 80111ec:	e01c      	b.n	8011228 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80111ee:	68bb      	ldr	r3, [r7, #8]
 80111f0:	2b00      	cmp	r3, #0
 80111f2:	d019      	beq.n	8011228 <osSemaphoreAcquire+0x94>
 80111f4:	4b0f      	ldr	r3, [pc, #60]	; (8011234 <osSemaphoreAcquire+0xa0>)
 80111f6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80111fa:	601a      	str	r2, [r3, #0]
 80111fc:	f3bf 8f4f 	dsb	sy
 8011200:	f3bf 8f6f 	isb	sy
 8011204:	e010      	b.n	8011228 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 8011206:	6839      	ldr	r1, [r7, #0]
 8011208:	6938      	ldr	r0, [r7, #16]
 801120a:	f000 fe13 	bl	8011e34 <xQueueSemaphoreTake>
 801120e:	4603      	mov	r3, r0
 8011210:	2b01      	cmp	r3, #1
 8011212:	d009      	beq.n	8011228 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 8011214:	683b      	ldr	r3, [r7, #0]
 8011216:	2b00      	cmp	r3, #0
 8011218:	d003      	beq.n	8011222 <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 801121a:	f06f 0301 	mvn.w	r3, #1
 801121e:	617b      	str	r3, [r7, #20]
 8011220:	e002      	b.n	8011228 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 8011222:	f06f 0302 	mvn.w	r3, #2
 8011226:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8011228:	697b      	ldr	r3, [r7, #20]
}
 801122a:	4618      	mov	r0, r3
 801122c:	3718      	adds	r7, #24
 801122e:	46bd      	mov	sp, r7
 8011230:	bd80      	pop	{r7, pc}
 8011232:	bf00      	nop
 8011234:	e000ed04 	.word	0xe000ed04

08011238 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 8011238:	b580      	push	{r7, lr}
 801123a:	b086      	sub	sp, #24
 801123c:	af00      	add	r7, sp, #0
 801123e:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 8011240:	687b      	ldr	r3, [r7, #4]
 8011242:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8011244:	2300      	movs	r3, #0
 8011246:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8011248:	693b      	ldr	r3, [r7, #16]
 801124a:	2b00      	cmp	r3, #0
 801124c:	d103      	bne.n	8011256 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 801124e:	f06f 0303 	mvn.w	r3, #3
 8011252:	617b      	str	r3, [r7, #20]
 8011254:	e02c      	b.n	80112b0 <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8011256:	f3ef 8305 	mrs	r3, IPSR
 801125a:	60fb      	str	r3, [r7, #12]
  return(result);
 801125c:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 801125e:	2b00      	cmp	r3, #0
 8011260:	d01a      	beq.n	8011298 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 8011262:	2300      	movs	r3, #0
 8011264:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8011266:	f107 0308 	add.w	r3, r7, #8
 801126a:	4619      	mov	r1, r3
 801126c:	6938      	ldr	r0, [r7, #16]
 801126e:	f000 fc74 	bl	8011b5a <xQueueGiveFromISR>
 8011272:	4603      	mov	r3, r0
 8011274:	2b01      	cmp	r3, #1
 8011276:	d003      	beq.n	8011280 <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8011278:	f06f 0302 	mvn.w	r3, #2
 801127c:	617b      	str	r3, [r7, #20]
 801127e:	e017      	b.n	80112b0 <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 8011280:	68bb      	ldr	r3, [r7, #8]
 8011282:	2b00      	cmp	r3, #0
 8011284:	d014      	beq.n	80112b0 <osSemaphoreRelease+0x78>
 8011286:	4b0d      	ldr	r3, [pc, #52]	; (80112bc <osSemaphoreRelease+0x84>)
 8011288:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801128c:	601a      	str	r2, [r3, #0]
 801128e:	f3bf 8f4f 	dsb	sy
 8011292:	f3bf 8f6f 	isb	sy
 8011296:	e00b      	b.n	80112b0 <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8011298:	2300      	movs	r3, #0
 801129a:	2200      	movs	r2, #0
 801129c:	2100      	movs	r1, #0
 801129e:	6938      	ldr	r0, [r7, #16]
 80112a0:	f000 fac2 	bl	8011828 <xQueueGenericSend>
 80112a4:	4603      	mov	r3, r0
 80112a6:	2b01      	cmp	r3, #1
 80112a8:	d002      	beq.n	80112b0 <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 80112aa:	f06f 0302 	mvn.w	r3, #2
 80112ae:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 80112b0:	697b      	ldr	r3, [r7, #20]
}
 80112b2:	4618      	mov	r0, r3
 80112b4:	3718      	adds	r7, #24
 80112b6:	46bd      	mov	sp, r7
 80112b8:	bd80      	pop	{r7, pc}
 80112ba:	bf00      	nop
 80112bc:	e000ed04 	.word	0xe000ed04

080112c0 <osSemaphoreDelete>:
  }

  return (count);
}

osStatus_t osSemaphoreDelete (osSemaphoreId_t semaphore_id) {
 80112c0:	b580      	push	{r7, lr}
 80112c2:	b086      	sub	sp, #24
 80112c4:	af00      	add	r7, sp, #0
 80112c6:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80112c8:	687b      	ldr	r3, [r7, #4]
 80112ca:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80112cc:	f3ef 8305 	mrs	r3, IPSR
 80112d0:	60fb      	str	r3, [r7, #12]
  return(result);
 80112d2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

#ifndef USE_FreeRTOS_HEAP_1
  if (IS_IRQ()) {
 80112d4:	2b00      	cmp	r3, #0
 80112d6:	d003      	beq.n	80112e0 <osSemaphoreDelete+0x20>
    stat = osErrorISR;
 80112d8:	f06f 0305 	mvn.w	r3, #5
 80112dc:	617b      	str	r3, [r7, #20]
 80112de:	e00e      	b.n	80112fe <osSemaphoreDelete+0x3e>
  }
  else if (hSemaphore == NULL) {
 80112e0:	693b      	ldr	r3, [r7, #16]
 80112e2:	2b00      	cmp	r3, #0
 80112e4:	d103      	bne.n	80112ee <osSemaphoreDelete+0x2e>
    stat = osErrorParameter;
 80112e6:	f06f 0303 	mvn.w	r3, #3
 80112ea:	617b      	str	r3, [r7, #20]
 80112ec:	e007      	b.n	80112fe <osSemaphoreDelete+0x3e>
  }
  else {
    #if (configQUEUE_REGISTRY_SIZE > 0)
    vQueueUnregisterQueue (hSemaphore);
 80112ee:	6938      	ldr	r0, [r7, #16]
 80112f0:	f001 f8a2 	bl	8012438 <vQueueUnregisterQueue>
    #endif

    stat = osOK;
 80112f4:	2300      	movs	r3, #0
 80112f6:	617b      	str	r3, [r7, #20]
    vSemaphoreDelete (hSemaphore);
 80112f8:	6938      	ldr	r0, [r7, #16]
 80112fa:	f000 ff27 	bl	801214c <vQueueDelete>
  }
#else
  stat = osError;
#endif

  return (stat);
 80112fe:	697b      	ldr	r3, [r7, #20]
}
 8011300:	4618      	mov	r0, r3
 8011302:	3718      	adds	r7, #24
 8011304:	46bd      	mov	sp, r7
 8011306:	bd80      	pop	{r7, pc}

08011308 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8011308:	b480      	push	{r7}
 801130a:	b085      	sub	sp, #20
 801130c:	af00      	add	r7, sp, #0
 801130e:	60f8      	str	r0, [r7, #12]
 8011310:	60b9      	str	r1, [r7, #8]
 8011312:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8011314:	68fb      	ldr	r3, [r7, #12]
 8011316:	4a07      	ldr	r2, [pc, #28]	; (8011334 <vApplicationGetIdleTaskMemory+0x2c>)
 8011318:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 801131a:	68bb      	ldr	r3, [r7, #8]
 801131c:	4a06      	ldr	r2, [pc, #24]	; (8011338 <vApplicationGetIdleTaskMemory+0x30>)
 801131e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8011320:	687b      	ldr	r3, [r7, #4]
 8011322:	2280      	movs	r2, #128	; 0x80
 8011324:	601a      	str	r2, [r3, #0]
}
 8011326:	bf00      	nop
 8011328:	3714      	adds	r7, #20
 801132a:	46bd      	mov	sp, r7
 801132c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011330:	4770      	bx	lr
 8011332:	bf00      	nop
 8011334:	200006a4 	.word	0x200006a4
 8011338:	20000760 	.word	0x20000760

0801133c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 801133c:	b480      	push	{r7}
 801133e:	b085      	sub	sp, #20
 8011340:	af00      	add	r7, sp, #0
 8011342:	60f8      	str	r0, [r7, #12]
 8011344:	60b9      	str	r1, [r7, #8]
 8011346:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8011348:	68fb      	ldr	r3, [r7, #12]
 801134a:	4a07      	ldr	r2, [pc, #28]	; (8011368 <vApplicationGetTimerTaskMemory+0x2c>)
 801134c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 801134e:	68bb      	ldr	r3, [r7, #8]
 8011350:	4a06      	ldr	r2, [pc, #24]	; (801136c <vApplicationGetTimerTaskMemory+0x30>)
 8011352:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8011354:	687b      	ldr	r3, [r7, #4]
 8011356:	f44f 7280 	mov.w	r2, #256	; 0x100
 801135a:	601a      	str	r2, [r3, #0]
}
 801135c:	bf00      	nop
 801135e:	3714      	adds	r7, #20
 8011360:	46bd      	mov	sp, r7
 8011362:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011366:	4770      	bx	lr
 8011368:	20000960 	.word	0x20000960
 801136c:	20000a1c 	.word	0x20000a1c

08011370 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8011370:	b480      	push	{r7}
 8011372:	b083      	sub	sp, #12
 8011374:	af00      	add	r7, sp, #0
 8011376:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011378:	687b      	ldr	r3, [r7, #4]
 801137a:	f103 0208 	add.w	r2, r3, #8
 801137e:	687b      	ldr	r3, [r7, #4]
 8011380:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8011382:	687b      	ldr	r3, [r7, #4]
 8011384:	f04f 32ff 	mov.w	r2, #4294967295
 8011388:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 801138a:	687b      	ldr	r3, [r7, #4]
 801138c:	f103 0208 	add.w	r2, r3, #8
 8011390:	687b      	ldr	r3, [r7, #4]
 8011392:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8011394:	687b      	ldr	r3, [r7, #4]
 8011396:	f103 0208 	add.w	r2, r3, #8
 801139a:	687b      	ldr	r3, [r7, #4]
 801139c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 801139e:	687b      	ldr	r3, [r7, #4]
 80113a0:	2200      	movs	r2, #0
 80113a2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80113a4:	bf00      	nop
 80113a6:	370c      	adds	r7, #12
 80113a8:	46bd      	mov	sp, r7
 80113aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113ae:	4770      	bx	lr

080113b0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80113b0:	b480      	push	{r7}
 80113b2:	b083      	sub	sp, #12
 80113b4:	af00      	add	r7, sp, #0
 80113b6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80113b8:	687b      	ldr	r3, [r7, #4]
 80113ba:	2200      	movs	r2, #0
 80113bc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80113be:	bf00      	nop
 80113c0:	370c      	adds	r7, #12
 80113c2:	46bd      	mov	sp, r7
 80113c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80113c8:	4770      	bx	lr

080113ca <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80113ca:	b480      	push	{r7}
 80113cc:	b085      	sub	sp, #20
 80113ce:	af00      	add	r7, sp, #0
 80113d0:	6078      	str	r0, [r7, #4]
 80113d2:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 80113d4:	687b      	ldr	r3, [r7, #4]
 80113d6:	685b      	ldr	r3, [r3, #4]
 80113d8:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 80113da:	683b      	ldr	r3, [r7, #0]
 80113dc:	68fa      	ldr	r2, [r7, #12]
 80113de:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 80113e0:	68fb      	ldr	r3, [r7, #12]
 80113e2:	689a      	ldr	r2, [r3, #8]
 80113e4:	683b      	ldr	r3, [r7, #0]
 80113e6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 80113e8:	68fb      	ldr	r3, [r7, #12]
 80113ea:	689b      	ldr	r3, [r3, #8]
 80113ec:	683a      	ldr	r2, [r7, #0]
 80113ee:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 80113f0:	68fb      	ldr	r3, [r7, #12]
 80113f2:	683a      	ldr	r2, [r7, #0]
 80113f4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 80113f6:	683b      	ldr	r3, [r7, #0]
 80113f8:	687a      	ldr	r2, [r7, #4]
 80113fa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80113fc:	687b      	ldr	r3, [r7, #4]
 80113fe:	681b      	ldr	r3, [r3, #0]
 8011400:	1c5a      	adds	r2, r3, #1
 8011402:	687b      	ldr	r3, [r7, #4]
 8011404:	601a      	str	r2, [r3, #0]
}
 8011406:	bf00      	nop
 8011408:	3714      	adds	r7, #20
 801140a:	46bd      	mov	sp, r7
 801140c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011410:	4770      	bx	lr

08011412 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8011412:	b480      	push	{r7}
 8011414:	b085      	sub	sp, #20
 8011416:	af00      	add	r7, sp, #0
 8011418:	6078      	str	r0, [r7, #4]
 801141a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 801141c:	683b      	ldr	r3, [r7, #0]
 801141e:	681b      	ldr	r3, [r3, #0]
 8011420:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8011422:	68bb      	ldr	r3, [r7, #8]
 8011424:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011428:	d103      	bne.n	8011432 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 801142a:	687b      	ldr	r3, [r7, #4]
 801142c:	691b      	ldr	r3, [r3, #16]
 801142e:	60fb      	str	r3, [r7, #12]
 8011430:	e00c      	b.n	801144c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8011432:	687b      	ldr	r3, [r7, #4]
 8011434:	3308      	adds	r3, #8
 8011436:	60fb      	str	r3, [r7, #12]
 8011438:	e002      	b.n	8011440 <vListInsert+0x2e>
 801143a:	68fb      	ldr	r3, [r7, #12]
 801143c:	685b      	ldr	r3, [r3, #4]
 801143e:	60fb      	str	r3, [r7, #12]
 8011440:	68fb      	ldr	r3, [r7, #12]
 8011442:	685b      	ldr	r3, [r3, #4]
 8011444:	681b      	ldr	r3, [r3, #0]
 8011446:	68ba      	ldr	r2, [r7, #8]
 8011448:	429a      	cmp	r2, r3
 801144a:	d2f6      	bcs.n	801143a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 801144c:	68fb      	ldr	r3, [r7, #12]
 801144e:	685a      	ldr	r2, [r3, #4]
 8011450:	683b      	ldr	r3, [r7, #0]
 8011452:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8011454:	683b      	ldr	r3, [r7, #0]
 8011456:	685b      	ldr	r3, [r3, #4]
 8011458:	683a      	ldr	r2, [r7, #0]
 801145a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 801145c:	683b      	ldr	r3, [r7, #0]
 801145e:	68fa      	ldr	r2, [r7, #12]
 8011460:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8011462:	68fb      	ldr	r3, [r7, #12]
 8011464:	683a      	ldr	r2, [r7, #0]
 8011466:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8011468:	683b      	ldr	r3, [r7, #0]
 801146a:	687a      	ldr	r2, [r7, #4]
 801146c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 801146e:	687b      	ldr	r3, [r7, #4]
 8011470:	681b      	ldr	r3, [r3, #0]
 8011472:	1c5a      	adds	r2, r3, #1
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	601a      	str	r2, [r3, #0]
}
 8011478:	bf00      	nop
 801147a:	3714      	adds	r7, #20
 801147c:	46bd      	mov	sp, r7
 801147e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011482:	4770      	bx	lr

08011484 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8011484:	b480      	push	{r7}
 8011486:	b085      	sub	sp, #20
 8011488:	af00      	add	r7, sp, #0
 801148a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 801148c:	687b      	ldr	r3, [r7, #4]
 801148e:	691b      	ldr	r3, [r3, #16]
 8011490:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8011492:	687b      	ldr	r3, [r7, #4]
 8011494:	685b      	ldr	r3, [r3, #4]
 8011496:	687a      	ldr	r2, [r7, #4]
 8011498:	6892      	ldr	r2, [r2, #8]
 801149a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 801149c:	687b      	ldr	r3, [r7, #4]
 801149e:	689b      	ldr	r3, [r3, #8]
 80114a0:	687a      	ldr	r2, [r7, #4]
 80114a2:	6852      	ldr	r2, [r2, #4]
 80114a4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80114a6:	68fb      	ldr	r3, [r7, #12]
 80114a8:	685b      	ldr	r3, [r3, #4]
 80114aa:	687a      	ldr	r2, [r7, #4]
 80114ac:	429a      	cmp	r2, r3
 80114ae:	d103      	bne.n	80114b8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80114b0:	687b      	ldr	r3, [r7, #4]
 80114b2:	689a      	ldr	r2, [r3, #8]
 80114b4:	68fb      	ldr	r3, [r7, #12]
 80114b6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80114b8:	687b      	ldr	r3, [r7, #4]
 80114ba:	2200      	movs	r2, #0
 80114bc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80114be:	68fb      	ldr	r3, [r7, #12]
 80114c0:	681b      	ldr	r3, [r3, #0]
 80114c2:	1e5a      	subs	r2, r3, #1
 80114c4:	68fb      	ldr	r3, [r7, #12]
 80114c6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	681b      	ldr	r3, [r3, #0]
}
 80114cc:	4618      	mov	r0, r3
 80114ce:	3714      	adds	r7, #20
 80114d0:	46bd      	mov	sp, r7
 80114d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80114d6:	4770      	bx	lr

080114d8 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 80114d8:	b580      	push	{r7, lr}
 80114da:	b084      	sub	sp, #16
 80114dc:	af00      	add	r7, sp, #0
 80114de:	6078      	str	r0, [r7, #4]
 80114e0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 80114e2:	687b      	ldr	r3, [r7, #4]
 80114e4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 80114e6:	68fb      	ldr	r3, [r7, #12]
 80114e8:	2b00      	cmp	r3, #0
 80114ea:	d10a      	bne.n	8011502 <xQueueGenericReset+0x2a>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80114ec:	f04f 0350 	mov.w	r3, #80	; 0x50
 80114f0:	f383 8811 	msr	BASEPRI, r3
 80114f4:	f3bf 8f6f 	isb	sy
 80114f8:	f3bf 8f4f 	dsb	sy
 80114fc:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80114fe:	bf00      	nop
 8011500:	e7fe      	b.n	8011500 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8011502:	f002 fe0f 	bl	8014124 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8011506:	68fb      	ldr	r3, [r7, #12]
 8011508:	681a      	ldr	r2, [r3, #0]
 801150a:	68fb      	ldr	r3, [r7, #12]
 801150c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 801150e:	68f9      	ldr	r1, [r7, #12]
 8011510:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011512:	fb01 f303 	mul.w	r3, r1, r3
 8011516:	441a      	add	r2, r3
 8011518:	68fb      	ldr	r3, [r7, #12]
 801151a:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801151c:	68fb      	ldr	r3, [r7, #12]
 801151e:	2200      	movs	r2, #0
 8011520:	639a      	str	r2, [r3, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8011522:	68fb      	ldr	r3, [r7, #12]
 8011524:	681a      	ldr	r2, [r3, #0]
 8011526:	68fb      	ldr	r3, [r7, #12]
 8011528:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801152a:	68fb      	ldr	r3, [r7, #12]
 801152c:	681a      	ldr	r2, [r3, #0]
 801152e:	68fb      	ldr	r3, [r7, #12]
 8011530:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011532:	3b01      	subs	r3, #1
 8011534:	68f9      	ldr	r1, [r7, #12]
 8011536:	6c09      	ldr	r1, [r1, #64]	; 0x40
 8011538:	fb01 f303 	mul.w	r3, r1, r3
 801153c:	441a      	add	r2, r3
 801153e:	68fb      	ldr	r3, [r7, #12]
 8011540:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8011542:	68fb      	ldr	r3, [r7, #12]
 8011544:	22ff      	movs	r2, #255	; 0xff
 8011546:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801154a:	68fb      	ldr	r3, [r7, #12]
 801154c:	22ff      	movs	r2, #255	; 0xff
 801154e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

		if( xNewQueue == pdFALSE )
 8011552:	683b      	ldr	r3, [r7, #0]
 8011554:	2b00      	cmp	r3, #0
 8011556:	d114      	bne.n	8011582 <xQueueGenericReset+0xaa>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011558:	68fb      	ldr	r3, [r7, #12]
 801155a:	691b      	ldr	r3, [r3, #16]
 801155c:	2b00      	cmp	r3, #0
 801155e:	d01a      	beq.n	8011596 <xQueueGenericReset+0xbe>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011560:	68fb      	ldr	r3, [r7, #12]
 8011562:	3310      	adds	r3, #16
 8011564:	4618      	mov	r0, r3
 8011566:	f001 fdb3 	bl	80130d0 <xTaskRemoveFromEventList>
 801156a:	4603      	mov	r3, r0
 801156c:	2b00      	cmp	r3, #0
 801156e:	d012      	beq.n	8011596 <xQueueGenericReset+0xbe>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8011570:	4b0c      	ldr	r3, [pc, #48]	; (80115a4 <xQueueGenericReset+0xcc>)
 8011572:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011576:	601a      	str	r2, [r3, #0]
 8011578:	f3bf 8f4f 	dsb	sy
 801157c:	f3bf 8f6f 	isb	sy
 8011580:	e009      	b.n	8011596 <xQueueGenericReset+0xbe>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8011582:	68fb      	ldr	r3, [r7, #12]
 8011584:	3310      	adds	r3, #16
 8011586:	4618      	mov	r0, r3
 8011588:	f7ff fef2 	bl	8011370 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 801158c:	68fb      	ldr	r3, [r7, #12]
 801158e:	3324      	adds	r3, #36	; 0x24
 8011590:	4618      	mov	r0, r3
 8011592:	f7ff feed 	bl	8011370 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8011596:	f002 fdf5 	bl	8014184 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 801159a:	2301      	movs	r3, #1
}
 801159c:	4618      	mov	r0, r3
 801159e:	3710      	adds	r7, #16
 80115a0:	46bd      	mov	sp, r7
 80115a2:	bd80      	pop	{r7, pc}
 80115a4:	e000ed04 	.word	0xe000ed04

080115a8 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80115a8:	b580      	push	{r7, lr}
 80115aa:	b08e      	sub	sp, #56	; 0x38
 80115ac:	af02      	add	r7, sp, #8
 80115ae:	60f8      	str	r0, [r7, #12]
 80115b0:	60b9      	str	r1, [r7, #8]
 80115b2:	607a      	str	r2, [r7, #4]
 80115b4:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80115b6:	68fb      	ldr	r3, [r7, #12]
 80115b8:	2b00      	cmp	r3, #0
 80115ba:	d10a      	bne.n	80115d2 <xQueueGenericCreateStatic+0x2a>
	__asm volatile
 80115bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115c0:	f383 8811 	msr	BASEPRI, r3
 80115c4:	f3bf 8f6f 	isb	sy
 80115c8:	f3bf 8f4f 	dsb	sy
 80115cc:	62bb      	str	r3, [r7, #40]	; 0x28
}
 80115ce:	bf00      	nop
 80115d0:	e7fe      	b.n	80115d0 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 80115d2:	683b      	ldr	r3, [r7, #0]
 80115d4:	2b00      	cmp	r3, #0
 80115d6:	d10a      	bne.n	80115ee <xQueueGenericCreateStatic+0x46>
	__asm volatile
 80115d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80115dc:	f383 8811 	msr	BASEPRI, r3
 80115e0:	f3bf 8f6f 	isb	sy
 80115e4:	f3bf 8f4f 	dsb	sy
 80115e8:	627b      	str	r3, [r7, #36]	; 0x24
}
 80115ea:	bf00      	nop
 80115ec:	e7fe      	b.n	80115ec <xQueueGenericCreateStatic+0x44>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 80115ee:	687b      	ldr	r3, [r7, #4]
 80115f0:	2b00      	cmp	r3, #0
 80115f2:	d002      	beq.n	80115fa <xQueueGenericCreateStatic+0x52>
 80115f4:	68bb      	ldr	r3, [r7, #8]
 80115f6:	2b00      	cmp	r3, #0
 80115f8:	d001      	beq.n	80115fe <xQueueGenericCreateStatic+0x56>
 80115fa:	2301      	movs	r3, #1
 80115fc:	e000      	b.n	8011600 <xQueueGenericCreateStatic+0x58>
 80115fe:	2300      	movs	r3, #0
 8011600:	2b00      	cmp	r3, #0
 8011602:	d10a      	bne.n	801161a <xQueueGenericCreateStatic+0x72>
	__asm volatile
 8011604:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011608:	f383 8811 	msr	BASEPRI, r3
 801160c:	f3bf 8f6f 	isb	sy
 8011610:	f3bf 8f4f 	dsb	sy
 8011614:	623b      	str	r3, [r7, #32]
}
 8011616:	bf00      	nop
 8011618:	e7fe      	b.n	8011618 <xQueueGenericCreateStatic+0x70>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	2b00      	cmp	r3, #0
 801161e:	d102      	bne.n	8011626 <xQueueGenericCreateStatic+0x7e>
 8011620:	68bb      	ldr	r3, [r7, #8]
 8011622:	2b00      	cmp	r3, #0
 8011624:	d101      	bne.n	801162a <xQueueGenericCreateStatic+0x82>
 8011626:	2301      	movs	r3, #1
 8011628:	e000      	b.n	801162c <xQueueGenericCreateStatic+0x84>
 801162a:	2300      	movs	r3, #0
 801162c:	2b00      	cmp	r3, #0
 801162e:	d10a      	bne.n	8011646 <xQueueGenericCreateStatic+0x9e>
	__asm volatile
 8011630:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011634:	f383 8811 	msr	BASEPRI, r3
 8011638:	f3bf 8f6f 	isb	sy
 801163c:	f3bf 8f4f 	dsb	sy
 8011640:	61fb      	str	r3, [r7, #28]
}
 8011642:	bf00      	nop
 8011644:	e7fe      	b.n	8011644 <xQueueGenericCreateStatic+0x9c>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8011646:	2350      	movs	r3, #80	; 0x50
 8011648:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 801164a:	697b      	ldr	r3, [r7, #20]
 801164c:	2b50      	cmp	r3, #80	; 0x50
 801164e:	d00a      	beq.n	8011666 <xQueueGenericCreateStatic+0xbe>
	__asm volatile
 8011650:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011654:	f383 8811 	msr	BASEPRI, r3
 8011658:	f3bf 8f6f 	isb	sy
 801165c:	f3bf 8f4f 	dsb	sy
 8011660:	61bb      	str	r3, [r7, #24]
}
 8011662:	bf00      	nop
 8011664:	e7fe      	b.n	8011664 <xQueueGenericCreateStatic+0xbc>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8011666:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8011668:	683b      	ldr	r3, [r7, #0]
 801166a:	62fb      	str	r3, [r7, #44]	; 0x2c

		if( pxNewQueue != NULL )
 801166c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801166e:	2b00      	cmp	r3, #0
 8011670:	d00d      	beq.n	801168e <xQueueGenericCreateStatic+0xe6>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8011672:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011674:	2201      	movs	r2, #1
 8011676:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 801167a:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 801167e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011680:	9300      	str	r3, [sp, #0]
 8011682:	4613      	mov	r3, r2
 8011684:	687a      	ldr	r2, [r7, #4]
 8011686:	68b9      	ldr	r1, [r7, #8]
 8011688:	68f8      	ldr	r0, [r7, #12]
 801168a:	f000 f83f 	bl	801170c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 801168e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
	}
 8011690:	4618      	mov	r0, r3
 8011692:	3730      	adds	r7, #48	; 0x30
 8011694:	46bd      	mov	sp, r7
 8011696:	bd80      	pop	{r7, pc}

08011698 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8011698:	b580      	push	{r7, lr}
 801169a:	b08a      	sub	sp, #40	; 0x28
 801169c:	af02      	add	r7, sp, #8
 801169e:	60f8      	str	r0, [r7, #12]
 80116a0:	60b9      	str	r1, [r7, #8]
 80116a2:	4613      	mov	r3, r2
 80116a4:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80116a6:	68fb      	ldr	r3, [r7, #12]
 80116a8:	2b00      	cmp	r3, #0
 80116aa:	d10a      	bne.n	80116c2 <xQueueGenericCreate+0x2a>
	__asm volatile
 80116ac:	f04f 0350 	mov.w	r3, #80	; 0x50
 80116b0:	f383 8811 	msr	BASEPRI, r3
 80116b4:	f3bf 8f6f 	isb	sy
 80116b8:	f3bf 8f4f 	dsb	sy
 80116bc:	613b      	str	r3, [r7, #16]
}
 80116be:	bf00      	nop
 80116c0:	e7fe      	b.n	80116c0 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80116c2:	68fb      	ldr	r3, [r7, #12]
 80116c4:	68ba      	ldr	r2, [r7, #8]
 80116c6:	fb02 f303 	mul.w	r3, r2, r3
 80116ca:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 80116cc:	69fb      	ldr	r3, [r7, #28]
 80116ce:	3350      	adds	r3, #80	; 0x50
 80116d0:	4618      	mov	r0, r3
 80116d2:	f002 fe49 	bl	8014368 <pvPortMalloc>
 80116d6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80116d8:	69bb      	ldr	r3, [r7, #24]
 80116da:	2b00      	cmp	r3, #0
 80116dc:	d011      	beq.n	8011702 <xQueueGenericCreate+0x6a>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80116de:	69bb      	ldr	r3, [r7, #24]
 80116e0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80116e2:	697b      	ldr	r3, [r7, #20]
 80116e4:	3350      	adds	r3, #80	; 0x50
 80116e6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80116e8:	69bb      	ldr	r3, [r7, #24]
 80116ea:	2200      	movs	r2, #0
 80116ec:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80116f0:	79fa      	ldrb	r2, [r7, #7]
 80116f2:	69bb      	ldr	r3, [r7, #24]
 80116f4:	9300      	str	r3, [sp, #0]
 80116f6:	4613      	mov	r3, r2
 80116f8:	697a      	ldr	r2, [r7, #20]
 80116fa:	68b9      	ldr	r1, [r7, #8]
 80116fc:	68f8      	ldr	r0, [r7, #12]
 80116fe:	f000 f805 	bl	801170c <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8011702:	69bb      	ldr	r3, [r7, #24]
	}
 8011704:	4618      	mov	r0, r3
 8011706:	3720      	adds	r7, #32
 8011708:	46bd      	mov	sp, r7
 801170a:	bd80      	pop	{r7, pc}

0801170c <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 801170c:	b580      	push	{r7, lr}
 801170e:	b084      	sub	sp, #16
 8011710:	af00      	add	r7, sp, #0
 8011712:	60f8      	str	r0, [r7, #12]
 8011714:	60b9      	str	r1, [r7, #8]
 8011716:	607a      	str	r2, [r7, #4]
 8011718:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 801171a:	68bb      	ldr	r3, [r7, #8]
 801171c:	2b00      	cmp	r3, #0
 801171e:	d103      	bne.n	8011728 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8011720:	69bb      	ldr	r3, [r7, #24]
 8011722:	69ba      	ldr	r2, [r7, #24]
 8011724:	601a      	str	r2, [r3, #0]
 8011726:	e002      	b.n	801172e <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8011728:	69bb      	ldr	r3, [r7, #24]
 801172a:	687a      	ldr	r2, [r7, #4]
 801172c:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 801172e:	69bb      	ldr	r3, [r7, #24]
 8011730:	68fa      	ldr	r2, [r7, #12]
 8011732:	63da      	str	r2, [r3, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8011734:	69bb      	ldr	r3, [r7, #24]
 8011736:	68ba      	ldr	r2, [r7, #8]
 8011738:	641a      	str	r2, [r3, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 801173a:	2101      	movs	r1, #1
 801173c:	69b8      	ldr	r0, [r7, #24]
 801173e:	f7ff fecb 	bl	80114d8 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8011742:	69bb      	ldr	r3, [r7, #24]
 8011744:	78fa      	ldrb	r2, [r7, #3]
 8011746:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 801174a:	bf00      	nop
 801174c:	3710      	adds	r7, #16
 801174e:	46bd      	mov	sp, r7
 8011750:	bd80      	pop	{r7, pc}

08011752 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8011752:	b580      	push	{r7, lr}
 8011754:	b08a      	sub	sp, #40	; 0x28
 8011756:	af02      	add	r7, sp, #8
 8011758:	60f8      	str	r0, [r7, #12]
 801175a:	60b9      	str	r1, [r7, #8]
 801175c:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 801175e:	68fb      	ldr	r3, [r7, #12]
 8011760:	2b00      	cmp	r3, #0
 8011762:	d10a      	bne.n	801177a <xQueueCreateCountingSemaphoreStatic+0x28>
	__asm volatile
 8011764:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011768:	f383 8811 	msr	BASEPRI, r3
 801176c:	f3bf 8f6f 	isb	sy
 8011770:	f3bf 8f4f 	dsb	sy
 8011774:	61bb      	str	r3, [r7, #24]
}
 8011776:	bf00      	nop
 8011778:	e7fe      	b.n	8011778 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 801177a:	68ba      	ldr	r2, [r7, #8]
 801177c:	68fb      	ldr	r3, [r7, #12]
 801177e:	429a      	cmp	r2, r3
 8011780:	d90a      	bls.n	8011798 <xQueueCreateCountingSemaphoreStatic+0x46>
	__asm volatile
 8011782:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011786:	f383 8811 	msr	BASEPRI, r3
 801178a:	f3bf 8f6f 	isb	sy
 801178e:	f3bf 8f4f 	dsb	sy
 8011792:	617b      	str	r3, [r7, #20]
}
 8011794:	bf00      	nop
 8011796:	e7fe      	b.n	8011796 <xQueueCreateCountingSemaphoreStatic+0x44>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011798:	2302      	movs	r3, #2
 801179a:	9300      	str	r3, [sp, #0]
 801179c:	687b      	ldr	r3, [r7, #4]
 801179e:	2200      	movs	r2, #0
 80117a0:	2100      	movs	r1, #0
 80117a2:	68f8      	ldr	r0, [r7, #12]
 80117a4:	f7ff ff00 	bl	80115a8 <xQueueGenericCreateStatic>
 80117a8:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80117aa:	69fb      	ldr	r3, [r7, #28]
 80117ac:	2b00      	cmp	r3, #0
 80117ae:	d002      	beq.n	80117b6 <xQueueCreateCountingSemaphoreStatic+0x64>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80117b0:	69fb      	ldr	r3, [r7, #28]
 80117b2:	68ba      	ldr	r2, [r7, #8]
 80117b4:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80117b6:	69fb      	ldr	r3, [r7, #28]
	}
 80117b8:	4618      	mov	r0, r3
 80117ba:	3720      	adds	r7, #32
 80117bc:	46bd      	mov	sp, r7
 80117be:	bd80      	pop	{r7, pc}

080117c0 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 80117c0:	b580      	push	{r7, lr}
 80117c2:	b086      	sub	sp, #24
 80117c4:	af00      	add	r7, sp, #0
 80117c6:	6078      	str	r0, [r7, #4]
 80117c8:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80117ca:	687b      	ldr	r3, [r7, #4]
 80117cc:	2b00      	cmp	r3, #0
 80117ce:	d10a      	bne.n	80117e6 <xQueueCreateCountingSemaphore+0x26>
	__asm volatile
 80117d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117d4:	f383 8811 	msr	BASEPRI, r3
 80117d8:	f3bf 8f6f 	isb	sy
 80117dc:	f3bf 8f4f 	dsb	sy
 80117e0:	613b      	str	r3, [r7, #16]
}
 80117e2:	bf00      	nop
 80117e4:	e7fe      	b.n	80117e4 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 80117e6:	683a      	ldr	r2, [r7, #0]
 80117e8:	687b      	ldr	r3, [r7, #4]
 80117ea:	429a      	cmp	r2, r3
 80117ec:	d90a      	bls.n	8011804 <xQueueCreateCountingSemaphore+0x44>
	__asm volatile
 80117ee:	f04f 0350 	mov.w	r3, #80	; 0x50
 80117f2:	f383 8811 	msr	BASEPRI, r3
 80117f6:	f3bf 8f6f 	isb	sy
 80117fa:	f3bf 8f4f 	dsb	sy
 80117fe:	60fb      	str	r3, [r7, #12]
}
 8011800:	bf00      	nop
 8011802:	e7fe      	b.n	8011802 <xQueueCreateCountingSemaphore+0x42>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8011804:	2202      	movs	r2, #2
 8011806:	2100      	movs	r1, #0
 8011808:	6878      	ldr	r0, [r7, #4]
 801180a:	f7ff ff45 	bl	8011698 <xQueueGenericCreate>
 801180e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8011810:	697b      	ldr	r3, [r7, #20]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d002      	beq.n	801181c <xQueueCreateCountingSemaphore+0x5c>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8011816:	697b      	ldr	r3, [r7, #20]
 8011818:	683a      	ldr	r2, [r7, #0]
 801181a:	639a      	str	r2, [r3, #56]	; 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 801181c:	697b      	ldr	r3, [r7, #20]
	}
 801181e:	4618      	mov	r0, r3
 8011820:	3718      	adds	r7, #24
 8011822:	46bd      	mov	sp, r7
 8011824:	bd80      	pop	{r7, pc}
	...

08011828 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8011828:	b580      	push	{r7, lr}
 801182a:	b08e      	sub	sp, #56	; 0x38
 801182c:	af00      	add	r7, sp, #0
 801182e:	60f8      	str	r0, [r7, #12]
 8011830:	60b9      	str	r1, [r7, #8]
 8011832:	607a      	str	r2, [r7, #4]
 8011834:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8011836:	2300      	movs	r3, #0
 8011838:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801183a:	68fb      	ldr	r3, [r7, #12]
 801183c:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801183e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011840:	2b00      	cmp	r3, #0
 8011842:	d10a      	bne.n	801185a <xQueueGenericSend+0x32>
	__asm volatile
 8011844:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011848:	f383 8811 	msr	BASEPRI, r3
 801184c:	f3bf 8f6f 	isb	sy
 8011850:	f3bf 8f4f 	dsb	sy
 8011854:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011856:	bf00      	nop
 8011858:	e7fe      	b.n	8011858 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801185a:	68bb      	ldr	r3, [r7, #8]
 801185c:	2b00      	cmp	r3, #0
 801185e:	d103      	bne.n	8011868 <xQueueGenericSend+0x40>
 8011860:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011862:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011864:	2b00      	cmp	r3, #0
 8011866:	d101      	bne.n	801186c <xQueueGenericSend+0x44>
 8011868:	2301      	movs	r3, #1
 801186a:	e000      	b.n	801186e <xQueueGenericSend+0x46>
 801186c:	2300      	movs	r3, #0
 801186e:	2b00      	cmp	r3, #0
 8011870:	d10a      	bne.n	8011888 <xQueueGenericSend+0x60>
	__asm volatile
 8011872:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011876:	f383 8811 	msr	BASEPRI, r3
 801187a:	f3bf 8f6f 	isb	sy
 801187e:	f3bf 8f4f 	dsb	sy
 8011882:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011884:	bf00      	nop
 8011886:	e7fe      	b.n	8011886 <xQueueGenericSend+0x5e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011888:	683b      	ldr	r3, [r7, #0]
 801188a:	2b02      	cmp	r3, #2
 801188c:	d103      	bne.n	8011896 <xQueueGenericSend+0x6e>
 801188e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011890:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011892:	2b01      	cmp	r3, #1
 8011894:	d101      	bne.n	801189a <xQueueGenericSend+0x72>
 8011896:	2301      	movs	r3, #1
 8011898:	e000      	b.n	801189c <xQueueGenericSend+0x74>
 801189a:	2300      	movs	r3, #0
 801189c:	2b00      	cmp	r3, #0
 801189e:	d10a      	bne.n	80118b6 <xQueueGenericSend+0x8e>
	__asm volatile
 80118a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118a4:	f383 8811 	msr	BASEPRI, r3
 80118a8:	f3bf 8f6f 	isb	sy
 80118ac:	f3bf 8f4f 	dsb	sy
 80118b0:	623b      	str	r3, [r7, #32]
}
 80118b2:	bf00      	nop
 80118b4:	e7fe      	b.n	80118b4 <xQueueGenericSend+0x8c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80118b6:	f001 fddd 	bl	8013474 <xTaskGetSchedulerState>
 80118ba:	4603      	mov	r3, r0
 80118bc:	2b00      	cmp	r3, #0
 80118be:	d102      	bne.n	80118c6 <xQueueGenericSend+0x9e>
 80118c0:	687b      	ldr	r3, [r7, #4]
 80118c2:	2b00      	cmp	r3, #0
 80118c4:	d101      	bne.n	80118ca <xQueueGenericSend+0xa2>
 80118c6:	2301      	movs	r3, #1
 80118c8:	e000      	b.n	80118cc <xQueueGenericSend+0xa4>
 80118ca:	2300      	movs	r3, #0
 80118cc:	2b00      	cmp	r3, #0
 80118ce:	d10a      	bne.n	80118e6 <xQueueGenericSend+0xbe>
	__asm volatile
 80118d0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80118d4:	f383 8811 	msr	BASEPRI, r3
 80118d8:	f3bf 8f6f 	isb	sy
 80118dc:	f3bf 8f4f 	dsb	sy
 80118e0:	61fb      	str	r3, [r7, #28]
}
 80118e2:	bf00      	nop
 80118e4:	e7fe      	b.n	80118e4 <xQueueGenericSend+0xbc>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80118e6:	f002 fc1d 	bl	8014124 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80118ea:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118ec:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80118ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80118f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80118f2:	429a      	cmp	r2, r3
 80118f4:	d302      	bcc.n	80118fc <xQueueGenericSend+0xd4>
 80118f6:	683b      	ldr	r3, [r7, #0]
 80118f8:	2b02      	cmp	r3, #2
 80118fa:	d129      	bne.n	8011950 <xQueueGenericSend+0x128>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 80118fc:	683a      	ldr	r2, [r7, #0]
 80118fe:	68b9      	ldr	r1, [r7, #8]
 8011900:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011902:	f000 fc5e 	bl	80121c2 <prvCopyDataToQueue>
 8011906:	62f8      	str	r0, [r7, #44]	; 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011908:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801190a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801190c:	2b00      	cmp	r3, #0
 801190e:	d010      	beq.n	8011932 <xQueueGenericSend+0x10a>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011912:	3324      	adds	r3, #36	; 0x24
 8011914:	4618      	mov	r0, r3
 8011916:	f001 fbdb 	bl	80130d0 <xTaskRemoveFromEventList>
 801191a:	4603      	mov	r3, r0
 801191c:	2b00      	cmp	r3, #0
 801191e:	d013      	beq.n	8011948 <xQueueGenericSend+0x120>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8011920:	4b3f      	ldr	r3, [pc, #252]	; (8011a20 <xQueueGenericSend+0x1f8>)
 8011922:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011926:	601a      	str	r2, [r3, #0]
 8011928:	f3bf 8f4f 	dsb	sy
 801192c:	f3bf 8f6f 	isb	sy
 8011930:	e00a      	b.n	8011948 <xQueueGenericSend+0x120>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8011932:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011934:	2b00      	cmp	r3, #0
 8011936:	d007      	beq.n	8011948 <xQueueGenericSend+0x120>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8011938:	4b39      	ldr	r3, [pc, #228]	; (8011a20 <xQueueGenericSend+0x1f8>)
 801193a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 801193e:	601a      	str	r2, [r3, #0]
 8011940:	f3bf 8f4f 	dsb	sy
 8011944:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8011948:	f002 fc1c 	bl	8014184 <vPortExitCritical>
				return pdPASS;
 801194c:	2301      	movs	r3, #1
 801194e:	e063      	b.n	8011a18 <xQueueGenericSend+0x1f0>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011950:	687b      	ldr	r3, [r7, #4]
 8011952:	2b00      	cmp	r3, #0
 8011954:	d103      	bne.n	801195e <xQueueGenericSend+0x136>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011956:	f002 fc15 	bl	8014184 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 801195a:	2300      	movs	r3, #0
 801195c:	e05c      	b.n	8011a18 <xQueueGenericSend+0x1f0>
				}
				else if( xEntryTimeSet == pdFALSE )
 801195e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011960:	2b00      	cmp	r3, #0
 8011962:	d106      	bne.n	8011972 <xQueueGenericSend+0x14a>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011964:	f107 0314 	add.w	r3, r7, #20
 8011968:	4618      	mov	r0, r3
 801196a:	f001 fc15 	bl	8013198 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801196e:	2301      	movs	r3, #1
 8011970:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011972:	f002 fc07 	bl	8014184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011976:	f001 f981 	bl	8012c7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801197a:	f002 fbd3 	bl	8014124 <vPortEnterCritical>
 801197e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011980:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011984:	b25b      	sxtb	r3, r3
 8011986:	f1b3 3fff 	cmp.w	r3, #4294967295
 801198a:	d103      	bne.n	8011994 <xQueueGenericSend+0x16c>
 801198c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801198e:	2200      	movs	r2, #0
 8011990:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011994:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011996:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 801199a:	b25b      	sxtb	r3, r3
 801199c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80119a0:	d103      	bne.n	80119aa <xQueueGenericSend+0x182>
 80119a2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119a4:	2200      	movs	r2, #0
 80119a6:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80119aa:	f002 fbeb 	bl	8014184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80119ae:	1d3a      	adds	r2, r7, #4
 80119b0:	f107 0314 	add.w	r3, r7, #20
 80119b4:	4611      	mov	r1, r2
 80119b6:	4618      	mov	r0, r3
 80119b8:	f001 fc04 	bl	80131c4 <xTaskCheckForTimeOut>
 80119bc:	4603      	mov	r3, r0
 80119be:	2b00      	cmp	r3, #0
 80119c0:	d124      	bne.n	8011a0c <xQueueGenericSend+0x1e4>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80119c2:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80119c4:	f000 fcf5 	bl	80123b2 <prvIsQueueFull>
 80119c8:	4603      	mov	r3, r0
 80119ca:	2b00      	cmp	r3, #0
 80119cc:	d018      	beq.n	8011a00 <xQueueGenericSend+0x1d8>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80119ce:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80119d0:	3310      	adds	r3, #16
 80119d2:	687a      	ldr	r2, [r7, #4]
 80119d4:	4611      	mov	r1, r2
 80119d6:	4618      	mov	r0, r3
 80119d8:	f001 fb2a 	bl	8013030 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80119dc:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80119de:	f000 fc80 	bl	80122e2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80119e2:	f001 f959 	bl	8012c98 <xTaskResumeAll>
 80119e6:	4603      	mov	r3, r0
 80119e8:	2b00      	cmp	r3, #0
 80119ea:	f47f af7c 	bne.w	80118e6 <xQueueGenericSend+0xbe>
				{
					portYIELD_WITHIN_API();
 80119ee:	4b0c      	ldr	r3, [pc, #48]	; (8011a20 <xQueueGenericSend+0x1f8>)
 80119f0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80119f4:	601a      	str	r2, [r3, #0]
 80119f6:	f3bf 8f4f 	dsb	sy
 80119fa:	f3bf 8f6f 	isb	sy
 80119fe:	e772      	b.n	80118e6 <xQueueGenericSend+0xbe>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8011a00:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011a02:	f000 fc6e 	bl	80122e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011a06:	f001 f947 	bl	8012c98 <xTaskResumeAll>
 8011a0a:	e76c      	b.n	80118e6 <xQueueGenericSend+0xbe>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8011a0c:	6b38      	ldr	r0, [r7, #48]	; 0x30
 8011a0e:	f000 fc68 	bl	80122e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011a12:	f001 f941 	bl	8012c98 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8011a16:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8011a18:	4618      	mov	r0, r3
 8011a1a:	3738      	adds	r7, #56	; 0x38
 8011a1c:	46bd      	mov	sp, r7
 8011a1e:	bd80      	pop	{r7, pc}
 8011a20:	e000ed04 	.word	0xe000ed04

08011a24 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b090      	sub	sp, #64	; 0x40
 8011a28:	af00      	add	r7, sp, #0
 8011a2a:	60f8      	str	r0, [r7, #12]
 8011a2c:	60b9      	str	r1, [r7, #8]
 8011a2e:	607a      	str	r2, [r7, #4]
 8011a30:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011a32:	68fb      	ldr	r3, [r7, #12]
 8011a34:	63bb      	str	r3, [r7, #56]	; 0x38

	configASSERT( pxQueue );
 8011a36:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a38:	2b00      	cmp	r3, #0
 8011a3a:	d10a      	bne.n	8011a52 <xQueueGenericSendFromISR+0x2e>
	__asm volatile
 8011a3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a40:	f383 8811 	msr	BASEPRI, r3
 8011a44:	f3bf 8f6f 	isb	sy
 8011a48:	f3bf 8f4f 	dsb	sy
 8011a4c:	62bb      	str	r3, [r7, #40]	; 0x28
}
 8011a4e:	bf00      	nop
 8011a50:	e7fe      	b.n	8011a50 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011a52:	68bb      	ldr	r3, [r7, #8]
 8011a54:	2b00      	cmp	r3, #0
 8011a56:	d103      	bne.n	8011a60 <xQueueGenericSendFromISR+0x3c>
 8011a58:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a5a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011a5c:	2b00      	cmp	r3, #0
 8011a5e:	d101      	bne.n	8011a64 <xQueueGenericSendFromISR+0x40>
 8011a60:	2301      	movs	r3, #1
 8011a62:	e000      	b.n	8011a66 <xQueueGenericSendFromISR+0x42>
 8011a64:	2300      	movs	r3, #0
 8011a66:	2b00      	cmp	r3, #0
 8011a68:	d10a      	bne.n	8011a80 <xQueueGenericSendFromISR+0x5c>
	__asm volatile
 8011a6a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a6e:	f383 8811 	msr	BASEPRI, r3
 8011a72:	f3bf 8f6f 	isb	sy
 8011a76:	f3bf 8f4f 	dsb	sy
 8011a7a:	627b      	str	r3, [r7, #36]	; 0x24
}
 8011a7c:	bf00      	nop
 8011a7e:	e7fe      	b.n	8011a7e <xQueueGenericSendFromISR+0x5a>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8011a80:	683b      	ldr	r3, [r7, #0]
 8011a82:	2b02      	cmp	r3, #2
 8011a84:	d103      	bne.n	8011a8e <xQueueGenericSendFromISR+0x6a>
 8011a86:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011a88:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011a8a:	2b01      	cmp	r3, #1
 8011a8c:	d101      	bne.n	8011a92 <xQueueGenericSendFromISR+0x6e>
 8011a8e:	2301      	movs	r3, #1
 8011a90:	e000      	b.n	8011a94 <xQueueGenericSendFromISR+0x70>
 8011a92:	2300      	movs	r3, #0
 8011a94:	2b00      	cmp	r3, #0
 8011a96:	d10a      	bne.n	8011aae <xQueueGenericSendFromISR+0x8a>
	__asm volatile
 8011a98:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011a9c:	f383 8811 	msr	BASEPRI, r3
 8011aa0:	f3bf 8f6f 	isb	sy
 8011aa4:	f3bf 8f4f 	dsb	sy
 8011aa8:	623b      	str	r3, [r7, #32]
}
 8011aaa:	bf00      	nop
 8011aac:	e7fe      	b.n	8011aac <xQueueGenericSendFromISR+0x88>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011aae:	f002 fc1b 	bl	80142e8 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8011ab2:	f3ef 8211 	mrs	r2, BASEPRI
 8011ab6:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011aba:	f383 8811 	msr	BASEPRI, r3
 8011abe:	f3bf 8f6f 	isb	sy
 8011ac2:	f3bf 8f4f 	dsb	sy
 8011ac6:	61fa      	str	r2, [r7, #28]
 8011ac8:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8011aca:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011acc:	637b      	str	r3, [r7, #52]	; 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8011ace:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ad0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8011ad2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ad4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011ad6:	429a      	cmp	r2, r3
 8011ad8:	d302      	bcc.n	8011ae0 <xQueueGenericSendFromISR+0xbc>
 8011ada:	683b      	ldr	r3, [r7, #0]
 8011adc:	2b02      	cmp	r3, #2
 8011ade:	d12f      	bne.n	8011b40 <xQueueGenericSendFromISR+0x11c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011ae0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011ae2:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011ae6:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011aea:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011aec:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011aee:	62fb      	str	r3, [r7, #44]	; 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8011af0:	683a      	ldr	r2, [r7, #0]
 8011af2:	68b9      	ldr	r1, [r7, #8]
 8011af4:	6bb8      	ldr	r0, [r7, #56]	; 0x38
 8011af6:	f000 fb64 	bl	80121c2 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011afa:	f997 3033 	ldrsb.w	r3, [r7, #51]	; 0x33
 8011afe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b02:	d112      	bne.n	8011b2a <xQueueGenericSendFromISR+0x106>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011b04:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b06:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011b08:	2b00      	cmp	r3, #0
 8011b0a:	d016      	beq.n	8011b3a <xQueueGenericSendFromISR+0x116>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011b0c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b0e:	3324      	adds	r3, #36	; 0x24
 8011b10:	4618      	mov	r0, r3
 8011b12:	f001 fadd 	bl	80130d0 <xTaskRemoveFromEventList>
 8011b16:	4603      	mov	r3, r0
 8011b18:	2b00      	cmp	r3, #0
 8011b1a:	d00e      	beq.n	8011b3a <xQueueGenericSendFromISR+0x116>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011b1c:	687b      	ldr	r3, [r7, #4]
 8011b1e:	2b00      	cmp	r3, #0
 8011b20:	d00b      	beq.n	8011b3a <xQueueGenericSendFromISR+0x116>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	2201      	movs	r2, #1
 8011b26:	601a      	str	r2, [r3, #0]
 8011b28:	e007      	b.n	8011b3a <xQueueGenericSendFromISR+0x116>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011b2a:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 8011b2e:	3301      	adds	r3, #1
 8011b30:	b2db      	uxtb	r3, r3
 8011b32:	b25a      	sxtb	r2, r3
 8011b34:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8011b36:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011b3a:	2301      	movs	r3, #1
 8011b3c:	63fb      	str	r3, [r7, #60]	; 0x3c
		{
 8011b3e:	e001      	b.n	8011b44 <xQueueGenericSendFromISR+0x120>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011b40:	2300      	movs	r3, #0
 8011b42:	63fb      	str	r3, [r7, #60]	; 0x3c
 8011b44:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011b46:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8011b48:	697b      	ldr	r3, [r7, #20]
 8011b4a:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8011b4e:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011b50:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
}
 8011b52:	4618      	mov	r0, r3
 8011b54:	3740      	adds	r7, #64	; 0x40
 8011b56:	46bd      	mov	sp, r7
 8011b58:	bd80      	pop	{r7, pc}

08011b5a <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8011b5a:	b580      	push	{r7, lr}
 8011b5c:	b08e      	sub	sp, #56	; 0x38
 8011b5e:	af00      	add	r7, sp, #0
 8011b60:	6078      	str	r0, [r7, #4]
 8011b62:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8011b64:	687b      	ldr	r3, [r7, #4]
 8011b66:	633b      	str	r3, [r7, #48]	; 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8011b68:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b6a:	2b00      	cmp	r3, #0
 8011b6c:	d10a      	bne.n	8011b84 <xQueueGiveFromISR+0x2a>
	__asm volatile
 8011b6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b72:	f383 8811 	msr	BASEPRI, r3
 8011b76:	f3bf 8f6f 	isb	sy
 8011b7a:	f3bf 8f4f 	dsb	sy
 8011b7e:	623b      	str	r3, [r7, #32]
}
 8011b80:	bf00      	nop
 8011b82:	e7fe      	b.n	8011b82 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011b84:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011b86:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011b88:	2b00      	cmp	r3, #0
 8011b8a:	d00a      	beq.n	8011ba2 <xQueueGiveFromISR+0x48>
	__asm volatile
 8011b8c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011b90:	f383 8811 	msr	BASEPRI, r3
 8011b94:	f3bf 8f6f 	isb	sy
 8011b98:	f3bf 8f4f 	dsb	sy
 8011b9c:	61fb      	str	r3, [r7, #28]
}
 8011b9e:	bf00      	nop
 8011ba0:	e7fe      	b.n	8011ba0 <xQueueGiveFromISR+0x46>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8011ba2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011ba4:	681b      	ldr	r3, [r3, #0]
 8011ba6:	2b00      	cmp	r3, #0
 8011ba8:	d103      	bne.n	8011bb2 <xQueueGiveFromISR+0x58>
 8011baa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bac:	689b      	ldr	r3, [r3, #8]
 8011bae:	2b00      	cmp	r3, #0
 8011bb0:	d101      	bne.n	8011bb6 <xQueueGiveFromISR+0x5c>
 8011bb2:	2301      	movs	r3, #1
 8011bb4:	e000      	b.n	8011bb8 <xQueueGiveFromISR+0x5e>
 8011bb6:	2300      	movs	r3, #0
 8011bb8:	2b00      	cmp	r3, #0
 8011bba:	d10a      	bne.n	8011bd2 <xQueueGiveFromISR+0x78>
	__asm volatile
 8011bbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bc0:	f383 8811 	msr	BASEPRI, r3
 8011bc4:	f3bf 8f6f 	isb	sy
 8011bc8:	f3bf 8f4f 	dsb	sy
 8011bcc:	61bb      	str	r3, [r7, #24]
}
 8011bce:	bf00      	nop
 8011bd0:	e7fe      	b.n	8011bd0 <xQueueGiveFromISR+0x76>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8011bd2:	f002 fb89 	bl	80142e8 <vPortValidateInterruptPriority>
	__asm volatile
 8011bd6:	f3ef 8211 	mrs	r2, BASEPRI
 8011bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011bde:	f383 8811 	msr	BASEPRI, r3
 8011be2:	f3bf 8f6f 	isb	sy
 8011be6:	f3bf 8f4f 	dsb	sy
 8011bea:	617a      	str	r2, [r7, #20]
 8011bec:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8011bee:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8011bf0:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011bf2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bf4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011bf6:	62bb      	str	r3, [r7, #40]	; 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8011bf8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011bfa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8011bfc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8011bfe:	429a      	cmp	r2, r3
 8011c00:	d22b      	bcs.n	8011c5a <xQueueGiveFromISR+0x100>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8011c02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c04:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011c08:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8011c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c0e:	1c5a      	adds	r2, r3, #1
 8011c10:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c12:	639a      	str	r2, [r3, #56]	; 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8011c14:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 8011c18:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011c1c:	d112      	bne.n	8011c44 <xQueueGiveFromISR+0xea>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8011c1e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c20:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8011c22:	2b00      	cmp	r3, #0
 8011c24:	d016      	beq.n	8011c54 <xQueueGiveFromISR+0xfa>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8011c26:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c28:	3324      	adds	r3, #36	; 0x24
 8011c2a:	4618      	mov	r0, r3
 8011c2c:	f001 fa50 	bl	80130d0 <xTaskRemoveFromEventList>
 8011c30:	4603      	mov	r3, r0
 8011c32:	2b00      	cmp	r3, #0
 8011c34:	d00e      	beq.n	8011c54 <xQueueGiveFromISR+0xfa>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8011c36:	683b      	ldr	r3, [r7, #0]
 8011c38:	2b00      	cmp	r3, #0
 8011c3a:	d00b      	beq.n	8011c54 <xQueueGiveFromISR+0xfa>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8011c3c:	683b      	ldr	r3, [r7, #0]
 8011c3e:	2201      	movs	r2, #1
 8011c40:	601a      	str	r2, [r3, #0]
 8011c42:	e007      	b.n	8011c54 <xQueueGiveFromISR+0xfa>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8011c44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8011c48:	3301      	adds	r3, #1
 8011c4a:	b2db      	uxtb	r3, r3
 8011c4c:	b25a      	sxtb	r2, r3
 8011c4e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011c50:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
			}

			xReturn = pdPASS;
 8011c54:	2301      	movs	r3, #1
 8011c56:	637b      	str	r3, [r7, #52]	; 0x34
 8011c58:	e001      	b.n	8011c5e <xQueueGiveFromISR+0x104>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8011c5a:	2300      	movs	r3, #0
 8011c5c:	637b      	str	r3, [r7, #52]	; 0x34
 8011c5e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011c60:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8011c62:	68fb      	ldr	r3, [r7, #12]
 8011c64:	f383 8811 	msr	BASEPRI, r3
}
 8011c68:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8011c6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8011c6c:	4618      	mov	r0, r3
 8011c6e:	3738      	adds	r7, #56	; 0x38
 8011c70:	46bd      	mov	sp, r7
 8011c72:	bd80      	pop	{r7, pc}

08011c74 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8011c74:	b580      	push	{r7, lr}
 8011c76:	b08c      	sub	sp, #48	; 0x30
 8011c78:	af00      	add	r7, sp, #0
 8011c7a:	60f8      	str	r0, [r7, #12]
 8011c7c:	60b9      	str	r1, [r7, #8]
 8011c7e:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8011c80:	2300      	movs	r3, #0
 8011c82:	62fb      	str	r3, [r7, #44]	; 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011c84:	68fb      	ldr	r3, [r7, #12]
 8011c86:	62bb      	str	r3, [r7, #40]	; 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011c88:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011c8a:	2b00      	cmp	r3, #0
 8011c8c:	d10a      	bne.n	8011ca4 <xQueueReceive+0x30>
	__asm volatile
 8011c8e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011c92:	f383 8811 	msr	BASEPRI, r3
 8011c96:	f3bf 8f6f 	isb	sy
 8011c9a:	f3bf 8f4f 	dsb	sy
 8011c9e:	623b      	str	r3, [r7, #32]
}
 8011ca0:	bf00      	nop
 8011ca2:	e7fe      	b.n	8011ca2 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8011ca4:	68bb      	ldr	r3, [r7, #8]
 8011ca6:	2b00      	cmp	r3, #0
 8011ca8:	d103      	bne.n	8011cb2 <xQueueReceive+0x3e>
 8011caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011cae:	2b00      	cmp	r3, #0
 8011cb0:	d101      	bne.n	8011cb6 <xQueueReceive+0x42>
 8011cb2:	2301      	movs	r3, #1
 8011cb4:	e000      	b.n	8011cb8 <xQueueReceive+0x44>
 8011cb6:	2300      	movs	r3, #0
 8011cb8:	2b00      	cmp	r3, #0
 8011cba:	d10a      	bne.n	8011cd2 <xQueueReceive+0x5e>
	__asm volatile
 8011cbc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cc0:	f383 8811 	msr	BASEPRI, r3
 8011cc4:	f3bf 8f6f 	isb	sy
 8011cc8:	f3bf 8f4f 	dsb	sy
 8011ccc:	61fb      	str	r3, [r7, #28]
}
 8011cce:	bf00      	nop
 8011cd0:	e7fe      	b.n	8011cd0 <xQueueReceive+0x5c>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011cd2:	f001 fbcf 	bl	8013474 <xTaskGetSchedulerState>
 8011cd6:	4603      	mov	r3, r0
 8011cd8:	2b00      	cmp	r3, #0
 8011cda:	d102      	bne.n	8011ce2 <xQueueReceive+0x6e>
 8011cdc:	687b      	ldr	r3, [r7, #4]
 8011cde:	2b00      	cmp	r3, #0
 8011ce0:	d101      	bne.n	8011ce6 <xQueueReceive+0x72>
 8011ce2:	2301      	movs	r3, #1
 8011ce4:	e000      	b.n	8011ce8 <xQueueReceive+0x74>
 8011ce6:	2300      	movs	r3, #0
 8011ce8:	2b00      	cmp	r3, #0
 8011cea:	d10a      	bne.n	8011d02 <xQueueReceive+0x8e>
	__asm volatile
 8011cec:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011cf0:	f383 8811 	msr	BASEPRI, r3
 8011cf4:	f3bf 8f6f 	isb	sy
 8011cf8:	f3bf 8f4f 	dsb	sy
 8011cfc:	61bb      	str	r3, [r7, #24]
}
 8011cfe:	bf00      	nop
 8011d00:	e7fe      	b.n	8011d00 <xQueueReceive+0x8c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011d02:	f002 fa0f 	bl	8014124 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8011d06:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d08:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011d0a:	627b      	str	r3, [r7, #36]	; 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8011d0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d0e:	2b00      	cmp	r3, #0
 8011d10:	d01f      	beq.n	8011d52 <xQueueReceive+0xde>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8011d12:	68b9      	ldr	r1, [r7, #8]
 8011d14:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011d16:	f000 fabe 	bl	8012296 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8011d1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8011d1c:	1e5a      	subs	r2, r3, #1
 8011d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d20:	639a      	str	r2, [r3, #56]	; 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011d22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d24:	691b      	ldr	r3, [r3, #16]
 8011d26:	2b00      	cmp	r3, #0
 8011d28:	d00f      	beq.n	8011d4a <xQueueReceive+0xd6>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011d2a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d2c:	3310      	adds	r3, #16
 8011d2e:	4618      	mov	r0, r3
 8011d30:	f001 f9ce 	bl	80130d0 <xTaskRemoveFromEventList>
 8011d34:	4603      	mov	r3, r0
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	d007      	beq.n	8011d4a <xQueueReceive+0xd6>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011d3a:	4b3d      	ldr	r3, [pc, #244]	; (8011e30 <xQueueReceive+0x1bc>)
 8011d3c:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011d40:	601a      	str	r2, [r3, #0]
 8011d42:	f3bf 8f4f 	dsb	sy
 8011d46:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011d4a:	f002 fa1b 	bl	8014184 <vPortExitCritical>
				return pdPASS;
 8011d4e:	2301      	movs	r3, #1
 8011d50:	e069      	b.n	8011e26 <xQueueReceive+0x1b2>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011d52:	687b      	ldr	r3, [r7, #4]
 8011d54:	2b00      	cmp	r3, #0
 8011d56:	d103      	bne.n	8011d60 <xQueueReceive+0xec>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8011d58:	f002 fa14 	bl	8014184 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011d5c:	2300      	movs	r3, #0
 8011d5e:	e062      	b.n	8011e26 <xQueueReceive+0x1b2>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011d62:	2b00      	cmp	r3, #0
 8011d64:	d106      	bne.n	8011d74 <xQueueReceive+0x100>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011d66:	f107 0310 	add.w	r3, r7, #16
 8011d6a:	4618      	mov	r0, r3
 8011d6c:	f001 fa14 	bl	8013198 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011d70:	2301      	movs	r3, #1
 8011d72:	62fb      	str	r3, [r7, #44]	; 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011d74:	f002 fa06 	bl	8014184 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011d78:	f000 ff80 	bl	8012c7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011d7c:	f002 f9d2 	bl	8014124 <vPortEnterCritical>
 8011d80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d82:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011d86:	b25b      	sxtb	r3, r3
 8011d88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011d8c:	d103      	bne.n	8011d96 <xQueueReceive+0x122>
 8011d8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d90:	2200      	movs	r2, #0
 8011d92:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011d96:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011d98:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011d9c:	b25b      	sxtb	r3, r3
 8011d9e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011da2:	d103      	bne.n	8011dac <xQueueReceive+0x138>
 8011da4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011da6:	2200      	movs	r2, #0
 8011da8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011dac:	f002 f9ea 	bl	8014184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011db0:	1d3a      	adds	r2, r7, #4
 8011db2:	f107 0310 	add.w	r3, r7, #16
 8011db6:	4611      	mov	r1, r2
 8011db8:	4618      	mov	r0, r3
 8011dba:	f001 fa03 	bl	80131c4 <xTaskCheckForTimeOut>
 8011dbe:	4603      	mov	r3, r0
 8011dc0:	2b00      	cmp	r3, #0
 8011dc2:	d123      	bne.n	8011e0c <xQueueReceive+0x198>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011dc4:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011dc6:	f000 fade 	bl	8012386 <prvIsQueueEmpty>
 8011dca:	4603      	mov	r3, r0
 8011dcc:	2b00      	cmp	r3, #0
 8011dce:	d017      	beq.n	8011e00 <xQueueReceive+0x18c>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011dd0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011dd2:	3324      	adds	r3, #36	; 0x24
 8011dd4:	687a      	ldr	r2, [r7, #4]
 8011dd6:	4611      	mov	r1, r2
 8011dd8:	4618      	mov	r0, r3
 8011dda:	f001 f929 	bl	8013030 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011dde:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011de0:	f000 fa7f 	bl	80122e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011de4:	f000 ff58 	bl	8012c98 <xTaskResumeAll>
 8011de8:	4603      	mov	r3, r0
 8011dea:	2b00      	cmp	r3, #0
 8011dec:	d189      	bne.n	8011d02 <xQueueReceive+0x8e>
				{
					portYIELD_WITHIN_API();
 8011dee:	4b10      	ldr	r3, [pc, #64]	; (8011e30 <xQueueReceive+0x1bc>)
 8011df0:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011df4:	601a      	str	r2, [r3, #0]
 8011df6:	f3bf 8f4f 	dsb	sy
 8011dfa:	f3bf 8f6f 	isb	sy
 8011dfe:	e780      	b.n	8011d02 <xQueueReceive+0x8e>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8011e00:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e02:	f000 fa6e 	bl	80122e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011e06:	f000 ff47 	bl	8012c98 <xTaskResumeAll>
 8011e0a:	e77a      	b.n	8011d02 <xQueueReceive+0x8e>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8011e0c:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e0e:	f000 fa68 	bl	80122e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8011e12:	f000 ff41 	bl	8012c98 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011e16:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8011e18:	f000 fab5 	bl	8012386 <prvIsQueueEmpty>
 8011e1c:	4603      	mov	r3, r0
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	f43f af6f 	beq.w	8011d02 <xQueueReceive+0x8e>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8011e24:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8011e26:	4618      	mov	r0, r3
 8011e28:	3730      	adds	r7, #48	; 0x30
 8011e2a:	46bd      	mov	sp, r7
 8011e2c:	bd80      	pop	{r7, pc}
 8011e2e:	bf00      	nop
 8011e30:	e000ed04 	.word	0xe000ed04

08011e34 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8011e34:	b580      	push	{r7, lr}
 8011e36:	b08e      	sub	sp, #56	; 0x38
 8011e38:	af00      	add	r7, sp, #0
 8011e3a:	6078      	str	r0, [r7, #4]
 8011e3c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8011e3e:	2300      	movs	r3, #0
 8011e40:	637b      	str	r3, [r7, #52]	; 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8011e42:	687b      	ldr	r3, [r7, #4]
 8011e44:	62fb      	str	r3, [r7, #44]	; 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 8011e46:	2300      	movs	r3, #0
 8011e48:	633b      	str	r3, [r7, #48]	; 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8011e4a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e4c:	2b00      	cmp	r3, #0
 8011e4e:	d10a      	bne.n	8011e66 <xQueueSemaphoreTake+0x32>
	__asm volatile
 8011e50:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e54:	f383 8811 	msr	BASEPRI, r3
 8011e58:	f3bf 8f6f 	isb	sy
 8011e5c:	f3bf 8f4f 	dsb	sy
 8011e60:	623b      	str	r3, [r7, #32]
}
 8011e62:	bf00      	nop
 8011e64:	e7fe      	b.n	8011e64 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8011e66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011e68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8011e6a:	2b00      	cmp	r3, #0
 8011e6c:	d00a      	beq.n	8011e84 <xQueueSemaphoreTake+0x50>
	__asm volatile
 8011e6e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011e72:	f383 8811 	msr	BASEPRI, r3
 8011e76:	f3bf 8f6f 	isb	sy
 8011e7a:	f3bf 8f4f 	dsb	sy
 8011e7e:	61fb      	str	r3, [r7, #28]
}
 8011e80:	bf00      	nop
 8011e82:	e7fe      	b.n	8011e82 <xQueueSemaphoreTake+0x4e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8011e84:	f001 faf6 	bl	8013474 <xTaskGetSchedulerState>
 8011e88:	4603      	mov	r3, r0
 8011e8a:	2b00      	cmp	r3, #0
 8011e8c:	d102      	bne.n	8011e94 <xQueueSemaphoreTake+0x60>
 8011e8e:	683b      	ldr	r3, [r7, #0]
 8011e90:	2b00      	cmp	r3, #0
 8011e92:	d101      	bne.n	8011e98 <xQueueSemaphoreTake+0x64>
 8011e94:	2301      	movs	r3, #1
 8011e96:	e000      	b.n	8011e9a <xQueueSemaphoreTake+0x66>
 8011e98:	2300      	movs	r3, #0
 8011e9a:	2b00      	cmp	r3, #0
 8011e9c:	d10a      	bne.n	8011eb4 <xQueueSemaphoreTake+0x80>
	__asm volatile
 8011e9e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011ea2:	f383 8811 	msr	BASEPRI, r3
 8011ea6:	f3bf 8f6f 	isb	sy
 8011eaa:	f3bf 8f4f 	dsb	sy
 8011eae:	61bb      	str	r3, [r7, #24]
}
 8011eb0:	bf00      	nop
 8011eb2:	e7fe      	b.n	8011eb2 <xQueueSemaphoreTake+0x7e>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8011eb4:	f002 f936 	bl	8014124 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8011eb8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8011ebc:	62bb      	str	r3, [r7, #40]	; 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8011ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d024      	beq.n	8011f0e <xQueueSemaphoreTake+0xda>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8011ec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8011ec6:	1e5a      	subs	r2, r3, #1
 8011ec8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011eca:	639a      	str	r2, [r3, #56]	; 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011ecc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ece:	681b      	ldr	r3, [r3, #0]
 8011ed0:	2b00      	cmp	r3, #0
 8011ed2:	d104      	bne.n	8011ede <xQueueSemaphoreTake+0xaa>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8011ed4:	f001 fc44 	bl	8013760 <pvTaskIncrementMutexHeldCount>
 8011ed8:	4602      	mov	r2, r0
 8011eda:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011edc:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8011ede:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ee0:	691b      	ldr	r3, [r3, #16]
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	d00f      	beq.n	8011f06 <xQueueSemaphoreTake+0xd2>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8011ee6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011ee8:	3310      	adds	r3, #16
 8011eea:	4618      	mov	r0, r3
 8011eec:	f001 f8f0 	bl	80130d0 <xTaskRemoveFromEventList>
 8011ef0:	4603      	mov	r3, r0
 8011ef2:	2b00      	cmp	r3, #0
 8011ef4:	d007      	beq.n	8011f06 <xQueueSemaphoreTake+0xd2>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8011ef6:	4b54      	ldr	r3, [pc, #336]	; (8012048 <xQueueSemaphoreTake+0x214>)
 8011ef8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011efc:	601a      	str	r2, [r3, #0]
 8011efe:	f3bf 8f4f 	dsb	sy
 8011f02:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8011f06:	f002 f93d 	bl	8014184 <vPortExitCritical>
				return pdPASS;
 8011f0a:	2301      	movs	r3, #1
 8011f0c:	e097      	b.n	801203e <xQueueSemaphoreTake+0x20a>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8011f0e:	683b      	ldr	r3, [r7, #0]
 8011f10:	2b00      	cmp	r3, #0
 8011f12:	d111      	bne.n	8011f38 <xQueueSemaphoreTake+0x104>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8011f14:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d00a      	beq.n	8011f30 <xQueueSemaphoreTake+0xfc>
	__asm volatile
 8011f1a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8011f1e:	f383 8811 	msr	BASEPRI, r3
 8011f22:	f3bf 8f6f 	isb	sy
 8011f26:	f3bf 8f4f 	dsb	sy
 8011f2a:	617b      	str	r3, [r7, #20]
}
 8011f2c:	bf00      	nop
 8011f2e:	e7fe      	b.n	8011f2e <xQueueSemaphoreTake+0xfa>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8011f30:	f002 f928 	bl	8014184 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8011f34:	2300      	movs	r3, #0
 8011f36:	e082      	b.n	801203e <xQueueSemaphoreTake+0x20a>
				}
				else if( xEntryTimeSet == pdFALSE )
 8011f38:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8011f3a:	2b00      	cmp	r3, #0
 8011f3c:	d106      	bne.n	8011f4c <xQueueSemaphoreTake+0x118>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8011f3e:	f107 030c 	add.w	r3, r7, #12
 8011f42:	4618      	mov	r0, r3
 8011f44:	f001 f928 	bl	8013198 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8011f48:	2301      	movs	r3, #1
 8011f4a:	637b      	str	r3, [r7, #52]	; 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8011f4c:	f002 f91a 	bl	8014184 <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8011f50:	f000 fe94 	bl	8012c7c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8011f54:	f002 f8e6 	bl	8014124 <vPortEnterCritical>
 8011f58:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f5a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 8011f5e:	b25b      	sxtb	r3, r3
 8011f60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f64:	d103      	bne.n	8011f6e <xQueueSemaphoreTake+0x13a>
 8011f66:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f68:	2200      	movs	r2, #0
 8011f6a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8011f6e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f70:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 8011f74:	b25b      	sxtb	r3, r3
 8011f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011f7a:	d103      	bne.n	8011f84 <xQueueSemaphoreTake+0x150>
 8011f7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011f7e:	2200      	movs	r2, #0
 8011f80:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8011f84:	f002 f8fe 	bl	8014184 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8011f88:	463a      	mov	r2, r7
 8011f8a:	f107 030c 	add.w	r3, r7, #12
 8011f8e:	4611      	mov	r1, r2
 8011f90:	4618      	mov	r0, r3
 8011f92:	f001 f917 	bl	80131c4 <xTaskCheckForTimeOut>
 8011f96:	4603      	mov	r3, r0
 8011f98:	2b00      	cmp	r3, #0
 8011f9a:	d132      	bne.n	8012002 <xQueueSemaphoreTake+0x1ce>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8011f9c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011f9e:	f000 f9f2 	bl	8012386 <prvIsQueueEmpty>
 8011fa2:	4603      	mov	r3, r0
 8011fa4:	2b00      	cmp	r3, #0
 8011fa6:	d026      	beq.n	8011ff6 <xQueueSemaphoreTake+0x1c2>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8011fa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011faa:	681b      	ldr	r3, [r3, #0]
 8011fac:	2b00      	cmp	r3, #0
 8011fae:	d109      	bne.n	8011fc4 <xQueueSemaphoreTake+0x190>
					{
						taskENTER_CRITICAL();
 8011fb0:	f002 f8b8 	bl	8014124 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8011fb4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fb6:	689b      	ldr	r3, [r3, #8]
 8011fb8:	4618      	mov	r0, r3
 8011fba:	f001 fa79 	bl	80134b0 <xTaskPriorityInherit>
 8011fbe:	6338      	str	r0, [r7, #48]	; 0x30
						}
						taskEXIT_CRITICAL();
 8011fc0:	f002 f8e0 	bl	8014184 <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8011fc4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8011fc6:	3324      	adds	r3, #36	; 0x24
 8011fc8:	683a      	ldr	r2, [r7, #0]
 8011fca:	4611      	mov	r1, r2
 8011fcc:	4618      	mov	r0, r3
 8011fce:	f001 f82f 	bl	8013030 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8011fd2:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011fd4:	f000 f985 	bl	80122e2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8011fd8:	f000 fe5e 	bl	8012c98 <xTaskResumeAll>
 8011fdc:	4603      	mov	r3, r0
 8011fde:	2b00      	cmp	r3, #0
 8011fe0:	f47f af68 	bne.w	8011eb4 <xQueueSemaphoreTake+0x80>
				{
					portYIELD_WITHIN_API();
 8011fe4:	4b18      	ldr	r3, [pc, #96]	; (8012048 <xQueueSemaphoreTake+0x214>)
 8011fe6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8011fea:	601a      	str	r2, [r3, #0]
 8011fec:	f3bf 8f4f 	dsb	sy
 8011ff0:	f3bf 8f6f 	isb	sy
 8011ff4:	e75e      	b.n	8011eb4 <xQueueSemaphoreTake+0x80>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8011ff6:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8011ff8:	f000 f973 	bl	80122e2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8011ffc:	f000 fe4c 	bl	8012c98 <xTaskResumeAll>
 8012000:	e758      	b.n	8011eb4 <xQueueSemaphoreTake+0x80>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8012002:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012004:	f000 f96d 	bl	80122e2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8012008:	f000 fe46 	bl	8012c98 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 801200c:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 801200e:	f000 f9ba 	bl	8012386 <prvIsQueueEmpty>
 8012012:	4603      	mov	r3, r0
 8012014:	2b00      	cmp	r3, #0
 8012016:	f43f af4d 	beq.w	8011eb4 <xQueueSemaphoreTake+0x80>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 801201a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801201c:	2b00      	cmp	r3, #0
 801201e:	d00d      	beq.n	801203c <xQueueSemaphoreTake+0x208>
					{
						taskENTER_CRITICAL();
 8012020:	f002 f880 	bl	8014124 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8012024:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8012026:	f000 f8b4 	bl	8012192 <prvGetDisinheritPriorityAfterTimeout>
 801202a:	6278      	str	r0, [r7, #36]	; 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 801202c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801202e:	689b      	ldr	r3, [r3, #8]
 8012030:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8012032:	4618      	mov	r0, r3
 8012034:	f001 fb12 	bl	801365c <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8012038:	f002 f8a4 	bl	8014184 <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 801203c:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 801203e:	4618      	mov	r0, r3
 8012040:	3738      	adds	r7, #56	; 0x38
 8012042:	46bd      	mov	sp, r7
 8012044:	bd80      	pop	{r7, pc}
 8012046:	bf00      	nop
 8012048:	e000ed04 	.word	0xe000ed04

0801204c <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 801204c:	b580      	push	{r7, lr}
 801204e:	b08e      	sub	sp, #56	; 0x38
 8012050:	af00      	add	r7, sp, #0
 8012052:	60f8      	str	r0, [r7, #12]
 8012054:	60b9      	str	r1, [r7, #8]
 8012056:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8012058:	68fb      	ldr	r3, [r7, #12]
 801205a:	633b      	str	r3, [r7, #48]	; 0x30

	configASSERT( pxQueue );
 801205c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801205e:	2b00      	cmp	r3, #0
 8012060:	d10a      	bne.n	8012078 <xQueueReceiveFromISR+0x2c>
	__asm volatile
 8012062:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012066:	f383 8811 	msr	BASEPRI, r3
 801206a:	f3bf 8f6f 	isb	sy
 801206e:	f3bf 8f4f 	dsb	sy
 8012072:	623b      	str	r3, [r7, #32]
}
 8012074:	bf00      	nop
 8012076:	e7fe      	b.n	8012076 <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8012078:	68bb      	ldr	r3, [r7, #8]
 801207a:	2b00      	cmp	r3, #0
 801207c:	d103      	bne.n	8012086 <xQueueReceiveFromISR+0x3a>
 801207e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012080:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8012082:	2b00      	cmp	r3, #0
 8012084:	d101      	bne.n	801208a <xQueueReceiveFromISR+0x3e>
 8012086:	2301      	movs	r3, #1
 8012088:	e000      	b.n	801208c <xQueueReceiveFromISR+0x40>
 801208a:	2300      	movs	r3, #0
 801208c:	2b00      	cmp	r3, #0
 801208e:	d10a      	bne.n	80120a6 <xQueueReceiveFromISR+0x5a>
	__asm volatile
 8012090:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012094:	f383 8811 	msr	BASEPRI, r3
 8012098:	f3bf 8f6f 	isb	sy
 801209c:	f3bf 8f4f 	dsb	sy
 80120a0:	61fb      	str	r3, [r7, #28]
}
 80120a2:	bf00      	nop
 80120a4:	e7fe      	b.n	80120a4 <xQueueReceiveFromISR+0x58>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80120a6:	f002 f91f 	bl	80142e8 <vPortValidateInterruptPriority>
	__asm volatile
 80120aa:	f3ef 8211 	mrs	r2, BASEPRI
 80120ae:	f04f 0350 	mov.w	r3, #80	; 0x50
 80120b2:	f383 8811 	msr	BASEPRI, r3
 80120b6:	f3bf 8f6f 	isb	sy
 80120ba:	f3bf 8f4f 	dsb	sy
 80120be:	61ba      	str	r2, [r7, #24]
 80120c0:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 80120c2:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80120c4:	62fb      	str	r3, [r7, #44]	; 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80120c6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80120ca:	62bb      	str	r3, [r7, #40]	; 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80120cc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120ce:	2b00      	cmp	r3, #0
 80120d0:	d02f      	beq.n	8012132 <xQueueReceiveFromISR+0xe6>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 80120d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120d4:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80120d8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 80120dc:	68b9      	ldr	r1, [r7, #8]
 80120de:	6b38      	ldr	r0, [r7, #48]	; 0x30
 80120e0:	f000 f8d9 	bl	8012296 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80120e4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80120e6:	1e5a      	subs	r2, r3, #1
 80120e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120ea:	639a      	str	r2, [r3, #56]	; 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 80120ec:	f997 3027 	ldrsb.w	r3, [r7, #39]	; 0x27
 80120f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80120f4:	d112      	bne.n	801211c <xQueueReceiveFromISR+0xd0>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80120f6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80120f8:	691b      	ldr	r3, [r3, #16]
 80120fa:	2b00      	cmp	r3, #0
 80120fc:	d016      	beq.n	801212c <xQueueReceiveFromISR+0xe0>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80120fe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012100:	3310      	adds	r3, #16
 8012102:	4618      	mov	r0, r3
 8012104:	f000 ffe4 	bl	80130d0 <xTaskRemoveFromEventList>
 8012108:	4603      	mov	r3, r0
 801210a:	2b00      	cmp	r3, #0
 801210c:	d00e      	beq.n	801212c <xQueueReceiveFromISR+0xe0>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 801210e:	687b      	ldr	r3, [r7, #4]
 8012110:	2b00      	cmp	r3, #0
 8012112:	d00b      	beq.n	801212c <xQueueReceiveFromISR+0xe0>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8012114:	687b      	ldr	r3, [r7, #4]
 8012116:	2201      	movs	r2, #1
 8012118:	601a      	str	r2, [r3, #0]
 801211a:	e007      	b.n	801212c <xQueueReceiveFromISR+0xe0>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 801211c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8012120:	3301      	adds	r3, #1
 8012122:	b2db      	uxtb	r3, r3
 8012124:	b25a      	sxtb	r2, r3
 8012126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012128:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
			}

			xReturn = pdPASS;
 801212c:	2301      	movs	r3, #1
 801212e:	637b      	str	r3, [r7, #52]	; 0x34
 8012130:	e001      	b.n	8012136 <xQueueReceiveFromISR+0xea>
		}
		else
		{
			xReturn = pdFAIL;
 8012132:	2300      	movs	r3, #0
 8012134:	637b      	str	r3, [r7, #52]	; 0x34
 8012136:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012138:	613b      	str	r3, [r7, #16]
	__asm volatile
 801213a:	693b      	ldr	r3, [r7, #16]
 801213c:	f383 8811 	msr	BASEPRI, r3
}
 8012140:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8012142:	6b7b      	ldr	r3, [r7, #52]	; 0x34
}
 8012144:	4618      	mov	r0, r3
 8012146:	3738      	adds	r7, #56	; 0x38
 8012148:	46bd      	mov	sp, r7
 801214a:	bd80      	pop	{r7, pc}

0801214c <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 801214c:	b580      	push	{r7, lr}
 801214e:	b084      	sub	sp, #16
 8012150:	af00      	add	r7, sp, #0
 8012152:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8012154:	687b      	ldr	r3, [r7, #4]
 8012156:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8012158:	68fb      	ldr	r3, [r7, #12]
 801215a:	2b00      	cmp	r3, #0
 801215c:	d10a      	bne.n	8012174 <vQueueDelete+0x28>
	__asm volatile
 801215e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012162:	f383 8811 	msr	BASEPRI, r3
 8012166:	f3bf 8f6f 	isb	sy
 801216a:	f3bf 8f4f 	dsb	sy
 801216e:	60bb      	str	r3, [r7, #8]
}
 8012170:	bf00      	nop
 8012172:	e7fe      	b.n	8012172 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8012174:	68f8      	ldr	r0, [r7, #12]
 8012176:	f000 f95f 	bl	8012438 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 801217a:	68fb      	ldr	r3, [r7, #12]
 801217c:	f893 3046 	ldrb.w	r3, [r3, #70]	; 0x46
 8012180:	2b00      	cmp	r3, #0
 8012182:	d102      	bne.n	801218a <vQueueDelete+0x3e>
		{
			vPortFree( pxQueue );
 8012184:	68f8      	ldr	r0, [r7, #12]
 8012186:	f002 f9bb 	bl	8014500 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 801218a:	bf00      	nop
 801218c:	3710      	adds	r7, #16
 801218e:	46bd      	mov	sp, r7
 8012190:	bd80      	pop	{r7, pc}

08012192 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8012192:	b480      	push	{r7}
 8012194:	b085      	sub	sp, #20
 8012196:	af00      	add	r7, sp, #0
 8012198:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 801219a:	687b      	ldr	r3, [r7, #4]
 801219c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801219e:	2b00      	cmp	r3, #0
 80121a0:	d006      	beq.n	80121b0 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 80121a2:	687b      	ldr	r3, [r7, #4]
 80121a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80121a6:	681b      	ldr	r3, [r3, #0]
 80121a8:	f1c3 0338 	rsb	r3, r3, #56	; 0x38
 80121ac:	60fb      	str	r3, [r7, #12]
 80121ae:	e001      	b.n	80121b4 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 80121b0:	2300      	movs	r3, #0
 80121b2:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 80121b4:	68fb      	ldr	r3, [r7, #12]
	}
 80121b6:	4618      	mov	r0, r3
 80121b8:	3714      	adds	r7, #20
 80121ba:	46bd      	mov	sp, r7
 80121bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80121c0:	4770      	bx	lr

080121c2 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 80121c2:	b580      	push	{r7, lr}
 80121c4:	b086      	sub	sp, #24
 80121c6:	af00      	add	r7, sp, #0
 80121c8:	60f8      	str	r0, [r7, #12]
 80121ca:	60b9      	str	r1, [r7, #8]
 80121cc:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 80121ce:	2300      	movs	r3, #0
 80121d0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80121d2:	68fb      	ldr	r3, [r7, #12]
 80121d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80121d6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80121d8:	68fb      	ldr	r3, [r7, #12]
 80121da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80121dc:	2b00      	cmp	r3, #0
 80121de:	d10d      	bne.n	80121fc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	681b      	ldr	r3, [r3, #0]
 80121e4:	2b00      	cmp	r3, #0
 80121e6:	d14d      	bne.n	8012284 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80121e8:	68fb      	ldr	r3, [r7, #12]
 80121ea:	689b      	ldr	r3, [r3, #8]
 80121ec:	4618      	mov	r0, r3
 80121ee:	f001 f9c7 	bl	8013580 <xTaskPriorityDisinherit>
 80121f2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80121f4:	68fb      	ldr	r3, [r7, #12]
 80121f6:	2200      	movs	r2, #0
 80121f8:	609a      	str	r2, [r3, #8]
 80121fa:	e043      	b.n	8012284 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80121fc:	687b      	ldr	r3, [r7, #4]
 80121fe:	2b00      	cmp	r3, #0
 8012200:	d119      	bne.n	8012236 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8012202:	68fb      	ldr	r3, [r7, #12]
 8012204:	6858      	ldr	r0, [r3, #4]
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801220a:	461a      	mov	r2, r3
 801220c:	68b9      	ldr	r1, [r7, #8]
 801220e:	f003 fb95 	bl	801593c <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8012212:	68fb      	ldr	r3, [r7, #12]
 8012214:	685a      	ldr	r2, [r3, #4]
 8012216:	68fb      	ldr	r3, [r7, #12]
 8012218:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801221a:	441a      	add	r2, r3
 801221c:	68fb      	ldr	r3, [r7, #12]
 801221e:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012220:	68fb      	ldr	r3, [r7, #12]
 8012222:	685a      	ldr	r2, [r3, #4]
 8012224:	68fb      	ldr	r3, [r7, #12]
 8012226:	689b      	ldr	r3, [r3, #8]
 8012228:	429a      	cmp	r2, r3
 801222a:	d32b      	bcc.n	8012284 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801222c:	68fb      	ldr	r3, [r7, #12]
 801222e:	681a      	ldr	r2, [r3, #0]
 8012230:	68fb      	ldr	r3, [r7, #12]
 8012232:	605a      	str	r2, [r3, #4]
 8012234:	e026      	b.n	8012284 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8012236:	68fb      	ldr	r3, [r7, #12]
 8012238:	68d8      	ldr	r0, [r3, #12]
 801223a:	68fb      	ldr	r3, [r7, #12]
 801223c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801223e:	461a      	mov	r2, r3
 8012240:	68b9      	ldr	r1, [r7, #8]
 8012242:	f003 fb7b 	bl	801593c <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8012246:	68fb      	ldr	r3, [r7, #12]
 8012248:	68da      	ldr	r2, [r3, #12]
 801224a:	68fb      	ldr	r3, [r7, #12]
 801224c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801224e:	425b      	negs	r3, r3
 8012250:	441a      	add	r2, r3
 8012252:	68fb      	ldr	r3, [r7, #12]
 8012254:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8012256:	68fb      	ldr	r3, [r7, #12]
 8012258:	68da      	ldr	r2, [r3, #12]
 801225a:	68fb      	ldr	r3, [r7, #12]
 801225c:	681b      	ldr	r3, [r3, #0]
 801225e:	429a      	cmp	r2, r3
 8012260:	d207      	bcs.n	8012272 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8012262:	68fb      	ldr	r3, [r7, #12]
 8012264:	689a      	ldr	r2, [r3, #8]
 8012266:	68fb      	ldr	r3, [r7, #12]
 8012268:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 801226a:	425b      	negs	r3, r3
 801226c:	441a      	add	r2, r3
 801226e:	68fb      	ldr	r3, [r7, #12]
 8012270:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8012272:	687b      	ldr	r3, [r7, #4]
 8012274:	2b02      	cmp	r3, #2
 8012276:	d105      	bne.n	8012284 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8012278:	693b      	ldr	r3, [r7, #16]
 801227a:	2b00      	cmp	r3, #0
 801227c:	d002      	beq.n	8012284 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 801227e:	693b      	ldr	r3, [r7, #16]
 8012280:	3b01      	subs	r3, #1
 8012282:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8012284:	693b      	ldr	r3, [r7, #16]
 8012286:	1c5a      	adds	r2, r3, #1
 8012288:	68fb      	ldr	r3, [r7, #12]
 801228a:	639a      	str	r2, [r3, #56]	; 0x38

	return xReturn;
 801228c:	697b      	ldr	r3, [r7, #20]
}
 801228e:	4618      	mov	r0, r3
 8012290:	3718      	adds	r7, #24
 8012292:	46bd      	mov	sp, r7
 8012294:	bd80      	pop	{r7, pc}

08012296 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8012296:	b580      	push	{r7, lr}
 8012298:	b082      	sub	sp, #8
 801229a:	af00      	add	r7, sp, #0
 801229c:	6078      	str	r0, [r7, #4]
 801229e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80122a0:	687b      	ldr	r3, [r7, #4]
 80122a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d018      	beq.n	80122da <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80122a8:	687b      	ldr	r3, [r7, #4]
 80122aa:	68da      	ldr	r2, [r3, #12]
 80122ac:	687b      	ldr	r3, [r7, #4]
 80122ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122b0:	441a      	add	r2, r3
 80122b2:	687b      	ldr	r3, [r7, #4]
 80122b4:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 80122b6:	687b      	ldr	r3, [r7, #4]
 80122b8:	68da      	ldr	r2, [r3, #12]
 80122ba:	687b      	ldr	r3, [r7, #4]
 80122bc:	689b      	ldr	r3, [r3, #8]
 80122be:	429a      	cmp	r2, r3
 80122c0:	d303      	bcc.n	80122ca <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 80122c2:	687b      	ldr	r3, [r7, #4]
 80122c4:	681a      	ldr	r2, [r3, #0]
 80122c6:	687b      	ldr	r3, [r7, #4]
 80122c8:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80122ca:	687b      	ldr	r3, [r7, #4]
 80122cc:	68d9      	ldr	r1, [r3, #12]
 80122ce:	687b      	ldr	r3, [r7, #4]
 80122d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80122d2:	461a      	mov	r2, r3
 80122d4:	6838      	ldr	r0, [r7, #0]
 80122d6:	f003 fb31 	bl	801593c <memcpy>
	}
}
 80122da:	bf00      	nop
 80122dc:	3708      	adds	r7, #8
 80122de:	46bd      	mov	sp, r7
 80122e0:	bd80      	pop	{r7, pc}

080122e2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80122e2:	b580      	push	{r7, lr}
 80122e4:	b084      	sub	sp, #16
 80122e6:	af00      	add	r7, sp, #0
 80122e8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80122ea:	f001 ff1b 	bl	8014124 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80122ee:	687b      	ldr	r3, [r7, #4]
 80122f0:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80122f4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80122f6:	e011      	b.n	801231c <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80122f8:	687b      	ldr	r3, [r7, #4]
 80122fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80122fc:	2b00      	cmp	r3, #0
 80122fe:	d012      	beq.n	8012326 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8012300:	687b      	ldr	r3, [r7, #4]
 8012302:	3324      	adds	r3, #36	; 0x24
 8012304:	4618      	mov	r0, r3
 8012306:	f000 fee3 	bl	80130d0 <xTaskRemoveFromEventList>
 801230a:	4603      	mov	r3, r0
 801230c:	2b00      	cmp	r3, #0
 801230e:	d001      	beq.n	8012314 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8012310:	f000 ffba 	bl	8013288 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8012314:	7bfb      	ldrb	r3, [r7, #15]
 8012316:	3b01      	subs	r3, #1
 8012318:	b2db      	uxtb	r3, r3
 801231a:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801231c:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8012320:	2b00      	cmp	r3, #0
 8012322:	dce9      	bgt.n	80122f8 <prvUnlockQueue+0x16>
 8012324:	e000      	b.n	8012328 <prvUnlockQueue+0x46>
					break;
 8012326:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8012328:	687b      	ldr	r3, [r7, #4]
 801232a:	22ff      	movs	r2, #255	; 0xff
 801232c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
	}
	taskEXIT_CRITICAL();
 8012330:	f001 ff28 	bl	8014184 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8012334:	f001 fef6 	bl	8014124 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8012338:	687b      	ldr	r3, [r7, #4]
 801233a:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 801233e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012340:	e011      	b.n	8012366 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	691b      	ldr	r3, [r3, #16]
 8012346:	2b00      	cmp	r3, #0
 8012348:	d012      	beq.n	8012370 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 801234a:	687b      	ldr	r3, [r7, #4]
 801234c:	3310      	adds	r3, #16
 801234e:	4618      	mov	r0, r3
 8012350:	f000 febe 	bl	80130d0 <xTaskRemoveFromEventList>
 8012354:	4603      	mov	r3, r0
 8012356:	2b00      	cmp	r3, #0
 8012358:	d001      	beq.n	801235e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 801235a:	f000 ff95 	bl	8013288 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 801235e:	7bbb      	ldrb	r3, [r7, #14]
 8012360:	3b01      	subs	r3, #1
 8012362:	b2db      	uxtb	r3, r3
 8012364:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8012366:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801236a:	2b00      	cmp	r3, #0
 801236c:	dce9      	bgt.n	8012342 <prvUnlockQueue+0x60>
 801236e:	e000      	b.n	8012372 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8012370:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8012372:	687b      	ldr	r3, [r7, #4]
 8012374:	22ff      	movs	r2, #255	; 0xff
 8012376:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
	}
	taskEXIT_CRITICAL();
 801237a:	f001 ff03 	bl	8014184 <vPortExitCritical>
}
 801237e:	bf00      	nop
 8012380:	3710      	adds	r7, #16
 8012382:	46bd      	mov	sp, r7
 8012384:	bd80      	pop	{r7, pc}

08012386 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8012386:	b580      	push	{r7, lr}
 8012388:	b084      	sub	sp, #16
 801238a:	af00      	add	r7, sp, #0
 801238c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 801238e:	f001 fec9 	bl	8014124 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8012392:	687b      	ldr	r3, [r7, #4]
 8012394:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8012396:	2b00      	cmp	r3, #0
 8012398:	d102      	bne.n	80123a0 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 801239a:	2301      	movs	r3, #1
 801239c:	60fb      	str	r3, [r7, #12]
 801239e:	e001      	b.n	80123a4 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80123a0:	2300      	movs	r3, #0
 80123a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80123a4:	f001 feee 	bl	8014184 <vPortExitCritical>

	return xReturn;
 80123a8:	68fb      	ldr	r3, [r7, #12]
}
 80123aa:	4618      	mov	r0, r3
 80123ac:	3710      	adds	r7, #16
 80123ae:	46bd      	mov	sp, r7
 80123b0:	bd80      	pop	{r7, pc}

080123b2 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 80123b2:	b580      	push	{r7, lr}
 80123b4:	b084      	sub	sp, #16
 80123b6:	af00      	add	r7, sp, #0
 80123b8:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80123ba:	f001 feb3 	bl	8014124 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 80123be:	687b      	ldr	r3, [r7, #4]
 80123c0:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 80123c2:	687b      	ldr	r3, [r7, #4]
 80123c4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80123c6:	429a      	cmp	r2, r3
 80123c8:	d102      	bne.n	80123d0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 80123ca:	2301      	movs	r3, #1
 80123cc:	60fb      	str	r3, [r7, #12]
 80123ce:	e001      	b.n	80123d4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80123d0:	2300      	movs	r3, #0
 80123d2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80123d4:	f001 fed6 	bl	8014184 <vPortExitCritical>

	return xReturn;
 80123d8:	68fb      	ldr	r3, [r7, #12]
}
 80123da:	4618      	mov	r0, r3
 80123dc:	3710      	adds	r7, #16
 80123de:	46bd      	mov	sp, r7
 80123e0:	bd80      	pop	{r7, pc}
	...

080123e4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80123e4:	b480      	push	{r7}
 80123e6:	b085      	sub	sp, #20
 80123e8:	af00      	add	r7, sp, #0
 80123ea:	6078      	str	r0, [r7, #4]
 80123ec:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80123ee:	2300      	movs	r3, #0
 80123f0:	60fb      	str	r3, [r7, #12]
 80123f2:	e014      	b.n	801241e <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80123f4:	4a0f      	ldr	r2, [pc, #60]	; (8012434 <vQueueAddToRegistry+0x50>)
 80123f6:	68fb      	ldr	r3, [r7, #12]
 80123f8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80123fc:	2b00      	cmp	r3, #0
 80123fe:	d10b      	bne.n	8012418 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8012400:	490c      	ldr	r1, [pc, #48]	; (8012434 <vQueueAddToRegistry+0x50>)
 8012402:	68fb      	ldr	r3, [r7, #12]
 8012404:	683a      	ldr	r2, [r7, #0]
 8012406:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 801240a:	4a0a      	ldr	r2, [pc, #40]	; (8012434 <vQueueAddToRegistry+0x50>)
 801240c:	68fb      	ldr	r3, [r7, #12]
 801240e:	00db      	lsls	r3, r3, #3
 8012410:	4413      	add	r3, r2
 8012412:	687a      	ldr	r2, [r7, #4]
 8012414:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8012416:	e006      	b.n	8012426 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012418:	68fb      	ldr	r3, [r7, #12]
 801241a:	3301      	adds	r3, #1
 801241c:	60fb      	str	r3, [r7, #12]
 801241e:	68fb      	ldr	r3, [r7, #12]
 8012420:	2b07      	cmp	r3, #7
 8012422:	d9e7      	bls.n	80123f4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012424:	bf00      	nop
 8012426:	bf00      	nop
 8012428:	3714      	adds	r7, #20
 801242a:	46bd      	mov	sp, r7
 801242c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012430:	4770      	bx	lr
 8012432:	bf00      	nop
 8012434:	20007354 	.word	0x20007354

08012438 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8012438:	b480      	push	{r7}
 801243a:	b085      	sub	sp, #20
 801243c:	af00      	add	r7, sp, #0
 801243e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8012440:	2300      	movs	r3, #0
 8012442:	60fb      	str	r3, [r7, #12]
 8012444:	e016      	b.n	8012474 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8012446:	4a10      	ldr	r2, [pc, #64]	; (8012488 <vQueueUnregisterQueue+0x50>)
 8012448:	68fb      	ldr	r3, [r7, #12]
 801244a:	00db      	lsls	r3, r3, #3
 801244c:	4413      	add	r3, r2
 801244e:	685b      	ldr	r3, [r3, #4]
 8012450:	687a      	ldr	r2, [r7, #4]
 8012452:	429a      	cmp	r2, r3
 8012454:	d10b      	bne.n	801246e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8012456:	4a0c      	ldr	r2, [pc, #48]	; (8012488 <vQueueUnregisterQueue+0x50>)
 8012458:	68fb      	ldr	r3, [r7, #12]
 801245a:	2100      	movs	r1, #0
 801245c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8012460:	4a09      	ldr	r2, [pc, #36]	; (8012488 <vQueueUnregisterQueue+0x50>)
 8012462:	68fb      	ldr	r3, [r7, #12]
 8012464:	00db      	lsls	r3, r3, #3
 8012466:	4413      	add	r3, r2
 8012468:	2200      	movs	r2, #0
 801246a:	605a      	str	r2, [r3, #4]
				break;
 801246c:	e006      	b.n	801247c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801246e:	68fb      	ldr	r3, [r7, #12]
 8012470:	3301      	adds	r3, #1
 8012472:	60fb      	str	r3, [r7, #12]
 8012474:	68fb      	ldr	r3, [r7, #12]
 8012476:	2b07      	cmp	r3, #7
 8012478:	d9e5      	bls.n	8012446 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 801247a:	bf00      	nop
 801247c:	bf00      	nop
 801247e:	3714      	adds	r7, #20
 8012480:	46bd      	mov	sp, r7
 8012482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012486:	4770      	bx	lr
 8012488:	20007354 	.word	0x20007354

0801248c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 801248c:	b580      	push	{r7, lr}
 801248e:	b086      	sub	sp, #24
 8012490:	af00      	add	r7, sp, #0
 8012492:	60f8      	str	r0, [r7, #12]
 8012494:	60b9      	str	r1, [r7, #8]
 8012496:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8012498:	68fb      	ldr	r3, [r7, #12]
 801249a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 801249c:	f001 fe42 	bl	8014124 <vPortEnterCritical>
 80124a0:	697b      	ldr	r3, [r7, #20]
 80124a2:	f893 3044 	ldrb.w	r3, [r3, #68]	; 0x44
 80124a6:	b25b      	sxtb	r3, r3
 80124a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124ac:	d103      	bne.n	80124b6 <vQueueWaitForMessageRestricted+0x2a>
 80124ae:	697b      	ldr	r3, [r7, #20]
 80124b0:	2200      	movs	r2, #0
 80124b2:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80124b6:	697b      	ldr	r3, [r7, #20]
 80124b8:	f893 3045 	ldrb.w	r3, [r3, #69]	; 0x45
 80124bc:	b25b      	sxtb	r3, r3
 80124be:	f1b3 3fff 	cmp.w	r3, #4294967295
 80124c2:	d103      	bne.n	80124cc <vQueueWaitForMessageRestricted+0x40>
 80124c4:	697b      	ldr	r3, [r7, #20]
 80124c6:	2200      	movs	r2, #0
 80124c8:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 80124cc:	f001 fe5a 	bl	8014184 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80124d4:	2b00      	cmp	r3, #0
 80124d6:	d106      	bne.n	80124e6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80124d8:	697b      	ldr	r3, [r7, #20]
 80124da:	3324      	adds	r3, #36	; 0x24
 80124dc:	687a      	ldr	r2, [r7, #4]
 80124de:	68b9      	ldr	r1, [r7, #8]
 80124e0:	4618      	mov	r0, r3
 80124e2:	f000 fdc9 	bl	8013078 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80124e6:	6978      	ldr	r0, [r7, #20]
 80124e8:	f7ff fefb 	bl	80122e2 <prvUnlockQueue>
	}
 80124ec:	bf00      	nop
 80124ee:	3718      	adds	r7, #24
 80124f0:	46bd      	mov	sp, r7
 80124f2:	bd80      	pop	{r7, pc}

080124f4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80124f4:	b580      	push	{r7, lr}
 80124f6:	b08e      	sub	sp, #56	; 0x38
 80124f8:	af04      	add	r7, sp, #16
 80124fa:	60f8      	str	r0, [r7, #12]
 80124fc:	60b9      	str	r1, [r7, #8]
 80124fe:	607a      	str	r2, [r7, #4]
 8012500:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8012502:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012504:	2b00      	cmp	r3, #0
 8012506:	d10a      	bne.n	801251e <xTaskCreateStatic+0x2a>
	__asm volatile
 8012508:	f04f 0350 	mov.w	r3, #80	; 0x50
 801250c:	f383 8811 	msr	BASEPRI, r3
 8012510:	f3bf 8f6f 	isb	sy
 8012514:	f3bf 8f4f 	dsb	sy
 8012518:	623b      	str	r3, [r7, #32]
}
 801251a:	bf00      	nop
 801251c:	e7fe      	b.n	801251c <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 801251e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012520:	2b00      	cmp	r3, #0
 8012522:	d10a      	bne.n	801253a <xTaskCreateStatic+0x46>
	__asm volatile
 8012524:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012528:	f383 8811 	msr	BASEPRI, r3
 801252c:	f3bf 8f6f 	isb	sy
 8012530:	f3bf 8f4f 	dsb	sy
 8012534:	61fb      	str	r3, [r7, #28]
}
 8012536:	bf00      	nop
 8012538:	e7fe      	b.n	8012538 <xTaskCreateStatic+0x44>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 801253a:	23bc      	movs	r3, #188	; 0xbc
 801253c:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 801253e:	693b      	ldr	r3, [r7, #16]
 8012540:	2bbc      	cmp	r3, #188	; 0xbc
 8012542:	d00a      	beq.n	801255a <xTaskCreateStatic+0x66>
	__asm volatile
 8012544:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012548:	f383 8811 	msr	BASEPRI, r3
 801254c:	f3bf 8f6f 	isb	sy
 8012550:	f3bf 8f4f 	dsb	sy
 8012554:	61bb      	str	r3, [r7, #24]
}
 8012556:	bf00      	nop
 8012558:	e7fe      	b.n	8012558 <xTaskCreateStatic+0x64>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 801255a:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 801255c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801255e:	2b00      	cmp	r3, #0
 8012560:	d01e      	beq.n	80125a0 <xTaskCreateStatic+0xac>
 8012562:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8012564:	2b00      	cmp	r3, #0
 8012566:	d01b      	beq.n	80125a0 <xTaskCreateStatic+0xac>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8012568:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 801256a:	627b      	str	r3, [r7, #36]	; 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 801256c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801256e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8012570:	631a      	str	r2, [r3, #48]	; 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8012572:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012574:	2202      	movs	r2, #2
 8012576:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 801257a:	2300      	movs	r3, #0
 801257c:	9303      	str	r3, [sp, #12]
 801257e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8012580:	9302      	str	r3, [sp, #8]
 8012582:	f107 0314 	add.w	r3, r7, #20
 8012586:	9301      	str	r3, [sp, #4]
 8012588:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801258a:	9300      	str	r3, [sp, #0]
 801258c:	683b      	ldr	r3, [r7, #0]
 801258e:	687a      	ldr	r2, [r7, #4]
 8012590:	68b9      	ldr	r1, [r7, #8]
 8012592:	68f8      	ldr	r0, [r7, #12]
 8012594:	f000 f850 	bl	8012638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8012598:	6a78      	ldr	r0, [r7, #36]	; 0x24
 801259a:	f000 f8f3 	bl	8012784 <prvAddNewTaskToReadyList>
 801259e:	e001      	b.n	80125a4 <xTaskCreateStatic+0xb0>
		}
		else
		{
			xReturn = NULL;
 80125a0:	2300      	movs	r3, #0
 80125a2:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80125a4:	697b      	ldr	r3, [r7, #20]
	}
 80125a6:	4618      	mov	r0, r3
 80125a8:	3728      	adds	r7, #40	; 0x28
 80125aa:	46bd      	mov	sp, r7
 80125ac:	bd80      	pop	{r7, pc}

080125ae <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80125ae:	b580      	push	{r7, lr}
 80125b0:	b08c      	sub	sp, #48	; 0x30
 80125b2:	af04      	add	r7, sp, #16
 80125b4:	60f8      	str	r0, [r7, #12]
 80125b6:	60b9      	str	r1, [r7, #8]
 80125b8:	603b      	str	r3, [r7, #0]
 80125ba:	4613      	mov	r3, r2
 80125bc:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80125be:	88fb      	ldrh	r3, [r7, #6]
 80125c0:	009b      	lsls	r3, r3, #2
 80125c2:	4618      	mov	r0, r3
 80125c4:	f001 fed0 	bl	8014368 <pvPortMalloc>
 80125c8:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80125ca:	697b      	ldr	r3, [r7, #20]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d00e      	beq.n	80125ee <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80125d0:	20bc      	movs	r0, #188	; 0xbc
 80125d2:	f001 fec9 	bl	8014368 <pvPortMalloc>
 80125d6:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80125d8:	69fb      	ldr	r3, [r7, #28]
 80125da:	2b00      	cmp	r3, #0
 80125dc:	d003      	beq.n	80125e6 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80125de:	69fb      	ldr	r3, [r7, #28]
 80125e0:	697a      	ldr	r2, [r7, #20]
 80125e2:	631a      	str	r2, [r3, #48]	; 0x30
 80125e4:	e005      	b.n	80125f2 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80125e6:	6978      	ldr	r0, [r7, #20]
 80125e8:	f001 ff8a 	bl	8014500 <vPortFree>
 80125ec:	e001      	b.n	80125f2 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80125ee:	2300      	movs	r3, #0
 80125f0:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80125f2:	69fb      	ldr	r3, [r7, #28]
 80125f4:	2b00      	cmp	r3, #0
 80125f6:	d017      	beq.n	8012628 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80125f8:	69fb      	ldr	r3, [r7, #28]
 80125fa:	2200      	movs	r2, #0
 80125fc:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8012600:	88fa      	ldrh	r2, [r7, #6]
 8012602:	2300      	movs	r3, #0
 8012604:	9303      	str	r3, [sp, #12]
 8012606:	69fb      	ldr	r3, [r7, #28]
 8012608:	9302      	str	r3, [sp, #8]
 801260a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801260c:	9301      	str	r3, [sp, #4]
 801260e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012610:	9300      	str	r3, [sp, #0]
 8012612:	683b      	ldr	r3, [r7, #0]
 8012614:	68b9      	ldr	r1, [r7, #8]
 8012616:	68f8      	ldr	r0, [r7, #12]
 8012618:	f000 f80e 	bl	8012638 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 801261c:	69f8      	ldr	r0, [r7, #28]
 801261e:	f000 f8b1 	bl	8012784 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8012622:	2301      	movs	r3, #1
 8012624:	61bb      	str	r3, [r7, #24]
 8012626:	e002      	b.n	801262e <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8012628:	f04f 33ff 	mov.w	r3, #4294967295
 801262c:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 801262e:	69bb      	ldr	r3, [r7, #24]
	}
 8012630:	4618      	mov	r0, r3
 8012632:	3720      	adds	r7, #32
 8012634:	46bd      	mov	sp, r7
 8012636:	bd80      	pop	{r7, pc}

08012638 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8012638:	b580      	push	{r7, lr}
 801263a:	b088      	sub	sp, #32
 801263c:	af00      	add	r7, sp, #0
 801263e:	60f8      	str	r0, [r7, #12]
 8012640:	60b9      	str	r1, [r7, #8]
 8012642:	607a      	str	r2, [r7, #4]
 8012644:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8012646:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012648:	6b18      	ldr	r0, [r3, #48]	; 0x30
 801264a:	687b      	ldr	r3, [r7, #4]
 801264c:	009b      	lsls	r3, r3, #2
 801264e:	461a      	mov	r2, r3
 8012650:	21a5      	movs	r1, #165	; 0xa5
 8012652:	f003 f99b 	bl	801598c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8012656:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012658:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 801265a:	687b      	ldr	r3, [r7, #4]
 801265c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8012660:	3b01      	subs	r3, #1
 8012662:	009b      	lsls	r3, r3, #2
 8012664:	4413      	add	r3, r2
 8012666:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8012668:	69bb      	ldr	r3, [r7, #24]
 801266a:	f023 0307 	bic.w	r3, r3, #7
 801266e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8012670:	69bb      	ldr	r3, [r7, #24]
 8012672:	f003 0307 	and.w	r3, r3, #7
 8012676:	2b00      	cmp	r3, #0
 8012678:	d00a      	beq.n	8012690 <prvInitialiseNewTask+0x58>
	__asm volatile
 801267a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801267e:	f383 8811 	msr	BASEPRI, r3
 8012682:	f3bf 8f6f 	isb	sy
 8012686:	f3bf 8f4f 	dsb	sy
 801268a:	617b      	str	r3, [r7, #20]
}
 801268c:	bf00      	nop
 801268e:	e7fe      	b.n	801268e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8012690:	68bb      	ldr	r3, [r7, #8]
 8012692:	2b00      	cmp	r3, #0
 8012694:	d01f      	beq.n	80126d6 <prvInitialiseNewTask+0x9e>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8012696:	2300      	movs	r3, #0
 8012698:	61fb      	str	r3, [r7, #28]
 801269a:	e012      	b.n	80126c2 <prvInitialiseNewTask+0x8a>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 801269c:	68ba      	ldr	r2, [r7, #8]
 801269e:	69fb      	ldr	r3, [r7, #28]
 80126a0:	4413      	add	r3, r2
 80126a2:	7819      	ldrb	r1, [r3, #0]
 80126a4:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80126a6:	69fb      	ldr	r3, [r7, #28]
 80126a8:	4413      	add	r3, r2
 80126aa:	3334      	adds	r3, #52	; 0x34
 80126ac:	460a      	mov	r2, r1
 80126ae:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80126b0:	68ba      	ldr	r2, [r7, #8]
 80126b2:	69fb      	ldr	r3, [r7, #28]
 80126b4:	4413      	add	r3, r2
 80126b6:	781b      	ldrb	r3, [r3, #0]
 80126b8:	2b00      	cmp	r3, #0
 80126ba:	d006      	beq.n	80126ca <prvInitialiseNewTask+0x92>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80126bc:	69fb      	ldr	r3, [r7, #28]
 80126be:	3301      	adds	r3, #1
 80126c0:	61fb      	str	r3, [r7, #28]
 80126c2:	69fb      	ldr	r3, [r7, #28]
 80126c4:	2b0f      	cmp	r3, #15
 80126c6:	d9e9      	bls.n	801269c <prvInitialiseNewTask+0x64>
 80126c8:	e000      	b.n	80126cc <prvInitialiseNewTask+0x94>
			{
				break;
 80126ca:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80126cc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126ce:	2200      	movs	r2, #0
 80126d0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80126d4:	e003      	b.n	80126de <prvInitialiseNewTask+0xa6>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80126d6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126d8:	2200      	movs	r2, #0
 80126da:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80126de:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80126e0:	2b37      	cmp	r3, #55	; 0x37
 80126e2:	d901      	bls.n	80126e8 <prvInitialiseNewTask+0xb0>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80126e4:	2337      	movs	r3, #55	; 0x37
 80126e6:	62bb      	str	r3, [r7, #40]	; 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80126e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126ea:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80126ec:	62da      	str	r2, [r3, #44]	; 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80126ee:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126f0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80126f2:	64da      	str	r2, [r3, #76]	; 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80126f4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126f6:	2200      	movs	r2, #0
 80126f8:	651a      	str	r2, [r3, #80]	; 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80126fa:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80126fc:	3304      	adds	r3, #4
 80126fe:	4618      	mov	r0, r3
 8012700:	f7fe fe56 	bl	80113b0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8012704:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012706:	3318      	adds	r3, #24
 8012708:	4618      	mov	r0, r3
 801270a:	f7fe fe51 	bl	80113b0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 801270e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012710:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012712:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012714:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012716:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801271a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801271c:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 801271e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012720:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8012722:	625a      	str	r2, [r3, #36]	; 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8012724:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012726:	2200      	movs	r2, #0
 8012728:	f8c3 20b4 	str.w	r2, [r3, #180]	; 0xb4
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 801272c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801272e:	2200      	movs	r2, #0
 8012730:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8012734:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012736:	3354      	adds	r3, #84	; 0x54
 8012738:	2260      	movs	r2, #96	; 0x60
 801273a:	2100      	movs	r1, #0
 801273c:	4618      	mov	r0, r3
 801273e:	f003 f925 	bl	801598c <memset>
 8012742:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012744:	4a0c      	ldr	r2, [pc, #48]	; (8012778 <prvInitialiseNewTask+0x140>)
 8012746:	659a      	str	r2, [r3, #88]	; 0x58
 8012748:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 801274a:	4a0c      	ldr	r2, [pc, #48]	; (801277c <prvInitialiseNewTask+0x144>)
 801274c:	65da      	str	r2, [r3, #92]	; 0x5c
 801274e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012750:	4a0b      	ldr	r2, [pc, #44]	; (8012780 <prvInitialiseNewTask+0x148>)
 8012752:	661a      	str	r2, [r3, #96]	; 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8012754:	683a      	ldr	r2, [r7, #0]
 8012756:	68f9      	ldr	r1, [r7, #12]
 8012758:	69b8      	ldr	r0, [r7, #24]
 801275a:	f001 fbb7 	bl	8013ecc <pxPortInitialiseStack>
 801275e:	4602      	mov	r2, r0
 8012760:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012762:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8012764:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012766:	2b00      	cmp	r3, #0
 8012768:	d002      	beq.n	8012770 <prvInitialiseNewTask+0x138>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 801276a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801276c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801276e:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8012770:	bf00      	nop
 8012772:	3720      	adds	r7, #32
 8012774:	46bd      	mov	sp, r7
 8012776:	bd80      	pop	{r7, pc}
 8012778:	0801cae4 	.word	0x0801cae4
 801277c:	0801cb04 	.word	0x0801cb04
 8012780:	0801cac4 	.word	0x0801cac4

08012784 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8012784:	b580      	push	{r7, lr}
 8012786:	b082      	sub	sp, #8
 8012788:	af00      	add	r7, sp, #0
 801278a:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 801278c:	f001 fcca 	bl	8014124 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8012790:	4b2d      	ldr	r3, [pc, #180]	; (8012848 <prvAddNewTaskToReadyList+0xc4>)
 8012792:	681b      	ldr	r3, [r3, #0]
 8012794:	3301      	adds	r3, #1
 8012796:	4a2c      	ldr	r2, [pc, #176]	; (8012848 <prvAddNewTaskToReadyList+0xc4>)
 8012798:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 801279a:	4b2c      	ldr	r3, [pc, #176]	; (801284c <prvAddNewTaskToReadyList+0xc8>)
 801279c:	681b      	ldr	r3, [r3, #0]
 801279e:	2b00      	cmp	r3, #0
 80127a0:	d109      	bne.n	80127b6 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80127a2:	4a2a      	ldr	r2, [pc, #168]	; (801284c <prvAddNewTaskToReadyList+0xc8>)
 80127a4:	687b      	ldr	r3, [r7, #4]
 80127a6:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80127a8:	4b27      	ldr	r3, [pc, #156]	; (8012848 <prvAddNewTaskToReadyList+0xc4>)
 80127aa:	681b      	ldr	r3, [r3, #0]
 80127ac:	2b01      	cmp	r3, #1
 80127ae:	d110      	bne.n	80127d2 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80127b0:	f000 fd8e 	bl	80132d0 <prvInitialiseTaskLists>
 80127b4:	e00d      	b.n	80127d2 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80127b6:	4b26      	ldr	r3, [pc, #152]	; (8012850 <prvAddNewTaskToReadyList+0xcc>)
 80127b8:	681b      	ldr	r3, [r3, #0]
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d109      	bne.n	80127d2 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80127be:	4b23      	ldr	r3, [pc, #140]	; (801284c <prvAddNewTaskToReadyList+0xc8>)
 80127c0:	681b      	ldr	r3, [r3, #0]
 80127c2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127c4:	687b      	ldr	r3, [r7, #4]
 80127c6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127c8:	429a      	cmp	r2, r3
 80127ca:	d802      	bhi.n	80127d2 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80127cc:	4a1f      	ldr	r2, [pc, #124]	; (801284c <prvAddNewTaskToReadyList+0xc8>)
 80127ce:	687b      	ldr	r3, [r7, #4]
 80127d0:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80127d2:	4b20      	ldr	r3, [pc, #128]	; (8012854 <prvAddNewTaskToReadyList+0xd0>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	3301      	adds	r3, #1
 80127d8:	4a1e      	ldr	r2, [pc, #120]	; (8012854 <prvAddNewTaskToReadyList+0xd0>)
 80127da:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80127dc:	4b1d      	ldr	r3, [pc, #116]	; (8012854 <prvAddNewTaskToReadyList+0xd0>)
 80127de:	681a      	ldr	r2, [r3, #0]
 80127e0:	687b      	ldr	r3, [r7, #4]
 80127e2:	645a      	str	r2, [r3, #68]	; 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127e8:	4b1b      	ldr	r3, [pc, #108]	; (8012858 <prvAddNewTaskToReadyList+0xd4>)
 80127ea:	681b      	ldr	r3, [r3, #0]
 80127ec:	429a      	cmp	r2, r3
 80127ee:	d903      	bls.n	80127f8 <prvAddNewTaskToReadyList+0x74>
 80127f0:	687b      	ldr	r3, [r7, #4]
 80127f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80127f4:	4a18      	ldr	r2, [pc, #96]	; (8012858 <prvAddNewTaskToReadyList+0xd4>)
 80127f6:	6013      	str	r3, [r2, #0]
 80127f8:	687b      	ldr	r3, [r7, #4]
 80127fa:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80127fc:	4613      	mov	r3, r2
 80127fe:	009b      	lsls	r3, r3, #2
 8012800:	4413      	add	r3, r2
 8012802:	009b      	lsls	r3, r3, #2
 8012804:	4a15      	ldr	r2, [pc, #84]	; (801285c <prvAddNewTaskToReadyList+0xd8>)
 8012806:	441a      	add	r2, r3
 8012808:	687b      	ldr	r3, [r7, #4]
 801280a:	3304      	adds	r3, #4
 801280c:	4619      	mov	r1, r3
 801280e:	4610      	mov	r0, r2
 8012810:	f7fe fddb 	bl	80113ca <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8012814:	f001 fcb6 	bl	8014184 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8012818:	4b0d      	ldr	r3, [pc, #52]	; (8012850 <prvAddNewTaskToReadyList+0xcc>)
 801281a:	681b      	ldr	r3, [r3, #0]
 801281c:	2b00      	cmp	r3, #0
 801281e:	d00e      	beq.n	801283e <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8012820:	4b0a      	ldr	r3, [pc, #40]	; (801284c <prvAddNewTaskToReadyList+0xc8>)
 8012822:	681b      	ldr	r3, [r3, #0]
 8012824:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012826:	687b      	ldr	r3, [r7, #4]
 8012828:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801282a:	429a      	cmp	r2, r3
 801282c:	d207      	bcs.n	801283e <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 801282e:	4b0c      	ldr	r3, [pc, #48]	; (8012860 <prvAddNewTaskToReadyList+0xdc>)
 8012830:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012834:	601a      	str	r2, [r3, #0]
 8012836:	f3bf 8f4f 	dsb	sy
 801283a:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 801283e:	bf00      	nop
 8012840:	3708      	adds	r7, #8
 8012842:	46bd      	mov	sp, r7
 8012844:	bd80      	pop	{r7, pc}
 8012846:	bf00      	nop
 8012848:	200012f0 	.word	0x200012f0
 801284c:	20000e1c 	.word	0x20000e1c
 8012850:	200012fc 	.word	0x200012fc
 8012854:	2000130c 	.word	0x2000130c
 8012858:	200012f8 	.word	0x200012f8
 801285c:	20000e20 	.word	0x20000e20
 8012860:	e000ed04 	.word	0xe000ed04

08012864 <vTaskDelete>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	void vTaskDelete( TaskHandle_t xTaskToDelete )
	{
 8012864:	b580      	push	{r7, lr}
 8012866:	b084      	sub	sp, #16
 8012868:	af00      	add	r7, sp, #0
 801286a:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 801286c:	f001 fc5a 	bl	8014124 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the calling task that is
			being deleted. */
			pxTCB = prvGetTCBFromHandle( xTaskToDelete );
 8012870:	687b      	ldr	r3, [r7, #4]
 8012872:	2b00      	cmp	r3, #0
 8012874:	d102      	bne.n	801287c <vTaskDelete+0x18>
 8012876:	4b2c      	ldr	r3, [pc, #176]	; (8012928 <vTaskDelete+0xc4>)
 8012878:	681b      	ldr	r3, [r3, #0]
 801287a:	e000      	b.n	801287e <vTaskDelete+0x1a>
 801287c:	687b      	ldr	r3, [r7, #4]
 801287e:	60fb      	str	r3, [r7, #12]

			/* Remove task from the ready/delayed list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8012880:	68fb      	ldr	r3, [r7, #12]
 8012882:	3304      	adds	r3, #4
 8012884:	4618      	mov	r0, r3
 8012886:	f7fe fdfd 	bl	8011484 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 801288a:	68fb      	ldr	r3, [r7, #12]
 801288c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801288e:	2b00      	cmp	r3, #0
 8012890:	d004      	beq.n	801289c <vTaskDelete+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012892:	68fb      	ldr	r3, [r7, #12]
 8012894:	3318      	adds	r3, #24
 8012896:	4618      	mov	r0, r3
 8012898:	f7fe fdf4 	bl	8011484 <uxListRemove>

			/* Increment the uxTaskNumber also so kernel aware debuggers can
			detect that the task lists need re-generating.  This is done before
			portPRE_TASK_DELETE_HOOK() as in the Windows port that macro will
			not return. */
			uxTaskNumber++;
 801289c:	4b23      	ldr	r3, [pc, #140]	; (801292c <vTaskDelete+0xc8>)
 801289e:	681b      	ldr	r3, [r3, #0]
 80128a0:	3301      	adds	r3, #1
 80128a2:	4a22      	ldr	r2, [pc, #136]	; (801292c <vTaskDelete+0xc8>)
 80128a4:	6013      	str	r3, [r2, #0]

			if( pxTCB == pxCurrentTCB )
 80128a6:	4b20      	ldr	r3, [pc, #128]	; (8012928 <vTaskDelete+0xc4>)
 80128a8:	681b      	ldr	r3, [r3, #0]
 80128aa:	68fa      	ldr	r2, [r7, #12]
 80128ac:	429a      	cmp	r2, r3
 80128ae:	d10b      	bne.n	80128c8 <vTaskDelete+0x64>
				/* A task is deleting itself.  This cannot complete within the
				task itself, as a context switch to another task is required.
				Place the task in the termination list.  The idle task will
				check the termination list and free up any memory allocated by
				the scheduler for the TCB and stack of the deleted task. */
				vListInsertEnd( &xTasksWaitingTermination, &( pxTCB->xStateListItem ) );
 80128b0:	68fb      	ldr	r3, [r7, #12]
 80128b2:	3304      	adds	r3, #4
 80128b4:	4619      	mov	r1, r3
 80128b6:	481e      	ldr	r0, [pc, #120]	; (8012930 <vTaskDelete+0xcc>)
 80128b8:	f7fe fd87 	bl	80113ca <vListInsertEnd>

				/* Increment the ucTasksDeleted variable so the idle task knows
				there is a task that has been deleted and that it should therefore
				check the xTasksWaitingTermination list. */
				++uxDeletedTasksWaitingCleanUp;
 80128bc:	4b1d      	ldr	r3, [pc, #116]	; (8012934 <vTaskDelete+0xd0>)
 80128be:	681b      	ldr	r3, [r3, #0]
 80128c0:	3301      	adds	r3, #1
 80128c2:	4a1c      	ldr	r2, [pc, #112]	; (8012934 <vTaskDelete+0xd0>)
 80128c4:	6013      	str	r3, [r2, #0]
 80128c6:	e009      	b.n	80128dc <vTaskDelete+0x78>
				required. */
				portPRE_TASK_DELETE_HOOK( pxTCB, &xYieldPending );
			}
			else
			{
				--uxCurrentNumberOfTasks;
 80128c8:	4b1b      	ldr	r3, [pc, #108]	; (8012938 <vTaskDelete+0xd4>)
 80128ca:	681b      	ldr	r3, [r3, #0]
 80128cc:	3b01      	subs	r3, #1
 80128ce:	4a1a      	ldr	r2, [pc, #104]	; (8012938 <vTaskDelete+0xd4>)
 80128d0:	6013      	str	r3, [r2, #0]
				traceTASK_DELETE( pxTCB );
				prvDeleteTCB( pxTCB );
 80128d2:	68f8      	ldr	r0, [r7, #12]
 80128d4:	f000 fd6a 	bl	80133ac <prvDeleteTCB>

				/* Reset the next expected unblock time in case it referred to
				the task that has just been deleted. */
				prvResetNextTaskUnblockTime();
 80128d8:	f000 fd9c 	bl	8013414 <prvResetNextTaskUnblockTime>
			}
		}
		taskEXIT_CRITICAL();
 80128dc:	f001 fc52 	bl	8014184 <vPortExitCritical>

		/* Force a reschedule if it is the currently running task that has just
		been deleted. */
		if( xSchedulerRunning != pdFALSE )
 80128e0:	4b16      	ldr	r3, [pc, #88]	; (801293c <vTaskDelete+0xd8>)
 80128e2:	681b      	ldr	r3, [r3, #0]
 80128e4:	2b00      	cmp	r3, #0
 80128e6:	d01b      	beq.n	8012920 <vTaskDelete+0xbc>
		{
			if( pxTCB == pxCurrentTCB )
 80128e8:	4b0f      	ldr	r3, [pc, #60]	; (8012928 <vTaskDelete+0xc4>)
 80128ea:	681b      	ldr	r3, [r3, #0]
 80128ec:	68fa      	ldr	r2, [r7, #12]
 80128ee:	429a      	cmp	r2, r3
 80128f0:	d116      	bne.n	8012920 <vTaskDelete+0xbc>
			{
				configASSERT( uxSchedulerSuspended == 0 );
 80128f2:	4b13      	ldr	r3, [pc, #76]	; (8012940 <vTaskDelete+0xdc>)
 80128f4:	681b      	ldr	r3, [r3, #0]
 80128f6:	2b00      	cmp	r3, #0
 80128f8:	d00a      	beq.n	8012910 <vTaskDelete+0xac>
	__asm volatile
 80128fa:	f04f 0350 	mov.w	r3, #80	; 0x50
 80128fe:	f383 8811 	msr	BASEPRI, r3
 8012902:	f3bf 8f6f 	isb	sy
 8012906:	f3bf 8f4f 	dsb	sy
 801290a:	60bb      	str	r3, [r7, #8]
}
 801290c:	bf00      	nop
 801290e:	e7fe      	b.n	801290e <vTaskDelete+0xaa>
				portYIELD_WITHIN_API();
 8012910:	4b0c      	ldr	r3, [pc, #48]	; (8012944 <vTaskDelete+0xe0>)
 8012912:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012916:	601a      	str	r2, [r3, #0]
 8012918:	f3bf 8f4f 	dsb	sy
 801291c:	f3bf 8f6f 	isb	sy
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8012920:	bf00      	nop
 8012922:	3710      	adds	r7, #16
 8012924:	46bd      	mov	sp, r7
 8012926:	bd80      	pop	{r7, pc}
 8012928:	20000e1c 	.word	0x20000e1c
 801292c:	2000130c 	.word	0x2000130c
 8012930:	200012c4 	.word	0x200012c4
 8012934:	200012d8 	.word	0x200012d8
 8012938:	200012f0 	.word	0x200012f0
 801293c:	200012fc 	.word	0x200012fc
 8012940:	20001318 	.word	0x20001318
 8012944:	e000ed04 	.word	0xe000ed04

08012948 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8012948:	b580      	push	{r7, lr}
 801294a:	b084      	sub	sp, #16
 801294c:	af00      	add	r7, sp, #0
 801294e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8012950:	2300      	movs	r3, #0
 8012952:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8012954:	687b      	ldr	r3, [r7, #4]
 8012956:	2b00      	cmp	r3, #0
 8012958:	d017      	beq.n	801298a <vTaskDelay+0x42>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 801295a:	4b13      	ldr	r3, [pc, #76]	; (80129a8 <vTaskDelay+0x60>)
 801295c:	681b      	ldr	r3, [r3, #0]
 801295e:	2b00      	cmp	r3, #0
 8012960:	d00a      	beq.n	8012978 <vTaskDelay+0x30>
	__asm volatile
 8012962:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012966:	f383 8811 	msr	BASEPRI, r3
 801296a:	f3bf 8f6f 	isb	sy
 801296e:	f3bf 8f4f 	dsb	sy
 8012972:	60bb      	str	r3, [r7, #8]
}
 8012974:	bf00      	nop
 8012976:	e7fe      	b.n	8012976 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8012978:	f000 f980 	bl	8012c7c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 801297c:	2100      	movs	r1, #0
 801297e:	6878      	ldr	r0, [r7, #4]
 8012980:	f000 ff02 	bl	8013788 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8012984:	f000 f988 	bl	8012c98 <xTaskResumeAll>
 8012988:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 801298a:	68fb      	ldr	r3, [r7, #12]
 801298c:	2b00      	cmp	r3, #0
 801298e:	d107      	bne.n	80129a0 <vTaskDelay+0x58>
		{
			portYIELD_WITHIN_API();
 8012990:	4b06      	ldr	r3, [pc, #24]	; (80129ac <vTaskDelay+0x64>)
 8012992:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012996:	601a      	str	r2, [r3, #0]
 8012998:	f3bf 8f4f 	dsb	sy
 801299c:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80129a0:	bf00      	nop
 80129a2:	3710      	adds	r7, #16
 80129a4:	46bd      	mov	sp, r7
 80129a6:	bd80      	pop	{r7, pc}
 80129a8:	20001318 	.word	0x20001318
 80129ac:	e000ed04 	.word	0xe000ed04

080129b0 <eTaskGetState>:
/*-----------------------------------------------------------*/

#if( ( INCLUDE_eTaskGetState == 1 ) || ( configUSE_TRACE_FACILITY == 1 ) || ( INCLUDE_xTaskAbortDelay == 1 ) )

	eTaskState eTaskGetState( TaskHandle_t xTask )
	{
 80129b0:	b580      	push	{r7, lr}
 80129b2:	b088      	sub	sp, #32
 80129b4:	af00      	add	r7, sp, #0
 80129b6:	6078      	str	r0, [r7, #4]
	eTaskState eReturn;
	List_t const * pxStateList, *pxDelayedList, *pxOverflowedDelayedList;
	const TCB_t * const pxTCB = xTask;
 80129b8:	687b      	ldr	r3, [r7, #4]
 80129ba:	61bb      	str	r3, [r7, #24]

		configASSERT( pxTCB );
 80129bc:	69bb      	ldr	r3, [r7, #24]
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d10a      	bne.n	80129d8 <eTaskGetState+0x28>
	__asm volatile
 80129c2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80129c6:	f383 8811 	msr	BASEPRI, r3
 80129ca:	f3bf 8f6f 	isb	sy
 80129ce:	f3bf 8f4f 	dsb	sy
 80129d2:	60bb      	str	r3, [r7, #8]
}
 80129d4:	bf00      	nop
 80129d6:	e7fe      	b.n	80129d6 <eTaskGetState+0x26>

		if( pxTCB == pxCurrentTCB )
 80129d8:	4b23      	ldr	r3, [pc, #140]	; (8012a68 <eTaskGetState+0xb8>)
 80129da:	681b      	ldr	r3, [r3, #0]
 80129dc:	69ba      	ldr	r2, [r7, #24]
 80129de:	429a      	cmp	r2, r3
 80129e0:	d102      	bne.n	80129e8 <eTaskGetState+0x38>
		{
			/* The task calling this function is querying its own state. */
			eReturn = eRunning;
 80129e2:	2300      	movs	r3, #0
 80129e4:	77fb      	strb	r3, [r7, #31]
 80129e6:	e03a      	b.n	8012a5e <eTaskGetState+0xae>
		}
		else
		{
			taskENTER_CRITICAL();
 80129e8:	f001 fb9c 	bl	8014124 <vPortEnterCritical>
			{
				pxStateList = listLIST_ITEM_CONTAINER( &( pxTCB->xStateListItem ) );
 80129ec:	69bb      	ldr	r3, [r7, #24]
 80129ee:	695b      	ldr	r3, [r3, #20]
 80129f0:	617b      	str	r3, [r7, #20]
				pxDelayedList = pxDelayedTaskList;
 80129f2:	4b1e      	ldr	r3, [pc, #120]	; (8012a6c <eTaskGetState+0xbc>)
 80129f4:	681b      	ldr	r3, [r3, #0]
 80129f6:	613b      	str	r3, [r7, #16]
				pxOverflowedDelayedList = pxOverflowDelayedTaskList;
 80129f8:	4b1d      	ldr	r3, [pc, #116]	; (8012a70 <eTaskGetState+0xc0>)
 80129fa:	681b      	ldr	r3, [r3, #0]
 80129fc:	60fb      	str	r3, [r7, #12]
			}
			taskEXIT_CRITICAL();
 80129fe:	f001 fbc1 	bl	8014184 <vPortExitCritical>

			if( ( pxStateList == pxDelayedList ) || ( pxStateList == pxOverflowedDelayedList ) )
 8012a02:	697a      	ldr	r2, [r7, #20]
 8012a04:	693b      	ldr	r3, [r7, #16]
 8012a06:	429a      	cmp	r2, r3
 8012a08:	d003      	beq.n	8012a12 <eTaskGetState+0x62>
 8012a0a:	697a      	ldr	r2, [r7, #20]
 8012a0c:	68fb      	ldr	r3, [r7, #12]
 8012a0e:	429a      	cmp	r2, r3
 8012a10:	d102      	bne.n	8012a18 <eTaskGetState+0x68>
			{
				/* The task being queried is referenced from one of the Blocked
				lists. */
				eReturn = eBlocked;
 8012a12:	2302      	movs	r3, #2
 8012a14:	77fb      	strb	r3, [r7, #31]
 8012a16:	e022      	b.n	8012a5e <eTaskGetState+0xae>
			}

			#if ( INCLUDE_vTaskSuspend == 1 )
				else if( pxStateList == &xSuspendedTaskList )
 8012a18:	697b      	ldr	r3, [r7, #20]
 8012a1a:	4a16      	ldr	r2, [pc, #88]	; (8012a74 <eTaskGetState+0xc4>)
 8012a1c:	4293      	cmp	r3, r2
 8012a1e:	d112      	bne.n	8012a46 <eTaskGetState+0x96>
				{
					/* The task being queried is referenced from the suspended
					list.  Is it genuinely suspended or is it blocked
					indefinitely? */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) == NULL )
 8012a20:	69bb      	ldr	r3, [r7, #24]
 8012a22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012a24:	2b00      	cmp	r3, #0
 8012a26:	d10b      	bne.n	8012a40 <eTaskGetState+0x90>
						{
							/* The task does not appear on the event list item of
							and of the RTOS objects, but could still be in the
							blocked state if it is waiting on its notification
							rather than waiting on an object. */
							if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8012a28:	69bb      	ldr	r3, [r7, #24]
 8012a2a:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8012a2e:	b2db      	uxtb	r3, r3
 8012a30:	2b01      	cmp	r3, #1
 8012a32:	d102      	bne.n	8012a3a <eTaskGetState+0x8a>
							{
								eReturn = eBlocked;
 8012a34:	2302      	movs	r3, #2
 8012a36:	77fb      	strb	r3, [r7, #31]
 8012a38:	e011      	b.n	8012a5e <eTaskGetState+0xae>
							}
							else
							{
								eReturn = eSuspended;
 8012a3a:	2303      	movs	r3, #3
 8012a3c:	77fb      	strb	r3, [r7, #31]
 8012a3e:	e00e      	b.n	8012a5e <eTaskGetState+0xae>
						}
						#endif
					}
					else
					{
						eReturn = eBlocked;
 8012a40:	2302      	movs	r3, #2
 8012a42:	77fb      	strb	r3, [r7, #31]
 8012a44:	e00b      	b.n	8012a5e <eTaskGetState+0xae>
					}
				}
			#endif

			#if ( INCLUDE_vTaskDelete == 1 )
				else if( ( pxStateList == &xTasksWaitingTermination ) || ( pxStateList == NULL ) )
 8012a46:	697b      	ldr	r3, [r7, #20]
 8012a48:	4a0b      	ldr	r2, [pc, #44]	; (8012a78 <eTaskGetState+0xc8>)
 8012a4a:	4293      	cmp	r3, r2
 8012a4c:	d002      	beq.n	8012a54 <eTaskGetState+0xa4>
 8012a4e:	697b      	ldr	r3, [r7, #20]
 8012a50:	2b00      	cmp	r3, #0
 8012a52:	d102      	bne.n	8012a5a <eTaskGetState+0xaa>
				{
					/* The task being queried is referenced from the deleted
					tasks list, or it is not referenced from any lists at
					all. */
					eReturn = eDeleted;
 8012a54:	2304      	movs	r3, #4
 8012a56:	77fb      	strb	r3, [r7, #31]
 8012a58:	e001      	b.n	8012a5e <eTaskGetState+0xae>

			else /*lint !e525 Negative indentation is intended to make use of pre-processor clearer. */
			{
				/* If the task is not in any other state, it must be in the
				Ready (including pending ready) state. */
				eReturn = eReady;
 8012a5a:	2301      	movs	r3, #1
 8012a5c:	77fb      	strb	r3, [r7, #31]
			}
		}

		return eReturn;
 8012a5e:	7ffb      	ldrb	r3, [r7, #31]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012a60:	4618      	mov	r0, r3
 8012a62:	3720      	adds	r7, #32
 8012a64:	46bd      	mov	sp, r7
 8012a66:	bd80      	pop	{r7, pc}
 8012a68:	20000e1c 	.word	0x20000e1c
 8012a6c:	200012a8 	.word	0x200012a8
 8012a70:	200012ac 	.word	0x200012ac
 8012a74:	200012dc 	.word	0x200012dc
 8012a78:	200012c4 	.word	0x200012c4

08012a7c <prvTaskIsTaskSuspended>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	static BaseType_t prvTaskIsTaskSuspended( const TaskHandle_t xTask )
	{
 8012a7c:	b480      	push	{r7}
 8012a7e:	b087      	sub	sp, #28
 8012a80:	af00      	add	r7, sp, #0
 8012a82:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn = pdFALSE;
 8012a84:	2300      	movs	r3, #0
 8012a86:	617b      	str	r3, [r7, #20]
	const TCB_t * const pxTCB = xTask;
 8012a88:	687b      	ldr	r3, [r7, #4]
 8012a8a:	613b      	str	r3, [r7, #16]

		/* Accesses xPendingReadyList so must be called from a critical
		section. */

		/* It does not make sense to check if the calling task is suspended. */
		configASSERT( xTask );
 8012a8c:	687b      	ldr	r3, [r7, #4]
 8012a8e:	2b00      	cmp	r3, #0
 8012a90:	d10a      	bne.n	8012aa8 <prvTaskIsTaskSuspended+0x2c>
	__asm volatile
 8012a92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012a96:	f383 8811 	msr	BASEPRI, r3
 8012a9a:	f3bf 8f6f 	isb	sy
 8012a9e:	f3bf 8f4f 	dsb	sy
 8012aa2:	60fb      	str	r3, [r7, #12]
}
 8012aa4:	bf00      	nop
 8012aa6:	e7fe      	b.n	8012aa6 <prvTaskIsTaskSuspended+0x2a>

		/* Is the task being resumed actually in the suspended list? */
		if( listIS_CONTAINED_WITHIN( &xSuspendedTaskList, &( pxTCB->xStateListItem ) ) != pdFALSE )
 8012aa8:	693b      	ldr	r3, [r7, #16]
 8012aaa:	695b      	ldr	r3, [r3, #20]
 8012aac:	4a0a      	ldr	r2, [pc, #40]	; (8012ad8 <prvTaskIsTaskSuspended+0x5c>)
 8012aae:	4293      	cmp	r3, r2
 8012ab0:	d10a      	bne.n	8012ac8 <prvTaskIsTaskSuspended+0x4c>
		{
			/* Has the task already been resumed from within an ISR? */
			if( listIS_CONTAINED_WITHIN( &xPendingReadyList, &( pxTCB->xEventListItem ) ) == pdFALSE )
 8012ab2:	693b      	ldr	r3, [r7, #16]
 8012ab4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ab6:	4a09      	ldr	r2, [pc, #36]	; (8012adc <prvTaskIsTaskSuspended+0x60>)
 8012ab8:	4293      	cmp	r3, r2
 8012aba:	d005      	beq.n	8012ac8 <prvTaskIsTaskSuspended+0x4c>
			{
				/* Is it in the suspended list because it is in the	Suspended
				state, or because is is blocked with no timeout? */
				if( listIS_CONTAINED_WITHIN( NULL, &( pxTCB->xEventListItem ) ) != pdFALSE ) /*lint !e961.  The cast is only redundant when NULL is used. */
 8012abc:	693b      	ldr	r3, [r7, #16]
 8012abe:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d101      	bne.n	8012ac8 <prvTaskIsTaskSuspended+0x4c>
				{
					xReturn = pdTRUE;
 8012ac4:	2301      	movs	r3, #1
 8012ac6:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8012ac8:	697b      	ldr	r3, [r7, #20]
	} /*lint !e818 xTask cannot be a pointer to const because it is a typedef. */
 8012aca:	4618      	mov	r0, r3
 8012acc:	371c      	adds	r7, #28
 8012ace:	46bd      	mov	sp, r7
 8012ad0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012ad4:	4770      	bx	lr
 8012ad6:	bf00      	nop
 8012ad8:	200012dc 	.word	0x200012dc
 8012adc:	200012b0 	.word	0x200012b0

08012ae0 <vTaskResume>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskResume( TaskHandle_t xTaskToResume )
	{
 8012ae0:	b580      	push	{r7, lr}
 8012ae2:	b084      	sub	sp, #16
 8012ae4:	af00      	add	r7, sp, #0
 8012ae6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = xTaskToResume;
 8012ae8:	687b      	ldr	r3, [r7, #4]
 8012aea:	60fb      	str	r3, [r7, #12]

		/* It does not make sense to resume the calling task. */
		configASSERT( xTaskToResume );
 8012aec:	687b      	ldr	r3, [r7, #4]
 8012aee:	2b00      	cmp	r3, #0
 8012af0:	d10a      	bne.n	8012b08 <vTaskResume+0x28>
	__asm volatile
 8012af2:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012af6:	f383 8811 	msr	BASEPRI, r3
 8012afa:	f3bf 8f6f 	isb	sy
 8012afe:	f3bf 8f4f 	dsb	sy
 8012b02:	60bb      	str	r3, [r7, #8]
}
 8012b04:	bf00      	nop
 8012b06:	e7fe      	b.n	8012b06 <vTaskResume+0x26>

		/* The parameter cannot be NULL as it is impossible to resume the
		currently executing task. */
		if( ( pxTCB != pxCurrentTCB ) && ( pxTCB != NULL ) )
 8012b08:	4b20      	ldr	r3, [pc, #128]	; (8012b8c <vTaskResume+0xac>)
 8012b0a:	681b      	ldr	r3, [r3, #0]
 8012b0c:	68fa      	ldr	r2, [r7, #12]
 8012b0e:	429a      	cmp	r2, r3
 8012b10:	d038      	beq.n	8012b84 <vTaskResume+0xa4>
 8012b12:	68fb      	ldr	r3, [r7, #12]
 8012b14:	2b00      	cmp	r3, #0
 8012b16:	d035      	beq.n	8012b84 <vTaskResume+0xa4>
		{
			taskENTER_CRITICAL();
 8012b18:	f001 fb04 	bl	8014124 <vPortEnterCritical>
			{
				if( prvTaskIsTaskSuspended( pxTCB ) != pdFALSE )
 8012b1c:	68f8      	ldr	r0, [r7, #12]
 8012b1e:	f7ff ffad 	bl	8012a7c <prvTaskIsTaskSuspended>
 8012b22:	4603      	mov	r3, r0
 8012b24:	2b00      	cmp	r3, #0
 8012b26:	d02b      	beq.n	8012b80 <vTaskResume+0xa0>
				{
					traceTASK_RESUME( pxTCB );

					/* The ready list can be accessed even if the scheduler is
					suspended because this is inside a critical section. */
					( void ) uxListRemove(  &( pxTCB->xStateListItem ) );
 8012b28:	68fb      	ldr	r3, [r7, #12]
 8012b2a:	3304      	adds	r3, #4
 8012b2c:	4618      	mov	r0, r3
 8012b2e:	f7fe fca9 	bl	8011484 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b36:	4b16      	ldr	r3, [pc, #88]	; (8012b90 <vTaskResume+0xb0>)
 8012b38:	681b      	ldr	r3, [r3, #0]
 8012b3a:	429a      	cmp	r2, r3
 8012b3c:	d903      	bls.n	8012b46 <vTaskResume+0x66>
 8012b3e:	68fb      	ldr	r3, [r7, #12]
 8012b40:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b42:	4a13      	ldr	r2, [pc, #76]	; (8012b90 <vTaskResume+0xb0>)
 8012b44:	6013      	str	r3, [r2, #0]
 8012b46:	68fb      	ldr	r3, [r7, #12]
 8012b48:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b4a:	4613      	mov	r3, r2
 8012b4c:	009b      	lsls	r3, r3, #2
 8012b4e:	4413      	add	r3, r2
 8012b50:	009b      	lsls	r3, r3, #2
 8012b52:	4a10      	ldr	r2, [pc, #64]	; (8012b94 <vTaskResume+0xb4>)
 8012b54:	441a      	add	r2, r3
 8012b56:	68fb      	ldr	r3, [r7, #12]
 8012b58:	3304      	adds	r3, #4
 8012b5a:	4619      	mov	r1, r3
 8012b5c:	4610      	mov	r0, r2
 8012b5e:	f7fe fc34 	bl	80113ca <vListInsertEnd>

					/* A higher priority task may have just been resumed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012b62:	68fb      	ldr	r3, [r7, #12]
 8012b64:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012b66:	4b09      	ldr	r3, [pc, #36]	; (8012b8c <vTaskResume+0xac>)
 8012b68:	681b      	ldr	r3, [r3, #0]
 8012b6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012b6c:	429a      	cmp	r2, r3
 8012b6e:	d307      	bcc.n	8012b80 <vTaskResume+0xa0>
					{
						/* This yield may not cause the task just resumed to run,
						but will leave the lists in the correct state for the
						next yield. */
						taskYIELD_IF_USING_PREEMPTION();
 8012b70:	4b09      	ldr	r3, [pc, #36]	; (8012b98 <vTaskResume+0xb8>)
 8012b72:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012b76:	601a      	str	r2, [r3, #0]
 8012b78:	f3bf 8f4f 	dsb	sy
 8012b7c:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			taskEXIT_CRITICAL();
 8012b80:	f001 fb00 	bl	8014184 <vPortExitCritical>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8012b84:	bf00      	nop
 8012b86:	3710      	adds	r7, #16
 8012b88:	46bd      	mov	sp, r7
 8012b8a:	bd80      	pop	{r7, pc}
 8012b8c:	20000e1c 	.word	0x20000e1c
 8012b90:	200012f8 	.word	0x200012f8
 8012b94:	20000e20 	.word	0x20000e20
 8012b98:	e000ed04 	.word	0xe000ed04

08012b9c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8012b9c:	b580      	push	{r7, lr}
 8012b9e:	b08a      	sub	sp, #40	; 0x28
 8012ba0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8012ba2:	2300      	movs	r3, #0
 8012ba4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8012ba6:	2300      	movs	r3, #0
 8012ba8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8012baa:	463a      	mov	r2, r7
 8012bac:	1d39      	adds	r1, r7, #4
 8012bae:	f107 0308 	add.w	r3, r7, #8
 8012bb2:	4618      	mov	r0, r3
 8012bb4:	f7fe fba8 	bl	8011308 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8012bb8:	6839      	ldr	r1, [r7, #0]
 8012bba:	687b      	ldr	r3, [r7, #4]
 8012bbc:	68ba      	ldr	r2, [r7, #8]
 8012bbe:	9202      	str	r2, [sp, #8]
 8012bc0:	9301      	str	r3, [sp, #4]
 8012bc2:	2300      	movs	r3, #0
 8012bc4:	9300      	str	r3, [sp, #0]
 8012bc6:	2300      	movs	r3, #0
 8012bc8:	460a      	mov	r2, r1
 8012bca:	4924      	ldr	r1, [pc, #144]	; (8012c5c <vTaskStartScheduler+0xc0>)
 8012bcc:	4824      	ldr	r0, [pc, #144]	; (8012c60 <vTaskStartScheduler+0xc4>)
 8012bce:	f7ff fc91 	bl	80124f4 <xTaskCreateStatic>
 8012bd2:	4603      	mov	r3, r0
 8012bd4:	4a23      	ldr	r2, [pc, #140]	; (8012c64 <vTaskStartScheduler+0xc8>)
 8012bd6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8012bd8:	4b22      	ldr	r3, [pc, #136]	; (8012c64 <vTaskStartScheduler+0xc8>)
 8012bda:	681b      	ldr	r3, [r3, #0]
 8012bdc:	2b00      	cmp	r3, #0
 8012bde:	d002      	beq.n	8012be6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8012be0:	2301      	movs	r3, #1
 8012be2:	617b      	str	r3, [r7, #20]
 8012be4:	e001      	b.n	8012bea <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8012be6:	2300      	movs	r3, #0
 8012be8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8012bea:	697b      	ldr	r3, [r7, #20]
 8012bec:	2b01      	cmp	r3, #1
 8012bee:	d102      	bne.n	8012bf6 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8012bf0:	f000 fe1e 	bl	8013830 <xTimerCreateTimerTask>
 8012bf4:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8012bf6:	697b      	ldr	r3, [r7, #20]
 8012bf8:	2b01      	cmp	r3, #1
 8012bfa:	d11b      	bne.n	8012c34 <vTaskStartScheduler+0x98>
	__asm volatile
 8012bfc:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c00:	f383 8811 	msr	BASEPRI, r3
 8012c04:	f3bf 8f6f 	isb	sy
 8012c08:	f3bf 8f4f 	dsb	sy
 8012c0c:	613b      	str	r3, [r7, #16]
}
 8012c0e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8012c10:	4b15      	ldr	r3, [pc, #84]	; (8012c68 <vTaskStartScheduler+0xcc>)
 8012c12:	681b      	ldr	r3, [r3, #0]
 8012c14:	3354      	adds	r3, #84	; 0x54
 8012c16:	4a15      	ldr	r2, [pc, #84]	; (8012c6c <vTaskStartScheduler+0xd0>)
 8012c18:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8012c1a:	4b15      	ldr	r3, [pc, #84]	; (8012c70 <vTaskStartScheduler+0xd4>)
 8012c1c:	f04f 32ff 	mov.w	r2, #4294967295
 8012c20:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8012c22:	4b14      	ldr	r3, [pc, #80]	; (8012c74 <vTaskStartScheduler+0xd8>)
 8012c24:	2201      	movs	r2, #1
 8012c26:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8012c28:	4b13      	ldr	r3, [pc, #76]	; (8012c78 <vTaskStartScheduler+0xdc>)
 8012c2a:	2200      	movs	r2, #0
 8012c2c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8012c2e:	f001 f9d7 	bl	8013fe0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8012c32:	e00e      	b.n	8012c52 <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8012c34:	697b      	ldr	r3, [r7, #20]
 8012c36:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012c3a:	d10a      	bne.n	8012c52 <vTaskStartScheduler+0xb6>
	__asm volatile
 8012c3c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012c40:	f383 8811 	msr	BASEPRI, r3
 8012c44:	f3bf 8f6f 	isb	sy
 8012c48:	f3bf 8f4f 	dsb	sy
 8012c4c:	60fb      	str	r3, [r7, #12]
}
 8012c4e:	bf00      	nop
 8012c50:	e7fe      	b.n	8012c50 <vTaskStartScheduler+0xb4>
}
 8012c52:	bf00      	nop
 8012c54:	3718      	adds	r7, #24
 8012c56:	46bd      	mov	sp, r7
 8012c58:	bd80      	pop	{r7, pc}
 8012c5a:	bf00      	nop
 8012c5c:	0801c79c 	.word	0x0801c79c
 8012c60:	080132a1 	.word	0x080132a1
 8012c64:	20001314 	.word	0x20001314
 8012c68:	20000e1c 	.word	0x20000e1c
 8012c6c:	20000090 	.word	0x20000090
 8012c70:	20001310 	.word	0x20001310
 8012c74:	200012fc 	.word	0x200012fc
 8012c78:	200012f4 	.word	0x200012f4

08012c7c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8012c7c:	b480      	push	{r7}
 8012c7e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8012c80:	4b04      	ldr	r3, [pc, #16]	; (8012c94 <vTaskSuspendAll+0x18>)
 8012c82:	681b      	ldr	r3, [r3, #0]
 8012c84:	3301      	adds	r3, #1
 8012c86:	4a03      	ldr	r2, [pc, #12]	; (8012c94 <vTaskSuspendAll+0x18>)
 8012c88:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8012c8a:	bf00      	nop
 8012c8c:	46bd      	mov	sp, r7
 8012c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c92:	4770      	bx	lr
 8012c94:	20001318 	.word	0x20001318

08012c98 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8012c98:	b580      	push	{r7, lr}
 8012c9a:	b084      	sub	sp, #16
 8012c9c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8012c9e:	2300      	movs	r3, #0
 8012ca0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8012ca2:	2300      	movs	r3, #0
 8012ca4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8012ca6:	4b42      	ldr	r3, [pc, #264]	; (8012db0 <xTaskResumeAll+0x118>)
 8012ca8:	681b      	ldr	r3, [r3, #0]
 8012caa:	2b00      	cmp	r3, #0
 8012cac:	d10a      	bne.n	8012cc4 <xTaskResumeAll+0x2c>
	__asm volatile
 8012cae:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012cb2:	f383 8811 	msr	BASEPRI, r3
 8012cb6:	f3bf 8f6f 	isb	sy
 8012cba:	f3bf 8f4f 	dsb	sy
 8012cbe:	603b      	str	r3, [r7, #0]
}
 8012cc0:	bf00      	nop
 8012cc2:	e7fe      	b.n	8012cc2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8012cc4:	f001 fa2e 	bl	8014124 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8012cc8:	4b39      	ldr	r3, [pc, #228]	; (8012db0 <xTaskResumeAll+0x118>)
 8012cca:	681b      	ldr	r3, [r3, #0]
 8012ccc:	3b01      	subs	r3, #1
 8012cce:	4a38      	ldr	r2, [pc, #224]	; (8012db0 <xTaskResumeAll+0x118>)
 8012cd0:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012cd2:	4b37      	ldr	r3, [pc, #220]	; (8012db0 <xTaskResumeAll+0x118>)
 8012cd4:	681b      	ldr	r3, [r3, #0]
 8012cd6:	2b00      	cmp	r3, #0
 8012cd8:	d162      	bne.n	8012da0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8012cda:	4b36      	ldr	r3, [pc, #216]	; (8012db4 <xTaskResumeAll+0x11c>)
 8012cdc:	681b      	ldr	r3, [r3, #0]
 8012cde:	2b00      	cmp	r3, #0
 8012ce0:	d05e      	beq.n	8012da0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012ce2:	e02f      	b.n	8012d44 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012ce4:	4b34      	ldr	r3, [pc, #208]	; (8012db8 <xTaskResumeAll+0x120>)
 8012ce6:	68db      	ldr	r3, [r3, #12]
 8012ce8:	68db      	ldr	r3, [r3, #12]
 8012cea:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012cec:	68fb      	ldr	r3, [r7, #12]
 8012cee:	3318      	adds	r3, #24
 8012cf0:	4618      	mov	r0, r3
 8012cf2:	f7fe fbc7 	bl	8011484 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012cf6:	68fb      	ldr	r3, [r7, #12]
 8012cf8:	3304      	adds	r3, #4
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	f7fe fbc2 	bl	8011484 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8012d00:	68fb      	ldr	r3, [r7, #12]
 8012d02:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d04:	4b2d      	ldr	r3, [pc, #180]	; (8012dbc <xTaskResumeAll+0x124>)
 8012d06:	681b      	ldr	r3, [r3, #0]
 8012d08:	429a      	cmp	r2, r3
 8012d0a:	d903      	bls.n	8012d14 <xTaskResumeAll+0x7c>
 8012d0c:	68fb      	ldr	r3, [r7, #12]
 8012d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d10:	4a2a      	ldr	r2, [pc, #168]	; (8012dbc <xTaskResumeAll+0x124>)
 8012d12:	6013      	str	r3, [r2, #0]
 8012d14:	68fb      	ldr	r3, [r7, #12]
 8012d16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d18:	4613      	mov	r3, r2
 8012d1a:	009b      	lsls	r3, r3, #2
 8012d1c:	4413      	add	r3, r2
 8012d1e:	009b      	lsls	r3, r3, #2
 8012d20:	4a27      	ldr	r2, [pc, #156]	; (8012dc0 <xTaskResumeAll+0x128>)
 8012d22:	441a      	add	r2, r3
 8012d24:	68fb      	ldr	r3, [r7, #12]
 8012d26:	3304      	adds	r3, #4
 8012d28:	4619      	mov	r1, r3
 8012d2a:	4610      	mov	r0, r2
 8012d2c:	f7fe fb4d 	bl	80113ca <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012d30:	68fb      	ldr	r3, [r7, #12]
 8012d32:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012d34:	4b23      	ldr	r3, [pc, #140]	; (8012dc4 <xTaskResumeAll+0x12c>)
 8012d36:	681b      	ldr	r3, [r3, #0]
 8012d38:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012d3a:	429a      	cmp	r2, r3
 8012d3c:	d302      	bcc.n	8012d44 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 8012d3e:	4b22      	ldr	r3, [pc, #136]	; (8012dc8 <xTaskResumeAll+0x130>)
 8012d40:	2201      	movs	r2, #1
 8012d42:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8012d44:	4b1c      	ldr	r3, [pc, #112]	; (8012db8 <xTaskResumeAll+0x120>)
 8012d46:	681b      	ldr	r3, [r3, #0]
 8012d48:	2b00      	cmp	r3, #0
 8012d4a:	d1cb      	bne.n	8012ce4 <xTaskResumeAll+0x4c>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8012d4c:	68fb      	ldr	r3, [r7, #12]
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	d001      	beq.n	8012d56 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8012d52:	f000 fb5f 	bl	8013414 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8012d56:	4b1d      	ldr	r3, [pc, #116]	; (8012dcc <xTaskResumeAll+0x134>)
 8012d58:	681b      	ldr	r3, [r3, #0]
 8012d5a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8012d5c:	687b      	ldr	r3, [r7, #4]
 8012d5e:	2b00      	cmp	r3, #0
 8012d60:	d010      	beq.n	8012d84 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8012d62:	f000 f847 	bl	8012df4 <xTaskIncrementTick>
 8012d66:	4603      	mov	r3, r0
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d002      	beq.n	8012d72 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 8012d6c:	4b16      	ldr	r3, [pc, #88]	; (8012dc8 <xTaskResumeAll+0x130>)
 8012d6e:	2201      	movs	r2, #1
 8012d70:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8012d72:	687b      	ldr	r3, [r7, #4]
 8012d74:	3b01      	subs	r3, #1
 8012d76:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8012d78:	687b      	ldr	r3, [r7, #4]
 8012d7a:	2b00      	cmp	r3, #0
 8012d7c:	d1f1      	bne.n	8012d62 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 8012d7e:	4b13      	ldr	r3, [pc, #76]	; (8012dcc <xTaskResumeAll+0x134>)
 8012d80:	2200      	movs	r2, #0
 8012d82:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8012d84:	4b10      	ldr	r3, [pc, #64]	; (8012dc8 <xTaskResumeAll+0x130>)
 8012d86:	681b      	ldr	r3, [r3, #0]
 8012d88:	2b00      	cmp	r3, #0
 8012d8a:	d009      	beq.n	8012da0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8012d8c:	2301      	movs	r3, #1
 8012d8e:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8012d90:	4b0f      	ldr	r3, [pc, #60]	; (8012dd0 <xTaskResumeAll+0x138>)
 8012d92:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8012d96:	601a      	str	r2, [r3, #0]
 8012d98:	f3bf 8f4f 	dsb	sy
 8012d9c:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8012da0:	f001 f9f0 	bl	8014184 <vPortExitCritical>

	return xAlreadyYielded;
 8012da4:	68bb      	ldr	r3, [r7, #8]
}
 8012da6:	4618      	mov	r0, r3
 8012da8:	3710      	adds	r7, #16
 8012daa:	46bd      	mov	sp, r7
 8012dac:	bd80      	pop	{r7, pc}
 8012dae:	bf00      	nop
 8012db0:	20001318 	.word	0x20001318
 8012db4:	200012f0 	.word	0x200012f0
 8012db8:	200012b0 	.word	0x200012b0
 8012dbc:	200012f8 	.word	0x200012f8
 8012dc0:	20000e20 	.word	0x20000e20
 8012dc4:	20000e1c 	.word	0x20000e1c
 8012dc8:	20001304 	.word	0x20001304
 8012dcc:	20001300 	.word	0x20001300
 8012dd0:	e000ed04 	.word	0xe000ed04

08012dd4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8012dd4:	b480      	push	{r7}
 8012dd6:	b083      	sub	sp, #12
 8012dd8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8012dda:	4b05      	ldr	r3, [pc, #20]	; (8012df0 <xTaskGetTickCount+0x1c>)
 8012ddc:	681b      	ldr	r3, [r3, #0]
 8012dde:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8012de0:	687b      	ldr	r3, [r7, #4]
}
 8012de2:	4618      	mov	r0, r3
 8012de4:	370c      	adds	r7, #12
 8012de6:	46bd      	mov	sp, r7
 8012de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dec:	4770      	bx	lr
 8012dee:	bf00      	nop
 8012df0:	200012f4 	.word	0x200012f4

08012df4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8012df4:	b580      	push	{r7, lr}
 8012df6:	b086      	sub	sp, #24
 8012df8:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8012dfa:	2300      	movs	r3, #0
 8012dfc:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8012dfe:	4b4f      	ldr	r3, [pc, #316]	; (8012f3c <xTaskIncrementTick+0x148>)
 8012e00:	681b      	ldr	r3, [r3, #0]
 8012e02:	2b00      	cmp	r3, #0
 8012e04:	f040 808f 	bne.w	8012f26 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8012e08:	4b4d      	ldr	r3, [pc, #308]	; (8012f40 <xTaskIncrementTick+0x14c>)
 8012e0a:	681b      	ldr	r3, [r3, #0]
 8012e0c:	3301      	adds	r3, #1
 8012e0e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8012e10:	4a4b      	ldr	r2, [pc, #300]	; (8012f40 <xTaskIncrementTick+0x14c>)
 8012e12:	693b      	ldr	r3, [r7, #16]
 8012e14:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8012e16:	693b      	ldr	r3, [r7, #16]
 8012e18:	2b00      	cmp	r3, #0
 8012e1a:	d120      	bne.n	8012e5e <xTaskIncrementTick+0x6a>
		{
			taskSWITCH_DELAYED_LISTS();
 8012e1c:	4b49      	ldr	r3, [pc, #292]	; (8012f44 <xTaskIncrementTick+0x150>)
 8012e1e:	681b      	ldr	r3, [r3, #0]
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d00a      	beq.n	8012e3c <xTaskIncrementTick+0x48>
	__asm volatile
 8012e26:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012e2a:	f383 8811 	msr	BASEPRI, r3
 8012e2e:	f3bf 8f6f 	isb	sy
 8012e32:	f3bf 8f4f 	dsb	sy
 8012e36:	603b      	str	r3, [r7, #0]
}
 8012e38:	bf00      	nop
 8012e3a:	e7fe      	b.n	8012e3a <xTaskIncrementTick+0x46>
 8012e3c:	4b41      	ldr	r3, [pc, #260]	; (8012f44 <xTaskIncrementTick+0x150>)
 8012e3e:	681b      	ldr	r3, [r3, #0]
 8012e40:	60fb      	str	r3, [r7, #12]
 8012e42:	4b41      	ldr	r3, [pc, #260]	; (8012f48 <xTaskIncrementTick+0x154>)
 8012e44:	681b      	ldr	r3, [r3, #0]
 8012e46:	4a3f      	ldr	r2, [pc, #252]	; (8012f44 <xTaskIncrementTick+0x150>)
 8012e48:	6013      	str	r3, [r2, #0]
 8012e4a:	4a3f      	ldr	r2, [pc, #252]	; (8012f48 <xTaskIncrementTick+0x154>)
 8012e4c:	68fb      	ldr	r3, [r7, #12]
 8012e4e:	6013      	str	r3, [r2, #0]
 8012e50:	4b3e      	ldr	r3, [pc, #248]	; (8012f4c <xTaskIncrementTick+0x158>)
 8012e52:	681b      	ldr	r3, [r3, #0]
 8012e54:	3301      	adds	r3, #1
 8012e56:	4a3d      	ldr	r2, [pc, #244]	; (8012f4c <xTaskIncrementTick+0x158>)
 8012e58:	6013      	str	r3, [r2, #0]
 8012e5a:	f000 fadb 	bl	8013414 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8012e5e:	4b3c      	ldr	r3, [pc, #240]	; (8012f50 <xTaskIncrementTick+0x15c>)
 8012e60:	681b      	ldr	r3, [r3, #0]
 8012e62:	693a      	ldr	r2, [r7, #16]
 8012e64:	429a      	cmp	r2, r3
 8012e66:	d349      	bcc.n	8012efc <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012e68:	4b36      	ldr	r3, [pc, #216]	; (8012f44 <xTaskIncrementTick+0x150>)
 8012e6a:	681b      	ldr	r3, [r3, #0]
 8012e6c:	681b      	ldr	r3, [r3, #0]
 8012e6e:	2b00      	cmp	r3, #0
 8012e70:	d104      	bne.n	8012e7c <xTaskIncrementTick+0x88>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8012e72:	4b37      	ldr	r3, [pc, #220]	; (8012f50 <xTaskIncrementTick+0x15c>)
 8012e74:	f04f 32ff 	mov.w	r2, #4294967295
 8012e78:	601a      	str	r2, [r3, #0]
					break;
 8012e7a:	e03f      	b.n	8012efc <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012e7c:	4b31      	ldr	r3, [pc, #196]	; (8012f44 <xTaskIncrementTick+0x150>)
 8012e7e:	681b      	ldr	r3, [r3, #0]
 8012e80:	68db      	ldr	r3, [r3, #12]
 8012e82:	68db      	ldr	r3, [r3, #12]
 8012e84:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8012e86:	68bb      	ldr	r3, [r7, #8]
 8012e88:	685b      	ldr	r3, [r3, #4]
 8012e8a:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8012e8c:	693a      	ldr	r2, [r7, #16]
 8012e8e:	687b      	ldr	r3, [r7, #4]
 8012e90:	429a      	cmp	r2, r3
 8012e92:	d203      	bcs.n	8012e9c <xTaskIncrementTick+0xa8>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8012e94:	4a2e      	ldr	r2, [pc, #184]	; (8012f50 <xTaskIncrementTick+0x15c>)
 8012e96:	687b      	ldr	r3, [r7, #4]
 8012e98:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8012e9a:	e02f      	b.n	8012efc <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8012e9c:	68bb      	ldr	r3, [r7, #8]
 8012e9e:	3304      	adds	r3, #4
 8012ea0:	4618      	mov	r0, r3
 8012ea2:	f7fe faef 	bl	8011484 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8012ea6:	68bb      	ldr	r3, [r7, #8]
 8012ea8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8012eaa:	2b00      	cmp	r3, #0
 8012eac:	d004      	beq.n	8012eb8 <xTaskIncrementTick+0xc4>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8012eae:	68bb      	ldr	r3, [r7, #8]
 8012eb0:	3318      	adds	r3, #24
 8012eb2:	4618      	mov	r0, r3
 8012eb4:	f7fe fae6 	bl	8011484 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8012eb8:	68bb      	ldr	r3, [r7, #8]
 8012eba:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ebc:	4b25      	ldr	r3, [pc, #148]	; (8012f54 <xTaskIncrementTick+0x160>)
 8012ebe:	681b      	ldr	r3, [r3, #0]
 8012ec0:	429a      	cmp	r2, r3
 8012ec2:	d903      	bls.n	8012ecc <xTaskIncrementTick+0xd8>
 8012ec4:	68bb      	ldr	r3, [r7, #8]
 8012ec6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ec8:	4a22      	ldr	r2, [pc, #136]	; (8012f54 <xTaskIncrementTick+0x160>)
 8012eca:	6013      	str	r3, [r2, #0]
 8012ecc:	68bb      	ldr	r3, [r7, #8]
 8012ece:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012ed0:	4613      	mov	r3, r2
 8012ed2:	009b      	lsls	r3, r3, #2
 8012ed4:	4413      	add	r3, r2
 8012ed6:	009b      	lsls	r3, r3, #2
 8012ed8:	4a1f      	ldr	r2, [pc, #124]	; (8012f58 <xTaskIncrementTick+0x164>)
 8012eda:	441a      	add	r2, r3
 8012edc:	68bb      	ldr	r3, [r7, #8]
 8012ede:	3304      	adds	r3, #4
 8012ee0:	4619      	mov	r1, r3
 8012ee2:	4610      	mov	r0, r2
 8012ee4:	f7fe fa71 	bl	80113ca <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8012ee8:	68bb      	ldr	r3, [r7, #8]
 8012eea:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012eec:	4b1b      	ldr	r3, [pc, #108]	; (8012f5c <xTaskIncrementTick+0x168>)
 8012eee:	681b      	ldr	r3, [r3, #0]
 8012ef0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012ef2:	429a      	cmp	r2, r3
 8012ef4:	d3b8      	bcc.n	8012e68 <xTaskIncrementTick+0x74>
						{
							xSwitchRequired = pdTRUE;
 8012ef6:	2301      	movs	r3, #1
 8012ef8:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8012efa:	e7b5      	b.n	8012e68 <xTaskIncrementTick+0x74>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8012efc:	4b17      	ldr	r3, [pc, #92]	; (8012f5c <xTaskIncrementTick+0x168>)
 8012efe:	681b      	ldr	r3, [r3, #0]
 8012f00:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8012f02:	4915      	ldr	r1, [pc, #84]	; (8012f58 <xTaskIncrementTick+0x164>)
 8012f04:	4613      	mov	r3, r2
 8012f06:	009b      	lsls	r3, r3, #2
 8012f08:	4413      	add	r3, r2
 8012f0a:	009b      	lsls	r3, r3, #2
 8012f0c:	440b      	add	r3, r1
 8012f0e:	681b      	ldr	r3, [r3, #0]
 8012f10:	2b01      	cmp	r3, #1
 8012f12:	d901      	bls.n	8012f18 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8012f14:	2301      	movs	r3, #1
 8012f16:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8012f18:	4b11      	ldr	r3, [pc, #68]	; (8012f60 <xTaskIncrementTick+0x16c>)
 8012f1a:	681b      	ldr	r3, [r3, #0]
 8012f1c:	2b00      	cmp	r3, #0
 8012f1e:	d007      	beq.n	8012f30 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8012f20:	2301      	movs	r3, #1
 8012f22:	617b      	str	r3, [r7, #20]
 8012f24:	e004      	b.n	8012f30 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8012f26:	4b0f      	ldr	r3, [pc, #60]	; (8012f64 <xTaskIncrementTick+0x170>)
 8012f28:	681b      	ldr	r3, [r3, #0]
 8012f2a:	3301      	adds	r3, #1
 8012f2c:	4a0d      	ldr	r2, [pc, #52]	; (8012f64 <xTaskIncrementTick+0x170>)
 8012f2e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8012f30:	697b      	ldr	r3, [r7, #20]
}
 8012f32:	4618      	mov	r0, r3
 8012f34:	3718      	adds	r7, #24
 8012f36:	46bd      	mov	sp, r7
 8012f38:	bd80      	pop	{r7, pc}
 8012f3a:	bf00      	nop
 8012f3c:	20001318 	.word	0x20001318
 8012f40:	200012f4 	.word	0x200012f4
 8012f44:	200012a8 	.word	0x200012a8
 8012f48:	200012ac 	.word	0x200012ac
 8012f4c:	20001308 	.word	0x20001308
 8012f50:	20001310 	.word	0x20001310
 8012f54:	200012f8 	.word	0x200012f8
 8012f58:	20000e20 	.word	0x20000e20
 8012f5c:	20000e1c 	.word	0x20000e1c
 8012f60:	20001304 	.word	0x20001304
 8012f64:	20001300 	.word	0x20001300

08012f68 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8012f68:	b480      	push	{r7}
 8012f6a:	b085      	sub	sp, #20
 8012f6c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8012f6e:	4b2a      	ldr	r3, [pc, #168]	; (8013018 <vTaskSwitchContext+0xb0>)
 8012f70:	681b      	ldr	r3, [r3, #0]
 8012f72:	2b00      	cmp	r3, #0
 8012f74:	d003      	beq.n	8012f7e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8012f76:	4b29      	ldr	r3, [pc, #164]	; (801301c <vTaskSwitchContext+0xb4>)
 8012f78:	2201      	movs	r2, #1
 8012f7a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8012f7c:	e046      	b.n	801300c <vTaskSwitchContext+0xa4>
		xYieldPending = pdFALSE;
 8012f7e:	4b27      	ldr	r3, [pc, #156]	; (801301c <vTaskSwitchContext+0xb4>)
 8012f80:	2200      	movs	r2, #0
 8012f82:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8012f84:	4b26      	ldr	r3, [pc, #152]	; (8013020 <vTaskSwitchContext+0xb8>)
 8012f86:	681b      	ldr	r3, [r3, #0]
 8012f88:	60fb      	str	r3, [r7, #12]
 8012f8a:	e010      	b.n	8012fae <vTaskSwitchContext+0x46>
 8012f8c:	68fb      	ldr	r3, [r7, #12]
 8012f8e:	2b00      	cmp	r3, #0
 8012f90:	d10a      	bne.n	8012fa8 <vTaskSwitchContext+0x40>
	__asm volatile
 8012f92:	f04f 0350 	mov.w	r3, #80	; 0x50
 8012f96:	f383 8811 	msr	BASEPRI, r3
 8012f9a:	f3bf 8f6f 	isb	sy
 8012f9e:	f3bf 8f4f 	dsb	sy
 8012fa2:	607b      	str	r3, [r7, #4]
}
 8012fa4:	bf00      	nop
 8012fa6:	e7fe      	b.n	8012fa6 <vTaskSwitchContext+0x3e>
 8012fa8:	68fb      	ldr	r3, [r7, #12]
 8012faa:	3b01      	subs	r3, #1
 8012fac:	60fb      	str	r3, [r7, #12]
 8012fae:	491d      	ldr	r1, [pc, #116]	; (8013024 <vTaskSwitchContext+0xbc>)
 8012fb0:	68fa      	ldr	r2, [r7, #12]
 8012fb2:	4613      	mov	r3, r2
 8012fb4:	009b      	lsls	r3, r3, #2
 8012fb6:	4413      	add	r3, r2
 8012fb8:	009b      	lsls	r3, r3, #2
 8012fba:	440b      	add	r3, r1
 8012fbc:	681b      	ldr	r3, [r3, #0]
 8012fbe:	2b00      	cmp	r3, #0
 8012fc0:	d0e4      	beq.n	8012f8c <vTaskSwitchContext+0x24>
 8012fc2:	68fa      	ldr	r2, [r7, #12]
 8012fc4:	4613      	mov	r3, r2
 8012fc6:	009b      	lsls	r3, r3, #2
 8012fc8:	4413      	add	r3, r2
 8012fca:	009b      	lsls	r3, r3, #2
 8012fcc:	4a15      	ldr	r2, [pc, #84]	; (8013024 <vTaskSwitchContext+0xbc>)
 8012fce:	4413      	add	r3, r2
 8012fd0:	60bb      	str	r3, [r7, #8]
 8012fd2:	68bb      	ldr	r3, [r7, #8]
 8012fd4:	685b      	ldr	r3, [r3, #4]
 8012fd6:	685a      	ldr	r2, [r3, #4]
 8012fd8:	68bb      	ldr	r3, [r7, #8]
 8012fda:	605a      	str	r2, [r3, #4]
 8012fdc:	68bb      	ldr	r3, [r7, #8]
 8012fde:	685a      	ldr	r2, [r3, #4]
 8012fe0:	68bb      	ldr	r3, [r7, #8]
 8012fe2:	3308      	adds	r3, #8
 8012fe4:	429a      	cmp	r2, r3
 8012fe6:	d104      	bne.n	8012ff2 <vTaskSwitchContext+0x8a>
 8012fe8:	68bb      	ldr	r3, [r7, #8]
 8012fea:	685b      	ldr	r3, [r3, #4]
 8012fec:	685a      	ldr	r2, [r3, #4]
 8012fee:	68bb      	ldr	r3, [r7, #8]
 8012ff0:	605a      	str	r2, [r3, #4]
 8012ff2:	68bb      	ldr	r3, [r7, #8]
 8012ff4:	685b      	ldr	r3, [r3, #4]
 8012ff6:	68db      	ldr	r3, [r3, #12]
 8012ff8:	4a0b      	ldr	r2, [pc, #44]	; (8013028 <vTaskSwitchContext+0xc0>)
 8012ffa:	6013      	str	r3, [r2, #0]
 8012ffc:	4a08      	ldr	r2, [pc, #32]	; (8013020 <vTaskSwitchContext+0xb8>)
 8012ffe:	68fb      	ldr	r3, [r7, #12]
 8013000:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8013002:	4b09      	ldr	r3, [pc, #36]	; (8013028 <vTaskSwitchContext+0xc0>)
 8013004:	681b      	ldr	r3, [r3, #0]
 8013006:	3354      	adds	r3, #84	; 0x54
 8013008:	4a08      	ldr	r2, [pc, #32]	; (801302c <vTaskSwitchContext+0xc4>)
 801300a:	6013      	str	r3, [r2, #0]
}
 801300c:	bf00      	nop
 801300e:	3714      	adds	r7, #20
 8013010:	46bd      	mov	sp, r7
 8013012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013016:	4770      	bx	lr
 8013018:	20001318 	.word	0x20001318
 801301c:	20001304 	.word	0x20001304
 8013020:	200012f8 	.word	0x200012f8
 8013024:	20000e20 	.word	0x20000e20
 8013028:	20000e1c 	.word	0x20000e1c
 801302c:	20000090 	.word	0x20000090

08013030 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8013030:	b580      	push	{r7, lr}
 8013032:	b084      	sub	sp, #16
 8013034:	af00      	add	r7, sp, #0
 8013036:	6078      	str	r0, [r7, #4]
 8013038:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 801303a:	687b      	ldr	r3, [r7, #4]
 801303c:	2b00      	cmp	r3, #0
 801303e:	d10a      	bne.n	8013056 <vTaskPlaceOnEventList+0x26>
	__asm volatile
 8013040:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013044:	f383 8811 	msr	BASEPRI, r3
 8013048:	f3bf 8f6f 	isb	sy
 801304c:	f3bf 8f4f 	dsb	sy
 8013050:	60fb      	str	r3, [r7, #12]
}
 8013052:	bf00      	nop
 8013054:	e7fe      	b.n	8013054 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8013056:	4b07      	ldr	r3, [pc, #28]	; (8013074 <vTaskPlaceOnEventList+0x44>)
 8013058:	681b      	ldr	r3, [r3, #0]
 801305a:	3318      	adds	r3, #24
 801305c:	4619      	mov	r1, r3
 801305e:	6878      	ldr	r0, [r7, #4]
 8013060:	f7fe f9d7 	bl	8011412 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8013064:	2101      	movs	r1, #1
 8013066:	6838      	ldr	r0, [r7, #0]
 8013068:	f000 fb8e 	bl	8013788 <prvAddCurrentTaskToDelayedList>
}
 801306c:	bf00      	nop
 801306e:	3710      	adds	r7, #16
 8013070:	46bd      	mov	sp, r7
 8013072:	bd80      	pop	{r7, pc}
 8013074:	20000e1c 	.word	0x20000e1c

08013078 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8013078:	b580      	push	{r7, lr}
 801307a:	b086      	sub	sp, #24
 801307c:	af00      	add	r7, sp, #0
 801307e:	60f8      	str	r0, [r7, #12]
 8013080:	60b9      	str	r1, [r7, #8]
 8013082:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8013084:	68fb      	ldr	r3, [r7, #12]
 8013086:	2b00      	cmp	r3, #0
 8013088:	d10a      	bne.n	80130a0 <vTaskPlaceOnEventListRestricted+0x28>
	__asm volatile
 801308a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801308e:	f383 8811 	msr	BASEPRI, r3
 8013092:	f3bf 8f6f 	isb	sy
 8013096:	f3bf 8f4f 	dsb	sy
 801309a:	617b      	str	r3, [r7, #20]
}
 801309c:	bf00      	nop
 801309e:	e7fe      	b.n	801309e <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80130a0:	4b0a      	ldr	r3, [pc, #40]	; (80130cc <vTaskPlaceOnEventListRestricted+0x54>)
 80130a2:	681b      	ldr	r3, [r3, #0]
 80130a4:	3318      	adds	r3, #24
 80130a6:	4619      	mov	r1, r3
 80130a8:	68f8      	ldr	r0, [r7, #12]
 80130aa:	f7fe f98e 	bl	80113ca <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80130ae:	687b      	ldr	r3, [r7, #4]
 80130b0:	2b00      	cmp	r3, #0
 80130b2:	d002      	beq.n	80130ba <vTaskPlaceOnEventListRestricted+0x42>
		{
			xTicksToWait = portMAX_DELAY;
 80130b4:	f04f 33ff 	mov.w	r3, #4294967295
 80130b8:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80130ba:	6879      	ldr	r1, [r7, #4]
 80130bc:	68b8      	ldr	r0, [r7, #8]
 80130be:	f000 fb63 	bl	8013788 <prvAddCurrentTaskToDelayedList>
	}
 80130c2:	bf00      	nop
 80130c4:	3718      	adds	r7, #24
 80130c6:	46bd      	mov	sp, r7
 80130c8:	bd80      	pop	{r7, pc}
 80130ca:	bf00      	nop
 80130cc:	20000e1c 	.word	0x20000e1c

080130d0 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80130d0:	b580      	push	{r7, lr}
 80130d2:	b086      	sub	sp, #24
 80130d4:	af00      	add	r7, sp, #0
 80130d6:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80130d8:	687b      	ldr	r3, [r7, #4]
 80130da:	68db      	ldr	r3, [r3, #12]
 80130dc:	68db      	ldr	r3, [r3, #12]
 80130de:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80130e0:	693b      	ldr	r3, [r7, #16]
 80130e2:	2b00      	cmp	r3, #0
 80130e4:	d10a      	bne.n	80130fc <xTaskRemoveFromEventList+0x2c>
	__asm volatile
 80130e6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80130ea:	f383 8811 	msr	BASEPRI, r3
 80130ee:	f3bf 8f6f 	isb	sy
 80130f2:	f3bf 8f4f 	dsb	sy
 80130f6:	60fb      	str	r3, [r7, #12]
}
 80130f8:	bf00      	nop
 80130fa:	e7fe      	b.n	80130fa <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80130fc:	693b      	ldr	r3, [r7, #16]
 80130fe:	3318      	adds	r3, #24
 8013100:	4618      	mov	r0, r3
 8013102:	f7fe f9bf 	bl	8011484 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013106:	4b1e      	ldr	r3, [pc, #120]	; (8013180 <xTaskRemoveFromEventList+0xb0>)
 8013108:	681b      	ldr	r3, [r3, #0]
 801310a:	2b00      	cmp	r3, #0
 801310c:	d11d      	bne.n	801314a <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801310e:	693b      	ldr	r3, [r7, #16]
 8013110:	3304      	adds	r3, #4
 8013112:	4618      	mov	r0, r3
 8013114:	f7fe f9b6 	bl	8011484 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8013118:	693b      	ldr	r3, [r7, #16]
 801311a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801311c:	4b19      	ldr	r3, [pc, #100]	; (8013184 <xTaskRemoveFromEventList+0xb4>)
 801311e:	681b      	ldr	r3, [r3, #0]
 8013120:	429a      	cmp	r2, r3
 8013122:	d903      	bls.n	801312c <xTaskRemoveFromEventList+0x5c>
 8013124:	693b      	ldr	r3, [r7, #16]
 8013126:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013128:	4a16      	ldr	r2, [pc, #88]	; (8013184 <xTaskRemoveFromEventList+0xb4>)
 801312a:	6013      	str	r3, [r2, #0]
 801312c:	693b      	ldr	r3, [r7, #16]
 801312e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013130:	4613      	mov	r3, r2
 8013132:	009b      	lsls	r3, r3, #2
 8013134:	4413      	add	r3, r2
 8013136:	009b      	lsls	r3, r3, #2
 8013138:	4a13      	ldr	r2, [pc, #76]	; (8013188 <xTaskRemoveFromEventList+0xb8>)
 801313a:	441a      	add	r2, r3
 801313c:	693b      	ldr	r3, [r7, #16]
 801313e:	3304      	adds	r3, #4
 8013140:	4619      	mov	r1, r3
 8013142:	4610      	mov	r0, r2
 8013144:	f7fe f941 	bl	80113ca <vListInsertEnd>
 8013148:	e005      	b.n	8013156 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 801314a:	693b      	ldr	r3, [r7, #16]
 801314c:	3318      	adds	r3, #24
 801314e:	4619      	mov	r1, r3
 8013150:	480e      	ldr	r0, [pc, #56]	; (801318c <xTaskRemoveFromEventList+0xbc>)
 8013152:	f7fe f93a 	bl	80113ca <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8013156:	693b      	ldr	r3, [r7, #16]
 8013158:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801315a:	4b0d      	ldr	r3, [pc, #52]	; (8013190 <xTaskRemoveFromEventList+0xc0>)
 801315c:	681b      	ldr	r3, [r3, #0]
 801315e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013160:	429a      	cmp	r2, r3
 8013162:	d905      	bls.n	8013170 <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8013164:	2301      	movs	r3, #1
 8013166:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8013168:	4b0a      	ldr	r3, [pc, #40]	; (8013194 <xTaskRemoveFromEventList+0xc4>)
 801316a:	2201      	movs	r2, #1
 801316c:	601a      	str	r2, [r3, #0]
 801316e:	e001      	b.n	8013174 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8013170:	2300      	movs	r3, #0
 8013172:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8013174:	697b      	ldr	r3, [r7, #20]
}
 8013176:	4618      	mov	r0, r3
 8013178:	3718      	adds	r7, #24
 801317a:	46bd      	mov	sp, r7
 801317c:	bd80      	pop	{r7, pc}
 801317e:	bf00      	nop
 8013180:	20001318 	.word	0x20001318
 8013184:	200012f8 	.word	0x200012f8
 8013188:	20000e20 	.word	0x20000e20
 801318c:	200012b0 	.word	0x200012b0
 8013190:	20000e1c 	.word	0x20000e1c
 8013194:	20001304 	.word	0x20001304

08013198 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8013198:	b480      	push	{r7}
 801319a:	b083      	sub	sp, #12
 801319c:	af00      	add	r7, sp, #0
 801319e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80131a0:	4b06      	ldr	r3, [pc, #24]	; (80131bc <vTaskInternalSetTimeOutState+0x24>)
 80131a2:	681a      	ldr	r2, [r3, #0]
 80131a4:	687b      	ldr	r3, [r7, #4]
 80131a6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80131a8:	4b05      	ldr	r3, [pc, #20]	; (80131c0 <vTaskInternalSetTimeOutState+0x28>)
 80131aa:	681a      	ldr	r2, [r3, #0]
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	605a      	str	r2, [r3, #4]
}
 80131b0:	bf00      	nop
 80131b2:	370c      	adds	r7, #12
 80131b4:	46bd      	mov	sp, r7
 80131b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80131ba:	4770      	bx	lr
 80131bc:	20001308 	.word	0x20001308
 80131c0:	200012f4 	.word	0x200012f4

080131c4 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80131c4:	b580      	push	{r7, lr}
 80131c6:	b088      	sub	sp, #32
 80131c8:	af00      	add	r7, sp, #0
 80131ca:	6078      	str	r0, [r7, #4]
 80131cc:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80131ce:	687b      	ldr	r3, [r7, #4]
 80131d0:	2b00      	cmp	r3, #0
 80131d2:	d10a      	bne.n	80131ea <xTaskCheckForTimeOut+0x26>
	__asm volatile
 80131d4:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131d8:	f383 8811 	msr	BASEPRI, r3
 80131dc:	f3bf 8f6f 	isb	sy
 80131e0:	f3bf 8f4f 	dsb	sy
 80131e4:	613b      	str	r3, [r7, #16]
}
 80131e6:	bf00      	nop
 80131e8:	e7fe      	b.n	80131e8 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 80131ea:	683b      	ldr	r3, [r7, #0]
 80131ec:	2b00      	cmp	r3, #0
 80131ee:	d10a      	bne.n	8013206 <xTaskCheckForTimeOut+0x42>
	__asm volatile
 80131f0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80131f4:	f383 8811 	msr	BASEPRI, r3
 80131f8:	f3bf 8f6f 	isb	sy
 80131fc:	f3bf 8f4f 	dsb	sy
 8013200:	60fb      	str	r3, [r7, #12]
}
 8013202:	bf00      	nop
 8013204:	e7fe      	b.n	8013204 <xTaskCheckForTimeOut+0x40>

	taskENTER_CRITICAL();
 8013206:	f000 ff8d 	bl	8014124 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801320a:	4b1d      	ldr	r3, [pc, #116]	; (8013280 <xTaskCheckForTimeOut+0xbc>)
 801320c:	681b      	ldr	r3, [r3, #0]
 801320e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8013210:	687b      	ldr	r3, [r7, #4]
 8013212:	685b      	ldr	r3, [r3, #4]
 8013214:	69ba      	ldr	r2, [r7, #24]
 8013216:	1ad3      	subs	r3, r2, r3
 8013218:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801321a:	683b      	ldr	r3, [r7, #0]
 801321c:	681b      	ldr	r3, [r3, #0]
 801321e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013222:	d102      	bne.n	801322a <xTaskCheckForTimeOut+0x66>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8013224:	2300      	movs	r3, #0
 8013226:	61fb      	str	r3, [r7, #28]
 8013228:	e023      	b.n	8013272 <xTaskCheckForTimeOut+0xae>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	681a      	ldr	r2, [r3, #0]
 801322e:	4b15      	ldr	r3, [pc, #84]	; (8013284 <xTaskCheckForTimeOut+0xc0>)
 8013230:	681b      	ldr	r3, [r3, #0]
 8013232:	429a      	cmp	r2, r3
 8013234:	d007      	beq.n	8013246 <xTaskCheckForTimeOut+0x82>
 8013236:	687b      	ldr	r3, [r7, #4]
 8013238:	685b      	ldr	r3, [r3, #4]
 801323a:	69ba      	ldr	r2, [r7, #24]
 801323c:	429a      	cmp	r2, r3
 801323e:	d302      	bcc.n	8013246 <xTaskCheckForTimeOut+0x82>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8013240:	2301      	movs	r3, #1
 8013242:	61fb      	str	r3, [r7, #28]
 8013244:	e015      	b.n	8013272 <xTaskCheckForTimeOut+0xae>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8013246:	683b      	ldr	r3, [r7, #0]
 8013248:	681b      	ldr	r3, [r3, #0]
 801324a:	697a      	ldr	r2, [r7, #20]
 801324c:	429a      	cmp	r2, r3
 801324e:	d20b      	bcs.n	8013268 <xTaskCheckForTimeOut+0xa4>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8013250:	683b      	ldr	r3, [r7, #0]
 8013252:	681a      	ldr	r2, [r3, #0]
 8013254:	697b      	ldr	r3, [r7, #20]
 8013256:	1ad2      	subs	r2, r2, r3
 8013258:	683b      	ldr	r3, [r7, #0]
 801325a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 801325c:	6878      	ldr	r0, [r7, #4]
 801325e:	f7ff ff9b 	bl	8013198 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8013262:	2300      	movs	r3, #0
 8013264:	61fb      	str	r3, [r7, #28]
 8013266:	e004      	b.n	8013272 <xTaskCheckForTimeOut+0xae>
		}
		else
		{
			*pxTicksToWait = 0;
 8013268:	683b      	ldr	r3, [r7, #0]
 801326a:	2200      	movs	r2, #0
 801326c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 801326e:	2301      	movs	r3, #1
 8013270:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8013272:	f000 ff87 	bl	8014184 <vPortExitCritical>

	return xReturn;
 8013276:	69fb      	ldr	r3, [r7, #28]
}
 8013278:	4618      	mov	r0, r3
 801327a:	3720      	adds	r7, #32
 801327c:	46bd      	mov	sp, r7
 801327e:	bd80      	pop	{r7, pc}
 8013280:	200012f4 	.word	0x200012f4
 8013284:	20001308 	.word	0x20001308

08013288 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8013288:	b480      	push	{r7}
 801328a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 801328c:	4b03      	ldr	r3, [pc, #12]	; (801329c <vTaskMissedYield+0x14>)
 801328e:	2201      	movs	r2, #1
 8013290:	601a      	str	r2, [r3, #0]
}
 8013292:	bf00      	nop
 8013294:	46bd      	mov	sp, r7
 8013296:	f85d 7b04 	ldr.w	r7, [sp], #4
 801329a:	4770      	bx	lr
 801329c:	20001304 	.word	0x20001304

080132a0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80132a0:	b580      	push	{r7, lr}
 80132a2:	b082      	sub	sp, #8
 80132a4:	af00      	add	r7, sp, #0
 80132a6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80132a8:	f000 f852 	bl	8013350 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80132ac:	4b06      	ldr	r3, [pc, #24]	; (80132c8 <prvIdleTask+0x28>)
 80132ae:	681b      	ldr	r3, [r3, #0]
 80132b0:	2b01      	cmp	r3, #1
 80132b2:	d9f9      	bls.n	80132a8 <prvIdleTask+0x8>
			{
				taskYIELD();
 80132b4:	4b05      	ldr	r3, [pc, #20]	; (80132cc <prvIdleTask+0x2c>)
 80132b6:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80132ba:	601a      	str	r2, [r3, #0]
 80132bc:	f3bf 8f4f 	dsb	sy
 80132c0:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80132c4:	e7f0      	b.n	80132a8 <prvIdleTask+0x8>
 80132c6:	bf00      	nop
 80132c8:	20000e20 	.word	0x20000e20
 80132cc:	e000ed04 	.word	0xe000ed04

080132d0 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80132d0:	b580      	push	{r7, lr}
 80132d2:	b082      	sub	sp, #8
 80132d4:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80132d6:	2300      	movs	r3, #0
 80132d8:	607b      	str	r3, [r7, #4]
 80132da:	e00c      	b.n	80132f6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80132dc:	687a      	ldr	r2, [r7, #4]
 80132de:	4613      	mov	r3, r2
 80132e0:	009b      	lsls	r3, r3, #2
 80132e2:	4413      	add	r3, r2
 80132e4:	009b      	lsls	r3, r3, #2
 80132e6:	4a12      	ldr	r2, [pc, #72]	; (8013330 <prvInitialiseTaskLists+0x60>)
 80132e8:	4413      	add	r3, r2
 80132ea:	4618      	mov	r0, r3
 80132ec:	f7fe f840 	bl	8011370 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80132f0:	687b      	ldr	r3, [r7, #4]
 80132f2:	3301      	adds	r3, #1
 80132f4:	607b      	str	r3, [r7, #4]
 80132f6:	687b      	ldr	r3, [r7, #4]
 80132f8:	2b37      	cmp	r3, #55	; 0x37
 80132fa:	d9ef      	bls.n	80132dc <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80132fc:	480d      	ldr	r0, [pc, #52]	; (8013334 <prvInitialiseTaskLists+0x64>)
 80132fe:	f7fe f837 	bl	8011370 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8013302:	480d      	ldr	r0, [pc, #52]	; (8013338 <prvInitialiseTaskLists+0x68>)
 8013304:	f7fe f834 	bl	8011370 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8013308:	480c      	ldr	r0, [pc, #48]	; (801333c <prvInitialiseTaskLists+0x6c>)
 801330a:	f7fe f831 	bl	8011370 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801330e:	480c      	ldr	r0, [pc, #48]	; (8013340 <prvInitialiseTaskLists+0x70>)
 8013310:	f7fe f82e 	bl	8011370 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8013314:	480b      	ldr	r0, [pc, #44]	; (8013344 <prvInitialiseTaskLists+0x74>)
 8013316:	f7fe f82b 	bl	8011370 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801331a:	4b0b      	ldr	r3, [pc, #44]	; (8013348 <prvInitialiseTaskLists+0x78>)
 801331c:	4a05      	ldr	r2, [pc, #20]	; (8013334 <prvInitialiseTaskLists+0x64>)
 801331e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8013320:	4b0a      	ldr	r3, [pc, #40]	; (801334c <prvInitialiseTaskLists+0x7c>)
 8013322:	4a05      	ldr	r2, [pc, #20]	; (8013338 <prvInitialiseTaskLists+0x68>)
 8013324:	601a      	str	r2, [r3, #0]
}
 8013326:	bf00      	nop
 8013328:	3708      	adds	r7, #8
 801332a:	46bd      	mov	sp, r7
 801332c:	bd80      	pop	{r7, pc}
 801332e:	bf00      	nop
 8013330:	20000e20 	.word	0x20000e20
 8013334:	20001280 	.word	0x20001280
 8013338:	20001294 	.word	0x20001294
 801333c:	200012b0 	.word	0x200012b0
 8013340:	200012c4 	.word	0x200012c4
 8013344:	200012dc 	.word	0x200012dc
 8013348:	200012a8 	.word	0x200012a8
 801334c:	200012ac 	.word	0x200012ac

08013350 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8013350:	b580      	push	{r7, lr}
 8013352:	b082      	sub	sp, #8
 8013354:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8013356:	e019      	b.n	801338c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8013358:	f000 fee4 	bl	8014124 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801335c:	4b10      	ldr	r3, [pc, #64]	; (80133a0 <prvCheckTasksWaitingTermination+0x50>)
 801335e:	68db      	ldr	r3, [r3, #12]
 8013360:	68db      	ldr	r3, [r3, #12]
 8013362:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8013364:	687b      	ldr	r3, [r7, #4]
 8013366:	3304      	adds	r3, #4
 8013368:	4618      	mov	r0, r3
 801336a:	f7fe f88b 	bl	8011484 <uxListRemove>
				--uxCurrentNumberOfTasks;
 801336e:	4b0d      	ldr	r3, [pc, #52]	; (80133a4 <prvCheckTasksWaitingTermination+0x54>)
 8013370:	681b      	ldr	r3, [r3, #0]
 8013372:	3b01      	subs	r3, #1
 8013374:	4a0b      	ldr	r2, [pc, #44]	; (80133a4 <prvCheckTasksWaitingTermination+0x54>)
 8013376:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8013378:	4b0b      	ldr	r3, [pc, #44]	; (80133a8 <prvCheckTasksWaitingTermination+0x58>)
 801337a:	681b      	ldr	r3, [r3, #0]
 801337c:	3b01      	subs	r3, #1
 801337e:	4a0a      	ldr	r2, [pc, #40]	; (80133a8 <prvCheckTasksWaitingTermination+0x58>)
 8013380:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8013382:	f000 feff 	bl	8014184 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8013386:	6878      	ldr	r0, [r7, #4]
 8013388:	f000 f810 	bl	80133ac <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 801338c:	4b06      	ldr	r3, [pc, #24]	; (80133a8 <prvCheckTasksWaitingTermination+0x58>)
 801338e:	681b      	ldr	r3, [r3, #0]
 8013390:	2b00      	cmp	r3, #0
 8013392:	d1e1      	bne.n	8013358 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8013394:	bf00      	nop
 8013396:	bf00      	nop
 8013398:	3708      	adds	r7, #8
 801339a:	46bd      	mov	sp, r7
 801339c:	bd80      	pop	{r7, pc}
 801339e:	bf00      	nop
 80133a0:	200012c4 	.word	0x200012c4
 80133a4:	200012f0 	.word	0x200012f0
 80133a8:	200012d8 	.word	0x200012d8

080133ac <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80133ac:	b580      	push	{r7, lr}
 80133ae:	b084      	sub	sp, #16
 80133b0:	af00      	add	r7, sp, #0
 80133b2:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80133b4:	687b      	ldr	r3, [r7, #4]
 80133b6:	3354      	adds	r3, #84	; 0x54
 80133b8:	4618      	mov	r0, r3
 80133ba:	f003 faaf 	bl	801691c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80133be:	687b      	ldr	r3, [r7, #4]
 80133c0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80133c4:	2b00      	cmp	r3, #0
 80133c6:	d108      	bne.n	80133da <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80133c8:	687b      	ldr	r3, [r7, #4]
 80133ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80133cc:	4618      	mov	r0, r3
 80133ce:	f001 f897 	bl	8014500 <vPortFree>
				vPortFree( pxTCB );
 80133d2:	6878      	ldr	r0, [r7, #4]
 80133d4:	f001 f894 	bl	8014500 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80133d8:	e018      	b.n	801340c <prvDeleteTCB+0x60>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80133da:	687b      	ldr	r3, [r7, #4]
 80133dc:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80133e0:	2b01      	cmp	r3, #1
 80133e2:	d103      	bne.n	80133ec <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 80133e4:	6878      	ldr	r0, [r7, #4]
 80133e6:	f001 f88b 	bl	8014500 <vPortFree>
	}
 80133ea:	e00f      	b.n	801340c <prvDeleteTCB+0x60>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 80133ec:	687b      	ldr	r3, [r7, #4]
 80133ee:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80133f2:	2b02      	cmp	r3, #2
 80133f4:	d00a      	beq.n	801340c <prvDeleteTCB+0x60>
	__asm volatile
 80133f6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80133fa:	f383 8811 	msr	BASEPRI, r3
 80133fe:	f3bf 8f6f 	isb	sy
 8013402:	f3bf 8f4f 	dsb	sy
 8013406:	60fb      	str	r3, [r7, #12]
}
 8013408:	bf00      	nop
 801340a:	e7fe      	b.n	801340a <prvDeleteTCB+0x5e>
	}
 801340c:	bf00      	nop
 801340e:	3710      	adds	r7, #16
 8013410:	46bd      	mov	sp, r7
 8013412:	bd80      	pop	{r7, pc}

08013414 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8013414:	b480      	push	{r7}
 8013416:	b083      	sub	sp, #12
 8013418:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801341a:	4b0c      	ldr	r3, [pc, #48]	; (801344c <prvResetNextTaskUnblockTime+0x38>)
 801341c:	681b      	ldr	r3, [r3, #0]
 801341e:	681b      	ldr	r3, [r3, #0]
 8013420:	2b00      	cmp	r3, #0
 8013422:	d104      	bne.n	801342e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8013424:	4b0a      	ldr	r3, [pc, #40]	; (8013450 <prvResetNextTaskUnblockTime+0x3c>)
 8013426:	f04f 32ff 	mov.w	r2, #4294967295
 801342a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 801342c:	e008      	b.n	8013440 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801342e:	4b07      	ldr	r3, [pc, #28]	; (801344c <prvResetNextTaskUnblockTime+0x38>)
 8013430:	681b      	ldr	r3, [r3, #0]
 8013432:	68db      	ldr	r3, [r3, #12]
 8013434:	68db      	ldr	r3, [r3, #12]
 8013436:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8013438:	687b      	ldr	r3, [r7, #4]
 801343a:	685b      	ldr	r3, [r3, #4]
 801343c:	4a04      	ldr	r2, [pc, #16]	; (8013450 <prvResetNextTaskUnblockTime+0x3c>)
 801343e:	6013      	str	r3, [r2, #0]
}
 8013440:	bf00      	nop
 8013442:	370c      	adds	r7, #12
 8013444:	46bd      	mov	sp, r7
 8013446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801344a:	4770      	bx	lr
 801344c:	200012a8 	.word	0x200012a8
 8013450:	20001310 	.word	0x20001310

08013454 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8013454:	b480      	push	{r7}
 8013456:	b083      	sub	sp, #12
 8013458:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 801345a:	4b05      	ldr	r3, [pc, #20]	; (8013470 <xTaskGetCurrentTaskHandle+0x1c>)
 801345c:	681b      	ldr	r3, [r3, #0]
 801345e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8013460:	687b      	ldr	r3, [r7, #4]
	}
 8013462:	4618      	mov	r0, r3
 8013464:	370c      	adds	r7, #12
 8013466:	46bd      	mov	sp, r7
 8013468:	f85d 7b04 	ldr.w	r7, [sp], #4
 801346c:	4770      	bx	lr
 801346e:	bf00      	nop
 8013470:	20000e1c 	.word	0x20000e1c

08013474 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8013474:	b480      	push	{r7}
 8013476:	b083      	sub	sp, #12
 8013478:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 801347a:	4b0b      	ldr	r3, [pc, #44]	; (80134a8 <xTaskGetSchedulerState+0x34>)
 801347c:	681b      	ldr	r3, [r3, #0]
 801347e:	2b00      	cmp	r3, #0
 8013480:	d102      	bne.n	8013488 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8013482:	2301      	movs	r3, #1
 8013484:	607b      	str	r3, [r7, #4]
 8013486:	e008      	b.n	801349a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8013488:	4b08      	ldr	r3, [pc, #32]	; (80134ac <xTaskGetSchedulerState+0x38>)
 801348a:	681b      	ldr	r3, [r3, #0]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d102      	bne.n	8013496 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8013490:	2302      	movs	r3, #2
 8013492:	607b      	str	r3, [r7, #4]
 8013494:	e001      	b.n	801349a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8013496:	2300      	movs	r3, #0
 8013498:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 801349a:	687b      	ldr	r3, [r7, #4]
	}
 801349c:	4618      	mov	r0, r3
 801349e:	370c      	adds	r7, #12
 80134a0:	46bd      	mov	sp, r7
 80134a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80134a6:	4770      	bx	lr
 80134a8:	200012fc 	.word	0x200012fc
 80134ac:	20001318 	.word	0x20001318

080134b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80134b0:	b580      	push	{r7, lr}
 80134b2:	b084      	sub	sp, #16
 80134b4:	af00      	add	r7, sp, #0
 80134b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80134b8:	687b      	ldr	r3, [r7, #4]
 80134ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80134bc:	2300      	movs	r3, #0
 80134be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80134c0:	687b      	ldr	r3, [r7, #4]
 80134c2:	2b00      	cmp	r3, #0
 80134c4:	d051      	beq.n	801356a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80134c6:	68bb      	ldr	r3, [r7, #8]
 80134c8:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134ca:	4b2a      	ldr	r3, [pc, #168]	; (8013574 <xTaskPriorityInherit+0xc4>)
 80134cc:	681b      	ldr	r3, [r3, #0]
 80134ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134d0:	429a      	cmp	r2, r3
 80134d2:	d241      	bcs.n	8013558 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80134d4:	68bb      	ldr	r3, [r7, #8]
 80134d6:	699b      	ldr	r3, [r3, #24]
 80134d8:	2b00      	cmp	r3, #0
 80134da:	db06      	blt.n	80134ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80134dc:	4b25      	ldr	r3, [pc, #148]	; (8013574 <xTaskPriorityInherit+0xc4>)
 80134de:	681b      	ldr	r3, [r3, #0]
 80134e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80134e2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80134e6:	68bb      	ldr	r3, [r7, #8]
 80134e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80134ea:	68bb      	ldr	r3, [r7, #8]
 80134ec:	6959      	ldr	r1, [r3, #20]
 80134ee:	68bb      	ldr	r3, [r7, #8]
 80134f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80134f2:	4613      	mov	r3, r2
 80134f4:	009b      	lsls	r3, r3, #2
 80134f6:	4413      	add	r3, r2
 80134f8:	009b      	lsls	r3, r3, #2
 80134fa:	4a1f      	ldr	r2, [pc, #124]	; (8013578 <xTaskPriorityInherit+0xc8>)
 80134fc:	4413      	add	r3, r2
 80134fe:	4299      	cmp	r1, r3
 8013500:	d122      	bne.n	8013548 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013502:	68bb      	ldr	r3, [r7, #8]
 8013504:	3304      	adds	r3, #4
 8013506:	4618      	mov	r0, r3
 8013508:	f7fd ffbc 	bl	8011484 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 801350c:	4b19      	ldr	r3, [pc, #100]	; (8013574 <xTaskPriorityInherit+0xc4>)
 801350e:	681b      	ldr	r3, [r3, #0]
 8013510:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013512:	68bb      	ldr	r3, [r7, #8]
 8013514:	62da      	str	r2, [r3, #44]	; 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8013516:	68bb      	ldr	r3, [r7, #8]
 8013518:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801351a:	4b18      	ldr	r3, [pc, #96]	; (801357c <xTaskPriorityInherit+0xcc>)
 801351c:	681b      	ldr	r3, [r3, #0]
 801351e:	429a      	cmp	r2, r3
 8013520:	d903      	bls.n	801352a <xTaskPriorityInherit+0x7a>
 8013522:	68bb      	ldr	r3, [r7, #8]
 8013524:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013526:	4a15      	ldr	r2, [pc, #84]	; (801357c <xTaskPriorityInherit+0xcc>)
 8013528:	6013      	str	r3, [r2, #0]
 801352a:	68bb      	ldr	r3, [r7, #8]
 801352c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801352e:	4613      	mov	r3, r2
 8013530:	009b      	lsls	r3, r3, #2
 8013532:	4413      	add	r3, r2
 8013534:	009b      	lsls	r3, r3, #2
 8013536:	4a10      	ldr	r2, [pc, #64]	; (8013578 <xTaskPriorityInherit+0xc8>)
 8013538:	441a      	add	r2, r3
 801353a:	68bb      	ldr	r3, [r7, #8]
 801353c:	3304      	adds	r3, #4
 801353e:	4619      	mov	r1, r3
 8013540:	4610      	mov	r0, r2
 8013542:	f7fd ff42 	bl	80113ca <vListInsertEnd>
 8013546:	e004      	b.n	8013552 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8013548:	4b0a      	ldr	r3, [pc, #40]	; (8013574 <xTaskPriorityInherit+0xc4>)
 801354a:	681b      	ldr	r3, [r3, #0]
 801354c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801354e:	68bb      	ldr	r3, [r7, #8]
 8013550:	62da      	str	r2, [r3, #44]	; 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8013552:	2301      	movs	r3, #1
 8013554:	60fb      	str	r3, [r7, #12]
 8013556:	e008      	b.n	801356a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8013558:	68bb      	ldr	r3, [r7, #8]
 801355a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 801355c:	4b05      	ldr	r3, [pc, #20]	; (8013574 <xTaskPriorityInherit+0xc4>)
 801355e:	681b      	ldr	r3, [r3, #0]
 8013560:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013562:	429a      	cmp	r2, r3
 8013564:	d201      	bcs.n	801356a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8013566:	2301      	movs	r3, #1
 8013568:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 801356a:	68fb      	ldr	r3, [r7, #12]
	}
 801356c:	4618      	mov	r0, r3
 801356e:	3710      	adds	r7, #16
 8013570:	46bd      	mov	sp, r7
 8013572:	bd80      	pop	{r7, pc}
 8013574:	20000e1c 	.word	0x20000e1c
 8013578:	20000e20 	.word	0x20000e20
 801357c:	200012f8 	.word	0x200012f8

08013580 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8013580:	b580      	push	{r7, lr}
 8013582:	b086      	sub	sp, #24
 8013584:	af00      	add	r7, sp, #0
 8013586:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8013588:	687b      	ldr	r3, [r7, #4]
 801358a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 801358c:	2300      	movs	r3, #0
 801358e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8013590:	687b      	ldr	r3, [r7, #4]
 8013592:	2b00      	cmp	r3, #0
 8013594:	d056      	beq.n	8013644 <xTaskPriorityDisinherit+0xc4>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8013596:	4b2e      	ldr	r3, [pc, #184]	; (8013650 <xTaskPriorityDisinherit+0xd0>)
 8013598:	681b      	ldr	r3, [r3, #0]
 801359a:	693a      	ldr	r2, [r7, #16]
 801359c:	429a      	cmp	r2, r3
 801359e:	d00a      	beq.n	80135b6 <xTaskPriorityDisinherit+0x36>
	__asm volatile
 80135a0:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135a4:	f383 8811 	msr	BASEPRI, r3
 80135a8:	f3bf 8f6f 	isb	sy
 80135ac:	f3bf 8f4f 	dsb	sy
 80135b0:	60fb      	str	r3, [r7, #12]
}
 80135b2:	bf00      	nop
 80135b4:	e7fe      	b.n	80135b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80135b6:	693b      	ldr	r3, [r7, #16]
 80135b8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80135ba:	2b00      	cmp	r3, #0
 80135bc:	d10a      	bne.n	80135d4 <xTaskPriorityDisinherit+0x54>
	__asm volatile
 80135be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80135c2:	f383 8811 	msr	BASEPRI, r3
 80135c6:	f3bf 8f6f 	isb	sy
 80135ca:	f3bf 8f4f 	dsb	sy
 80135ce:	60bb      	str	r3, [r7, #8]
}
 80135d0:	bf00      	nop
 80135d2:	e7fe      	b.n	80135d2 <xTaskPriorityDisinherit+0x52>
			( pxTCB->uxMutexesHeld )--;
 80135d4:	693b      	ldr	r3, [r7, #16]
 80135d6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80135d8:	1e5a      	subs	r2, r3, #1
 80135da:	693b      	ldr	r3, [r7, #16]
 80135dc:	651a      	str	r2, [r3, #80]	; 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80135de:	693b      	ldr	r3, [r7, #16]
 80135e0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80135e2:	693b      	ldr	r3, [r7, #16]
 80135e4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80135e6:	429a      	cmp	r2, r3
 80135e8:	d02c      	beq.n	8013644 <xTaskPriorityDisinherit+0xc4>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80135ea:	693b      	ldr	r3, [r7, #16]
 80135ec:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80135ee:	2b00      	cmp	r3, #0
 80135f0:	d128      	bne.n	8013644 <xTaskPriorityDisinherit+0xc4>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80135f2:	693b      	ldr	r3, [r7, #16]
 80135f4:	3304      	adds	r3, #4
 80135f6:	4618      	mov	r0, r3
 80135f8:	f7fd ff44 	bl	8011484 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 80135fc:	693b      	ldr	r3, [r7, #16]
 80135fe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8013600:	693b      	ldr	r3, [r7, #16]
 8013602:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013604:	693b      	ldr	r3, [r7, #16]
 8013606:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013608:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 801360c:	693b      	ldr	r3, [r7, #16]
 801360e:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8013610:	693b      	ldr	r3, [r7, #16]
 8013612:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013614:	4b0f      	ldr	r3, [pc, #60]	; (8013654 <xTaskPriorityDisinherit+0xd4>)
 8013616:	681b      	ldr	r3, [r3, #0]
 8013618:	429a      	cmp	r2, r3
 801361a:	d903      	bls.n	8013624 <xTaskPriorityDisinherit+0xa4>
 801361c:	693b      	ldr	r3, [r7, #16]
 801361e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013620:	4a0c      	ldr	r2, [pc, #48]	; (8013654 <xTaskPriorityDisinherit+0xd4>)
 8013622:	6013      	str	r3, [r2, #0]
 8013624:	693b      	ldr	r3, [r7, #16]
 8013626:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013628:	4613      	mov	r3, r2
 801362a:	009b      	lsls	r3, r3, #2
 801362c:	4413      	add	r3, r2
 801362e:	009b      	lsls	r3, r3, #2
 8013630:	4a09      	ldr	r2, [pc, #36]	; (8013658 <xTaskPriorityDisinherit+0xd8>)
 8013632:	441a      	add	r2, r3
 8013634:	693b      	ldr	r3, [r7, #16]
 8013636:	3304      	adds	r3, #4
 8013638:	4619      	mov	r1, r3
 801363a:	4610      	mov	r0, r2
 801363c:	f7fd fec5 	bl	80113ca <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8013640:	2301      	movs	r3, #1
 8013642:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8013644:	697b      	ldr	r3, [r7, #20]
	}
 8013646:	4618      	mov	r0, r3
 8013648:	3718      	adds	r7, #24
 801364a:	46bd      	mov	sp, r7
 801364c:	bd80      	pop	{r7, pc}
 801364e:	bf00      	nop
 8013650:	20000e1c 	.word	0x20000e1c
 8013654:	200012f8 	.word	0x200012f8
 8013658:	20000e20 	.word	0x20000e20

0801365c <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 801365c:	b580      	push	{r7, lr}
 801365e:	b088      	sub	sp, #32
 8013660:	af00      	add	r7, sp, #0
 8013662:	6078      	str	r0, [r7, #4]
 8013664:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 8013666:	687b      	ldr	r3, [r7, #4]
 8013668:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 801366a:	2301      	movs	r3, #1
 801366c:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 801366e:	687b      	ldr	r3, [r7, #4]
 8013670:	2b00      	cmp	r3, #0
 8013672:	d06a      	beq.n	801374a <vTaskPriorityDisinheritAfterTimeout+0xee>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8013674:	69bb      	ldr	r3, [r7, #24]
 8013676:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8013678:	2b00      	cmp	r3, #0
 801367a:	d10a      	bne.n	8013692 <vTaskPriorityDisinheritAfterTimeout+0x36>
	__asm volatile
 801367c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013680:	f383 8811 	msr	BASEPRI, r3
 8013684:	f3bf 8f6f 	isb	sy
 8013688:	f3bf 8f4f 	dsb	sy
 801368c:	60fb      	str	r3, [r7, #12]
}
 801368e:	bf00      	nop
 8013690:	e7fe      	b.n	8013690 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8013692:	69bb      	ldr	r3, [r7, #24]
 8013694:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8013696:	683a      	ldr	r2, [r7, #0]
 8013698:	429a      	cmp	r2, r3
 801369a:	d902      	bls.n	80136a2 <vTaskPriorityDisinheritAfterTimeout+0x46>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 801369c:	683b      	ldr	r3, [r7, #0]
 801369e:	61fb      	str	r3, [r7, #28]
 80136a0:	e002      	b.n	80136a8 <vTaskPriorityDisinheritAfterTimeout+0x4c>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80136a2:	69bb      	ldr	r3, [r7, #24]
 80136a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80136a6:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80136a8:	69bb      	ldr	r3, [r7, #24]
 80136aa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136ac:	69fa      	ldr	r2, [r7, #28]
 80136ae:	429a      	cmp	r2, r3
 80136b0:	d04b      	beq.n	801374a <vTaskPriorityDisinheritAfterTimeout+0xee>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80136b2:	69bb      	ldr	r3, [r7, #24]
 80136b4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80136b6:	697a      	ldr	r2, [r7, #20]
 80136b8:	429a      	cmp	r2, r3
 80136ba:	d146      	bne.n	801374a <vTaskPriorityDisinheritAfterTimeout+0xee>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80136bc:	4b25      	ldr	r3, [pc, #148]	; (8013754 <vTaskPriorityDisinheritAfterTimeout+0xf8>)
 80136be:	681b      	ldr	r3, [r3, #0]
 80136c0:	69ba      	ldr	r2, [r7, #24]
 80136c2:	429a      	cmp	r2, r3
 80136c4:	d10a      	bne.n	80136dc <vTaskPriorityDisinheritAfterTimeout+0x80>
	__asm volatile
 80136c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80136ca:	f383 8811 	msr	BASEPRI, r3
 80136ce:	f3bf 8f6f 	isb	sy
 80136d2:	f3bf 8f4f 	dsb	sy
 80136d6:	60bb      	str	r3, [r7, #8]
}
 80136d8:	bf00      	nop
 80136da:	e7fe      	b.n	80136da <vTaskPriorityDisinheritAfterTimeout+0x7e>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80136dc:	69bb      	ldr	r3, [r7, #24]
 80136de:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80136e0:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80136e2:	69bb      	ldr	r3, [r7, #24]
 80136e4:	69fa      	ldr	r2, [r7, #28]
 80136e6:	62da      	str	r2, [r3, #44]	; 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80136e8:	69bb      	ldr	r3, [r7, #24]
 80136ea:	699b      	ldr	r3, [r3, #24]
 80136ec:	2b00      	cmp	r3, #0
 80136ee:	db04      	blt.n	80136fa <vTaskPriorityDisinheritAfterTimeout+0x9e>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80136f0:	69fb      	ldr	r3, [r7, #28]
 80136f2:	f1c3 0238 	rsb	r2, r3, #56	; 0x38
 80136f6:	69bb      	ldr	r3, [r7, #24]
 80136f8:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 80136fa:	69bb      	ldr	r3, [r7, #24]
 80136fc:	6959      	ldr	r1, [r3, #20]
 80136fe:	693a      	ldr	r2, [r7, #16]
 8013700:	4613      	mov	r3, r2
 8013702:	009b      	lsls	r3, r3, #2
 8013704:	4413      	add	r3, r2
 8013706:	009b      	lsls	r3, r3, #2
 8013708:	4a13      	ldr	r2, [pc, #76]	; (8013758 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801370a:	4413      	add	r3, r2
 801370c:	4299      	cmp	r1, r3
 801370e:	d11c      	bne.n	801374a <vTaskPriorityDisinheritAfterTimeout+0xee>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013710:	69bb      	ldr	r3, [r7, #24]
 8013712:	3304      	adds	r3, #4
 8013714:	4618      	mov	r0, r3
 8013716:	f7fd feb5 	bl	8011484 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 801371a:	69bb      	ldr	r3, [r7, #24]
 801371c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801371e:	4b0f      	ldr	r3, [pc, #60]	; (801375c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8013720:	681b      	ldr	r3, [r3, #0]
 8013722:	429a      	cmp	r2, r3
 8013724:	d903      	bls.n	801372e <vTaskPriorityDisinheritAfterTimeout+0xd2>
 8013726:	69bb      	ldr	r3, [r7, #24]
 8013728:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801372a:	4a0c      	ldr	r2, [pc, #48]	; (801375c <vTaskPriorityDisinheritAfterTimeout+0x100>)
 801372c:	6013      	str	r3, [r2, #0]
 801372e:	69bb      	ldr	r3, [r7, #24]
 8013730:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013732:	4613      	mov	r3, r2
 8013734:	009b      	lsls	r3, r3, #2
 8013736:	4413      	add	r3, r2
 8013738:	009b      	lsls	r3, r3, #2
 801373a:	4a07      	ldr	r2, [pc, #28]	; (8013758 <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 801373c:	441a      	add	r2, r3
 801373e:	69bb      	ldr	r3, [r7, #24]
 8013740:	3304      	adds	r3, #4
 8013742:	4619      	mov	r1, r3
 8013744:	4610      	mov	r0, r2
 8013746:	f7fd fe40 	bl	80113ca <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 801374a:	bf00      	nop
 801374c:	3720      	adds	r7, #32
 801374e:	46bd      	mov	sp, r7
 8013750:	bd80      	pop	{r7, pc}
 8013752:	bf00      	nop
 8013754:	20000e1c 	.word	0x20000e1c
 8013758:	20000e20 	.word	0x20000e20
 801375c:	200012f8 	.word	0x200012f8

08013760 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8013760:	b480      	push	{r7}
 8013762:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 8013764:	4b07      	ldr	r3, [pc, #28]	; (8013784 <pvTaskIncrementMutexHeldCount+0x24>)
 8013766:	681b      	ldr	r3, [r3, #0]
 8013768:	2b00      	cmp	r3, #0
 801376a:	d004      	beq.n	8013776 <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 801376c:	4b05      	ldr	r3, [pc, #20]	; (8013784 <pvTaskIncrementMutexHeldCount+0x24>)
 801376e:	681b      	ldr	r3, [r3, #0]
 8013770:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8013772:	3201      	adds	r2, #1
 8013774:	651a      	str	r2, [r3, #80]	; 0x50
		}

		return pxCurrentTCB;
 8013776:	4b03      	ldr	r3, [pc, #12]	; (8013784 <pvTaskIncrementMutexHeldCount+0x24>)
 8013778:	681b      	ldr	r3, [r3, #0]
	}
 801377a:	4618      	mov	r0, r3
 801377c:	46bd      	mov	sp, r7
 801377e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013782:	4770      	bx	lr
 8013784:	20000e1c 	.word	0x20000e1c

08013788 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8013788:	b580      	push	{r7, lr}
 801378a:	b084      	sub	sp, #16
 801378c:	af00      	add	r7, sp, #0
 801378e:	6078      	str	r0, [r7, #4]
 8013790:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8013792:	4b21      	ldr	r3, [pc, #132]	; (8013818 <prvAddCurrentTaskToDelayedList+0x90>)
 8013794:	681b      	ldr	r3, [r3, #0]
 8013796:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8013798:	4b20      	ldr	r3, [pc, #128]	; (801381c <prvAddCurrentTaskToDelayedList+0x94>)
 801379a:	681b      	ldr	r3, [r3, #0]
 801379c:	3304      	adds	r3, #4
 801379e:	4618      	mov	r0, r3
 80137a0:	f7fd fe70 	bl	8011484 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80137a4:	687b      	ldr	r3, [r7, #4]
 80137a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80137aa:	d10a      	bne.n	80137c2 <prvAddCurrentTaskToDelayedList+0x3a>
 80137ac:	683b      	ldr	r3, [r7, #0]
 80137ae:	2b00      	cmp	r3, #0
 80137b0:	d007      	beq.n	80137c2 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137b2:	4b1a      	ldr	r3, [pc, #104]	; (801381c <prvAddCurrentTaskToDelayedList+0x94>)
 80137b4:	681b      	ldr	r3, [r3, #0]
 80137b6:	3304      	adds	r3, #4
 80137b8:	4619      	mov	r1, r3
 80137ba:	4819      	ldr	r0, [pc, #100]	; (8013820 <prvAddCurrentTaskToDelayedList+0x98>)
 80137bc:	f7fd fe05 	bl	80113ca <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80137c0:	e026      	b.n	8013810 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80137c2:	68fa      	ldr	r2, [r7, #12]
 80137c4:	687b      	ldr	r3, [r7, #4]
 80137c6:	4413      	add	r3, r2
 80137c8:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80137ca:	4b14      	ldr	r3, [pc, #80]	; (801381c <prvAddCurrentTaskToDelayedList+0x94>)
 80137cc:	681b      	ldr	r3, [r3, #0]
 80137ce:	68ba      	ldr	r2, [r7, #8]
 80137d0:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80137d2:	68ba      	ldr	r2, [r7, #8]
 80137d4:	68fb      	ldr	r3, [r7, #12]
 80137d6:	429a      	cmp	r2, r3
 80137d8:	d209      	bcs.n	80137ee <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137da:	4b12      	ldr	r3, [pc, #72]	; (8013824 <prvAddCurrentTaskToDelayedList+0x9c>)
 80137dc:	681a      	ldr	r2, [r3, #0]
 80137de:	4b0f      	ldr	r3, [pc, #60]	; (801381c <prvAddCurrentTaskToDelayedList+0x94>)
 80137e0:	681b      	ldr	r3, [r3, #0]
 80137e2:	3304      	adds	r3, #4
 80137e4:	4619      	mov	r1, r3
 80137e6:	4610      	mov	r0, r2
 80137e8:	f7fd fe13 	bl	8011412 <vListInsert>
}
 80137ec:	e010      	b.n	8013810 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80137ee:	4b0e      	ldr	r3, [pc, #56]	; (8013828 <prvAddCurrentTaskToDelayedList+0xa0>)
 80137f0:	681a      	ldr	r2, [r3, #0]
 80137f2:	4b0a      	ldr	r3, [pc, #40]	; (801381c <prvAddCurrentTaskToDelayedList+0x94>)
 80137f4:	681b      	ldr	r3, [r3, #0]
 80137f6:	3304      	adds	r3, #4
 80137f8:	4619      	mov	r1, r3
 80137fa:	4610      	mov	r0, r2
 80137fc:	f7fd fe09 	bl	8011412 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8013800:	4b0a      	ldr	r3, [pc, #40]	; (801382c <prvAddCurrentTaskToDelayedList+0xa4>)
 8013802:	681b      	ldr	r3, [r3, #0]
 8013804:	68ba      	ldr	r2, [r7, #8]
 8013806:	429a      	cmp	r2, r3
 8013808:	d202      	bcs.n	8013810 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 801380a:	4a08      	ldr	r2, [pc, #32]	; (801382c <prvAddCurrentTaskToDelayedList+0xa4>)
 801380c:	68bb      	ldr	r3, [r7, #8]
 801380e:	6013      	str	r3, [r2, #0]
}
 8013810:	bf00      	nop
 8013812:	3710      	adds	r7, #16
 8013814:	46bd      	mov	sp, r7
 8013816:	bd80      	pop	{r7, pc}
 8013818:	200012f4 	.word	0x200012f4
 801381c:	20000e1c 	.word	0x20000e1c
 8013820:	200012dc 	.word	0x200012dc
 8013824:	200012ac 	.word	0x200012ac
 8013828:	200012a8 	.word	0x200012a8
 801382c:	20001310 	.word	0x20001310

08013830 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8013830:	b580      	push	{r7, lr}
 8013832:	b08a      	sub	sp, #40	; 0x28
 8013834:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8013836:	2300      	movs	r3, #0
 8013838:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 801383a:	f000 fb07 	bl	8013e4c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801383e:	4b1c      	ldr	r3, [pc, #112]	; (80138b0 <xTimerCreateTimerTask+0x80>)
 8013840:	681b      	ldr	r3, [r3, #0]
 8013842:	2b00      	cmp	r3, #0
 8013844:	d021      	beq.n	801388a <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8013846:	2300      	movs	r3, #0
 8013848:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 801384a:	2300      	movs	r3, #0
 801384c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801384e:	1d3a      	adds	r2, r7, #4
 8013850:	f107 0108 	add.w	r1, r7, #8
 8013854:	f107 030c 	add.w	r3, r7, #12
 8013858:	4618      	mov	r0, r3
 801385a:	f7fd fd6f 	bl	801133c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801385e:	6879      	ldr	r1, [r7, #4]
 8013860:	68bb      	ldr	r3, [r7, #8]
 8013862:	68fa      	ldr	r2, [r7, #12]
 8013864:	9202      	str	r2, [sp, #8]
 8013866:	9301      	str	r3, [sp, #4]
 8013868:	2302      	movs	r3, #2
 801386a:	9300      	str	r3, [sp, #0]
 801386c:	2300      	movs	r3, #0
 801386e:	460a      	mov	r2, r1
 8013870:	4910      	ldr	r1, [pc, #64]	; (80138b4 <xTimerCreateTimerTask+0x84>)
 8013872:	4811      	ldr	r0, [pc, #68]	; (80138b8 <xTimerCreateTimerTask+0x88>)
 8013874:	f7fe fe3e 	bl	80124f4 <xTaskCreateStatic>
 8013878:	4603      	mov	r3, r0
 801387a:	4a10      	ldr	r2, [pc, #64]	; (80138bc <xTimerCreateTimerTask+0x8c>)
 801387c:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 801387e:	4b0f      	ldr	r3, [pc, #60]	; (80138bc <xTimerCreateTimerTask+0x8c>)
 8013880:	681b      	ldr	r3, [r3, #0]
 8013882:	2b00      	cmp	r3, #0
 8013884:	d001      	beq.n	801388a <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8013886:	2301      	movs	r3, #1
 8013888:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 801388a:	697b      	ldr	r3, [r7, #20]
 801388c:	2b00      	cmp	r3, #0
 801388e:	d10a      	bne.n	80138a6 <xTimerCreateTimerTask+0x76>
	__asm volatile
 8013890:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013894:	f383 8811 	msr	BASEPRI, r3
 8013898:	f3bf 8f6f 	isb	sy
 801389c:	f3bf 8f4f 	dsb	sy
 80138a0:	613b      	str	r3, [r7, #16]
}
 80138a2:	bf00      	nop
 80138a4:	e7fe      	b.n	80138a4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80138a6:	697b      	ldr	r3, [r7, #20]
}
 80138a8:	4618      	mov	r0, r3
 80138aa:	3718      	adds	r7, #24
 80138ac:	46bd      	mov	sp, r7
 80138ae:	bd80      	pop	{r7, pc}
 80138b0:	2000134c 	.word	0x2000134c
 80138b4:	0801c7a4 	.word	0x0801c7a4
 80138b8:	080139f5 	.word	0x080139f5
 80138bc:	20001350 	.word	0x20001350

080138c0 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80138c0:	b580      	push	{r7, lr}
 80138c2:	b08a      	sub	sp, #40	; 0x28
 80138c4:	af00      	add	r7, sp, #0
 80138c6:	60f8      	str	r0, [r7, #12]
 80138c8:	60b9      	str	r1, [r7, #8]
 80138ca:	607a      	str	r2, [r7, #4]
 80138cc:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80138ce:	2300      	movs	r3, #0
 80138d0:	627b      	str	r3, [r7, #36]	; 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80138d2:	68fb      	ldr	r3, [r7, #12]
 80138d4:	2b00      	cmp	r3, #0
 80138d6:	d10a      	bne.n	80138ee <xTimerGenericCommand+0x2e>
	__asm volatile
 80138d8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80138dc:	f383 8811 	msr	BASEPRI, r3
 80138e0:	f3bf 8f6f 	isb	sy
 80138e4:	f3bf 8f4f 	dsb	sy
 80138e8:	623b      	str	r3, [r7, #32]
}
 80138ea:	bf00      	nop
 80138ec:	e7fe      	b.n	80138ec <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80138ee:	4b1a      	ldr	r3, [pc, #104]	; (8013958 <xTimerGenericCommand+0x98>)
 80138f0:	681b      	ldr	r3, [r3, #0]
 80138f2:	2b00      	cmp	r3, #0
 80138f4:	d02a      	beq.n	801394c <xTimerGenericCommand+0x8c>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 80138f6:	68bb      	ldr	r3, [r7, #8]
 80138f8:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 80138fa:	687b      	ldr	r3, [r7, #4]
 80138fc:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 80138fe:	68fb      	ldr	r3, [r7, #12]
 8013900:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8013902:	68bb      	ldr	r3, [r7, #8]
 8013904:	2b05      	cmp	r3, #5
 8013906:	dc18      	bgt.n	801393a <xTimerGenericCommand+0x7a>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8013908:	f7ff fdb4 	bl	8013474 <xTaskGetSchedulerState>
 801390c:	4603      	mov	r3, r0
 801390e:	2b02      	cmp	r3, #2
 8013910:	d109      	bne.n	8013926 <xTimerGenericCommand+0x66>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8013912:	4b11      	ldr	r3, [pc, #68]	; (8013958 <xTimerGenericCommand+0x98>)
 8013914:	6818      	ldr	r0, [r3, #0]
 8013916:	f107 0110 	add.w	r1, r7, #16
 801391a:	2300      	movs	r3, #0
 801391c:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 801391e:	f7fd ff83 	bl	8011828 <xQueueGenericSend>
 8013922:	6278      	str	r0, [r7, #36]	; 0x24
 8013924:	e012      	b.n	801394c <xTimerGenericCommand+0x8c>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8013926:	4b0c      	ldr	r3, [pc, #48]	; (8013958 <xTimerGenericCommand+0x98>)
 8013928:	6818      	ldr	r0, [r3, #0]
 801392a:	f107 0110 	add.w	r1, r7, #16
 801392e:	2300      	movs	r3, #0
 8013930:	2200      	movs	r2, #0
 8013932:	f7fd ff79 	bl	8011828 <xQueueGenericSend>
 8013936:	6278      	str	r0, [r7, #36]	; 0x24
 8013938:	e008      	b.n	801394c <xTimerGenericCommand+0x8c>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 801393a:	4b07      	ldr	r3, [pc, #28]	; (8013958 <xTimerGenericCommand+0x98>)
 801393c:	6818      	ldr	r0, [r3, #0]
 801393e:	f107 0110 	add.w	r1, r7, #16
 8013942:	2300      	movs	r3, #0
 8013944:	683a      	ldr	r2, [r7, #0]
 8013946:	f7fe f86d 	bl	8011a24 <xQueueGenericSendFromISR>
 801394a:	6278      	str	r0, [r7, #36]	; 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 801394c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 801394e:	4618      	mov	r0, r3
 8013950:	3728      	adds	r7, #40	; 0x28
 8013952:	46bd      	mov	sp, r7
 8013954:	bd80      	pop	{r7, pc}
 8013956:	bf00      	nop
 8013958:	2000134c 	.word	0x2000134c

0801395c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 801395c:	b580      	push	{r7, lr}
 801395e:	b088      	sub	sp, #32
 8013960:	af02      	add	r7, sp, #8
 8013962:	6078      	str	r0, [r7, #4]
 8013964:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013966:	4b22      	ldr	r3, [pc, #136]	; (80139f0 <prvProcessExpiredTimer+0x94>)
 8013968:	681b      	ldr	r3, [r3, #0]
 801396a:	68db      	ldr	r3, [r3, #12]
 801396c:	68db      	ldr	r3, [r3, #12]
 801396e:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013970:	697b      	ldr	r3, [r7, #20]
 8013972:	3304      	adds	r3, #4
 8013974:	4618      	mov	r0, r3
 8013976:	f7fd fd85 	bl	8011484 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 801397a:	697b      	ldr	r3, [r7, #20]
 801397c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013980:	f003 0304 	and.w	r3, r3, #4
 8013984:	2b00      	cmp	r3, #0
 8013986:	d022      	beq.n	80139ce <prvProcessExpiredTimer+0x72>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8013988:	697b      	ldr	r3, [r7, #20]
 801398a:	699a      	ldr	r2, [r3, #24]
 801398c:	687b      	ldr	r3, [r7, #4]
 801398e:	18d1      	adds	r1, r2, r3
 8013990:	687b      	ldr	r3, [r7, #4]
 8013992:	683a      	ldr	r2, [r7, #0]
 8013994:	6978      	ldr	r0, [r7, #20]
 8013996:	f000 f8d1 	bl	8013b3c <prvInsertTimerInActiveList>
 801399a:	4603      	mov	r3, r0
 801399c:	2b00      	cmp	r3, #0
 801399e:	d01f      	beq.n	80139e0 <prvProcessExpiredTimer+0x84>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80139a0:	2300      	movs	r3, #0
 80139a2:	9300      	str	r3, [sp, #0]
 80139a4:	2300      	movs	r3, #0
 80139a6:	687a      	ldr	r2, [r7, #4]
 80139a8:	2100      	movs	r1, #0
 80139aa:	6978      	ldr	r0, [r7, #20]
 80139ac:	f7ff ff88 	bl	80138c0 <xTimerGenericCommand>
 80139b0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80139b2:	693b      	ldr	r3, [r7, #16]
 80139b4:	2b00      	cmp	r3, #0
 80139b6:	d113      	bne.n	80139e0 <prvProcessExpiredTimer+0x84>
	__asm volatile
 80139b8:	f04f 0350 	mov.w	r3, #80	; 0x50
 80139bc:	f383 8811 	msr	BASEPRI, r3
 80139c0:	f3bf 8f6f 	isb	sy
 80139c4:	f3bf 8f4f 	dsb	sy
 80139c8:	60fb      	str	r3, [r7, #12]
}
 80139ca:	bf00      	nop
 80139cc:	e7fe      	b.n	80139cc <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80139ce:	697b      	ldr	r3, [r7, #20]
 80139d0:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80139d4:	f023 0301 	bic.w	r3, r3, #1
 80139d8:	b2da      	uxtb	r2, r3
 80139da:	697b      	ldr	r3, [r7, #20]
 80139dc:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80139e0:	697b      	ldr	r3, [r7, #20]
 80139e2:	6a1b      	ldr	r3, [r3, #32]
 80139e4:	6978      	ldr	r0, [r7, #20]
 80139e6:	4798      	blx	r3
}
 80139e8:	bf00      	nop
 80139ea:	3718      	adds	r7, #24
 80139ec:	46bd      	mov	sp, r7
 80139ee:	bd80      	pop	{r7, pc}
 80139f0:	20001344 	.word	0x20001344

080139f4 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 80139f4:	b580      	push	{r7, lr}
 80139f6:	b084      	sub	sp, #16
 80139f8:	af00      	add	r7, sp, #0
 80139fa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 80139fc:	f107 0308 	add.w	r3, r7, #8
 8013a00:	4618      	mov	r0, r3
 8013a02:	f000 f857 	bl	8013ab4 <prvGetNextExpireTime>
 8013a06:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8013a08:	68bb      	ldr	r3, [r7, #8]
 8013a0a:	4619      	mov	r1, r3
 8013a0c:	68f8      	ldr	r0, [r7, #12]
 8013a0e:	f000 f803 	bl	8013a18 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8013a12:	f000 f8d5 	bl	8013bc0 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8013a16:	e7f1      	b.n	80139fc <prvTimerTask+0x8>

08013a18 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8013a18:	b580      	push	{r7, lr}
 8013a1a:	b084      	sub	sp, #16
 8013a1c:	af00      	add	r7, sp, #0
 8013a1e:	6078      	str	r0, [r7, #4]
 8013a20:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8013a22:	f7ff f92b 	bl	8012c7c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013a26:	f107 0308 	add.w	r3, r7, #8
 8013a2a:	4618      	mov	r0, r3
 8013a2c:	f000 f866 	bl	8013afc <prvSampleTimeNow>
 8013a30:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8013a32:	68bb      	ldr	r3, [r7, #8]
 8013a34:	2b00      	cmp	r3, #0
 8013a36:	d130      	bne.n	8013a9a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8013a38:	683b      	ldr	r3, [r7, #0]
 8013a3a:	2b00      	cmp	r3, #0
 8013a3c:	d10a      	bne.n	8013a54 <prvProcessTimerOrBlockTask+0x3c>
 8013a3e:	687a      	ldr	r2, [r7, #4]
 8013a40:	68fb      	ldr	r3, [r7, #12]
 8013a42:	429a      	cmp	r2, r3
 8013a44:	d806      	bhi.n	8013a54 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8013a46:	f7ff f927 	bl	8012c98 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8013a4a:	68f9      	ldr	r1, [r7, #12]
 8013a4c:	6878      	ldr	r0, [r7, #4]
 8013a4e:	f7ff ff85 	bl	801395c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8013a52:	e024      	b.n	8013a9e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8013a54:	683b      	ldr	r3, [r7, #0]
 8013a56:	2b00      	cmp	r3, #0
 8013a58:	d008      	beq.n	8013a6c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8013a5a:	4b13      	ldr	r3, [pc, #76]	; (8013aa8 <prvProcessTimerOrBlockTask+0x90>)
 8013a5c:	681b      	ldr	r3, [r3, #0]
 8013a5e:	681b      	ldr	r3, [r3, #0]
 8013a60:	2b00      	cmp	r3, #0
 8013a62:	d101      	bne.n	8013a68 <prvProcessTimerOrBlockTask+0x50>
 8013a64:	2301      	movs	r3, #1
 8013a66:	e000      	b.n	8013a6a <prvProcessTimerOrBlockTask+0x52>
 8013a68:	2300      	movs	r3, #0
 8013a6a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8013a6c:	4b0f      	ldr	r3, [pc, #60]	; (8013aac <prvProcessTimerOrBlockTask+0x94>)
 8013a6e:	6818      	ldr	r0, [r3, #0]
 8013a70:	687a      	ldr	r2, [r7, #4]
 8013a72:	68fb      	ldr	r3, [r7, #12]
 8013a74:	1ad3      	subs	r3, r2, r3
 8013a76:	683a      	ldr	r2, [r7, #0]
 8013a78:	4619      	mov	r1, r3
 8013a7a:	f7fe fd07 	bl	801248c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8013a7e:	f7ff f90b 	bl	8012c98 <xTaskResumeAll>
 8013a82:	4603      	mov	r3, r0
 8013a84:	2b00      	cmp	r3, #0
 8013a86:	d10a      	bne.n	8013a9e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8013a88:	4b09      	ldr	r3, [pc, #36]	; (8013ab0 <prvProcessTimerOrBlockTask+0x98>)
 8013a8a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8013a8e:	601a      	str	r2, [r3, #0]
 8013a90:	f3bf 8f4f 	dsb	sy
 8013a94:	f3bf 8f6f 	isb	sy
}
 8013a98:	e001      	b.n	8013a9e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8013a9a:	f7ff f8fd 	bl	8012c98 <xTaskResumeAll>
}
 8013a9e:	bf00      	nop
 8013aa0:	3710      	adds	r7, #16
 8013aa2:	46bd      	mov	sp, r7
 8013aa4:	bd80      	pop	{r7, pc}
 8013aa6:	bf00      	nop
 8013aa8:	20001348 	.word	0x20001348
 8013aac:	2000134c 	.word	0x2000134c
 8013ab0:	e000ed04 	.word	0xe000ed04

08013ab4 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8013ab4:	b480      	push	{r7}
 8013ab6:	b085      	sub	sp, #20
 8013ab8:	af00      	add	r7, sp, #0
 8013aba:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8013abc:	4b0e      	ldr	r3, [pc, #56]	; (8013af8 <prvGetNextExpireTime+0x44>)
 8013abe:	681b      	ldr	r3, [r3, #0]
 8013ac0:	681b      	ldr	r3, [r3, #0]
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d101      	bne.n	8013aca <prvGetNextExpireTime+0x16>
 8013ac6:	2201      	movs	r2, #1
 8013ac8:	e000      	b.n	8013acc <prvGetNextExpireTime+0x18>
 8013aca:	2200      	movs	r2, #0
 8013acc:	687b      	ldr	r3, [r7, #4]
 8013ace:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8013ad0:	687b      	ldr	r3, [r7, #4]
 8013ad2:	681b      	ldr	r3, [r3, #0]
 8013ad4:	2b00      	cmp	r3, #0
 8013ad6:	d105      	bne.n	8013ae4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013ad8:	4b07      	ldr	r3, [pc, #28]	; (8013af8 <prvGetNextExpireTime+0x44>)
 8013ada:	681b      	ldr	r3, [r3, #0]
 8013adc:	68db      	ldr	r3, [r3, #12]
 8013ade:	681b      	ldr	r3, [r3, #0]
 8013ae0:	60fb      	str	r3, [r7, #12]
 8013ae2:	e001      	b.n	8013ae8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8013ae4:	2300      	movs	r3, #0
 8013ae6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8013ae8:	68fb      	ldr	r3, [r7, #12]
}
 8013aea:	4618      	mov	r0, r3
 8013aec:	3714      	adds	r7, #20
 8013aee:	46bd      	mov	sp, r7
 8013af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013af4:	4770      	bx	lr
 8013af6:	bf00      	nop
 8013af8:	20001344 	.word	0x20001344

08013afc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8013afc:	b580      	push	{r7, lr}
 8013afe:	b084      	sub	sp, #16
 8013b00:	af00      	add	r7, sp, #0
 8013b02:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8013b04:	f7ff f966 	bl	8012dd4 <xTaskGetTickCount>
 8013b08:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8013b0a:	4b0b      	ldr	r3, [pc, #44]	; (8013b38 <prvSampleTimeNow+0x3c>)
 8013b0c:	681b      	ldr	r3, [r3, #0]
 8013b0e:	68fa      	ldr	r2, [r7, #12]
 8013b10:	429a      	cmp	r2, r3
 8013b12:	d205      	bcs.n	8013b20 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8013b14:	f000 f936 	bl	8013d84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8013b18:	687b      	ldr	r3, [r7, #4]
 8013b1a:	2201      	movs	r2, #1
 8013b1c:	601a      	str	r2, [r3, #0]
 8013b1e:	e002      	b.n	8013b26 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8013b20:	687b      	ldr	r3, [r7, #4]
 8013b22:	2200      	movs	r2, #0
 8013b24:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8013b26:	4a04      	ldr	r2, [pc, #16]	; (8013b38 <prvSampleTimeNow+0x3c>)
 8013b28:	68fb      	ldr	r3, [r7, #12]
 8013b2a:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8013b2c:	68fb      	ldr	r3, [r7, #12]
}
 8013b2e:	4618      	mov	r0, r3
 8013b30:	3710      	adds	r7, #16
 8013b32:	46bd      	mov	sp, r7
 8013b34:	bd80      	pop	{r7, pc}
 8013b36:	bf00      	nop
 8013b38:	20001354 	.word	0x20001354

08013b3c <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8013b3c:	b580      	push	{r7, lr}
 8013b3e:	b086      	sub	sp, #24
 8013b40:	af00      	add	r7, sp, #0
 8013b42:	60f8      	str	r0, [r7, #12]
 8013b44:	60b9      	str	r1, [r7, #8]
 8013b46:	607a      	str	r2, [r7, #4]
 8013b48:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8013b4a:	2300      	movs	r3, #0
 8013b4c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8013b4e:	68fb      	ldr	r3, [r7, #12]
 8013b50:	68ba      	ldr	r2, [r7, #8]
 8013b52:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013b54:	68fb      	ldr	r3, [r7, #12]
 8013b56:	68fa      	ldr	r2, [r7, #12]
 8013b58:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8013b5a:	68ba      	ldr	r2, [r7, #8]
 8013b5c:	687b      	ldr	r3, [r7, #4]
 8013b5e:	429a      	cmp	r2, r3
 8013b60:	d812      	bhi.n	8013b88 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8013b62:	687a      	ldr	r2, [r7, #4]
 8013b64:	683b      	ldr	r3, [r7, #0]
 8013b66:	1ad2      	subs	r2, r2, r3
 8013b68:	68fb      	ldr	r3, [r7, #12]
 8013b6a:	699b      	ldr	r3, [r3, #24]
 8013b6c:	429a      	cmp	r2, r3
 8013b6e:	d302      	bcc.n	8013b76 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8013b70:	2301      	movs	r3, #1
 8013b72:	617b      	str	r3, [r7, #20]
 8013b74:	e01b      	b.n	8013bae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8013b76:	4b10      	ldr	r3, [pc, #64]	; (8013bb8 <prvInsertTimerInActiveList+0x7c>)
 8013b78:	681a      	ldr	r2, [r3, #0]
 8013b7a:	68fb      	ldr	r3, [r7, #12]
 8013b7c:	3304      	adds	r3, #4
 8013b7e:	4619      	mov	r1, r3
 8013b80:	4610      	mov	r0, r2
 8013b82:	f7fd fc46 	bl	8011412 <vListInsert>
 8013b86:	e012      	b.n	8013bae <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8013b88:	687a      	ldr	r2, [r7, #4]
 8013b8a:	683b      	ldr	r3, [r7, #0]
 8013b8c:	429a      	cmp	r2, r3
 8013b8e:	d206      	bcs.n	8013b9e <prvInsertTimerInActiveList+0x62>
 8013b90:	68ba      	ldr	r2, [r7, #8]
 8013b92:	683b      	ldr	r3, [r7, #0]
 8013b94:	429a      	cmp	r2, r3
 8013b96:	d302      	bcc.n	8013b9e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8013b98:	2301      	movs	r3, #1
 8013b9a:	617b      	str	r3, [r7, #20]
 8013b9c:	e007      	b.n	8013bae <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013b9e:	4b07      	ldr	r3, [pc, #28]	; (8013bbc <prvInsertTimerInActiveList+0x80>)
 8013ba0:	681a      	ldr	r2, [r3, #0]
 8013ba2:	68fb      	ldr	r3, [r7, #12]
 8013ba4:	3304      	adds	r3, #4
 8013ba6:	4619      	mov	r1, r3
 8013ba8:	4610      	mov	r0, r2
 8013baa:	f7fd fc32 	bl	8011412 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8013bae:	697b      	ldr	r3, [r7, #20]
}
 8013bb0:	4618      	mov	r0, r3
 8013bb2:	3718      	adds	r7, #24
 8013bb4:	46bd      	mov	sp, r7
 8013bb6:	bd80      	pop	{r7, pc}
 8013bb8:	20001348 	.word	0x20001348
 8013bbc:	20001344 	.word	0x20001344

08013bc0 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8013bc0:	b580      	push	{r7, lr}
 8013bc2:	b08e      	sub	sp, #56	; 0x38
 8013bc4:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013bc6:	e0ca      	b.n	8013d5e <prvProcessReceivedCommands+0x19e>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8013bc8:	687b      	ldr	r3, [r7, #4]
 8013bca:	2b00      	cmp	r3, #0
 8013bcc:	da18      	bge.n	8013c00 <prvProcessReceivedCommands+0x40>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8013bce:	1d3b      	adds	r3, r7, #4
 8013bd0:	3304      	adds	r3, #4
 8013bd2:	62fb      	str	r3, [r7, #44]	; 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8013bd4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bd6:	2b00      	cmp	r3, #0
 8013bd8:	d10a      	bne.n	8013bf0 <prvProcessReceivedCommands+0x30>
	__asm volatile
 8013bda:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013bde:	f383 8811 	msr	BASEPRI, r3
 8013be2:	f3bf 8f6f 	isb	sy
 8013be6:	f3bf 8f4f 	dsb	sy
 8013bea:	61fb      	str	r3, [r7, #28]
}
 8013bec:	bf00      	nop
 8013bee:	e7fe      	b.n	8013bee <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8013bf0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8013bf2:	681b      	ldr	r3, [r3, #0]
 8013bf4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013bf6:	6850      	ldr	r0, [r2, #4]
 8013bf8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8013bfa:	6892      	ldr	r2, [r2, #8]
 8013bfc:	4611      	mov	r1, r2
 8013bfe:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8013c00:	687b      	ldr	r3, [r7, #4]
 8013c02:	2b00      	cmp	r3, #0
 8013c04:	f2c0 80aa 	blt.w	8013d5c <prvProcessReceivedCommands+0x19c>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8013c08:	68fb      	ldr	r3, [r7, #12]
 8013c0a:	62bb      	str	r3, [r7, #40]	; 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8013c0c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c0e:	695b      	ldr	r3, [r3, #20]
 8013c10:	2b00      	cmp	r3, #0
 8013c12:	d004      	beq.n	8013c1e <prvProcessReceivedCommands+0x5e>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013c14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c16:	3304      	adds	r3, #4
 8013c18:	4618      	mov	r0, r3
 8013c1a:	f7fd fc33 	bl	8011484 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8013c1e:	463b      	mov	r3, r7
 8013c20:	4618      	mov	r0, r3
 8013c22:	f7ff ff6b 	bl	8013afc <prvSampleTimeNow>
 8013c26:	6278      	str	r0, [r7, #36]	; 0x24

			switch( xMessage.xMessageID )
 8013c28:	687b      	ldr	r3, [r7, #4]
 8013c2a:	2b09      	cmp	r3, #9
 8013c2c:	f200 8097 	bhi.w	8013d5e <prvProcessReceivedCommands+0x19e>
 8013c30:	a201      	add	r2, pc, #4	; (adr r2, 8013c38 <prvProcessReceivedCommands+0x78>)
 8013c32:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013c36:	bf00      	nop
 8013c38:	08013c61 	.word	0x08013c61
 8013c3c:	08013c61 	.word	0x08013c61
 8013c40:	08013c61 	.word	0x08013c61
 8013c44:	08013cd5 	.word	0x08013cd5
 8013c48:	08013ce9 	.word	0x08013ce9
 8013c4c:	08013d33 	.word	0x08013d33
 8013c50:	08013c61 	.word	0x08013c61
 8013c54:	08013c61 	.word	0x08013c61
 8013c58:	08013cd5 	.word	0x08013cd5
 8013c5c:	08013ce9 	.word	0x08013ce9
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013c60:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c62:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013c66:	f043 0301 	orr.w	r3, r3, #1
 8013c6a:	b2da      	uxtb	r2, r3
 8013c6c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c6e:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8013c72:	68ba      	ldr	r2, [r7, #8]
 8013c74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c76:	699b      	ldr	r3, [r3, #24]
 8013c78:	18d1      	adds	r1, r2, r3
 8013c7a:	68bb      	ldr	r3, [r7, #8]
 8013c7c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013c7e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c80:	f7ff ff5c 	bl	8013b3c <prvInsertTimerInActiveList>
 8013c84:	4603      	mov	r3, r0
 8013c86:	2b00      	cmp	r3, #0
 8013c88:	d069      	beq.n	8013d5e <prvProcessReceivedCommands+0x19e>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013c8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c8c:	6a1b      	ldr	r3, [r3, #32]
 8013c8e:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013c90:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013c92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013c94:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013c98:	f003 0304 	and.w	r3, r3, #4
 8013c9c:	2b00      	cmp	r3, #0
 8013c9e:	d05e      	beq.n	8013d5e <prvProcessReceivedCommands+0x19e>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8013ca0:	68ba      	ldr	r2, [r7, #8]
 8013ca2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ca4:	699b      	ldr	r3, [r3, #24]
 8013ca6:	441a      	add	r2, r3
 8013ca8:	2300      	movs	r3, #0
 8013caa:	9300      	str	r3, [sp, #0]
 8013cac:	2300      	movs	r3, #0
 8013cae:	2100      	movs	r1, #0
 8013cb0:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013cb2:	f7ff fe05 	bl	80138c0 <xTimerGenericCommand>
 8013cb6:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8013cb8:	6a3b      	ldr	r3, [r7, #32]
 8013cba:	2b00      	cmp	r3, #0
 8013cbc:	d14f      	bne.n	8013d5e <prvProcessReceivedCommands+0x19e>
	__asm volatile
 8013cbe:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013cc2:	f383 8811 	msr	BASEPRI, r3
 8013cc6:	f3bf 8f6f 	isb	sy
 8013cca:	f3bf 8f4f 	dsb	sy
 8013cce:	61bb      	str	r3, [r7, #24]
}
 8013cd0:	bf00      	nop
 8013cd2:	e7fe      	b.n	8013cd2 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013cd4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cd6:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013cda:	f023 0301 	bic.w	r3, r3, #1
 8013cde:	b2da      	uxtb	r2, r3
 8013ce0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013ce2:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					break;
 8013ce6:	e03a      	b.n	8013d5e <prvProcessReceivedCommands+0x19e>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8013ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cea:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013cee:	f043 0301 	orr.w	r3, r3, #1
 8013cf2:	b2da      	uxtb	r2, r3
 8013cf4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cf6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8013cfa:	68ba      	ldr	r2, [r7, #8]
 8013cfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013cfe:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8013d00:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d02:	699b      	ldr	r3, [r3, #24]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d10a      	bne.n	8013d1e <prvProcessReceivedCommands+0x15e>
	__asm volatile
 8013d08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013d0c:	f383 8811 	msr	BASEPRI, r3
 8013d10:	f3bf 8f6f 	isb	sy
 8013d14:	f3bf 8f4f 	dsb	sy
 8013d18:	617b      	str	r3, [r7, #20]
}
 8013d1a:	bf00      	nop
 8013d1c:	e7fe      	b.n	8013d1c <prvProcessReceivedCommands+0x15c>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8013d1e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d20:	699a      	ldr	r2, [r3, #24]
 8013d22:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d24:	18d1      	adds	r1, r2, r3
 8013d26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8013d28:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8013d2a:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d2c:	f7ff ff06 	bl	8013b3c <prvInsertTimerInActiveList>
					break;
 8013d30:	e015      	b.n	8013d5e <prvProcessReceivedCommands+0x19e>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8013d32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d34:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d38:	f003 0302 	and.w	r3, r3, #2
 8013d3c:	2b00      	cmp	r3, #0
 8013d3e:	d103      	bne.n	8013d48 <prvProcessReceivedCommands+0x188>
						{
							vPortFree( pxTimer );
 8013d40:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8013d42:	f000 fbdd 	bl	8014500 <vPortFree>
 8013d46:	e00a      	b.n	8013d5e <prvProcessReceivedCommands+0x19e>
						}
						else
						{
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8013d48:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d4a:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013d4e:	f023 0301 	bic.w	r3, r3, #1
 8013d52:	b2da      	uxtb	r2, r3
 8013d54:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8013d56:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8013d5a:	e000      	b.n	8013d5e <prvProcessReceivedCommands+0x19e>

				default	:
					/* Don't expect to get here. */
					break;
			}
		}
 8013d5c:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8013d5e:	4b08      	ldr	r3, [pc, #32]	; (8013d80 <prvProcessReceivedCommands+0x1c0>)
 8013d60:	681b      	ldr	r3, [r3, #0]
 8013d62:	1d39      	adds	r1, r7, #4
 8013d64:	2200      	movs	r2, #0
 8013d66:	4618      	mov	r0, r3
 8013d68:	f7fd ff84 	bl	8011c74 <xQueueReceive>
 8013d6c:	4603      	mov	r3, r0
 8013d6e:	2b00      	cmp	r3, #0
 8013d70:	f47f af2a 	bne.w	8013bc8 <prvProcessReceivedCommands+0x8>
	}
}
 8013d74:	bf00      	nop
 8013d76:	bf00      	nop
 8013d78:	3730      	adds	r7, #48	; 0x30
 8013d7a:	46bd      	mov	sp, r7
 8013d7c:	bd80      	pop	{r7, pc}
 8013d7e:	bf00      	nop
 8013d80:	2000134c 	.word	0x2000134c

08013d84 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8013d84:	b580      	push	{r7, lr}
 8013d86:	b088      	sub	sp, #32
 8013d88:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013d8a:	e048      	b.n	8013e1e <prvSwitchTimerLists+0x9a>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8013d8c:	4b2d      	ldr	r3, [pc, #180]	; (8013e44 <prvSwitchTimerLists+0xc0>)
 8013d8e:	681b      	ldr	r3, [r3, #0]
 8013d90:	68db      	ldr	r3, [r3, #12]
 8013d92:	681b      	ldr	r3, [r3, #0]
 8013d94:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8013d96:	4b2b      	ldr	r3, [pc, #172]	; (8013e44 <prvSwitchTimerLists+0xc0>)
 8013d98:	681b      	ldr	r3, [r3, #0]
 8013d9a:	68db      	ldr	r3, [r3, #12]
 8013d9c:	68db      	ldr	r3, [r3, #12]
 8013d9e:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8013da0:	68fb      	ldr	r3, [r7, #12]
 8013da2:	3304      	adds	r3, #4
 8013da4:	4618      	mov	r0, r3
 8013da6:	f7fd fb6d 	bl	8011484 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8013daa:	68fb      	ldr	r3, [r7, #12]
 8013dac:	6a1b      	ldr	r3, [r3, #32]
 8013dae:	68f8      	ldr	r0, [r7, #12]
 8013db0:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8013db2:	68fb      	ldr	r3, [r7, #12]
 8013db4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013db8:	f003 0304 	and.w	r3, r3, #4
 8013dbc:	2b00      	cmp	r3, #0
 8013dbe:	d02e      	beq.n	8013e1e <prvSwitchTimerLists+0x9a>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8013dc0:	68fb      	ldr	r3, [r7, #12]
 8013dc2:	699b      	ldr	r3, [r3, #24]
 8013dc4:	693a      	ldr	r2, [r7, #16]
 8013dc6:	4413      	add	r3, r2
 8013dc8:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8013dca:	68ba      	ldr	r2, [r7, #8]
 8013dcc:	693b      	ldr	r3, [r7, #16]
 8013dce:	429a      	cmp	r2, r3
 8013dd0:	d90e      	bls.n	8013df0 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8013dd2:	68fb      	ldr	r3, [r7, #12]
 8013dd4:	68ba      	ldr	r2, [r7, #8]
 8013dd6:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8013dd8:	68fb      	ldr	r3, [r7, #12]
 8013dda:	68fa      	ldr	r2, [r7, #12]
 8013ddc:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8013dde:	4b19      	ldr	r3, [pc, #100]	; (8013e44 <prvSwitchTimerLists+0xc0>)
 8013de0:	681a      	ldr	r2, [r3, #0]
 8013de2:	68fb      	ldr	r3, [r7, #12]
 8013de4:	3304      	adds	r3, #4
 8013de6:	4619      	mov	r1, r3
 8013de8:	4610      	mov	r0, r2
 8013dea:	f7fd fb12 	bl	8011412 <vListInsert>
 8013dee:	e016      	b.n	8013e1e <prvSwitchTimerLists+0x9a>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8013df0:	2300      	movs	r3, #0
 8013df2:	9300      	str	r3, [sp, #0]
 8013df4:	2300      	movs	r3, #0
 8013df6:	693a      	ldr	r2, [r7, #16]
 8013df8:	2100      	movs	r1, #0
 8013dfa:	68f8      	ldr	r0, [r7, #12]
 8013dfc:	f7ff fd60 	bl	80138c0 <xTimerGenericCommand>
 8013e00:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8013e02:	687b      	ldr	r3, [r7, #4]
 8013e04:	2b00      	cmp	r3, #0
 8013e06:	d10a      	bne.n	8013e1e <prvSwitchTimerLists+0x9a>
	__asm volatile
 8013e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013e0c:	f383 8811 	msr	BASEPRI, r3
 8013e10:	f3bf 8f6f 	isb	sy
 8013e14:	f3bf 8f4f 	dsb	sy
 8013e18:	603b      	str	r3, [r7, #0]
}
 8013e1a:	bf00      	nop
 8013e1c:	e7fe      	b.n	8013e1c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8013e1e:	4b09      	ldr	r3, [pc, #36]	; (8013e44 <prvSwitchTimerLists+0xc0>)
 8013e20:	681b      	ldr	r3, [r3, #0]
 8013e22:	681b      	ldr	r3, [r3, #0]
 8013e24:	2b00      	cmp	r3, #0
 8013e26:	d1b1      	bne.n	8013d8c <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8013e28:	4b06      	ldr	r3, [pc, #24]	; (8013e44 <prvSwitchTimerLists+0xc0>)
 8013e2a:	681b      	ldr	r3, [r3, #0]
 8013e2c:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8013e2e:	4b06      	ldr	r3, [pc, #24]	; (8013e48 <prvSwitchTimerLists+0xc4>)
 8013e30:	681b      	ldr	r3, [r3, #0]
 8013e32:	4a04      	ldr	r2, [pc, #16]	; (8013e44 <prvSwitchTimerLists+0xc0>)
 8013e34:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8013e36:	4a04      	ldr	r2, [pc, #16]	; (8013e48 <prvSwitchTimerLists+0xc4>)
 8013e38:	697b      	ldr	r3, [r7, #20]
 8013e3a:	6013      	str	r3, [r2, #0]
}
 8013e3c:	bf00      	nop
 8013e3e:	3718      	adds	r7, #24
 8013e40:	46bd      	mov	sp, r7
 8013e42:	bd80      	pop	{r7, pc}
 8013e44:	20001344 	.word	0x20001344
 8013e48:	20001348 	.word	0x20001348

08013e4c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8013e4c:	b580      	push	{r7, lr}
 8013e4e:	b082      	sub	sp, #8
 8013e50:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8013e52:	f000 f967 	bl	8014124 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8013e56:	4b15      	ldr	r3, [pc, #84]	; (8013eac <prvCheckForValidListAndQueue+0x60>)
 8013e58:	681b      	ldr	r3, [r3, #0]
 8013e5a:	2b00      	cmp	r3, #0
 8013e5c:	d120      	bne.n	8013ea0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8013e5e:	4814      	ldr	r0, [pc, #80]	; (8013eb0 <prvCheckForValidListAndQueue+0x64>)
 8013e60:	f7fd fa86 	bl	8011370 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8013e64:	4813      	ldr	r0, [pc, #76]	; (8013eb4 <prvCheckForValidListAndQueue+0x68>)
 8013e66:	f7fd fa83 	bl	8011370 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8013e6a:	4b13      	ldr	r3, [pc, #76]	; (8013eb8 <prvCheckForValidListAndQueue+0x6c>)
 8013e6c:	4a10      	ldr	r2, [pc, #64]	; (8013eb0 <prvCheckForValidListAndQueue+0x64>)
 8013e6e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8013e70:	4b12      	ldr	r3, [pc, #72]	; (8013ebc <prvCheckForValidListAndQueue+0x70>)
 8013e72:	4a10      	ldr	r2, [pc, #64]	; (8013eb4 <prvCheckForValidListAndQueue+0x68>)
 8013e74:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8013e76:	2300      	movs	r3, #0
 8013e78:	9300      	str	r3, [sp, #0]
 8013e7a:	4b11      	ldr	r3, [pc, #68]	; (8013ec0 <prvCheckForValidListAndQueue+0x74>)
 8013e7c:	4a11      	ldr	r2, [pc, #68]	; (8013ec4 <prvCheckForValidListAndQueue+0x78>)
 8013e7e:	2110      	movs	r1, #16
 8013e80:	200a      	movs	r0, #10
 8013e82:	f7fd fb91 	bl	80115a8 <xQueueGenericCreateStatic>
 8013e86:	4603      	mov	r3, r0
 8013e88:	4a08      	ldr	r2, [pc, #32]	; (8013eac <prvCheckForValidListAndQueue+0x60>)
 8013e8a:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8013e8c:	4b07      	ldr	r3, [pc, #28]	; (8013eac <prvCheckForValidListAndQueue+0x60>)
 8013e8e:	681b      	ldr	r3, [r3, #0]
 8013e90:	2b00      	cmp	r3, #0
 8013e92:	d005      	beq.n	8013ea0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8013e94:	4b05      	ldr	r3, [pc, #20]	; (8013eac <prvCheckForValidListAndQueue+0x60>)
 8013e96:	681b      	ldr	r3, [r3, #0]
 8013e98:	490b      	ldr	r1, [pc, #44]	; (8013ec8 <prvCheckForValidListAndQueue+0x7c>)
 8013e9a:	4618      	mov	r0, r3
 8013e9c:	f7fe faa2 	bl	80123e4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8013ea0:	f000 f970 	bl	8014184 <vPortExitCritical>
}
 8013ea4:	bf00      	nop
 8013ea6:	46bd      	mov	sp, r7
 8013ea8:	bd80      	pop	{r7, pc}
 8013eaa:	bf00      	nop
 8013eac:	2000134c 	.word	0x2000134c
 8013eb0:	2000131c 	.word	0x2000131c
 8013eb4:	20001330 	.word	0x20001330
 8013eb8:	20001344 	.word	0x20001344
 8013ebc:	20001348 	.word	0x20001348
 8013ec0:	200013f8 	.word	0x200013f8
 8013ec4:	20001358 	.word	0x20001358
 8013ec8:	0801c7ac 	.word	0x0801c7ac

08013ecc <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8013ecc:	b480      	push	{r7}
 8013ece:	b085      	sub	sp, #20
 8013ed0:	af00      	add	r7, sp, #0
 8013ed2:	60f8      	str	r0, [r7, #12]
 8013ed4:	60b9      	str	r1, [r7, #8]
 8013ed6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8013ed8:	68fb      	ldr	r3, [r7, #12]
 8013eda:	3b04      	subs	r3, #4
 8013edc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8013ede:	68fb      	ldr	r3, [r7, #12]
 8013ee0:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8013ee4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013ee6:	68fb      	ldr	r3, [r7, #12]
 8013ee8:	3b04      	subs	r3, #4
 8013eea:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8013eec:	68bb      	ldr	r3, [r7, #8]
 8013eee:	f023 0201 	bic.w	r2, r3, #1
 8013ef2:	68fb      	ldr	r3, [r7, #12]
 8013ef4:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8013ef6:	68fb      	ldr	r3, [r7, #12]
 8013ef8:	3b04      	subs	r3, #4
 8013efa:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8013efc:	4a0c      	ldr	r2, [pc, #48]	; (8013f30 <pxPortInitialiseStack+0x64>)
 8013efe:	68fb      	ldr	r3, [r7, #12]
 8013f00:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8013f02:	68fb      	ldr	r3, [r7, #12]
 8013f04:	3b14      	subs	r3, #20
 8013f06:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8013f08:	687a      	ldr	r2, [r7, #4]
 8013f0a:	68fb      	ldr	r3, [r7, #12]
 8013f0c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8013f0e:	68fb      	ldr	r3, [r7, #12]
 8013f10:	3b04      	subs	r3, #4
 8013f12:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8013f14:	68fb      	ldr	r3, [r7, #12]
 8013f16:	f06f 0202 	mvn.w	r2, #2
 8013f1a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8013f1c:	68fb      	ldr	r3, [r7, #12]
 8013f1e:	3b20      	subs	r3, #32
 8013f20:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8013f22:	68fb      	ldr	r3, [r7, #12]
}
 8013f24:	4618      	mov	r0, r3
 8013f26:	3714      	adds	r7, #20
 8013f28:	46bd      	mov	sp, r7
 8013f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f2e:	4770      	bx	lr
 8013f30:	08013f35 	.word	0x08013f35

08013f34 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8013f34:	b480      	push	{r7}
 8013f36:	b085      	sub	sp, #20
 8013f38:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8013f3a:	2300      	movs	r3, #0
 8013f3c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8013f3e:	4b12      	ldr	r3, [pc, #72]	; (8013f88 <prvTaskExitError+0x54>)
 8013f40:	681b      	ldr	r3, [r3, #0]
 8013f42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f46:	d00a      	beq.n	8013f5e <prvTaskExitError+0x2a>
	__asm volatile
 8013f48:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f4c:	f383 8811 	msr	BASEPRI, r3
 8013f50:	f3bf 8f6f 	isb	sy
 8013f54:	f3bf 8f4f 	dsb	sy
 8013f58:	60fb      	str	r3, [r7, #12]
}
 8013f5a:	bf00      	nop
 8013f5c:	e7fe      	b.n	8013f5c <prvTaskExitError+0x28>
	__asm volatile
 8013f5e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013f62:	f383 8811 	msr	BASEPRI, r3
 8013f66:	f3bf 8f6f 	isb	sy
 8013f6a:	f3bf 8f4f 	dsb	sy
 8013f6e:	60bb      	str	r3, [r7, #8]
}
 8013f70:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8013f72:	bf00      	nop
 8013f74:	687b      	ldr	r3, [r7, #4]
 8013f76:	2b00      	cmp	r3, #0
 8013f78:	d0fc      	beq.n	8013f74 <prvTaskExitError+0x40>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8013f7a:	bf00      	nop
 8013f7c:	bf00      	nop
 8013f7e:	3714      	adds	r7, #20
 8013f80:	46bd      	mov	sp, r7
 8013f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f86:	4770      	bx	lr
 8013f88:	20000084 	.word	0x20000084
 8013f8c:	00000000 	.word	0x00000000

08013f90 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8013f90:	4b07      	ldr	r3, [pc, #28]	; (8013fb0 <pxCurrentTCBConst2>)
 8013f92:	6819      	ldr	r1, [r3, #0]
 8013f94:	6808      	ldr	r0, [r1, #0]
 8013f96:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f9a:	f380 8809 	msr	PSP, r0
 8013f9e:	f3bf 8f6f 	isb	sy
 8013fa2:	f04f 0000 	mov.w	r0, #0
 8013fa6:	f380 8811 	msr	BASEPRI, r0
 8013faa:	4770      	bx	lr
 8013fac:	f3af 8000 	nop.w

08013fb0 <pxCurrentTCBConst2>:
 8013fb0:	20000e1c 	.word	0x20000e1c
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8013fb4:	bf00      	nop
 8013fb6:	bf00      	nop

08013fb8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8013fb8:	4808      	ldr	r0, [pc, #32]	; (8013fdc <prvPortStartFirstTask+0x24>)
 8013fba:	6800      	ldr	r0, [r0, #0]
 8013fbc:	6800      	ldr	r0, [r0, #0]
 8013fbe:	f380 8808 	msr	MSP, r0
 8013fc2:	f04f 0000 	mov.w	r0, #0
 8013fc6:	f380 8814 	msr	CONTROL, r0
 8013fca:	b662      	cpsie	i
 8013fcc:	b661      	cpsie	f
 8013fce:	f3bf 8f4f 	dsb	sy
 8013fd2:	f3bf 8f6f 	isb	sy
 8013fd6:	df00      	svc	0
 8013fd8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8013fda:	bf00      	nop
 8013fdc:	e000ed08 	.word	0xe000ed08

08013fe0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8013fe0:	b580      	push	{r7, lr}
 8013fe2:	b086      	sub	sp, #24
 8013fe4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8013fe6:	4b46      	ldr	r3, [pc, #280]	; (8014100 <xPortStartScheduler+0x120>)
 8013fe8:	681b      	ldr	r3, [r3, #0]
 8013fea:	4a46      	ldr	r2, [pc, #280]	; (8014104 <xPortStartScheduler+0x124>)
 8013fec:	4293      	cmp	r3, r2
 8013fee:	d10a      	bne.n	8014006 <xPortStartScheduler+0x26>
	__asm volatile
 8013ff0:	f04f 0350 	mov.w	r3, #80	; 0x50
 8013ff4:	f383 8811 	msr	BASEPRI, r3
 8013ff8:	f3bf 8f6f 	isb	sy
 8013ffc:	f3bf 8f4f 	dsb	sy
 8014000:	613b      	str	r3, [r7, #16]
}
 8014002:	bf00      	nop
 8014004:	e7fe      	b.n	8014004 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8014006:	4b3e      	ldr	r3, [pc, #248]	; (8014100 <xPortStartScheduler+0x120>)
 8014008:	681b      	ldr	r3, [r3, #0]
 801400a:	4a3f      	ldr	r2, [pc, #252]	; (8014108 <xPortStartScheduler+0x128>)
 801400c:	4293      	cmp	r3, r2
 801400e:	d10a      	bne.n	8014026 <xPortStartScheduler+0x46>
	__asm volatile
 8014010:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014014:	f383 8811 	msr	BASEPRI, r3
 8014018:	f3bf 8f6f 	isb	sy
 801401c:	f3bf 8f4f 	dsb	sy
 8014020:	60fb      	str	r3, [r7, #12]
}
 8014022:	bf00      	nop
 8014024:	e7fe      	b.n	8014024 <xPortStartScheduler+0x44>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8014026:	4b39      	ldr	r3, [pc, #228]	; (801410c <xPortStartScheduler+0x12c>)
 8014028:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801402a:	697b      	ldr	r3, [r7, #20]
 801402c:	781b      	ldrb	r3, [r3, #0]
 801402e:	b2db      	uxtb	r3, r3
 8014030:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8014032:	697b      	ldr	r3, [r7, #20]
 8014034:	22ff      	movs	r2, #255	; 0xff
 8014036:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8014038:	697b      	ldr	r3, [r7, #20]
 801403a:	781b      	ldrb	r3, [r3, #0]
 801403c:	b2db      	uxtb	r3, r3
 801403e:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8014040:	78fb      	ldrb	r3, [r7, #3]
 8014042:	b2db      	uxtb	r3, r3
 8014044:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8014048:	b2da      	uxtb	r2, r3
 801404a:	4b31      	ldr	r3, [pc, #196]	; (8014110 <xPortStartScheduler+0x130>)
 801404c:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 801404e:	4b31      	ldr	r3, [pc, #196]	; (8014114 <xPortStartScheduler+0x134>)
 8014050:	2207      	movs	r2, #7
 8014052:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8014054:	e009      	b.n	801406a <xPortStartScheduler+0x8a>
		{
			ulMaxPRIGROUPValue--;
 8014056:	4b2f      	ldr	r3, [pc, #188]	; (8014114 <xPortStartScheduler+0x134>)
 8014058:	681b      	ldr	r3, [r3, #0]
 801405a:	3b01      	subs	r3, #1
 801405c:	4a2d      	ldr	r2, [pc, #180]	; (8014114 <xPortStartScheduler+0x134>)
 801405e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8014060:	78fb      	ldrb	r3, [r7, #3]
 8014062:	b2db      	uxtb	r3, r3
 8014064:	005b      	lsls	r3, r3, #1
 8014066:	b2db      	uxtb	r3, r3
 8014068:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 801406a:	78fb      	ldrb	r3, [r7, #3]
 801406c:	b2db      	uxtb	r3, r3
 801406e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8014072:	2b80      	cmp	r3, #128	; 0x80
 8014074:	d0ef      	beq.n	8014056 <xPortStartScheduler+0x76>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8014076:	4b27      	ldr	r3, [pc, #156]	; (8014114 <xPortStartScheduler+0x134>)
 8014078:	681b      	ldr	r3, [r3, #0]
 801407a:	f1c3 0307 	rsb	r3, r3, #7
 801407e:	2b04      	cmp	r3, #4
 8014080:	d00a      	beq.n	8014098 <xPortStartScheduler+0xb8>
	__asm volatile
 8014082:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014086:	f383 8811 	msr	BASEPRI, r3
 801408a:	f3bf 8f6f 	isb	sy
 801408e:	f3bf 8f4f 	dsb	sy
 8014092:	60bb      	str	r3, [r7, #8]
}
 8014094:	bf00      	nop
 8014096:	e7fe      	b.n	8014096 <xPortStartScheduler+0xb6>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8014098:	4b1e      	ldr	r3, [pc, #120]	; (8014114 <xPortStartScheduler+0x134>)
 801409a:	681b      	ldr	r3, [r3, #0]
 801409c:	021b      	lsls	r3, r3, #8
 801409e:	4a1d      	ldr	r2, [pc, #116]	; (8014114 <xPortStartScheduler+0x134>)
 80140a0:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80140a2:	4b1c      	ldr	r3, [pc, #112]	; (8014114 <xPortStartScheduler+0x134>)
 80140a4:	681b      	ldr	r3, [r3, #0]
 80140a6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80140aa:	4a1a      	ldr	r2, [pc, #104]	; (8014114 <xPortStartScheduler+0x134>)
 80140ac:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80140ae:	687b      	ldr	r3, [r7, #4]
 80140b0:	b2da      	uxtb	r2, r3
 80140b2:	697b      	ldr	r3, [r7, #20]
 80140b4:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80140b6:	4b18      	ldr	r3, [pc, #96]	; (8014118 <xPortStartScheduler+0x138>)
 80140b8:	681b      	ldr	r3, [r3, #0]
 80140ba:	4a17      	ldr	r2, [pc, #92]	; (8014118 <xPortStartScheduler+0x138>)
 80140bc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80140c0:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80140c2:	4b15      	ldr	r3, [pc, #84]	; (8014118 <xPortStartScheduler+0x138>)
 80140c4:	681b      	ldr	r3, [r3, #0]
 80140c6:	4a14      	ldr	r2, [pc, #80]	; (8014118 <xPortStartScheduler+0x138>)
 80140c8:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 80140cc:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80140ce:	f000 f8dd 	bl	801428c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80140d2:	4b12      	ldr	r3, [pc, #72]	; (801411c <xPortStartScheduler+0x13c>)
 80140d4:	2200      	movs	r2, #0
 80140d6:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80140d8:	f000 f8fc 	bl	80142d4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 80140dc:	4b10      	ldr	r3, [pc, #64]	; (8014120 <xPortStartScheduler+0x140>)
 80140de:	681b      	ldr	r3, [r3, #0]
 80140e0:	4a0f      	ldr	r2, [pc, #60]	; (8014120 <xPortStartScheduler+0x140>)
 80140e2:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 80140e6:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 80140e8:	f7ff ff66 	bl	8013fb8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 80140ec:	f7fe ff3c 	bl	8012f68 <vTaskSwitchContext>
	prvTaskExitError();
 80140f0:	f7ff ff20 	bl	8013f34 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 80140f4:	2300      	movs	r3, #0
}
 80140f6:	4618      	mov	r0, r3
 80140f8:	3718      	adds	r7, #24
 80140fa:	46bd      	mov	sp, r7
 80140fc:	bd80      	pop	{r7, pc}
 80140fe:	bf00      	nop
 8014100:	e000ed00 	.word	0xe000ed00
 8014104:	410fc271 	.word	0x410fc271
 8014108:	410fc270 	.word	0x410fc270
 801410c:	e000e400 	.word	0xe000e400
 8014110:	20001448 	.word	0x20001448
 8014114:	2000144c 	.word	0x2000144c
 8014118:	e000ed20 	.word	0xe000ed20
 801411c:	20000084 	.word	0x20000084
 8014120:	e000ef34 	.word	0xe000ef34

08014124 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8014124:	b480      	push	{r7}
 8014126:	b083      	sub	sp, #12
 8014128:	af00      	add	r7, sp, #0
	__asm volatile
 801412a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801412e:	f383 8811 	msr	BASEPRI, r3
 8014132:	f3bf 8f6f 	isb	sy
 8014136:	f3bf 8f4f 	dsb	sy
 801413a:	607b      	str	r3, [r7, #4]
}
 801413c:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 801413e:	4b0f      	ldr	r3, [pc, #60]	; (801417c <vPortEnterCritical+0x58>)
 8014140:	681b      	ldr	r3, [r3, #0]
 8014142:	3301      	adds	r3, #1
 8014144:	4a0d      	ldr	r2, [pc, #52]	; (801417c <vPortEnterCritical+0x58>)
 8014146:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8014148:	4b0c      	ldr	r3, [pc, #48]	; (801417c <vPortEnterCritical+0x58>)
 801414a:	681b      	ldr	r3, [r3, #0]
 801414c:	2b01      	cmp	r3, #1
 801414e:	d10f      	bne.n	8014170 <vPortEnterCritical+0x4c>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8014150:	4b0b      	ldr	r3, [pc, #44]	; (8014180 <vPortEnterCritical+0x5c>)
 8014152:	681b      	ldr	r3, [r3, #0]
 8014154:	b2db      	uxtb	r3, r3
 8014156:	2b00      	cmp	r3, #0
 8014158:	d00a      	beq.n	8014170 <vPortEnterCritical+0x4c>
	__asm volatile
 801415a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801415e:	f383 8811 	msr	BASEPRI, r3
 8014162:	f3bf 8f6f 	isb	sy
 8014166:	f3bf 8f4f 	dsb	sy
 801416a:	603b      	str	r3, [r7, #0]
}
 801416c:	bf00      	nop
 801416e:	e7fe      	b.n	801416e <vPortEnterCritical+0x4a>
	}
}
 8014170:	bf00      	nop
 8014172:	370c      	adds	r7, #12
 8014174:	46bd      	mov	sp, r7
 8014176:	f85d 7b04 	ldr.w	r7, [sp], #4
 801417a:	4770      	bx	lr
 801417c:	20000084 	.word	0x20000084
 8014180:	e000ed04 	.word	0xe000ed04

08014184 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8014184:	b480      	push	{r7}
 8014186:	b083      	sub	sp, #12
 8014188:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 801418a:	4b12      	ldr	r3, [pc, #72]	; (80141d4 <vPortExitCritical+0x50>)
 801418c:	681b      	ldr	r3, [r3, #0]
 801418e:	2b00      	cmp	r3, #0
 8014190:	d10a      	bne.n	80141a8 <vPortExitCritical+0x24>
	__asm volatile
 8014192:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014196:	f383 8811 	msr	BASEPRI, r3
 801419a:	f3bf 8f6f 	isb	sy
 801419e:	f3bf 8f4f 	dsb	sy
 80141a2:	607b      	str	r3, [r7, #4]
}
 80141a4:	bf00      	nop
 80141a6:	e7fe      	b.n	80141a6 <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80141a8:	4b0a      	ldr	r3, [pc, #40]	; (80141d4 <vPortExitCritical+0x50>)
 80141aa:	681b      	ldr	r3, [r3, #0]
 80141ac:	3b01      	subs	r3, #1
 80141ae:	4a09      	ldr	r2, [pc, #36]	; (80141d4 <vPortExitCritical+0x50>)
 80141b0:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80141b2:	4b08      	ldr	r3, [pc, #32]	; (80141d4 <vPortExitCritical+0x50>)
 80141b4:	681b      	ldr	r3, [r3, #0]
 80141b6:	2b00      	cmp	r3, #0
 80141b8:	d105      	bne.n	80141c6 <vPortExitCritical+0x42>
 80141ba:	2300      	movs	r3, #0
 80141bc:	603b      	str	r3, [r7, #0]
	__asm volatile
 80141be:	683b      	ldr	r3, [r7, #0]
 80141c0:	f383 8811 	msr	BASEPRI, r3
}
 80141c4:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80141c6:	bf00      	nop
 80141c8:	370c      	adds	r7, #12
 80141ca:	46bd      	mov	sp, r7
 80141cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80141d0:	4770      	bx	lr
 80141d2:	bf00      	nop
 80141d4:	20000084 	.word	0x20000084
	...

080141e0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 80141e0:	f3ef 8009 	mrs	r0, PSP
 80141e4:	f3bf 8f6f 	isb	sy
 80141e8:	4b15      	ldr	r3, [pc, #84]	; (8014240 <pxCurrentTCBConst>)
 80141ea:	681a      	ldr	r2, [r3, #0]
 80141ec:	f01e 0f10 	tst.w	lr, #16
 80141f0:	bf08      	it	eq
 80141f2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 80141f6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141fa:	6010      	str	r0, [r2, #0]
 80141fc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8014200:	f04f 0050 	mov.w	r0, #80	; 0x50
 8014204:	f380 8811 	msr	BASEPRI, r0
 8014208:	f3bf 8f4f 	dsb	sy
 801420c:	f3bf 8f6f 	isb	sy
 8014210:	f7fe feaa 	bl	8012f68 <vTaskSwitchContext>
 8014214:	f04f 0000 	mov.w	r0, #0
 8014218:	f380 8811 	msr	BASEPRI, r0
 801421c:	bc09      	pop	{r0, r3}
 801421e:	6819      	ldr	r1, [r3, #0]
 8014220:	6808      	ldr	r0, [r1, #0]
 8014222:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014226:	f01e 0f10 	tst.w	lr, #16
 801422a:	bf08      	it	eq
 801422c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8014230:	f380 8809 	msr	PSP, r0
 8014234:	f3bf 8f6f 	isb	sy
 8014238:	4770      	bx	lr
 801423a:	bf00      	nop
 801423c:	f3af 8000 	nop.w

08014240 <pxCurrentTCBConst>:
 8014240:	20000e1c 	.word	0x20000e1c
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8014244:	bf00      	nop
 8014246:	bf00      	nop

08014248 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8014248:	b580      	push	{r7, lr}
 801424a:	b082      	sub	sp, #8
 801424c:	af00      	add	r7, sp, #0
	__asm volatile
 801424e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014252:	f383 8811 	msr	BASEPRI, r3
 8014256:	f3bf 8f6f 	isb	sy
 801425a:	f3bf 8f4f 	dsb	sy
 801425e:	607b      	str	r3, [r7, #4]
}
 8014260:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8014262:	f7fe fdc7 	bl	8012df4 <xTaskIncrementTick>
 8014266:	4603      	mov	r3, r0
 8014268:	2b00      	cmp	r3, #0
 801426a:	d003      	beq.n	8014274 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 801426c:	4b06      	ldr	r3, [pc, #24]	; (8014288 <xPortSysTickHandler+0x40>)
 801426e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8014272:	601a      	str	r2, [r3, #0]
 8014274:	2300      	movs	r3, #0
 8014276:	603b      	str	r3, [r7, #0]
	__asm volatile
 8014278:	683b      	ldr	r3, [r7, #0]
 801427a:	f383 8811 	msr	BASEPRI, r3
}
 801427e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8014280:	bf00      	nop
 8014282:	3708      	adds	r7, #8
 8014284:	46bd      	mov	sp, r7
 8014286:	bd80      	pop	{r7, pc}
 8014288:	e000ed04 	.word	0xe000ed04

0801428c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 801428c:	b480      	push	{r7}
 801428e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8014290:	4b0b      	ldr	r3, [pc, #44]	; (80142c0 <vPortSetupTimerInterrupt+0x34>)
 8014292:	2200      	movs	r2, #0
 8014294:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8014296:	4b0b      	ldr	r3, [pc, #44]	; (80142c4 <vPortSetupTimerInterrupt+0x38>)
 8014298:	2200      	movs	r2, #0
 801429a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 801429c:	4b0a      	ldr	r3, [pc, #40]	; (80142c8 <vPortSetupTimerInterrupt+0x3c>)
 801429e:	681b      	ldr	r3, [r3, #0]
 80142a0:	4a0a      	ldr	r2, [pc, #40]	; (80142cc <vPortSetupTimerInterrupt+0x40>)
 80142a2:	fba2 2303 	umull	r2, r3, r2, r3
 80142a6:	099b      	lsrs	r3, r3, #6
 80142a8:	4a09      	ldr	r2, [pc, #36]	; (80142d0 <vPortSetupTimerInterrupt+0x44>)
 80142aa:	3b01      	subs	r3, #1
 80142ac:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80142ae:	4b04      	ldr	r3, [pc, #16]	; (80142c0 <vPortSetupTimerInterrupt+0x34>)
 80142b0:	2207      	movs	r2, #7
 80142b2:	601a      	str	r2, [r3, #0]
}
 80142b4:	bf00      	nop
 80142b6:	46bd      	mov	sp, r7
 80142b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80142bc:	4770      	bx	lr
 80142be:	bf00      	nop
 80142c0:	e000e010 	.word	0xe000e010
 80142c4:	e000e018 	.word	0xe000e018
 80142c8:	20000000 	.word	0x20000000
 80142cc:	10624dd3 	.word	0x10624dd3
 80142d0:	e000e014 	.word	0xe000e014

080142d4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80142d4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80142e4 <vPortEnableVFP+0x10>
 80142d8:	6801      	ldr	r1, [r0, #0]
 80142da:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80142de:	6001      	str	r1, [r0, #0]
 80142e0:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 80142e2:	bf00      	nop
 80142e4:	e000ed88 	.word	0xe000ed88

080142e8 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 80142e8:	b480      	push	{r7}
 80142ea:	b085      	sub	sp, #20
 80142ec:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 80142ee:	f3ef 8305 	mrs	r3, IPSR
 80142f2:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	2b0f      	cmp	r3, #15
 80142f8:	d914      	bls.n	8014324 <vPortValidateInterruptPriority+0x3c>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80142fa:	4a17      	ldr	r2, [pc, #92]	; (8014358 <vPortValidateInterruptPriority+0x70>)
 80142fc:	68fb      	ldr	r3, [r7, #12]
 80142fe:	4413      	add	r3, r2
 8014300:	781b      	ldrb	r3, [r3, #0]
 8014302:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8014304:	4b15      	ldr	r3, [pc, #84]	; (801435c <vPortValidateInterruptPriority+0x74>)
 8014306:	781b      	ldrb	r3, [r3, #0]
 8014308:	7afa      	ldrb	r2, [r7, #11]
 801430a:	429a      	cmp	r2, r3
 801430c:	d20a      	bcs.n	8014324 <vPortValidateInterruptPriority+0x3c>
	__asm volatile
 801430e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014312:	f383 8811 	msr	BASEPRI, r3
 8014316:	f3bf 8f6f 	isb	sy
 801431a:	f3bf 8f4f 	dsb	sy
 801431e:	607b      	str	r3, [r7, #4]
}
 8014320:	bf00      	nop
 8014322:	e7fe      	b.n	8014322 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8014324:	4b0e      	ldr	r3, [pc, #56]	; (8014360 <vPortValidateInterruptPriority+0x78>)
 8014326:	681b      	ldr	r3, [r3, #0]
 8014328:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 801432c:	4b0d      	ldr	r3, [pc, #52]	; (8014364 <vPortValidateInterruptPriority+0x7c>)
 801432e:	681b      	ldr	r3, [r3, #0]
 8014330:	429a      	cmp	r2, r3
 8014332:	d90a      	bls.n	801434a <vPortValidateInterruptPriority+0x62>
	__asm volatile
 8014334:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014338:	f383 8811 	msr	BASEPRI, r3
 801433c:	f3bf 8f6f 	isb	sy
 8014340:	f3bf 8f4f 	dsb	sy
 8014344:	603b      	str	r3, [r7, #0]
}
 8014346:	bf00      	nop
 8014348:	e7fe      	b.n	8014348 <vPortValidateInterruptPriority+0x60>
	}
 801434a:	bf00      	nop
 801434c:	3714      	adds	r7, #20
 801434e:	46bd      	mov	sp, r7
 8014350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014354:	4770      	bx	lr
 8014356:	bf00      	nop
 8014358:	e000e3f0 	.word	0xe000e3f0
 801435c:	20001448 	.word	0x20001448
 8014360:	e000ed0c 	.word	0xe000ed0c
 8014364:	2000144c 	.word	0x2000144c

08014368 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8014368:	b580      	push	{r7, lr}
 801436a:	b08a      	sub	sp, #40	; 0x28
 801436c:	af00      	add	r7, sp, #0
 801436e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8014370:	2300      	movs	r3, #0
 8014372:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8014374:	f7fe fc82 	bl	8012c7c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8014378:	4b5b      	ldr	r3, [pc, #364]	; (80144e8 <pvPortMalloc+0x180>)
 801437a:	681b      	ldr	r3, [r3, #0]
 801437c:	2b00      	cmp	r3, #0
 801437e:	d101      	bne.n	8014384 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8014380:	f000 f920 	bl	80145c4 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8014384:	4b59      	ldr	r3, [pc, #356]	; (80144ec <pvPortMalloc+0x184>)
 8014386:	681a      	ldr	r2, [r3, #0]
 8014388:	687b      	ldr	r3, [r7, #4]
 801438a:	4013      	ands	r3, r2
 801438c:	2b00      	cmp	r3, #0
 801438e:	f040 8093 	bne.w	80144b8 <pvPortMalloc+0x150>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8014392:	687b      	ldr	r3, [r7, #4]
 8014394:	2b00      	cmp	r3, #0
 8014396:	d01d      	beq.n	80143d4 <pvPortMalloc+0x6c>
			{
				xWantedSize += xHeapStructSize;
 8014398:	2208      	movs	r2, #8
 801439a:	687b      	ldr	r3, [r7, #4]
 801439c:	4413      	add	r3, r2
 801439e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80143a0:	687b      	ldr	r3, [r7, #4]
 80143a2:	f003 0307 	and.w	r3, r3, #7
 80143a6:	2b00      	cmp	r3, #0
 80143a8:	d014      	beq.n	80143d4 <pvPortMalloc+0x6c>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80143aa:	687b      	ldr	r3, [r7, #4]
 80143ac:	f023 0307 	bic.w	r3, r3, #7
 80143b0:	3308      	adds	r3, #8
 80143b2:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80143b4:	687b      	ldr	r3, [r7, #4]
 80143b6:	f003 0307 	and.w	r3, r3, #7
 80143ba:	2b00      	cmp	r3, #0
 80143bc:	d00a      	beq.n	80143d4 <pvPortMalloc+0x6c>
	__asm volatile
 80143be:	f04f 0350 	mov.w	r3, #80	; 0x50
 80143c2:	f383 8811 	msr	BASEPRI, r3
 80143c6:	f3bf 8f6f 	isb	sy
 80143ca:	f3bf 8f4f 	dsb	sy
 80143ce:	617b      	str	r3, [r7, #20]
}
 80143d0:	bf00      	nop
 80143d2:	e7fe      	b.n	80143d2 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80143d4:	687b      	ldr	r3, [r7, #4]
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d06e      	beq.n	80144b8 <pvPortMalloc+0x150>
 80143da:	4b45      	ldr	r3, [pc, #276]	; (80144f0 <pvPortMalloc+0x188>)
 80143dc:	681b      	ldr	r3, [r3, #0]
 80143de:	687a      	ldr	r2, [r7, #4]
 80143e0:	429a      	cmp	r2, r3
 80143e2:	d869      	bhi.n	80144b8 <pvPortMalloc+0x150>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 80143e4:	4b43      	ldr	r3, [pc, #268]	; (80144f4 <pvPortMalloc+0x18c>)
 80143e6:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 80143e8:	4b42      	ldr	r3, [pc, #264]	; (80144f4 <pvPortMalloc+0x18c>)
 80143ea:	681b      	ldr	r3, [r3, #0]
 80143ec:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80143ee:	e004      	b.n	80143fa <pvPortMalloc+0x92>
				{
					pxPreviousBlock = pxBlock;
 80143f0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143f2:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 80143f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143f6:	681b      	ldr	r3, [r3, #0]
 80143f8:	627b      	str	r3, [r7, #36]	; 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80143fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80143fc:	685b      	ldr	r3, [r3, #4]
 80143fe:	687a      	ldr	r2, [r7, #4]
 8014400:	429a      	cmp	r2, r3
 8014402:	d903      	bls.n	801440c <pvPortMalloc+0xa4>
 8014404:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014406:	681b      	ldr	r3, [r3, #0]
 8014408:	2b00      	cmp	r3, #0
 801440a:	d1f1      	bne.n	80143f0 <pvPortMalloc+0x88>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 801440c:	4b36      	ldr	r3, [pc, #216]	; (80144e8 <pvPortMalloc+0x180>)
 801440e:	681b      	ldr	r3, [r3, #0]
 8014410:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8014412:	429a      	cmp	r2, r3
 8014414:	d050      	beq.n	80144b8 <pvPortMalloc+0x150>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8014416:	6a3b      	ldr	r3, [r7, #32]
 8014418:	681b      	ldr	r3, [r3, #0]
 801441a:	2208      	movs	r2, #8
 801441c:	4413      	add	r3, r2
 801441e:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8014420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014422:	681a      	ldr	r2, [r3, #0]
 8014424:	6a3b      	ldr	r3, [r7, #32]
 8014426:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8014428:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801442a:	685a      	ldr	r2, [r3, #4]
 801442c:	687b      	ldr	r3, [r7, #4]
 801442e:	1ad2      	subs	r2, r2, r3
 8014430:	2308      	movs	r3, #8
 8014432:	005b      	lsls	r3, r3, #1
 8014434:	429a      	cmp	r2, r3
 8014436:	d91f      	bls.n	8014478 <pvPortMalloc+0x110>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8014438:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 801443a:	687b      	ldr	r3, [r7, #4]
 801443c:	4413      	add	r3, r2
 801443e:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8014440:	69bb      	ldr	r3, [r7, #24]
 8014442:	f003 0307 	and.w	r3, r3, #7
 8014446:	2b00      	cmp	r3, #0
 8014448:	d00a      	beq.n	8014460 <pvPortMalloc+0xf8>
	__asm volatile
 801444a:	f04f 0350 	mov.w	r3, #80	; 0x50
 801444e:	f383 8811 	msr	BASEPRI, r3
 8014452:	f3bf 8f6f 	isb	sy
 8014456:	f3bf 8f4f 	dsb	sy
 801445a:	613b      	str	r3, [r7, #16]
}
 801445c:	bf00      	nop
 801445e:	e7fe      	b.n	801445e <pvPortMalloc+0xf6>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8014460:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8014462:	685a      	ldr	r2, [r3, #4]
 8014464:	687b      	ldr	r3, [r7, #4]
 8014466:	1ad2      	subs	r2, r2, r3
 8014468:	69bb      	ldr	r3, [r7, #24]
 801446a:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 801446c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801446e:	687a      	ldr	r2, [r7, #4]
 8014470:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8014472:	69b8      	ldr	r0, [r7, #24]
 8014474:	f000 f908 	bl	8014688 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8014478:	4b1d      	ldr	r3, [pc, #116]	; (80144f0 <pvPortMalloc+0x188>)
 801447a:	681a      	ldr	r2, [r3, #0]
 801447c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801447e:	685b      	ldr	r3, [r3, #4]
 8014480:	1ad3      	subs	r3, r2, r3
 8014482:	4a1b      	ldr	r2, [pc, #108]	; (80144f0 <pvPortMalloc+0x188>)
 8014484:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8014486:	4b1a      	ldr	r3, [pc, #104]	; (80144f0 <pvPortMalloc+0x188>)
 8014488:	681a      	ldr	r2, [r3, #0]
 801448a:	4b1b      	ldr	r3, [pc, #108]	; (80144f8 <pvPortMalloc+0x190>)
 801448c:	681b      	ldr	r3, [r3, #0]
 801448e:	429a      	cmp	r2, r3
 8014490:	d203      	bcs.n	801449a <pvPortMalloc+0x132>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8014492:	4b17      	ldr	r3, [pc, #92]	; (80144f0 <pvPortMalloc+0x188>)
 8014494:	681b      	ldr	r3, [r3, #0]
 8014496:	4a18      	ldr	r2, [pc, #96]	; (80144f8 <pvPortMalloc+0x190>)
 8014498:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 801449a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801449c:	685a      	ldr	r2, [r3, #4]
 801449e:	4b13      	ldr	r3, [pc, #76]	; (80144ec <pvPortMalloc+0x184>)
 80144a0:	681b      	ldr	r3, [r3, #0]
 80144a2:	431a      	orrs	r2, r3
 80144a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144a6:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80144a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80144aa:	2200      	movs	r2, #0
 80144ac:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80144ae:	4b13      	ldr	r3, [pc, #76]	; (80144fc <pvPortMalloc+0x194>)
 80144b0:	681b      	ldr	r3, [r3, #0]
 80144b2:	3301      	adds	r3, #1
 80144b4:	4a11      	ldr	r2, [pc, #68]	; (80144fc <pvPortMalloc+0x194>)
 80144b6:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80144b8:	f7fe fbee 	bl	8012c98 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80144bc:	69fb      	ldr	r3, [r7, #28]
 80144be:	f003 0307 	and.w	r3, r3, #7
 80144c2:	2b00      	cmp	r3, #0
 80144c4:	d00a      	beq.n	80144dc <pvPortMalloc+0x174>
	__asm volatile
 80144c6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80144ca:	f383 8811 	msr	BASEPRI, r3
 80144ce:	f3bf 8f6f 	isb	sy
 80144d2:	f3bf 8f4f 	dsb	sy
 80144d6:	60fb      	str	r3, [r7, #12]
}
 80144d8:	bf00      	nop
 80144da:	e7fe      	b.n	80144da <pvPortMalloc+0x172>
	return pvReturn;
 80144dc:	69fb      	ldr	r3, [r7, #28]
}
 80144de:	4618      	mov	r0, r3
 80144e0:	3728      	adds	r7, #40	; 0x28
 80144e2:	46bd      	mov	sp, r7
 80144e4:	bd80      	pop	{r7, pc}
 80144e6:	bf00      	nop
 80144e8:	20005aa8 	.word	0x20005aa8
 80144ec:	20005abc 	.word	0x20005abc
 80144f0:	20005aac 	.word	0x20005aac
 80144f4:	20005aa0 	.word	0x20005aa0
 80144f8:	20005ab0 	.word	0x20005ab0
 80144fc:	20005ab4 	.word	0x20005ab4

08014500 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8014500:	b580      	push	{r7, lr}
 8014502:	b086      	sub	sp, #24
 8014504:	af00      	add	r7, sp, #0
 8014506:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8014508:	687b      	ldr	r3, [r7, #4]
 801450a:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 801450c:	687b      	ldr	r3, [r7, #4]
 801450e:	2b00      	cmp	r3, #0
 8014510:	d04d      	beq.n	80145ae <vPortFree+0xae>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8014512:	2308      	movs	r3, #8
 8014514:	425b      	negs	r3, r3
 8014516:	697a      	ldr	r2, [r7, #20]
 8014518:	4413      	add	r3, r2
 801451a:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 801451c:	697b      	ldr	r3, [r7, #20]
 801451e:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8014520:	693b      	ldr	r3, [r7, #16]
 8014522:	685a      	ldr	r2, [r3, #4]
 8014524:	4b24      	ldr	r3, [pc, #144]	; (80145b8 <vPortFree+0xb8>)
 8014526:	681b      	ldr	r3, [r3, #0]
 8014528:	4013      	ands	r3, r2
 801452a:	2b00      	cmp	r3, #0
 801452c:	d10a      	bne.n	8014544 <vPortFree+0x44>
	__asm volatile
 801452e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014532:	f383 8811 	msr	BASEPRI, r3
 8014536:	f3bf 8f6f 	isb	sy
 801453a:	f3bf 8f4f 	dsb	sy
 801453e:	60fb      	str	r3, [r7, #12]
}
 8014540:	bf00      	nop
 8014542:	e7fe      	b.n	8014542 <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8014544:	693b      	ldr	r3, [r7, #16]
 8014546:	681b      	ldr	r3, [r3, #0]
 8014548:	2b00      	cmp	r3, #0
 801454a:	d00a      	beq.n	8014562 <vPortFree+0x62>
	__asm volatile
 801454c:	f04f 0350 	mov.w	r3, #80	; 0x50
 8014550:	f383 8811 	msr	BASEPRI, r3
 8014554:	f3bf 8f6f 	isb	sy
 8014558:	f3bf 8f4f 	dsb	sy
 801455c:	60bb      	str	r3, [r7, #8]
}
 801455e:	bf00      	nop
 8014560:	e7fe      	b.n	8014560 <vPortFree+0x60>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8014562:	693b      	ldr	r3, [r7, #16]
 8014564:	685a      	ldr	r2, [r3, #4]
 8014566:	4b14      	ldr	r3, [pc, #80]	; (80145b8 <vPortFree+0xb8>)
 8014568:	681b      	ldr	r3, [r3, #0]
 801456a:	4013      	ands	r3, r2
 801456c:	2b00      	cmp	r3, #0
 801456e:	d01e      	beq.n	80145ae <vPortFree+0xae>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8014570:	693b      	ldr	r3, [r7, #16]
 8014572:	681b      	ldr	r3, [r3, #0]
 8014574:	2b00      	cmp	r3, #0
 8014576:	d11a      	bne.n	80145ae <vPortFree+0xae>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8014578:	693b      	ldr	r3, [r7, #16]
 801457a:	685a      	ldr	r2, [r3, #4]
 801457c:	4b0e      	ldr	r3, [pc, #56]	; (80145b8 <vPortFree+0xb8>)
 801457e:	681b      	ldr	r3, [r3, #0]
 8014580:	43db      	mvns	r3, r3
 8014582:	401a      	ands	r2, r3
 8014584:	693b      	ldr	r3, [r7, #16]
 8014586:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8014588:	f7fe fb78 	bl	8012c7c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 801458c:	693b      	ldr	r3, [r7, #16]
 801458e:	685a      	ldr	r2, [r3, #4]
 8014590:	4b0a      	ldr	r3, [pc, #40]	; (80145bc <vPortFree+0xbc>)
 8014592:	681b      	ldr	r3, [r3, #0]
 8014594:	4413      	add	r3, r2
 8014596:	4a09      	ldr	r2, [pc, #36]	; (80145bc <vPortFree+0xbc>)
 8014598:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 801459a:	6938      	ldr	r0, [r7, #16]
 801459c:	f000 f874 	bl	8014688 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80145a0:	4b07      	ldr	r3, [pc, #28]	; (80145c0 <vPortFree+0xc0>)
 80145a2:	681b      	ldr	r3, [r3, #0]
 80145a4:	3301      	adds	r3, #1
 80145a6:	4a06      	ldr	r2, [pc, #24]	; (80145c0 <vPortFree+0xc0>)
 80145a8:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80145aa:	f7fe fb75 	bl	8012c98 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80145ae:	bf00      	nop
 80145b0:	3718      	adds	r7, #24
 80145b2:	46bd      	mov	sp, r7
 80145b4:	bd80      	pop	{r7, pc}
 80145b6:	bf00      	nop
 80145b8:	20005abc 	.word	0x20005abc
 80145bc:	20005aac 	.word	0x20005aac
 80145c0:	20005ab8 	.word	0x20005ab8

080145c4 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80145c4:	b480      	push	{r7}
 80145c6:	b085      	sub	sp, #20
 80145c8:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80145ca:	f244 6350 	movw	r3, #18000	; 0x4650
 80145ce:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80145d0:	4b27      	ldr	r3, [pc, #156]	; (8014670 <prvHeapInit+0xac>)
 80145d2:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80145d4:	68fb      	ldr	r3, [r7, #12]
 80145d6:	f003 0307 	and.w	r3, r3, #7
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d00c      	beq.n	80145f8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80145de:	68fb      	ldr	r3, [r7, #12]
 80145e0:	3307      	adds	r3, #7
 80145e2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80145e4:	68fb      	ldr	r3, [r7, #12]
 80145e6:	f023 0307 	bic.w	r3, r3, #7
 80145ea:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80145ec:	68ba      	ldr	r2, [r7, #8]
 80145ee:	68fb      	ldr	r3, [r7, #12]
 80145f0:	1ad3      	subs	r3, r2, r3
 80145f2:	4a1f      	ldr	r2, [pc, #124]	; (8014670 <prvHeapInit+0xac>)
 80145f4:	4413      	add	r3, r2
 80145f6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 80145f8:	68fb      	ldr	r3, [r7, #12]
 80145fa:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 80145fc:	4a1d      	ldr	r2, [pc, #116]	; (8014674 <prvHeapInit+0xb0>)
 80145fe:	687b      	ldr	r3, [r7, #4]
 8014600:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8014602:	4b1c      	ldr	r3, [pc, #112]	; (8014674 <prvHeapInit+0xb0>)
 8014604:	2200      	movs	r2, #0
 8014606:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8014608:	687b      	ldr	r3, [r7, #4]
 801460a:	68ba      	ldr	r2, [r7, #8]
 801460c:	4413      	add	r3, r2
 801460e:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8014610:	2208      	movs	r2, #8
 8014612:	68fb      	ldr	r3, [r7, #12]
 8014614:	1a9b      	subs	r3, r3, r2
 8014616:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8014618:	68fb      	ldr	r3, [r7, #12]
 801461a:	f023 0307 	bic.w	r3, r3, #7
 801461e:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8014620:	68fb      	ldr	r3, [r7, #12]
 8014622:	4a15      	ldr	r2, [pc, #84]	; (8014678 <prvHeapInit+0xb4>)
 8014624:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8014626:	4b14      	ldr	r3, [pc, #80]	; (8014678 <prvHeapInit+0xb4>)
 8014628:	681b      	ldr	r3, [r3, #0]
 801462a:	2200      	movs	r2, #0
 801462c:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801462e:	4b12      	ldr	r3, [pc, #72]	; (8014678 <prvHeapInit+0xb4>)
 8014630:	681b      	ldr	r3, [r3, #0]
 8014632:	2200      	movs	r2, #0
 8014634:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8014636:	687b      	ldr	r3, [r7, #4]
 8014638:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 801463a:	683b      	ldr	r3, [r7, #0]
 801463c:	68fa      	ldr	r2, [r7, #12]
 801463e:	1ad2      	subs	r2, r2, r3
 8014640:	683b      	ldr	r3, [r7, #0]
 8014642:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8014644:	4b0c      	ldr	r3, [pc, #48]	; (8014678 <prvHeapInit+0xb4>)
 8014646:	681a      	ldr	r2, [r3, #0]
 8014648:	683b      	ldr	r3, [r7, #0]
 801464a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 801464c:	683b      	ldr	r3, [r7, #0]
 801464e:	685b      	ldr	r3, [r3, #4]
 8014650:	4a0a      	ldr	r2, [pc, #40]	; (801467c <prvHeapInit+0xb8>)
 8014652:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8014654:	683b      	ldr	r3, [r7, #0]
 8014656:	685b      	ldr	r3, [r3, #4]
 8014658:	4a09      	ldr	r2, [pc, #36]	; (8014680 <prvHeapInit+0xbc>)
 801465a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 801465c:	4b09      	ldr	r3, [pc, #36]	; (8014684 <prvHeapInit+0xc0>)
 801465e:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8014662:	601a      	str	r2, [r3, #0]
}
 8014664:	bf00      	nop
 8014666:	3714      	adds	r7, #20
 8014668:	46bd      	mov	sp, r7
 801466a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801466e:	4770      	bx	lr
 8014670:	20001450 	.word	0x20001450
 8014674:	20005aa0 	.word	0x20005aa0
 8014678:	20005aa8 	.word	0x20005aa8
 801467c:	20005ab0 	.word	0x20005ab0
 8014680:	20005aac 	.word	0x20005aac
 8014684:	20005abc 	.word	0x20005abc

08014688 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8014688:	b480      	push	{r7}
 801468a:	b085      	sub	sp, #20
 801468c:	af00      	add	r7, sp, #0
 801468e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8014690:	4b28      	ldr	r3, [pc, #160]	; (8014734 <prvInsertBlockIntoFreeList+0xac>)
 8014692:	60fb      	str	r3, [r7, #12]
 8014694:	e002      	b.n	801469c <prvInsertBlockIntoFreeList+0x14>
 8014696:	68fb      	ldr	r3, [r7, #12]
 8014698:	681b      	ldr	r3, [r3, #0]
 801469a:	60fb      	str	r3, [r7, #12]
 801469c:	68fb      	ldr	r3, [r7, #12]
 801469e:	681b      	ldr	r3, [r3, #0]
 80146a0:	687a      	ldr	r2, [r7, #4]
 80146a2:	429a      	cmp	r2, r3
 80146a4:	d8f7      	bhi.n	8014696 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80146a6:	68fb      	ldr	r3, [r7, #12]
 80146a8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80146aa:	68fb      	ldr	r3, [r7, #12]
 80146ac:	685b      	ldr	r3, [r3, #4]
 80146ae:	68ba      	ldr	r2, [r7, #8]
 80146b0:	4413      	add	r3, r2
 80146b2:	687a      	ldr	r2, [r7, #4]
 80146b4:	429a      	cmp	r2, r3
 80146b6:	d108      	bne.n	80146ca <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80146b8:	68fb      	ldr	r3, [r7, #12]
 80146ba:	685a      	ldr	r2, [r3, #4]
 80146bc:	687b      	ldr	r3, [r7, #4]
 80146be:	685b      	ldr	r3, [r3, #4]
 80146c0:	441a      	add	r2, r3
 80146c2:	68fb      	ldr	r3, [r7, #12]
 80146c4:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80146c6:	68fb      	ldr	r3, [r7, #12]
 80146c8:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80146ca:	687b      	ldr	r3, [r7, #4]
 80146cc:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80146ce:	687b      	ldr	r3, [r7, #4]
 80146d0:	685b      	ldr	r3, [r3, #4]
 80146d2:	68ba      	ldr	r2, [r7, #8]
 80146d4:	441a      	add	r2, r3
 80146d6:	68fb      	ldr	r3, [r7, #12]
 80146d8:	681b      	ldr	r3, [r3, #0]
 80146da:	429a      	cmp	r2, r3
 80146dc:	d118      	bne.n	8014710 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 80146de:	68fb      	ldr	r3, [r7, #12]
 80146e0:	681a      	ldr	r2, [r3, #0]
 80146e2:	4b15      	ldr	r3, [pc, #84]	; (8014738 <prvInsertBlockIntoFreeList+0xb0>)
 80146e4:	681b      	ldr	r3, [r3, #0]
 80146e6:	429a      	cmp	r2, r3
 80146e8:	d00d      	beq.n	8014706 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80146ea:	687b      	ldr	r3, [r7, #4]
 80146ec:	685a      	ldr	r2, [r3, #4]
 80146ee:	68fb      	ldr	r3, [r7, #12]
 80146f0:	681b      	ldr	r3, [r3, #0]
 80146f2:	685b      	ldr	r3, [r3, #4]
 80146f4:	441a      	add	r2, r3
 80146f6:	687b      	ldr	r3, [r7, #4]
 80146f8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 80146fa:	68fb      	ldr	r3, [r7, #12]
 80146fc:	681b      	ldr	r3, [r3, #0]
 80146fe:	681a      	ldr	r2, [r3, #0]
 8014700:	687b      	ldr	r3, [r7, #4]
 8014702:	601a      	str	r2, [r3, #0]
 8014704:	e008      	b.n	8014718 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8014706:	4b0c      	ldr	r3, [pc, #48]	; (8014738 <prvInsertBlockIntoFreeList+0xb0>)
 8014708:	681a      	ldr	r2, [r3, #0]
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	601a      	str	r2, [r3, #0]
 801470e:	e003      	b.n	8014718 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 8014710:	68fb      	ldr	r3, [r7, #12]
 8014712:	681a      	ldr	r2, [r3, #0]
 8014714:	687b      	ldr	r3, [r7, #4]
 8014716:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8014718:	68fa      	ldr	r2, [r7, #12]
 801471a:	687b      	ldr	r3, [r7, #4]
 801471c:	429a      	cmp	r2, r3
 801471e:	d002      	beq.n	8014726 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 8014720:	68fb      	ldr	r3, [r7, #12]
 8014722:	687a      	ldr	r2, [r7, #4]
 8014724:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014726:	bf00      	nop
 8014728:	3714      	adds	r7, #20
 801472a:	46bd      	mov	sp, r7
 801472c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014730:	4770      	bx	lr
 8014732:	bf00      	nop
 8014734:	20005aa0 	.word	0x20005aa0
 8014738:	20005aa8 	.word	0x20005aa8

0801473c <__cxa_pure_virtual>:
 801473c:	b508      	push	{r3, lr}
 801473e:	f000 f80d 	bl	801475c <_ZSt9terminatev>

08014742 <_ZN10__cxxabiv111__terminateEPFvvE>:
 8014742:	b508      	push	{r3, lr}
 8014744:	4780      	blx	r0
 8014746:	f000 ffc5 	bl	80156d4 <abort>
	...

0801474c <_ZSt13get_terminatev>:
 801474c:	4b02      	ldr	r3, [pc, #8]	; (8014758 <_ZSt13get_terminatev+0xc>)
 801474e:	6818      	ldr	r0, [r3, #0]
 8014750:	f3bf 8f5b 	dmb	ish
 8014754:	4770      	bx	lr
 8014756:	bf00      	nop
 8014758:	20000088 	.word	0x20000088

0801475c <_ZSt9terminatev>:
 801475c:	b508      	push	{r3, lr}
 801475e:	f7ff fff5 	bl	801474c <_ZSt13get_terminatev>
 8014762:	f7ff ffee 	bl	8014742 <_ZN10__cxxabiv111__terminateEPFvvE>
	...

08014768 <pow>:
 8014768:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801476c:	ec59 8b10 	vmov	r8, r9, d0
 8014770:	ec57 6b11 	vmov	r6, r7, d1
 8014774:	f000 f8a8 	bl	80148c8 <__ieee754_pow>
 8014778:	4b4e      	ldr	r3, [pc, #312]	; (80148b4 <pow+0x14c>)
 801477a:	f993 3000 	ldrsb.w	r3, [r3]
 801477e:	3301      	adds	r3, #1
 8014780:	ec55 4b10 	vmov	r4, r5, d0
 8014784:	d015      	beq.n	80147b2 <pow+0x4a>
 8014786:	4632      	mov	r2, r6
 8014788:	463b      	mov	r3, r7
 801478a:	4630      	mov	r0, r6
 801478c:	4639      	mov	r1, r7
 801478e:	f7ec f9ed 	bl	8000b6c <__aeabi_dcmpun>
 8014792:	b970      	cbnz	r0, 80147b2 <pow+0x4a>
 8014794:	4642      	mov	r2, r8
 8014796:	464b      	mov	r3, r9
 8014798:	4640      	mov	r0, r8
 801479a:	4649      	mov	r1, r9
 801479c:	f7ec f9e6 	bl	8000b6c <__aeabi_dcmpun>
 80147a0:	2200      	movs	r2, #0
 80147a2:	2300      	movs	r3, #0
 80147a4:	b148      	cbz	r0, 80147ba <pow+0x52>
 80147a6:	4630      	mov	r0, r6
 80147a8:	4639      	mov	r1, r7
 80147aa:	f7ec f9ad 	bl	8000b08 <__aeabi_dcmpeq>
 80147ae:	2800      	cmp	r0, #0
 80147b0:	d17d      	bne.n	80148ae <pow+0x146>
 80147b2:	ec45 4b10 	vmov	d0, r4, r5
 80147b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80147ba:	4640      	mov	r0, r8
 80147bc:	4649      	mov	r1, r9
 80147be:	f7ec f9a3 	bl	8000b08 <__aeabi_dcmpeq>
 80147c2:	b1e0      	cbz	r0, 80147fe <pow+0x96>
 80147c4:	2200      	movs	r2, #0
 80147c6:	2300      	movs	r3, #0
 80147c8:	4630      	mov	r0, r6
 80147ca:	4639      	mov	r1, r7
 80147cc:	f7ec f99c 	bl	8000b08 <__aeabi_dcmpeq>
 80147d0:	2800      	cmp	r0, #0
 80147d2:	d16c      	bne.n	80148ae <pow+0x146>
 80147d4:	ec47 6b10 	vmov	d0, r6, r7
 80147d8:	f000 fe55 	bl	8015486 <finite>
 80147dc:	2800      	cmp	r0, #0
 80147de:	d0e8      	beq.n	80147b2 <pow+0x4a>
 80147e0:	2200      	movs	r2, #0
 80147e2:	2300      	movs	r3, #0
 80147e4:	4630      	mov	r0, r6
 80147e6:	4639      	mov	r1, r7
 80147e8:	f7ec f998 	bl	8000b1c <__aeabi_dcmplt>
 80147ec:	2800      	cmp	r0, #0
 80147ee:	d0e0      	beq.n	80147b2 <pow+0x4a>
 80147f0:	f000 ff78 	bl	80156e4 <__errno>
 80147f4:	2321      	movs	r3, #33	; 0x21
 80147f6:	6003      	str	r3, [r0, #0]
 80147f8:	2400      	movs	r4, #0
 80147fa:	4d2f      	ldr	r5, [pc, #188]	; (80148b8 <pow+0x150>)
 80147fc:	e7d9      	b.n	80147b2 <pow+0x4a>
 80147fe:	ec45 4b10 	vmov	d0, r4, r5
 8014802:	f000 fe40 	bl	8015486 <finite>
 8014806:	bbb8      	cbnz	r0, 8014878 <pow+0x110>
 8014808:	ec49 8b10 	vmov	d0, r8, r9
 801480c:	f000 fe3b 	bl	8015486 <finite>
 8014810:	b390      	cbz	r0, 8014878 <pow+0x110>
 8014812:	ec47 6b10 	vmov	d0, r6, r7
 8014816:	f000 fe36 	bl	8015486 <finite>
 801481a:	b368      	cbz	r0, 8014878 <pow+0x110>
 801481c:	4622      	mov	r2, r4
 801481e:	462b      	mov	r3, r5
 8014820:	4620      	mov	r0, r4
 8014822:	4629      	mov	r1, r5
 8014824:	f7ec f9a2 	bl	8000b6c <__aeabi_dcmpun>
 8014828:	b160      	cbz	r0, 8014844 <pow+0xdc>
 801482a:	f000 ff5b 	bl	80156e4 <__errno>
 801482e:	2321      	movs	r3, #33	; 0x21
 8014830:	6003      	str	r3, [r0, #0]
 8014832:	2200      	movs	r2, #0
 8014834:	2300      	movs	r3, #0
 8014836:	4610      	mov	r0, r2
 8014838:	4619      	mov	r1, r3
 801483a:	f7ec f827 	bl	800088c <__aeabi_ddiv>
 801483e:	4604      	mov	r4, r0
 8014840:	460d      	mov	r5, r1
 8014842:	e7b6      	b.n	80147b2 <pow+0x4a>
 8014844:	f000 ff4e 	bl	80156e4 <__errno>
 8014848:	2322      	movs	r3, #34	; 0x22
 801484a:	6003      	str	r3, [r0, #0]
 801484c:	2200      	movs	r2, #0
 801484e:	2300      	movs	r3, #0
 8014850:	4640      	mov	r0, r8
 8014852:	4649      	mov	r1, r9
 8014854:	f7ec f962 	bl	8000b1c <__aeabi_dcmplt>
 8014858:	2400      	movs	r4, #0
 801485a:	b158      	cbz	r0, 8014874 <pow+0x10c>
 801485c:	ec47 6b10 	vmov	d0, r6, r7
 8014860:	f000 fe26 	bl	80154b0 <rint>
 8014864:	4632      	mov	r2, r6
 8014866:	ec51 0b10 	vmov	r0, r1, d0
 801486a:	463b      	mov	r3, r7
 801486c:	f7ec f94c 	bl	8000b08 <__aeabi_dcmpeq>
 8014870:	2800      	cmp	r0, #0
 8014872:	d0c2      	beq.n	80147fa <pow+0x92>
 8014874:	4d11      	ldr	r5, [pc, #68]	; (80148bc <pow+0x154>)
 8014876:	e79c      	b.n	80147b2 <pow+0x4a>
 8014878:	2200      	movs	r2, #0
 801487a:	2300      	movs	r3, #0
 801487c:	4620      	mov	r0, r4
 801487e:	4629      	mov	r1, r5
 8014880:	f7ec f942 	bl	8000b08 <__aeabi_dcmpeq>
 8014884:	2800      	cmp	r0, #0
 8014886:	d094      	beq.n	80147b2 <pow+0x4a>
 8014888:	ec49 8b10 	vmov	d0, r8, r9
 801488c:	f000 fdfb 	bl	8015486 <finite>
 8014890:	2800      	cmp	r0, #0
 8014892:	d08e      	beq.n	80147b2 <pow+0x4a>
 8014894:	ec47 6b10 	vmov	d0, r6, r7
 8014898:	f000 fdf5 	bl	8015486 <finite>
 801489c:	2800      	cmp	r0, #0
 801489e:	d088      	beq.n	80147b2 <pow+0x4a>
 80148a0:	f000 ff20 	bl	80156e4 <__errno>
 80148a4:	2322      	movs	r3, #34	; 0x22
 80148a6:	6003      	str	r3, [r0, #0]
 80148a8:	2400      	movs	r4, #0
 80148aa:	2500      	movs	r5, #0
 80148ac:	e781      	b.n	80147b2 <pow+0x4a>
 80148ae:	4d04      	ldr	r5, [pc, #16]	; (80148c0 <pow+0x158>)
 80148b0:	2400      	movs	r4, #0
 80148b2:	e77e      	b.n	80147b2 <pow+0x4a>
 80148b4:	2000008c 	.word	0x2000008c
 80148b8:	fff00000 	.word	0xfff00000
 80148bc:	7ff00000 	.word	0x7ff00000
 80148c0:	3ff00000 	.word	0x3ff00000
 80148c4:	00000000 	.word	0x00000000

080148c8 <__ieee754_pow>:
 80148c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80148cc:	ed2d 8b06 	vpush	{d8-d10}
 80148d0:	b08d      	sub	sp, #52	; 0x34
 80148d2:	ed8d 1b02 	vstr	d1, [sp, #8]
 80148d6:	e9dd 0702 	ldrd	r0, r7, [sp, #8]
 80148da:	f027 4600 	bic.w	r6, r7, #2147483648	; 0x80000000
 80148de:	ea56 0100 	orrs.w	r1, r6, r0
 80148e2:	ec53 2b10 	vmov	r2, r3, d0
 80148e6:	f000 84d1 	beq.w	801528c <__ieee754_pow+0x9c4>
 80148ea:	497f      	ldr	r1, [pc, #508]	; (8014ae8 <__ieee754_pow+0x220>)
 80148ec:	f023 4400 	bic.w	r4, r3, #2147483648	; 0x80000000
 80148f0:	428c      	cmp	r4, r1
 80148f2:	ee10 8a10 	vmov	r8, s0
 80148f6:	4699      	mov	r9, r3
 80148f8:	dc09      	bgt.n	801490e <__ieee754_pow+0x46>
 80148fa:	d103      	bne.n	8014904 <__ieee754_pow+0x3c>
 80148fc:	b97a      	cbnz	r2, 801491e <__ieee754_pow+0x56>
 80148fe:	42a6      	cmp	r6, r4
 8014900:	dd02      	ble.n	8014908 <__ieee754_pow+0x40>
 8014902:	e00c      	b.n	801491e <__ieee754_pow+0x56>
 8014904:	428e      	cmp	r6, r1
 8014906:	dc02      	bgt.n	801490e <__ieee754_pow+0x46>
 8014908:	428e      	cmp	r6, r1
 801490a:	d110      	bne.n	801492e <__ieee754_pow+0x66>
 801490c:	b178      	cbz	r0, 801492e <__ieee754_pow+0x66>
 801490e:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014912:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014916:	ea54 0308 	orrs.w	r3, r4, r8
 801491a:	f000 84b7 	beq.w	801528c <__ieee754_pow+0x9c4>
 801491e:	4873      	ldr	r0, [pc, #460]	; (8014aec <__ieee754_pow+0x224>)
 8014920:	b00d      	add	sp, #52	; 0x34
 8014922:	ecbd 8b06 	vpop	{d8-d10}
 8014926:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801492a:	f000 bdb9 	b.w	80154a0 <nan>
 801492e:	f1b9 0f00 	cmp.w	r9, #0
 8014932:	da36      	bge.n	80149a2 <__ieee754_pow+0xda>
 8014934:	496e      	ldr	r1, [pc, #440]	; (8014af0 <__ieee754_pow+0x228>)
 8014936:	428e      	cmp	r6, r1
 8014938:	dc51      	bgt.n	80149de <__ieee754_pow+0x116>
 801493a:	f1a1 7154 	sub.w	r1, r1, #55574528	; 0x3500000
 801493e:	428e      	cmp	r6, r1
 8014940:	f340 84af 	ble.w	80152a2 <__ieee754_pow+0x9da>
 8014944:	1531      	asrs	r1, r6, #20
 8014946:	f2a1 31ff 	subw	r1, r1, #1023	; 0x3ff
 801494a:	2914      	cmp	r1, #20
 801494c:	dd0f      	ble.n	801496e <__ieee754_pow+0xa6>
 801494e:	f1c1 0134 	rsb	r1, r1, #52	; 0x34
 8014952:	fa20 fc01 	lsr.w	ip, r0, r1
 8014956:	fa0c f101 	lsl.w	r1, ip, r1
 801495a:	4281      	cmp	r1, r0
 801495c:	f040 84a1 	bne.w	80152a2 <__ieee754_pow+0x9da>
 8014960:	f00c 0c01 	and.w	ip, ip, #1
 8014964:	f1cc 0102 	rsb	r1, ip, #2
 8014968:	9100      	str	r1, [sp, #0]
 801496a:	b180      	cbz	r0, 801498e <__ieee754_pow+0xc6>
 801496c:	e059      	b.n	8014a22 <__ieee754_pow+0x15a>
 801496e:	2800      	cmp	r0, #0
 8014970:	d155      	bne.n	8014a1e <__ieee754_pow+0x156>
 8014972:	f1c1 0114 	rsb	r1, r1, #20
 8014976:	fa46 fc01 	asr.w	ip, r6, r1
 801497a:	fa0c f101 	lsl.w	r1, ip, r1
 801497e:	42b1      	cmp	r1, r6
 8014980:	f040 848c 	bne.w	801529c <__ieee754_pow+0x9d4>
 8014984:	f00c 0c01 	and.w	ip, ip, #1
 8014988:	f1cc 0102 	rsb	r1, ip, #2
 801498c:	9100      	str	r1, [sp, #0]
 801498e:	4959      	ldr	r1, [pc, #356]	; (8014af4 <__ieee754_pow+0x22c>)
 8014990:	428e      	cmp	r6, r1
 8014992:	d12d      	bne.n	80149f0 <__ieee754_pow+0x128>
 8014994:	2f00      	cmp	r7, #0
 8014996:	da79      	bge.n	8014a8c <__ieee754_pow+0x1c4>
 8014998:	4956      	ldr	r1, [pc, #344]	; (8014af4 <__ieee754_pow+0x22c>)
 801499a:	2000      	movs	r0, #0
 801499c:	f7eb ff76 	bl	800088c <__aeabi_ddiv>
 80149a0:	e016      	b.n	80149d0 <__ieee754_pow+0x108>
 80149a2:	2100      	movs	r1, #0
 80149a4:	9100      	str	r1, [sp, #0]
 80149a6:	2800      	cmp	r0, #0
 80149a8:	d13b      	bne.n	8014a22 <__ieee754_pow+0x15a>
 80149aa:	494f      	ldr	r1, [pc, #316]	; (8014ae8 <__ieee754_pow+0x220>)
 80149ac:	428e      	cmp	r6, r1
 80149ae:	d1ee      	bne.n	801498e <__ieee754_pow+0xc6>
 80149b0:	f104 4340 	add.w	r3, r4, #3221225472	; 0xc0000000
 80149b4:	f503 1380 	add.w	r3, r3, #1048576	; 0x100000
 80149b8:	ea53 0308 	orrs.w	r3, r3, r8
 80149bc:	f000 8466 	beq.w	801528c <__ieee754_pow+0x9c4>
 80149c0:	4b4d      	ldr	r3, [pc, #308]	; (8014af8 <__ieee754_pow+0x230>)
 80149c2:	429c      	cmp	r4, r3
 80149c4:	dd0d      	ble.n	80149e2 <__ieee754_pow+0x11a>
 80149c6:	2f00      	cmp	r7, #0
 80149c8:	f280 8464 	bge.w	8015294 <__ieee754_pow+0x9cc>
 80149cc:	2000      	movs	r0, #0
 80149ce:	2100      	movs	r1, #0
 80149d0:	ec41 0b10 	vmov	d0, r0, r1
 80149d4:	b00d      	add	sp, #52	; 0x34
 80149d6:	ecbd 8b06 	vpop	{d8-d10}
 80149da:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80149de:	2102      	movs	r1, #2
 80149e0:	e7e0      	b.n	80149a4 <__ieee754_pow+0xdc>
 80149e2:	2f00      	cmp	r7, #0
 80149e4:	daf2      	bge.n	80149cc <__ieee754_pow+0x104>
 80149e6:	e9dd 0302 	ldrd	r0, r3, [sp, #8]
 80149ea:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 80149ee:	e7ef      	b.n	80149d0 <__ieee754_pow+0x108>
 80149f0:	f1b7 4f80 	cmp.w	r7, #1073741824	; 0x40000000
 80149f4:	d104      	bne.n	8014a00 <__ieee754_pow+0x138>
 80149f6:	4610      	mov	r0, r2
 80149f8:	4619      	mov	r1, r3
 80149fa:	f7eb fe1d 	bl	8000638 <__aeabi_dmul>
 80149fe:	e7e7      	b.n	80149d0 <__ieee754_pow+0x108>
 8014a00:	493e      	ldr	r1, [pc, #248]	; (8014afc <__ieee754_pow+0x234>)
 8014a02:	428f      	cmp	r7, r1
 8014a04:	d10d      	bne.n	8014a22 <__ieee754_pow+0x15a>
 8014a06:	f1b9 0f00 	cmp.w	r9, #0
 8014a0a:	db0a      	blt.n	8014a22 <__ieee754_pow+0x15a>
 8014a0c:	ec43 2b10 	vmov	d0, r2, r3
 8014a10:	b00d      	add	sp, #52	; 0x34
 8014a12:	ecbd 8b06 	vpop	{d8-d10}
 8014a16:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014a1a:	f000 bc77 	b.w	801530c <__ieee754_sqrt>
 8014a1e:	2100      	movs	r1, #0
 8014a20:	9100      	str	r1, [sp, #0]
 8014a22:	ec43 2b10 	vmov	d0, r2, r3
 8014a26:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014a2a:	f000 fd23 	bl	8015474 <fabs>
 8014a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8014a32:	ec51 0b10 	vmov	r0, r1, d0
 8014a36:	f1b8 0f00 	cmp.w	r8, #0
 8014a3a:	d12a      	bne.n	8014a92 <__ieee754_pow+0x1ca>
 8014a3c:	b12c      	cbz	r4, 8014a4a <__ieee754_pow+0x182>
 8014a3e:	f8df c0b4 	ldr.w	ip, [pc, #180]	; 8014af4 <__ieee754_pow+0x22c>
 8014a42:	f029 4e40 	bic.w	lr, r9, #3221225472	; 0xc0000000
 8014a46:	45e6      	cmp	lr, ip
 8014a48:	d123      	bne.n	8014a92 <__ieee754_pow+0x1ca>
 8014a4a:	2f00      	cmp	r7, #0
 8014a4c:	da05      	bge.n	8014a5a <__ieee754_pow+0x192>
 8014a4e:	4602      	mov	r2, r0
 8014a50:	460b      	mov	r3, r1
 8014a52:	2000      	movs	r0, #0
 8014a54:	4927      	ldr	r1, [pc, #156]	; (8014af4 <__ieee754_pow+0x22c>)
 8014a56:	f7eb ff19 	bl	800088c <__aeabi_ddiv>
 8014a5a:	f1b9 0f00 	cmp.w	r9, #0
 8014a5e:	dab7      	bge.n	80149d0 <__ieee754_pow+0x108>
 8014a60:	9b00      	ldr	r3, [sp, #0]
 8014a62:	f104 4440 	add.w	r4, r4, #3221225472	; 0xc0000000
 8014a66:	f504 1480 	add.w	r4, r4, #1048576	; 0x100000
 8014a6a:	4323      	orrs	r3, r4
 8014a6c:	d108      	bne.n	8014a80 <__ieee754_pow+0x1b8>
 8014a6e:	4602      	mov	r2, r0
 8014a70:	460b      	mov	r3, r1
 8014a72:	4610      	mov	r0, r2
 8014a74:	4619      	mov	r1, r3
 8014a76:	f7eb fc27 	bl	80002c8 <__aeabi_dsub>
 8014a7a:	4602      	mov	r2, r0
 8014a7c:	460b      	mov	r3, r1
 8014a7e:	e78d      	b.n	801499c <__ieee754_pow+0xd4>
 8014a80:	9b00      	ldr	r3, [sp, #0]
 8014a82:	2b01      	cmp	r3, #1
 8014a84:	d1a4      	bne.n	80149d0 <__ieee754_pow+0x108>
 8014a86:	4602      	mov	r2, r0
 8014a88:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8014a8c:	4610      	mov	r0, r2
 8014a8e:	4619      	mov	r1, r3
 8014a90:	e79e      	b.n	80149d0 <__ieee754_pow+0x108>
 8014a92:	ea4f 7cd9 	mov.w	ip, r9, lsr #31
 8014a96:	f10c 35ff 	add.w	r5, ip, #4294967295
 8014a9a:	950a      	str	r5, [sp, #40]	; 0x28
 8014a9c:	9d00      	ldr	r5, [sp, #0]
 8014a9e:	46ac      	mov	ip, r5
 8014aa0:	9d0a      	ldr	r5, [sp, #40]	; 0x28
 8014aa2:	ea5c 0505 	orrs.w	r5, ip, r5
 8014aa6:	d0e4      	beq.n	8014a72 <__ieee754_pow+0x1aa>
 8014aa8:	4b15      	ldr	r3, [pc, #84]	; (8014b00 <__ieee754_pow+0x238>)
 8014aaa:	429e      	cmp	r6, r3
 8014aac:	f340 80fc 	ble.w	8014ca8 <__ieee754_pow+0x3e0>
 8014ab0:	f103 7304 	add.w	r3, r3, #34603008	; 0x2100000
 8014ab4:	429e      	cmp	r6, r3
 8014ab6:	4b10      	ldr	r3, [pc, #64]	; (8014af8 <__ieee754_pow+0x230>)
 8014ab8:	dd07      	ble.n	8014aca <__ieee754_pow+0x202>
 8014aba:	429c      	cmp	r4, r3
 8014abc:	dc0a      	bgt.n	8014ad4 <__ieee754_pow+0x20c>
 8014abe:	2f00      	cmp	r7, #0
 8014ac0:	da84      	bge.n	80149cc <__ieee754_pow+0x104>
 8014ac2:	a307      	add	r3, pc, #28	; (adr r3, 8014ae0 <__ieee754_pow+0x218>)
 8014ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ac8:	e795      	b.n	80149f6 <__ieee754_pow+0x12e>
 8014aca:	429c      	cmp	r4, r3
 8014acc:	dbf7      	blt.n	8014abe <__ieee754_pow+0x1f6>
 8014ace:	4b09      	ldr	r3, [pc, #36]	; (8014af4 <__ieee754_pow+0x22c>)
 8014ad0:	429c      	cmp	r4, r3
 8014ad2:	dd17      	ble.n	8014b04 <__ieee754_pow+0x23c>
 8014ad4:	2f00      	cmp	r7, #0
 8014ad6:	dcf4      	bgt.n	8014ac2 <__ieee754_pow+0x1fa>
 8014ad8:	e778      	b.n	80149cc <__ieee754_pow+0x104>
 8014ada:	bf00      	nop
 8014adc:	f3af 8000 	nop.w
 8014ae0:	8800759c 	.word	0x8800759c
 8014ae4:	7e37e43c 	.word	0x7e37e43c
 8014ae8:	7ff00000 	.word	0x7ff00000
 8014aec:	0801cbeb 	.word	0x0801cbeb
 8014af0:	433fffff 	.word	0x433fffff
 8014af4:	3ff00000 	.word	0x3ff00000
 8014af8:	3fefffff 	.word	0x3fefffff
 8014afc:	3fe00000 	.word	0x3fe00000
 8014b00:	41e00000 	.word	0x41e00000
 8014b04:	4b64      	ldr	r3, [pc, #400]	; (8014c98 <__ieee754_pow+0x3d0>)
 8014b06:	2200      	movs	r2, #0
 8014b08:	f7eb fbde 	bl	80002c8 <__aeabi_dsub>
 8014b0c:	a356      	add	r3, pc, #344	; (adr r3, 8014c68 <__ieee754_pow+0x3a0>)
 8014b0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b12:	4604      	mov	r4, r0
 8014b14:	460d      	mov	r5, r1
 8014b16:	f7eb fd8f 	bl	8000638 <__aeabi_dmul>
 8014b1a:	a355      	add	r3, pc, #340	; (adr r3, 8014c70 <__ieee754_pow+0x3a8>)
 8014b1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b20:	4606      	mov	r6, r0
 8014b22:	460f      	mov	r7, r1
 8014b24:	4620      	mov	r0, r4
 8014b26:	4629      	mov	r1, r5
 8014b28:	f7eb fd86 	bl	8000638 <__aeabi_dmul>
 8014b2c:	4b5b      	ldr	r3, [pc, #364]	; (8014c9c <__ieee754_pow+0x3d4>)
 8014b2e:	4682      	mov	sl, r0
 8014b30:	468b      	mov	fp, r1
 8014b32:	2200      	movs	r2, #0
 8014b34:	4620      	mov	r0, r4
 8014b36:	4629      	mov	r1, r5
 8014b38:	f7eb fd7e 	bl	8000638 <__aeabi_dmul>
 8014b3c:	4602      	mov	r2, r0
 8014b3e:	460b      	mov	r3, r1
 8014b40:	a14d      	add	r1, pc, #308	; (adr r1, 8014c78 <__ieee754_pow+0x3b0>)
 8014b42:	e9d1 0100 	ldrd	r0, r1, [r1]
 8014b46:	f7eb fbbf 	bl	80002c8 <__aeabi_dsub>
 8014b4a:	4622      	mov	r2, r4
 8014b4c:	462b      	mov	r3, r5
 8014b4e:	f7eb fd73 	bl	8000638 <__aeabi_dmul>
 8014b52:	4602      	mov	r2, r0
 8014b54:	460b      	mov	r3, r1
 8014b56:	2000      	movs	r0, #0
 8014b58:	4951      	ldr	r1, [pc, #324]	; (8014ca0 <__ieee754_pow+0x3d8>)
 8014b5a:	f7eb fbb5 	bl	80002c8 <__aeabi_dsub>
 8014b5e:	4622      	mov	r2, r4
 8014b60:	4680      	mov	r8, r0
 8014b62:	4689      	mov	r9, r1
 8014b64:	462b      	mov	r3, r5
 8014b66:	4620      	mov	r0, r4
 8014b68:	4629      	mov	r1, r5
 8014b6a:	f7eb fd65 	bl	8000638 <__aeabi_dmul>
 8014b6e:	4602      	mov	r2, r0
 8014b70:	460b      	mov	r3, r1
 8014b72:	4640      	mov	r0, r8
 8014b74:	4649      	mov	r1, r9
 8014b76:	f7eb fd5f 	bl	8000638 <__aeabi_dmul>
 8014b7a:	a341      	add	r3, pc, #260	; (adr r3, 8014c80 <__ieee754_pow+0x3b8>)
 8014b7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014b80:	f7eb fd5a 	bl	8000638 <__aeabi_dmul>
 8014b84:	4602      	mov	r2, r0
 8014b86:	460b      	mov	r3, r1
 8014b88:	4650      	mov	r0, sl
 8014b8a:	4659      	mov	r1, fp
 8014b8c:	f7eb fb9c 	bl	80002c8 <__aeabi_dsub>
 8014b90:	4602      	mov	r2, r0
 8014b92:	460b      	mov	r3, r1
 8014b94:	4680      	mov	r8, r0
 8014b96:	4689      	mov	r9, r1
 8014b98:	4630      	mov	r0, r6
 8014b9a:	4639      	mov	r1, r7
 8014b9c:	f7eb fb96 	bl	80002cc <__adddf3>
 8014ba0:	2400      	movs	r4, #0
 8014ba2:	4632      	mov	r2, r6
 8014ba4:	463b      	mov	r3, r7
 8014ba6:	4620      	mov	r0, r4
 8014ba8:	460d      	mov	r5, r1
 8014baa:	f7eb fb8d 	bl	80002c8 <__aeabi_dsub>
 8014bae:	4602      	mov	r2, r0
 8014bb0:	460b      	mov	r3, r1
 8014bb2:	4640      	mov	r0, r8
 8014bb4:	4649      	mov	r1, r9
 8014bb6:	f7eb fb87 	bl	80002c8 <__aeabi_dsub>
 8014bba:	9b00      	ldr	r3, [sp, #0]
 8014bbc:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8014bbe:	3b01      	subs	r3, #1
 8014bc0:	4313      	orrs	r3, r2
 8014bc2:	4682      	mov	sl, r0
 8014bc4:	468b      	mov	fp, r1
 8014bc6:	f040 81f1 	bne.w	8014fac <__ieee754_pow+0x6e4>
 8014bca:	ed9f 7b2f 	vldr	d7, [pc, #188]	; 8014c88 <__ieee754_pow+0x3c0>
 8014bce:	eeb0 8a47 	vmov.f32	s16, s14
 8014bd2:	eef0 8a67 	vmov.f32	s17, s15
 8014bd6:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8014bda:	2600      	movs	r6, #0
 8014bdc:	4632      	mov	r2, r6
 8014bde:	463b      	mov	r3, r7
 8014be0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8014be4:	f7eb fb70 	bl	80002c8 <__aeabi_dsub>
 8014be8:	4622      	mov	r2, r4
 8014bea:	462b      	mov	r3, r5
 8014bec:	f7eb fd24 	bl	8000638 <__aeabi_dmul>
 8014bf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8014bf4:	4680      	mov	r8, r0
 8014bf6:	4689      	mov	r9, r1
 8014bf8:	4650      	mov	r0, sl
 8014bfa:	4659      	mov	r1, fp
 8014bfc:	f7eb fd1c 	bl	8000638 <__aeabi_dmul>
 8014c00:	4602      	mov	r2, r0
 8014c02:	460b      	mov	r3, r1
 8014c04:	4640      	mov	r0, r8
 8014c06:	4649      	mov	r1, r9
 8014c08:	f7eb fb60 	bl	80002cc <__adddf3>
 8014c0c:	4632      	mov	r2, r6
 8014c0e:	463b      	mov	r3, r7
 8014c10:	4680      	mov	r8, r0
 8014c12:	4689      	mov	r9, r1
 8014c14:	4620      	mov	r0, r4
 8014c16:	4629      	mov	r1, r5
 8014c18:	f7eb fd0e 	bl	8000638 <__aeabi_dmul>
 8014c1c:	460b      	mov	r3, r1
 8014c1e:	4604      	mov	r4, r0
 8014c20:	460d      	mov	r5, r1
 8014c22:	4602      	mov	r2, r0
 8014c24:	4649      	mov	r1, r9
 8014c26:	4640      	mov	r0, r8
 8014c28:	f7eb fb50 	bl	80002cc <__adddf3>
 8014c2c:	4b1d      	ldr	r3, [pc, #116]	; (8014ca4 <__ieee754_pow+0x3dc>)
 8014c2e:	4299      	cmp	r1, r3
 8014c30:	ec45 4b19 	vmov	d9, r4, r5
 8014c34:	4606      	mov	r6, r0
 8014c36:	460f      	mov	r7, r1
 8014c38:	468b      	mov	fp, r1
 8014c3a:	f340 82fe 	ble.w	801523a <__ieee754_pow+0x972>
 8014c3e:	f101 433f 	add.w	r3, r1, #3204448256	; 0xbf000000
 8014c42:	f503 03e0 	add.w	r3, r3, #7340032	; 0x700000
 8014c46:	4303      	orrs	r3, r0
 8014c48:	f000 81f0 	beq.w	801502c <__ieee754_pow+0x764>
 8014c4c:	a310      	add	r3, pc, #64	; (adr r3, 8014c90 <__ieee754_pow+0x3c8>)
 8014c4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c52:	ec51 0b18 	vmov	r0, r1, d8
 8014c56:	f7eb fcef 	bl	8000638 <__aeabi_dmul>
 8014c5a:	a30d      	add	r3, pc, #52	; (adr r3, 8014c90 <__ieee754_pow+0x3c8>)
 8014c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014c60:	e6cb      	b.n	80149fa <__ieee754_pow+0x132>
 8014c62:	bf00      	nop
 8014c64:	f3af 8000 	nop.w
 8014c68:	60000000 	.word	0x60000000
 8014c6c:	3ff71547 	.word	0x3ff71547
 8014c70:	f85ddf44 	.word	0xf85ddf44
 8014c74:	3e54ae0b 	.word	0x3e54ae0b
 8014c78:	55555555 	.word	0x55555555
 8014c7c:	3fd55555 	.word	0x3fd55555
 8014c80:	652b82fe 	.word	0x652b82fe
 8014c84:	3ff71547 	.word	0x3ff71547
 8014c88:	00000000 	.word	0x00000000
 8014c8c:	bff00000 	.word	0xbff00000
 8014c90:	8800759c 	.word	0x8800759c
 8014c94:	7e37e43c 	.word	0x7e37e43c
 8014c98:	3ff00000 	.word	0x3ff00000
 8014c9c:	3fd00000 	.word	0x3fd00000
 8014ca0:	3fe00000 	.word	0x3fe00000
 8014ca4:	408fffff 	.word	0x408fffff
 8014ca8:	4bd7      	ldr	r3, [pc, #860]	; (8015008 <__ieee754_pow+0x740>)
 8014caa:	ea03 0309 	and.w	r3, r3, r9
 8014cae:	2200      	movs	r2, #0
 8014cb0:	b92b      	cbnz	r3, 8014cbe <__ieee754_pow+0x3f6>
 8014cb2:	4bd6      	ldr	r3, [pc, #856]	; (801500c <__ieee754_pow+0x744>)
 8014cb4:	f7eb fcc0 	bl	8000638 <__aeabi_dmul>
 8014cb8:	f06f 0234 	mvn.w	r2, #52	; 0x34
 8014cbc:	460c      	mov	r4, r1
 8014cbe:	1523      	asrs	r3, r4, #20
 8014cc0:	f2a3 33ff 	subw	r3, r3, #1023	; 0x3ff
 8014cc4:	4413      	add	r3, r2
 8014cc6:	9309      	str	r3, [sp, #36]	; 0x24
 8014cc8:	4bd1      	ldr	r3, [pc, #836]	; (8015010 <__ieee754_pow+0x748>)
 8014cca:	f3c4 0413 	ubfx	r4, r4, #0, #20
 8014cce:	f044 557f 	orr.w	r5, r4, #1069547520	; 0x3fc00000
 8014cd2:	429c      	cmp	r4, r3
 8014cd4:	f445 1540 	orr.w	r5, r5, #3145728	; 0x300000
 8014cd8:	dd08      	ble.n	8014cec <__ieee754_pow+0x424>
 8014cda:	4bce      	ldr	r3, [pc, #824]	; (8015014 <__ieee754_pow+0x74c>)
 8014cdc:	429c      	cmp	r4, r3
 8014cde:	f340 8163 	ble.w	8014fa8 <__ieee754_pow+0x6e0>
 8014ce2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014ce4:	3301      	adds	r3, #1
 8014ce6:	9309      	str	r3, [sp, #36]	; 0x24
 8014ce8:	f5a5 1580 	sub.w	r5, r5, #1048576	; 0x100000
 8014cec:	2400      	movs	r4, #0
 8014cee:	00e3      	lsls	r3, r4, #3
 8014cf0:	930b      	str	r3, [sp, #44]	; 0x2c
 8014cf2:	4bc9      	ldr	r3, [pc, #804]	; (8015018 <__ieee754_pow+0x750>)
 8014cf4:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8014cf8:	ed93 7b00 	vldr	d7, [r3]
 8014cfc:	4629      	mov	r1, r5
 8014cfe:	ec53 2b17 	vmov	r2, r3, d7
 8014d02:	eeb0 8a47 	vmov.f32	s16, s14
 8014d06:	eef0 8a67 	vmov.f32	s17, s15
 8014d0a:	4682      	mov	sl, r0
 8014d0c:	f7eb fadc 	bl	80002c8 <__aeabi_dsub>
 8014d10:	4652      	mov	r2, sl
 8014d12:	4606      	mov	r6, r0
 8014d14:	460f      	mov	r7, r1
 8014d16:	462b      	mov	r3, r5
 8014d18:	ec51 0b18 	vmov	r0, r1, d8
 8014d1c:	f7eb fad6 	bl	80002cc <__adddf3>
 8014d20:	4602      	mov	r2, r0
 8014d22:	460b      	mov	r3, r1
 8014d24:	2000      	movs	r0, #0
 8014d26:	49bd      	ldr	r1, [pc, #756]	; (801501c <__ieee754_pow+0x754>)
 8014d28:	f7eb fdb0 	bl	800088c <__aeabi_ddiv>
 8014d2c:	ec41 0b19 	vmov	d9, r0, r1
 8014d30:	4602      	mov	r2, r0
 8014d32:	460b      	mov	r3, r1
 8014d34:	4630      	mov	r0, r6
 8014d36:	4639      	mov	r1, r7
 8014d38:	f7eb fc7e 	bl	8000638 <__aeabi_dmul>
 8014d3c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8014d40:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014d44:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8014d48:	2300      	movs	r3, #0
 8014d4a:	9304      	str	r3, [sp, #16]
 8014d4c:	e9dd 8904 	ldrd	r8, r9, [sp, #16]
 8014d50:	46ab      	mov	fp, r5
 8014d52:	106d      	asrs	r5, r5, #1
 8014d54:	f045 5500 	orr.w	r5, r5, #536870912	; 0x20000000
 8014d58:	f505 2500 	add.w	r5, r5, #524288	; 0x80000
 8014d5c:	eb05 4384 	add.w	r3, r5, r4, lsl #18
 8014d60:	2200      	movs	r2, #0
 8014d62:	4640      	mov	r0, r8
 8014d64:	4649      	mov	r1, r9
 8014d66:	4614      	mov	r4, r2
 8014d68:	461d      	mov	r5, r3
 8014d6a:	f7eb fc65 	bl	8000638 <__aeabi_dmul>
 8014d6e:	4602      	mov	r2, r0
 8014d70:	460b      	mov	r3, r1
 8014d72:	4630      	mov	r0, r6
 8014d74:	4639      	mov	r1, r7
 8014d76:	f7eb faa7 	bl	80002c8 <__aeabi_dsub>
 8014d7a:	ec53 2b18 	vmov	r2, r3, d8
 8014d7e:	4606      	mov	r6, r0
 8014d80:	460f      	mov	r7, r1
 8014d82:	4620      	mov	r0, r4
 8014d84:	4629      	mov	r1, r5
 8014d86:	f7eb fa9f 	bl	80002c8 <__aeabi_dsub>
 8014d8a:	4602      	mov	r2, r0
 8014d8c:	460b      	mov	r3, r1
 8014d8e:	4650      	mov	r0, sl
 8014d90:	4659      	mov	r1, fp
 8014d92:	f7eb fa99 	bl	80002c8 <__aeabi_dsub>
 8014d96:	4642      	mov	r2, r8
 8014d98:	464b      	mov	r3, r9
 8014d9a:	f7eb fc4d 	bl	8000638 <__aeabi_dmul>
 8014d9e:	4602      	mov	r2, r0
 8014da0:	460b      	mov	r3, r1
 8014da2:	4630      	mov	r0, r6
 8014da4:	4639      	mov	r1, r7
 8014da6:	f7eb fa8f 	bl	80002c8 <__aeabi_dsub>
 8014daa:	ec53 2b19 	vmov	r2, r3, d9
 8014dae:	f7eb fc43 	bl	8000638 <__aeabi_dmul>
 8014db2:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014db6:	ec41 0b18 	vmov	d8, r0, r1
 8014dba:	4610      	mov	r0, r2
 8014dbc:	4619      	mov	r1, r3
 8014dbe:	f7eb fc3b 	bl	8000638 <__aeabi_dmul>
 8014dc2:	a37d      	add	r3, pc, #500	; (adr r3, 8014fb8 <__ieee754_pow+0x6f0>)
 8014dc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dc8:	4604      	mov	r4, r0
 8014dca:	460d      	mov	r5, r1
 8014dcc:	f7eb fc34 	bl	8000638 <__aeabi_dmul>
 8014dd0:	a37b      	add	r3, pc, #492	; (adr r3, 8014fc0 <__ieee754_pow+0x6f8>)
 8014dd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dd6:	f7eb fa79 	bl	80002cc <__adddf3>
 8014dda:	4622      	mov	r2, r4
 8014ddc:	462b      	mov	r3, r5
 8014dde:	f7eb fc2b 	bl	8000638 <__aeabi_dmul>
 8014de2:	a379      	add	r3, pc, #484	; (adr r3, 8014fc8 <__ieee754_pow+0x700>)
 8014de4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014de8:	f7eb fa70 	bl	80002cc <__adddf3>
 8014dec:	4622      	mov	r2, r4
 8014dee:	462b      	mov	r3, r5
 8014df0:	f7eb fc22 	bl	8000638 <__aeabi_dmul>
 8014df4:	a376      	add	r3, pc, #472	; (adr r3, 8014fd0 <__ieee754_pow+0x708>)
 8014df6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014dfa:	f7eb fa67 	bl	80002cc <__adddf3>
 8014dfe:	4622      	mov	r2, r4
 8014e00:	462b      	mov	r3, r5
 8014e02:	f7eb fc19 	bl	8000638 <__aeabi_dmul>
 8014e06:	a374      	add	r3, pc, #464	; (adr r3, 8014fd8 <__ieee754_pow+0x710>)
 8014e08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e0c:	f7eb fa5e 	bl	80002cc <__adddf3>
 8014e10:	4622      	mov	r2, r4
 8014e12:	462b      	mov	r3, r5
 8014e14:	f7eb fc10 	bl	8000638 <__aeabi_dmul>
 8014e18:	a371      	add	r3, pc, #452	; (adr r3, 8014fe0 <__ieee754_pow+0x718>)
 8014e1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014e1e:	f7eb fa55 	bl	80002cc <__adddf3>
 8014e22:	4622      	mov	r2, r4
 8014e24:	4606      	mov	r6, r0
 8014e26:	460f      	mov	r7, r1
 8014e28:	462b      	mov	r3, r5
 8014e2a:	4620      	mov	r0, r4
 8014e2c:	4629      	mov	r1, r5
 8014e2e:	f7eb fc03 	bl	8000638 <__aeabi_dmul>
 8014e32:	4602      	mov	r2, r0
 8014e34:	460b      	mov	r3, r1
 8014e36:	4630      	mov	r0, r6
 8014e38:	4639      	mov	r1, r7
 8014e3a:	f7eb fbfd 	bl	8000638 <__aeabi_dmul>
 8014e3e:	4642      	mov	r2, r8
 8014e40:	4604      	mov	r4, r0
 8014e42:	460d      	mov	r5, r1
 8014e44:	464b      	mov	r3, r9
 8014e46:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8014e4a:	f7eb fa3f 	bl	80002cc <__adddf3>
 8014e4e:	ec53 2b18 	vmov	r2, r3, d8
 8014e52:	f7eb fbf1 	bl	8000638 <__aeabi_dmul>
 8014e56:	4622      	mov	r2, r4
 8014e58:	462b      	mov	r3, r5
 8014e5a:	f7eb fa37 	bl	80002cc <__adddf3>
 8014e5e:	4642      	mov	r2, r8
 8014e60:	4682      	mov	sl, r0
 8014e62:	468b      	mov	fp, r1
 8014e64:	464b      	mov	r3, r9
 8014e66:	4640      	mov	r0, r8
 8014e68:	4649      	mov	r1, r9
 8014e6a:	f7eb fbe5 	bl	8000638 <__aeabi_dmul>
 8014e6e:	4b6c      	ldr	r3, [pc, #432]	; (8015020 <__ieee754_pow+0x758>)
 8014e70:	2200      	movs	r2, #0
 8014e72:	4606      	mov	r6, r0
 8014e74:	460f      	mov	r7, r1
 8014e76:	f7eb fa29 	bl	80002cc <__adddf3>
 8014e7a:	4652      	mov	r2, sl
 8014e7c:	465b      	mov	r3, fp
 8014e7e:	f7eb fa25 	bl	80002cc <__adddf3>
 8014e82:	9c04      	ldr	r4, [sp, #16]
 8014e84:	460d      	mov	r5, r1
 8014e86:	4622      	mov	r2, r4
 8014e88:	460b      	mov	r3, r1
 8014e8a:	4640      	mov	r0, r8
 8014e8c:	4649      	mov	r1, r9
 8014e8e:	f7eb fbd3 	bl	8000638 <__aeabi_dmul>
 8014e92:	4b63      	ldr	r3, [pc, #396]	; (8015020 <__ieee754_pow+0x758>)
 8014e94:	4680      	mov	r8, r0
 8014e96:	4689      	mov	r9, r1
 8014e98:	2200      	movs	r2, #0
 8014e9a:	4620      	mov	r0, r4
 8014e9c:	4629      	mov	r1, r5
 8014e9e:	f7eb fa13 	bl	80002c8 <__aeabi_dsub>
 8014ea2:	4632      	mov	r2, r6
 8014ea4:	463b      	mov	r3, r7
 8014ea6:	f7eb fa0f 	bl	80002c8 <__aeabi_dsub>
 8014eaa:	4602      	mov	r2, r0
 8014eac:	460b      	mov	r3, r1
 8014eae:	4650      	mov	r0, sl
 8014eb0:	4659      	mov	r1, fp
 8014eb2:	f7eb fa09 	bl	80002c8 <__aeabi_dsub>
 8014eb6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8014eba:	f7eb fbbd 	bl	8000638 <__aeabi_dmul>
 8014ebe:	4622      	mov	r2, r4
 8014ec0:	4606      	mov	r6, r0
 8014ec2:	460f      	mov	r7, r1
 8014ec4:	462b      	mov	r3, r5
 8014ec6:	ec51 0b18 	vmov	r0, r1, d8
 8014eca:	f7eb fbb5 	bl	8000638 <__aeabi_dmul>
 8014ece:	4602      	mov	r2, r0
 8014ed0:	460b      	mov	r3, r1
 8014ed2:	4630      	mov	r0, r6
 8014ed4:	4639      	mov	r1, r7
 8014ed6:	f7eb f9f9 	bl	80002cc <__adddf3>
 8014eda:	4606      	mov	r6, r0
 8014edc:	460f      	mov	r7, r1
 8014ede:	4602      	mov	r2, r0
 8014ee0:	460b      	mov	r3, r1
 8014ee2:	4640      	mov	r0, r8
 8014ee4:	4649      	mov	r1, r9
 8014ee6:	f7eb f9f1 	bl	80002cc <__adddf3>
 8014eea:	9c04      	ldr	r4, [sp, #16]
 8014eec:	a33e      	add	r3, pc, #248	; (adr r3, 8014fe8 <__ieee754_pow+0x720>)
 8014eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014ef2:	4620      	mov	r0, r4
 8014ef4:	460d      	mov	r5, r1
 8014ef6:	f7eb fb9f 	bl	8000638 <__aeabi_dmul>
 8014efa:	4642      	mov	r2, r8
 8014efc:	ec41 0b18 	vmov	d8, r0, r1
 8014f00:	464b      	mov	r3, r9
 8014f02:	4620      	mov	r0, r4
 8014f04:	4629      	mov	r1, r5
 8014f06:	f7eb f9df 	bl	80002c8 <__aeabi_dsub>
 8014f0a:	4602      	mov	r2, r0
 8014f0c:	460b      	mov	r3, r1
 8014f0e:	4630      	mov	r0, r6
 8014f10:	4639      	mov	r1, r7
 8014f12:	f7eb f9d9 	bl	80002c8 <__aeabi_dsub>
 8014f16:	a336      	add	r3, pc, #216	; (adr r3, 8014ff0 <__ieee754_pow+0x728>)
 8014f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f1c:	f7eb fb8c 	bl	8000638 <__aeabi_dmul>
 8014f20:	a335      	add	r3, pc, #212	; (adr r3, 8014ff8 <__ieee754_pow+0x730>)
 8014f22:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f26:	4606      	mov	r6, r0
 8014f28:	460f      	mov	r7, r1
 8014f2a:	4620      	mov	r0, r4
 8014f2c:	4629      	mov	r1, r5
 8014f2e:	f7eb fb83 	bl	8000638 <__aeabi_dmul>
 8014f32:	4602      	mov	r2, r0
 8014f34:	460b      	mov	r3, r1
 8014f36:	4630      	mov	r0, r6
 8014f38:	4639      	mov	r1, r7
 8014f3a:	f7eb f9c7 	bl	80002cc <__adddf3>
 8014f3e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014f40:	4b38      	ldr	r3, [pc, #224]	; (8015024 <__ieee754_pow+0x75c>)
 8014f42:	4413      	add	r3, r2
 8014f44:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014f48:	f7eb f9c0 	bl	80002cc <__adddf3>
 8014f4c:	4682      	mov	sl, r0
 8014f4e:	9809      	ldr	r0, [sp, #36]	; 0x24
 8014f50:	468b      	mov	fp, r1
 8014f52:	f7eb fb07 	bl	8000564 <__aeabi_i2d>
 8014f56:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8014f58:	4b33      	ldr	r3, [pc, #204]	; (8015028 <__ieee754_pow+0x760>)
 8014f5a:	4413      	add	r3, r2
 8014f5c:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014f60:	4606      	mov	r6, r0
 8014f62:	460f      	mov	r7, r1
 8014f64:	4652      	mov	r2, sl
 8014f66:	465b      	mov	r3, fp
 8014f68:	ec51 0b18 	vmov	r0, r1, d8
 8014f6c:	f7eb f9ae 	bl	80002cc <__adddf3>
 8014f70:	4642      	mov	r2, r8
 8014f72:	464b      	mov	r3, r9
 8014f74:	f7eb f9aa 	bl	80002cc <__adddf3>
 8014f78:	4632      	mov	r2, r6
 8014f7a:	463b      	mov	r3, r7
 8014f7c:	f7eb f9a6 	bl	80002cc <__adddf3>
 8014f80:	9c04      	ldr	r4, [sp, #16]
 8014f82:	4632      	mov	r2, r6
 8014f84:	463b      	mov	r3, r7
 8014f86:	4620      	mov	r0, r4
 8014f88:	460d      	mov	r5, r1
 8014f8a:	f7eb f99d 	bl	80002c8 <__aeabi_dsub>
 8014f8e:	4642      	mov	r2, r8
 8014f90:	464b      	mov	r3, r9
 8014f92:	f7eb f999 	bl	80002c8 <__aeabi_dsub>
 8014f96:	ec53 2b18 	vmov	r2, r3, d8
 8014f9a:	f7eb f995 	bl	80002c8 <__aeabi_dsub>
 8014f9e:	4602      	mov	r2, r0
 8014fa0:	460b      	mov	r3, r1
 8014fa2:	4650      	mov	r0, sl
 8014fa4:	4659      	mov	r1, fp
 8014fa6:	e606      	b.n	8014bb6 <__ieee754_pow+0x2ee>
 8014fa8:	2401      	movs	r4, #1
 8014faa:	e6a0      	b.n	8014cee <__ieee754_pow+0x426>
 8014fac:	ed9f 7b14 	vldr	d7, [pc, #80]	; 8015000 <__ieee754_pow+0x738>
 8014fb0:	e60d      	b.n	8014bce <__ieee754_pow+0x306>
 8014fb2:	bf00      	nop
 8014fb4:	f3af 8000 	nop.w
 8014fb8:	4a454eef 	.word	0x4a454eef
 8014fbc:	3fca7e28 	.word	0x3fca7e28
 8014fc0:	93c9db65 	.word	0x93c9db65
 8014fc4:	3fcd864a 	.word	0x3fcd864a
 8014fc8:	a91d4101 	.word	0xa91d4101
 8014fcc:	3fd17460 	.word	0x3fd17460
 8014fd0:	518f264d 	.word	0x518f264d
 8014fd4:	3fd55555 	.word	0x3fd55555
 8014fd8:	db6fabff 	.word	0xdb6fabff
 8014fdc:	3fdb6db6 	.word	0x3fdb6db6
 8014fe0:	33333303 	.word	0x33333303
 8014fe4:	3fe33333 	.word	0x3fe33333
 8014fe8:	e0000000 	.word	0xe0000000
 8014fec:	3feec709 	.word	0x3feec709
 8014ff0:	dc3a03fd 	.word	0xdc3a03fd
 8014ff4:	3feec709 	.word	0x3feec709
 8014ff8:	145b01f5 	.word	0x145b01f5
 8014ffc:	be3e2fe0 	.word	0xbe3e2fe0
 8015000:	00000000 	.word	0x00000000
 8015004:	3ff00000 	.word	0x3ff00000
 8015008:	7ff00000 	.word	0x7ff00000
 801500c:	43400000 	.word	0x43400000
 8015010:	0003988e 	.word	0x0003988e
 8015014:	000bb679 	.word	0x000bb679
 8015018:	0801c980 	.word	0x0801c980
 801501c:	3ff00000 	.word	0x3ff00000
 8015020:	40080000 	.word	0x40080000
 8015024:	0801c9a0 	.word	0x0801c9a0
 8015028:	0801c990 	.word	0x0801c990
 801502c:	a3b5      	add	r3, pc, #724	; (adr r3, 8015304 <__ieee754_pow+0xa3c>)
 801502e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015032:	4640      	mov	r0, r8
 8015034:	4649      	mov	r1, r9
 8015036:	f7eb f949 	bl	80002cc <__adddf3>
 801503a:	4622      	mov	r2, r4
 801503c:	ec41 0b1a 	vmov	d10, r0, r1
 8015040:	462b      	mov	r3, r5
 8015042:	4630      	mov	r0, r6
 8015044:	4639      	mov	r1, r7
 8015046:	f7eb f93f 	bl	80002c8 <__aeabi_dsub>
 801504a:	4602      	mov	r2, r0
 801504c:	460b      	mov	r3, r1
 801504e:	ec51 0b1a 	vmov	r0, r1, d10
 8015052:	f7eb fd81 	bl	8000b58 <__aeabi_dcmpgt>
 8015056:	2800      	cmp	r0, #0
 8015058:	f47f adf8 	bne.w	8014c4c <__ieee754_pow+0x384>
 801505c:	4aa4      	ldr	r2, [pc, #656]	; (80152f0 <__ieee754_pow+0xa28>)
 801505e:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8015062:	4293      	cmp	r3, r2
 8015064:	f340 810b 	ble.w	801527e <__ieee754_pow+0x9b6>
 8015068:	151b      	asrs	r3, r3, #20
 801506a:	f44f 1a80 	mov.w	sl, #1048576	; 0x100000
 801506e:	f2a3 33fe 	subw	r3, r3, #1022	; 0x3fe
 8015072:	fa4a f303 	asr.w	r3, sl, r3
 8015076:	445b      	add	r3, fp
 8015078:	f3c3 520a 	ubfx	r2, r3, #20, #11
 801507c:	4e9d      	ldr	r6, [pc, #628]	; (80152f4 <__ieee754_pow+0xa2c>)
 801507e:	f2a2 32ff 	subw	r2, r2, #1023	; 0x3ff
 8015082:	4116      	asrs	r6, r2
 8015084:	f3c3 0a13 	ubfx	sl, r3, #0, #20
 8015088:	2000      	movs	r0, #0
 801508a:	ea23 0106 	bic.w	r1, r3, r6
 801508e:	f1c2 0214 	rsb	r2, r2, #20
 8015092:	f44a 1a80 	orr.w	sl, sl, #1048576	; 0x100000
 8015096:	fa4a fa02 	asr.w	sl, sl, r2
 801509a:	f1bb 0f00 	cmp.w	fp, #0
 801509e:	4602      	mov	r2, r0
 80150a0:	460b      	mov	r3, r1
 80150a2:	4620      	mov	r0, r4
 80150a4:	4629      	mov	r1, r5
 80150a6:	bfb8      	it	lt
 80150a8:	f1ca 0a00 	rsblt	sl, sl, #0
 80150ac:	f7eb f90c 	bl	80002c8 <__aeabi_dsub>
 80150b0:	ec41 0b19 	vmov	d9, r0, r1
 80150b4:	4642      	mov	r2, r8
 80150b6:	464b      	mov	r3, r9
 80150b8:	ec51 0b19 	vmov	r0, r1, d9
 80150bc:	f7eb f906 	bl	80002cc <__adddf3>
 80150c0:	2400      	movs	r4, #0
 80150c2:	a379      	add	r3, pc, #484	; (adr r3, 80152a8 <__ieee754_pow+0x9e0>)
 80150c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150c8:	4620      	mov	r0, r4
 80150ca:	460d      	mov	r5, r1
 80150cc:	f7eb fab4 	bl	8000638 <__aeabi_dmul>
 80150d0:	ec53 2b19 	vmov	r2, r3, d9
 80150d4:	4606      	mov	r6, r0
 80150d6:	460f      	mov	r7, r1
 80150d8:	4620      	mov	r0, r4
 80150da:	4629      	mov	r1, r5
 80150dc:	f7eb f8f4 	bl	80002c8 <__aeabi_dsub>
 80150e0:	4602      	mov	r2, r0
 80150e2:	460b      	mov	r3, r1
 80150e4:	4640      	mov	r0, r8
 80150e6:	4649      	mov	r1, r9
 80150e8:	f7eb f8ee 	bl	80002c8 <__aeabi_dsub>
 80150ec:	a370      	add	r3, pc, #448	; (adr r3, 80152b0 <__ieee754_pow+0x9e8>)
 80150ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150f2:	f7eb faa1 	bl	8000638 <__aeabi_dmul>
 80150f6:	a370      	add	r3, pc, #448	; (adr r3, 80152b8 <__ieee754_pow+0x9f0>)
 80150f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80150fc:	4680      	mov	r8, r0
 80150fe:	4689      	mov	r9, r1
 8015100:	4620      	mov	r0, r4
 8015102:	4629      	mov	r1, r5
 8015104:	f7eb fa98 	bl	8000638 <__aeabi_dmul>
 8015108:	4602      	mov	r2, r0
 801510a:	460b      	mov	r3, r1
 801510c:	4640      	mov	r0, r8
 801510e:	4649      	mov	r1, r9
 8015110:	f7eb f8dc 	bl	80002cc <__adddf3>
 8015114:	4604      	mov	r4, r0
 8015116:	460d      	mov	r5, r1
 8015118:	4602      	mov	r2, r0
 801511a:	460b      	mov	r3, r1
 801511c:	4630      	mov	r0, r6
 801511e:	4639      	mov	r1, r7
 8015120:	f7eb f8d4 	bl	80002cc <__adddf3>
 8015124:	4632      	mov	r2, r6
 8015126:	463b      	mov	r3, r7
 8015128:	4680      	mov	r8, r0
 801512a:	4689      	mov	r9, r1
 801512c:	f7eb f8cc 	bl	80002c8 <__aeabi_dsub>
 8015130:	4602      	mov	r2, r0
 8015132:	460b      	mov	r3, r1
 8015134:	4620      	mov	r0, r4
 8015136:	4629      	mov	r1, r5
 8015138:	f7eb f8c6 	bl	80002c8 <__aeabi_dsub>
 801513c:	4642      	mov	r2, r8
 801513e:	4606      	mov	r6, r0
 8015140:	460f      	mov	r7, r1
 8015142:	464b      	mov	r3, r9
 8015144:	4640      	mov	r0, r8
 8015146:	4649      	mov	r1, r9
 8015148:	f7eb fa76 	bl	8000638 <__aeabi_dmul>
 801514c:	a35c      	add	r3, pc, #368	; (adr r3, 80152c0 <__ieee754_pow+0x9f8>)
 801514e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015152:	4604      	mov	r4, r0
 8015154:	460d      	mov	r5, r1
 8015156:	f7eb fa6f 	bl	8000638 <__aeabi_dmul>
 801515a:	a35b      	add	r3, pc, #364	; (adr r3, 80152c8 <__ieee754_pow+0xa00>)
 801515c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015160:	f7eb f8b2 	bl	80002c8 <__aeabi_dsub>
 8015164:	4622      	mov	r2, r4
 8015166:	462b      	mov	r3, r5
 8015168:	f7eb fa66 	bl	8000638 <__aeabi_dmul>
 801516c:	a358      	add	r3, pc, #352	; (adr r3, 80152d0 <__ieee754_pow+0xa08>)
 801516e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015172:	f7eb f8ab 	bl	80002cc <__adddf3>
 8015176:	4622      	mov	r2, r4
 8015178:	462b      	mov	r3, r5
 801517a:	f7eb fa5d 	bl	8000638 <__aeabi_dmul>
 801517e:	a356      	add	r3, pc, #344	; (adr r3, 80152d8 <__ieee754_pow+0xa10>)
 8015180:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015184:	f7eb f8a0 	bl	80002c8 <__aeabi_dsub>
 8015188:	4622      	mov	r2, r4
 801518a:	462b      	mov	r3, r5
 801518c:	f7eb fa54 	bl	8000638 <__aeabi_dmul>
 8015190:	a353      	add	r3, pc, #332	; (adr r3, 80152e0 <__ieee754_pow+0xa18>)
 8015192:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015196:	f7eb f899 	bl	80002cc <__adddf3>
 801519a:	4622      	mov	r2, r4
 801519c:	462b      	mov	r3, r5
 801519e:	f7eb fa4b 	bl	8000638 <__aeabi_dmul>
 80151a2:	4602      	mov	r2, r0
 80151a4:	460b      	mov	r3, r1
 80151a6:	4640      	mov	r0, r8
 80151a8:	4649      	mov	r1, r9
 80151aa:	f7eb f88d 	bl	80002c8 <__aeabi_dsub>
 80151ae:	4604      	mov	r4, r0
 80151b0:	460d      	mov	r5, r1
 80151b2:	4602      	mov	r2, r0
 80151b4:	460b      	mov	r3, r1
 80151b6:	4640      	mov	r0, r8
 80151b8:	4649      	mov	r1, r9
 80151ba:	f7eb fa3d 	bl	8000638 <__aeabi_dmul>
 80151be:	2200      	movs	r2, #0
 80151c0:	ec41 0b19 	vmov	d9, r0, r1
 80151c4:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80151c8:	4620      	mov	r0, r4
 80151ca:	4629      	mov	r1, r5
 80151cc:	f7eb f87c 	bl	80002c8 <__aeabi_dsub>
 80151d0:	4602      	mov	r2, r0
 80151d2:	460b      	mov	r3, r1
 80151d4:	ec51 0b19 	vmov	r0, r1, d9
 80151d8:	f7eb fb58 	bl	800088c <__aeabi_ddiv>
 80151dc:	4632      	mov	r2, r6
 80151de:	4604      	mov	r4, r0
 80151e0:	460d      	mov	r5, r1
 80151e2:	463b      	mov	r3, r7
 80151e4:	4640      	mov	r0, r8
 80151e6:	4649      	mov	r1, r9
 80151e8:	f7eb fa26 	bl	8000638 <__aeabi_dmul>
 80151ec:	4632      	mov	r2, r6
 80151ee:	463b      	mov	r3, r7
 80151f0:	f7eb f86c 	bl	80002cc <__adddf3>
 80151f4:	4602      	mov	r2, r0
 80151f6:	460b      	mov	r3, r1
 80151f8:	4620      	mov	r0, r4
 80151fa:	4629      	mov	r1, r5
 80151fc:	f7eb f864 	bl	80002c8 <__aeabi_dsub>
 8015200:	4642      	mov	r2, r8
 8015202:	464b      	mov	r3, r9
 8015204:	f7eb f860 	bl	80002c8 <__aeabi_dsub>
 8015208:	460b      	mov	r3, r1
 801520a:	4602      	mov	r2, r0
 801520c:	493a      	ldr	r1, [pc, #232]	; (80152f8 <__ieee754_pow+0xa30>)
 801520e:	2000      	movs	r0, #0
 8015210:	f7eb f85a 	bl	80002c8 <__aeabi_dsub>
 8015214:	e9cd 0100 	strd	r0, r1, [sp]
 8015218:	9b01      	ldr	r3, [sp, #4]
 801521a:	eb03 530a 	add.w	r3, r3, sl, lsl #20
 801521e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8015222:	da2f      	bge.n	8015284 <__ieee754_pow+0x9bc>
 8015224:	4650      	mov	r0, sl
 8015226:	ed9d 0b00 	vldr	d0, [sp]
 801522a:	f000 f9cd 	bl	80155c8 <scalbn>
 801522e:	ec51 0b10 	vmov	r0, r1, d0
 8015232:	ec53 2b18 	vmov	r2, r3, d8
 8015236:	f7ff bbe0 	b.w	80149fa <__ieee754_pow+0x132>
 801523a:	4b30      	ldr	r3, [pc, #192]	; (80152fc <__ieee754_pow+0xa34>)
 801523c:	f021 4600 	bic.w	r6, r1, #2147483648	; 0x80000000
 8015240:	429e      	cmp	r6, r3
 8015242:	f77f af0b 	ble.w	801505c <__ieee754_pow+0x794>
 8015246:	4b2e      	ldr	r3, [pc, #184]	; (8015300 <__ieee754_pow+0xa38>)
 8015248:	440b      	add	r3, r1
 801524a:	4303      	orrs	r3, r0
 801524c:	d00b      	beq.n	8015266 <__ieee754_pow+0x99e>
 801524e:	a326      	add	r3, pc, #152	; (adr r3, 80152e8 <__ieee754_pow+0xa20>)
 8015250:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015254:	ec51 0b18 	vmov	r0, r1, d8
 8015258:	f7eb f9ee 	bl	8000638 <__aeabi_dmul>
 801525c:	a322      	add	r3, pc, #136	; (adr r3, 80152e8 <__ieee754_pow+0xa20>)
 801525e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015262:	f7ff bbca 	b.w	80149fa <__ieee754_pow+0x132>
 8015266:	4622      	mov	r2, r4
 8015268:	462b      	mov	r3, r5
 801526a:	f7eb f82d 	bl	80002c8 <__aeabi_dsub>
 801526e:	4642      	mov	r2, r8
 8015270:	464b      	mov	r3, r9
 8015272:	f7eb fc67 	bl	8000b44 <__aeabi_dcmpge>
 8015276:	2800      	cmp	r0, #0
 8015278:	f43f aef0 	beq.w	801505c <__ieee754_pow+0x794>
 801527c:	e7e7      	b.n	801524e <__ieee754_pow+0x986>
 801527e:	f04f 0a00 	mov.w	sl, #0
 8015282:	e717      	b.n	80150b4 <__ieee754_pow+0x7ec>
 8015284:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015288:	4619      	mov	r1, r3
 801528a:	e7d2      	b.n	8015232 <__ieee754_pow+0x96a>
 801528c:	491a      	ldr	r1, [pc, #104]	; (80152f8 <__ieee754_pow+0xa30>)
 801528e:	2000      	movs	r0, #0
 8015290:	f7ff bb9e 	b.w	80149d0 <__ieee754_pow+0x108>
 8015294:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8015298:	f7ff bb9a 	b.w	80149d0 <__ieee754_pow+0x108>
 801529c:	9000      	str	r0, [sp, #0]
 801529e:	f7ff bb76 	b.w	801498e <__ieee754_pow+0xc6>
 80152a2:	2100      	movs	r1, #0
 80152a4:	f7ff bb60 	b.w	8014968 <__ieee754_pow+0xa0>
 80152a8:	00000000 	.word	0x00000000
 80152ac:	3fe62e43 	.word	0x3fe62e43
 80152b0:	fefa39ef 	.word	0xfefa39ef
 80152b4:	3fe62e42 	.word	0x3fe62e42
 80152b8:	0ca86c39 	.word	0x0ca86c39
 80152bc:	be205c61 	.word	0xbe205c61
 80152c0:	72bea4d0 	.word	0x72bea4d0
 80152c4:	3e663769 	.word	0x3e663769
 80152c8:	c5d26bf1 	.word	0xc5d26bf1
 80152cc:	3ebbbd41 	.word	0x3ebbbd41
 80152d0:	af25de2c 	.word	0xaf25de2c
 80152d4:	3f11566a 	.word	0x3f11566a
 80152d8:	16bebd93 	.word	0x16bebd93
 80152dc:	3f66c16c 	.word	0x3f66c16c
 80152e0:	5555553e 	.word	0x5555553e
 80152e4:	3fc55555 	.word	0x3fc55555
 80152e8:	c2f8f359 	.word	0xc2f8f359
 80152ec:	01a56e1f 	.word	0x01a56e1f
 80152f0:	3fe00000 	.word	0x3fe00000
 80152f4:	000fffff 	.word	0x000fffff
 80152f8:	3ff00000 	.word	0x3ff00000
 80152fc:	4090cbff 	.word	0x4090cbff
 8015300:	3f6f3400 	.word	0x3f6f3400
 8015304:	652b82fe 	.word	0x652b82fe
 8015308:	3c971547 	.word	0x3c971547

0801530c <__ieee754_sqrt>:
 801530c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015310:	ec55 4b10 	vmov	r4, r5, d0
 8015314:	4e56      	ldr	r6, [pc, #344]	; (8015470 <__ieee754_sqrt+0x164>)
 8015316:	43ae      	bics	r6, r5
 8015318:	ee10 0a10 	vmov	r0, s0
 801531c:	ee10 3a10 	vmov	r3, s0
 8015320:	4629      	mov	r1, r5
 8015322:	462a      	mov	r2, r5
 8015324:	d110      	bne.n	8015348 <__ieee754_sqrt+0x3c>
 8015326:	ee10 2a10 	vmov	r2, s0
 801532a:	462b      	mov	r3, r5
 801532c:	f7eb f984 	bl	8000638 <__aeabi_dmul>
 8015330:	4602      	mov	r2, r0
 8015332:	460b      	mov	r3, r1
 8015334:	4620      	mov	r0, r4
 8015336:	4629      	mov	r1, r5
 8015338:	f7ea ffc8 	bl	80002cc <__adddf3>
 801533c:	4604      	mov	r4, r0
 801533e:	460d      	mov	r5, r1
 8015340:	ec45 4b10 	vmov	d0, r4, r5
 8015344:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8015348:	2d00      	cmp	r5, #0
 801534a:	dc10      	bgt.n	801536e <__ieee754_sqrt+0x62>
 801534c:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8015350:	4330      	orrs	r0, r6
 8015352:	d0f5      	beq.n	8015340 <__ieee754_sqrt+0x34>
 8015354:	b15d      	cbz	r5, 801536e <__ieee754_sqrt+0x62>
 8015356:	ee10 2a10 	vmov	r2, s0
 801535a:	462b      	mov	r3, r5
 801535c:	ee10 0a10 	vmov	r0, s0
 8015360:	f7ea ffb2 	bl	80002c8 <__aeabi_dsub>
 8015364:	4602      	mov	r2, r0
 8015366:	460b      	mov	r3, r1
 8015368:	f7eb fa90 	bl	800088c <__aeabi_ddiv>
 801536c:	e7e6      	b.n	801533c <__ieee754_sqrt+0x30>
 801536e:	1509      	asrs	r1, r1, #20
 8015370:	d076      	beq.n	8015460 <__ieee754_sqrt+0x154>
 8015372:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8015376:	07ce      	lsls	r6, r1, #31
 8015378:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 801537c:	bf5e      	ittt	pl
 801537e:	0fda      	lsrpl	r2, r3, #31
 8015380:	005b      	lslpl	r3, r3, #1
 8015382:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8015386:	0fda      	lsrs	r2, r3, #31
 8015388:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 801538c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8015390:	2000      	movs	r0, #0
 8015392:	106d      	asrs	r5, r5, #1
 8015394:	005b      	lsls	r3, r3, #1
 8015396:	f04f 0e16 	mov.w	lr, #22
 801539a:	4684      	mov	ip, r0
 801539c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80153a0:	eb0c 0401 	add.w	r4, ip, r1
 80153a4:	4294      	cmp	r4, r2
 80153a6:	bfde      	ittt	le
 80153a8:	1b12      	suble	r2, r2, r4
 80153aa:	eb04 0c01 	addle.w	ip, r4, r1
 80153ae:	1840      	addle	r0, r0, r1
 80153b0:	0052      	lsls	r2, r2, #1
 80153b2:	f1be 0e01 	subs.w	lr, lr, #1
 80153b6:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 80153ba:	ea4f 0151 	mov.w	r1, r1, lsr #1
 80153be:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80153c2:	d1ed      	bne.n	80153a0 <__ieee754_sqrt+0x94>
 80153c4:	4671      	mov	r1, lr
 80153c6:	2720      	movs	r7, #32
 80153c8:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 80153cc:	4562      	cmp	r2, ip
 80153ce:	eb04 060e 	add.w	r6, r4, lr
 80153d2:	dc02      	bgt.n	80153da <__ieee754_sqrt+0xce>
 80153d4:	d113      	bne.n	80153fe <__ieee754_sqrt+0xf2>
 80153d6:	429e      	cmp	r6, r3
 80153d8:	d811      	bhi.n	80153fe <__ieee754_sqrt+0xf2>
 80153da:	2e00      	cmp	r6, #0
 80153dc:	eb06 0e04 	add.w	lr, r6, r4
 80153e0:	da43      	bge.n	801546a <__ieee754_sqrt+0x15e>
 80153e2:	f1be 0f00 	cmp.w	lr, #0
 80153e6:	db40      	blt.n	801546a <__ieee754_sqrt+0x15e>
 80153e8:	f10c 0801 	add.w	r8, ip, #1
 80153ec:	eba2 020c 	sub.w	r2, r2, ip
 80153f0:	429e      	cmp	r6, r3
 80153f2:	bf88      	it	hi
 80153f4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 80153f8:	1b9b      	subs	r3, r3, r6
 80153fa:	4421      	add	r1, r4
 80153fc:	46c4      	mov	ip, r8
 80153fe:	0052      	lsls	r2, r2, #1
 8015400:	3f01      	subs	r7, #1
 8015402:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8015406:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801540a:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801540e:	d1dd      	bne.n	80153cc <__ieee754_sqrt+0xc0>
 8015410:	4313      	orrs	r3, r2
 8015412:	d006      	beq.n	8015422 <__ieee754_sqrt+0x116>
 8015414:	1c4c      	adds	r4, r1, #1
 8015416:	bf13      	iteet	ne
 8015418:	3101      	addne	r1, #1
 801541a:	3001      	addeq	r0, #1
 801541c:	4639      	moveq	r1, r7
 801541e:	f021 0101 	bicne.w	r1, r1, #1
 8015422:	1043      	asrs	r3, r0, #1
 8015424:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8015428:	0849      	lsrs	r1, r1, #1
 801542a:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 801542e:	07c2      	lsls	r2, r0, #31
 8015430:	bf48      	it	mi
 8015432:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8015436:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 801543a:	460c      	mov	r4, r1
 801543c:	463d      	mov	r5, r7
 801543e:	e77f      	b.n	8015340 <__ieee754_sqrt+0x34>
 8015440:	0ada      	lsrs	r2, r3, #11
 8015442:	3815      	subs	r0, #21
 8015444:	055b      	lsls	r3, r3, #21
 8015446:	2a00      	cmp	r2, #0
 8015448:	d0fa      	beq.n	8015440 <__ieee754_sqrt+0x134>
 801544a:	02d7      	lsls	r7, r2, #11
 801544c:	d50a      	bpl.n	8015464 <__ieee754_sqrt+0x158>
 801544e:	f1c1 0420 	rsb	r4, r1, #32
 8015452:	fa23 f404 	lsr.w	r4, r3, r4
 8015456:	1e4d      	subs	r5, r1, #1
 8015458:	408b      	lsls	r3, r1
 801545a:	4322      	orrs	r2, r4
 801545c:	1b41      	subs	r1, r0, r5
 801545e:	e788      	b.n	8015372 <__ieee754_sqrt+0x66>
 8015460:	4608      	mov	r0, r1
 8015462:	e7f0      	b.n	8015446 <__ieee754_sqrt+0x13a>
 8015464:	0052      	lsls	r2, r2, #1
 8015466:	3101      	adds	r1, #1
 8015468:	e7ef      	b.n	801544a <__ieee754_sqrt+0x13e>
 801546a:	46e0      	mov	r8, ip
 801546c:	e7be      	b.n	80153ec <__ieee754_sqrt+0xe0>
 801546e:	bf00      	nop
 8015470:	7ff00000 	.word	0x7ff00000

08015474 <fabs>:
 8015474:	ec51 0b10 	vmov	r0, r1, d0
 8015478:	ee10 2a10 	vmov	r2, s0
 801547c:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8015480:	ec43 2b10 	vmov	d0, r2, r3
 8015484:	4770      	bx	lr

08015486 <finite>:
 8015486:	b082      	sub	sp, #8
 8015488:	ed8d 0b00 	vstr	d0, [sp]
 801548c:	9801      	ldr	r0, [sp, #4]
 801548e:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 8015492:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 8015496:	0fc0      	lsrs	r0, r0, #31
 8015498:	b002      	add	sp, #8
 801549a:	4770      	bx	lr
 801549c:	0000      	movs	r0, r0
	...

080154a0 <nan>:
 80154a0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80154a8 <nan+0x8>
 80154a4:	4770      	bx	lr
 80154a6:	bf00      	nop
 80154a8:	00000000 	.word	0x00000000
 80154ac:	7ff80000 	.word	0x7ff80000

080154b0 <rint>:
 80154b0:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80154b2:	ec51 0b10 	vmov	r0, r1, d0
 80154b6:	f3c1 520a 	ubfx	r2, r1, #20, #11
 80154ba:	f2a2 36ff 	subw	r6, r2, #1023	; 0x3ff
 80154be:	2e13      	cmp	r6, #19
 80154c0:	ee10 4a10 	vmov	r4, s0
 80154c4:	460b      	mov	r3, r1
 80154c6:	ea4f 75d1 	mov.w	r5, r1, lsr #31
 80154ca:	dc58      	bgt.n	801557e <rint+0xce>
 80154cc:	2e00      	cmp	r6, #0
 80154ce:	da2b      	bge.n	8015528 <rint+0x78>
 80154d0:	f021 4200 	bic.w	r2, r1, #2147483648	; 0x80000000
 80154d4:	4302      	orrs	r2, r0
 80154d6:	d023      	beq.n	8015520 <rint+0x70>
 80154d8:	f3c1 0213 	ubfx	r2, r1, #0, #20
 80154dc:	4302      	orrs	r2, r0
 80154de:	4254      	negs	r4, r2
 80154e0:	4314      	orrs	r4, r2
 80154e2:	0c4b      	lsrs	r3, r1, #17
 80154e4:	0b24      	lsrs	r4, r4, #12
 80154e6:	045b      	lsls	r3, r3, #17
 80154e8:	f404 2400 	and.w	r4, r4, #524288	; 0x80000
 80154ec:	ea44 0103 	orr.w	r1, r4, r3
 80154f0:	4b32      	ldr	r3, [pc, #200]	; (80155bc <rint+0x10c>)
 80154f2:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80154f6:	e9d3 6700 	ldrd	r6, r7, [r3]
 80154fa:	4602      	mov	r2, r0
 80154fc:	460b      	mov	r3, r1
 80154fe:	4630      	mov	r0, r6
 8015500:	4639      	mov	r1, r7
 8015502:	f7ea fee3 	bl	80002cc <__adddf3>
 8015506:	e9cd 0100 	strd	r0, r1, [sp]
 801550a:	463b      	mov	r3, r7
 801550c:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015510:	4632      	mov	r2, r6
 8015512:	f7ea fed9 	bl	80002c8 <__aeabi_dsub>
 8015516:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 801551a:	ea43 77c5 	orr.w	r7, r3, r5, lsl #31
 801551e:	4639      	mov	r1, r7
 8015520:	ec41 0b10 	vmov	d0, r0, r1
 8015524:	b003      	add	sp, #12
 8015526:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015528:	4a25      	ldr	r2, [pc, #148]	; (80155c0 <rint+0x110>)
 801552a:	4132      	asrs	r2, r6
 801552c:	ea01 0702 	and.w	r7, r1, r2
 8015530:	4307      	orrs	r7, r0
 8015532:	d0f5      	beq.n	8015520 <rint+0x70>
 8015534:	0851      	lsrs	r1, r2, #1
 8015536:	ea03 0252 	and.w	r2, r3, r2, lsr #1
 801553a:	4314      	orrs	r4, r2
 801553c:	d00c      	beq.n	8015558 <rint+0xa8>
 801553e:	ea23 0201 	bic.w	r2, r3, r1
 8015542:	f44f 2380 	mov.w	r3, #262144	; 0x40000
 8015546:	2e13      	cmp	r6, #19
 8015548:	fa43 f606 	asr.w	r6, r3, r6
 801554c:	bf0c      	ite	eq
 801554e:	f04f 4400 	moveq.w	r4, #2147483648	; 0x80000000
 8015552:	2400      	movne	r4, #0
 8015554:	ea42 0306 	orr.w	r3, r2, r6
 8015558:	4918      	ldr	r1, [pc, #96]	; (80155bc <rint+0x10c>)
 801555a:	eb01 05c5 	add.w	r5, r1, r5, lsl #3
 801555e:	4622      	mov	r2, r4
 8015560:	e9d5 4500 	ldrd	r4, r5, [r5]
 8015564:	4620      	mov	r0, r4
 8015566:	4629      	mov	r1, r5
 8015568:	f7ea feb0 	bl	80002cc <__adddf3>
 801556c:	e9cd 0100 	strd	r0, r1, [sp]
 8015570:	e9dd 0100 	ldrd	r0, r1, [sp]
 8015574:	4622      	mov	r2, r4
 8015576:	462b      	mov	r3, r5
 8015578:	f7ea fea6 	bl	80002c8 <__aeabi_dsub>
 801557c:	e7d0      	b.n	8015520 <rint+0x70>
 801557e:	2e33      	cmp	r6, #51	; 0x33
 8015580:	dd07      	ble.n	8015592 <rint+0xe2>
 8015582:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8015586:	d1cb      	bne.n	8015520 <rint+0x70>
 8015588:	ee10 2a10 	vmov	r2, s0
 801558c:	f7ea fe9e 	bl	80002cc <__adddf3>
 8015590:	e7c6      	b.n	8015520 <rint+0x70>
 8015592:	f2a2 4213 	subw	r2, r2, #1043	; 0x413
 8015596:	f04f 36ff 	mov.w	r6, #4294967295
 801559a:	40d6      	lsrs	r6, r2
 801559c:	4230      	tst	r0, r6
 801559e:	d0bf      	beq.n	8015520 <rint+0x70>
 80155a0:	ea14 0056 	ands.w	r0, r4, r6, lsr #1
 80155a4:	ea4f 0156 	mov.w	r1, r6, lsr #1
 80155a8:	bf1f      	itttt	ne
 80155aa:	ea24 0101 	bicne.w	r1, r4, r1
 80155ae:	f04f 4480 	movne.w	r4, #1073741824	; 0x40000000
 80155b2:	fa44 f202 	asrne.w	r2, r4, r2
 80155b6:	ea41 0402 	orrne.w	r4, r1, r2
 80155ba:	e7cd      	b.n	8015558 <rint+0xa8>
 80155bc:	0801c9b0 	.word	0x0801c9b0
 80155c0:	000fffff 	.word	0x000fffff
 80155c4:	00000000 	.word	0x00000000

080155c8 <scalbn>:
 80155c8:	b570      	push	{r4, r5, r6, lr}
 80155ca:	ec55 4b10 	vmov	r4, r5, d0
 80155ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80155d2:	4606      	mov	r6, r0
 80155d4:	462b      	mov	r3, r5
 80155d6:	b99a      	cbnz	r2, 8015600 <scalbn+0x38>
 80155d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80155dc:	4323      	orrs	r3, r4
 80155de:	d036      	beq.n	801564e <scalbn+0x86>
 80155e0:	4b39      	ldr	r3, [pc, #228]	; (80156c8 <scalbn+0x100>)
 80155e2:	4629      	mov	r1, r5
 80155e4:	ee10 0a10 	vmov	r0, s0
 80155e8:	2200      	movs	r2, #0
 80155ea:	f7eb f825 	bl	8000638 <__aeabi_dmul>
 80155ee:	4b37      	ldr	r3, [pc, #220]	; (80156cc <scalbn+0x104>)
 80155f0:	429e      	cmp	r6, r3
 80155f2:	4604      	mov	r4, r0
 80155f4:	460d      	mov	r5, r1
 80155f6:	da10      	bge.n	801561a <scalbn+0x52>
 80155f8:	a32b      	add	r3, pc, #172	; (adr r3, 80156a8 <scalbn+0xe0>)
 80155fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80155fe:	e03a      	b.n	8015676 <scalbn+0xae>
 8015600:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8015604:	428a      	cmp	r2, r1
 8015606:	d10c      	bne.n	8015622 <scalbn+0x5a>
 8015608:	ee10 2a10 	vmov	r2, s0
 801560c:	4620      	mov	r0, r4
 801560e:	4629      	mov	r1, r5
 8015610:	f7ea fe5c 	bl	80002cc <__adddf3>
 8015614:	4604      	mov	r4, r0
 8015616:	460d      	mov	r5, r1
 8015618:	e019      	b.n	801564e <scalbn+0x86>
 801561a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 801561e:	460b      	mov	r3, r1
 8015620:	3a36      	subs	r2, #54	; 0x36
 8015622:	4432      	add	r2, r6
 8015624:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8015628:	428a      	cmp	r2, r1
 801562a:	dd08      	ble.n	801563e <scalbn+0x76>
 801562c:	2d00      	cmp	r5, #0
 801562e:	a120      	add	r1, pc, #128	; (adr r1, 80156b0 <scalbn+0xe8>)
 8015630:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015634:	da1c      	bge.n	8015670 <scalbn+0xa8>
 8015636:	a120      	add	r1, pc, #128	; (adr r1, 80156b8 <scalbn+0xf0>)
 8015638:	e9d1 0100 	ldrd	r0, r1, [r1]
 801563c:	e018      	b.n	8015670 <scalbn+0xa8>
 801563e:	2a00      	cmp	r2, #0
 8015640:	dd08      	ble.n	8015654 <scalbn+0x8c>
 8015642:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015646:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 801564a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801564e:	ec45 4b10 	vmov	d0, r4, r5
 8015652:	bd70      	pop	{r4, r5, r6, pc}
 8015654:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8015658:	da19      	bge.n	801568e <scalbn+0xc6>
 801565a:	f24c 3350 	movw	r3, #50000	; 0xc350
 801565e:	429e      	cmp	r6, r3
 8015660:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8015664:	dd0a      	ble.n	801567c <scalbn+0xb4>
 8015666:	a112      	add	r1, pc, #72	; (adr r1, 80156b0 <scalbn+0xe8>)
 8015668:	e9d1 0100 	ldrd	r0, r1, [r1]
 801566c:	2b00      	cmp	r3, #0
 801566e:	d1e2      	bne.n	8015636 <scalbn+0x6e>
 8015670:	a30f      	add	r3, pc, #60	; (adr r3, 80156b0 <scalbn+0xe8>)
 8015672:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015676:	f7ea ffdf 	bl	8000638 <__aeabi_dmul>
 801567a:	e7cb      	b.n	8015614 <scalbn+0x4c>
 801567c:	a10a      	add	r1, pc, #40	; (adr r1, 80156a8 <scalbn+0xe0>)
 801567e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8015682:	2b00      	cmp	r3, #0
 8015684:	d0b8      	beq.n	80155f8 <scalbn+0x30>
 8015686:	a10e      	add	r1, pc, #56	; (adr r1, 80156c0 <scalbn+0xf8>)
 8015688:	e9d1 0100 	ldrd	r0, r1, [r1]
 801568c:	e7b4      	b.n	80155f8 <scalbn+0x30>
 801568e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8015692:	3236      	adds	r2, #54	; 0x36
 8015694:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8015698:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 801569c:	4620      	mov	r0, r4
 801569e:	4b0c      	ldr	r3, [pc, #48]	; (80156d0 <scalbn+0x108>)
 80156a0:	2200      	movs	r2, #0
 80156a2:	e7e8      	b.n	8015676 <scalbn+0xae>
 80156a4:	f3af 8000 	nop.w
 80156a8:	c2f8f359 	.word	0xc2f8f359
 80156ac:	01a56e1f 	.word	0x01a56e1f
 80156b0:	8800759c 	.word	0x8800759c
 80156b4:	7e37e43c 	.word	0x7e37e43c
 80156b8:	8800759c 	.word	0x8800759c
 80156bc:	fe37e43c 	.word	0xfe37e43c
 80156c0:	c2f8f359 	.word	0xc2f8f359
 80156c4:	81a56e1f 	.word	0x81a56e1f
 80156c8:	43500000 	.word	0x43500000
 80156cc:	ffff3cb0 	.word	0xffff3cb0
 80156d0:	3c900000 	.word	0x3c900000

080156d4 <abort>:
 80156d4:	b508      	push	{r3, lr}
 80156d6:	2006      	movs	r0, #6
 80156d8:	f001 f9ba 	bl	8016a50 <raise>
 80156dc:	2001      	movs	r0, #1
 80156de:	f7ed ffb9 	bl	8003654 <_exit>
	...

080156e4 <__errno>:
 80156e4:	4b01      	ldr	r3, [pc, #4]	; (80156ec <__errno+0x8>)
 80156e6:	6818      	ldr	r0, [r3, #0]
 80156e8:	4770      	bx	lr
 80156ea:	bf00      	nop
 80156ec:	20000090 	.word	0x20000090

080156f0 <std>:
 80156f0:	2300      	movs	r3, #0
 80156f2:	b510      	push	{r4, lr}
 80156f4:	4604      	mov	r4, r0
 80156f6:	e9c0 3300 	strd	r3, r3, [r0]
 80156fa:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80156fe:	6083      	str	r3, [r0, #8]
 8015700:	8181      	strh	r1, [r0, #12]
 8015702:	6643      	str	r3, [r0, #100]	; 0x64
 8015704:	81c2      	strh	r2, [r0, #14]
 8015706:	6183      	str	r3, [r0, #24]
 8015708:	4619      	mov	r1, r3
 801570a:	2208      	movs	r2, #8
 801570c:	305c      	adds	r0, #92	; 0x5c
 801570e:	f000 f93d 	bl	801598c <memset>
 8015712:	4b05      	ldr	r3, [pc, #20]	; (8015728 <std+0x38>)
 8015714:	6263      	str	r3, [r4, #36]	; 0x24
 8015716:	4b05      	ldr	r3, [pc, #20]	; (801572c <std+0x3c>)
 8015718:	62a3      	str	r3, [r4, #40]	; 0x28
 801571a:	4b05      	ldr	r3, [pc, #20]	; (8015730 <std+0x40>)
 801571c:	62e3      	str	r3, [r4, #44]	; 0x2c
 801571e:	4b05      	ldr	r3, [pc, #20]	; (8015734 <std+0x44>)
 8015720:	6224      	str	r4, [r4, #32]
 8015722:	6323      	str	r3, [r4, #48]	; 0x30
 8015724:	bd10      	pop	{r4, pc}
 8015726:	bf00      	nop
 8015728:	08016b21 	.word	0x08016b21
 801572c:	08016b47 	.word	0x08016b47
 8015730:	08016b7f 	.word	0x08016b7f
 8015734:	08016ba3 	.word	0x08016ba3

08015738 <_cleanup_r>:
 8015738:	4901      	ldr	r1, [pc, #4]	; (8015740 <_cleanup_r+0x8>)
 801573a:	f000 b8af 	b.w	801589c <_fwalk_reent>
 801573e:	bf00      	nop
 8015740:	08018ac5 	.word	0x08018ac5

08015744 <__sfmoreglue>:
 8015744:	b570      	push	{r4, r5, r6, lr}
 8015746:	1e4a      	subs	r2, r1, #1
 8015748:	2568      	movs	r5, #104	; 0x68
 801574a:	4355      	muls	r5, r2
 801574c:	460e      	mov	r6, r1
 801574e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8015752:	f000 f973 	bl	8015a3c <_malloc_r>
 8015756:	4604      	mov	r4, r0
 8015758:	b140      	cbz	r0, 801576c <__sfmoreglue+0x28>
 801575a:	2100      	movs	r1, #0
 801575c:	e9c0 1600 	strd	r1, r6, [r0]
 8015760:	300c      	adds	r0, #12
 8015762:	60a0      	str	r0, [r4, #8]
 8015764:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8015768:	f000 f910 	bl	801598c <memset>
 801576c:	4620      	mov	r0, r4
 801576e:	bd70      	pop	{r4, r5, r6, pc}

08015770 <__sfp_lock_acquire>:
 8015770:	4801      	ldr	r0, [pc, #4]	; (8015778 <__sfp_lock_acquire+0x8>)
 8015772:	f000 b8d8 	b.w	8015926 <__retarget_lock_acquire_recursive>
 8015776:	bf00      	nop
 8015778:	2000739c 	.word	0x2000739c

0801577c <__sfp_lock_release>:
 801577c:	4801      	ldr	r0, [pc, #4]	; (8015784 <__sfp_lock_release+0x8>)
 801577e:	f000 b8d3 	b.w	8015928 <__retarget_lock_release_recursive>
 8015782:	bf00      	nop
 8015784:	2000739c 	.word	0x2000739c

08015788 <__sinit_lock_acquire>:
 8015788:	4801      	ldr	r0, [pc, #4]	; (8015790 <__sinit_lock_acquire+0x8>)
 801578a:	f000 b8cc 	b.w	8015926 <__retarget_lock_acquire_recursive>
 801578e:	bf00      	nop
 8015790:	20007397 	.word	0x20007397

08015794 <__sinit_lock_release>:
 8015794:	4801      	ldr	r0, [pc, #4]	; (801579c <__sinit_lock_release+0x8>)
 8015796:	f000 b8c7 	b.w	8015928 <__retarget_lock_release_recursive>
 801579a:	bf00      	nop
 801579c:	20007397 	.word	0x20007397

080157a0 <__sinit>:
 80157a0:	b510      	push	{r4, lr}
 80157a2:	4604      	mov	r4, r0
 80157a4:	f7ff fff0 	bl	8015788 <__sinit_lock_acquire>
 80157a8:	69a3      	ldr	r3, [r4, #24]
 80157aa:	b11b      	cbz	r3, 80157b4 <__sinit+0x14>
 80157ac:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80157b0:	f7ff bff0 	b.w	8015794 <__sinit_lock_release>
 80157b4:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80157b8:	6523      	str	r3, [r4, #80]	; 0x50
 80157ba:	4b13      	ldr	r3, [pc, #76]	; (8015808 <__sinit+0x68>)
 80157bc:	4a13      	ldr	r2, [pc, #76]	; (801580c <__sinit+0x6c>)
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	62a2      	str	r2, [r4, #40]	; 0x28
 80157c2:	42a3      	cmp	r3, r4
 80157c4:	bf04      	itt	eq
 80157c6:	2301      	moveq	r3, #1
 80157c8:	61a3      	streq	r3, [r4, #24]
 80157ca:	4620      	mov	r0, r4
 80157cc:	f000 f820 	bl	8015810 <__sfp>
 80157d0:	6060      	str	r0, [r4, #4]
 80157d2:	4620      	mov	r0, r4
 80157d4:	f000 f81c 	bl	8015810 <__sfp>
 80157d8:	60a0      	str	r0, [r4, #8]
 80157da:	4620      	mov	r0, r4
 80157dc:	f000 f818 	bl	8015810 <__sfp>
 80157e0:	2200      	movs	r2, #0
 80157e2:	60e0      	str	r0, [r4, #12]
 80157e4:	2104      	movs	r1, #4
 80157e6:	6860      	ldr	r0, [r4, #4]
 80157e8:	f7ff ff82 	bl	80156f0 <std>
 80157ec:	68a0      	ldr	r0, [r4, #8]
 80157ee:	2201      	movs	r2, #1
 80157f0:	2109      	movs	r1, #9
 80157f2:	f7ff ff7d 	bl	80156f0 <std>
 80157f6:	68e0      	ldr	r0, [r4, #12]
 80157f8:	2202      	movs	r2, #2
 80157fa:	2112      	movs	r1, #18
 80157fc:	f7ff ff78 	bl	80156f0 <std>
 8015800:	2301      	movs	r3, #1
 8015802:	61a3      	str	r3, [r4, #24]
 8015804:	e7d2      	b.n	80157ac <__sinit+0xc>
 8015806:	bf00      	nop
 8015808:	0801cb24 	.word	0x0801cb24
 801580c:	08015739 	.word	0x08015739

08015810 <__sfp>:
 8015810:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015812:	4607      	mov	r7, r0
 8015814:	f7ff ffac 	bl	8015770 <__sfp_lock_acquire>
 8015818:	4b1e      	ldr	r3, [pc, #120]	; (8015894 <__sfp+0x84>)
 801581a:	681e      	ldr	r6, [r3, #0]
 801581c:	69b3      	ldr	r3, [r6, #24]
 801581e:	b913      	cbnz	r3, 8015826 <__sfp+0x16>
 8015820:	4630      	mov	r0, r6
 8015822:	f7ff ffbd 	bl	80157a0 <__sinit>
 8015826:	3648      	adds	r6, #72	; 0x48
 8015828:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 801582c:	3b01      	subs	r3, #1
 801582e:	d503      	bpl.n	8015838 <__sfp+0x28>
 8015830:	6833      	ldr	r3, [r6, #0]
 8015832:	b30b      	cbz	r3, 8015878 <__sfp+0x68>
 8015834:	6836      	ldr	r6, [r6, #0]
 8015836:	e7f7      	b.n	8015828 <__sfp+0x18>
 8015838:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 801583c:	b9d5      	cbnz	r5, 8015874 <__sfp+0x64>
 801583e:	4b16      	ldr	r3, [pc, #88]	; (8015898 <__sfp+0x88>)
 8015840:	60e3      	str	r3, [r4, #12]
 8015842:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8015846:	6665      	str	r5, [r4, #100]	; 0x64
 8015848:	f000 f86c 	bl	8015924 <__retarget_lock_init_recursive>
 801584c:	f7ff ff96 	bl	801577c <__sfp_lock_release>
 8015850:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8015854:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8015858:	6025      	str	r5, [r4, #0]
 801585a:	61a5      	str	r5, [r4, #24]
 801585c:	2208      	movs	r2, #8
 801585e:	4629      	mov	r1, r5
 8015860:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8015864:	f000 f892 	bl	801598c <memset>
 8015868:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 801586c:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8015870:	4620      	mov	r0, r4
 8015872:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015874:	3468      	adds	r4, #104	; 0x68
 8015876:	e7d9      	b.n	801582c <__sfp+0x1c>
 8015878:	2104      	movs	r1, #4
 801587a:	4638      	mov	r0, r7
 801587c:	f7ff ff62 	bl	8015744 <__sfmoreglue>
 8015880:	4604      	mov	r4, r0
 8015882:	6030      	str	r0, [r6, #0]
 8015884:	2800      	cmp	r0, #0
 8015886:	d1d5      	bne.n	8015834 <__sfp+0x24>
 8015888:	f7ff ff78 	bl	801577c <__sfp_lock_release>
 801588c:	230c      	movs	r3, #12
 801588e:	603b      	str	r3, [r7, #0]
 8015890:	e7ee      	b.n	8015870 <__sfp+0x60>
 8015892:	bf00      	nop
 8015894:	0801cb24 	.word	0x0801cb24
 8015898:	ffff0001 	.word	0xffff0001

0801589c <_fwalk_reent>:
 801589c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80158a0:	4606      	mov	r6, r0
 80158a2:	4688      	mov	r8, r1
 80158a4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80158a8:	2700      	movs	r7, #0
 80158aa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80158ae:	f1b9 0901 	subs.w	r9, r9, #1
 80158b2:	d505      	bpl.n	80158c0 <_fwalk_reent+0x24>
 80158b4:	6824      	ldr	r4, [r4, #0]
 80158b6:	2c00      	cmp	r4, #0
 80158b8:	d1f7      	bne.n	80158aa <_fwalk_reent+0xe>
 80158ba:	4638      	mov	r0, r7
 80158bc:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80158c0:	89ab      	ldrh	r3, [r5, #12]
 80158c2:	2b01      	cmp	r3, #1
 80158c4:	d907      	bls.n	80158d6 <_fwalk_reent+0x3a>
 80158c6:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80158ca:	3301      	adds	r3, #1
 80158cc:	d003      	beq.n	80158d6 <_fwalk_reent+0x3a>
 80158ce:	4629      	mov	r1, r5
 80158d0:	4630      	mov	r0, r6
 80158d2:	47c0      	blx	r8
 80158d4:	4307      	orrs	r7, r0
 80158d6:	3568      	adds	r5, #104	; 0x68
 80158d8:	e7e9      	b.n	80158ae <_fwalk_reent+0x12>
	...

080158dc <__libc_init_array>:
 80158dc:	b570      	push	{r4, r5, r6, lr}
 80158de:	4d0d      	ldr	r5, [pc, #52]	; (8015914 <__libc_init_array+0x38>)
 80158e0:	4c0d      	ldr	r4, [pc, #52]	; (8015918 <__libc_init_array+0x3c>)
 80158e2:	1b64      	subs	r4, r4, r5
 80158e4:	10a4      	asrs	r4, r4, #2
 80158e6:	2600      	movs	r6, #0
 80158e8:	42a6      	cmp	r6, r4
 80158ea:	d109      	bne.n	8015900 <__libc_init_array+0x24>
 80158ec:	4d0b      	ldr	r5, [pc, #44]	; (801591c <__libc_init_array+0x40>)
 80158ee:	4c0c      	ldr	r4, [pc, #48]	; (8015920 <__libc_init_array+0x44>)
 80158f0:	f005 f8c0 	bl	801aa74 <_init>
 80158f4:	1b64      	subs	r4, r4, r5
 80158f6:	10a4      	asrs	r4, r4, #2
 80158f8:	2600      	movs	r6, #0
 80158fa:	42a6      	cmp	r6, r4
 80158fc:	d105      	bne.n	801590a <__libc_init_array+0x2e>
 80158fe:	bd70      	pop	{r4, r5, r6, pc}
 8015900:	f855 3b04 	ldr.w	r3, [r5], #4
 8015904:	4798      	blx	r3
 8015906:	3601      	adds	r6, #1
 8015908:	e7ee      	b.n	80158e8 <__libc_init_array+0xc>
 801590a:	f855 3b04 	ldr.w	r3, [r5], #4
 801590e:	4798      	blx	r3
 8015910:	3601      	adds	r6, #1
 8015912:	e7f2      	b.n	80158fa <__libc_init_array+0x1e>
 8015914:	0801ce90 	.word	0x0801ce90
 8015918:	0801ce90 	.word	0x0801ce90
 801591c:	0801ce90 	.word	0x0801ce90
 8015920:	0801ce98 	.word	0x0801ce98

08015924 <__retarget_lock_init_recursive>:
 8015924:	4770      	bx	lr

08015926 <__retarget_lock_acquire_recursive>:
 8015926:	4770      	bx	lr

08015928 <__retarget_lock_release_recursive>:
 8015928:	4770      	bx	lr
	...

0801592c <malloc>:
 801592c:	4b02      	ldr	r3, [pc, #8]	; (8015938 <malloc+0xc>)
 801592e:	4601      	mov	r1, r0
 8015930:	6818      	ldr	r0, [r3, #0]
 8015932:	f000 b883 	b.w	8015a3c <_malloc_r>
 8015936:	bf00      	nop
 8015938:	20000090 	.word	0x20000090

0801593c <memcpy>:
 801593c:	440a      	add	r2, r1
 801593e:	4291      	cmp	r1, r2
 8015940:	f100 33ff 	add.w	r3, r0, #4294967295
 8015944:	d100      	bne.n	8015948 <memcpy+0xc>
 8015946:	4770      	bx	lr
 8015948:	b510      	push	{r4, lr}
 801594a:	f811 4b01 	ldrb.w	r4, [r1], #1
 801594e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8015952:	4291      	cmp	r1, r2
 8015954:	d1f9      	bne.n	801594a <memcpy+0xe>
 8015956:	bd10      	pop	{r4, pc}

08015958 <memmove>:
 8015958:	4288      	cmp	r0, r1
 801595a:	b510      	push	{r4, lr}
 801595c:	eb01 0402 	add.w	r4, r1, r2
 8015960:	d902      	bls.n	8015968 <memmove+0x10>
 8015962:	4284      	cmp	r4, r0
 8015964:	4623      	mov	r3, r4
 8015966:	d807      	bhi.n	8015978 <memmove+0x20>
 8015968:	1e43      	subs	r3, r0, #1
 801596a:	42a1      	cmp	r1, r4
 801596c:	d008      	beq.n	8015980 <memmove+0x28>
 801596e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015972:	f803 2f01 	strb.w	r2, [r3, #1]!
 8015976:	e7f8      	b.n	801596a <memmove+0x12>
 8015978:	4402      	add	r2, r0
 801597a:	4601      	mov	r1, r0
 801597c:	428a      	cmp	r2, r1
 801597e:	d100      	bne.n	8015982 <memmove+0x2a>
 8015980:	bd10      	pop	{r4, pc}
 8015982:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8015986:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801598a:	e7f7      	b.n	801597c <memmove+0x24>

0801598c <memset>:
 801598c:	4402      	add	r2, r0
 801598e:	4603      	mov	r3, r0
 8015990:	4293      	cmp	r3, r2
 8015992:	d100      	bne.n	8015996 <memset+0xa>
 8015994:	4770      	bx	lr
 8015996:	f803 1b01 	strb.w	r1, [r3], #1
 801599a:	e7f9      	b.n	8015990 <memset+0x4>

0801599c <_free_r>:
 801599c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 801599e:	2900      	cmp	r1, #0
 80159a0:	d048      	beq.n	8015a34 <_free_r+0x98>
 80159a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80159a6:	9001      	str	r0, [sp, #4]
 80159a8:	2b00      	cmp	r3, #0
 80159aa:	f1a1 0404 	sub.w	r4, r1, #4
 80159ae:	bfb8      	it	lt
 80159b0:	18e4      	addlt	r4, r4, r3
 80159b2:	f003 fcd1 	bl	8019358 <__malloc_lock>
 80159b6:	4a20      	ldr	r2, [pc, #128]	; (8015a38 <_free_r+0x9c>)
 80159b8:	9801      	ldr	r0, [sp, #4]
 80159ba:	6813      	ldr	r3, [r2, #0]
 80159bc:	4615      	mov	r5, r2
 80159be:	b933      	cbnz	r3, 80159ce <_free_r+0x32>
 80159c0:	6063      	str	r3, [r4, #4]
 80159c2:	6014      	str	r4, [r2, #0]
 80159c4:	b003      	add	sp, #12
 80159c6:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80159ca:	f003 bccb 	b.w	8019364 <__malloc_unlock>
 80159ce:	42a3      	cmp	r3, r4
 80159d0:	d90b      	bls.n	80159ea <_free_r+0x4e>
 80159d2:	6821      	ldr	r1, [r4, #0]
 80159d4:	1862      	adds	r2, r4, r1
 80159d6:	4293      	cmp	r3, r2
 80159d8:	bf04      	itt	eq
 80159da:	681a      	ldreq	r2, [r3, #0]
 80159dc:	685b      	ldreq	r3, [r3, #4]
 80159de:	6063      	str	r3, [r4, #4]
 80159e0:	bf04      	itt	eq
 80159e2:	1852      	addeq	r2, r2, r1
 80159e4:	6022      	streq	r2, [r4, #0]
 80159e6:	602c      	str	r4, [r5, #0]
 80159e8:	e7ec      	b.n	80159c4 <_free_r+0x28>
 80159ea:	461a      	mov	r2, r3
 80159ec:	685b      	ldr	r3, [r3, #4]
 80159ee:	b10b      	cbz	r3, 80159f4 <_free_r+0x58>
 80159f0:	42a3      	cmp	r3, r4
 80159f2:	d9fa      	bls.n	80159ea <_free_r+0x4e>
 80159f4:	6811      	ldr	r1, [r2, #0]
 80159f6:	1855      	adds	r5, r2, r1
 80159f8:	42a5      	cmp	r5, r4
 80159fa:	d10b      	bne.n	8015a14 <_free_r+0x78>
 80159fc:	6824      	ldr	r4, [r4, #0]
 80159fe:	4421      	add	r1, r4
 8015a00:	1854      	adds	r4, r2, r1
 8015a02:	42a3      	cmp	r3, r4
 8015a04:	6011      	str	r1, [r2, #0]
 8015a06:	d1dd      	bne.n	80159c4 <_free_r+0x28>
 8015a08:	681c      	ldr	r4, [r3, #0]
 8015a0a:	685b      	ldr	r3, [r3, #4]
 8015a0c:	6053      	str	r3, [r2, #4]
 8015a0e:	4421      	add	r1, r4
 8015a10:	6011      	str	r1, [r2, #0]
 8015a12:	e7d7      	b.n	80159c4 <_free_r+0x28>
 8015a14:	d902      	bls.n	8015a1c <_free_r+0x80>
 8015a16:	230c      	movs	r3, #12
 8015a18:	6003      	str	r3, [r0, #0]
 8015a1a:	e7d3      	b.n	80159c4 <_free_r+0x28>
 8015a1c:	6825      	ldr	r5, [r4, #0]
 8015a1e:	1961      	adds	r1, r4, r5
 8015a20:	428b      	cmp	r3, r1
 8015a22:	bf04      	itt	eq
 8015a24:	6819      	ldreq	r1, [r3, #0]
 8015a26:	685b      	ldreq	r3, [r3, #4]
 8015a28:	6063      	str	r3, [r4, #4]
 8015a2a:	bf04      	itt	eq
 8015a2c:	1949      	addeq	r1, r1, r5
 8015a2e:	6021      	streq	r1, [r4, #0]
 8015a30:	6054      	str	r4, [r2, #4]
 8015a32:	e7c7      	b.n	80159c4 <_free_r+0x28>
 8015a34:	b003      	add	sp, #12
 8015a36:	bd30      	pop	{r4, r5, pc}
 8015a38:	20005ac0 	.word	0x20005ac0

08015a3c <_malloc_r>:
 8015a3c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015a3e:	1ccd      	adds	r5, r1, #3
 8015a40:	f025 0503 	bic.w	r5, r5, #3
 8015a44:	3508      	adds	r5, #8
 8015a46:	2d0c      	cmp	r5, #12
 8015a48:	bf38      	it	cc
 8015a4a:	250c      	movcc	r5, #12
 8015a4c:	2d00      	cmp	r5, #0
 8015a4e:	4606      	mov	r6, r0
 8015a50:	db01      	blt.n	8015a56 <_malloc_r+0x1a>
 8015a52:	42a9      	cmp	r1, r5
 8015a54:	d903      	bls.n	8015a5e <_malloc_r+0x22>
 8015a56:	230c      	movs	r3, #12
 8015a58:	6033      	str	r3, [r6, #0]
 8015a5a:	2000      	movs	r0, #0
 8015a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015a5e:	f003 fc7b 	bl	8019358 <__malloc_lock>
 8015a62:	4921      	ldr	r1, [pc, #132]	; (8015ae8 <_malloc_r+0xac>)
 8015a64:	680a      	ldr	r2, [r1, #0]
 8015a66:	4614      	mov	r4, r2
 8015a68:	b99c      	cbnz	r4, 8015a92 <_malloc_r+0x56>
 8015a6a:	4f20      	ldr	r7, [pc, #128]	; (8015aec <_malloc_r+0xb0>)
 8015a6c:	683b      	ldr	r3, [r7, #0]
 8015a6e:	b923      	cbnz	r3, 8015a7a <_malloc_r+0x3e>
 8015a70:	4621      	mov	r1, r4
 8015a72:	4630      	mov	r0, r6
 8015a74:	f000 ffae 	bl	80169d4 <_sbrk_r>
 8015a78:	6038      	str	r0, [r7, #0]
 8015a7a:	4629      	mov	r1, r5
 8015a7c:	4630      	mov	r0, r6
 8015a7e:	f000 ffa9 	bl	80169d4 <_sbrk_r>
 8015a82:	1c43      	adds	r3, r0, #1
 8015a84:	d123      	bne.n	8015ace <_malloc_r+0x92>
 8015a86:	230c      	movs	r3, #12
 8015a88:	6033      	str	r3, [r6, #0]
 8015a8a:	4630      	mov	r0, r6
 8015a8c:	f003 fc6a 	bl	8019364 <__malloc_unlock>
 8015a90:	e7e3      	b.n	8015a5a <_malloc_r+0x1e>
 8015a92:	6823      	ldr	r3, [r4, #0]
 8015a94:	1b5b      	subs	r3, r3, r5
 8015a96:	d417      	bmi.n	8015ac8 <_malloc_r+0x8c>
 8015a98:	2b0b      	cmp	r3, #11
 8015a9a:	d903      	bls.n	8015aa4 <_malloc_r+0x68>
 8015a9c:	6023      	str	r3, [r4, #0]
 8015a9e:	441c      	add	r4, r3
 8015aa0:	6025      	str	r5, [r4, #0]
 8015aa2:	e004      	b.n	8015aae <_malloc_r+0x72>
 8015aa4:	6863      	ldr	r3, [r4, #4]
 8015aa6:	42a2      	cmp	r2, r4
 8015aa8:	bf0c      	ite	eq
 8015aaa:	600b      	streq	r3, [r1, #0]
 8015aac:	6053      	strne	r3, [r2, #4]
 8015aae:	4630      	mov	r0, r6
 8015ab0:	f003 fc58 	bl	8019364 <__malloc_unlock>
 8015ab4:	f104 000b 	add.w	r0, r4, #11
 8015ab8:	1d23      	adds	r3, r4, #4
 8015aba:	f020 0007 	bic.w	r0, r0, #7
 8015abe:	1ac2      	subs	r2, r0, r3
 8015ac0:	d0cc      	beq.n	8015a5c <_malloc_r+0x20>
 8015ac2:	1a1b      	subs	r3, r3, r0
 8015ac4:	50a3      	str	r3, [r4, r2]
 8015ac6:	e7c9      	b.n	8015a5c <_malloc_r+0x20>
 8015ac8:	4622      	mov	r2, r4
 8015aca:	6864      	ldr	r4, [r4, #4]
 8015acc:	e7cc      	b.n	8015a68 <_malloc_r+0x2c>
 8015ace:	1cc4      	adds	r4, r0, #3
 8015ad0:	f024 0403 	bic.w	r4, r4, #3
 8015ad4:	42a0      	cmp	r0, r4
 8015ad6:	d0e3      	beq.n	8015aa0 <_malloc_r+0x64>
 8015ad8:	1a21      	subs	r1, r4, r0
 8015ada:	4630      	mov	r0, r6
 8015adc:	f000 ff7a 	bl	80169d4 <_sbrk_r>
 8015ae0:	3001      	adds	r0, #1
 8015ae2:	d1dd      	bne.n	8015aa0 <_malloc_r+0x64>
 8015ae4:	e7cf      	b.n	8015a86 <_malloc_r+0x4a>
 8015ae6:	bf00      	nop
 8015ae8:	20005ac0 	.word	0x20005ac0
 8015aec:	20005ac4 	.word	0x20005ac4

08015af0 <__cvt>:
 8015af0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8015af4:	ec55 4b10 	vmov	r4, r5, d0
 8015af8:	2d00      	cmp	r5, #0
 8015afa:	460e      	mov	r6, r1
 8015afc:	4619      	mov	r1, r3
 8015afe:	462b      	mov	r3, r5
 8015b00:	bfbb      	ittet	lt
 8015b02:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8015b06:	461d      	movlt	r5, r3
 8015b08:	2300      	movge	r3, #0
 8015b0a:	232d      	movlt	r3, #45	; 0x2d
 8015b0c:	700b      	strb	r3, [r1, #0]
 8015b0e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8015b10:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8015b14:	4691      	mov	r9, r2
 8015b16:	f023 0820 	bic.w	r8, r3, #32
 8015b1a:	bfbc      	itt	lt
 8015b1c:	4622      	movlt	r2, r4
 8015b1e:	4614      	movlt	r4, r2
 8015b20:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015b24:	d005      	beq.n	8015b32 <__cvt+0x42>
 8015b26:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8015b2a:	d100      	bne.n	8015b2e <__cvt+0x3e>
 8015b2c:	3601      	adds	r6, #1
 8015b2e:	2102      	movs	r1, #2
 8015b30:	e000      	b.n	8015b34 <__cvt+0x44>
 8015b32:	2103      	movs	r1, #3
 8015b34:	ab03      	add	r3, sp, #12
 8015b36:	9301      	str	r3, [sp, #4]
 8015b38:	ab02      	add	r3, sp, #8
 8015b3a:	9300      	str	r3, [sp, #0]
 8015b3c:	ec45 4b10 	vmov	d0, r4, r5
 8015b40:	4653      	mov	r3, sl
 8015b42:	4632      	mov	r2, r6
 8015b44:	f002 f94c 	bl	8017de0 <_dtoa_r>
 8015b48:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8015b4c:	4607      	mov	r7, r0
 8015b4e:	d102      	bne.n	8015b56 <__cvt+0x66>
 8015b50:	f019 0f01 	tst.w	r9, #1
 8015b54:	d022      	beq.n	8015b9c <__cvt+0xac>
 8015b56:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8015b5a:	eb07 0906 	add.w	r9, r7, r6
 8015b5e:	d110      	bne.n	8015b82 <__cvt+0x92>
 8015b60:	783b      	ldrb	r3, [r7, #0]
 8015b62:	2b30      	cmp	r3, #48	; 0x30
 8015b64:	d10a      	bne.n	8015b7c <__cvt+0x8c>
 8015b66:	2200      	movs	r2, #0
 8015b68:	2300      	movs	r3, #0
 8015b6a:	4620      	mov	r0, r4
 8015b6c:	4629      	mov	r1, r5
 8015b6e:	f7ea ffcb 	bl	8000b08 <__aeabi_dcmpeq>
 8015b72:	b918      	cbnz	r0, 8015b7c <__cvt+0x8c>
 8015b74:	f1c6 0601 	rsb	r6, r6, #1
 8015b78:	f8ca 6000 	str.w	r6, [sl]
 8015b7c:	f8da 3000 	ldr.w	r3, [sl]
 8015b80:	4499      	add	r9, r3
 8015b82:	2200      	movs	r2, #0
 8015b84:	2300      	movs	r3, #0
 8015b86:	4620      	mov	r0, r4
 8015b88:	4629      	mov	r1, r5
 8015b8a:	f7ea ffbd 	bl	8000b08 <__aeabi_dcmpeq>
 8015b8e:	b108      	cbz	r0, 8015b94 <__cvt+0xa4>
 8015b90:	f8cd 900c 	str.w	r9, [sp, #12]
 8015b94:	2230      	movs	r2, #48	; 0x30
 8015b96:	9b03      	ldr	r3, [sp, #12]
 8015b98:	454b      	cmp	r3, r9
 8015b9a:	d307      	bcc.n	8015bac <__cvt+0xbc>
 8015b9c:	9b03      	ldr	r3, [sp, #12]
 8015b9e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8015ba0:	1bdb      	subs	r3, r3, r7
 8015ba2:	4638      	mov	r0, r7
 8015ba4:	6013      	str	r3, [r2, #0]
 8015ba6:	b004      	add	sp, #16
 8015ba8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015bac:	1c59      	adds	r1, r3, #1
 8015bae:	9103      	str	r1, [sp, #12]
 8015bb0:	701a      	strb	r2, [r3, #0]
 8015bb2:	e7f0      	b.n	8015b96 <__cvt+0xa6>

08015bb4 <__exponent>:
 8015bb4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8015bb6:	4603      	mov	r3, r0
 8015bb8:	2900      	cmp	r1, #0
 8015bba:	bfb8      	it	lt
 8015bbc:	4249      	neglt	r1, r1
 8015bbe:	f803 2b02 	strb.w	r2, [r3], #2
 8015bc2:	bfb4      	ite	lt
 8015bc4:	222d      	movlt	r2, #45	; 0x2d
 8015bc6:	222b      	movge	r2, #43	; 0x2b
 8015bc8:	2909      	cmp	r1, #9
 8015bca:	7042      	strb	r2, [r0, #1]
 8015bcc:	dd2a      	ble.n	8015c24 <__exponent+0x70>
 8015bce:	f10d 0407 	add.w	r4, sp, #7
 8015bd2:	46a4      	mov	ip, r4
 8015bd4:	270a      	movs	r7, #10
 8015bd6:	46a6      	mov	lr, r4
 8015bd8:	460a      	mov	r2, r1
 8015bda:	fb91 f6f7 	sdiv	r6, r1, r7
 8015bde:	fb07 1516 	mls	r5, r7, r6, r1
 8015be2:	3530      	adds	r5, #48	; 0x30
 8015be4:	2a63      	cmp	r2, #99	; 0x63
 8015be6:	f104 34ff 	add.w	r4, r4, #4294967295
 8015bea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8015bee:	4631      	mov	r1, r6
 8015bf0:	dcf1      	bgt.n	8015bd6 <__exponent+0x22>
 8015bf2:	3130      	adds	r1, #48	; 0x30
 8015bf4:	f1ae 0502 	sub.w	r5, lr, #2
 8015bf8:	f804 1c01 	strb.w	r1, [r4, #-1]
 8015bfc:	1c44      	adds	r4, r0, #1
 8015bfe:	4629      	mov	r1, r5
 8015c00:	4561      	cmp	r1, ip
 8015c02:	d30a      	bcc.n	8015c1a <__exponent+0x66>
 8015c04:	f10d 0209 	add.w	r2, sp, #9
 8015c08:	eba2 020e 	sub.w	r2, r2, lr
 8015c0c:	4565      	cmp	r5, ip
 8015c0e:	bf88      	it	hi
 8015c10:	2200      	movhi	r2, #0
 8015c12:	4413      	add	r3, r2
 8015c14:	1a18      	subs	r0, r3, r0
 8015c16:	b003      	add	sp, #12
 8015c18:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015c1a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8015c1e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8015c22:	e7ed      	b.n	8015c00 <__exponent+0x4c>
 8015c24:	2330      	movs	r3, #48	; 0x30
 8015c26:	3130      	adds	r1, #48	; 0x30
 8015c28:	7083      	strb	r3, [r0, #2]
 8015c2a:	70c1      	strb	r1, [r0, #3]
 8015c2c:	1d03      	adds	r3, r0, #4
 8015c2e:	e7f1      	b.n	8015c14 <__exponent+0x60>

08015c30 <_printf_float>:
 8015c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c34:	ed2d 8b02 	vpush	{d8}
 8015c38:	b08d      	sub	sp, #52	; 0x34
 8015c3a:	460c      	mov	r4, r1
 8015c3c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8015c40:	4616      	mov	r6, r2
 8015c42:	461f      	mov	r7, r3
 8015c44:	4605      	mov	r5, r0
 8015c46:	f003 fafb 	bl	8019240 <_localeconv_r>
 8015c4a:	f8d0 a000 	ldr.w	sl, [r0]
 8015c4e:	4650      	mov	r0, sl
 8015c50:	f7ea fad8 	bl	8000204 <strlen>
 8015c54:	2300      	movs	r3, #0
 8015c56:	930a      	str	r3, [sp, #40]	; 0x28
 8015c58:	6823      	ldr	r3, [r4, #0]
 8015c5a:	9305      	str	r3, [sp, #20]
 8015c5c:	f8d8 3000 	ldr.w	r3, [r8]
 8015c60:	f894 b018 	ldrb.w	fp, [r4, #24]
 8015c64:	3307      	adds	r3, #7
 8015c66:	f023 0307 	bic.w	r3, r3, #7
 8015c6a:	f103 0208 	add.w	r2, r3, #8
 8015c6e:	f8c8 2000 	str.w	r2, [r8]
 8015c72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8015c76:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8015c7a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8015c7e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8015c82:	9307      	str	r3, [sp, #28]
 8015c84:	f8cd 8018 	str.w	r8, [sp, #24]
 8015c88:	ee08 0a10 	vmov	s16, r0
 8015c8c:	4b9f      	ldr	r3, [pc, #636]	; (8015f0c <_printf_float+0x2dc>)
 8015c8e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015c92:	f04f 32ff 	mov.w	r2, #4294967295
 8015c96:	f7ea ff69 	bl	8000b6c <__aeabi_dcmpun>
 8015c9a:	bb88      	cbnz	r0, 8015d00 <_printf_float+0xd0>
 8015c9c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8015ca0:	4b9a      	ldr	r3, [pc, #616]	; (8015f0c <_printf_float+0x2dc>)
 8015ca2:	f04f 32ff 	mov.w	r2, #4294967295
 8015ca6:	f7ea ff43 	bl	8000b30 <__aeabi_dcmple>
 8015caa:	bb48      	cbnz	r0, 8015d00 <_printf_float+0xd0>
 8015cac:	2200      	movs	r2, #0
 8015cae:	2300      	movs	r3, #0
 8015cb0:	4640      	mov	r0, r8
 8015cb2:	4649      	mov	r1, r9
 8015cb4:	f7ea ff32 	bl	8000b1c <__aeabi_dcmplt>
 8015cb8:	b110      	cbz	r0, 8015cc0 <_printf_float+0x90>
 8015cba:	232d      	movs	r3, #45	; 0x2d
 8015cbc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015cc0:	4b93      	ldr	r3, [pc, #588]	; (8015f10 <_printf_float+0x2e0>)
 8015cc2:	4894      	ldr	r0, [pc, #592]	; (8015f14 <_printf_float+0x2e4>)
 8015cc4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8015cc8:	bf94      	ite	ls
 8015cca:	4698      	movls	r8, r3
 8015ccc:	4680      	movhi	r8, r0
 8015cce:	2303      	movs	r3, #3
 8015cd0:	6123      	str	r3, [r4, #16]
 8015cd2:	9b05      	ldr	r3, [sp, #20]
 8015cd4:	f023 0204 	bic.w	r2, r3, #4
 8015cd8:	6022      	str	r2, [r4, #0]
 8015cda:	f04f 0900 	mov.w	r9, #0
 8015cde:	9700      	str	r7, [sp, #0]
 8015ce0:	4633      	mov	r3, r6
 8015ce2:	aa0b      	add	r2, sp, #44	; 0x2c
 8015ce4:	4621      	mov	r1, r4
 8015ce6:	4628      	mov	r0, r5
 8015ce8:	f000 f9d8 	bl	801609c <_printf_common>
 8015cec:	3001      	adds	r0, #1
 8015cee:	f040 8090 	bne.w	8015e12 <_printf_float+0x1e2>
 8015cf2:	f04f 30ff 	mov.w	r0, #4294967295
 8015cf6:	b00d      	add	sp, #52	; 0x34
 8015cf8:	ecbd 8b02 	vpop	{d8}
 8015cfc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8015d00:	4642      	mov	r2, r8
 8015d02:	464b      	mov	r3, r9
 8015d04:	4640      	mov	r0, r8
 8015d06:	4649      	mov	r1, r9
 8015d08:	f7ea ff30 	bl	8000b6c <__aeabi_dcmpun>
 8015d0c:	b140      	cbz	r0, 8015d20 <_printf_float+0xf0>
 8015d0e:	464b      	mov	r3, r9
 8015d10:	2b00      	cmp	r3, #0
 8015d12:	bfbc      	itt	lt
 8015d14:	232d      	movlt	r3, #45	; 0x2d
 8015d16:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8015d1a:	487f      	ldr	r0, [pc, #508]	; (8015f18 <_printf_float+0x2e8>)
 8015d1c:	4b7f      	ldr	r3, [pc, #508]	; (8015f1c <_printf_float+0x2ec>)
 8015d1e:	e7d1      	b.n	8015cc4 <_printf_float+0x94>
 8015d20:	6863      	ldr	r3, [r4, #4]
 8015d22:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8015d26:	9206      	str	r2, [sp, #24]
 8015d28:	1c5a      	adds	r2, r3, #1
 8015d2a:	d13f      	bne.n	8015dac <_printf_float+0x17c>
 8015d2c:	2306      	movs	r3, #6
 8015d2e:	6063      	str	r3, [r4, #4]
 8015d30:	9b05      	ldr	r3, [sp, #20]
 8015d32:	6861      	ldr	r1, [r4, #4]
 8015d34:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8015d38:	2300      	movs	r3, #0
 8015d3a:	9303      	str	r3, [sp, #12]
 8015d3c:	ab0a      	add	r3, sp, #40	; 0x28
 8015d3e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8015d42:	ab09      	add	r3, sp, #36	; 0x24
 8015d44:	ec49 8b10 	vmov	d0, r8, r9
 8015d48:	9300      	str	r3, [sp, #0]
 8015d4a:	6022      	str	r2, [r4, #0]
 8015d4c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8015d50:	4628      	mov	r0, r5
 8015d52:	f7ff fecd 	bl	8015af0 <__cvt>
 8015d56:	9b06      	ldr	r3, [sp, #24]
 8015d58:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015d5a:	2b47      	cmp	r3, #71	; 0x47
 8015d5c:	4680      	mov	r8, r0
 8015d5e:	d108      	bne.n	8015d72 <_printf_float+0x142>
 8015d60:	1cc8      	adds	r0, r1, #3
 8015d62:	db02      	blt.n	8015d6a <_printf_float+0x13a>
 8015d64:	6863      	ldr	r3, [r4, #4]
 8015d66:	4299      	cmp	r1, r3
 8015d68:	dd41      	ble.n	8015dee <_printf_float+0x1be>
 8015d6a:	f1ab 0b02 	sub.w	fp, fp, #2
 8015d6e:	fa5f fb8b 	uxtb.w	fp, fp
 8015d72:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8015d76:	d820      	bhi.n	8015dba <_printf_float+0x18a>
 8015d78:	3901      	subs	r1, #1
 8015d7a:	465a      	mov	r2, fp
 8015d7c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8015d80:	9109      	str	r1, [sp, #36]	; 0x24
 8015d82:	f7ff ff17 	bl	8015bb4 <__exponent>
 8015d86:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015d88:	1813      	adds	r3, r2, r0
 8015d8a:	2a01      	cmp	r2, #1
 8015d8c:	4681      	mov	r9, r0
 8015d8e:	6123      	str	r3, [r4, #16]
 8015d90:	dc02      	bgt.n	8015d98 <_printf_float+0x168>
 8015d92:	6822      	ldr	r2, [r4, #0]
 8015d94:	07d2      	lsls	r2, r2, #31
 8015d96:	d501      	bpl.n	8015d9c <_printf_float+0x16c>
 8015d98:	3301      	adds	r3, #1
 8015d9a:	6123      	str	r3, [r4, #16]
 8015d9c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8015da0:	2b00      	cmp	r3, #0
 8015da2:	d09c      	beq.n	8015cde <_printf_float+0xae>
 8015da4:	232d      	movs	r3, #45	; 0x2d
 8015da6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8015daa:	e798      	b.n	8015cde <_printf_float+0xae>
 8015dac:	9a06      	ldr	r2, [sp, #24]
 8015dae:	2a47      	cmp	r2, #71	; 0x47
 8015db0:	d1be      	bne.n	8015d30 <_printf_float+0x100>
 8015db2:	2b00      	cmp	r3, #0
 8015db4:	d1bc      	bne.n	8015d30 <_printf_float+0x100>
 8015db6:	2301      	movs	r3, #1
 8015db8:	e7b9      	b.n	8015d2e <_printf_float+0xfe>
 8015dba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8015dbe:	d118      	bne.n	8015df2 <_printf_float+0x1c2>
 8015dc0:	2900      	cmp	r1, #0
 8015dc2:	6863      	ldr	r3, [r4, #4]
 8015dc4:	dd0b      	ble.n	8015dde <_printf_float+0x1ae>
 8015dc6:	6121      	str	r1, [r4, #16]
 8015dc8:	b913      	cbnz	r3, 8015dd0 <_printf_float+0x1a0>
 8015dca:	6822      	ldr	r2, [r4, #0]
 8015dcc:	07d0      	lsls	r0, r2, #31
 8015dce:	d502      	bpl.n	8015dd6 <_printf_float+0x1a6>
 8015dd0:	3301      	adds	r3, #1
 8015dd2:	440b      	add	r3, r1
 8015dd4:	6123      	str	r3, [r4, #16]
 8015dd6:	65a1      	str	r1, [r4, #88]	; 0x58
 8015dd8:	f04f 0900 	mov.w	r9, #0
 8015ddc:	e7de      	b.n	8015d9c <_printf_float+0x16c>
 8015dde:	b913      	cbnz	r3, 8015de6 <_printf_float+0x1b6>
 8015de0:	6822      	ldr	r2, [r4, #0]
 8015de2:	07d2      	lsls	r2, r2, #31
 8015de4:	d501      	bpl.n	8015dea <_printf_float+0x1ba>
 8015de6:	3302      	adds	r3, #2
 8015de8:	e7f4      	b.n	8015dd4 <_printf_float+0x1a4>
 8015dea:	2301      	movs	r3, #1
 8015dec:	e7f2      	b.n	8015dd4 <_printf_float+0x1a4>
 8015dee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8015df2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015df4:	4299      	cmp	r1, r3
 8015df6:	db05      	blt.n	8015e04 <_printf_float+0x1d4>
 8015df8:	6823      	ldr	r3, [r4, #0]
 8015dfa:	6121      	str	r1, [r4, #16]
 8015dfc:	07d8      	lsls	r0, r3, #31
 8015dfe:	d5ea      	bpl.n	8015dd6 <_printf_float+0x1a6>
 8015e00:	1c4b      	adds	r3, r1, #1
 8015e02:	e7e7      	b.n	8015dd4 <_printf_float+0x1a4>
 8015e04:	2900      	cmp	r1, #0
 8015e06:	bfd4      	ite	le
 8015e08:	f1c1 0202 	rsble	r2, r1, #2
 8015e0c:	2201      	movgt	r2, #1
 8015e0e:	4413      	add	r3, r2
 8015e10:	e7e0      	b.n	8015dd4 <_printf_float+0x1a4>
 8015e12:	6823      	ldr	r3, [r4, #0]
 8015e14:	055a      	lsls	r2, r3, #21
 8015e16:	d407      	bmi.n	8015e28 <_printf_float+0x1f8>
 8015e18:	6923      	ldr	r3, [r4, #16]
 8015e1a:	4642      	mov	r2, r8
 8015e1c:	4631      	mov	r1, r6
 8015e1e:	4628      	mov	r0, r5
 8015e20:	47b8      	blx	r7
 8015e22:	3001      	adds	r0, #1
 8015e24:	d12c      	bne.n	8015e80 <_printf_float+0x250>
 8015e26:	e764      	b.n	8015cf2 <_printf_float+0xc2>
 8015e28:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8015e2c:	f240 80e0 	bls.w	8015ff0 <_printf_float+0x3c0>
 8015e30:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8015e34:	2200      	movs	r2, #0
 8015e36:	2300      	movs	r3, #0
 8015e38:	f7ea fe66 	bl	8000b08 <__aeabi_dcmpeq>
 8015e3c:	2800      	cmp	r0, #0
 8015e3e:	d034      	beq.n	8015eaa <_printf_float+0x27a>
 8015e40:	4a37      	ldr	r2, [pc, #220]	; (8015f20 <_printf_float+0x2f0>)
 8015e42:	2301      	movs	r3, #1
 8015e44:	4631      	mov	r1, r6
 8015e46:	4628      	mov	r0, r5
 8015e48:	47b8      	blx	r7
 8015e4a:	3001      	adds	r0, #1
 8015e4c:	f43f af51 	beq.w	8015cf2 <_printf_float+0xc2>
 8015e50:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015e54:	429a      	cmp	r2, r3
 8015e56:	db02      	blt.n	8015e5e <_printf_float+0x22e>
 8015e58:	6823      	ldr	r3, [r4, #0]
 8015e5a:	07d8      	lsls	r0, r3, #31
 8015e5c:	d510      	bpl.n	8015e80 <_printf_float+0x250>
 8015e5e:	ee18 3a10 	vmov	r3, s16
 8015e62:	4652      	mov	r2, sl
 8015e64:	4631      	mov	r1, r6
 8015e66:	4628      	mov	r0, r5
 8015e68:	47b8      	blx	r7
 8015e6a:	3001      	adds	r0, #1
 8015e6c:	f43f af41 	beq.w	8015cf2 <_printf_float+0xc2>
 8015e70:	f04f 0800 	mov.w	r8, #0
 8015e74:	f104 091a 	add.w	r9, r4, #26
 8015e78:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015e7a:	3b01      	subs	r3, #1
 8015e7c:	4543      	cmp	r3, r8
 8015e7e:	dc09      	bgt.n	8015e94 <_printf_float+0x264>
 8015e80:	6823      	ldr	r3, [r4, #0]
 8015e82:	079b      	lsls	r3, r3, #30
 8015e84:	f100 8105 	bmi.w	8016092 <_printf_float+0x462>
 8015e88:	68e0      	ldr	r0, [r4, #12]
 8015e8a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8015e8c:	4298      	cmp	r0, r3
 8015e8e:	bfb8      	it	lt
 8015e90:	4618      	movlt	r0, r3
 8015e92:	e730      	b.n	8015cf6 <_printf_float+0xc6>
 8015e94:	2301      	movs	r3, #1
 8015e96:	464a      	mov	r2, r9
 8015e98:	4631      	mov	r1, r6
 8015e9a:	4628      	mov	r0, r5
 8015e9c:	47b8      	blx	r7
 8015e9e:	3001      	adds	r0, #1
 8015ea0:	f43f af27 	beq.w	8015cf2 <_printf_float+0xc2>
 8015ea4:	f108 0801 	add.w	r8, r8, #1
 8015ea8:	e7e6      	b.n	8015e78 <_printf_float+0x248>
 8015eaa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015eac:	2b00      	cmp	r3, #0
 8015eae:	dc39      	bgt.n	8015f24 <_printf_float+0x2f4>
 8015eb0:	4a1b      	ldr	r2, [pc, #108]	; (8015f20 <_printf_float+0x2f0>)
 8015eb2:	2301      	movs	r3, #1
 8015eb4:	4631      	mov	r1, r6
 8015eb6:	4628      	mov	r0, r5
 8015eb8:	47b8      	blx	r7
 8015eba:	3001      	adds	r0, #1
 8015ebc:	f43f af19 	beq.w	8015cf2 <_printf_float+0xc2>
 8015ec0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015ec4:	4313      	orrs	r3, r2
 8015ec6:	d102      	bne.n	8015ece <_printf_float+0x29e>
 8015ec8:	6823      	ldr	r3, [r4, #0]
 8015eca:	07d9      	lsls	r1, r3, #31
 8015ecc:	d5d8      	bpl.n	8015e80 <_printf_float+0x250>
 8015ece:	ee18 3a10 	vmov	r3, s16
 8015ed2:	4652      	mov	r2, sl
 8015ed4:	4631      	mov	r1, r6
 8015ed6:	4628      	mov	r0, r5
 8015ed8:	47b8      	blx	r7
 8015eda:	3001      	adds	r0, #1
 8015edc:	f43f af09 	beq.w	8015cf2 <_printf_float+0xc2>
 8015ee0:	f04f 0900 	mov.w	r9, #0
 8015ee4:	f104 0a1a 	add.w	sl, r4, #26
 8015ee8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8015eea:	425b      	negs	r3, r3
 8015eec:	454b      	cmp	r3, r9
 8015eee:	dc01      	bgt.n	8015ef4 <_printf_float+0x2c4>
 8015ef0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8015ef2:	e792      	b.n	8015e1a <_printf_float+0x1ea>
 8015ef4:	2301      	movs	r3, #1
 8015ef6:	4652      	mov	r2, sl
 8015ef8:	4631      	mov	r1, r6
 8015efa:	4628      	mov	r0, r5
 8015efc:	47b8      	blx	r7
 8015efe:	3001      	adds	r0, #1
 8015f00:	f43f aef7 	beq.w	8015cf2 <_printf_float+0xc2>
 8015f04:	f109 0901 	add.w	r9, r9, #1
 8015f08:	e7ee      	b.n	8015ee8 <_printf_float+0x2b8>
 8015f0a:	bf00      	nop
 8015f0c:	7fefffff 	.word	0x7fefffff
 8015f10:	0801cb28 	.word	0x0801cb28
 8015f14:	0801cb2c 	.word	0x0801cb2c
 8015f18:	0801cb34 	.word	0x0801cb34
 8015f1c:	0801cb30 	.word	0x0801cb30
 8015f20:	0801ce71 	.word	0x0801ce71
 8015f24:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015f26:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015f28:	429a      	cmp	r2, r3
 8015f2a:	bfa8      	it	ge
 8015f2c:	461a      	movge	r2, r3
 8015f2e:	2a00      	cmp	r2, #0
 8015f30:	4691      	mov	r9, r2
 8015f32:	dc37      	bgt.n	8015fa4 <_printf_float+0x374>
 8015f34:	f04f 0b00 	mov.w	fp, #0
 8015f38:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015f3c:	f104 021a 	add.w	r2, r4, #26
 8015f40:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8015f42:	9305      	str	r3, [sp, #20]
 8015f44:	eba3 0309 	sub.w	r3, r3, r9
 8015f48:	455b      	cmp	r3, fp
 8015f4a:	dc33      	bgt.n	8015fb4 <_printf_float+0x384>
 8015f4c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015f50:	429a      	cmp	r2, r3
 8015f52:	db3b      	blt.n	8015fcc <_printf_float+0x39c>
 8015f54:	6823      	ldr	r3, [r4, #0]
 8015f56:	07da      	lsls	r2, r3, #31
 8015f58:	d438      	bmi.n	8015fcc <_printf_float+0x39c>
 8015f5a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015f5c:	9b05      	ldr	r3, [sp, #20]
 8015f5e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8015f60:	1ad3      	subs	r3, r2, r3
 8015f62:	eba2 0901 	sub.w	r9, r2, r1
 8015f66:	4599      	cmp	r9, r3
 8015f68:	bfa8      	it	ge
 8015f6a:	4699      	movge	r9, r3
 8015f6c:	f1b9 0f00 	cmp.w	r9, #0
 8015f70:	dc35      	bgt.n	8015fde <_printf_float+0x3ae>
 8015f72:	f04f 0800 	mov.w	r8, #0
 8015f76:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8015f7a:	f104 0a1a 	add.w	sl, r4, #26
 8015f7e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8015f82:	1a9b      	subs	r3, r3, r2
 8015f84:	eba3 0309 	sub.w	r3, r3, r9
 8015f88:	4543      	cmp	r3, r8
 8015f8a:	f77f af79 	ble.w	8015e80 <_printf_float+0x250>
 8015f8e:	2301      	movs	r3, #1
 8015f90:	4652      	mov	r2, sl
 8015f92:	4631      	mov	r1, r6
 8015f94:	4628      	mov	r0, r5
 8015f96:	47b8      	blx	r7
 8015f98:	3001      	adds	r0, #1
 8015f9a:	f43f aeaa 	beq.w	8015cf2 <_printf_float+0xc2>
 8015f9e:	f108 0801 	add.w	r8, r8, #1
 8015fa2:	e7ec      	b.n	8015f7e <_printf_float+0x34e>
 8015fa4:	4613      	mov	r3, r2
 8015fa6:	4631      	mov	r1, r6
 8015fa8:	4642      	mov	r2, r8
 8015faa:	4628      	mov	r0, r5
 8015fac:	47b8      	blx	r7
 8015fae:	3001      	adds	r0, #1
 8015fb0:	d1c0      	bne.n	8015f34 <_printf_float+0x304>
 8015fb2:	e69e      	b.n	8015cf2 <_printf_float+0xc2>
 8015fb4:	2301      	movs	r3, #1
 8015fb6:	4631      	mov	r1, r6
 8015fb8:	4628      	mov	r0, r5
 8015fba:	9205      	str	r2, [sp, #20]
 8015fbc:	47b8      	blx	r7
 8015fbe:	3001      	adds	r0, #1
 8015fc0:	f43f ae97 	beq.w	8015cf2 <_printf_float+0xc2>
 8015fc4:	9a05      	ldr	r2, [sp, #20]
 8015fc6:	f10b 0b01 	add.w	fp, fp, #1
 8015fca:	e7b9      	b.n	8015f40 <_printf_float+0x310>
 8015fcc:	ee18 3a10 	vmov	r3, s16
 8015fd0:	4652      	mov	r2, sl
 8015fd2:	4631      	mov	r1, r6
 8015fd4:	4628      	mov	r0, r5
 8015fd6:	47b8      	blx	r7
 8015fd8:	3001      	adds	r0, #1
 8015fda:	d1be      	bne.n	8015f5a <_printf_float+0x32a>
 8015fdc:	e689      	b.n	8015cf2 <_printf_float+0xc2>
 8015fde:	9a05      	ldr	r2, [sp, #20]
 8015fe0:	464b      	mov	r3, r9
 8015fe2:	4442      	add	r2, r8
 8015fe4:	4631      	mov	r1, r6
 8015fe6:	4628      	mov	r0, r5
 8015fe8:	47b8      	blx	r7
 8015fea:	3001      	adds	r0, #1
 8015fec:	d1c1      	bne.n	8015f72 <_printf_float+0x342>
 8015fee:	e680      	b.n	8015cf2 <_printf_float+0xc2>
 8015ff0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8015ff2:	2a01      	cmp	r2, #1
 8015ff4:	dc01      	bgt.n	8015ffa <_printf_float+0x3ca>
 8015ff6:	07db      	lsls	r3, r3, #31
 8015ff8:	d538      	bpl.n	801606c <_printf_float+0x43c>
 8015ffa:	2301      	movs	r3, #1
 8015ffc:	4642      	mov	r2, r8
 8015ffe:	4631      	mov	r1, r6
 8016000:	4628      	mov	r0, r5
 8016002:	47b8      	blx	r7
 8016004:	3001      	adds	r0, #1
 8016006:	f43f ae74 	beq.w	8015cf2 <_printf_float+0xc2>
 801600a:	ee18 3a10 	vmov	r3, s16
 801600e:	4652      	mov	r2, sl
 8016010:	4631      	mov	r1, r6
 8016012:	4628      	mov	r0, r5
 8016014:	47b8      	blx	r7
 8016016:	3001      	adds	r0, #1
 8016018:	f43f ae6b 	beq.w	8015cf2 <_printf_float+0xc2>
 801601c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8016020:	2200      	movs	r2, #0
 8016022:	2300      	movs	r3, #0
 8016024:	f7ea fd70 	bl	8000b08 <__aeabi_dcmpeq>
 8016028:	b9d8      	cbnz	r0, 8016062 <_printf_float+0x432>
 801602a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801602c:	f108 0201 	add.w	r2, r8, #1
 8016030:	3b01      	subs	r3, #1
 8016032:	4631      	mov	r1, r6
 8016034:	4628      	mov	r0, r5
 8016036:	47b8      	blx	r7
 8016038:	3001      	adds	r0, #1
 801603a:	d10e      	bne.n	801605a <_printf_float+0x42a>
 801603c:	e659      	b.n	8015cf2 <_printf_float+0xc2>
 801603e:	2301      	movs	r3, #1
 8016040:	4652      	mov	r2, sl
 8016042:	4631      	mov	r1, r6
 8016044:	4628      	mov	r0, r5
 8016046:	47b8      	blx	r7
 8016048:	3001      	adds	r0, #1
 801604a:	f43f ae52 	beq.w	8015cf2 <_printf_float+0xc2>
 801604e:	f108 0801 	add.w	r8, r8, #1
 8016052:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8016054:	3b01      	subs	r3, #1
 8016056:	4543      	cmp	r3, r8
 8016058:	dcf1      	bgt.n	801603e <_printf_float+0x40e>
 801605a:	464b      	mov	r3, r9
 801605c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8016060:	e6dc      	b.n	8015e1c <_printf_float+0x1ec>
 8016062:	f04f 0800 	mov.w	r8, #0
 8016066:	f104 0a1a 	add.w	sl, r4, #26
 801606a:	e7f2      	b.n	8016052 <_printf_float+0x422>
 801606c:	2301      	movs	r3, #1
 801606e:	4642      	mov	r2, r8
 8016070:	e7df      	b.n	8016032 <_printf_float+0x402>
 8016072:	2301      	movs	r3, #1
 8016074:	464a      	mov	r2, r9
 8016076:	4631      	mov	r1, r6
 8016078:	4628      	mov	r0, r5
 801607a:	47b8      	blx	r7
 801607c:	3001      	adds	r0, #1
 801607e:	f43f ae38 	beq.w	8015cf2 <_printf_float+0xc2>
 8016082:	f108 0801 	add.w	r8, r8, #1
 8016086:	68e3      	ldr	r3, [r4, #12]
 8016088:	990b      	ldr	r1, [sp, #44]	; 0x2c
 801608a:	1a5b      	subs	r3, r3, r1
 801608c:	4543      	cmp	r3, r8
 801608e:	dcf0      	bgt.n	8016072 <_printf_float+0x442>
 8016090:	e6fa      	b.n	8015e88 <_printf_float+0x258>
 8016092:	f04f 0800 	mov.w	r8, #0
 8016096:	f104 0919 	add.w	r9, r4, #25
 801609a:	e7f4      	b.n	8016086 <_printf_float+0x456>

0801609c <_printf_common>:
 801609c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80160a0:	4616      	mov	r6, r2
 80160a2:	4699      	mov	r9, r3
 80160a4:	688a      	ldr	r2, [r1, #8]
 80160a6:	690b      	ldr	r3, [r1, #16]
 80160a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80160ac:	4293      	cmp	r3, r2
 80160ae:	bfb8      	it	lt
 80160b0:	4613      	movlt	r3, r2
 80160b2:	6033      	str	r3, [r6, #0]
 80160b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80160b8:	4607      	mov	r7, r0
 80160ba:	460c      	mov	r4, r1
 80160bc:	b10a      	cbz	r2, 80160c2 <_printf_common+0x26>
 80160be:	3301      	adds	r3, #1
 80160c0:	6033      	str	r3, [r6, #0]
 80160c2:	6823      	ldr	r3, [r4, #0]
 80160c4:	0699      	lsls	r1, r3, #26
 80160c6:	bf42      	ittt	mi
 80160c8:	6833      	ldrmi	r3, [r6, #0]
 80160ca:	3302      	addmi	r3, #2
 80160cc:	6033      	strmi	r3, [r6, #0]
 80160ce:	6825      	ldr	r5, [r4, #0]
 80160d0:	f015 0506 	ands.w	r5, r5, #6
 80160d4:	d106      	bne.n	80160e4 <_printf_common+0x48>
 80160d6:	f104 0a19 	add.w	sl, r4, #25
 80160da:	68e3      	ldr	r3, [r4, #12]
 80160dc:	6832      	ldr	r2, [r6, #0]
 80160de:	1a9b      	subs	r3, r3, r2
 80160e0:	42ab      	cmp	r3, r5
 80160e2:	dc26      	bgt.n	8016132 <_printf_common+0x96>
 80160e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80160e8:	1e13      	subs	r3, r2, #0
 80160ea:	6822      	ldr	r2, [r4, #0]
 80160ec:	bf18      	it	ne
 80160ee:	2301      	movne	r3, #1
 80160f0:	0692      	lsls	r2, r2, #26
 80160f2:	d42b      	bmi.n	801614c <_printf_common+0xb0>
 80160f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80160f8:	4649      	mov	r1, r9
 80160fa:	4638      	mov	r0, r7
 80160fc:	47c0      	blx	r8
 80160fe:	3001      	adds	r0, #1
 8016100:	d01e      	beq.n	8016140 <_printf_common+0xa4>
 8016102:	6823      	ldr	r3, [r4, #0]
 8016104:	68e5      	ldr	r5, [r4, #12]
 8016106:	6832      	ldr	r2, [r6, #0]
 8016108:	f003 0306 	and.w	r3, r3, #6
 801610c:	2b04      	cmp	r3, #4
 801610e:	bf08      	it	eq
 8016110:	1aad      	subeq	r5, r5, r2
 8016112:	68a3      	ldr	r3, [r4, #8]
 8016114:	6922      	ldr	r2, [r4, #16]
 8016116:	bf0c      	ite	eq
 8016118:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801611c:	2500      	movne	r5, #0
 801611e:	4293      	cmp	r3, r2
 8016120:	bfc4      	itt	gt
 8016122:	1a9b      	subgt	r3, r3, r2
 8016124:	18ed      	addgt	r5, r5, r3
 8016126:	2600      	movs	r6, #0
 8016128:	341a      	adds	r4, #26
 801612a:	42b5      	cmp	r5, r6
 801612c:	d11a      	bne.n	8016164 <_printf_common+0xc8>
 801612e:	2000      	movs	r0, #0
 8016130:	e008      	b.n	8016144 <_printf_common+0xa8>
 8016132:	2301      	movs	r3, #1
 8016134:	4652      	mov	r2, sl
 8016136:	4649      	mov	r1, r9
 8016138:	4638      	mov	r0, r7
 801613a:	47c0      	blx	r8
 801613c:	3001      	adds	r0, #1
 801613e:	d103      	bne.n	8016148 <_printf_common+0xac>
 8016140:	f04f 30ff 	mov.w	r0, #4294967295
 8016144:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8016148:	3501      	adds	r5, #1
 801614a:	e7c6      	b.n	80160da <_printf_common+0x3e>
 801614c:	18e1      	adds	r1, r4, r3
 801614e:	1c5a      	adds	r2, r3, #1
 8016150:	2030      	movs	r0, #48	; 0x30
 8016152:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8016156:	4422      	add	r2, r4
 8016158:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 801615c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8016160:	3302      	adds	r3, #2
 8016162:	e7c7      	b.n	80160f4 <_printf_common+0x58>
 8016164:	2301      	movs	r3, #1
 8016166:	4622      	mov	r2, r4
 8016168:	4649      	mov	r1, r9
 801616a:	4638      	mov	r0, r7
 801616c:	47c0      	blx	r8
 801616e:	3001      	adds	r0, #1
 8016170:	d0e6      	beq.n	8016140 <_printf_common+0xa4>
 8016172:	3601      	adds	r6, #1
 8016174:	e7d9      	b.n	801612a <_printf_common+0x8e>
	...

08016178 <_printf_i>:
 8016178:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801617c:	460c      	mov	r4, r1
 801617e:	4691      	mov	r9, r2
 8016180:	7e27      	ldrb	r7, [r4, #24]
 8016182:	990c      	ldr	r1, [sp, #48]	; 0x30
 8016184:	2f78      	cmp	r7, #120	; 0x78
 8016186:	4680      	mov	r8, r0
 8016188:	469a      	mov	sl, r3
 801618a:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801618e:	d807      	bhi.n	80161a0 <_printf_i+0x28>
 8016190:	2f62      	cmp	r7, #98	; 0x62
 8016192:	d80a      	bhi.n	80161aa <_printf_i+0x32>
 8016194:	2f00      	cmp	r7, #0
 8016196:	f000 80d8 	beq.w	801634a <_printf_i+0x1d2>
 801619a:	2f58      	cmp	r7, #88	; 0x58
 801619c:	f000 80a3 	beq.w	80162e6 <_printf_i+0x16e>
 80161a0:	f104 0642 	add.w	r6, r4, #66	; 0x42
 80161a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80161a8:	e03a      	b.n	8016220 <_printf_i+0xa8>
 80161aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80161ae:	2b15      	cmp	r3, #21
 80161b0:	d8f6      	bhi.n	80161a0 <_printf_i+0x28>
 80161b2:	a001      	add	r0, pc, #4	; (adr r0, 80161b8 <_printf_i+0x40>)
 80161b4:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80161b8:	08016211 	.word	0x08016211
 80161bc:	08016225 	.word	0x08016225
 80161c0:	080161a1 	.word	0x080161a1
 80161c4:	080161a1 	.word	0x080161a1
 80161c8:	080161a1 	.word	0x080161a1
 80161cc:	080161a1 	.word	0x080161a1
 80161d0:	08016225 	.word	0x08016225
 80161d4:	080161a1 	.word	0x080161a1
 80161d8:	080161a1 	.word	0x080161a1
 80161dc:	080161a1 	.word	0x080161a1
 80161e0:	080161a1 	.word	0x080161a1
 80161e4:	08016331 	.word	0x08016331
 80161e8:	08016255 	.word	0x08016255
 80161ec:	08016313 	.word	0x08016313
 80161f0:	080161a1 	.word	0x080161a1
 80161f4:	080161a1 	.word	0x080161a1
 80161f8:	08016353 	.word	0x08016353
 80161fc:	080161a1 	.word	0x080161a1
 8016200:	08016255 	.word	0x08016255
 8016204:	080161a1 	.word	0x080161a1
 8016208:	080161a1 	.word	0x080161a1
 801620c:	0801631b 	.word	0x0801631b
 8016210:	680b      	ldr	r3, [r1, #0]
 8016212:	1d1a      	adds	r2, r3, #4
 8016214:	681b      	ldr	r3, [r3, #0]
 8016216:	600a      	str	r2, [r1, #0]
 8016218:	f104 0642 	add.w	r6, r4, #66	; 0x42
 801621c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8016220:	2301      	movs	r3, #1
 8016222:	e0a3      	b.n	801636c <_printf_i+0x1f4>
 8016224:	6825      	ldr	r5, [r4, #0]
 8016226:	6808      	ldr	r0, [r1, #0]
 8016228:	062e      	lsls	r6, r5, #24
 801622a:	f100 0304 	add.w	r3, r0, #4
 801622e:	d50a      	bpl.n	8016246 <_printf_i+0xce>
 8016230:	6805      	ldr	r5, [r0, #0]
 8016232:	600b      	str	r3, [r1, #0]
 8016234:	2d00      	cmp	r5, #0
 8016236:	da03      	bge.n	8016240 <_printf_i+0xc8>
 8016238:	232d      	movs	r3, #45	; 0x2d
 801623a:	426d      	negs	r5, r5
 801623c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016240:	485e      	ldr	r0, [pc, #376]	; (80163bc <_printf_i+0x244>)
 8016242:	230a      	movs	r3, #10
 8016244:	e019      	b.n	801627a <_printf_i+0x102>
 8016246:	f015 0f40 	tst.w	r5, #64	; 0x40
 801624a:	6805      	ldr	r5, [r0, #0]
 801624c:	600b      	str	r3, [r1, #0]
 801624e:	bf18      	it	ne
 8016250:	b22d      	sxthne	r5, r5
 8016252:	e7ef      	b.n	8016234 <_printf_i+0xbc>
 8016254:	680b      	ldr	r3, [r1, #0]
 8016256:	6825      	ldr	r5, [r4, #0]
 8016258:	1d18      	adds	r0, r3, #4
 801625a:	6008      	str	r0, [r1, #0]
 801625c:	0628      	lsls	r0, r5, #24
 801625e:	d501      	bpl.n	8016264 <_printf_i+0xec>
 8016260:	681d      	ldr	r5, [r3, #0]
 8016262:	e002      	b.n	801626a <_printf_i+0xf2>
 8016264:	0669      	lsls	r1, r5, #25
 8016266:	d5fb      	bpl.n	8016260 <_printf_i+0xe8>
 8016268:	881d      	ldrh	r5, [r3, #0]
 801626a:	4854      	ldr	r0, [pc, #336]	; (80163bc <_printf_i+0x244>)
 801626c:	2f6f      	cmp	r7, #111	; 0x6f
 801626e:	bf0c      	ite	eq
 8016270:	2308      	moveq	r3, #8
 8016272:	230a      	movne	r3, #10
 8016274:	2100      	movs	r1, #0
 8016276:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 801627a:	6866      	ldr	r6, [r4, #4]
 801627c:	60a6      	str	r6, [r4, #8]
 801627e:	2e00      	cmp	r6, #0
 8016280:	bfa2      	ittt	ge
 8016282:	6821      	ldrge	r1, [r4, #0]
 8016284:	f021 0104 	bicge.w	r1, r1, #4
 8016288:	6021      	strge	r1, [r4, #0]
 801628a:	b90d      	cbnz	r5, 8016290 <_printf_i+0x118>
 801628c:	2e00      	cmp	r6, #0
 801628e:	d04d      	beq.n	801632c <_printf_i+0x1b4>
 8016290:	4616      	mov	r6, r2
 8016292:	fbb5 f1f3 	udiv	r1, r5, r3
 8016296:	fb03 5711 	mls	r7, r3, r1, r5
 801629a:	5dc7      	ldrb	r7, [r0, r7]
 801629c:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80162a0:	462f      	mov	r7, r5
 80162a2:	42bb      	cmp	r3, r7
 80162a4:	460d      	mov	r5, r1
 80162a6:	d9f4      	bls.n	8016292 <_printf_i+0x11a>
 80162a8:	2b08      	cmp	r3, #8
 80162aa:	d10b      	bne.n	80162c4 <_printf_i+0x14c>
 80162ac:	6823      	ldr	r3, [r4, #0]
 80162ae:	07df      	lsls	r7, r3, #31
 80162b0:	d508      	bpl.n	80162c4 <_printf_i+0x14c>
 80162b2:	6923      	ldr	r3, [r4, #16]
 80162b4:	6861      	ldr	r1, [r4, #4]
 80162b6:	4299      	cmp	r1, r3
 80162b8:	bfde      	ittt	le
 80162ba:	2330      	movle	r3, #48	; 0x30
 80162bc:	f806 3c01 	strble.w	r3, [r6, #-1]
 80162c0:	f106 36ff 	addle.w	r6, r6, #4294967295
 80162c4:	1b92      	subs	r2, r2, r6
 80162c6:	6122      	str	r2, [r4, #16]
 80162c8:	f8cd a000 	str.w	sl, [sp]
 80162cc:	464b      	mov	r3, r9
 80162ce:	aa03      	add	r2, sp, #12
 80162d0:	4621      	mov	r1, r4
 80162d2:	4640      	mov	r0, r8
 80162d4:	f7ff fee2 	bl	801609c <_printf_common>
 80162d8:	3001      	adds	r0, #1
 80162da:	d14c      	bne.n	8016376 <_printf_i+0x1fe>
 80162dc:	f04f 30ff 	mov.w	r0, #4294967295
 80162e0:	b004      	add	sp, #16
 80162e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80162e6:	4835      	ldr	r0, [pc, #212]	; (80163bc <_printf_i+0x244>)
 80162e8:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80162ec:	6823      	ldr	r3, [r4, #0]
 80162ee:	680e      	ldr	r6, [r1, #0]
 80162f0:	061f      	lsls	r7, r3, #24
 80162f2:	f856 5b04 	ldr.w	r5, [r6], #4
 80162f6:	600e      	str	r6, [r1, #0]
 80162f8:	d514      	bpl.n	8016324 <_printf_i+0x1ac>
 80162fa:	07d9      	lsls	r1, r3, #31
 80162fc:	bf44      	itt	mi
 80162fe:	f043 0320 	orrmi.w	r3, r3, #32
 8016302:	6023      	strmi	r3, [r4, #0]
 8016304:	b91d      	cbnz	r5, 801630e <_printf_i+0x196>
 8016306:	6823      	ldr	r3, [r4, #0]
 8016308:	f023 0320 	bic.w	r3, r3, #32
 801630c:	6023      	str	r3, [r4, #0]
 801630e:	2310      	movs	r3, #16
 8016310:	e7b0      	b.n	8016274 <_printf_i+0xfc>
 8016312:	6823      	ldr	r3, [r4, #0]
 8016314:	f043 0320 	orr.w	r3, r3, #32
 8016318:	6023      	str	r3, [r4, #0]
 801631a:	2378      	movs	r3, #120	; 0x78
 801631c:	4828      	ldr	r0, [pc, #160]	; (80163c0 <_printf_i+0x248>)
 801631e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8016322:	e7e3      	b.n	80162ec <_printf_i+0x174>
 8016324:	065e      	lsls	r6, r3, #25
 8016326:	bf48      	it	mi
 8016328:	b2ad      	uxthmi	r5, r5
 801632a:	e7e6      	b.n	80162fa <_printf_i+0x182>
 801632c:	4616      	mov	r6, r2
 801632e:	e7bb      	b.n	80162a8 <_printf_i+0x130>
 8016330:	680b      	ldr	r3, [r1, #0]
 8016332:	6826      	ldr	r6, [r4, #0]
 8016334:	6960      	ldr	r0, [r4, #20]
 8016336:	1d1d      	adds	r5, r3, #4
 8016338:	600d      	str	r5, [r1, #0]
 801633a:	0635      	lsls	r5, r6, #24
 801633c:	681b      	ldr	r3, [r3, #0]
 801633e:	d501      	bpl.n	8016344 <_printf_i+0x1cc>
 8016340:	6018      	str	r0, [r3, #0]
 8016342:	e002      	b.n	801634a <_printf_i+0x1d2>
 8016344:	0671      	lsls	r1, r6, #25
 8016346:	d5fb      	bpl.n	8016340 <_printf_i+0x1c8>
 8016348:	8018      	strh	r0, [r3, #0]
 801634a:	2300      	movs	r3, #0
 801634c:	6123      	str	r3, [r4, #16]
 801634e:	4616      	mov	r6, r2
 8016350:	e7ba      	b.n	80162c8 <_printf_i+0x150>
 8016352:	680b      	ldr	r3, [r1, #0]
 8016354:	1d1a      	adds	r2, r3, #4
 8016356:	600a      	str	r2, [r1, #0]
 8016358:	681e      	ldr	r6, [r3, #0]
 801635a:	6862      	ldr	r2, [r4, #4]
 801635c:	2100      	movs	r1, #0
 801635e:	4630      	mov	r0, r6
 8016360:	f7e9 ff5e 	bl	8000220 <memchr>
 8016364:	b108      	cbz	r0, 801636a <_printf_i+0x1f2>
 8016366:	1b80      	subs	r0, r0, r6
 8016368:	6060      	str	r0, [r4, #4]
 801636a:	6863      	ldr	r3, [r4, #4]
 801636c:	6123      	str	r3, [r4, #16]
 801636e:	2300      	movs	r3, #0
 8016370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8016374:	e7a8      	b.n	80162c8 <_printf_i+0x150>
 8016376:	6923      	ldr	r3, [r4, #16]
 8016378:	4632      	mov	r2, r6
 801637a:	4649      	mov	r1, r9
 801637c:	4640      	mov	r0, r8
 801637e:	47d0      	blx	sl
 8016380:	3001      	adds	r0, #1
 8016382:	d0ab      	beq.n	80162dc <_printf_i+0x164>
 8016384:	6823      	ldr	r3, [r4, #0]
 8016386:	079b      	lsls	r3, r3, #30
 8016388:	d413      	bmi.n	80163b2 <_printf_i+0x23a>
 801638a:	68e0      	ldr	r0, [r4, #12]
 801638c:	9b03      	ldr	r3, [sp, #12]
 801638e:	4298      	cmp	r0, r3
 8016390:	bfb8      	it	lt
 8016392:	4618      	movlt	r0, r3
 8016394:	e7a4      	b.n	80162e0 <_printf_i+0x168>
 8016396:	2301      	movs	r3, #1
 8016398:	4632      	mov	r2, r6
 801639a:	4649      	mov	r1, r9
 801639c:	4640      	mov	r0, r8
 801639e:	47d0      	blx	sl
 80163a0:	3001      	adds	r0, #1
 80163a2:	d09b      	beq.n	80162dc <_printf_i+0x164>
 80163a4:	3501      	adds	r5, #1
 80163a6:	68e3      	ldr	r3, [r4, #12]
 80163a8:	9903      	ldr	r1, [sp, #12]
 80163aa:	1a5b      	subs	r3, r3, r1
 80163ac:	42ab      	cmp	r3, r5
 80163ae:	dcf2      	bgt.n	8016396 <_printf_i+0x21e>
 80163b0:	e7eb      	b.n	801638a <_printf_i+0x212>
 80163b2:	2500      	movs	r5, #0
 80163b4:	f104 0619 	add.w	r6, r4, #25
 80163b8:	e7f5      	b.n	80163a6 <_printf_i+0x22e>
 80163ba:	bf00      	nop
 80163bc:	0801cb38 	.word	0x0801cb38
 80163c0:	0801cb49 	.word	0x0801cb49

080163c4 <_scanf_float>:
 80163c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80163c8:	b087      	sub	sp, #28
 80163ca:	4617      	mov	r7, r2
 80163cc:	9303      	str	r3, [sp, #12]
 80163ce:	688b      	ldr	r3, [r1, #8]
 80163d0:	1e5a      	subs	r2, r3, #1
 80163d2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80163d6:	bf83      	ittte	hi
 80163d8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80163dc:	195b      	addhi	r3, r3, r5
 80163de:	9302      	strhi	r3, [sp, #8]
 80163e0:	2300      	movls	r3, #0
 80163e2:	bf86      	itte	hi
 80163e4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80163e8:	608b      	strhi	r3, [r1, #8]
 80163ea:	9302      	strls	r3, [sp, #8]
 80163ec:	680b      	ldr	r3, [r1, #0]
 80163ee:	468b      	mov	fp, r1
 80163f0:	2500      	movs	r5, #0
 80163f2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80163f6:	f84b 3b1c 	str.w	r3, [fp], #28
 80163fa:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80163fe:	4680      	mov	r8, r0
 8016400:	460c      	mov	r4, r1
 8016402:	465e      	mov	r6, fp
 8016404:	46aa      	mov	sl, r5
 8016406:	46a9      	mov	r9, r5
 8016408:	9501      	str	r5, [sp, #4]
 801640a:	68a2      	ldr	r2, [r4, #8]
 801640c:	b152      	cbz	r2, 8016424 <_scanf_float+0x60>
 801640e:	683b      	ldr	r3, [r7, #0]
 8016410:	781b      	ldrb	r3, [r3, #0]
 8016412:	2b4e      	cmp	r3, #78	; 0x4e
 8016414:	d864      	bhi.n	80164e0 <_scanf_float+0x11c>
 8016416:	2b40      	cmp	r3, #64	; 0x40
 8016418:	d83c      	bhi.n	8016494 <_scanf_float+0xd0>
 801641a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 801641e:	b2c8      	uxtb	r0, r1
 8016420:	280e      	cmp	r0, #14
 8016422:	d93a      	bls.n	801649a <_scanf_float+0xd6>
 8016424:	f1b9 0f00 	cmp.w	r9, #0
 8016428:	d003      	beq.n	8016432 <_scanf_float+0x6e>
 801642a:	6823      	ldr	r3, [r4, #0]
 801642c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8016430:	6023      	str	r3, [r4, #0]
 8016432:	f10a 3aff 	add.w	sl, sl, #4294967295
 8016436:	f1ba 0f01 	cmp.w	sl, #1
 801643a:	f200 8113 	bhi.w	8016664 <_scanf_float+0x2a0>
 801643e:	455e      	cmp	r6, fp
 8016440:	f200 8105 	bhi.w	801664e <_scanf_float+0x28a>
 8016444:	2501      	movs	r5, #1
 8016446:	4628      	mov	r0, r5
 8016448:	b007      	add	sp, #28
 801644a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801644e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8016452:	2a0d      	cmp	r2, #13
 8016454:	d8e6      	bhi.n	8016424 <_scanf_float+0x60>
 8016456:	a101      	add	r1, pc, #4	; (adr r1, 801645c <_scanf_float+0x98>)
 8016458:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801645c:	0801659b 	.word	0x0801659b
 8016460:	08016425 	.word	0x08016425
 8016464:	08016425 	.word	0x08016425
 8016468:	08016425 	.word	0x08016425
 801646c:	080165fb 	.word	0x080165fb
 8016470:	080165d3 	.word	0x080165d3
 8016474:	08016425 	.word	0x08016425
 8016478:	08016425 	.word	0x08016425
 801647c:	080165a9 	.word	0x080165a9
 8016480:	08016425 	.word	0x08016425
 8016484:	08016425 	.word	0x08016425
 8016488:	08016425 	.word	0x08016425
 801648c:	08016425 	.word	0x08016425
 8016490:	08016561 	.word	0x08016561
 8016494:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8016498:	e7db      	b.n	8016452 <_scanf_float+0x8e>
 801649a:	290e      	cmp	r1, #14
 801649c:	d8c2      	bhi.n	8016424 <_scanf_float+0x60>
 801649e:	a001      	add	r0, pc, #4	; (adr r0, 80164a4 <_scanf_float+0xe0>)
 80164a0:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 80164a4:	08016553 	.word	0x08016553
 80164a8:	08016425 	.word	0x08016425
 80164ac:	08016553 	.word	0x08016553
 80164b0:	080165e7 	.word	0x080165e7
 80164b4:	08016425 	.word	0x08016425
 80164b8:	08016501 	.word	0x08016501
 80164bc:	0801653d 	.word	0x0801653d
 80164c0:	0801653d 	.word	0x0801653d
 80164c4:	0801653d 	.word	0x0801653d
 80164c8:	0801653d 	.word	0x0801653d
 80164cc:	0801653d 	.word	0x0801653d
 80164d0:	0801653d 	.word	0x0801653d
 80164d4:	0801653d 	.word	0x0801653d
 80164d8:	0801653d 	.word	0x0801653d
 80164dc:	0801653d 	.word	0x0801653d
 80164e0:	2b6e      	cmp	r3, #110	; 0x6e
 80164e2:	d809      	bhi.n	80164f8 <_scanf_float+0x134>
 80164e4:	2b60      	cmp	r3, #96	; 0x60
 80164e6:	d8b2      	bhi.n	801644e <_scanf_float+0x8a>
 80164e8:	2b54      	cmp	r3, #84	; 0x54
 80164ea:	d077      	beq.n	80165dc <_scanf_float+0x218>
 80164ec:	2b59      	cmp	r3, #89	; 0x59
 80164ee:	d199      	bne.n	8016424 <_scanf_float+0x60>
 80164f0:	2d07      	cmp	r5, #7
 80164f2:	d197      	bne.n	8016424 <_scanf_float+0x60>
 80164f4:	2508      	movs	r5, #8
 80164f6:	e029      	b.n	801654c <_scanf_float+0x188>
 80164f8:	2b74      	cmp	r3, #116	; 0x74
 80164fa:	d06f      	beq.n	80165dc <_scanf_float+0x218>
 80164fc:	2b79      	cmp	r3, #121	; 0x79
 80164fe:	e7f6      	b.n	80164ee <_scanf_float+0x12a>
 8016500:	6821      	ldr	r1, [r4, #0]
 8016502:	05c8      	lsls	r0, r1, #23
 8016504:	d51a      	bpl.n	801653c <_scanf_float+0x178>
 8016506:	9b02      	ldr	r3, [sp, #8]
 8016508:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 801650c:	6021      	str	r1, [r4, #0]
 801650e:	f109 0901 	add.w	r9, r9, #1
 8016512:	b11b      	cbz	r3, 801651c <_scanf_float+0x158>
 8016514:	3b01      	subs	r3, #1
 8016516:	3201      	adds	r2, #1
 8016518:	9302      	str	r3, [sp, #8]
 801651a:	60a2      	str	r2, [r4, #8]
 801651c:	68a3      	ldr	r3, [r4, #8]
 801651e:	3b01      	subs	r3, #1
 8016520:	60a3      	str	r3, [r4, #8]
 8016522:	6923      	ldr	r3, [r4, #16]
 8016524:	3301      	adds	r3, #1
 8016526:	6123      	str	r3, [r4, #16]
 8016528:	687b      	ldr	r3, [r7, #4]
 801652a:	3b01      	subs	r3, #1
 801652c:	2b00      	cmp	r3, #0
 801652e:	607b      	str	r3, [r7, #4]
 8016530:	f340 8084 	ble.w	801663c <_scanf_float+0x278>
 8016534:	683b      	ldr	r3, [r7, #0]
 8016536:	3301      	adds	r3, #1
 8016538:	603b      	str	r3, [r7, #0]
 801653a:	e766      	b.n	801640a <_scanf_float+0x46>
 801653c:	eb1a 0f05 	cmn.w	sl, r5
 8016540:	f47f af70 	bne.w	8016424 <_scanf_float+0x60>
 8016544:	6822      	ldr	r2, [r4, #0]
 8016546:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 801654a:	6022      	str	r2, [r4, #0]
 801654c:	f806 3b01 	strb.w	r3, [r6], #1
 8016550:	e7e4      	b.n	801651c <_scanf_float+0x158>
 8016552:	6822      	ldr	r2, [r4, #0]
 8016554:	0610      	lsls	r0, r2, #24
 8016556:	f57f af65 	bpl.w	8016424 <_scanf_float+0x60>
 801655a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 801655e:	e7f4      	b.n	801654a <_scanf_float+0x186>
 8016560:	f1ba 0f00 	cmp.w	sl, #0
 8016564:	d10e      	bne.n	8016584 <_scanf_float+0x1c0>
 8016566:	f1b9 0f00 	cmp.w	r9, #0
 801656a:	d10e      	bne.n	801658a <_scanf_float+0x1c6>
 801656c:	6822      	ldr	r2, [r4, #0]
 801656e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8016572:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8016576:	d108      	bne.n	801658a <_scanf_float+0x1c6>
 8016578:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801657c:	6022      	str	r2, [r4, #0]
 801657e:	f04f 0a01 	mov.w	sl, #1
 8016582:	e7e3      	b.n	801654c <_scanf_float+0x188>
 8016584:	f1ba 0f02 	cmp.w	sl, #2
 8016588:	d055      	beq.n	8016636 <_scanf_float+0x272>
 801658a:	2d01      	cmp	r5, #1
 801658c:	d002      	beq.n	8016594 <_scanf_float+0x1d0>
 801658e:	2d04      	cmp	r5, #4
 8016590:	f47f af48 	bne.w	8016424 <_scanf_float+0x60>
 8016594:	3501      	adds	r5, #1
 8016596:	b2ed      	uxtb	r5, r5
 8016598:	e7d8      	b.n	801654c <_scanf_float+0x188>
 801659a:	f1ba 0f01 	cmp.w	sl, #1
 801659e:	f47f af41 	bne.w	8016424 <_scanf_float+0x60>
 80165a2:	f04f 0a02 	mov.w	sl, #2
 80165a6:	e7d1      	b.n	801654c <_scanf_float+0x188>
 80165a8:	b97d      	cbnz	r5, 80165ca <_scanf_float+0x206>
 80165aa:	f1b9 0f00 	cmp.w	r9, #0
 80165ae:	f47f af3c 	bne.w	801642a <_scanf_float+0x66>
 80165b2:	6822      	ldr	r2, [r4, #0]
 80165b4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80165b8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80165bc:	f47f af39 	bne.w	8016432 <_scanf_float+0x6e>
 80165c0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80165c4:	6022      	str	r2, [r4, #0]
 80165c6:	2501      	movs	r5, #1
 80165c8:	e7c0      	b.n	801654c <_scanf_float+0x188>
 80165ca:	2d03      	cmp	r5, #3
 80165cc:	d0e2      	beq.n	8016594 <_scanf_float+0x1d0>
 80165ce:	2d05      	cmp	r5, #5
 80165d0:	e7de      	b.n	8016590 <_scanf_float+0x1cc>
 80165d2:	2d02      	cmp	r5, #2
 80165d4:	f47f af26 	bne.w	8016424 <_scanf_float+0x60>
 80165d8:	2503      	movs	r5, #3
 80165da:	e7b7      	b.n	801654c <_scanf_float+0x188>
 80165dc:	2d06      	cmp	r5, #6
 80165de:	f47f af21 	bne.w	8016424 <_scanf_float+0x60>
 80165e2:	2507      	movs	r5, #7
 80165e4:	e7b2      	b.n	801654c <_scanf_float+0x188>
 80165e6:	6822      	ldr	r2, [r4, #0]
 80165e8:	0591      	lsls	r1, r2, #22
 80165ea:	f57f af1b 	bpl.w	8016424 <_scanf_float+0x60>
 80165ee:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80165f2:	6022      	str	r2, [r4, #0]
 80165f4:	f8cd 9004 	str.w	r9, [sp, #4]
 80165f8:	e7a8      	b.n	801654c <_scanf_float+0x188>
 80165fa:	6822      	ldr	r2, [r4, #0]
 80165fc:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8016600:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8016604:	d006      	beq.n	8016614 <_scanf_float+0x250>
 8016606:	0550      	lsls	r0, r2, #21
 8016608:	f57f af0c 	bpl.w	8016424 <_scanf_float+0x60>
 801660c:	f1b9 0f00 	cmp.w	r9, #0
 8016610:	f43f af0f 	beq.w	8016432 <_scanf_float+0x6e>
 8016614:	0591      	lsls	r1, r2, #22
 8016616:	bf58      	it	pl
 8016618:	9901      	ldrpl	r1, [sp, #4]
 801661a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 801661e:	bf58      	it	pl
 8016620:	eba9 0101 	subpl.w	r1, r9, r1
 8016624:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8016628:	bf58      	it	pl
 801662a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 801662e:	6022      	str	r2, [r4, #0]
 8016630:	f04f 0900 	mov.w	r9, #0
 8016634:	e78a      	b.n	801654c <_scanf_float+0x188>
 8016636:	f04f 0a03 	mov.w	sl, #3
 801663a:	e787      	b.n	801654c <_scanf_float+0x188>
 801663c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8016640:	4639      	mov	r1, r7
 8016642:	4640      	mov	r0, r8
 8016644:	4798      	blx	r3
 8016646:	2800      	cmp	r0, #0
 8016648:	f43f aedf 	beq.w	801640a <_scanf_float+0x46>
 801664c:	e6ea      	b.n	8016424 <_scanf_float+0x60>
 801664e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016652:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8016656:	463a      	mov	r2, r7
 8016658:	4640      	mov	r0, r8
 801665a:	4798      	blx	r3
 801665c:	6923      	ldr	r3, [r4, #16]
 801665e:	3b01      	subs	r3, #1
 8016660:	6123      	str	r3, [r4, #16]
 8016662:	e6ec      	b.n	801643e <_scanf_float+0x7a>
 8016664:	1e6b      	subs	r3, r5, #1
 8016666:	2b06      	cmp	r3, #6
 8016668:	d825      	bhi.n	80166b6 <_scanf_float+0x2f2>
 801666a:	2d02      	cmp	r5, #2
 801666c:	d836      	bhi.n	80166dc <_scanf_float+0x318>
 801666e:	455e      	cmp	r6, fp
 8016670:	f67f aee8 	bls.w	8016444 <_scanf_float+0x80>
 8016674:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016678:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 801667c:	463a      	mov	r2, r7
 801667e:	4640      	mov	r0, r8
 8016680:	4798      	blx	r3
 8016682:	6923      	ldr	r3, [r4, #16]
 8016684:	3b01      	subs	r3, #1
 8016686:	6123      	str	r3, [r4, #16]
 8016688:	e7f1      	b.n	801666e <_scanf_float+0x2aa>
 801668a:	9802      	ldr	r0, [sp, #8]
 801668c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016690:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8016694:	9002      	str	r0, [sp, #8]
 8016696:	463a      	mov	r2, r7
 8016698:	4640      	mov	r0, r8
 801669a:	4798      	blx	r3
 801669c:	6923      	ldr	r3, [r4, #16]
 801669e:	3b01      	subs	r3, #1
 80166a0:	6123      	str	r3, [r4, #16]
 80166a2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80166a6:	fa5f fa8a 	uxtb.w	sl, sl
 80166aa:	f1ba 0f02 	cmp.w	sl, #2
 80166ae:	d1ec      	bne.n	801668a <_scanf_float+0x2c6>
 80166b0:	3d03      	subs	r5, #3
 80166b2:	b2ed      	uxtb	r5, r5
 80166b4:	1b76      	subs	r6, r6, r5
 80166b6:	6823      	ldr	r3, [r4, #0]
 80166b8:	05da      	lsls	r2, r3, #23
 80166ba:	d52f      	bpl.n	801671c <_scanf_float+0x358>
 80166bc:	055b      	lsls	r3, r3, #21
 80166be:	d510      	bpl.n	80166e2 <_scanf_float+0x31e>
 80166c0:	455e      	cmp	r6, fp
 80166c2:	f67f aebf 	bls.w	8016444 <_scanf_float+0x80>
 80166c6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80166ca:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80166ce:	463a      	mov	r2, r7
 80166d0:	4640      	mov	r0, r8
 80166d2:	4798      	blx	r3
 80166d4:	6923      	ldr	r3, [r4, #16]
 80166d6:	3b01      	subs	r3, #1
 80166d8:	6123      	str	r3, [r4, #16]
 80166da:	e7f1      	b.n	80166c0 <_scanf_float+0x2fc>
 80166dc:	46aa      	mov	sl, r5
 80166de:	9602      	str	r6, [sp, #8]
 80166e0:	e7df      	b.n	80166a2 <_scanf_float+0x2de>
 80166e2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80166e6:	6923      	ldr	r3, [r4, #16]
 80166e8:	2965      	cmp	r1, #101	; 0x65
 80166ea:	f103 33ff 	add.w	r3, r3, #4294967295
 80166ee:	f106 35ff 	add.w	r5, r6, #4294967295
 80166f2:	6123      	str	r3, [r4, #16]
 80166f4:	d00c      	beq.n	8016710 <_scanf_float+0x34c>
 80166f6:	2945      	cmp	r1, #69	; 0x45
 80166f8:	d00a      	beq.n	8016710 <_scanf_float+0x34c>
 80166fa:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80166fe:	463a      	mov	r2, r7
 8016700:	4640      	mov	r0, r8
 8016702:	4798      	blx	r3
 8016704:	6923      	ldr	r3, [r4, #16]
 8016706:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801670a:	3b01      	subs	r3, #1
 801670c:	1eb5      	subs	r5, r6, #2
 801670e:	6123      	str	r3, [r4, #16]
 8016710:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8016714:	463a      	mov	r2, r7
 8016716:	4640      	mov	r0, r8
 8016718:	4798      	blx	r3
 801671a:	462e      	mov	r6, r5
 801671c:	6825      	ldr	r5, [r4, #0]
 801671e:	f015 0510 	ands.w	r5, r5, #16
 8016722:	d158      	bne.n	80167d6 <_scanf_float+0x412>
 8016724:	7035      	strb	r5, [r6, #0]
 8016726:	6823      	ldr	r3, [r4, #0]
 8016728:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 801672c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8016730:	d11c      	bne.n	801676c <_scanf_float+0x3a8>
 8016732:	9b01      	ldr	r3, [sp, #4]
 8016734:	454b      	cmp	r3, r9
 8016736:	eba3 0209 	sub.w	r2, r3, r9
 801673a:	d124      	bne.n	8016786 <_scanf_float+0x3c2>
 801673c:	2200      	movs	r2, #0
 801673e:	4659      	mov	r1, fp
 8016740:	4640      	mov	r0, r8
 8016742:	f001 f873 	bl	801782c <_strtod_r>
 8016746:	9b03      	ldr	r3, [sp, #12]
 8016748:	6821      	ldr	r1, [r4, #0]
 801674a:	681b      	ldr	r3, [r3, #0]
 801674c:	f011 0f02 	tst.w	r1, #2
 8016750:	ec57 6b10 	vmov	r6, r7, d0
 8016754:	f103 0204 	add.w	r2, r3, #4
 8016758:	d020      	beq.n	801679c <_scanf_float+0x3d8>
 801675a:	9903      	ldr	r1, [sp, #12]
 801675c:	600a      	str	r2, [r1, #0]
 801675e:	681b      	ldr	r3, [r3, #0]
 8016760:	e9c3 6700 	strd	r6, r7, [r3]
 8016764:	68e3      	ldr	r3, [r4, #12]
 8016766:	3301      	adds	r3, #1
 8016768:	60e3      	str	r3, [r4, #12]
 801676a:	e66c      	b.n	8016446 <_scanf_float+0x82>
 801676c:	9b04      	ldr	r3, [sp, #16]
 801676e:	2b00      	cmp	r3, #0
 8016770:	d0e4      	beq.n	801673c <_scanf_float+0x378>
 8016772:	9905      	ldr	r1, [sp, #20]
 8016774:	230a      	movs	r3, #10
 8016776:	462a      	mov	r2, r5
 8016778:	3101      	adds	r1, #1
 801677a:	4640      	mov	r0, r8
 801677c:	f001 f8e0 	bl	8017940 <_strtol_r>
 8016780:	9b04      	ldr	r3, [sp, #16]
 8016782:	9e05      	ldr	r6, [sp, #20]
 8016784:	1ac2      	subs	r2, r0, r3
 8016786:	f204 136f 	addw	r3, r4, #367	; 0x16f
 801678a:	429e      	cmp	r6, r3
 801678c:	bf28      	it	cs
 801678e:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8016792:	4912      	ldr	r1, [pc, #72]	; (80167dc <_scanf_float+0x418>)
 8016794:	4630      	mov	r0, r6
 8016796:	f000 f977 	bl	8016a88 <siprintf>
 801679a:	e7cf      	b.n	801673c <_scanf_float+0x378>
 801679c:	f011 0f04 	tst.w	r1, #4
 80167a0:	9903      	ldr	r1, [sp, #12]
 80167a2:	600a      	str	r2, [r1, #0]
 80167a4:	d1db      	bne.n	801675e <_scanf_float+0x39a>
 80167a6:	f8d3 8000 	ldr.w	r8, [r3]
 80167aa:	ee10 2a10 	vmov	r2, s0
 80167ae:	ee10 0a10 	vmov	r0, s0
 80167b2:	463b      	mov	r3, r7
 80167b4:	4639      	mov	r1, r7
 80167b6:	f7ea f9d9 	bl	8000b6c <__aeabi_dcmpun>
 80167ba:	b128      	cbz	r0, 80167c8 <_scanf_float+0x404>
 80167bc:	4808      	ldr	r0, [pc, #32]	; (80167e0 <_scanf_float+0x41c>)
 80167be:	f000 f919 	bl	80169f4 <nanf>
 80167c2:	ed88 0a00 	vstr	s0, [r8]
 80167c6:	e7cd      	b.n	8016764 <_scanf_float+0x3a0>
 80167c8:	4630      	mov	r0, r6
 80167ca:	4639      	mov	r1, r7
 80167cc:	f7ea fa2c 	bl	8000c28 <__aeabi_d2f>
 80167d0:	f8c8 0000 	str.w	r0, [r8]
 80167d4:	e7c6      	b.n	8016764 <_scanf_float+0x3a0>
 80167d6:	2500      	movs	r5, #0
 80167d8:	e635      	b.n	8016446 <_scanf_float+0x82>
 80167da:	bf00      	nop
 80167dc:	0801cb5a 	.word	0x0801cb5a
 80167e0:	0801cbeb 	.word	0x0801cbeb

080167e4 <iprintf>:
 80167e4:	b40f      	push	{r0, r1, r2, r3}
 80167e6:	4b0a      	ldr	r3, [pc, #40]	; (8016810 <iprintf+0x2c>)
 80167e8:	b513      	push	{r0, r1, r4, lr}
 80167ea:	681c      	ldr	r4, [r3, #0]
 80167ec:	b124      	cbz	r4, 80167f8 <iprintf+0x14>
 80167ee:	69a3      	ldr	r3, [r4, #24]
 80167f0:	b913      	cbnz	r3, 80167f8 <iprintf+0x14>
 80167f2:	4620      	mov	r0, r4
 80167f4:	f7fe ffd4 	bl	80157a0 <__sinit>
 80167f8:	ab05      	add	r3, sp, #20
 80167fa:	9a04      	ldr	r2, [sp, #16]
 80167fc:	68a1      	ldr	r1, [r4, #8]
 80167fe:	9301      	str	r3, [sp, #4]
 8016800:	4620      	mov	r0, r4
 8016802:	f003 fdfd 	bl	801a400 <_vfiprintf_r>
 8016806:	b002      	add	sp, #8
 8016808:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801680c:	b004      	add	sp, #16
 801680e:	4770      	bx	lr
 8016810:	20000090 	.word	0x20000090

08016814 <_puts_r>:
 8016814:	b570      	push	{r4, r5, r6, lr}
 8016816:	460e      	mov	r6, r1
 8016818:	4605      	mov	r5, r0
 801681a:	b118      	cbz	r0, 8016824 <_puts_r+0x10>
 801681c:	6983      	ldr	r3, [r0, #24]
 801681e:	b90b      	cbnz	r3, 8016824 <_puts_r+0x10>
 8016820:	f7fe ffbe 	bl	80157a0 <__sinit>
 8016824:	69ab      	ldr	r3, [r5, #24]
 8016826:	68ac      	ldr	r4, [r5, #8]
 8016828:	b913      	cbnz	r3, 8016830 <_puts_r+0x1c>
 801682a:	4628      	mov	r0, r5
 801682c:	f7fe ffb8 	bl	80157a0 <__sinit>
 8016830:	4b2c      	ldr	r3, [pc, #176]	; (80168e4 <_puts_r+0xd0>)
 8016832:	429c      	cmp	r4, r3
 8016834:	d120      	bne.n	8016878 <_puts_r+0x64>
 8016836:	686c      	ldr	r4, [r5, #4]
 8016838:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801683a:	07db      	lsls	r3, r3, #31
 801683c:	d405      	bmi.n	801684a <_puts_r+0x36>
 801683e:	89a3      	ldrh	r3, [r4, #12]
 8016840:	0598      	lsls	r0, r3, #22
 8016842:	d402      	bmi.n	801684a <_puts_r+0x36>
 8016844:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016846:	f7ff f86e 	bl	8015926 <__retarget_lock_acquire_recursive>
 801684a:	89a3      	ldrh	r3, [r4, #12]
 801684c:	0719      	lsls	r1, r3, #28
 801684e:	d51d      	bpl.n	801688c <_puts_r+0x78>
 8016850:	6923      	ldr	r3, [r4, #16]
 8016852:	b1db      	cbz	r3, 801688c <_puts_r+0x78>
 8016854:	3e01      	subs	r6, #1
 8016856:	68a3      	ldr	r3, [r4, #8]
 8016858:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 801685c:	3b01      	subs	r3, #1
 801685e:	60a3      	str	r3, [r4, #8]
 8016860:	bb39      	cbnz	r1, 80168b2 <_puts_r+0x9e>
 8016862:	2b00      	cmp	r3, #0
 8016864:	da38      	bge.n	80168d8 <_puts_r+0xc4>
 8016866:	4622      	mov	r2, r4
 8016868:	210a      	movs	r1, #10
 801686a:	4628      	mov	r0, r5
 801686c:	f001 f92c 	bl	8017ac8 <__swbuf_r>
 8016870:	3001      	adds	r0, #1
 8016872:	d011      	beq.n	8016898 <_puts_r+0x84>
 8016874:	250a      	movs	r5, #10
 8016876:	e011      	b.n	801689c <_puts_r+0x88>
 8016878:	4b1b      	ldr	r3, [pc, #108]	; (80168e8 <_puts_r+0xd4>)
 801687a:	429c      	cmp	r4, r3
 801687c:	d101      	bne.n	8016882 <_puts_r+0x6e>
 801687e:	68ac      	ldr	r4, [r5, #8]
 8016880:	e7da      	b.n	8016838 <_puts_r+0x24>
 8016882:	4b1a      	ldr	r3, [pc, #104]	; (80168ec <_puts_r+0xd8>)
 8016884:	429c      	cmp	r4, r3
 8016886:	bf08      	it	eq
 8016888:	68ec      	ldreq	r4, [r5, #12]
 801688a:	e7d5      	b.n	8016838 <_puts_r+0x24>
 801688c:	4621      	mov	r1, r4
 801688e:	4628      	mov	r0, r5
 8016890:	f001 f97e 	bl	8017b90 <__swsetup_r>
 8016894:	2800      	cmp	r0, #0
 8016896:	d0dd      	beq.n	8016854 <_puts_r+0x40>
 8016898:	f04f 35ff 	mov.w	r5, #4294967295
 801689c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801689e:	07da      	lsls	r2, r3, #31
 80168a0:	d405      	bmi.n	80168ae <_puts_r+0x9a>
 80168a2:	89a3      	ldrh	r3, [r4, #12]
 80168a4:	059b      	lsls	r3, r3, #22
 80168a6:	d402      	bmi.n	80168ae <_puts_r+0x9a>
 80168a8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80168aa:	f7ff f83d 	bl	8015928 <__retarget_lock_release_recursive>
 80168ae:	4628      	mov	r0, r5
 80168b0:	bd70      	pop	{r4, r5, r6, pc}
 80168b2:	2b00      	cmp	r3, #0
 80168b4:	da04      	bge.n	80168c0 <_puts_r+0xac>
 80168b6:	69a2      	ldr	r2, [r4, #24]
 80168b8:	429a      	cmp	r2, r3
 80168ba:	dc06      	bgt.n	80168ca <_puts_r+0xb6>
 80168bc:	290a      	cmp	r1, #10
 80168be:	d004      	beq.n	80168ca <_puts_r+0xb6>
 80168c0:	6823      	ldr	r3, [r4, #0]
 80168c2:	1c5a      	adds	r2, r3, #1
 80168c4:	6022      	str	r2, [r4, #0]
 80168c6:	7019      	strb	r1, [r3, #0]
 80168c8:	e7c5      	b.n	8016856 <_puts_r+0x42>
 80168ca:	4622      	mov	r2, r4
 80168cc:	4628      	mov	r0, r5
 80168ce:	f001 f8fb 	bl	8017ac8 <__swbuf_r>
 80168d2:	3001      	adds	r0, #1
 80168d4:	d1bf      	bne.n	8016856 <_puts_r+0x42>
 80168d6:	e7df      	b.n	8016898 <_puts_r+0x84>
 80168d8:	6823      	ldr	r3, [r4, #0]
 80168da:	250a      	movs	r5, #10
 80168dc:	1c5a      	adds	r2, r3, #1
 80168de:	6022      	str	r2, [r4, #0]
 80168e0:	701d      	strb	r5, [r3, #0]
 80168e2:	e7db      	b.n	801689c <_puts_r+0x88>
 80168e4:	0801cae4 	.word	0x0801cae4
 80168e8:	0801cb04 	.word	0x0801cb04
 80168ec:	0801cac4 	.word	0x0801cac4

080168f0 <puts>:
 80168f0:	4b02      	ldr	r3, [pc, #8]	; (80168fc <puts+0xc>)
 80168f2:	4601      	mov	r1, r0
 80168f4:	6818      	ldr	r0, [r3, #0]
 80168f6:	f7ff bf8d 	b.w	8016814 <_puts_r>
 80168fa:	bf00      	nop
 80168fc:	20000090 	.word	0x20000090

08016900 <cleanup_glue>:
 8016900:	b538      	push	{r3, r4, r5, lr}
 8016902:	460c      	mov	r4, r1
 8016904:	6809      	ldr	r1, [r1, #0]
 8016906:	4605      	mov	r5, r0
 8016908:	b109      	cbz	r1, 801690e <cleanup_glue+0xe>
 801690a:	f7ff fff9 	bl	8016900 <cleanup_glue>
 801690e:	4621      	mov	r1, r4
 8016910:	4628      	mov	r0, r5
 8016912:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016916:	f7ff b841 	b.w	801599c <_free_r>
	...

0801691c <_reclaim_reent>:
 801691c:	4b2c      	ldr	r3, [pc, #176]	; (80169d0 <_reclaim_reent+0xb4>)
 801691e:	681b      	ldr	r3, [r3, #0]
 8016920:	4283      	cmp	r3, r0
 8016922:	b570      	push	{r4, r5, r6, lr}
 8016924:	4604      	mov	r4, r0
 8016926:	d051      	beq.n	80169cc <_reclaim_reent+0xb0>
 8016928:	6a43      	ldr	r3, [r0, #36]	; 0x24
 801692a:	b143      	cbz	r3, 801693e <_reclaim_reent+0x22>
 801692c:	68db      	ldr	r3, [r3, #12]
 801692e:	2b00      	cmp	r3, #0
 8016930:	d14a      	bne.n	80169c8 <_reclaim_reent+0xac>
 8016932:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8016934:	6819      	ldr	r1, [r3, #0]
 8016936:	b111      	cbz	r1, 801693e <_reclaim_reent+0x22>
 8016938:	4620      	mov	r0, r4
 801693a:	f7ff f82f 	bl	801599c <_free_r>
 801693e:	6961      	ldr	r1, [r4, #20]
 8016940:	b111      	cbz	r1, 8016948 <_reclaim_reent+0x2c>
 8016942:	4620      	mov	r0, r4
 8016944:	f7ff f82a 	bl	801599c <_free_r>
 8016948:	6a61      	ldr	r1, [r4, #36]	; 0x24
 801694a:	b111      	cbz	r1, 8016952 <_reclaim_reent+0x36>
 801694c:	4620      	mov	r0, r4
 801694e:	f7ff f825 	bl	801599c <_free_r>
 8016952:	6ba1      	ldr	r1, [r4, #56]	; 0x38
 8016954:	b111      	cbz	r1, 801695c <_reclaim_reent+0x40>
 8016956:	4620      	mov	r0, r4
 8016958:	f7ff f820 	bl	801599c <_free_r>
 801695c:	6be1      	ldr	r1, [r4, #60]	; 0x3c
 801695e:	b111      	cbz	r1, 8016966 <_reclaim_reent+0x4a>
 8016960:	4620      	mov	r0, r4
 8016962:	f7ff f81b 	bl	801599c <_free_r>
 8016966:	6c21      	ldr	r1, [r4, #64]	; 0x40
 8016968:	b111      	cbz	r1, 8016970 <_reclaim_reent+0x54>
 801696a:	4620      	mov	r0, r4
 801696c:	f7ff f816 	bl	801599c <_free_r>
 8016970:	6de1      	ldr	r1, [r4, #92]	; 0x5c
 8016972:	b111      	cbz	r1, 801697a <_reclaim_reent+0x5e>
 8016974:	4620      	mov	r0, r4
 8016976:	f7ff f811 	bl	801599c <_free_r>
 801697a:	6da1      	ldr	r1, [r4, #88]	; 0x58
 801697c:	b111      	cbz	r1, 8016984 <_reclaim_reent+0x68>
 801697e:	4620      	mov	r0, r4
 8016980:	f7ff f80c 	bl	801599c <_free_r>
 8016984:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8016986:	b111      	cbz	r1, 801698e <_reclaim_reent+0x72>
 8016988:	4620      	mov	r0, r4
 801698a:	f7ff f807 	bl	801599c <_free_r>
 801698e:	69a3      	ldr	r3, [r4, #24]
 8016990:	b1e3      	cbz	r3, 80169cc <_reclaim_reent+0xb0>
 8016992:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 8016994:	4620      	mov	r0, r4
 8016996:	4798      	blx	r3
 8016998:	6ca1      	ldr	r1, [r4, #72]	; 0x48
 801699a:	b1b9      	cbz	r1, 80169cc <_reclaim_reent+0xb0>
 801699c:	4620      	mov	r0, r4
 801699e:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80169a2:	f7ff bfad 	b.w	8016900 <cleanup_glue>
 80169a6:	5949      	ldr	r1, [r1, r5]
 80169a8:	b941      	cbnz	r1, 80169bc <_reclaim_reent+0xa0>
 80169aa:	3504      	adds	r5, #4
 80169ac:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80169ae:	2d80      	cmp	r5, #128	; 0x80
 80169b0:	68d9      	ldr	r1, [r3, #12]
 80169b2:	d1f8      	bne.n	80169a6 <_reclaim_reent+0x8a>
 80169b4:	4620      	mov	r0, r4
 80169b6:	f7fe fff1 	bl	801599c <_free_r>
 80169ba:	e7ba      	b.n	8016932 <_reclaim_reent+0x16>
 80169bc:	680e      	ldr	r6, [r1, #0]
 80169be:	4620      	mov	r0, r4
 80169c0:	f7fe ffec 	bl	801599c <_free_r>
 80169c4:	4631      	mov	r1, r6
 80169c6:	e7ef      	b.n	80169a8 <_reclaim_reent+0x8c>
 80169c8:	2500      	movs	r5, #0
 80169ca:	e7ef      	b.n	80169ac <_reclaim_reent+0x90>
 80169cc:	bd70      	pop	{r4, r5, r6, pc}
 80169ce:	bf00      	nop
 80169d0:	20000090 	.word	0x20000090

080169d4 <_sbrk_r>:
 80169d4:	b538      	push	{r3, r4, r5, lr}
 80169d6:	4d06      	ldr	r5, [pc, #24]	; (80169f0 <_sbrk_r+0x1c>)
 80169d8:	2300      	movs	r3, #0
 80169da:	4604      	mov	r4, r0
 80169dc:	4608      	mov	r0, r1
 80169de:	602b      	str	r3, [r5, #0]
 80169e0:	f7ec feb0 	bl	8003744 <_sbrk>
 80169e4:	1c43      	adds	r3, r0, #1
 80169e6:	d102      	bne.n	80169ee <_sbrk_r+0x1a>
 80169e8:	682b      	ldr	r3, [r5, #0]
 80169ea:	b103      	cbz	r3, 80169ee <_sbrk_r+0x1a>
 80169ec:	6023      	str	r3, [r4, #0]
 80169ee:	bd38      	pop	{r3, r4, r5, pc}
 80169f0:	200073a0 	.word	0x200073a0

080169f4 <nanf>:
 80169f4:	ed9f 0a01 	vldr	s0, [pc, #4]	; 80169fc <nanf+0x8>
 80169f8:	4770      	bx	lr
 80169fa:	bf00      	nop
 80169fc:	7fc00000 	.word	0x7fc00000

08016a00 <_raise_r>:
 8016a00:	291f      	cmp	r1, #31
 8016a02:	b538      	push	{r3, r4, r5, lr}
 8016a04:	4604      	mov	r4, r0
 8016a06:	460d      	mov	r5, r1
 8016a08:	d904      	bls.n	8016a14 <_raise_r+0x14>
 8016a0a:	2316      	movs	r3, #22
 8016a0c:	6003      	str	r3, [r0, #0]
 8016a0e:	f04f 30ff 	mov.w	r0, #4294967295
 8016a12:	bd38      	pop	{r3, r4, r5, pc}
 8016a14:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016a16:	b112      	cbz	r2, 8016a1e <_raise_r+0x1e>
 8016a18:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016a1c:	b94b      	cbnz	r3, 8016a32 <_raise_r+0x32>
 8016a1e:	4620      	mov	r0, r4
 8016a20:	f000 f830 	bl	8016a84 <_getpid_r>
 8016a24:	462a      	mov	r2, r5
 8016a26:	4601      	mov	r1, r0
 8016a28:	4620      	mov	r0, r4
 8016a2a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016a2e:	f000 b817 	b.w	8016a60 <_kill_r>
 8016a32:	2b01      	cmp	r3, #1
 8016a34:	d00a      	beq.n	8016a4c <_raise_r+0x4c>
 8016a36:	1c59      	adds	r1, r3, #1
 8016a38:	d103      	bne.n	8016a42 <_raise_r+0x42>
 8016a3a:	2316      	movs	r3, #22
 8016a3c:	6003      	str	r3, [r0, #0]
 8016a3e:	2001      	movs	r0, #1
 8016a40:	e7e7      	b.n	8016a12 <_raise_r+0x12>
 8016a42:	2400      	movs	r4, #0
 8016a44:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8016a48:	4628      	mov	r0, r5
 8016a4a:	4798      	blx	r3
 8016a4c:	2000      	movs	r0, #0
 8016a4e:	e7e0      	b.n	8016a12 <_raise_r+0x12>

08016a50 <raise>:
 8016a50:	4b02      	ldr	r3, [pc, #8]	; (8016a5c <raise+0xc>)
 8016a52:	4601      	mov	r1, r0
 8016a54:	6818      	ldr	r0, [r3, #0]
 8016a56:	f7ff bfd3 	b.w	8016a00 <_raise_r>
 8016a5a:	bf00      	nop
 8016a5c:	20000090 	.word	0x20000090

08016a60 <_kill_r>:
 8016a60:	b538      	push	{r3, r4, r5, lr}
 8016a62:	4d07      	ldr	r5, [pc, #28]	; (8016a80 <_kill_r+0x20>)
 8016a64:	2300      	movs	r3, #0
 8016a66:	4604      	mov	r4, r0
 8016a68:	4608      	mov	r0, r1
 8016a6a:	4611      	mov	r1, r2
 8016a6c:	602b      	str	r3, [r5, #0]
 8016a6e:	f7ec fde1 	bl	8003634 <_kill>
 8016a72:	1c43      	adds	r3, r0, #1
 8016a74:	d102      	bne.n	8016a7c <_kill_r+0x1c>
 8016a76:	682b      	ldr	r3, [r5, #0]
 8016a78:	b103      	cbz	r3, 8016a7c <_kill_r+0x1c>
 8016a7a:	6023      	str	r3, [r4, #0]
 8016a7c:	bd38      	pop	{r3, r4, r5, pc}
 8016a7e:	bf00      	nop
 8016a80:	200073a0 	.word	0x200073a0

08016a84 <_getpid_r>:
 8016a84:	f7ec bdce 	b.w	8003624 <_getpid>

08016a88 <siprintf>:
 8016a88:	b40e      	push	{r1, r2, r3}
 8016a8a:	b500      	push	{lr}
 8016a8c:	b09c      	sub	sp, #112	; 0x70
 8016a8e:	ab1d      	add	r3, sp, #116	; 0x74
 8016a90:	9002      	str	r0, [sp, #8]
 8016a92:	9006      	str	r0, [sp, #24]
 8016a94:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8016a98:	4809      	ldr	r0, [pc, #36]	; (8016ac0 <siprintf+0x38>)
 8016a9a:	9107      	str	r1, [sp, #28]
 8016a9c:	9104      	str	r1, [sp, #16]
 8016a9e:	4909      	ldr	r1, [pc, #36]	; (8016ac4 <siprintf+0x3c>)
 8016aa0:	f853 2b04 	ldr.w	r2, [r3], #4
 8016aa4:	9105      	str	r1, [sp, #20]
 8016aa6:	6800      	ldr	r0, [r0, #0]
 8016aa8:	9301      	str	r3, [sp, #4]
 8016aaa:	a902      	add	r1, sp, #8
 8016aac:	f003 f9ac 	bl	8019e08 <_svfiprintf_r>
 8016ab0:	9b02      	ldr	r3, [sp, #8]
 8016ab2:	2200      	movs	r2, #0
 8016ab4:	701a      	strb	r2, [r3, #0]
 8016ab6:	b01c      	add	sp, #112	; 0x70
 8016ab8:	f85d eb04 	ldr.w	lr, [sp], #4
 8016abc:	b003      	add	sp, #12
 8016abe:	4770      	bx	lr
 8016ac0:	20000090 	.word	0x20000090
 8016ac4:	ffff0208 	.word	0xffff0208

08016ac8 <siscanf>:
 8016ac8:	b40e      	push	{r1, r2, r3}
 8016aca:	b510      	push	{r4, lr}
 8016acc:	b09f      	sub	sp, #124	; 0x7c
 8016ace:	ac21      	add	r4, sp, #132	; 0x84
 8016ad0:	f44f 7101 	mov.w	r1, #516	; 0x204
 8016ad4:	f854 2b04 	ldr.w	r2, [r4], #4
 8016ad8:	9201      	str	r2, [sp, #4]
 8016ada:	f8ad 101c 	strh.w	r1, [sp, #28]
 8016ade:	9004      	str	r0, [sp, #16]
 8016ae0:	9008      	str	r0, [sp, #32]
 8016ae2:	f7e9 fb8f 	bl	8000204 <strlen>
 8016ae6:	4b0c      	ldr	r3, [pc, #48]	; (8016b18 <siscanf+0x50>)
 8016ae8:	9005      	str	r0, [sp, #20]
 8016aea:	9009      	str	r0, [sp, #36]	; 0x24
 8016aec:	930d      	str	r3, [sp, #52]	; 0x34
 8016aee:	480b      	ldr	r0, [pc, #44]	; (8016b1c <siscanf+0x54>)
 8016af0:	9a01      	ldr	r2, [sp, #4]
 8016af2:	6800      	ldr	r0, [r0, #0]
 8016af4:	9403      	str	r4, [sp, #12]
 8016af6:	2300      	movs	r3, #0
 8016af8:	9311      	str	r3, [sp, #68]	; 0x44
 8016afa:	9316      	str	r3, [sp, #88]	; 0x58
 8016afc:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8016b00:	f8ad 301e 	strh.w	r3, [sp, #30]
 8016b04:	a904      	add	r1, sp, #16
 8016b06:	4623      	mov	r3, r4
 8016b08:	f003 fad8 	bl	801a0bc <__ssvfiscanf_r>
 8016b0c:	b01f      	add	sp, #124	; 0x7c
 8016b0e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8016b12:	b003      	add	sp, #12
 8016b14:	4770      	bx	lr
 8016b16:	bf00      	nop
 8016b18:	08016b43 	.word	0x08016b43
 8016b1c:	20000090 	.word	0x20000090

08016b20 <__sread>:
 8016b20:	b510      	push	{r4, lr}
 8016b22:	460c      	mov	r4, r1
 8016b24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b28:	f003 fee6 	bl	801a8f8 <_read_r>
 8016b2c:	2800      	cmp	r0, #0
 8016b2e:	bfab      	itete	ge
 8016b30:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8016b32:	89a3      	ldrhlt	r3, [r4, #12]
 8016b34:	181b      	addge	r3, r3, r0
 8016b36:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8016b3a:	bfac      	ite	ge
 8016b3c:	6563      	strge	r3, [r4, #84]	; 0x54
 8016b3e:	81a3      	strhlt	r3, [r4, #12]
 8016b40:	bd10      	pop	{r4, pc}

08016b42 <__seofread>:
 8016b42:	2000      	movs	r0, #0
 8016b44:	4770      	bx	lr

08016b46 <__swrite>:
 8016b46:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016b4a:	461f      	mov	r7, r3
 8016b4c:	898b      	ldrh	r3, [r1, #12]
 8016b4e:	05db      	lsls	r3, r3, #23
 8016b50:	4605      	mov	r5, r0
 8016b52:	460c      	mov	r4, r1
 8016b54:	4616      	mov	r6, r2
 8016b56:	d505      	bpl.n	8016b64 <__swrite+0x1e>
 8016b58:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b5c:	2302      	movs	r3, #2
 8016b5e:	2200      	movs	r2, #0
 8016b60:	f002 fb72 	bl	8019248 <_lseek_r>
 8016b64:	89a3      	ldrh	r3, [r4, #12]
 8016b66:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016b6a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8016b6e:	81a3      	strh	r3, [r4, #12]
 8016b70:	4632      	mov	r2, r6
 8016b72:	463b      	mov	r3, r7
 8016b74:	4628      	mov	r0, r5
 8016b76:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016b7a:	f000 bff7 	b.w	8017b6c <_write_r>

08016b7e <__sseek>:
 8016b7e:	b510      	push	{r4, lr}
 8016b80:	460c      	mov	r4, r1
 8016b82:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016b86:	f002 fb5f 	bl	8019248 <_lseek_r>
 8016b8a:	1c43      	adds	r3, r0, #1
 8016b8c:	89a3      	ldrh	r3, [r4, #12]
 8016b8e:	bf15      	itete	ne
 8016b90:	6560      	strne	r0, [r4, #84]	; 0x54
 8016b92:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016b96:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016b9a:	81a3      	strheq	r3, [r4, #12]
 8016b9c:	bf18      	it	ne
 8016b9e:	81a3      	strhne	r3, [r4, #12]
 8016ba0:	bd10      	pop	{r4, pc}

08016ba2 <__sclose>:
 8016ba2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016ba6:	f001 b87f 	b.w	8017ca8 <_close_r>

08016baa <strcpy>:
 8016baa:	4603      	mov	r3, r0
 8016bac:	f811 2b01 	ldrb.w	r2, [r1], #1
 8016bb0:	f803 2b01 	strb.w	r2, [r3], #1
 8016bb4:	2a00      	cmp	r2, #0
 8016bb6:	d1f9      	bne.n	8016bac <strcpy+0x2>
 8016bb8:	4770      	bx	lr

08016bba <strncmp>:
 8016bba:	b510      	push	{r4, lr}
 8016bbc:	b16a      	cbz	r2, 8016bda <strncmp+0x20>
 8016bbe:	3901      	subs	r1, #1
 8016bc0:	1884      	adds	r4, r0, r2
 8016bc2:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016bc6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016bca:	4293      	cmp	r3, r2
 8016bcc:	d103      	bne.n	8016bd6 <strncmp+0x1c>
 8016bce:	42a0      	cmp	r0, r4
 8016bd0:	d001      	beq.n	8016bd6 <strncmp+0x1c>
 8016bd2:	2b00      	cmp	r3, #0
 8016bd4:	d1f5      	bne.n	8016bc2 <strncmp+0x8>
 8016bd6:	1a98      	subs	r0, r3, r2
 8016bd8:	bd10      	pop	{r4, pc}
 8016bda:	4610      	mov	r0, r2
 8016bdc:	e7fc      	b.n	8016bd8 <strncmp+0x1e>

08016bde <sulp>:
 8016bde:	b570      	push	{r4, r5, r6, lr}
 8016be0:	4604      	mov	r4, r0
 8016be2:	460d      	mov	r5, r1
 8016be4:	ec45 4b10 	vmov	d0, r4, r5
 8016be8:	4616      	mov	r6, r2
 8016bea:	f002 ff2d 	bl	8019a48 <__ulp>
 8016bee:	ec51 0b10 	vmov	r0, r1, d0
 8016bf2:	b17e      	cbz	r6, 8016c14 <sulp+0x36>
 8016bf4:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8016bf8:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8016bfc:	2b00      	cmp	r3, #0
 8016bfe:	dd09      	ble.n	8016c14 <sulp+0x36>
 8016c00:	051b      	lsls	r3, r3, #20
 8016c02:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8016c06:	2400      	movs	r4, #0
 8016c08:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8016c0c:	4622      	mov	r2, r4
 8016c0e:	462b      	mov	r3, r5
 8016c10:	f7e9 fd12 	bl	8000638 <__aeabi_dmul>
 8016c14:	bd70      	pop	{r4, r5, r6, pc}
	...

08016c18 <_strtod_l>:
 8016c18:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016c1c:	b0a3      	sub	sp, #140	; 0x8c
 8016c1e:	461f      	mov	r7, r3
 8016c20:	2300      	movs	r3, #0
 8016c22:	931e      	str	r3, [sp, #120]	; 0x78
 8016c24:	4ba4      	ldr	r3, [pc, #656]	; (8016eb8 <_strtod_l+0x2a0>)
 8016c26:	9219      	str	r2, [sp, #100]	; 0x64
 8016c28:	681b      	ldr	r3, [r3, #0]
 8016c2a:	9307      	str	r3, [sp, #28]
 8016c2c:	4604      	mov	r4, r0
 8016c2e:	4618      	mov	r0, r3
 8016c30:	4688      	mov	r8, r1
 8016c32:	f7e9 fae7 	bl	8000204 <strlen>
 8016c36:	f04f 0a00 	mov.w	sl, #0
 8016c3a:	4605      	mov	r5, r0
 8016c3c:	f04f 0b00 	mov.w	fp, #0
 8016c40:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016c44:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016c46:	781a      	ldrb	r2, [r3, #0]
 8016c48:	2a2b      	cmp	r2, #43	; 0x2b
 8016c4a:	d04c      	beq.n	8016ce6 <_strtod_l+0xce>
 8016c4c:	d839      	bhi.n	8016cc2 <_strtod_l+0xaa>
 8016c4e:	2a0d      	cmp	r2, #13
 8016c50:	d832      	bhi.n	8016cb8 <_strtod_l+0xa0>
 8016c52:	2a08      	cmp	r2, #8
 8016c54:	d832      	bhi.n	8016cbc <_strtod_l+0xa4>
 8016c56:	2a00      	cmp	r2, #0
 8016c58:	d03c      	beq.n	8016cd4 <_strtod_l+0xbc>
 8016c5a:	2300      	movs	r3, #0
 8016c5c:	930e      	str	r3, [sp, #56]	; 0x38
 8016c5e:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8016c60:	7833      	ldrb	r3, [r6, #0]
 8016c62:	2b30      	cmp	r3, #48	; 0x30
 8016c64:	f040 80b4 	bne.w	8016dd0 <_strtod_l+0x1b8>
 8016c68:	7873      	ldrb	r3, [r6, #1]
 8016c6a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8016c6e:	2b58      	cmp	r3, #88	; 0x58
 8016c70:	d16c      	bne.n	8016d4c <_strtod_l+0x134>
 8016c72:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016c74:	9301      	str	r3, [sp, #4]
 8016c76:	ab1e      	add	r3, sp, #120	; 0x78
 8016c78:	9702      	str	r7, [sp, #8]
 8016c7a:	9300      	str	r3, [sp, #0]
 8016c7c:	4a8f      	ldr	r2, [pc, #572]	; (8016ebc <_strtod_l+0x2a4>)
 8016c7e:	ab1f      	add	r3, sp, #124	; 0x7c
 8016c80:	a91d      	add	r1, sp, #116	; 0x74
 8016c82:	4620      	mov	r0, r4
 8016c84:	f001 ffd4 	bl	8018c30 <__gethex>
 8016c88:	f010 0707 	ands.w	r7, r0, #7
 8016c8c:	4605      	mov	r5, r0
 8016c8e:	d005      	beq.n	8016c9c <_strtod_l+0x84>
 8016c90:	2f06      	cmp	r7, #6
 8016c92:	d12a      	bne.n	8016cea <_strtod_l+0xd2>
 8016c94:	3601      	adds	r6, #1
 8016c96:	2300      	movs	r3, #0
 8016c98:	961d      	str	r6, [sp, #116]	; 0x74
 8016c9a:	930e      	str	r3, [sp, #56]	; 0x38
 8016c9c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016c9e:	2b00      	cmp	r3, #0
 8016ca0:	f040 8596 	bne.w	80177d0 <_strtod_l+0xbb8>
 8016ca4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8016ca6:	b1db      	cbz	r3, 8016ce0 <_strtod_l+0xc8>
 8016ca8:	4652      	mov	r2, sl
 8016caa:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8016cae:	ec43 2b10 	vmov	d0, r2, r3
 8016cb2:	b023      	add	sp, #140	; 0x8c
 8016cb4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016cb8:	2a20      	cmp	r2, #32
 8016cba:	d1ce      	bne.n	8016c5a <_strtod_l+0x42>
 8016cbc:	3301      	adds	r3, #1
 8016cbe:	931d      	str	r3, [sp, #116]	; 0x74
 8016cc0:	e7c0      	b.n	8016c44 <_strtod_l+0x2c>
 8016cc2:	2a2d      	cmp	r2, #45	; 0x2d
 8016cc4:	d1c9      	bne.n	8016c5a <_strtod_l+0x42>
 8016cc6:	2201      	movs	r2, #1
 8016cc8:	920e      	str	r2, [sp, #56]	; 0x38
 8016cca:	1c5a      	adds	r2, r3, #1
 8016ccc:	921d      	str	r2, [sp, #116]	; 0x74
 8016cce:	785b      	ldrb	r3, [r3, #1]
 8016cd0:	2b00      	cmp	r3, #0
 8016cd2:	d1c4      	bne.n	8016c5e <_strtod_l+0x46>
 8016cd4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8016cd6:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016cda:	2b00      	cmp	r3, #0
 8016cdc:	f040 8576 	bne.w	80177cc <_strtod_l+0xbb4>
 8016ce0:	4652      	mov	r2, sl
 8016ce2:	465b      	mov	r3, fp
 8016ce4:	e7e3      	b.n	8016cae <_strtod_l+0x96>
 8016ce6:	2200      	movs	r2, #0
 8016ce8:	e7ee      	b.n	8016cc8 <_strtod_l+0xb0>
 8016cea:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8016cec:	b13a      	cbz	r2, 8016cfe <_strtod_l+0xe6>
 8016cee:	2135      	movs	r1, #53	; 0x35
 8016cf0:	a820      	add	r0, sp, #128	; 0x80
 8016cf2:	f002 ffb4 	bl	8019c5e <__copybits>
 8016cf6:	991e      	ldr	r1, [sp, #120]	; 0x78
 8016cf8:	4620      	mov	r0, r4
 8016cfa:	f002 fb79 	bl	80193f0 <_Bfree>
 8016cfe:	3f01      	subs	r7, #1
 8016d00:	2f05      	cmp	r7, #5
 8016d02:	d807      	bhi.n	8016d14 <_strtod_l+0xfc>
 8016d04:	e8df f007 	tbb	[pc, r7]
 8016d08:	1d180b0e 	.word	0x1d180b0e
 8016d0c:	030e      	.short	0x030e
 8016d0e:	f04f 0b00 	mov.w	fp, #0
 8016d12:	46da      	mov	sl, fp
 8016d14:	0728      	lsls	r0, r5, #28
 8016d16:	d5c1      	bpl.n	8016c9c <_strtod_l+0x84>
 8016d18:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8016d1c:	e7be      	b.n	8016c9c <_strtod_l+0x84>
 8016d1e:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8016d22:	e7f7      	b.n	8016d14 <_strtod_l+0xfc>
 8016d24:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8016d28:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8016d2a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8016d2e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8016d32:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8016d36:	e7ed      	b.n	8016d14 <_strtod_l+0xfc>
 8016d38:	f8df b184 	ldr.w	fp, [pc, #388]	; 8016ec0 <_strtod_l+0x2a8>
 8016d3c:	f04f 0a00 	mov.w	sl, #0
 8016d40:	e7e8      	b.n	8016d14 <_strtod_l+0xfc>
 8016d42:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8016d46:	f04f 3aff 	mov.w	sl, #4294967295
 8016d4a:	e7e3      	b.n	8016d14 <_strtod_l+0xfc>
 8016d4c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016d4e:	1c5a      	adds	r2, r3, #1
 8016d50:	921d      	str	r2, [sp, #116]	; 0x74
 8016d52:	785b      	ldrb	r3, [r3, #1]
 8016d54:	2b30      	cmp	r3, #48	; 0x30
 8016d56:	d0f9      	beq.n	8016d4c <_strtod_l+0x134>
 8016d58:	2b00      	cmp	r3, #0
 8016d5a:	d09f      	beq.n	8016c9c <_strtod_l+0x84>
 8016d5c:	2301      	movs	r3, #1
 8016d5e:	f04f 0900 	mov.w	r9, #0
 8016d62:	9304      	str	r3, [sp, #16]
 8016d64:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016d66:	930a      	str	r3, [sp, #40]	; 0x28
 8016d68:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8016d6c:	464f      	mov	r7, r9
 8016d6e:	220a      	movs	r2, #10
 8016d70:	981d      	ldr	r0, [sp, #116]	; 0x74
 8016d72:	7806      	ldrb	r6, [r0, #0]
 8016d74:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8016d78:	b2d9      	uxtb	r1, r3
 8016d7a:	2909      	cmp	r1, #9
 8016d7c:	d92a      	bls.n	8016dd4 <_strtod_l+0x1bc>
 8016d7e:	9907      	ldr	r1, [sp, #28]
 8016d80:	462a      	mov	r2, r5
 8016d82:	f7ff ff1a 	bl	8016bba <strncmp>
 8016d86:	b398      	cbz	r0, 8016df0 <_strtod_l+0x1d8>
 8016d88:	2000      	movs	r0, #0
 8016d8a:	4633      	mov	r3, r6
 8016d8c:	463d      	mov	r5, r7
 8016d8e:	9007      	str	r0, [sp, #28]
 8016d90:	4602      	mov	r2, r0
 8016d92:	2b65      	cmp	r3, #101	; 0x65
 8016d94:	d001      	beq.n	8016d9a <_strtod_l+0x182>
 8016d96:	2b45      	cmp	r3, #69	; 0x45
 8016d98:	d118      	bne.n	8016dcc <_strtod_l+0x1b4>
 8016d9a:	b91d      	cbnz	r5, 8016da4 <_strtod_l+0x18c>
 8016d9c:	9b04      	ldr	r3, [sp, #16]
 8016d9e:	4303      	orrs	r3, r0
 8016da0:	d098      	beq.n	8016cd4 <_strtod_l+0xbc>
 8016da2:	2500      	movs	r5, #0
 8016da4:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8016da8:	f108 0301 	add.w	r3, r8, #1
 8016dac:	931d      	str	r3, [sp, #116]	; 0x74
 8016dae:	f898 3001 	ldrb.w	r3, [r8, #1]
 8016db2:	2b2b      	cmp	r3, #43	; 0x2b
 8016db4:	d075      	beq.n	8016ea2 <_strtod_l+0x28a>
 8016db6:	2b2d      	cmp	r3, #45	; 0x2d
 8016db8:	d07b      	beq.n	8016eb2 <_strtod_l+0x29a>
 8016dba:	f04f 0c00 	mov.w	ip, #0
 8016dbe:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8016dc2:	2909      	cmp	r1, #9
 8016dc4:	f240 8082 	bls.w	8016ecc <_strtod_l+0x2b4>
 8016dc8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8016dcc:	2600      	movs	r6, #0
 8016dce:	e09d      	b.n	8016f0c <_strtod_l+0x2f4>
 8016dd0:	2300      	movs	r3, #0
 8016dd2:	e7c4      	b.n	8016d5e <_strtod_l+0x146>
 8016dd4:	2f08      	cmp	r7, #8
 8016dd6:	bfd8      	it	le
 8016dd8:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8016dda:	f100 0001 	add.w	r0, r0, #1
 8016dde:	bfda      	itte	le
 8016de0:	fb02 3301 	mlale	r3, r2, r1, r3
 8016de4:	9309      	strle	r3, [sp, #36]	; 0x24
 8016de6:	fb02 3909 	mlagt	r9, r2, r9, r3
 8016dea:	3701      	adds	r7, #1
 8016dec:	901d      	str	r0, [sp, #116]	; 0x74
 8016dee:	e7bf      	b.n	8016d70 <_strtod_l+0x158>
 8016df0:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016df2:	195a      	adds	r2, r3, r5
 8016df4:	921d      	str	r2, [sp, #116]	; 0x74
 8016df6:	5d5b      	ldrb	r3, [r3, r5]
 8016df8:	2f00      	cmp	r7, #0
 8016dfa:	d037      	beq.n	8016e6c <_strtod_l+0x254>
 8016dfc:	9007      	str	r0, [sp, #28]
 8016dfe:	463d      	mov	r5, r7
 8016e00:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8016e04:	2a09      	cmp	r2, #9
 8016e06:	d912      	bls.n	8016e2e <_strtod_l+0x216>
 8016e08:	2201      	movs	r2, #1
 8016e0a:	e7c2      	b.n	8016d92 <_strtod_l+0x17a>
 8016e0c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016e0e:	1c5a      	adds	r2, r3, #1
 8016e10:	921d      	str	r2, [sp, #116]	; 0x74
 8016e12:	785b      	ldrb	r3, [r3, #1]
 8016e14:	3001      	adds	r0, #1
 8016e16:	2b30      	cmp	r3, #48	; 0x30
 8016e18:	d0f8      	beq.n	8016e0c <_strtod_l+0x1f4>
 8016e1a:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8016e1e:	2a08      	cmp	r2, #8
 8016e20:	f200 84db 	bhi.w	80177da <_strtod_l+0xbc2>
 8016e24:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8016e26:	9007      	str	r0, [sp, #28]
 8016e28:	2000      	movs	r0, #0
 8016e2a:	920a      	str	r2, [sp, #40]	; 0x28
 8016e2c:	4605      	mov	r5, r0
 8016e2e:	3b30      	subs	r3, #48	; 0x30
 8016e30:	f100 0201 	add.w	r2, r0, #1
 8016e34:	d014      	beq.n	8016e60 <_strtod_l+0x248>
 8016e36:	9907      	ldr	r1, [sp, #28]
 8016e38:	4411      	add	r1, r2
 8016e3a:	9107      	str	r1, [sp, #28]
 8016e3c:	462a      	mov	r2, r5
 8016e3e:	eb00 0e05 	add.w	lr, r0, r5
 8016e42:	210a      	movs	r1, #10
 8016e44:	4572      	cmp	r2, lr
 8016e46:	d113      	bne.n	8016e70 <_strtod_l+0x258>
 8016e48:	182a      	adds	r2, r5, r0
 8016e4a:	2a08      	cmp	r2, #8
 8016e4c:	f105 0501 	add.w	r5, r5, #1
 8016e50:	4405      	add	r5, r0
 8016e52:	dc1c      	bgt.n	8016e8e <_strtod_l+0x276>
 8016e54:	9909      	ldr	r1, [sp, #36]	; 0x24
 8016e56:	220a      	movs	r2, #10
 8016e58:	fb02 3301 	mla	r3, r2, r1, r3
 8016e5c:	9309      	str	r3, [sp, #36]	; 0x24
 8016e5e:	2200      	movs	r2, #0
 8016e60:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016e62:	1c59      	adds	r1, r3, #1
 8016e64:	911d      	str	r1, [sp, #116]	; 0x74
 8016e66:	785b      	ldrb	r3, [r3, #1]
 8016e68:	4610      	mov	r0, r2
 8016e6a:	e7c9      	b.n	8016e00 <_strtod_l+0x1e8>
 8016e6c:	4638      	mov	r0, r7
 8016e6e:	e7d2      	b.n	8016e16 <_strtod_l+0x1fe>
 8016e70:	2a08      	cmp	r2, #8
 8016e72:	dc04      	bgt.n	8016e7e <_strtod_l+0x266>
 8016e74:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8016e76:	434e      	muls	r6, r1
 8016e78:	9609      	str	r6, [sp, #36]	; 0x24
 8016e7a:	3201      	adds	r2, #1
 8016e7c:	e7e2      	b.n	8016e44 <_strtod_l+0x22c>
 8016e7e:	f102 0c01 	add.w	ip, r2, #1
 8016e82:	f1bc 0f10 	cmp.w	ip, #16
 8016e86:	bfd8      	it	le
 8016e88:	fb01 f909 	mulle.w	r9, r1, r9
 8016e8c:	e7f5      	b.n	8016e7a <_strtod_l+0x262>
 8016e8e:	2d10      	cmp	r5, #16
 8016e90:	bfdc      	itt	le
 8016e92:	220a      	movle	r2, #10
 8016e94:	fb02 3909 	mlale	r9, r2, r9, r3
 8016e98:	e7e1      	b.n	8016e5e <_strtod_l+0x246>
 8016e9a:	2300      	movs	r3, #0
 8016e9c:	9307      	str	r3, [sp, #28]
 8016e9e:	2201      	movs	r2, #1
 8016ea0:	e77c      	b.n	8016d9c <_strtod_l+0x184>
 8016ea2:	f04f 0c00 	mov.w	ip, #0
 8016ea6:	f108 0302 	add.w	r3, r8, #2
 8016eaa:	931d      	str	r3, [sp, #116]	; 0x74
 8016eac:	f898 3002 	ldrb.w	r3, [r8, #2]
 8016eb0:	e785      	b.n	8016dbe <_strtod_l+0x1a6>
 8016eb2:	f04f 0c01 	mov.w	ip, #1
 8016eb6:	e7f6      	b.n	8016ea6 <_strtod_l+0x28e>
 8016eb8:	0801ccec 	.word	0x0801ccec
 8016ebc:	0801cb60 	.word	0x0801cb60
 8016ec0:	7ff00000 	.word	0x7ff00000
 8016ec4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ec6:	1c59      	adds	r1, r3, #1
 8016ec8:	911d      	str	r1, [sp, #116]	; 0x74
 8016eca:	785b      	ldrb	r3, [r3, #1]
 8016ecc:	2b30      	cmp	r3, #48	; 0x30
 8016ece:	d0f9      	beq.n	8016ec4 <_strtod_l+0x2ac>
 8016ed0:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8016ed4:	2908      	cmp	r1, #8
 8016ed6:	f63f af79 	bhi.w	8016dcc <_strtod_l+0x1b4>
 8016eda:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8016ede:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ee0:	9308      	str	r3, [sp, #32]
 8016ee2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016ee4:	1c59      	adds	r1, r3, #1
 8016ee6:	911d      	str	r1, [sp, #116]	; 0x74
 8016ee8:	785b      	ldrb	r3, [r3, #1]
 8016eea:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8016eee:	2e09      	cmp	r6, #9
 8016ef0:	d937      	bls.n	8016f62 <_strtod_l+0x34a>
 8016ef2:	9e08      	ldr	r6, [sp, #32]
 8016ef4:	1b89      	subs	r1, r1, r6
 8016ef6:	2908      	cmp	r1, #8
 8016ef8:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8016efc:	dc02      	bgt.n	8016f04 <_strtod_l+0x2ec>
 8016efe:	4576      	cmp	r6, lr
 8016f00:	bfa8      	it	ge
 8016f02:	4676      	movge	r6, lr
 8016f04:	f1bc 0f00 	cmp.w	ip, #0
 8016f08:	d000      	beq.n	8016f0c <_strtod_l+0x2f4>
 8016f0a:	4276      	negs	r6, r6
 8016f0c:	2d00      	cmp	r5, #0
 8016f0e:	d14f      	bne.n	8016fb0 <_strtod_l+0x398>
 8016f10:	9904      	ldr	r1, [sp, #16]
 8016f12:	4301      	orrs	r1, r0
 8016f14:	f47f aec2 	bne.w	8016c9c <_strtod_l+0x84>
 8016f18:	2a00      	cmp	r2, #0
 8016f1a:	f47f aedb 	bne.w	8016cd4 <_strtod_l+0xbc>
 8016f1e:	2b69      	cmp	r3, #105	; 0x69
 8016f20:	d027      	beq.n	8016f72 <_strtod_l+0x35a>
 8016f22:	dc24      	bgt.n	8016f6e <_strtod_l+0x356>
 8016f24:	2b49      	cmp	r3, #73	; 0x49
 8016f26:	d024      	beq.n	8016f72 <_strtod_l+0x35a>
 8016f28:	2b4e      	cmp	r3, #78	; 0x4e
 8016f2a:	f47f aed3 	bne.w	8016cd4 <_strtod_l+0xbc>
 8016f2e:	499e      	ldr	r1, [pc, #632]	; (80171a8 <_strtod_l+0x590>)
 8016f30:	a81d      	add	r0, sp, #116	; 0x74
 8016f32:	f002 f8d5 	bl	80190e0 <__match>
 8016f36:	2800      	cmp	r0, #0
 8016f38:	f43f aecc 	beq.w	8016cd4 <_strtod_l+0xbc>
 8016f3c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f3e:	781b      	ldrb	r3, [r3, #0]
 8016f40:	2b28      	cmp	r3, #40	; 0x28
 8016f42:	d12d      	bne.n	8016fa0 <_strtod_l+0x388>
 8016f44:	4999      	ldr	r1, [pc, #612]	; (80171ac <_strtod_l+0x594>)
 8016f46:	aa20      	add	r2, sp, #128	; 0x80
 8016f48:	a81d      	add	r0, sp, #116	; 0x74
 8016f4a:	f002 f8dd 	bl	8019108 <__hexnan>
 8016f4e:	2805      	cmp	r0, #5
 8016f50:	d126      	bne.n	8016fa0 <_strtod_l+0x388>
 8016f52:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8016f54:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8016f58:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8016f5c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8016f60:	e69c      	b.n	8016c9c <_strtod_l+0x84>
 8016f62:	210a      	movs	r1, #10
 8016f64:	fb01 3e0e 	mla	lr, r1, lr, r3
 8016f68:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8016f6c:	e7b9      	b.n	8016ee2 <_strtod_l+0x2ca>
 8016f6e:	2b6e      	cmp	r3, #110	; 0x6e
 8016f70:	e7db      	b.n	8016f2a <_strtod_l+0x312>
 8016f72:	498f      	ldr	r1, [pc, #572]	; (80171b0 <_strtod_l+0x598>)
 8016f74:	a81d      	add	r0, sp, #116	; 0x74
 8016f76:	f002 f8b3 	bl	80190e0 <__match>
 8016f7a:	2800      	cmp	r0, #0
 8016f7c:	f43f aeaa 	beq.w	8016cd4 <_strtod_l+0xbc>
 8016f80:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f82:	498c      	ldr	r1, [pc, #560]	; (80171b4 <_strtod_l+0x59c>)
 8016f84:	3b01      	subs	r3, #1
 8016f86:	a81d      	add	r0, sp, #116	; 0x74
 8016f88:	931d      	str	r3, [sp, #116]	; 0x74
 8016f8a:	f002 f8a9 	bl	80190e0 <__match>
 8016f8e:	b910      	cbnz	r0, 8016f96 <_strtod_l+0x37e>
 8016f90:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8016f92:	3301      	adds	r3, #1
 8016f94:	931d      	str	r3, [sp, #116]	; 0x74
 8016f96:	f8df b22c 	ldr.w	fp, [pc, #556]	; 80171c4 <_strtod_l+0x5ac>
 8016f9a:	f04f 0a00 	mov.w	sl, #0
 8016f9e:	e67d      	b.n	8016c9c <_strtod_l+0x84>
 8016fa0:	4885      	ldr	r0, [pc, #532]	; (80171b8 <_strtod_l+0x5a0>)
 8016fa2:	f7fe fa7d 	bl	80154a0 <nan>
 8016fa6:	ed8d 0b04 	vstr	d0, [sp, #16]
 8016faa:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8016fae:	e675      	b.n	8016c9c <_strtod_l+0x84>
 8016fb0:	9b07      	ldr	r3, [sp, #28]
 8016fb2:	9809      	ldr	r0, [sp, #36]	; 0x24
 8016fb4:	1af3      	subs	r3, r6, r3
 8016fb6:	2f00      	cmp	r7, #0
 8016fb8:	bf08      	it	eq
 8016fba:	462f      	moveq	r7, r5
 8016fbc:	2d10      	cmp	r5, #16
 8016fbe:	9308      	str	r3, [sp, #32]
 8016fc0:	46a8      	mov	r8, r5
 8016fc2:	bfa8      	it	ge
 8016fc4:	f04f 0810 	movge.w	r8, #16
 8016fc8:	f7e9 fabc 	bl	8000544 <__aeabi_ui2d>
 8016fcc:	2d09      	cmp	r5, #9
 8016fce:	4682      	mov	sl, r0
 8016fd0:	468b      	mov	fp, r1
 8016fd2:	dd13      	ble.n	8016ffc <_strtod_l+0x3e4>
 8016fd4:	4b79      	ldr	r3, [pc, #484]	; (80171bc <_strtod_l+0x5a4>)
 8016fd6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8016fda:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8016fde:	f7e9 fb2b 	bl	8000638 <__aeabi_dmul>
 8016fe2:	4682      	mov	sl, r0
 8016fe4:	4648      	mov	r0, r9
 8016fe6:	468b      	mov	fp, r1
 8016fe8:	f7e9 faac 	bl	8000544 <__aeabi_ui2d>
 8016fec:	4602      	mov	r2, r0
 8016fee:	460b      	mov	r3, r1
 8016ff0:	4650      	mov	r0, sl
 8016ff2:	4659      	mov	r1, fp
 8016ff4:	f7e9 f96a 	bl	80002cc <__adddf3>
 8016ff8:	4682      	mov	sl, r0
 8016ffa:	468b      	mov	fp, r1
 8016ffc:	2d0f      	cmp	r5, #15
 8016ffe:	dc38      	bgt.n	8017072 <_strtod_l+0x45a>
 8017000:	9b08      	ldr	r3, [sp, #32]
 8017002:	2b00      	cmp	r3, #0
 8017004:	f43f ae4a 	beq.w	8016c9c <_strtod_l+0x84>
 8017008:	dd24      	ble.n	8017054 <_strtod_l+0x43c>
 801700a:	2b16      	cmp	r3, #22
 801700c:	dc0b      	bgt.n	8017026 <_strtod_l+0x40e>
 801700e:	4d6b      	ldr	r5, [pc, #428]	; (80171bc <_strtod_l+0x5a4>)
 8017010:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 8017014:	e9d5 0100 	ldrd	r0, r1, [r5]
 8017018:	4652      	mov	r2, sl
 801701a:	465b      	mov	r3, fp
 801701c:	f7e9 fb0c 	bl	8000638 <__aeabi_dmul>
 8017020:	4682      	mov	sl, r0
 8017022:	468b      	mov	fp, r1
 8017024:	e63a      	b.n	8016c9c <_strtod_l+0x84>
 8017026:	9a08      	ldr	r2, [sp, #32]
 8017028:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 801702c:	4293      	cmp	r3, r2
 801702e:	db20      	blt.n	8017072 <_strtod_l+0x45a>
 8017030:	4c62      	ldr	r4, [pc, #392]	; (80171bc <_strtod_l+0x5a4>)
 8017032:	f1c5 050f 	rsb	r5, r5, #15
 8017036:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801703a:	4652      	mov	r2, sl
 801703c:	465b      	mov	r3, fp
 801703e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017042:	f7e9 faf9 	bl	8000638 <__aeabi_dmul>
 8017046:	9b08      	ldr	r3, [sp, #32]
 8017048:	1b5d      	subs	r5, r3, r5
 801704a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801704e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8017052:	e7e3      	b.n	801701c <_strtod_l+0x404>
 8017054:	9b08      	ldr	r3, [sp, #32]
 8017056:	3316      	adds	r3, #22
 8017058:	db0b      	blt.n	8017072 <_strtod_l+0x45a>
 801705a:	9b07      	ldr	r3, [sp, #28]
 801705c:	4a57      	ldr	r2, [pc, #348]	; (80171bc <_strtod_l+0x5a4>)
 801705e:	1b9e      	subs	r6, r3, r6
 8017060:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8017064:	e9d6 2300 	ldrd	r2, r3, [r6]
 8017068:	4650      	mov	r0, sl
 801706a:	4659      	mov	r1, fp
 801706c:	f7e9 fc0e 	bl	800088c <__aeabi_ddiv>
 8017070:	e7d6      	b.n	8017020 <_strtod_l+0x408>
 8017072:	9b08      	ldr	r3, [sp, #32]
 8017074:	eba5 0808 	sub.w	r8, r5, r8
 8017078:	4498      	add	r8, r3
 801707a:	f1b8 0f00 	cmp.w	r8, #0
 801707e:	dd71      	ble.n	8017164 <_strtod_l+0x54c>
 8017080:	f018 030f 	ands.w	r3, r8, #15
 8017084:	d00a      	beq.n	801709c <_strtod_l+0x484>
 8017086:	494d      	ldr	r1, [pc, #308]	; (80171bc <_strtod_l+0x5a4>)
 8017088:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801708c:	4652      	mov	r2, sl
 801708e:	465b      	mov	r3, fp
 8017090:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017094:	f7e9 fad0 	bl	8000638 <__aeabi_dmul>
 8017098:	4682      	mov	sl, r0
 801709a:	468b      	mov	fp, r1
 801709c:	f038 080f 	bics.w	r8, r8, #15
 80170a0:	d04d      	beq.n	801713e <_strtod_l+0x526>
 80170a2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 80170a6:	dd22      	ble.n	80170ee <_strtod_l+0x4d6>
 80170a8:	2500      	movs	r5, #0
 80170aa:	462e      	mov	r6, r5
 80170ac:	9509      	str	r5, [sp, #36]	; 0x24
 80170ae:	9507      	str	r5, [sp, #28]
 80170b0:	2322      	movs	r3, #34	; 0x22
 80170b2:	f8df b110 	ldr.w	fp, [pc, #272]	; 80171c4 <_strtod_l+0x5ac>
 80170b6:	6023      	str	r3, [r4, #0]
 80170b8:	f04f 0a00 	mov.w	sl, #0
 80170bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80170be:	2b00      	cmp	r3, #0
 80170c0:	f43f adec 	beq.w	8016c9c <_strtod_l+0x84>
 80170c4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80170c6:	4620      	mov	r0, r4
 80170c8:	f002 f992 	bl	80193f0 <_Bfree>
 80170cc:	9907      	ldr	r1, [sp, #28]
 80170ce:	4620      	mov	r0, r4
 80170d0:	f002 f98e 	bl	80193f0 <_Bfree>
 80170d4:	4631      	mov	r1, r6
 80170d6:	4620      	mov	r0, r4
 80170d8:	f002 f98a 	bl	80193f0 <_Bfree>
 80170dc:	9909      	ldr	r1, [sp, #36]	; 0x24
 80170de:	4620      	mov	r0, r4
 80170e0:	f002 f986 	bl	80193f0 <_Bfree>
 80170e4:	4629      	mov	r1, r5
 80170e6:	4620      	mov	r0, r4
 80170e8:	f002 f982 	bl	80193f0 <_Bfree>
 80170ec:	e5d6      	b.n	8016c9c <_strtod_l+0x84>
 80170ee:	2300      	movs	r3, #0
 80170f0:	ea4f 1828 	mov.w	r8, r8, asr #4
 80170f4:	4650      	mov	r0, sl
 80170f6:	4659      	mov	r1, fp
 80170f8:	4699      	mov	r9, r3
 80170fa:	f1b8 0f01 	cmp.w	r8, #1
 80170fe:	dc21      	bgt.n	8017144 <_strtod_l+0x52c>
 8017100:	b10b      	cbz	r3, 8017106 <_strtod_l+0x4ee>
 8017102:	4682      	mov	sl, r0
 8017104:	468b      	mov	fp, r1
 8017106:	4b2e      	ldr	r3, [pc, #184]	; (80171c0 <_strtod_l+0x5a8>)
 8017108:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 801710c:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8017110:	4652      	mov	r2, sl
 8017112:	465b      	mov	r3, fp
 8017114:	e9d9 0100 	ldrd	r0, r1, [r9]
 8017118:	f7e9 fa8e 	bl	8000638 <__aeabi_dmul>
 801711c:	4b29      	ldr	r3, [pc, #164]	; (80171c4 <_strtod_l+0x5ac>)
 801711e:	460a      	mov	r2, r1
 8017120:	400b      	ands	r3, r1
 8017122:	4929      	ldr	r1, [pc, #164]	; (80171c8 <_strtod_l+0x5b0>)
 8017124:	428b      	cmp	r3, r1
 8017126:	4682      	mov	sl, r0
 8017128:	d8be      	bhi.n	80170a8 <_strtod_l+0x490>
 801712a:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 801712e:	428b      	cmp	r3, r1
 8017130:	bf86      	itte	hi
 8017132:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 80171cc <_strtod_l+0x5b4>
 8017136:	f04f 3aff 	movhi.w	sl, #4294967295
 801713a:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 801713e:	2300      	movs	r3, #0
 8017140:	9304      	str	r3, [sp, #16]
 8017142:	e081      	b.n	8017248 <_strtod_l+0x630>
 8017144:	f018 0f01 	tst.w	r8, #1
 8017148:	d007      	beq.n	801715a <_strtod_l+0x542>
 801714a:	4b1d      	ldr	r3, [pc, #116]	; (80171c0 <_strtod_l+0x5a8>)
 801714c:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 8017150:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017154:	f7e9 fa70 	bl	8000638 <__aeabi_dmul>
 8017158:	2301      	movs	r3, #1
 801715a:	f109 0901 	add.w	r9, r9, #1
 801715e:	ea4f 0868 	mov.w	r8, r8, asr #1
 8017162:	e7ca      	b.n	80170fa <_strtod_l+0x4e2>
 8017164:	d0eb      	beq.n	801713e <_strtod_l+0x526>
 8017166:	f1c8 0800 	rsb	r8, r8, #0
 801716a:	f018 020f 	ands.w	r2, r8, #15
 801716e:	d00a      	beq.n	8017186 <_strtod_l+0x56e>
 8017170:	4b12      	ldr	r3, [pc, #72]	; (80171bc <_strtod_l+0x5a4>)
 8017172:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8017176:	4650      	mov	r0, sl
 8017178:	4659      	mov	r1, fp
 801717a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801717e:	f7e9 fb85 	bl	800088c <__aeabi_ddiv>
 8017182:	4682      	mov	sl, r0
 8017184:	468b      	mov	fp, r1
 8017186:	ea5f 1828 	movs.w	r8, r8, asr #4
 801718a:	d0d8      	beq.n	801713e <_strtod_l+0x526>
 801718c:	f1b8 0f1f 	cmp.w	r8, #31
 8017190:	dd1e      	ble.n	80171d0 <_strtod_l+0x5b8>
 8017192:	2500      	movs	r5, #0
 8017194:	462e      	mov	r6, r5
 8017196:	9509      	str	r5, [sp, #36]	; 0x24
 8017198:	9507      	str	r5, [sp, #28]
 801719a:	2322      	movs	r3, #34	; 0x22
 801719c:	f04f 0a00 	mov.w	sl, #0
 80171a0:	f04f 0b00 	mov.w	fp, #0
 80171a4:	6023      	str	r3, [r4, #0]
 80171a6:	e789      	b.n	80170bc <_strtod_l+0x4a4>
 80171a8:	0801cb35 	.word	0x0801cb35
 80171ac:	0801cb74 	.word	0x0801cb74
 80171b0:	0801cb2d 	.word	0x0801cb2d
 80171b4:	0801cbef 	.word	0x0801cbef
 80171b8:	0801cbeb 	.word	0x0801cbeb
 80171bc:	0801cd88 	.word	0x0801cd88
 80171c0:	0801cd60 	.word	0x0801cd60
 80171c4:	7ff00000 	.word	0x7ff00000
 80171c8:	7ca00000 	.word	0x7ca00000
 80171cc:	7fefffff 	.word	0x7fefffff
 80171d0:	f018 0310 	ands.w	r3, r8, #16
 80171d4:	bf18      	it	ne
 80171d6:	236a      	movne	r3, #106	; 0x6a
 80171d8:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8017590 <_strtod_l+0x978>
 80171dc:	9304      	str	r3, [sp, #16]
 80171de:	4650      	mov	r0, sl
 80171e0:	4659      	mov	r1, fp
 80171e2:	2300      	movs	r3, #0
 80171e4:	f018 0f01 	tst.w	r8, #1
 80171e8:	d004      	beq.n	80171f4 <_strtod_l+0x5dc>
 80171ea:	e9d9 2300 	ldrd	r2, r3, [r9]
 80171ee:	f7e9 fa23 	bl	8000638 <__aeabi_dmul>
 80171f2:	2301      	movs	r3, #1
 80171f4:	ea5f 0868 	movs.w	r8, r8, asr #1
 80171f8:	f109 0908 	add.w	r9, r9, #8
 80171fc:	d1f2      	bne.n	80171e4 <_strtod_l+0x5cc>
 80171fe:	b10b      	cbz	r3, 8017204 <_strtod_l+0x5ec>
 8017200:	4682      	mov	sl, r0
 8017202:	468b      	mov	fp, r1
 8017204:	9b04      	ldr	r3, [sp, #16]
 8017206:	b1bb      	cbz	r3, 8017238 <_strtod_l+0x620>
 8017208:	f3cb 530a 	ubfx	r3, fp, #20, #11
 801720c:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8017210:	2b00      	cmp	r3, #0
 8017212:	4659      	mov	r1, fp
 8017214:	dd10      	ble.n	8017238 <_strtod_l+0x620>
 8017216:	2b1f      	cmp	r3, #31
 8017218:	f340 8128 	ble.w	801746c <_strtod_l+0x854>
 801721c:	2b34      	cmp	r3, #52	; 0x34
 801721e:	bfde      	ittt	le
 8017220:	3b20      	suble	r3, #32
 8017222:	f04f 32ff 	movle.w	r2, #4294967295
 8017226:	fa02 f303 	lslle.w	r3, r2, r3
 801722a:	f04f 0a00 	mov.w	sl, #0
 801722e:	bfcc      	ite	gt
 8017230:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8017234:	ea03 0b01 	andle.w	fp, r3, r1
 8017238:	2200      	movs	r2, #0
 801723a:	2300      	movs	r3, #0
 801723c:	4650      	mov	r0, sl
 801723e:	4659      	mov	r1, fp
 8017240:	f7e9 fc62 	bl	8000b08 <__aeabi_dcmpeq>
 8017244:	2800      	cmp	r0, #0
 8017246:	d1a4      	bne.n	8017192 <_strtod_l+0x57a>
 8017248:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801724a:	9300      	str	r3, [sp, #0]
 801724c:	990a      	ldr	r1, [sp, #40]	; 0x28
 801724e:	462b      	mov	r3, r5
 8017250:	463a      	mov	r2, r7
 8017252:	4620      	mov	r0, r4
 8017254:	f002 f938 	bl	80194c8 <__s2b>
 8017258:	9009      	str	r0, [sp, #36]	; 0x24
 801725a:	2800      	cmp	r0, #0
 801725c:	f43f af24 	beq.w	80170a8 <_strtod_l+0x490>
 8017260:	9b07      	ldr	r3, [sp, #28]
 8017262:	1b9e      	subs	r6, r3, r6
 8017264:	9b08      	ldr	r3, [sp, #32]
 8017266:	2b00      	cmp	r3, #0
 8017268:	bfb4      	ite	lt
 801726a:	4633      	movlt	r3, r6
 801726c:	2300      	movge	r3, #0
 801726e:	9310      	str	r3, [sp, #64]	; 0x40
 8017270:	9b08      	ldr	r3, [sp, #32]
 8017272:	2500      	movs	r5, #0
 8017274:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8017278:	9318      	str	r3, [sp, #96]	; 0x60
 801727a:	462e      	mov	r6, r5
 801727c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801727e:	4620      	mov	r0, r4
 8017280:	6859      	ldr	r1, [r3, #4]
 8017282:	f002 f875 	bl	8019370 <_Balloc>
 8017286:	9007      	str	r0, [sp, #28]
 8017288:	2800      	cmp	r0, #0
 801728a:	f43f af11 	beq.w	80170b0 <_strtod_l+0x498>
 801728e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017290:	691a      	ldr	r2, [r3, #16]
 8017292:	3202      	adds	r2, #2
 8017294:	f103 010c 	add.w	r1, r3, #12
 8017298:	0092      	lsls	r2, r2, #2
 801729a:	300c      	adds	r0, #12
 801729c:	f7fe fb4e 	bl	801593c <memcpy>
 80172a0:	ec4b ab10 	vmov	d0, sl, fp
 80172a4:	aa20      	add	r2, sp, #128	; 0x80
 80172a6:	a91f      	add	r1, sp, #124	; 0x7c
 80172a8:	4620      	mov	r0, r4
 80172aa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80172ae:	f002 fc47 	bl	8019b40 <__d2b>
 80172b2:	901e      	str	r0, [sp, #120]	; 0x78
 80172b4:	2800      	cmp	r0, #0
 80172b6:	f43f aefb 	beq.w	80170b0 <_strtod_l+0x498>
 80172ba:	2101      	movs	r1, #1
 80172bc:	4620      	mov	r0, r4
 80172be:	f002 f99d 	bl	80195fc <__i2b>
 80172c2:	4606      	mov	r6, r0
 80172c4:	2800      	cmp	r0, #0
 80172c6:	f43f aef3 	beq.w	80170b0 <_strtod_l+0x498>
 80172ca:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 80172cc:	9904      	ldr	r1, [sp, #16]
 80172ce:	2b00      	cmp	r3, #0
 80172d0:	bfab      	itete	ge
 80172d2:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 80172d4:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 80172d6:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 80172d8:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 80172dc:	bfac      	ite	ge
 80172de:	eb03 0902 	addge.w	r9, r3, r2
 80172e2:	1ad7      	sublt	r7, r2, r3
 80172e4:	9a20      	ldr	r2, [sp, #128]	; 0x80
 80172e6:	eba3 0801 	sub.w	r8, r3, r1
 80172ea:	4490      	add	r8, r2
 80172ec:	4ba3      	ldr	r3, [pc, #652]	; (801757c <_strtod_l+0x964>)
 80172ee:	f108 38ff 	add.w	r8, r8, #4294967295
 80172f2:	4598      	cmp	r8, r3
 80172f4:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 80172f8:	f280 80cc 	bge.w	8017494 <_strtod_l+0x87c>
 80172fc:	eba3 0308 	sub.w	r3, r3, r8
 8017300:	2b1f      	cmp	r3, #31
 8017302:	eba2 0203 	sub.w	r2, r2, r3
 8017306:	f04f 0101 	mov.w	r1, #1
 801730a:	f300 80b6 	bgt.w	801747a <_strtod_l+0x862>
 801730e:	fa01 f303 	lsl.w	r3, r1, r3
 8017312:	9311      	str	r3, [sp, #68]	; 0x44
 8017314:	2300      	movs	r3, #0
 8017316:	930c      	str	r3, [sp, #48]	; 0x30
 8017318:	eb09 0802 	add.w	r8, r9, r2
 801731c:	9b04      	ldr	r3, [sp, #16]
 801731e:	45c1      	cmp	r9, r8
 8017320:	4417      	add	r7, r2
 8017322:	441f      	add	r7, r3
 8017324:	464b      	mov	r3, r9
 8017326:	bfa8      	it	ge
 8017328:	4643      	movge	r3, r8
 801732a:	42bb      	cmp	r3, r7
 801732c:	bfa8      	it	ge
 801732e:	463b      	movge	r3, r7
 8017330:	2b00      	cmp	r3, #0
 8017332:	bfc2      	ittt	gt
 8017334:	eba8 0803 	subgt.w	r8, r8, r3
 8017338:	1aff      	subgt	r7, r7, r3
 801733a:	eba9 0903 	subgt.w	r9, r9, r3
 801733e:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8017340:	2b00      	cmp	r3, #0
 8017342:	dd17      	ble.n	8017374 <_strtod_l+0x75c>
 8017344:	4631      	mov	r1, r6
 8017346:	461a      	mov	r2, r3
 8017348:	4620      	mov	r0, r4
 801734a:	f002 fa13 	bl	8019774 <__pow5mult>
 801734e:	4606      	mov	r6, r0
 8017350:	2800      	cmp	r0, #0
 8017352:	f43f aead 	beq.w	80170b0 <_strtod_l+0x498>
 8017356:	4601      	mov	r1, r0
 8017358:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 801735a:	4620      	mov	r0, r4
 801735c:	f002 f964 	bl	8019628 <__multiply>
 8017360:	900f      	str	r0, [sp, #60]	; 0x3c
 8017362:	2800      	cmp	r0, #0
 8017364:	f43f aea4 	beq.w	80170b0 <_strtod_l+0x498>
 8017368:	991e      	ldr	r1, [sp, #120]	; 0x78
 801736a:	4620      	mov	r0, r4
 801736c:	f002 f840 	bl	80193f0 <_Bfree>
 8017370:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017372:	931e      	str	r3, [sp, #120]	; 0x78
 8017374:	f1b8 0f00 	cmp.w	r8, #0
 8017378:	f300 8091 	bgt.w	801749e <_strtod_l+0x886>
 801737c:	9b08      	ldr	r3, [sp, #32]
 801737e:	2b00      	cmp	r3, #0
 8017380:	dd08      	ble.n	8017394 <_strtod_l+0x77c>
 8017382:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8017384:	9907      	ldr	r1, [sp, #28]
 8017386:	4620      	mov	r0, r4
 8017388:	f002 f9f4 	bl	8019774 <__pow5mult>
 801738c:	9007      	str	r0, [sp, #28]
 801738e:	2800      	cmp	r0, #0
 8017390:	f43f ae8e 	beq.w	80170b0 <_strtod_l+0x498>
 8017394:	2f00      	cmp	r7, #0
 8017396:	dd08      	ble.n	80173aa <_strtod_l+0x792>
 8017398:	9907      	ldr	r1, [sp, #28]
 801739a:	463a      	mov	r2, r7
 801739c:	4620      	mov	r0, r4
 801739e:	f002 fa43 	bl	8019828 <__lshift>
 80173a2:	9007      	str	r0, [sp, #28]
 80173a4:	2800      	cmp	r0, #0
 80173a6:	f43f ae83 	beq.w	80170b0 <_strtod_l+0x498>
 80173aa:	f1b9 0f00 	cmp.w	r9, #0
 80173ae:	dd08      	ble.n	80173c2 <_strtod_l+0x7aa>
 80173b0:	4631      	mov	r1, r6
 80173b2:	464a      	mov	r2, r9
 80173b4:	4620      	mov	r0, r4
 80173b6:	f002 fa37 	bl	8019828 <__lshift>
 80173ba:	4606      	mov	r6, r0
 80173bc:	2800      	cmp	r0, #0
 80173be:	f43f ae77 	beq.w	80170b0 <_strtod_l+0x498>
 80173c2:	9a07      	ldr	r2, [sp, #28]
 80173c4:	991e      	ldr	r1, [sp, #120]	; 0x78
 80173c6:	4620      	mov	r0, r4
 80173c8:	f002 fab6 	bl	8019938 <__mdiff>
 80173cc:	4605      	mov	r5, r0
 80173ce:	2800      	cmp	r0, #0
 80173d0:	f43f ae6e 	beq.w	80170b0 <_strtod_l+0x498>
 80173d4:	68c3      	ldr	r3, [r0, #12]
 80173d6:	930f      	str	r3, [sp, #60]	; 0x3c
 80173d8:	2300      	movs	r3, #0
 80173da:	60c3      	str	r3, [r0, #12]
 80173dc:	4631      	mov	r1, r6
 80173de:	f002 fa8f 	bl	8019900 <__mcmp>
 80173e2:	2800      	cmp	r0, #0
 80173e4:	da65      	bge.n	80174b2 <_strtod_l+0x89a>
 80173e6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80173e8:	ea53 030a 	orrs.w	r3, r3, sl
 80173ec:	f040 8087 	bne.w	80174fe <_strtod_l+0x8e6>
 80173f0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80173f4:	2b00      	cmp	r3, #0
 80173f6:	f040 8082 	bne.w	80174fe <_strtod_l+0x8e6>
 80173fa:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80173fe:	0d1b      	lsrs	r3, r3, #20
 8017400:	051b      	lsls	r3, r3, #20
 8017402:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8017406:	d97a      	bls.n	80174fe <_strtod_l+0x8e6>
 8017408:	696b      	ldr	r3, [r5, #20]
 801740a:	b913      	cbnz	r3, 8017412 <_strtod_l+0x7fa>
 801740c:	692b      	ldr	r3, [r5, #16]
 801740e:	2b01      	cmp	r3, #1
 8017410:	dd75      	ble.n	80174fe <_strtod_l+0x8e6>
 8017412:	4629      	mov	r1, r5
 8017414:	2201      	movs	r2, #1
 8017416:	4620      	mov	r0, r4
 8017418:	f002 fa06 	bl	8019828 <__lshift>
 801741c:	4631      	mov	r1, r6
 801741e:	4605      	mov	r5, r0
 8017420:	f002 fa6e 	bl	8019900 <__mcmp>
 8017424:	2800      	cmp	r0, #0
 8017426:	dd6a      	ble.n	80174fe <_strtod_l+0x8e6>
 8017428:	9904      	ldr	r1, [sp, #16]
 801742a:	4a55      	ldr	r2, [pc, #340]	; (8017580 <_strtod_l+0x968>)
 801742c:	465b      	mov	r3, fp
 801742e:	2900      	cmp	r1, #0
 8017430:	f000 8085 	beq.w	801753e <_strtod_l+0x926>
 8017434:	ea02 010b 	and.w	r1, r2, fp
 8017438:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 801743c:	dc7f      	bgt.n	801753e <_strtod_l+0x926>
 801743e:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8017442:	f77f aeaa 	ble.w	801719a <_strtod_l+0x582>
 8017446:	4a4f      	ldr	r2, [pc, #316]	; (8017584 <_strtod_l+0x96c>)
 8017448:	2300      	movs	r3, #0
 801744a:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 801744e:	4650      	mov	r0, sl
 8017450:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 8017454:	4659      	mov	r1, fp
 8017456:	f7e9 f8ef 	bl	8000638 <__aeabi_dmul>
 801745a:	460b      	mov	r3, r1
 801745c:	4303      	orrs	r3, r0
 801745e:	bf08      	it	eq
 8017460:	2322      	moveq	r3, #34	; 0x22
 8017462:	4682      	mov	sl, r0
 8017464:	468b      	mov	fp, r1
 8017466:	bf08      	it	eq
 8017468:	6023      	streq	r3, [r4, #0]
 801746a:	e62b      	b.n	80170c4 <_strtod_l+0x4ac>
 801746c:	f04f 32ff 	mov.w	r2, #4294967295
 8017470:	fa02 f303 	lsl.w	r3, r2, r3
 8017474:	ea03 0a0a 	and.w	sl, r3, sl
 8017478:	e6de      	b.n	8017238 <_strtod_l+0x620>
 801747a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 801747e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8017482:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8017486:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 801748a:	fa01 f308 	lsl.w	r3, r1, r8
 801748e:	930c      	str	r3, [sp, #48]	; 0x30
 8017490:	9111      	str	r1, [sp, #68]	; 0x44
 8017492:	e741      	b.n	8017318 <_strtod_l+0x700>
 8017494:	2300      	movs	r3, #0
 8017496:	930c      	str	r3, [sp, #48]	; 0x30
 8017498:	2301      	movs	r3, #1
 801749a:	9311      	str	r3, [sp, #68]	; 0x44
 801749c:	e73c      	b.n	8017318 <_strtod_l+0x700>
 801749e:	991e      	ldr	r1, [sp, #120]	; 0x78
 80174a0:	4642      	mov	r2, r8
 80174a2:	4620      	mov	r0, r4
 80174a4:	f002 f9c0 	bl	8019828 <__lshift>
 80174a8:	901e      	str	r0, [sp, #120]	; 0x78
 80174aa:	2800      	cmp	r0, #0
 80174ac:	f47f af66 	bne.w	801737c <_strtod_l+0x764>
 80174b0:	e5fe      	b.n	80170b0 <_strtod_l+0x498>
 80174b2:	465f      	mov	r7, fp
 80174b4:	d16e      	bne.n	8017594 <_strtod_l+0x97c>
 80174b6:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80174b8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80174bc:	b342      	cbz	r2, 8017510 <_strtod_l+0x8f8>
 80174be:	4a32      	ldr	r2, [pc, #200]	; (8017588 <_strtod_l+0x970>)
 80174c0:	4293      	cmp	r3, r2
 80174c2:	d128      	bne.n	8017516 <_strtod_l+0x8fe>
 80174c4:	9b04      	ldr	r3, [sp, #16]
 80174c6:	4650      	mov	r0, sl
 80174c8:	b1eb      	cbz	r3, 8017506 <_strtod_l+0x8ee>
 80174ca:	4a2d      	ldr	r2, [pc, #180]	; (8017580 <_strtod_l+0x968>)
 80174cc:	403a      	ands	r2, r7
 80174ce:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 80174d2:	f04f 31ff 	mov.w	r1, #4294967295
 80174d6:	d819      	bhi.n	801750c <_strtod_l+0x8f4>
 80174d8:	0d12      	lsrs	r2, r2, #20
 80174da:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 80174de:	fa01 f303 	lsl.w	r3, r1, r3
 80174e2:	4298      	cmp	r0, r3
 80174e4:	d117      	bne.n	8017516 <_strtod_l+0x8fe>
 80174e6:	4b29      	ldr	r3, [pc, #164]	; (801758c <_strtod_l+0x974>)
 80174e8:	429f      	cmp	r7, r3
 80174ea:	d102      	bne.n	80174f2 <_strtod_l+0x8da>
 80174ec:	3001      	adds	r0, #1
 80174ee:	f43f addf 	beq.w	80170b0 <_strtod_l+0x498>
 80174f2:	4b23      	ldr	r3, [pc, #140]	; (8017580 <_strtod_l+0x968>)
 80174f4:	403b      	ands	r3, r7
 80174f6:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 80174fa:	f04f 0a00 	mov.w	sl, #0
 80174fe:	9b04      	ldr	r3, [sp, #16]
 8017500:	2b00      	cmp	r3, #0
 8017502:	d1a0      	bne.n	8017446 <_strtod_l+0x82e>
 8017504:	e5de      	b.n	80170c4 <_strtod_l+0x4ac>
 8017506:	f04f 33ff 	mov.w	r3, #4294967295
 801750a:	e7ea      	b.n	80174e2 <_strtod_l+0x8ca>
 801750c:	460b      	mov	r3, r1
 801750e:	e7e8      	b.n	80174e2 <_strtod_l+0x8ca>
 8017510:	ea53 030a 	orrs.w	r3, r3, sl
 8017514:	d088      	beq.n	8017428 <_strtod_l+0x810>
 8017516:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8017518:	b1db      	cbz	r3, 8017552 <_strtod_l+0x93a>
 801751a:	423b      	tst	r3, r7
 801751c:	d0ef      	beq.n	80174fe <_strtod_l+0x8e6>
 801751e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8017520:	9a04      	ldr	r2, [sp, #16]
 8017522:	4650      	mov	r0, sl
 8017524:	4659      	mov	r1, fp
 8017526:	b1c3      	cbz	r3, 801755a <_strtod_l+0x942>
 8017528:	f7ff fb59 	bl	8016bde <sulp>
 801752c:	4602      	mov	r2, r0
 801752e:	460b      	mov	r3, r1
 8017530:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017534:	f7e8 feca 	bl	80002cc <__adddf3>
 8017538:	4682      	mov	sl, r0
 801753a:	468b      	mov	fp, r1
 801753c:	e7df      	b.n	80174fe <_strtod_l+0x8e6>
 801753e:	4013      	ands	r3, r2
 8017540:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8017544:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8017548:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801754c:	f04f 3aff 	mov.w	sl, #4294967295
 8017550:	e7d5      	b.n	80174fe <_strtod_l+0x8e6>
 8017552:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017554:	ea13 0f0a 	tst.w	r3, sl
 8017558:	e7e0      	b.n	801751c <_strtod_l+0x904>
 801755a:	f7ff fb40 	bl	8016bde <sulp>
 801755e:	4602      	mov	r2, r0
 8017560:	460b      	mov	r3, r1
 8017562:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017566:	f7e8 feaf 	bl	80002c8 <__aeabi_dsub>
 801756a:	2200      	movs	r2, #0
 801756c:	2300      	movs	r3, #0
 801756e:	4682      	mov	sl, r0
 8017570:	468b      	mov	fp, r1
 8017572:	f7e9 fac9 	bl	8000b08 <__aeabi_dcmpeq>
 8017576:	2800      	cmp	r0, #0
 8017578:	d0c1      	beq.n	80174fe <_strtod_l+0x8e6>
 801757a:	e60e      	b.n	801719a <_strtod_l+0x582>
 801757c:	fffffc02 	.word	0xfffffc02
 8017580:	7ff00000 	.word	0x7ff00000
 8017584:	39500000 	.word	0x39500000
 8017588:	000fffff 	.word	0x000fffff
 801758c:	7fefffff 	.word	0x7fefffff
 8017590:	0801cb88 	.word	0x0801cb88
 8017594:	4631      	mov	r1, r6
 8017596:	4628      	mov	r0, r5
 8017598:	f002 fb2e 	bl	8019bf8 <__ratio>
 801759c:	ec59 8b10 	vmov	r8, r9, d0
 80175a0:	ee10 0a10 	vmov	r0, s0
 80175a4:	2200      	movs	r2, #0
 80175a6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80175aa:	4649      	mov	r1, r9
 80175ac:	f7e9 fac0 	bl	8000b30 <__aeabi_dcmple>
 80175b0:	2800      	cmp	r0, #0
 80175b2:	d07c      	beq.n	80176ae <_strtod_l+0xa96>
 80175b4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80175b6:	2b00      	cmp	r3, #0
 80175b8:	d04c      	beq.n	8017654 <_strtod_l+0xa3c>
 80175ba:	4b95      	ldr	r3, [pc, #596]	; (8017810 <_strtod_l+0xbf8>)
 80175bc:	2200      	movs	r2, #0
 80175be:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 80175c2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8017810 <_strtod_l+0xbf8>
 80175c6:	f04f 0800 	mov.w	r8, #0
 80175ca:	4b92      	ldr	r3, [pc, #584]	; (8017814 <_strtod_l+0xbfc>)
 80175cc:	403b      	ands	r3, r7
 80175ce:	9311      	str	r3, [sp, #68]	; 0x44
 80175d0:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80175d2:	4b91      	ldr	r3, [pc, #580]	; (8017818 <_strtod_l+0xc00>)
 80175d4:	429a      	cmp	r2, r3
 80175d6:	f040 80b2 	bne.w	801773e <_strtod_l+0xb26>
 80175da:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80175de:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80175e2:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 80175e6:	ec4b ab10 	vmov	d0, sl, fp
 80175ea:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 80175ee:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 80175f2:	f002 fa29 	bl	8019a48 <__ulp>
 80175f6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80175fa:	ec53 2b10 	vmov	r2, r3, d0
 80175fe:	f7e9 f81b 	bl	8000638 <__aeabi_dmul>
 8017602:	4652      	mov	r2, sl
 8017604:	465b      	mov	r3, fp
 8017606:	f7e8 fe61 	bl	80002cc <__adddf3>
 801760a:	460b      	mov	r3, r1
 801760c:	4981      	ldr	r1, [pc, #516]	; (8017814 <_strtod_l+0xbfc>)
 801760e:	4a83      	ldr	r2, [pc, #524]	; (801781c <_strtod_l+0xc04>)
 8017610:	4019      	ands	r1, r3
 8017612:	4291      	cmp	r1, r2
 8017614:	4682      	mov	sl, r0
 8017616:	d95e      	bls.n	80176d6 <_strtod_l+0xabe>
 8017618:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 801761a:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 801761e:	4293      	cmp	r3, r2
 8017620:	d103      	bne.n	801762a <_strtod_l+0xa12>
 8017622:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8017624:	3301      	adds	r3, #1
 8017626:	f43f ad43 	beq.w	80170b0 <_strtod_l+0x498>
 801762a:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 8017828 <_strtod_l+0xc10>
 801762e:	f04f 3aff 	mov.w	sl, #4294967295
 8017632:	991e      	ldr	r1, [sp, #120]	; 0x78
 8017634:	4620      	mov	r0, r4
 8017636:	f001 fedb 	bl	80193f0 <_Bfree>
 801763a:	9907      	ldr	r1, [sp, #28]
 801763c:	4620      	mov	r0, r4
 801763e:	f001 fed7 	bl	80193f0 <_Bfree>
 8017642:	4631      	mov	r1, r6
 8017644:	4620      	mov	r0, r4
 8017646:	f001 fed3 	bl	80193f0 <_Bfree>
 801764a:	4629      	mov	r1, r5
 801764c:	4620      	mov	r0, r4
 801764e:	f001 fecf 	bl	80193f0 <_Bfree>
 8017652:	e613      	b.n	801727c <_strtod_l+0x664>
 8017654:	f1ba 0f00 	cmp.w	sl, #0
 8017658:	d11b      	bne.n	8017692 <_strtod_l+0xa7a>
 801765a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801765e:	b9f3      	cbnz	r3, 801769e <_strtod_l+0xa86>
 8017660:	4b6b      	ldr	r3, [pc, #428]	; (8017810 <_strtod_l+0xbf8>)
 8017662:	2200      	movs	r2, #0
 8017664:	4640      	mov	r0, r8
 8017666:	4649      	mov	r1, r9
 8017668:	f7e9 fa58 	bl	8000b1c <__aeabi_dcmplt>
 801766c:	b9d0      	cbnz	r0, 80176a4 <_strtod_l+0xa8c>
 801766e:	4640      	mov	r0, r8
 8017670:	4649      	mov	r1, r9
 8017672:	4b6b      	ldr	r3, [pc, #428]	; (8017820 <_strtod_l+0xc08>)
 8017674:	2200      	movs	r2, #0
 8017676:	f7e8 ffdf 	bl	8000638 <__aeabi_dmul>
 801767a:	4680      	mov	r8, r0
 801767c:	4689      	mov	r9, r1
 801767e:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8017682:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 8017686:	931b      	str	r3, [sp, #108]	; 0x6c
 8017688:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 801768c:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017690:	e79b      	b.n	80175ca <_strtod_l+0x9b2>
 8017692:	f1ba 0f01 	cmp.w	sl, #1
 8017696:	d102      	bne.n	801769e <_strtod_l+0xa86>
 8017698:	2f00      	cmp	r7, #0
 801769a:	f43f ad7e 	beq.w	801719a <_strtod_l+0x582>
 801769e:	4b61      	ldr	r3, [pc, #388]	; (8017824 <_strtod_l+0xc0c>)
 80176a0:	2200      	movs	r2, #0
 80176a2:	e78c      	b.n	80175be <_strtod_l+0x9a6>
 80176a4:	f8df 9178 	ldr.w	r9, [pc, #376]	; 8017820 <_strtod_l+0xc08>
 80176a8:	f04f 0800 	mov.w	r8, #0
 80176ac:	e7e7      	b.n	801767e <_strtod_l+0xa66>
 80176ae:	4b5c      	ldr	r3, [pc, #368]	; (8017820 <_strtod_l+0xc08>)
 80176b0:	4640      	mov	r0, r8
 80176b2:	4649      	mov	r1, r9
 80176b4:	2200      	movs	r2, #0
 80176b6:	f7e8 ffbf 	bl	8000638 <__aeabi_dmul>
 80176ba:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80176bc:	4680      	mov	r8, r0
 80176be:	4689      	mov	r9, r1
 80176c0:	b933      	cbnz	r3, 80176d0 <_strtod_l+0xab8>
 80176c2:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80176c6:	9012      	str	r0, [sp, #72]	; 0x48
 80176c8:	9313      	str	r3, [sp, #76]	; 0x4c
 80176ca:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 80176ce:	e7dd      	b.n	801768c <_strtod_l+0xa74>
 80176d0:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 80176d4:	e7f9      	b.n	80176ca <_strtod_l+0xab2>
 80176d6:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80176da:	9b04      	ldr	r3, [sp, #16]
 80176dc:	2b00      	cmp	r3, #0
 80176de:	d1a8      	bne.n	8017632 <_strtod_l+0xa1a>
 80176e0:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80176e4:	9a11      	ldr	r2, [sp, #68]	; 0x44
 80176e6:	0d1b      	lsrs	r3, r3, #20
 80176e8:	051b      	lsls	r3, r3, #20
 80176ea:	429a      	cmp	r2, r3
 80176ec:	d1a1      	bne.n	8017632 <_strtod_l+0xa1a>
 80176ee:	4640      	mov	r0, r8
 80176f0:	4649      	mov	r1, r9
 80176f2:	f7e9 fb01 	bl	8000cf8 <__aeabi_d2lz>
 80176f6:	f7e8 ff71 	bl	80005dc <__aeabi_l2d>
 80176fa:	4602      	mov	r2, r0
 80176fc:	460b      	mov	r3, r1
 80176fe:	4640      	mov	r0, r8
 8017700:	4649      	mov	r1, r9
 8017702:	f7e8 fde1 	bl	80002c8 <__aeabi_dsub>
 8017706:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017708:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801770c:	ea43 030a 	orr.w	r3, r3, sl
 8017710:	4313      	orrs	r3, r2
 8017712:	4680      	mov	r8, r0
 8017714:	4689      	mov	r9, r1
 8017716:	d053      	beq.n	80177c0 <_strtod_l+0xba8>
 8017718:	a335      	add	r3, pc, #212	; (adr r3, 80177f0 <_strtod_l+0xbd8>)
 801771a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801771e:	f7e9 f9fd 	bl	8000b1c <__aeabi_dcmplt>
 8017722:	2800      	cmp	r0, #0
 8017724:	f47f acce 	bne.w	80170c4 <_strtod_l+0x4ac>
 8017728:	a333      	add	r3, pc, #204	; (adr r3, 80177f8 <_strtod_l+0xbe0>)
 801772a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801772e:	4640      	mov	r0, r8
 8017730:	4649      	mov	r1, r9
 8017732:	f7e9 fa11 	bl	8000b58 <__aeabi_dcmpgt>
 8017736:	2800      	cmp	r0, #0
 8017738:	f43f af7b 	beq.w	8017632 <_strtod_l+0xa1a>
 801773c:	e4c2      	b.n	80170c4 <_strtod_l+0x4ac>
 801773e:	9b04      	ldr	r3, [sp, #16]
 8017740:	b333      	cbz	r3, 8017790 <_strtod_l+0xb78>
 8017742:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8017744:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8017748:	d822      	bhi.n	8017790 <_strtod_l+0xb78>
 801774a:	a32d      	add	r3, pc, #180	; (adr r3, 8017800 <_strtod_l+0xbe8>)
 801774c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017750:	4640      	mov	r0, r8
 8017752:	4649      	mov	r1, r9
 8017754:	f7e9 f9ec 	bl	8000b30 <__aeabi_dcmple>
 8017758:	b1a0      	cbz	r0, 8017784 <_strtod_l+0xb6c>
 801775a:	4649      	mov	r1, r9
 801775c:	4640      	mov	r0, r8
 801775e:	f7e9 fa43 	bl	8000be8 <__aeabi_d2uiz>
 8017762:	2801      	cmp	r0, #1
 8017764:	bf38      	it	cc
 8017766:	2001      	movcc	r0, #1
 8017768:	f7e8 feec 	bl	8000544 <__aeabi_ui2d>
 801776c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801776e:	4680      	mov	r8, r0
 8017770:	4689      	mov	r9, r1
 8017772:	bb13      	cbnz	r3, 80177ba <_strtod_l+0xba2>
 8017774:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017778:	9014      	str	r0, [sp, #80]	; 0x50
 801777a:	9315      	str	r3, [sp, #84]	; 0x54
 801777c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8017780:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8017784:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8017786:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8017788:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 801778c:	1a9b      	subs	r3, r3, r2
 801778e:	930d      	str	r3, [sp, #52]	; 0x34
 8017790:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8017794:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8017798:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801779c:	f002 f954 	bl	8019a48 <__ulp>
 80177a0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 80177a4:	ec53 2b10 	vmov	r2, r3, d0
 80177a8:	f7e8 ff46 	bl	8000638 <__aeabi_dmul>
 80177ac:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80177b0:	f7e8 fd8c 	bl	80002cc <__adddf3>
 80177b4:	4682      	mov	sl, r0
 80177b6:	468b      	mov	fp, r1
 80177b8:	e78f      	b.n	80176da <_strtod_l+0xac2>
 80177ba:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 80177be:	e7dd      	b.n	801777c <_strtod_l+0xb64>
 80177c0:	a311      	add	r3, pc, #68	; (adr r3, 8017808 <_strtod_l+0xbf0>)
 80177c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177c6:	f7e9 f9a9 	bl	8000b1c <__aeabi_dcmplt>
 80177ca:	e7b4      	b.n	8017736 <_strtod_l+0xb1e>
 80177cc:	2300      	movs	r3, #0
 80177ce:	930e      	str	r3, [sp, #56]	; 0x38
 80177d0:	9a19      	ldr	r2, [sp, #100]	; 0x64
 80177d2:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 80177d4:	6013      	str	r3, [r2, #0]
 80177d6:	f7ff ba65 	b.w	8016ca4 <_strtod_l+0x8c>
 80177da:	2b65      	cmp	r3, #101	; 0x65
 80177dc:	f43f ab5d 	beq.w	8016e9a <_strtod_l+0x282>
 80177e0:	2b45      	cmp	r3, #69	; 0x45
 80177e2:	f43f ab5a 	beq.w	8016e9a <_strtod_l+0x282>
 80177e6:	2201      	movs	r2, #1
 80177e8:	f7ff bb92 	b.w	8016f10 <_strtod_l+0x2f8>
 80177ec:	f3af 8000 	nop.w
 80177f0:	94a03595 	.word	0x94a03595
 80177f4:	3fdfffff 	.word	0x3fdfffff
 80177f8:	35afe535 	.word	0x35afe535
 80177fc:	3fe00000 	.word	0x3fe00000
 8017800:	ffc00000 	.word	0xffc00000
 8017804:	41dfffff 	.word	0x41dfffff
 8017808:	94a03595 	.word	0x94a03595
 801780c:	3fcfffff 	.word	0x3fcfffff
 8017810:	3ff00000 	.word	0x3ff00000
 8017814:	7ff00000 	.word	0x7ff00000
 8017818:	7fe00000 	.word	0x7fe00000
 801781c:	7c9fffff 	.word	0x7c9fffff
 8017820:	3fe00000 	.word	0x3fe00000
 8017824:	bff00000 	.word	0xbff00000
 8017828:	7fefffff 	.word	0x7fefffff

0801782c <_strtod_r>:
 801782c:	4b01      	ldr	r3, [pc, #4]	; (8017834 <_strtod_r+0x8>)
 801782e:	f7ff b9f3 	b.w	8016c18 <_strtod_l>
 8017832:	bf00      	nop
 8017834:	200000f8 	.word	0x200000f8

08017838 <_strtol_l.isra.0>:
 8017838:	2b01      	cmp	r3, #1
 801783a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801783e:	d001      	beq.n	8017844 <_strtol_l.isra.0+0xc>
 8017840:	2b24      	cmp	r3, #36	; 0x24
 8017842:	d906      	bls.n	8017852 <_strtol_l.isra.0+0x1a>
 8017844:	f7fd ff4e 	bl	80156e4 <__errno>
 8017848:	2316      	movs	r3, #22
 801784a:	6003      	str	r3, [r0, #0]
 801784c:	2000      	movs	r0, #0
 801784e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017852:	4f3a      	ldr	r7, [pc, #232]	; (801793c <_strtol_l.isra.0+0x104>)
 8017854:	468e      	mov	lr, r1
 8017856:	4676      	mov	r6, lr
 8017858:	f81e 4b01 	ldrb.w	r4, [lr], #1
 801785c:	5de5      	ldrb	r5, [r4, r7]
 801785e:	f015 0508 	ands.w	r5, r5, #8
 8017862:	d1f8      	bne.n	8017856 <_strtol_l.isra.0+0x1e>
 8017864:	2c2d      	cmp	r4, #45	; 0x2d
 8017866:	d134      	bne.n	80178d2 <_strtol_l.isra.0+0x9a>
 8017868:	f89e 4000 	ldrb.w	r4, [lr]
 801786c:	f04f 0801 	mov.w	r8, #1
 8017870:	f106 0e02 	add.w	lr, r6, #2
 8017874:	2b00      	cmp	r3, #0
 8017876:	d05c      	beq.n	8017932 <_strtol_l.isra.0+0xfa>
 8017878:	2b10      	cmp	r3, #16
 801787a:	d10c      	bne.n	8017896 <_strtol_l.isra.0+0x5e>
 801787c:	2c30      	cmp	r4, #48	; 0x30
 801787e:	d10a      	bne.n	8017896 <_strtol_l.isra.0+0x5e>
 8017880:	f89e 4000 	ldrb.w	r4, [lr]
 8017884:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8017888:	2c58      	cmp	r4, #88	; 0x58
 801788a:	d14d      	bne.n	8017928 <_strtol_l.isra.0+0xf0>
 801788c:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8017890:	2310      	movs	r3, #16
 8017892:	f10e 0e02 	add.w	lr, lr, #2
 8017896:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 801789a:	f10c 3cff 	add.w	ip, ip, #4294967295
 801789e:	2600      	movs	r6, #0
 80178a0:	fbbc f9f3 	udiv	r9, ip, r3
 80178a4:	4635      	mov	r5, r6
 80178a6:	fb03 ca19 	mls	sl, r3, r9, ip
 80178aa:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 80178ae:	2f09      	cmp	r7, #9
 80178b0:	d818      	bhi.n	80178e4 <_strtol_l.isra.0+0xac>
 80178b2:	463c      	mov	r4, r7
 80178b4:	42a3      	cmp	r3, r4
 80178b6:	dd24      	ble.n	8017902 <_strtol_l.isra.0+0xca>
 80178b8:	2e00      	cmp	r6, #0
 80178ba:	db1f      	blt.n	80178fc <_strtol_l.isra.0+0xc4>
 80178bc:	45a9      	cmp	r9, r5
 80178be:	d31d      	bcc.n	80178fc <_strtol_l.isra.0+0xc4>
 80178c0:	d101      	bne.n	80178c6 <_strtol_l.isra.0+0x8e>
 80178c2:	45a2      	cmp	sl, r4
 80178c4:	db1a      	blt.n	80178fc <_strtol_l.isra.0+0xc4>
 80178c6:	fb05 4503 	mla	r5, r5, r3, r4
 80178ca:	2601      	movs	r6, #1
 80178cc:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80178d0:	e7eb      	b.n	80178aa <_strtol_l.isra.0+0x72>
 80178d2:	2c2b      	cmp	r4, #43	; 0x2b
 80178d4:	bf08      	it	eq
 80178d6:	f89e 4000 	ldrbeq.w	r4, [lr]
 80178da:	46a8      	mov	r8, r5
 80178dc:	bf08      	it	eq
 80178de:	f106 0e02 	addeq.w	lr, r6, #2
 80178e2:	e7c7      	b.n	8017874 <_strtol_l.isra.0+0x3c>
 80178e4:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 80178e8:	2f19      	cmp	r7, #25
 80178ea:	d801      	bhi.n	80178f0 <_strtol_l.isra.0+0xb8>
 80178ec:	3c37      	subs	r4, #55	; 0x37
 80178ee:	e7e1      	b.n	80178b4 <_strtol_l.isra.0+0x7c>
 80178f0:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 80178f4:	2f19      	cmp	r7, #25
 80178f6:	d804      	bhi.n	8017902 <_strtol_l.isra.0+0xca>
 80178f8:	3c57      	subs	r4, #87	; 0x57
 80178fa:	e7db      	b.n	80178b4 <_strtol_l.isra.0+0x7c>
 80178fc:	f04f 36ff 	mov.w	r6, #4294967295
 8017900:	e7e4      	b.n	80178cc <_strtol_l.isra.0+0x94>
 8017902:	2e00      	cmp	r6, #0
 8017904:	da05      	bge.n	8017912 <_strtol_l.isra.0+0xda>
 8017906:	2322      	movs	r3, #34	; 0x22
 8017908:	6003      	str	r3, [r0, #0]
 801790a:	4665      	mov	r5, ip
 801790c:	b942      	cbnz	r2, 8017920 <_strtol_l.isra.0+0xe8>
 801790e:	4628      	mov	r0, r5
 8017910:	e79d      	b.n	801784e <_strtol_l.isra.0+0x16>
 8017912:	f1b8 0f00 	cmp.w	r8, #0
 8017916:	d000      	beq.n	801791a <_strtol_l.isra.0+0xe2>
 8017918:	426d      	negs	r5, r5
 801791a:	2a00      	cmp	r2, #0
 801791c:	d0f7      	beq.n	801790e <_strtol_l.isra.0+0xd6>
 801791e:	b10e      	cbz	r6, 8017924 <_strtol_l.isra.0+0xec>
 8017920:	f10e 31ff 	add.w	r1, lr, #4294967295
 8017924:	6011      	str	r1, [r2, #0]
 8017926:	e7f2      	b.n	801790e <_strtol_l.isra.0+0xd6>
 8017928:	2430      	movs	r4, #48	; 0x30
 801792a:	2b00      	cmp	r3, #0
 801792c:	d1b3      	bne.n	8017896 <_strtol_l.isra.0+0x5e>
 801792e:	2308      	movs	r3, #8
 8017930:	e7b1      	b.n	8017896 <_strtol_l.isra.0+0x5e>
 8017932:	2c30      	cmp	r4, #48	; 0x30
 8017934:	d0a4      	beq.n	8017880 <_strtol_l.isra.0+0x48>
 8017936:	230a      	movs	r3, #10
 8017938:	e7ad      	b.n	8017896 <_strtol_l.isra.0+0x5e>
 801793a:	bf00      	nop
 801793c:	0801c9c1 	.word	0x0801c9c1

08017940 <_strtol_r>:
 8017940:	f7ff bf7a 	b.w	8017838 <_strtol_l.isra.0>

08017944 <strtol>:
 8017944:	4613      	mov	r3, r2
 8017946:	460a      	mov	r2, r1
 8017948:	4601      	mov	r1, r0
 801794a:	4802      	ldr	r0, [pc, #8]	; (8017954 <strtol+0x10>)
 801794c:	6800      	ldr	r0, [r0, #0]
 801794e:	f7ff bf73 	b.w	8017838 <_strtol_l.isra.0>
 8017952:	bf00      	nop
 8017954:	20000090 	.word	0x20000090

08017958 <_strtoul_l.isra.0>:
 8017958:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801795c:	4e3b      	ldr	r6, [pc, #236]	; (8017a4c <_strtoul_l.isra.0+0xf4>)
 801795e:	4686      	mov	lr, r0
 8017960:	468c      	mov	ip, r1
 8017962:	4660      	mov	r0, ip
 8017964:	f81c 4b01 	ldrb.w	r4, [ip], #1
 8017968:	5da5      	ldrb	r5, [r4, r6]
 801796a:	f015 0508 	ands.w	r5, r5, #8
 801796e:	d1f8      	bne.n	8017962 <_strtoul_l.isra.0+0xa>
 8017970:	2c2d      	cmp	r4, #45	; 0x2d
 8017972:	d134      	bne.n	80179de <_strtoul_l.isra.0+0x86>
 8017974:	f89c 4000 	ldrb.w	r4, [ip]
 8017978:	f04f 0801 	mov.w	r8, #1
 801797c:	f100 0c02 	add.w	ip, r0, #2
 8017980:	2b00      	cmp	r3, #0
 8017982:	d05e      	beq.n	8017a42 <_strtoul_l.isra.0+0xea>
 8017984:	2b10      	cmp	r3, #16
 8017986:	d10c      	bne.n	80179a2 <_strtoul_l.isra.0+0x4a>
 8017988:	2c30      	cmp	r4, #48	; 0x30
 801798a:	d10a      	bne.n	80179a2 <_strtoul_l.isra.0+0x4a>
 801798c:	f89c 0000 	ldrb.w	r0, [ip]
 8017990:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8017994:	2858      	cmp	r0, #88	; 0x58
 8017996:	d14f      	bne.n	8017a38 <_strtoul_l.isra.0+0xe0>
 8017998:	f89c 4001 	ldrb.w	r4, [ip, #1]
 801799c:	2310      	movs	r3, #16
 801799e:	f10c 0c02 	add.w	ip, ip, #2
 80179a2:	f04f 37ff 	mov.w	r7, #4294967295
 80179a6:	2500      	movs	r5, #0
 80179a8:	fbb7 f7f3 	udiv	r7, r7, r3
 80179ac:	fb03 f907 	mul.w	r9, r3, r7
 80179b0:	ea6f 0909 	mvn.w	r9, r9
 80179b4:	4628      	mov	r0, r5
 80179b6:	f1a4 0630 	sub.w	r6, r4, #48	; 0x30
 80179ba:	2e09      	cmp	r6, #9
 80179bc:	d818      	bhi.n	80179f0 <_strtoul_l.isra.0+0x98>
 80179be:	4634      	mov	r4, r6
 80179c0:	42a3      	cmp	r3, r4
 80179c2:	dd24      	ble.n	8017a0e <_strtoul_l.isra.0+0xb6>
 80179c4:	2d00      	cmp	r5, #0
 80179c6:	db1f      	blt.n	8017a08 <_strtoul_l.isra.0+0xb0>
 80179c8:	4287      	cmp	r7, r0
 80179ca:	d31d      	bcc.n	8017a08 <_strtoul_l.isra.0+0xb0>
 80179cc:	d101      	bne.n	80179d2 <_strtoul_l.isra.0+0x7a>
 80179ce:	45a1      	cmp	r9, r4
 80179d0:	db1a      	blt.n	8017a08 <_strtoul_l.isra.0+0xb0>
 80179d2:	fb00 4003 	mla	r0, r0, r3, r4
 80179d6:	2501      	movs	r5, #1
 80179d8:	f81c 4b01 	ldrb.w	r4, [ip], #1
 80179dc:	e7eb      	b.n	80179b6 <_strtoul_l.isra.0+0x5e>
 80179de:	2c2b      	cmp	r4, #43	; 0x2b
 80179e0:	bf08      	it	eq
 80179e2:	f89c 4000 	ldrbeq.w	r4, [ip]
 80179e6:	46a8      	mov	r8, r5
 80179e8:	bf08      	it	eq
 80179ea:	f100 0c02 	addeq.w	ip, r0, #2
 80179ee:	e7c7      	b.n	8017980 <_strtoul_l.isra.0+0x28>
 80179f0:	f1a4 0641 	sub.w	r6, r4, #65	; 0x41
 80179f4:	2e19      	cmp	r6, #25
 80179f6:	d801      	bhi.n	80179fc <_strtoul_l.isra.0+0xa4>
 80179f8:	3c37      	subs	r4, #55	; 0x37
 80179fa:	e7e1      	b.n	80179c0 <_strtoul_l.isra.0+0x68>
 80179fc:	f1a4 0661 	sub.w	r6, r4, #97	; 0x61
 8017a00:	2e19      	cmp	r6, #25
 8017a02:	d804      	bhi.n	8017a0e <_strtoul_l.isra.0+0xb6>
 8017a04:	3c57      	subs	r4, #87	; 0x57
 8017a06:	e7db      	b.n	80179c0 <_strtoul_l.isra.0+0x68>
 8017a08:	f04f 35ff 	mov.w	r5, #4294967295
 8017a0c:	e7e4      	b.n	80179d8 <_strtoul_l.isra.0+0x80>
 8017a0e:	2d00      	cmp	r5, #0
 8017a10:	da07      	bge.n	8017a22 <_strtoul_l.isra.0+0xca>
 8017a12:	2322      	movs	r3, #34	; 0x22
 8017a14:	f8ce 3000 	str.w	r3, [lr]
 8017a18:	f04f 30ff 	mov.w	r0, #4294967295
 8017a1c:	b942      	cbnz	r2, 8017a30 <_strtoul_l.isra.0+0xd8>
 8017a1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8017a22:	f1b8 0f00 	cmp.w	r8, #0
 8017a26:	d000      	beq.n	8017a2a <_strtoul_l.isra.0+0xd2>
 8017a28:	4240      	negs	r0, r0
 8017a2a:	2a00      	cmp	r2, #0
 8017a2c:	d0f7      	beq.n	8017a1e <_strtoul_l.isra.0+0xc6>
 8017a2e:	b10d      	cbz	r5, 8017a34 <_strtoul_l.isra.0+0xdc>
 8017a30:	f10c 31ff 	add.w	r1, ip, #4294967295
 8017a34:	6011      	str	r1, [r2, #0]
 8017a36:	e7f2      	b.n	8017a1e <_strtoul_l.isra.0+0xc6>
 8017a38:	2430      	movs	r4, #48	; 0x30
 8017a3a:	2b00      	cmp	r3, #0
 8017a3c:	d1b1      	bne.n	80179a2 <_strtoul_l.isra.0+0x4a>
 8017a3e:	2308      	movs	r3, #8
 8017a40:	e7af      	b.n	80179a2 <_strtoul_l.isra.0+0x4a>
 8017a42:	2c30      	cmp	r4, #48	; 0x30
 8017a44:	d0a2      	beq.n	801798c <_strtoul_l.isra.0+0x34>
 8017a46:	230a      	movs	r3, #10
 8017a48:	e7ab      	b.n	80179a2 <_strtoul_l.isra.0+0x4a>
 8017a4a:	bf00      	nop
 8017a4c:	0801c9c1 	.word	0x0801c9c1

08017a50 <_strtoul_r>:
 8017a50:	f7ff bf82 	b.w	8017958 <_strtoul_l.isra.0>

08017a54 <_vsniprintf_r>:
 8017a54:	b530      	push	{r4, r5, lr}
 8017a56:	1e14      	subs	r4, r2, #0
 8017a58:	4605      	mov	r5, r0
 8017a5a:	b09b      	sub	sp, #108	; 0x6c
 8017a5c:	4618      	mov	r0, r3
 8017a5e:	da05      	bge.n	8017a6c <_vsniprintf_r+0x18>
 8017a60:	238b      	movs	r3, #139	; 0x8b
 8017a62:	602b      	str	r3, [r5, #0]
 8017a64:	f04f 30ff 	mov.w	r0, #4294967295
 8017a68:	b01b      	add	sp, #108	; 0x6c
 8017a6a:	bd30      	pop	{r4, r5, pc}
 8017a6c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8017a70:	f8ad 300c 	strh.w	r3, [sp, #12]
 8017a74:	bf14      	ite	ne
 8017a76:	f104 33ff 	addne.w	r3, r4, #4294967295
 8017a7a:	4623      	moveq	r3, r4
 8017a7c:	9302      	str	r3, [sp, #8]
 8017a7e:	9305      	str	r3, [sp, #20]
 8017a80:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8017a84:	9100      	str	r1, [sp, #0]
 8017a86:	9104      	str	r1, [sp, #16]
 8017a88:	f8ad 300e 	strh.w	r3, [sp, #14]
 8017a8c:	4602      	mov	r2, r0
 8017a8e:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8017a90:	4669      	mov	r1, sp
 8017a92:	4628      	mov	r0, r5
 8017a94:	f002 f9b8 	bl	8019e08 <_svfiprintf_r>
 8017a98:	1c43      	adds	r3, r0, #1
 8017a9a:	bfbc      	itt	lt
 8017a9c:	238b      	movlt	r3, #139	; 0x8b
 8017a9e:	602b      	strlt	r3, [r5, #0]
 8017aa0:	2c00      	cmp	r4, #0
 8017aa2:	d0e1      	beq.n	8017a68 <_vsniprintf_r+0x14>
 8017aa4:	9b00      	ldr	r3, [sp, #0]
 8017aa6:	2200      	movs	r2, #0
 8017aa8:	701a      	strb	r2, [r3, #0]
 8017aaa:	e7dd      	b.n	8017a68 <_vsniprintf_r+0x14>

08017aac <vsniprintf>:
 8017aac:	b507      	push	{r0, r1, r2, lr}
 8017aae:	9300      	str	r3, [sp, #0]
 8017ab0:	4613      	mov	r3, r2
 8017ab2:	460a      	mov	r2, r1
 8017ab4:	4601      	mov	r1, r0
 8017ab6:	4803      	ldr	r0, [pc, #12]	; (8017ac4 <vsniprintf+0x18>)
 8017ab8:	6800      	ldr	r0, [r0, #0]
 8017aba:	f7ff ffcb 	bl	8017a54 <_vsniprintf_r>
 8017abe:	b003      	add	sp, #12
 8017ac0:	f85d fb04 	ldr.w	pc, [sp], #4
 8017ac4:	20000090 	.word	0x20000090

08017ac8 <__swbuf_r>:
 8017ac8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017aca:	460e      	mov	r6, r1
 8017acc:	4614      	mov	r4, r2
 8017ace:	4605      	mov	r5, r0
 8017ad0:	b118      	cbz	r0, 8017ada <__swbuf_r+0x12>
 8017ad2:	6983      	ldr	r3, [r0, #24]
 8017ad4:	b90b      	cbnz	r3, 8017ada <__swbuf_r+0x12>
 8017ad6:	f7fd fe63 	bl	80157a0 <__sinit>
 8017ada:	4b21      	ldr	r3, [pc, #132]	; (8017b60 <__swbuf_r+0x98>)
 8017adc:	429c      	cmp	r4, r3
 8017ade:	d12b      	bne.n	8017b38 <__swbuf_r+0x70>
 8017ae0:	686c      	ldr	r4, [r5, #4]
 8017ae2:	69a3      	ldr	r3, [r4, #24]
 8017ae4:	60a3      	str	r3, [r4, #8]
 8017ae6:	89a3      	ldrh	r3, [r4, #12]
 8017ae8:	071a      	lsls	r2, r3, #28
 8017aea:	d52f      	bpl.n	8017b4c <__swbuf_r+0x84>
 8017aec:	6923      	ldr	r3, [r4, #16]
 8017aee:	b36b      	cbz	r3, 8017b4c <__swbuf_r+0x84>
 8017af0:	6923      	ldr	r3, [r4, #16]
 8017af2:	6820      	ldr	r0, [r4, #0]
 8017af4:	1ac0      	subs	r0, r0, r3
 8017af6:	6963      	ldr	r3, [r4, #20]
 8017af8:	b2f6      	uxtb	r6, r6
 8017afa:	4283      	cmp	r3, r0
 8017afc:	4637      	mov	r7, r6
 8017afe:	dc04      	bgt.n	8017b0a <__swbuf_r+0x42>
 8017b00:	4621      	mov	r1, r4
 8017b02:	4628      	mov	r0, r5
 8017b04:	f000 ffde 	bl	8018ac4 <_fflush_r>
 8017b08:	bb30      	cbnz	r0, 8017b58 <__swbuf_r+0x90>
 8017b0a:	68a3      	ldr	r3, [r4, #8]
 8017b0c:	3b01      	subs	r3, #1
 8017b0e:	60a3      	str	r3, [r4, #8]
 8017b10:	6823      	ldr	r3, [r4, #0]
 8017b12:	1c5a      	adds	r2, r3, #1
 8017b14:	6022      	str	r2, [r4, #0]
 8017b16:	701e      	strb	r6, [r3, #0]
 8017b18:	6963      	ldr	r3, [r4, #20]
 8017b1a:	3001      	adds	r0, #1
 8017b1c:	4283      	cmp	r3, r0
 8017b1e:	d004      	beq.n	8017b2a <__swbuf_r+0x62>
 8017b20:	89a3      	ldrh	r3, [r4, #12]
 8017b22:	07db      	lsls	r3, r3, #31
 8017b24:	d506      	bpl.n	8017b34 <__swbuf_r+0x6c>
 8017b26:	2e0a      	cmp	r6, #10
 8017b28:	d104      	bne.n	8017b34 <__swbuf_r+0x6c>
 8017b2a:	4621      	mov	r1, r4
 8017b2c:	4628      	mov	r0, r5
 8017b2e:	f000 ffc9 	bl	8018ac4 <_fflush_r>
 8017b32:	b988      	cbnz	r0, 8017b58 <__swbuf_r+0x90>
 8017b34:	4638      	mov	r0, r7
 8017b36:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8017b38:	4b0a      	ldr	r3, [pc, #40]	; (8017b64 <__swbuf_r+0x9c>)
 8017b3a:	429c      	cmp	r4, r3
 8017b3c:	d101      	bne.n	8017b42 <__swbuf_r+0x7a>
 8017b3e:	68ac      	ldr	r4, [r5, #8]
 8017b40:	e7cf      	b.n	8017ae2 <__swbuf_r+0x1a>
 8017b42:	4b09      	ldr	r3, [pc, #36]	; (8017b68 <__swbuf_r+0xa0>)
 8017b44:	429c      	cmp	r4, r3
 8017b46:	bf08      	it	eq
 8017b48:	68ec      	ldreq	r4, [r5, #12]
 8017b4a:	e7ca      	b.n	8017ae2 <__swbuf_r+0x1a>
 8017b4c:	4621      	mov	r1, r4
 8017b4e:	4628      	mov	r0, r5
 8017b50:	f000 f81e 	bl	8017b90 <__swsetup_r>
 8017b54:	2800      	cmp	r0, #0
 8017b56:	d0cb      	beq.n	8017af0 <__swbuf_r+0x28>
 8017b58:	f04f 37ff 	mov.w	r7, #4294967295
 8017b5c:	e7ea      	b.n	8017b34 <__swbuf_r+0x6c>
 8017b5e:	bf00      	nop
 8017b60:	0801cae4 	.word	0x0801cae4
 8017b64:	0801cb04 	.word	0x0801cb04
 8017b68:	0801cac4 	.word	0x0801cac4

08017b6c <_write_r>:
 8017b6c:	b538      	push	{r3, r4, r5, lr}
 8017b6e:	4d07      	ldr	r5, [pc, #28]	; (8017b8c <_write_r+0x20>)
 8017b70:	4604      	mov	r4, r0
 8017b72:	4608      	mov	r0, r1
 8017b74:	4611      	mov	r1, r2
 8017b76:	2200      	movs	r2, #0
 8017b78:	602a      	str	r2, [r5, #0]
 8017b7a:	461a      	mov	r2, r3
 8017b7c:	f7eb fd91 	bl	80036a2 <_write>
 8017b80:	1c43      	adds	r3, r0, #1
 8017b82:	d102      	bne.n	8017b8a <_write_r+0x1e>
 8017b84:	682b      	ldr	r3, [r5, #0]
 8017b86:	b103      	cbz	r3, 8017b8a <_write_r+0x1e>
 8017b88:	6023      	str	r3, [r4, #0]
 8017b8a:	bd38      	pop	{r3, r4, r5, pc}
 8017b8c:	200073a0 	.word	0x200073a0

08017b90 <__swsetup_r>:
 8017b90:	4b32      	ldr	r3, [pc, #200]	; (8017c5c <__swsetup_r+0xcc>)
 8017b92:	b570      	push	{r4, r5, r6, lr}
 8017b94:	681d      	ldr	r5, [r3, #0]
 8017b96:	4606      	mov	r6, r0
 8017b98:	460c      	mov	r4, r1
 8017b9a:	b125      	cbz	r5, 8017ba6 <__swsetup_r+0x16>
 8017b9c:	69ab      	ldr	r3, [r5, #24]
 8017b9e:	b913      	cbnz	r3, 8017ba6 <__swsetup_r+0x16>
 8017ba0:	4628      	mov	r0, r5
 8017ba2:	f7fd fdfd 	bl	80157a0 <__sinit>
 8017ba6:	4b2e      	ldr	r3, [pc, #184]	; (8017c60 <__swsetup_r+0xd0>)
 8017ba8:	429c      	cmp	r4, r3
 8017baa:	d10f      	bne.n	8017bcc <__swsetup_r+0x3c>
 8017bac:	686c      	ldr	r4, [r5, #4]
 8017bae:	89a3      	ldrh	r3, [r4, #12]
 8017bb0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017bb4:	0719      	lsls	r1, r3, #28
 8017bb6:	d42c      	bmi.n	8017c12 <__swsetup_r+0x82>
 8017bb8:	06dd      	lsls	r5, r3, #27
 8017bba:	d411      	bmi.n	8017be0 <__swsetup_r+0x50>
 8017bbc:	2309      	movs	r3, #9
 8017bbe:	6033      	str	r3, [r6, #0]
 8017bc0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8017bc4:	81a3      	strh	r3, [r4, #12]
 8017bc6:	f04f 30ff 	mov.w	r0, #4294967295
 8017bca:	e03e      	b.n	8017c4a <__swsetup_r+0xba>
 8017bcc:	4b25      	ldr	r3, [pc, #148]	; (8017c64 <__swsetup_r+0xd4>)
 8017bce:	429c      	cmp	r4, r3
 8017bd0:	d101      	bne.n	8017bd6 <__swsetup_r+0x46>
 8017bd2:	68ac      	ldr	r4, [r5, #8]
 8017bd4:	e7eb      	b.n	8017bae <__swsetup_r+0x1e>
 8017bd6:	4b24      	ldr	r3, [pc, #144]	; (8017c68 <__swsetup_r+0xd8>)
 8017bd8:	429c      	cmp	r4, r3
 8017bda:	bf08      	it	eq
 8017bdc:	68ec      	ldreq	r4, [r5, #12]
 8017bde:	e7e6      	b.n	8017bae <__swsetup_r+0x1e>
 8017be0:	0758      	lsls	r0, r3, #29
 8017be2:	d512      	bpl.n	8017c0a <__swsetup_r+0x7a>
 8017be4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8017be6:	b141      	cbz	r1, 8017bfa <__swsetup_r+0x6a>
 8017be8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8017bec:	4299      	cmp	r1, r3
 8017bee:	d002      	beq.n	8017bf6 <__swsetup_r+0x66>
 8017bf0:	4630      	mov	r0, r6
 8017bf2:	f7fd fed3 	bl	801599c <_free_r>
 8017bf6:	2300      	movs	r3, #0
 8017bf8:	6363      	str	r3, [r4, #52]	; 0x34
 8017bfa:	89a3      	ldrh	r3, [r4, #12]
 8017bfc:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8017c00:	81a3      	strh	r3, [r4, #12]
 8017c02:	2300      	movs	r3, #0
 8017c04:	6063      	str	r3, [r4, #4]
 8017c06:	6923      	ldr	r3, [r4, #16]
 8017c08:	6023      	str	r3, [r4, #0]
 8017c0a:	89a3      	ldrh	r3, [r4, #12]
 8017c0c:	f043 0308 	orr.w	r3, r3, #8
 8017c10:	81a3      	strh	r3, [r4, #12]
 8017c12:	6923      	ldr	r3, [r4, #16]
 8017c14:	b94b      	cbnz	r3, 8017c2a <__swsetup_r+0x9a>
 8017c16:	89a3      	ldrh	r3, [r4, #12]
 8017c18:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8017c1c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8017c20:	d003      	beq.n	8017c2a <__swsetup_r+0x9a>
 8017c22:	4621      	mov	r1, r4
 8017c24:	4630      	mov	r0, r6
 8017c26:	f001 fb45 	bl	80192b4 <__smakebuf_r>
 8017c2a:	89a0      	ldrh	r0, [r4, #12]
 8017c2c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8017c30:	f010 0301 	ands.w	r3, r0, #1
 8017c34:	d00a      	beq.n	8017c4c <__swsetup_r+0xbc>
 8017c36:	2300      	movs	r3, #0
 8017c38:	60a3      	str	r3, [r4, #8]
 8017c3a:	6963      	ldr	r3, [r4, #20]
 8017c3c:	425b      	negs	r3, r3
 8017c3e:	61a3      	str	r3, [r4, #24]
 8017c40:	6923      	ldr	r3, [r4, #16]
 8017c42:	b943      	cbnz	r3, 8017c56 <__swsetup_r+0xc6>
 8017c44:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8017c48:	d1ba      	bne.n	8017bc0 <__swsetup_r+0x30>
 8017c4a:	bd70      	pop	{r4, r5, r6, pc}
 8017c4c:	0781      	lsls	r1, r0, #30
 8017c4e:	bf58      	it	pl
 8017c50:	6963      	ldrpl	r3, [r4, #20]
 8017c52:	60a3      	str	r3, [r4, #8]
 8017c54:	e7f4      	b.n	8017c40 <__swsetup_r+0xb0>
 8017c56:	2000      	movs	r0, #0
 8017c58:	e7f7      	b.n	8017c4a <__swsetup_r+0xba>
 8017c5a:	bf00      	nop
 8017c5c:	20000090 	.word	0x20000090
 8017c60:	0801cae4 	.word	0x0801cae4
 8017c64:	0801cb04 	.word	0x0801cb04
 8017c68:	0801cac4 	.word	0x0801cac4

08017c6c <__assert_func>:
 8017c6c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8017c6e:	4614      	mov	r4, r2
 8017c70:	461a      	mov	r2, r3
 8017c72:	4b09      	ldr	r3, [pc, #36]	; (8017c98 <__assert_func+0x2c>)
 8017c74:	681b      	ldr	r3, [r3, #0]
 8017c76:	4605      	mov	r5, r0
 8017c78:	68d8      	ldr	r0, [r3, #12]
 8017c7a:	b14c      	cbz	r4, 8017c90 <__assert_func+0x24>
 8017c7c:	4b07      	ldr	r3, [pc, #28]	; (8017c9c <__assert_func+0x30>)
 8017c7e:	9100      	str	r1, [sp, #0]
 8017c80:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8017c84:	4906      	ldr	r1, [pc, #24]	; (8017ca0 <__assert_func+0x34>)
 8017c86:	462b      	mov	r3, r5
 8017c88:	f000 ff58 	bl	8018b3c <fiprintf>
 8017c8c:	f7fd fd22 	bl	80156d4 <abort>
 8017c90:	4b04      	ldr	r3, [pc, #16]	; (8017ca4 <__assert_func+0x38>)
 8017c92:	461c      	mov	r4, r3
 8017c94:	e7f3      	b.n	8017c7e <__assert_func+0x12>
 8017c96:	bf00      	nop
 8017c98:	20000090 	.word	0x20000090
 8017c9c:	0801cbb0 	.word	0x0801cbb0
 8017ca0:	0801cbbd 	.word	0x0801cbbd
 8017ca4:	0801cbeb 	.word	0x0801cbeb

08017ca8 <_close_r>:
 8017ca8:	b538      	push	{r3, r4, r5, lr}
 8017caa:	4d06      	ldr	r5, [pc, #24]	; (8017cc4 <_close_r+0x1c>)
 8017cac:	2300      	movs	r3, #0
 8017cae:	4604      	mov	r4, r0
 8017cb0:	4608      	mov	r0, r1
 8017cb2:	602b      	str	r3, [r5, #0]
 8017cb4:	f7eb fd11 	bl	80036da <_close>
 8017cb8:	1c43      	adds	r3, r0, #1
 8017cba:	d102      	bne.n	8017cc2 <_close_r+0x1a>
 8017cbc:	682b      	ldr	r3, [r5, #0]
 8017cbe:	b103      	cbz	r3, 8017cc2 <_close_r+0x1a>
 8017cc0:	6023      	str	r3, [r4, #0]
 8017cc2:	bd38      	pop	{r3, r4, r5, pc}
 8017cc4:	200073a0 	.word	0x200073a0

08017cc8 <quorem>:
 8017cc8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017ccc:	6903      	ldr	r3, [r0, #16]
 8017cce:	690c      	ldr	r4, [r1, #16]
 8017cd0:	42a3      	cmp	r3, r4
 8017cd2:	4607      	mov	r7, r0
 8017cd4:	f2c0 8081 	blt.w	8017dda <quorem+0x112>
 8017cd8:	3c01      	subs	r4, #1
 8017cda:	f101 0814 	add.w	r8, r1, #20
 8017cde:	f100 0514 	add.w	r5, r0, #20
 8017ce2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017ce6:	9301      	str	r3, [sp, #4]
 8017ce8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8017cec:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017cf0:	3301      	adds	r3, #1
 8017cf2:	429a      	cmp	r2, r3
 8017cf4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8017cf8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8017cfc:	fbb2 f6f3 	udiv	r6, r2, r3
 8017d00:	d331      	bcc.n	8017d66 <quorem+0x9e>
 8017d02:	f04f 0e00 	mov.w	lr, #0
 8017d06:	4640      	mov	r0, r8
 8017d08:	46ac      	mov	ip, r5
 8017d0a:	46f2      	mov	sl, lr
 8017d0c:	f850 2b04 	ldr.w	r2, [r0], #4
 8017d10:	b293      	uxth	r3, r2
 8017d12:	fb06 e303 	mla	r3, r6, r3, lr
 8017d16:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8017d1a:	b29b      	uxth	r3, r3
 8017d1c:	ebaa 0303 	sub.w	r3, sl, r3
 8017d20:	0c12      	lsrs	r2, r2, #16
 8017d22:	f8dc a000 	ldr.w	sl, [ip]
 8017d26:	fb06 e202 	mla	r2, r6, r2, lr
 8017d2a:	fa13 f38a 	uxtah	r3, r3, sl
 8017d2e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8017d32:	fa1f fa82 	uxth.w	sl, r2
 8017d36:	f8dc 2000 	ldr.w	r2, [ip]
 8017d3a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8017d3e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017d42:	b29b      	uxth	r3, r3
 8017d44:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017d48:	4581      	cmp	r9, r0
 8017d4a:	f84c 3b04 	str.w	r3, [ip], #4
 8017d4e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8017d52:	d2db      	bcs.n	8017d0c <quorem+0x44>
 8017d54:	f855 300b 	ldr.w	r3, [r5, fp]
 8017d58:	b92b      	cbnz	r3, 8017d66 <quorem+0x9e>
 8017d5a:	9b01      	ldr	r3, [sp, #4]
 8017d5c:	3b04      	subs	r3, #4
 8017d5e:	429d      	cmp	r5, r3
 8017d60:	461a      	mov	r2, r3
 8017d62:	d32e      	bcc.n	8017dc2 <quorem+0xfa>
 8017d64:	613c      	str	r4, [r7, #16]
 8017d66:	4638      	mov	r0, r7
 8017d68:	f001 fdca 	bl	8019900 <__mcmp>
 8017d6c:	2800      	cmp	r0, #0
 8017d6e:	db24      	blt.n	8017dba <quorem+0xf2>
 8017d70:	3601      	adds	r6, #1
 8017d72:	4628      	mov	r0, r5
 8017d74:	f04f 0c00 	mov.w	ip, #0
 8017d78:	f858 2b04 	ldr.w	r2, [r8], #4
 8017d7c:	f8d0 e000 	ldr.w	lr, [r0]
 8017d80:	b293      	uxth	r3, r2
 8017d82:	ebac 0303 	sub.w	r3, ip, r3
 8017d86:	0c12      	lsrs	r2, r2, #16
 8017d88:	fa13 f38e 	uxtah	r3, r3, lr
 8017d8c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8017d90:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8017d94:	b29b      	uxth	r3, r3
 8017d96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8017d9a:	45c1      	cmp	r9, r8
 8017d9c:	f840 3b04 	str.w	r3, [r0], #4
 8017da0:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8017da4:	d2e8      	bcs.n	8017d78 <quorem+0xb0>
 8017da6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8017daa:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8017dae:	b922      	cbnz	r2, 8017dba <quorem+0xf2>
 8017db0:	3b04      	subs	r3, #4
 8017db2:	429d      	cmp	r5, r3
 8017db4:	461a      	mov	r2, r3
 8017db6:	d30a      	bcc.n	8017dce <quorem+0x106>
 8017db8:	613c      	str	r4, [r7, #16]
 8017dba:	4630      	mov	r0, r6
 8017dbc:	b003      	add	sp, #12
 8017dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017dc2:	6812      	ldr	r2, [r2, #0]
 8017dc4:	3b04      	subs	r3, #4
 8017dc6:	2a00      	cmp	r2, #0
 8017dc8:	d1cc      	bne.n	8017d64 <quorem+0x9c>
 8017dca:	3c01      	subs	r4, #1
 8017dcc:	e7c7      	b.n	8017d5e <quorem+0x96>
 8017dce:	6812      	ldr	r2, [r2, #0]
 8017dd0:	3b04      	subs	r3, #4
 8017dd2:	2a00      	cmp	r2, #0
 8017dd4:	d1f0      	bne.n	8017db8 <quorem+0xf0>
 8017dd6:	3c01      	subs	r4, #1
 8017dd8:	e7eb      	b.n	8017db2 <quorem+0xea>
 8017dda:	2000      	movs	r0, #0
 8017ddc:	e7ee      	b.n	8017dbc <quorem+0xf4>
	...

08017de0 <_dtoa_r>:
 8017de0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8017de4:	ed2d 8b02 	vpush	{d8}
 8017de8:	ec57 6b10 	vmov	r6, r7, d0
 8017dec:	b095      	sub	sp, #84	; 0x54
 8017dee:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8017df0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8017df4:	9105      	str	r1, [sp, #20]
 8017df6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8017dfa:	4604      	mov	r4, r0
 8017dfc:	9209      	str	r2, [sp, #36]	; 0x24
 8017dfe:	930f      	str	r3, [sp, #60]	; 0x3c
 8017e00:	b975      	cbnz	r5, 8017e20 <_dtoa_r+0x40>
 8017e02:	2010      	movs	r0, #16
 8017e04:	f7fd fd92 	bl	801592c <malloc>
 8017e08:	4602      	mov	r2, r0
 8017e0a:	6260      	str	r0, [r4, #36]	; 0x24
 8017e0c:	b920      	cbnz	r0, 8017e18 <_dtoa_r+0x38>
 8017e0e:	4bb2      	ldr	r3, [pc, #712]	; (80180d8 <_dtoa_r+0x2f8>)
 8017e10:	21ea      	movs	r1, #234	; 0xea
 8017e12:	48b2      	ldr	r0, [pc, #712]	; (80180dc <_dtoa_r+0x2fc>)
 8017e14:	f7ff ff2a 	bl	8017c6c <__assert_func>
 8017e18:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8017e1c:	6005      	str	r5, [r0, #0]
 8017e1e:	60c5      	str	r5, [r0, #12]
 8017e20:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017e22:	6819      	ldr	r1, [r3, #0]
 8017e24:	b151      	cbz	r1, 8017e3c <_dtoa_r+0x5c>
 8017e26:	685a      	ldr	r2, [r3, #4]
 8017e28:	604a      	str	r2, [r1, #4]
 8017e2a:	2301      	movs	r3, #1
 8017e2c:	4093      	lsls	r3, r2
 8017e2e:	608b      	str	r3, [r1, #8]
 8017e30:	4620      	mov	r0, r4
 8017e32:	f001 fadd 	bl	80193f0 <_Bfree>
 8017e36:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8017e38:	2200      	movs	r2, #0
 8017e3a:	601a      	str	r2, [r3, #0]
 8017e3c:	1e3b      	subs	r3, r7, #0
 8017e3e:	bfb9      	ittee	lt
 8017e40:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8017e44:	9303      	strlt	r3, [sp, #12]
 8017e46:	2300      	movge	r3, #0
 8017e48:	f8c8 3000 	strge.w	r3, [r8]
 8017e4c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8017e50:	4ba3      	ldr	r3, [pc, #652]	; (80180e0 <_dtoa_r+0x300>)
 8017e52:	bfbc      	itt	lt
 8017e54:	2201      	movlt	r2, #1
 8017e56:	f8c8 2000 	strlt.w	r2, [r8]
 8017e5a:	ea33 0309 	bics.w	r3, r3, r9
 8017e5e:	d11b      	bne.n	8017e98 <_dtoa_r+0xb8>
 8017e60:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017e62:	f242 730f 	movw	r3, #9999	; 0x270f
 8017e66:	6013      	str	r3, [r2, #0]
 8017e68:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8017e6c:	4333      	orrs	r3, r6
 8017e6e:	f000 857a 	beq.w	8018966 <_dtoa_r+0xb86>
 8017e72:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017e74:	b963      	cbnz	r3, 8017e90 <_dtoa_r+0xb0>
 8017e76:	4b9b      	ldr	r3, [pc, #620]	; (80180e4 <_dtoa_r+0x304>)
 8017e78:	e024      	b.n	8017ec4 <_dtoa_r+0xe4>
 8017e7a:	4b9b      	ldr	r3, [pc, #620]	; (80180e8 <_dtoa_r+0x308>)
 8017e7c:	9300      	str	r3, [sp, #0]
 8017e7e:	3308      	adds	r3, #8
 8017e80:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8017e82:	6013      	str	r3, [r2, #0]
 8017e84:	9800      	ldr	r0, [sp, #0]
 8017e86:	b015      	add	sp, #84	; 0x54
 8017e88:	ecbd 8b02 	vpop	{d8}
 8017e8c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017e90:	4b94      	ldr	r3, [pc, #592]	; (80180e4 <_dtoa_r+0x304>)
 8017e92:	9300      	str	r3, [sp, #0]
 8017e94:	3303      	adds	r3, #3
 8017e96:	e7f3      	b.n	8017e80 <_dtoa_r+0xa0>
 8017e98:	ed9d 7b02 	vldr	d7, [sp, #8]
 8017e9c:	2200      	movs	r2, #0
 8017e9e:	ec51 0b17 	vmov	r0, r1, d7
 8017ea2:	2300      	movs	r3, #0
 8017ea4:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8017ea8:	f7e8 fe2e 	bl	8000b08 <__aeabi_dcmpeq>
 8017eac:	4680      	mov	r8, r0
 8017eae:	b158      	cbz	r0, 8017ec8 <_dtoa_r+0xe8>
 8017eb0:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8017eb2:	2301      	movs	r3, #1
 8017eb4:	6013      	str	r3, [r2, #0]
 8017eb6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8017eb8:	2b00      	cmp	r3, #0
 8017eba:	f000 8551 	beq.w	8018960 <_dtoa_r+0xb80>
 8017ebe:	488b      	ldr	r0, [pc, #556]	; (80180ec <_dtoa_r+0x30c>)
 8017ec0:	6018      	str	r0, [r3, #0]
 8017ec2:	1e43      	subs	r3, r0, #1
 8017ec4:	9300      	str	r3, [sp, #0]
 8017ec6:	e7dd      	b.n	8017e84 <_dtoa_r+0xa4>
 8017ec8:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8017ecc:	aa12      	add	r2, sp, #72	; 0x48
 8017ece:	a913      	add	r1, sp, #76	; 0x4c
 8017ed0:	4620      	mov	r0, r4
 8017ed2:	f001 fe35 	bl	8019b40 <__d2b>
 8017ed6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8017eda:	4683      	mov	fp, r0
 8017edc:	2d00      	cmp	r5, #0
 8017ede:	d07c      	beq.n	8017fda <_dtoa_r+0x1fa>
 8017ee0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8017ee2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8017ee6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8017eea:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8017eee:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8017ef2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8017ef6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8017efa:	4b7d      	ldr	r3, [pc, #500]	; (80180f0 <_dtoa_r+0x310>)
 8017efc:	2200      	movs	r2, #0
 8017efe:	4630      	mov	r0, r6
 8017f00:	4639      	mov	r1, r7
 8017f02:	f7e8 f9e1 	bl	80002c8 <__aeabi_dsub>
 8017f06:	a36e      	add	r3, pc, #440	; (adr r3, 80180c0 <_dtoa_r+0x2e0>)
 8017f08:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f0c:	f7e8 fb94 	bl	8000638 <__aeabi_dmul>
 8017f10:	a36d      	add	r3, pc, #436	; (adr r3, 80180c8 <_dtoa_r+0x2e8>)
 8017f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f16:	f7e8 f9d9 	bl	80002cc <__adddf3>
 8017f1a:	4606      	mov	r6, r0
 8017f1c:	4628      	mov	r0, r5
 8017f1e:	460f      	mov	r7, r1
 8017f20:	f7e8 fb20 	bl	8000564 <__aeabi_i2d>
 8017f24:	a36a      	add	r3, pc, #424	; (adr r3, 80180d0 <_dtoa_r+0x2f0>)
 8017f26:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f2a:	f7e8 fb85 	bl	8000638 <__aeabi_dmul>
 8017f2e:	4602      	mov	r2, r0
 8017f30:	460b      	mov	r3, r1
 8017f32:	4630      	mov	r0, r6
 8017f34:	4639      	mov	r1, r7
 8017f36:	f7e8 f9c9 	bl	80002cc <__adddf3>
 8017f3a:	4606      	mov	r6, r0
 8017f3c:	460f      	mov	r7, r1
 8017f3e:	f7e8 fe2b 	bl	8000b98 <__aeabi_d2iz>
 8017f42:	2200      	movs	r2, #0
 8017f44:	4682      	mov	sl, r0
 8017f46:	2300      	movs	r3, #0
 8017f48:	4630      	mov	r0, r6
 8017f4a:	4639      	mov	r1, r7
 8017f4c:	f7e8 fde6 	bl	8000b1c <__aeabi_dcmplt>
 8017f50:	b148      	cbz	r0, 8017f66 <_dtoa_r+0x186>
 8017f52:	4650      	mov	r0, sl
 8017f54:	f7e8 fb06 	bl	8000564 <__aeabi_i2d>
 8017f58:	4632      	mov	r2, r6
 8017f5a:	463b      	mov	r3, r7
 8017f5c:	f7e8 fdd4 	bl	8000b08 <__aeabi_dcmpeq>
 8017f60:	b908      	cbnz	r0, 8017f66 <_dtoa_r+0x186>
 8017f62:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017f66:	f1ba 0f16 	cmp.w	sl, #22
 8017f6a:	d854      	bhi.n	8018016 <_dtoa_r+0x236>
 8017f6c:	4b61      	ldr	r3, [pc, #388]	; (80180f4 <_dtoa_r+0x314>)
 8017f6e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8017f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017f76:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8017f7a:	f7e8 fdcf 	bl	8000b1c <__aeabi_dcmplt>
 8017f7e:	2800      	cmp	r0, #0
 8017f80:	d04b      	beq.n	801801a <_dtoa_r+0x23a>
 8017f82:	f10a 3aff 	add.w	sl, sl, #4294967295
 8017f86:	2300      	movs	r3, #0
 8017f88:	930e      	str	r3, [sp, #56]	; 0x38
 8017f8a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8017f8c:	1b5d      	subs	r5, r3, r5
 8017f8e:	1e6b      	subs	r3, r5, #1
 8017f90:	9304      	str	r3, [sp, #16]
 8017f92:	bf43      	ittte	mi
 8017f94:	2300      	movmi	r3, #0
 8017f96:	f1c5 0801 	rsbmi	r8, r5, #1
 8017f9a:	9304      	strmi	r3, [sp, #16]
 8017f9c:	f04f 0800 	movpl.w	r8, #0
 8017fa0:	f1ba 0f00 	cmp.w	sl, #0
 8017fa4:	db3b      	blt.n	801801e <_dtoa_r+0x23e>
 8017fa6:	9b04      	ldr	r3, [sp, #16]
 8017fa8:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8017fac:	4453      	add	r3, sl
 8017fae:	9304      	str	r3, [sp, #16]
 8017fb0:	2300      	movs	r3, #0
 8017fb2:	9306      	str	r3, [sp, #24]
 8017fb4:	9b05      	ldr	r3, [sp, #20]
 8017fb6:	2b09      	cmp	r3, #9
 8017fb8:	d869      	bhi.n	801808e <_dtoa_r+0x2ae>
 8017fba:	2b05      	cmp	r3, #5
 8017fbc:	bfc4      	itt	gt
 8017fbe:	3b04      	subgt	r3, #4
 8017fc0:	9305      	strgt	r3, [sp, #20]
 8017fc2:	9b05      	ldr	r3, [sp, #20]
 8017fc4:	f1a3 0302 	sub.w	r3, r3, #2
 8017fc8:	bfcc      	ite	gt
 8017fca:	2500      	movgt	r5, #0
 8017fcc:	2501      	movle	r5, #1
 8017fce:	2b03      	cmp	r3, #3
 8017fd0:	d869      	bhi.n	80180a6 <_dtoa_r+0x2c6>
 8017fd2:	e8df f003 	tbb	[pc, r3]
 8017fd6:	4e2c      	.short	0x4e2c
 8017fd8:	5a4c      	.short	0x5a4c
 8017fda:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8017fde:	441d      	add	r5, r3
 8017fe0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8017fe4:	2b20      	cmp	r3, #32
 8017fe6:	bfc1      	itttt	gt
 8017fe8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8017fec:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8017ff0:	fa09 f303 	lslgt.w	r3, r9, r3
 8017ff4:	fa26 f000 	lsrgt.w	r0, r6, r0
 8017ff8:	bfda      	itte	le
 8017ffa:	f1c3 0320 	rsble	r3, r3, #32
 8017ffe:	fa06 f003 	lslle.w	r0, r6, r3
 8018002:	4318      	orrgt	r0, r3
 8018004:	f7e8 fa9e 	bl	8000544 <__aeabi_ui2d>
 8018008:	2301      	movs	r3, #1
 801800a:	4606      	mov	r6, r0
 801800c:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8018010:	3d01      	subs	r5, #1
 8018012:	9310      	str	r3, [sp, #64]	; 0x40
 8018014:	e771      	b.n	8017efa <_dtoa_r+0x11a>
 8018016:	2301      	movs	r3, #1
 8018018:	e7b6      	b.n	8017f88 <_dtoa_r+0x1a8>
 801801a:	900e      	str	r0, [sp, #56]	; 0x38
 801801c:	e7b5      	b.n	8017f8a <_dtoa_r+0x1aa>
 801801e:	f1ca 0300 	rsb	r3, sl, #0
 8018022:	9306      	str	r3, [sp, #24]
 8018024:	2300      	movs	r3, #0
 8018026:	eba8 080a 	sub.w	r8, r8, sl
 801802a:	930d      	str	r3, [sp, #52]	; 0x34
 801802c:	e7c2      	b.n	8017fb4 <_dtoa_r+0x1d4>
 801802e:	2300      	movs	r3, #0
 8018030:	9308      	str	r3, [sp, #32]
 8018032:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018034:	2b00      	cmp	r3, #0
 8018036:	dc39      	bgt.n	80180ac <_dtoa_r+0x2cc>
 8018038:	f04f 0901 	mov.w	r9, #1
 801803c:	f8cd 9004 	str.w	r9, [sp, #4]
 8018040:	464b      	mov	r3, r9
 8018042:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8018046:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8018048:	2200      	movs	r2, #0
 801804a:	6042      	str	r2, [r0, #4]
 801804c:	2204      	movs	r2, #4
 801804e:	f102 0614 	add.w	r6, r2, #20
 8018052:	429e      	cmp	r6, r3
 8018054:	6841      	ldr	r1, [r0, #4]
 8018056:	d92f      	bls.n	80180b8 <_dtoa_r+0x2d8>
 8018058:	4620      	mov	r0, r4
 801805a:	f001 f989 	bl	8019370 <_Balloc>
 801805e:	9000      	str	r0, [sp, #0]
 8018060:	2800      	cmp	r0, #0
 8018062:	d14b      	bne.n	80180fc <_dtoa_r+0x31c>
 8018064:	4b24      	ldr	r3, [pc, #144]	; (80180f8 <_dtoa_r+0x318>)
 8018066:	4602      	mov	r2, r0
 8018068:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 801806c:	e6d1      	b.n	8017e12 <_dtoa_r+0x32>
 801806e:	2301      	movs	r3, #1
 8018070:	e7de      	b.n	8018030 <_dtoa_r+0x250>
 8018072:	2300      	movs	r3, #0
 8018074:	9308      	str	r3, [sp, #32]
 8018076:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018078:	eb0a 0903 	add.w	r9, sl, r3
 801807c:	f109 0301 	add.w	r3, r9, #1
 8018080:	2b01      	cmp	r3, #1
 8018082:	9301      	str	r3, [sp, #4]
 8018084:	bfb8      	it	lt
 8018086:	2301      	movlt	r3, #1
 8018088:	e7dd      	b.n	8018046 <_dtoa_r+0x266>
 801808a:	2301      	movs	r3, #1
 801808c:	e7f2      	b.n	8018074 <_dtoa_r+0x294>
 801808e:	2501      	movs	r5, #1
 8018090:	2300      	movs	r3, #0
 8018092:	9305      	str	r3, [sp, #20]
 8018094:	9508      	str	r5, [sp, #32]
 8018096:	f04f 39ff 	mov.w	r9, #4294967295
 801809a:	2200      	movs	r2, #0
 801809c:	f8cd 9004 	str.w	r9, [sp, #4]
 80180a0:	2312      	movs	r3, #18
 80180a2:	9209      	str	r2, [sp, #36]	; 0x24
 80180a4:	e7cf      	b.n	8018046 <_dtoa_r+0x266>
 80180a6:	2301      	movs	r3, #1
 80180a8:	9308      	str	r3, [sp, #32]
 80180aa:	e7f4      	b.n	8018096 <_dtoa_r+0x2b6>
 80180ac:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 80180b0:	f8cd 9004 	str.w	r9, [sp, #4]
 80180b4:	464b      	mov	r3, r9
 80180b6:	e7c6      	b.n	8018046 <_dtoa_r+0x266>
 80180b8:	3101      	adds	r1, #1
 80180ba:	6041      	str	r1, [r0, #4]
 80180bc:	0052      	lsls	r2, r2, #1
 80180be:	e7c6      	b.n	801804e <_dtoa_r+0x26e>
 80180c0:	636f4361 	.word	0x636f4361
 80180c4:	3fd287a7 	.word	0x3fd287a7
 80180c8:	8b60c8b3 	.word	0x8b60c8b3
 80180cc:	3fc68a28 	.word	0x3fc68a28
 80180d0:	509f79fb 	.word	0x509f79fb
 80180d4:	3fd34413 	.word	0x3fd34413
 80180d8:	0801cbf9 	.word	0x0801cbf9
 80180dc:	0801cc10 	.word	0x0801cc10
 80180e0:	7ff00000 	.word	0x7ff00000
 80180e4:	0801cbf5 	.word	0x0801cbf5
 80180e8:	0801cbec 	.word	0x0801cbec
 80180ec:	0801ce72 	.word	0x0801ce72
 80180f0:	3ff80000 	.word	0x3ff80000
 80180f4:	0801cd88 	.word	0x0801cd88
 80180f8:	0801cc6f 	.word	0x0801cc6f
 80180fc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80180fe:	9a00      	ldr	r2, [sp, #0]
 8018100:	601a      	str	r2, [r3, #0]
 8018102:	9b01      	ldr	r3, [sp, #4]
 8018104:	2b0e      	cmp	r3, #14
 8018106:	f200 80ad 	bhi.w	8018264 <_dtoa_r+0x484>
 801810a:	2d00      	cmp	r5, #0
 801810c:	f000 80aa 	beq.w	8018264 <_dtoa_r+0x484>
 8018110:	f1ba 0f00 	cmp.w	sl, #0
 8018114:	dd36      	ble.n	8018184 <_dtoa_r+0x3a4>
 8018116:	4ac3      	ldr	r2, [pc, #780]	; (8018424 <_dtoa_r+0x644>)
 8018118:	f00a 030f 	and.w	r3, sl, #15
 801811c:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8018120:	ed93 7b00 	vldr	d7, [r3]
 8018124:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8018128:	ea4f 172a 	mov.w	r7, sl, asr #4
 801812c:	eeb0 8a47 	vmov.f32	s16, s14
 8018130:	eef0 8a67 	vmov.f32	s17, s15
 8018134:	d016      	beq.n	8018164 <_dtoa_r+0x384>
 8018136:	4bbc      	ldr	r3, [pc, #752]	; (8018428 <_dtoa_r+0x648>)
 8018138:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 801813c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8018140:	f7e8 fba4 	bl	800088c <__aeabi_ddiv>
 8018144:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018148:	f007 070f 	and.w	r7, r7, #15
 801814c:	2503      	movs	r5, #3
 801814e:	4eb6      	ldr	r6, [pc, #728]	; (8018428 <_dtoa_r+0x648>)
 8018150:	b957      	cbnz	r7, 8018168 <_dtoa_r+0x388>
 8018152:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8018156:	ec53 2b18 	vmov	r2, r3, d8
 801815a:	f7e8 fb97 	bl	800088c <__aeabi_ddiv>
 801815e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018162:	e029      	b.n	80181b8 <_dtoa_r+0x3d8>
 8018164:	2502      	movs	r5, #2
 8018166:	e7f2      	b.n	801814e <_dtoa_r+0x36e>
 8018168:	07f9      	lsls	r1, r7, #31
 801816a:	d508      	bpl.n	801817e <_dtoa_r+0x39e>
 801816c:	ec51 0b18 	vmov	r0, r1, d8
 8018170:	e9d6 2300 	ldrd	r2, r3, [r6]
 8018174:	f7e8 fa60 	bl	8000638 <__aeabi_dmul>
 8018178:	ec41 0b18 	vmov	d8, r0, r1
 801817c:	3501      	adds	r5, #1
 801817e:	107f      	asrs	r7, r7, #1
 8018180:	3608      	adds	r6, #8
 8018182:	e7e5      	b.n	8018150 <_dtoa_r+0x370>
 8018184:	f000 80a6 	beq.w	80182d4 <_dtoa_r+0x4f4>
 8018188:	f1ca 0600 	rsb	r6, sl, #0
 801818c:	4ba5      	ldr	r3, [pc, #660]	; (8018424 <_dtoa_r+0x644>)
 801818e:	4fa6      	ldr	r7, [pc, #664]	; (8018428 <_dtoa_r+0x648>)
 8018190:	f006 020f 	and.w	r2, r6, #15
 8018194:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801819c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80181a0:	f7e8 fa4a 	bl	8000638 <__aeabi_dmul>
 80181a4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80181a8:	1136      	asrs	r6, r6, #4
 80181aa:	2300      	movs	r3, #0
 80181ac:	2502      	movs	r5, #2
 80181ae:	2e00      	cmp	r6, #0
 80181b0:	f040 8085 	bne.w	80182be <_dtoa_r+0x4de>
 80181b4:	2b00      	cmp	r3, #0
 80181b6:	d1d2      	bne.n	801815e <_dtoa_r+0x37e>
 80181b8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80181ba:	2b00      	cmp	r3, #0
 80181bc:	f000 808c 	beq.w	80182d8 <_dtoa_r+0x4f8>
 80181c0:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80181c4:	4b99      	ldr	r3, [pc, #612]	; (801842c <_dtoa_r+0x64c>)
 80181c6:	2200      	movs	r2, #0
 80181c8:	4630      	mov	r0, r6
 80181ca:	4639      	mov	r1, r7
 80181cc:	f7e8 fca6 	bl	8000b1c <__aeabi_dcmplt>
 80181d0:	2800      	cmp	r0, #0
 80181d2:	f000 8081 	beq.w	80182d8 <_dtoa_r+0x4f8>
 80181d6:	9b01      	ldr	r3, [sp, #4]
 80181d8:	2b00      	cmp	r3, #0
 80181da:	d07d      	beq.n	80182d8 <_dtoa_r+0x4f8>
 80181dc:	f1b9 0f00 	cmp.w	r9, #0
 80181e0:	dd3c      	ble.n	801825c <_dtoa_r+0x47c>
 80181e2:	f10a 33ff 	add.w	r3, sl, #4294967295
 80181e6:	9307      	str	r3, [sp, #28]
 80181e8:	2200      	movs	r2, #0
 80181ea:	4b91      	ldr	r3, [pc, #580]	; (8018430 <_dtoa_r+0x650>)
 80181ec:	4630      	mov	r0, r6
 80181ee:	4639      	mov	r1, r7
 80181f0:	f7e8 fa22 	bl	8000638 <__aeabi_dmul>
 80181f4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80181f8:	3501      	adds	r5, #1
 80181fa:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 80181fe:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018202:	4628      	mov	r0, r5
 8018204:	f7e8 f9ae 	bl	8000564 <__aeabi_i2d>
 8018208:	4632      	mov	r2, r6
 801820a:	463b      	mov	r3, r7
 801820c:	f7e8 fa14 	bl	8000638 <__aeabi_dmul>
 8018210:	4b88      	ldr	r3, [pc, #544]	; (8018434 <_dtoa_r+0x654>)
 8018212:	2200      	movs	r2, #0
 8018214:	f7e8 f85a 	bl	80002cc <__adddf3>
 8018218:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 801821c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8018220:	9303      	str	r3, [sp, #12]
 8018222:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8018224:	2b00      	cmp	r3, #0
 8018226:	d15c      	bne.n	80182e2 <_dtoa_r+0x502>
 8018228:	4b83      	ldr	r3, [pc, #524]	; (8018438 <_dtoa_r+0x658>)
 801822a:	2200      	movs	r2, #0
 801822c:	4630      	mov	r0, r6
 801822e:	4639      	mov	r1, r7
 8018230:	f7e8 f84a 	bl	80002c8 <__aeabi_dsub>
 8018234:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8018238:	4606      	mov	r6, r0
 801823a:	460f      	mov	r7, r1
 801823c:	f7e8 fc8c 	bl	8000b58 <__aeabi_dcmpgt>
 8018240:	2800      	cmp	r0, #0
 8018242:	f040 8296 	bne.w	8018772 <_dtoa_r+0x992>
 8018246:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 801824a:	4630      	mov	r0, r6
 801824c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8018250:	4639      	mov	r1, r7
 8018252:	f7e8 fc63 	bl	8000b1c <__aeabi_dcmplt>
 8018256:	2800      	cmp	r0, #0
 8018258:	f040 8288 	bne.w	801876c <_dtoa_r+0x98c>
 801825c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8018260:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8018264:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8018266:	2b00      	cmp	r3, #0
 8018268:	f2c0 8158 	blt.w	801851c <_dtoa_r+0x73c>
 801826c:	f1ba 0f0e 	cmp.w	sl, #14
 8018270:	f300 8154 	bgt.w	801851c <_dtoa_r+0x73c>
 8018274:	4b6b      	ldr	r3, [pc, #428]	; (8018424 <_dtoa_r+0x644>)
 8018276:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 801827a:	e9d3 8900 	ldrd	r8, r9, [r3]
 801827e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018280:	2b00      	cmp	r3, #0
 8018282:	f280 80e3 	bge.w	801844c <_dtoa_r+0x66c>
 8018286:	9b01      	ldr	r3, [sp, #4]
 8018288:	2b00      	cmp	r3, #0
 801828a:	f300 80df 	bgt.w	801844c <_dtoa_r+0x66c>
 801828e:	f040 826d 	bne.w	801876c <_dtoa_r+0x98c>
 8018292:	4b69      	ldr	r3, [pc, #420]	; (8018438 <_dtoa_r+0x658>)
 8018294:	2200      	movs	r2, #0
 8018296:	4640      	mov	r0, r8
 8018298:	4649      	mov	r1, r9
 801829a:	f7e8 f9cd 	bl	8000638 <__aeabi_dmul>
 801829e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80182a2:	f7e8 fc4f 	bl	8000b44 <__aeabi_dcmpge>
 80182a6:	9e01      	ldr	r6, [sp, #4]
 80182a8:	4637      	mov	r7, r6
 80182aa:	2800      	cmp	r0, #0
 80182ac:	f040 8243 	bne.w	8018736 <_dtoa_r+0x956>
 80182b0:	9d00      	ldr	r5, [sp, #0]
 80182b2:	2331      	movs	r3, #49	; 0x31
 80182b4:	f805 3b01 	strb.w	r3, [r5], #1
 80182b8:	f10a 0a01 	add.w	sl, sl, #1
 80182bc:	e23f      	b.n	801873e <_dtoa_r+0x95e>
 80182be:	07f2      	lsls	r2, r6, #31
 80182c0:	d505      	bpl.n	80182ce <_dtoa_r+0x4ee>
 80182c2:	e9d7 2300 	ldrd	r2, r3, [r7]
 80182c6:	f7e8 f9b7 	bl	8000638 <__aeabi_dmul>
 80182ca:	3501      	adds	r5, #1
 80182cc:	2301      	movs	r3, #1
 80182ce:	1076      	asrs	r6, r6, #1
 80182d0:	3708      	adds	r7, #8
 80182d2:	e76c      	b.n	80181ae <_dtoa_r+0x3ce>
 80182d4:	2502      	movs	r5, #2
 80182d6:	e76f      	b.n	80181b8 <_dtoa_r+0x3d8>
 80182d8:	9b01      	ldr	r3, [sp, #4]
 80182da:	f8cd a01c 	str.w	sl, [sp, #28]
 80182de:	930c      	str	r3, [sp, #48]	; 0x30
 80182e0:	e78d      	b.n	80181fe <_dtoa_r+0x41e>
 80182e2:	9900      	ldr	r1, [sp, #0]
 80182e4:	980c      	ldr	r0, [sp, #48]	; 0x30
 80182e6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 80182e8:	4b4e      	ldr	r3, [pc, #312]	; (8018424 <_dtoa_r+0x644>)
 80182ea:	ed9d 7b02 	vldr	d7, [sp, #8]
 80182ee:	4401      	add	r1, r0
 80182f0:	9102      	str	r1, [sp, #8]
 80182f2:	9908      	ldr	r1, [sp, #32]
 80182f4:	eeb0 8a47 	vmov.f32	s16, s14
 80182f8:	eef0 8a67 	vmov.f32	s17, s15
 80182fc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8018300:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8018304:	2900      	cmp	r1, #0
 8018306:	d045      	beq.n	8018394 <_dtoa_r+0x5b4>
 8018308:	494c      	ldr	r1, [pc, #304]	; (801843c <_dtoa_r+0x65c>)
 801830a:	2000      	movs	r0, #0
 801830c:	f7e8 fabe 	bl	800088c <__aeabi_ddiv>
 8018310:	ec53 2b18 	vmov	r2, r3, d8
 8018314:	f7e7 ffd8 	bl	80002c8 <__aeabi_dsub>
 8018318:	9d00      	ldr	r5, [sp, #0]
 801831a:	ec41 0b18 	vmov	d8, r0, r1
 801831e:	4639      	mov	r1, r7
 8018320:	4630      	mov	r0, r6
 8018322:	f7e8 fc39 	bl	8000b98 <__aeabi_d2iz>
 8018326:	900c      	str	r0, [sp, #48]	; 0x30
 8018328:	f7e8 f91c 	bl	8000564 <__aeabi_i2d>
 801832c:	4602      	mov	r2, r0
 801832e:	460b      	mov	r3, r1
 8018330:	4630      	mov	r0, r6
 8018332:	4639      	mov	r1, r7
 8018334:	f7e7 ffc8 	bl	80002c8 <__aeabi_dsub>
 8018338:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 801833a:	3330      	adds	r3, #48	; 0x30
 801833c:	f805 3b01 	strb.w	r3, [r5], #1
 8018340:	ec53 2b18 	vmov	r2, r3, d8
 8018344:	4606      	mov	r6, r0
 8018346:	460f      	mov	r7, r1
 8018348:	f7e8 fbe8 	bl	8000b1c <__aeabi_dcmplt>
 801834c:	2800      	cmp	r0, #0
 801834e:	d165      	bne.n	801841c <_dtoa_r+0x63c>
 8018350:	4632      	mov	r2, r6
 8018352:	463b      	mov	r3, r7
 8018354:	4935      	ldr	r1, [pc, #212]	; (801842c <_dtoa_r+0x64c>)
 8018356:	2000      	movs	r0, #0
 8018358:	f7e7 ffb6 	bl	80002c8 <__aeabi_dsub>
 801835c:	ec53 2b18 	vmov	r2, r3, d8
 8018360:	f7e8 fbdc 	bl	8000b1c <__aeabi_dcmplt>
 8018364:	2800      	cmp	r0, #0
 8018366:	f040 80b9 	bne.w	80184dc <_dtoa_r+0x6fc>
 801836a:	9b02      	ldr	r3, [sp, #8]
 801836c:	429d      	cmp	r5, r3
 801836e:	f43f af75 	beq.w	801825c <_dtoa_r+0x47c>
 8018372:	4b2f      	ldr	r3, [pc, #188]	; (8018430 <_dtoa_r+0x650>)
 8018374:	ec51 0b18 	vmov	r0, r1, d8
 8018378:	2200      	movs	r2, #0
 801837a:	f7e8 f95d 	bl	8000638 <__aeabi_dmul>
 801837e:	4b2c      	ldr	r3, [pc, #176]	; (8018430 <_dtoa_r+0x650>)
 8018380:	ec41 0b18 	vmov	d8, r0, r1
 8018384:	2200      	movs	r2, #0
 8018386:	4630      	mov	r0, r6
 8018388:	4639      	mov	r1, r7
 801838a:	f7e8 f955 	bl	8000638 <__aeabi_dmul>
 801838e:	4606      	mov	r6, r0
 8018390:	460f      	mov	r7, r1
 8018392:	e7c4      	b.n	801831e <_dtoa_r+0x53e>
 8018394:	ec51 0b17 	vmov	r0, r1, d7
 8018398:	f7e8 f94e 	bl	8000638 <__aeabi_dmul>
 801839c:	9b02      	ldr	r3, [sp, #8]
 801839e:	9d00      	ldr	r5, [sp, #0]
 80183a0:	930c      	str	r3, [sp, #48]	; 0x30
 80183a2:	ec41 0b18 	vmov	d8, r0, r1
 80183a6:	4639      	mov	r1, r7
 80183a8:	4630      	mov	r0, r6
 80183aa:	f7e8 fbf5 	bl	8000b98 <__aeabi_d2iz>
 80183ae:	9011      	str	r0, [sp, #68]	; 0x44
 80183b0:	f7e8 f8d8 	bl	8000564 <__aeabi_i2d>
 80183b4:	4602      	mov	r2, r0
 80183b6:	460b      	mov	r3, r1
 80183b8:	4630      	mov	r0, r6
 80183ba:	4639      	mov	r1, r7
 80183bc:	f7e7 ff84 	bl	80002c8 <__aeabi_dsub>
 80183c0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80183c2:	3330      	adds	r3, #48	; 0x30
 80183c4:	f805 3b01 	strb.w	r3, [r5], #1
 80183c8:	9b02      	ldr	r3, [sp, #8]
 80183ca:	429d      	cmp	r5, r3
 80183cc:	4606      	mov	r6, r0
 80183ce:	460f      	mov	r7, r1
 80183d0:	f04f 0200 	mov.w	r2, #0
 80183d4:	d134      	bne.n	8018440 <_dtoa_r+0x660>
 80183d6:	4b19      	ldr	r3, [pc, #100]	; (801843c <_dtoa_r+0x65c>)
 80183d8:	ec51 0b18 	vmov	r0, r1, d8
 80183dc:	f7e7 ff76 	bl	80002cc <__adddf3>
 80183e0:	4602      	mov	r2, r0
 80183e2:	460b      	mov	r3, r1
 80183e4:	4630      	mov	r0, r6
 80183e6:	4639      	mov	r1, r7
 80183e8:	f7e8 fbb6 	bl	8000b58 <__aeabi_dcmpgt>
 80183ec:	2800      	cmp	r0, #0
 80183ee:	d175      	bne.n	80184dc <_dtoa_r+0x6fc>
 80183f0:	ec53 2b18 	vmov	r2, r3, d8
 80183f4:	4911      	ldr	r1, [pc, #68]	; (801843c <_dtoa_r+0x65c>)
 80183f6:	2000      	movs	r0, #0
 80183f8:	f7e7 ff66 	bl	80002c8 <__aeabi_dsub>
 80183fc:	4602      	mov	r2, r0
 80183fe:	460b      	mov	r3, r1
 8018400:	4630      	mov	r0, r6
 8018402:	4639      	mov	r1, r7
 8018404:	f7e8 fb8a 	bl	8000b1c <__aeabi_dcmplt>
 8018408:	2800      	cmp	r0, #0
 801840a:	f43f af27 	beq.w	801825c <_dtoa_r+0x47c>
 801840e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8018410:	1e6b      	subs	r3, r5, #1
 8018412:	930c      	str	r3, [sp, #48]	; 0x30
 8018414:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8018418:	2b30      	cmp	r3, #48	; 0x30
 801841a:	d0f8      	beq.n	801840e <_dtoa_r+0x62e>
 801841c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018420:	e04a      	b.n	80184b8 <_dtoa_r+0x6d8>
 8018422:	bf00      	nop
 8018424:	0801cd88 	.word	0x0801cd88
 8018428:	0801cd60 	.word	0x0801cd60
 801842c:	3ff00000 	.word	0x3ff00000
 8018430:	40240000 	.word	0x40240000
 8018434:	401c0000 	.word	0x401c0000
 8018438:	40140000 	.word	0x40140000
 801843c:	3fe00000 	.word	0x3fe00000
 8018440:	4baf      	ldr	r3, [pc, #700]	; (8018700 <_dtoa_r+0x920>)
 8018442:	f7e8 f8f9 	bl	8000638 <__aeabi_dmul>
 8018446:	4606      	mov	r6, r0
 8018448:	460f      	mov	r7, r1
 801844a:	e7ac      	b.n	80183a6 <_dtoa_r+0x5c6>
 801844c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 8018450:	9d00      	ldr	r5, [sp, #0]
 8018452:	4642      	mov	r2, r8
 8018454:	464b      	mov	r3, r9
 8018456:	4630      	mov	r0, r6
 8018458:	4639      	mov	r1, r7
 801845a:	f7e8 fa17 	bl	800088c <__aeabi_ddiv>
 801845e:	f7e8 fb9b 	bl	8000b98 <__aeabi_d2iz>
 8018462:	9002      	str	r0, [sp, #8]
 8018464:	f7e8 f87e 	bl	8000564 <__aeabi_i2d>
 8018468:	4642      	mov	r2, r8
 801846a:	464b      	mov	r3, r9
 801846c:	f7e8 f8e4 	bl	8000638 <__aeabi_dmul>
 8018470:	4602      	mov	r2, r0
 8018472:	460b      	mov	r3, r1
 8018474:	4630      	mov	r0, r6
 8018476:	4639      	mov	r1, r7
 8018478:	f7e7 ff26 	bl	80002c8 <__aeabi_dsub>
 801847c:	9e02      	ldr	r6, [sp, #8]
 801847e:	9f01      	ldr	r7, [sp, #4]
 8018480:	3630      	adds	r6, #48	; 0x30
 8018482:	f805 6b01 	strb.w	r6, [r5], #1
 8018486:	9e00      	ldr	r6, [sp, #0]
 8018488:	1bae      	subs	r6, r5, r6
 801848a:	42b7      	cmp	r7, r6
 801848c:	4602      	mov	r2, r0
 801848e:	460b      	mov	r3, r1
 8018490:	d137      	bne.n	8018502 <_dtoa_r+0x722>
 8018492:	f7e7 ff1b 	bl	80002cc <__adddf3>
 8018496:	4642      	mov	r2, r8
 8018498:	464b      	mov	r3, r9
 801849a:	4606      	mov	r6, r0
 801849c:	460f      	mov	r7, r1
 801849e:	f7e8 fb5b 	bl	8000b58 <__aeabi_dcmpgt>
 80184a2:	b9c8      	cbnz	r0, 80184d8 <_dtoa_r+0x6f8>
 80184a4:	4642      	mov	r2, r8
 80184a6:	464b      	mov	r3, r9
 80184a8:	4630      	mov	r0, r6
 80184aa:	4639      	mov	r1, r7
 80184ac:	f7e8 fb2c 	bl	8000b08 <__aeabi_dcmpeq>
 80184b0:	b110      	cbz	r0, 80184b8 <_dtoa_r+0x6d8>
 80184b2:	9b02      	ldr	r3, [sp, #8]
 80184b4:	07d9      	lsls	r1, r3, #31
 80184b6:	d40f      	bmi.n	80184d8 <_dtoa_r+0x6f8>
 80184b8:	4620      	mov	r0, r4
 80184ba:	4659      	mov	r1, fp
 80184bc:	f000 ff98 	bl	80193f0 <_Bfree>
 80184c0:	2300      	movs	r3, #0
 80184c2:	702b      	strb	r3, [r5, #0]
 80184c4:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80184c6:	f10a 0001 	add.w	r0, sl, #1
 80184ca:	6018      	str	r0, [r3, #0]
 80184cc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80184ce:	2b00      	cmp	r3, #0
 80184d0:	f43f acd8 	beq.w	8017e84 <_dtoa_r+0xa4>
 80184d4:	601d      	str	r5, [r3, #0]
 80184d6:	e4d5      	b.n	8017e84 <_dtoa_r+0xa4>
 80184d8:	f8cd a01c 	str.w	sl, [sp, #28]
 80184dc:	462b      	mov	r3, r5
 80184de:	461d      	mov	r5, r3
 80184e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80184e4:	2a39      	cmp	r2, #57	; 0x39
 80184e6:	d108      	bne.n	80184fa <_dtoa_r+0x71a>
 80184e8:	9a00      	ldr	r2, [sp, #0]
 80184ea:	429a      	cmp	r2, r3
 80184ec:	d1f7      	bne.n	80184de <_dtoa_r+0x6fe>
 80184ee:	9a07      	ldr	r2, [sp, #28]
 80184f0:	9900      	ldr	r1, [sp, #0]
 80184f2:	3201      	adds	r2, #1
 80184f4:	9207      	str	r2, [sp, #28]
 80184f6:	2230      	movs	r2, #48	; 0x30
 80184f8:	700a      	strb	r2, [r1, #0]
 80184fa:	781a      	ldrb	r2, [r3, #0]
 80184fc:	3201      	adds	r2, #1
 80184fe:	701a      	strb	r2, [r3, #0]
 8018500:	e78c      	b.n	801841c <_dtoa_r+0x63c>
 8018502:	4b7f      	ldr	r3, [pc, #508]	; (8018700 <_dtoa_r+0x920>)
 8018504:	2200      	movs	r2, #0
 8018506:	f7e8 f897 	bl	8000638 <__aeabi_dmul>
 801850a:	2200      	movs	r2, #0
 801850c:	2300      	movs	r3, #0
 801850e:	4606      	mov	r6, r0
 8018510:	460f      	mov	r7, r1
 8018512:	f7e8 faf9 	bl	8000b08 <__aeabi_dcmpeq>
 8018516:	2800      	cmp	r0, #0
 8018518:	d09b      	beq.n	8018452 <_dtoa_r+0x672>
 801851a:	e7cd      	b.n	80184b8 <_dtoa_r+0x6d8>
 801851c:	9a08      	ldr	r2, [sp, #32]
 801851e:	2a00      	cmp	r2, #0
 8018520:	f000 80c4 	beq.w	80186ac <_dtoa_r+0x8cc>
 8018524:	9a05      	ldr	r2, [sp, #20]
 8018526:	2a01      	cmp	r2, #1
 8018528:	f300 80a8 	bgt.w	801867c <_dtoa_r+0x89c>
 801852c:	9a10      	ldr	r2, [sp, #64]	; 0x40
 801852e:	2a00      	cmp	r2, #0
 8018530:	f000 80a0 	beq.w	8018674 <_dtoa_r+0x894>
 8018534:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8018538:	9e06      	ldr	r6, [sp, #24]
 801853a:	4645      	mov	r5, r8
 801853c:	9a04      	ldr	r2, [sp, #16]
 801853e:	2101      	movs	r1, #1
 8018540:	441a      	add	r2, r3
 8018542:	4620      	mov	r0, r4
 8018544:	4498      	add	r8, r3
 8018546:	9204      	str	r2, [sp, #16]
 8018548:	f001 f858 	bl	80195fc <__i2b>
 801854c:	4607      	mov	r7, r0
 801854e:	2d00      	cmp	r5, #0
 8018550:	dd0b      	ble.n	801856a <_dtoa_r+0x78a>
 8018552:	9b04      	ldr	r3, [sp, #16]
 8018554:	2b00      	cmp	r3, #0
 8018556:	dd08      	ble.n	801856a <_dtoa_r+0x78a>
 8018558:	42ab      	cmp	r3, r5
 801855a:	9a04      	ldr	r2, [sp, #16]
 801855c:	bfa8      	it	ge
 801855e:	462b      	movge	r3, r5
 8018560:	eba8 0803 	sub.w	r8, r8, r3
 8018564:	1aed      	subs	r5, r5, r3
 8018566:	1ad3      	subs	r3, r2, r3
 8018568:	9304      	str	r3, [sp, #16]
 801856a:	9b06      	ldr	r3, [sp, #24]
 801856c:	b1fb      	cbz	r3, 80185ae <_dtoa_r+0x7ce>
 801856e:	9b08      	ldr	r3, [sp, #32]
 8018570:	2b00      	cmp	r3, #0
 8018572:	f000 809f 	beq.w	80186b4 <_dtoa_r+0x8d4>
 8018576:	2e00      	cmp	r6, #0
 8018578:	dd11      	ble.n	801859e <_dtoa_r+0x7be>
 801857a:	4639      	mov	r1, r7
 801857c:	4632      	mov	r2, r6
 801857e:	4620      	mov	r0, r4
 8018580:	f001 f8f8 	bl	8019774 <__pow5mult>
 8018584:	465a      	mov	r2, fp
 8018586:	4601      	mov	r1, r0
 8018588:	4607      	mov	r7, r0
 801858a:	4620      	mov	r0, r4
 801858c:	f001 f84c 	bl	8019628 <__multiply>
 8018590:	4659      	mov	r1, fp
 8018592:	9007      	str	r0, [sp, #28]
 8018594:	4620      	mov	r0, r4
 8018596:	f000 ff2b 	bl	80193f0 <_Bfree>
 801859a:	9b07      	ldr	r3, [sp, #28]
 801859c:	469b      	mov	fp, r3
 801859e:	9b06      	ldr	r3, [sp, #24]
 80185a0:	1b9a      	subs	r2, r3, r6
 80185a2:	d004      	beq.n	80185ae <_dtoa_r+0x7ce>
 80185a4:	4659      	mov	r1, fp
 80185a6:	4620      	mov	r0, r4
 80185a8:	f001 f8e4 	bl	8019774 <__pow5mult>
 80185ac:	4683      	mov	fp, r0
 80185ae:	2101      	movs	r1, #1
 80185b0:	4620      	mov	r0, r4
 80185b2:	f001 f823 	bl	80195fc <__i2b>
 80185b6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80185b8:	2b00      	cmp	r3, #0
 80185ba:	4606      	mov	r6, r0
 80185bc:	dd7c      	ble.n	80186b8 <_dtoa_r+0x8d8>
 80185be:	461a      	mov	r2, r3
 80185c0:	4601      	mov	r1, r0
 80185c2:	4620      	mov	r0, r4
 80185c4:	f001 f8d6 	bl	8019774 <__pow5mult>
 80185c8:	9b05      	ldr	r3, [sp, #20]
 80185ca:	2b01      	cmp	r3, #1
 80185cc:	4606      	mov	r6, r0
 80185ce:	dd76      	ble.n	80186be <_dtoa_r+0x8de>
 80185d0:	2300      	movs	r3, #0
 80185d2:	9306      	str	r3, [sp, #24]
 80185d4:	6933      	ldr	r3, [r6, #16]
 80185d6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80185da:	6918      	ldr	r0, [r3, #16]
 80185dc:	f000 ffbe 	bl	801955c <__hi0bits>
 80185e0:	f1c0 0020 	rsb	r0, r0, #32
 80185e4:	9b04      	ldr	r3, [sp, #16]
 80185e6:	4418      	add	r0, r3
 80185e8:	f010 001f 	ands.w	r0, r0, #31
 80185ec:	f000 8086 	beq.w	80186fc <_dtoa_r+0x91c>
 80185f0:	f1c0 0320 	rsb	r3, r0, #32
 80185f4:	2b04      	cmp	r3, #4
 80185f6:	dd7f      	ble.n	80186f8 <_dtoa_r+0x918>
 80185f8:	f1c0 001c 	rsb	r0, r0, #28
 80185fc:	9b04      	ldr	r3, [sp, #16]
 80185fe:	4403      	add	r3, r0
 8018600:	4480      	add	r8, r0
 8018602:	4405      	add	r5, r0
 8018604:	9304      	str	r3, [sp, #16]
 8018606:	f1b8 0f00 	cmp.w	r8, #0
 801860a:	dd05      	ble.n	8018618 <_dtoa_r+0x838>
 801860c:	4659      	mov	r1, fp
 801860e:	4642      	mov	r2, r8
 8018610:	4620      	mov	r0, r4
 8018612:	f001 f909 	bl	8019828 <__lshift>
 8018616:	4683      	mov	fp, r0
 8018618:	9b04      	ldr	r3, [sp, #16]
 801861a:	2b00      	cmp	r3, #0
 801861c:	dd05      	ble.n	801862a <_dtoa_r+0x84a>
 801861e:	4631      	mov	r1, r6
 8018620:	461a      	mov	r2, r3
 8018622:	4620      	mov	r0, r4
 8018624:	f001 f900 	bl	8019828 <__lshift>
 8018628:	4606      	mov	r6, r0
 801862a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 801862c:	2b00      	cmp	r3, #0
 801862e:	d069      	beq.n	8018704 <_dtoa_r+0x924>
 8018630:	4631      	mov	r1, r6
 8018632:	4658      	mov	r0, fp
 8018634:	f001 f964 	bl	8019900 <__mcmp>
 8018638:	2800      	cmp	r0, #0
 801863a:	da63      	bge.n	8018704 <_dtoa_r+0x924>
 801863c:	2300      	movs	r3, #0
 801863e:	4659      	mov	r1, fp
 8018640:	220a      	movs	r2, #10
 8018642:	4620      	mov	r0, r4
 8018644:	f000 fef6 	bl	8019434 <__multadd>
 8018648:	9b08      	ldr	r3, [sp, #32]
 801864a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801864e:	4683      	mov	fp, r0
 8018650:	2b00      	cmp	r3, #0
 8018652:	f000 818f 	beq.w	8018974 <_dtoa_r+0xb94>
 8018656:	4639      	mov	r1, r7
 8018658:	2300      	movs	r3, #0
 801865a:	220a      	movs	r2, #10
 801865c:	4620      	mov	r0, r4
 801865e:	f000 fee9 	bl	8019434 <__multadd>
 8018662:	f1b9 0f00 	cmp.w	r9, #0
 8018666:	4607      	mov	r7, r0
 8018668:	f300 808e 	bgt.w	8018788 <_dtoa_r+0x9a8>
 801866c:	9b05      	ldr	r3, [sp, #20]
 801866e:	2b02      	cmp	r3, #2
 8018670:	dc50      	bgt.n	8018714 <_dtoa_r+0x934>
 8018672:	e089      	b.n	8018788 <_dtoa_r+0x9a8>
 8018674:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8018676:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 801867a:	e75d      	b.n	8018538 <_dtoa_r+0x758>
 801867c:	9b01      	ldr	r3, [sp, #4]
 801867e:	1e5e      	subs	r6, r3, #1
 8018680:	9b06      	ldr	r3, [sp, #24]
 8018682:	42b3      	cmp	r3, r6
 8018684:	bfbf      	itttt	lt
 8018686:	9b06      	ldrlt	r3, [sp, #24]
 8018688:	9606      	strlt	r6, [sp, #24]
 801868a:	1af2      	sublt	r2, r6, r3
 801868c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 801868e:	bfb6      	itet	lt
 8018690:	189b      	addlt	r3, r3, r2
 8018692:	1b9e      	subge	r6, r3, r6
 8018694:	930d      	strlt	r3, [sp, #52]	; 0x34
 8018696:	9b01      	ldr	r3, [sp, #4]
 8018698:	bfb8      	it	lt
 801869a:	2600      	movlt	r6, #0
 801869c:	2b00      	cmp	r3, #0
 801869e:	bfb5      	itete	lt
 80186a0:	eba8 0503 	sublt.w	r5, r8, r3
 80186a4:	9b01      	ldrge	r3, [sp, #4]
 80186a6:	2300      	movlt	r3, #0
 80186a8:	4645      	movge	r5, r8
 80186aa:	e747      	b.n	801853c <_dtoa_r+0x75c>
 80186ac:	9e06      	ldr	r6, [sp, #24]
 80186ae:	9f08      	ldr	r7, [sp, #32]
 80186b0:	4645      	mov	r5, r8
 80186b2:	e74c      	b.n	801854e <_dtoa_r+0x76e>
 80186b4:	9a06      	ldr	r2, [sp, #24]
 80186b6:	e775      	b.n	80185a4 <_dtoa_r+0x7c4>
 80186b8:	9b05      	ldr	r3, [sp, #20]
 80186ba:	2b01      	cmp	r3, #1
 80186bc:	dc18      	bgt.n	80186f0 <_dtoa_r+0x910>
 80186be:	9b02      	ldr	r3, [sp, #8]
 80186c0:	b9b3      	cbnz	r3, 80186f0 <_dtoa_r+0x910>
 80186c2:	9b03      	ldr	r3, [sp, #12]
 80186c4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80186c8:	b9a3      	cbnz	r3, 80186f4 <_dtoa_r+0x914>
 80186ca:	9b03      	ldr	r3, [sp, #12]
 80186cc:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80186d0:	0d1b      	lsrs	r3, r3, #20
 80186d2:	051b      	lsls	r3, r3, #20
 80186d4:	b12b      	cbz	r3, 80186e2 <_dtoa_r+0x902>
 80186d6:	9b04      	ldr	r3, [sp, #16]
 80186d8:	3301      	adds	r3, #1
 80186da:	9304      	str	r3, [sp, #16]
 80186dc:	f108 0801 	add.w	r8, r8, #1
 80186e0:	2301      	movs	r3, #1
 80186e2:	9306      	str	r3, [sp, #24]
 80186e4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80186e6:	2b00      	cmp	r3, #0
 80186e8:	f47f af74 	bne.w	80185d4 <_dtoa_r+0x7f4>
 80186ec:	2001      	movs	r0, #1
 80186ee:	e779      	b.n	80185e4 <_dtoa_r+0x804>
 80186f0:	2300      	movs	r3, #0
 80186f2:	e7f6      	b.n	80186e2 <_dtoa_r+0x902>
 80186f4:	9b02      	ldr	r3, [sp, #8]
 80186f6:	e7f4      	b.n	80186e2 <_dtoa_r+0x902>
 80186f8:	d085      	beq.n	8018606 <_dtoa_r+0x826>
 80186fa:	4618      	mov	r0, r3
 80186fc:	301c      	adds	r0, #28
 80186fe:	e77d      	b.n	80185fc <_dtoa_r+0x81c>
 8018700:	40240000 	.word	0x40240000
 8018704:	9b01      	ldr	r3, [sp, #4]
 8018706:	2b00      	cmp	r3, #0
 8018708:	dc38      	bgt.n	801877c <_dtoa_r+0x99c>
 801870a:	9b05      	ldr	r3, [sp, #20]
 801870c:	2b02      	cmp	r3, #2
 801870e:	dd35      	ble.n	801877c <_dtoa_r+0x99c>
 8018710:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018714:	f1b9 0f00 	cmp.w	r9, #0
 8018718:	d10d      	bne.n	8018736 <_dtoa_r+0x956>
 801871a:	4631      	mov	r1, r6
 801871c:	464b      	mov	r3, r9
 801871e:	2205      	movs	r2, #5
 8018720:	4620      	mov	r0, r4
 8018722:	f000 fe87 	bl	8019434 <__multadd>
 8018726:	4601      	mov	r1, r0
 8018728:	4606      	mov	r6, r0
 801872a:	4658      	mov	r0, fp
 801872c:	f001 f8e8 	bl	8019900 <__mcmp>
 8018730:	2800      	cmp	r0, #0
 8018732:	f73f adbd 	bgt.w	80182b0 <_dtoa_r+0x4d0>
 8018736:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8018738:	9d00      	ldr	r5, [sp, #0]
 801873a:	ea6f 0a03 	mvn.w	sl, r3
 801873e:	f04f 0800 	mov.w	r8, #0
 8018742:	4631      	mov	r1, r6
 8018744:	4620      	mov	r0, r4
 8018746:	f000 fe53 	bl	80193f0 <_Bfree>
 801874a:	2f00      	cmp	r7, #0
 801874c:	f43f aeb4 	beq.w	80184b8 <_dtoa_r+0x6d8>
 8018750:	f1b8 0f00 	cmp.w	r8, #0
 8018754:	d005      	beq.n	8018762 <_dtoa_r+0x982>
 8018756:	45b8      	cmp	r8, r7
 8018758:	d003      	beq.n	8018762 <_dtoa_r+0x982>
 801875a:	4641      	mov	r1, r8
 801875c:	4620      	mov	r0, r4
 801875e:	f000 fe47 	bl	80193f0 <_Bfree>
 8018762:	4639      	mov	r1, r7
 8018764:	4620      	mov	r0, r4
 8018766:	f000 fe43 	bl	80193f0 <_Bfree>
 801876a:	e6a5      	b.n	80184b8 <_dtoa_r+0x6d8>
 801876c:	2600      	movs	r6, #0
 801876e:	4637      	mov	r7, r6
 8018770:	e7e1      	b.n	8018736 <_dtoa_r+0x956>
 8018772:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 8018774:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8018778:	4637      	mov	r7, r6
 801877a:	e599      	b.n	80182b0 <_dtoa_r+0x4d0>
 801877c:	9b08      	ldr	r3, [sp, #32]
 801877e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 8018782:	2b00      	cmp	r3, #0
 8018784:	f000 80fd 	beq.w	8018982 <_dtoa_r+0xba2>
 8018788:	2d00      	cmp	r5, #0
 801878a:	dd05      	ble.n	8018798 <_dtoa_r+0x9b8>
 801878c:	4639      	mov	r1, r7
 801878e:	462a      	mov	r2, r5
 8018790:	4620      	mov	r0, r4
 8018792:	f001 f849 	bl	8019828 <__lshift>
 8018796:	4607      	mov	r7, r0
 8018798:	9b06      	ldr	r3, [sp, #24]
 801879a:	2b00      	cmp	r3, #0
 801879c:	d05c      	beq.n	8018858 <_dtoa_r+0xa78>
 801879e:	6879      	ldr	r1, [r7, #4]
 80187a0:	4620      	mov	r0, r4
 80187a2:	f000 fde5 	bl	8019370 <_Balloc>
 80187a6:	4605      	mov	r5, r0
 80187a8:	b928      	cbnz	r0, 80187b6 <_dtoa_r+0x9d6>
 80187aa:	4b80      	ldr	r3, [pc, #512]	; (80189ac <_dtoa_r+0xbcc>)
 80187ac:	4602      	mov	r2, r0
 80187ae:	f240 21ea 	movw	r1, #746	; 0x2ea
 80187b2:	f7ff bb2e 	b.w	8017e12 <_dtoa_r+0x32>
 80187b6:	693a      	ldr	r2, [r7, #16]
 80187b8:	3202      	adds	r2, #2
 80187ba:	0092      	lsls	r2, r2, #2
 80187bc:	f107 010c 	add.w	r1, r7, #12
 80187c0:	300c      	adds	r0, #12
 80187c2:	f7fd f8bb 	bl	801593c <memcpy>
 80187c6:	2201      	movs	r2, #1
 80187c8:	4629      	mov	r1, r5
 80187ca:	4620      	mov	r0, r4
 80187cc:	f001 f82c 	bl	8019828 <__lshift>
 80187d0:	9b00      	ldr	r3, [sp, #0]
 80187d2:	3301      	adds	r3, #1
 80187d4:	9301      	str	r3, [sp, #4]
 80187d6:	9b00      	ldr	r3, [sp, #0]
 80187d8:	444b      	add	r3, r9
 80187da:	9307      	str	r3, [sp, #28]
 80187dc:	9b02      	ldr	r3, [sp, #8]
 80187de:	f003 0301 	and.w	r3, r3, #1
 80187e2:	46b8      	mov	r8, r7
 80187e4:	9306      	str	r3, [sp, #24]
 80187e6:	4607      	mov	r7, r0
 80187e8:	9b01      	ldr	r3, [sp, #4]
 80187ea:	4631      	mov	r1, r6
 80187ec:	3b01      	subs	r3, #1
 80187ee:	4658      	mov	r0, fp
 80187f0:	9302      	str	r3, [sp, #8]
 80187f2:	f7ff fa69 	bl	8017cc8 <quorem>
 80187f6:	4603      	mov	r3, r0
 80187f8:	3330      	adds	r3, #48	; 0x30
 80187fa:	9004      	str	r0, [sp, #16]
 80187fc:	4641      	mov	r1, r8
 80187fe:	4658      	mov	r0, fp
 8018800:	9308      	str	r3, [sp, #32]
 8018802:	f001 f87d 	bl	8019900 <__mcmp>
 8018806:	463a      	mov	r2, r7
 8018808:	4681      	mov	r9, r0
 801880a:	4631      	mov	r1, r6
 801880c:	4620      	mov	r0, r4
 801880e:	f001 f893 	bl	8019938 <__mdiff>
 8018812:	68c2      	ldr	r2, [r0, #12]
 8018814:	9b08      	ldr	r3, [sp, #32]
 8018816:	4605      	mov	r5, r0
 8018818:	bb02      	cbnz	r2, 801885c <_dtoa_r+0xa7c>
 801881a:	4601      	mov	r1, r0
 801881c:	4658      	mov	r0, fp
 801881e:	f001 f86f 	bl	8019900 <__mcmp>
 8018822:	9b08      	ldr	r3, [sp, #32]
 8018824:	4602      	mov	r2, r0
 8018826:	4629      	mov	r1, r5
 8018828:	4620      	mov	r0, r4
 801882a:	e9cd 3208 	strd	r3, r2, [sp, #32]
 801882e:	f000 fddf 	bl	80193f0 <_Bfree>
 8018832:	9b05      	ldr	r3, [sp, #20]
 8018834:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8018836:	9d01      	ldr	r5, [sp, #4]
 8018838:	ea43 0102 	orr.w	r1, r3, r2
 801883c:	9b06      	ldr	r3, [sp, #24]
 801883e:	430b      	orrs	r3, r1
 8018840:	9b08      	ldr	r3, [sp, #32]
 8018842:	d10d      	bne.n	8018860 <_dtoa_r+0xa80>
 8018844:	2b39      	cmp	r3, #57	; 0x39
 8018846:	d029      	beq.n	801889c <_dtoa_r+0xabc>
 8018848:	f1b9 0f00 	cmp.w	r9, #0
 801884c:	dd01      	ble.n	8018852 <_dtoa_r+0xa72>
 801884e:	9b04      	ldr	r3, [sp, #16]
 8018850:	3331      	adds	r3, #49	; 0x31
 8018852:	9a02      	ldr	r2, [sp, #8]
 8018854:	7013      	strb	r3, [r2, #0]
 8018856:	e774      	b.n	8018742 <_dtoa_r+0x962>
 8018858:	4638      	mov	r0, r7
 801885a:	e7b9      	b.n	80187d0 <_dtoa_r+0x9f0>
 801885c:	2201      	movs	r2, #1
 801885e:	e7e2      	b.n	8018826 <_dtoa_r+0xa46>
 8018860:	f1b9 0f00 	cmp.w	r9, #0
 8018864:	db06      	blt.n	8018874 <_dtoa_r+0xa94>
 8018866:	9905      	ldr	r1, [sp, #20]
 8018868:	ea41 0909 	orr.w	r9, r1, r9
 801886c:	9906      	ldr	r1, [sp, #24]
 801886e:	ea59 0101 	orrs.w	r1, r9, r1
 8018872:	d120      	bne.n	80188b6 <_dtoa_r+0xad6>
 8018874:	2a00      	cmp	r2, #0
 8018876:	ddec      	ble.n	8018852 <_dtoa_r+0xa72>
 8018878:	4659      	mov	r1, fp
 801887a:	2201      	movs	r2, #1
 801887c:	4620      	mov	r0, r4
 801887e:	9301      	str	r3, [sp, #4]
 8018880:	f000 ffd2 	bl	8019828 <__lshift>
 8018884:	4631      	mov	r1, r6
 8018886:	4683      	mov	fp, r0
 8018888:	f001 f83a 	bl	8019900 <__mcmp>
 801888c:	2800      	cmp	r0, #0
 801888e:	9b01      	ldr	r3, [sp, #4]
 8018890:	dc02      	bgt.n	8018898 <_dtoa_r+0xab8>
 8018892:	d1de      	bne.n	8018852 <_dtoa_r+0xa72>
 8018894:	07da      	lsls	r2, r3, #31
 8018896:	d5dc      	bpl.n	8018852 <_dtoa_r+0xa72>
 8018898:	2b39      	cmp	r3, #57	; 0x39
 801889a:	d1d8      	bne.n	801884e <_dtoa_r+0xa6e>
 801889c:	9a02      	ldr	r2, [sp, #8]
 801889e:	2339      	movs	r3, #57	; 0x39
 80188a0:	7013      	strb	r3, [r2, #0]
 80188a2:	462b      	mov	r3, r5
 80188a4:	461d      	mov	r5, r3
 80188a6:	3b01      	subs	r3, #1
 80188a8:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80188ac:	2a39      	cmp	r2, #57	; 0x39
 80188ae:	d050      	beq.n	8018952 <_dtoa_r+0xb72>
 80188b0:	3201      	adds	r2, #1
 80188b2:	701a      	strb	r2, [r3, #0]
 80188b4:	e745      	b.n	8018742 <_dtoa_r+0x962>
 80188b6:	2a00      	cmp	r2, #0
 80188b8:	dd03      	ble.n	80188c2 <_dtoa_r+0xae2>
 80188ba:	2b39      	cmp	r3, #57	; 0x39
 80188bc:	d0ee      	beq.n	801889c <_dtoa_r+0xabc>
 80188be:	3301      	adds	r3, #1
 80188c0:	e7c7      	b.n	8018852 <_dtoa_r+0xa72>
 80188c2:	9a01      	ldr	r2, [sp, #4]
 80188c4:	9907      	ldr	r1, [sp, #28]
 80188c6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80188ca:	428a      	cmp	r2, r1
 80188cc:	d02a      	beq.n	8018924 <_dtoa_r+0xb44>
 80188ce:	4659      	mov	r1, fp
 80188d0:	2300      	movs	r3, #0
 80188d2:	220a      	movs	r2, #10
 80188d4:	4620      	mov	r0, r4
 80188d6:	f000 fdad 	bl	8019434 <__multadd>
 80188da:	45b8      	cmp	r8, r7
 80188dc:	4683      	mov	fp, r0
 80188de:	f04f 0300 	mov.w	r3, #0
 80188e2:	f04f 020a 	mov.w	r2, #10
 80188e6:	4641      	mov	r1, r8
 80188e8:	4620      	mov	r0, r4
 80188ea:	d107      	bne.n	80188fc <_dtoa_r+0xb1c>
 80188ec:	f000 fda2 	bl	8019434 <__multadd>
 80188f0:	4680      	mov	r8, r0
 80188f2:	4607      	mov	r7, r0
 80188f4:	9b01      	ldr	r3, [sp, #4]
 80188f6:	3301      	adds	r3, #1
 80188f8:	9301      	str	r3, [sp, #4]
 80188fa:	e775      	b.n	80187e8 <_dtoa_r+0xa08>
 80188fc:	f000 fd9a 	bl	8019434 <__multadd>
 8018900:	4639      	mov	r1, r7
 8018902:	4680      	mov	r8, r0
 8018904:	2300      	movs	r3, #0
 8018906:	220a      	movs	r2, #10
 8018908:	4620      	mov	r0, r4
 801890a:	f000 fd93 	bl	8019434 <__multadd>
 801890e:	4607      	mov	r7, r0
 8018910:	e7f0      	b.n	80188f4 <_dtoa_r+0xb14>
 8018912:	f1b9 0f00 	cmp.w	r9, #0
 8018916:	9a00      	ldr	r2, [sp, #0]
 8018918:	bfcc      	ite	gt
 801891a:	464d      	movgt	r5, r9
 801891c:	2501      	movle	r5, #1
 801891e:	4415      	add	r5, r2
 8018920:	f04f 0800 	mov.w	r8, #0
 8018924:	4659      	mov	r1, fp
 8018926:	2201      	movs	r2, #1
 8018928:	4620      	mov	r0, r4
 801892a:	9301      	str	r3, [sp, #4]
 801892c:	f000 ff7c 	bl	8019828 <__lshift>
 8018930:	4631      	mov	r1, r6
 8018932:	4683      	mov	fp, r0
 8018934:	f000 ffe4 	bl	8019900 <__mcmp>
 8018938:	2800      	cmp	r0, #0
 801893a:	dcb2      	bgt.n	80188a2 <_dtoa_r+0xac2>
 801893c:	d102      	bne.n	8018944 <_dtoa_r+0xb64>
 801893e:	9b01      	ldr	r3, [sp, #4]
 8018940:	07db      	lsls	r3, r3, #31
 8018942:	d4ae      	bmi.n	80188a2 <_dtoa_r+0xac2>
 8018944:	462b      	mov	r3, r5
 8018946:	461d      	mov	r5, r3
 8018948:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801894c:	2a30      	cmp	r2, #48	; 0x30
 801894e:	d0fa      	beq.n	8018946 <_dtoa_r+0xb66>
 8018950:	e6f7      	b.n	8018742 <_dtoa_r+0x962>
 8018952:	9a00      	ldr	r2, [sp, #0]
 8018954:	429a      	cmp	r2, r3
 8018956:	d1a5      	bne.n	80188a4 <_dtoa_r+0xac4>
 8018958:	f10a 0a01 	add.w	sl, sl, #1
 801895c:	2331      	movs	r3, #49	; 0x31
 801895e:	e779      	b.n	8018854 <_dtoa_r+0xa74>
 8018960:	4b13      	ldr	r3, [pc, #76]	; (80189b0 <_dtoa_r+0xbd0>)
 8018962:	f7ff baaf 	b.w	8017ec4 <_dtoa_r+0xe4>
 8018966:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8018968:	2b00      	cmp	r3, #0
 801896a:	f47f aa86 	bne.w	8017e7a <_dtoa_r+0x9a>
 801896e:	4b11      	ldr	r3, [pc, #68]	; (80189b4 <_dtoa_r+0xbd4>)
 8018970:	f7ff baa8 	b.w	8017ec4 <_dtoa_r+0xe4>
 8018974:	f1b9 0f00 	cmp.w	r9, #0
 8018978:	dc03      	bgt.n	8018982 <_dtoa_r+0xba2>
 801897a:	9b05      	ldr	r3, [sp, #20]
 801897c:	2b02      	cmp	r3, #2
 801897e:	f73f aec9 	bgt.w	8018714 <_dtoa_r+0x934>
 8018982:	9d00      	ldr	r5, [sp, #0]
 8018984:	4631      	mov	r1, r6
 8018986:	4658      	mov	r0, fp
 8018988:	f7ff f99e 	bl	8017cc8 <quorem>
 801898c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8018990:	f805 3b01 	strb.w	r3, [r5], #1
 8018994:	9a00      	ldr	r2, [sp, #0]
 8018996:	1aaa      	subs	r2, r5, r2
 8018998:	4591      	cmp	r9, r2
 801899a:	ddba      	ble.n	8018912 <_dtoa_r+0xb32>
 801899c:	4659      	mov	r1, fp
 801899e:	2300      	movs	r3, #0
 80189a0:	220a      	movs	r2, #10
 80189a2:	4620      	mov	r0, r4
 80189a4:	f000 fd46 	bl	8019434 <__multadd>
 80189a8:	4683      	mov	fp, r0
 80189aa:	e7eb      	b.n	8018984 <_dtoa_r+0xba4>
 80189ac:	0801cc6f 	.word	0x0801cc6f
 80189b0:	0801ce71 	.word	0x0801ce71
 80189b4:	0801cbec 	.word	0x0801cbec

080189b8 <__sflush_r>:
 80189b8:	898a      	ldrh	r2, [r1, #12]
 80189ba:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80189be:	4605      	mov	r5, r0
 80189c0:	0710      	lsls	r0, r2, #28
 80189c2:	460c      	mov	r4, r1
 80189c4:	d458      	bmi.n	8018a78 <__sflush_r+0xc0>
 80189c6:	684b      	ldr	r3, [r1, #4]
 80189c8:	2b00      	cmp	r3, #0
 80189ca:	dc05      	bgt.n	80189d8 <__sflush_r+0x20>
 80189cc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 80189ce:	2b00      	cmp	r3, #0
 80189d0:	dc02      	bgt.n	80189d8 <__sflush_r+0x20>
 80189d2:	2000      	movs	r0, #0
 80189d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80189d8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80189da:	2e00      	cmp	r6, #0
 80189dc:	d0f9      	beq.n	80189d2 <__sflush_r+0x1a>
 80189de:	2300      	movs	r3, #0
 80189e0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80189e4:	682f      	ldr	r7, [r5, #0]
 80189e6:	602b      	str	r3, [r5, #0]
 80189e8:	d032      	beq.n	8018a50 <__sflush_r+0x98>
 80189ea:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80189ec:	89a3      	ldrh	r3, [r4, #12]
 80189ee:	075a      	lsls	r2, r3, #29
 80189f0:	d505      	bpl.n	80189fe <__sflush_r+0x46>
 80189f2:	6863      	ldr	r3, [r4, #4]
 80189f4:	1ac0      	subs	r0, r0, r3
 80189f6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80189f8:	b10b      	cbz	r3, 80189fe <__sflush_r+0x46>
 80189fa:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80189fc:	1ac0      	subs	r0, r0, r3
 80189fe:	2300      	movs	r3, #0
 8018a00:	4602      	mov	r2, r0
 8018a02:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8018a04:	6a21      	ldr	r1, [r4, #32]
 8018a06:	4628      	mov	r0, r5
 8018a08:	47b0      	blx	r6
 8018a0a:	1c43      	adds	r3, r0, #1
 8018a0c:	89a3      	ldrh	r3, [r4, #12]
 8018a0e:	d106      	bne.n	8018a1e <__sflush_r+0x66>
 8018a10:	6829      	ldr	r1, [r5, #0]
 8018a12:	291d      	cmp	r1, #29
 8018a14:	d82c      	bhi.n	8018a70 <__sflush_r+0xb8>
 8018a16:	4a2a      	ldr	r2, [pc, #168]	; (8018ac0 <__sflush_r+0x108>)
 8018a18:	40ca      	lsrs	r2, r1
 8018a1a:	07d6      	lsls	r6, r2, #31
 8018a1c:	d528      	bpl.n	8018a70 <__sflush_r+0xb8>
 8018a1e:	2200      	movs	r2, #0
 8018a20:	6062      	str	r2, [r4, #4]
 8018a22:	04d9      	lsls	r1, r3, #19
 8018a24:	6922      	ldr	r2, [r4, #16]
 8018a26:	6022      	str	r2, [r4, #0]
 8018a28:	d504      	bpl.n	8018a34 <__sflush_r+0x7c>
 8018a2a:	1c42      	adds	r2, r0, #1
 8018a2c:	d101      	bne.n	8018a32 <__sflush_r+0x7a>
 8018a2e:	682b      	ldr	r3, [r5, #0]
 8018a30:	b903      	cbnz	r3, 8018a34 <__sflush_r+0x7c>
 8018a32:	6560      	str	r0, [r4, #84]	; 0x54
 8018a34:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8018a36:	602f      	str	r7, [r5, #0]
 8018a38:	2900      	cmp	r1, #0
 8018a3a:	d0ca      	beq.n	80189d2 <__sflush_r+0x1a>
 8018a3c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8018a40:	4299      	cmp	r1, r3
 8018a42:	d002      	beq.n	8018a4a <__sflush_r+0x92>
 8018a44:	4628      	mov	r0, r5
 8018a46:	f7fc ffa9 	bl	801599c <_free_r>
 8018a4a:	2000      	movs	r0, #0
 8018a4c:	6360      	str	r0, [r4, #52]	; 0x34
 8018a4e:	e7c1      	b.n	80189d4 <__sflush_r+0x1c>
 8018a50:	6a21      	ldr	r1, [r4, #32]
 8018a52:	2301      	movs	r3, #1
 8018a54:	4628      	mov	r0, r5
 8018a56:	47b0      	blx	r6
 8018a58:	1c41      	adds	r1, r0, #1
 8018a5a:	d1c7      	bne.n	80189ec <__sflush_r+0x34>
 8018a5c:	682b      	ldr	r3, [r5, #0]
 8018a5e:	2b00      	cmp	r3, #0
 8018a60:	d0c4      	beq.n	80189ec <__sflush_r+0x34>
 8018a62:	2b1d      	cmp	r3, #29
 8018a64:	d001      	beq.n	8018a6a <__sflush_r+0xb2>
 8018a66:	2b16      	cmp	r3, #22
 8018a68:	d101      	bne.n	8018a6e <__sflush_r+0xb6>
 8018a6a:	602f      	str	r7, [r5, #0]
 8018a6c:	e7b1      	b.n	80189d2 <__sflush_r+0x1a>
 8018a6e:	89a3      	ldrh	r3, [r4, #12]
 8018a70:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018a74:	81a3      	strh	r3, [r4, #12]
 8018a76:	e7ad      	b.n	80189d4 <__sflush_r+0x1c>
 8018a78:	690f      	ldr	r7, [r1, #16]
 8018a7a:	2f00      	cmp	r7, #0
 8018a7c:	d0a9      	beq.n	80189d2 <__sflush_r+0x1a>
 8018a7e:	0793      	lsls	r3, r2, #30
 8018a80:	680e      	ldr	r6, [r1, #0]
 8018a82:	bf08      	it	eq
 8018a84:	694b      	ldreq	r3, [r1, #20]
 8018a86:	600f      	str	r7, [r1, #0]
 8018a88:	bf18      	it	ne
 8018a8a:	2300      	movne	r3, #0
 8018a8c:	eba6 0807 	sub.w	r8, r6, r7
 8018a90:	608b      	str	r3, [r1, #8]
 8018a92:	f1b8 0f00 	cmp.w	r8, #0
 8018a96:	dd9c      	ble.n	80189d2 <__sflush_r+0x1a>
 8018a98:	6a21      	ldr	r1, [r4, #32]
 8018a9a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8018a9c:	4643      	mov	r3, r8
 8018a9e:	463a      	mov	r2, r7
 8018aa0:	4628      	mov	r0, r5
 8018aa2:	47b0      	blx	r6
 8018aa4:	2800      	cmp	r0, #0
 8018aa6:	dc06      	bgt.n	8018ab6 <__sflush_r+0xfe>
 8018aa8:	89a3      	ldrh	r3, [r4, #12]
 8018aaa:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8018aae:	81a3      	strh	r3, [r4, #12]
 8018ab0:	f04f 30ff 	mov.w	r0, #4294967295
 8018ab4:	e78e      	b.n	80189d4 <__sflush_r+0x1c>
 8018ab6:	4407      	add	r7, r0
 8018ab8:	eba8 0800 	sub.w	r8, r8, r0
 8018abc:	e7e9      	b.n	8018a92 <__sflush_r+0xda>
 8018abe:	bf00      	nop
 8018ac0:	20400001 	.word	0x20400001

08018ac4 <_fflush_r>:
 8018ac4:	b538      	push	{r3, r4, r5, lr}
 8018ac6:	690b      	ldr	r3, [r1, #16]
 8018ac8:	4605      	mov	r5, r0
 8018aca:	460c      	mov	r4, r1
 8018acc:	b913      	cbnz	r3, 8018ad4 <_fflush_r+0x10>
 8018ace:	2500      	movs	r5, #0
 8018ad0:	4628      	mov	r0, r5
 8018ad2:	bd38      	pop	{r3, r4, r5, pc}
 8018ad4:	b118      	cbz	r0, 8018ade <_fflush_r+0x1a>
 8018ad6:	6983      	ldr	r3, [r0, #24]
 8018ad8:	b90b      	cbnz	r3, 8018ade <_fflush_r+0x1a>
 8018ada:	f7fc fe61 	bl	80157a0 <__sinit>
 8018ade:	4b14      	ldr	r3, [pc, #80]	; (8018b30 <_fflush_r+0x6c>)
 8018ae0:	429c      	cmp	r4, r3
 8018ae2:	d11b      	bne.n	8018b1c <_fflush_r+0x58>
 8018ae4:	686c      	ldr	r4, [r5, #4]
 8018ae6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8018aea:	2b00      	cmp	r3, #0
 8018aec:	d0ef      	beq.n	8018ace <_fflush_r+0xa>
 8018aee:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8018af0:	07d0      	lsls	r0, r2, #31
 8018af2:	d404      	bmi.n	8018afe <_fflush_r+0x3a>
 8018af4:	0599      	lsls	r1, r3, #22
 8018af6:	d402      	bmi.n	8018afe <_fflush_r+0x3a>
 8018af8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018afa:	f7fc ff14 	bl	8015926 <__retarget_lock_acquire_recursive>
 8018afe:	4628      	mov	r0, r5
 8018b00:	4621      	mov	r1, r4
 8018b02:	f7ff ff59 	bl	80189b8 <__sflush_r>
 8018b06:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8018b08:	07da      	lsls	r2, r3, #31
 8018b0a:	4605      	mov	r5, r0
 8018b0c:	d4e0      	bmi.n	8018ad0 <_fflush_r+0xc>
 8018b0e:	89a3      	ldrh	r3, [r4, #12]
 8018b10:	059b      	lsls	r3, r3, #22
 8018b12:	d4dd      	bmi.n	8018ad0 <_fflush_r+0xc>
 8018b14:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8018b16:	f7fc ff07 	bl	8015928 <__retarget_lock_release_recursive>
 8018b1a:	e7d9      	b.n	8018ad0 <_fflush_r+0xc>
 8018b1c:	4b05      	ldr	r3, [pc, #20]	; (8018b34 <_fflush_r+0x70>)
 8018b1e:	429c      	cmp	r4, r3
 8018b20:	d101      	bne.n	8018b26 <_fflush_r+0x62>
 8018b22:	68ac      	ldr	r4, [r5, #8]
 8018b24:	e7df      	b.n	8018ae6 <_fflush_r+0x22>
 8018b26:	4b04      	ldr	r3, [pc, #16]	; (8018b38 <_fflush_r+0x74>)
 8018b28:	429c      	cmp	r4, r3
 8018b2a:	bf08      	it	eq
 8018b2c:	68ec      	ldreq	r4, [r5, #12]
 8018b2e:	e7da      	b.n	8018ae6 <_fflush_r+0x22>
 8018b30:	0801cae4 	.word	0x0801cae4
 8018b34:	0801cb04 	.word	0x0801cb04
 8018b38:	0801cac4 	.word	0x0801cac4

08018b3c <fiprintf>:
 8018b3c:	b40e      	push	{r1, r2, r3}
 8018b3e:	b503      	push	{r0, r1, lr}
 8018b40:	4601      	mov	r1, r0
 8018b42:	ab03      	add	r3, sp, #12
 8018b44:	4805      	ldr	r0, [pc, #20]	; (8018b5c <fiprintf+0x20>)
 8018b46:	f853 2b04 	ldr.w	r2, [r3], #4
 8018b4a:	6800      	ldr	r0, [r0, #0]
 8018b4c:	9301      	str	r3, [sp, #4]
 8018b4e:	f001 fc57 	bl	801a400 <_vfiprintf_r>
 8018b52:	b002      	add	sp, #8
 8018b54:	f85d eb04 	ldr.w	lr, [sp], #4
 8018b58:	b003      	add	sp, #12
 8018b5a:	4770      	bx	lr
 8018b5c:	20000090 	.word	0x20000090

08018b60 <rshift>:
 8018b60:	6903      	ldr	r3, [r0, #16]
 8018b62:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8018b66:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8018b6a:	ea4f 1261 	mov.w	r2, r1, asr #5
 8018b6e:	f100 0414 	add.w	r4, r0, #20
 8018b72:	dd45      	ble.n	8018c00 <rshift+0xa0>
 8018b74:	f011 011f 	ands.w	r1, r1, #31
 8018b78:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8018b7c:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8018b80:	d10c      	bne.n	8018b9c <rshift+0x3c>
 8018b82:	f100 0710 	add.w	r7, r0, #16
 8018b86:	4629      	mov	r1, r5
 8018b88:	42b1      	cmp	r1, r6
 8018b8a:	d334      	bcc.n	8018bf6 <rshift+0x96>
 8018b8c:	1a9b      	subs	r3, r3, r2
 8018b8e:	009b      	lsls	r3, r3, #2
 8018b90:	1eea      	subs	r2, r5, #3
 8018b92:	4296      	cmp	r6, r2
 8018b94:	bf38      	it	cc
 8018b96:	2300      	movcc	r3, #0
 8018b98:	4423      	add	r3, r4
 8018b9a:	e015      	b.n	8018bc8 <rshift+0x68>
 8018b9c:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8018ba0:	f1c1 0820 	rsb	r8, r1, #32
 8018ba4:	40cf      	lsrs	r7, r1
 8018ba6:	f105 0e04 	add.w	lr, r5, #4
 8018baa:	46a1      	mov	r9, r4
 8018bac:	4576      	cmp	r6, lr
 8018bae:	46f4      	mov	ip, lr
 8018bb0:	d815      	bhi.n	8018bde <rshift+0x7e>
 8018bb2:	1a9b      	subs	r3, r3, r2
 8018bb4:	009a      	lsls	r2, r3, #2
 8018bb6:	3a04      	subs	r2, #4
 8018bb8:	3501      	adds	r5, #1
 8018bba:	42ae      	cmp	r6, r5
 8018bbc:	bf38      	it	cc
 8018bbe:	2200      	movcc	r2, #0
 8018bc0:	18a3      	adds	r3, r4, r2
 8018bc2:	50a7      	str	r7, [r4, r2]
 8018bc4:	b107      	cbz	r7, 8018bc8 <rshift+0x68>
 8018bc6:	3304      	adds	r3, #4
 8018bc8:	1b1a      	subs	r2, r3, r4
 8018bca:	42a3      	cmp	r3, r4
 8018bcc:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8018bd0:	bf08      	it	eq
 8018bd2:	2300      	moveq	r3, #0
 8018bd4:	6102      	str	r2, [r0, #16]
 8018bd6:	bf08      	it	eq
 8018bd8:	6143      	streq	r3, [r0, #20]
 8018bda:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8018bde:	f8dc c000 	ldr.w	ip, [ip]
 8018be2:	fa0c fc08 	lsl.w	ip, ip, r8
 8018be6:	ea4c 0707 	orr.w	r7, ip, r7
 8018bea:	f849 7b04 	str.w	r7, [r9], #4
 8018bee:	f85e 7b04 	ldr.w	r7, [lr], #4
 8018bf2:	40cf      	lsrs	r7, r1
 8018bf4:	e7da      	b.n	8018bac <rshift+0x4c>
 8018bf6:	f851 cb04 	ldr.w	ip, [r1], #4
 8018bfa:	f847 cf04 	str.w	ip, [r7, #4]!
 8018bfe:	e7c3      	b.n	8018b88 <rshift+0x28>
 8018c00:	4623      	mov	r3, r4
 8018c02:	e7e1      	b.n	8018bc8 <rshift+0x68>

08018c04 <__hexdig_fun>:
 8018c04:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8018c08:	2b09      	cmp	r3, #9
 8018c0a:	d802      	bhi.n	8018c12 <__hexdig_fun+0xe>
 8018c0c:	3820      	subs	r0, #32
 8018c0e:	b2c0      	uxtb	r0, r0
 8018c10:	4770      	bx	lr
 8018c12:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8018c16:	2b05      	cmp	r3, #5
 8018c18:	d801      	bhi.n	8018c1e <__hexdig_fun+0x1a>
 8018c1a:	3847      	subs	r0, #71	; 0x47
 8018c1c:	e7f7      	b.n	8018c0e <__hexdig_fun+0xa>
 8018c1e:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8018c22:	2b05      	cmp	r3, #5
 8018c24:	d801      	bhi.n	8018c2a <__hexdig_fun+0x26>
 8018c26:	3827      	subs	r0, #39	; 0x27
 8018c28:	e7f1      	b.n	8018c0e <__hexdig_fun+0xa>
 8018c2a:	2000      	movs	r0, #0
 8018c2c:	4770      	bx	lr
	...

08018c30 <__gethex>:
 8018c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8018c34:	ed2d 8b02 	vpush	{d8}
 8018c38:	b089      	sub	sp, #36	; 0x24
 8018c3a:	ee08 0a10 	vmov	s16, r0
 8018c3e:	9304      	str	r3, [sp, #16]
 8018c40:	4bbc      	ldr	r3, [pc, #752]	; (8018f34 <__gethex+0x304>)
 8018c42:	681b      	ldr	r3, [r3, #0]
 8018c44:	9301      	str	r3, [sp, #4]
 8018c46:	4618      	mov	r0, r3
 8018c48:	468b      	mov	fp, r1
 8018c4a:	4690      	mov	r8, r2
 8018c4c:	f7e7 fada 	bl	8000204 <strlen>
 8018c50:	9b01      	ldr	r3, [sp, #4]
 8018c52:	f8db 2000 	ldr.w	r2, [fp]
 8018c56:	4403      	add	r3, r0
 8018c58:	4682      	mov	sl, r0
 8018c5a:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8018c5e:	9305      	str	r3, [sp, #20]
 8018c60:	1c93      	adds	r3, r2, #2
 8018c62:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8018c66:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8018c6a:	32fe      	adds	r2, #254	; 0xfe
 8018c6c:	18d1      	adds	r1, r2, r3
 8018c6e:	461f      	mov	r7, r3
 8018c70:	f813 0b01 	ldrb.w	r0, [r3], #1
 8018c74:	9100      	str	r1, [sp, #0]
 8018c76:	2830      	cmp	r0, #48	; 0x30
 8018c78:	d0f8      	beq.n	8018c6c <__gethex+0x3c>
 8018c7a:	f7ff ffc3 	bl	8018c04 <__hexdig_fun>
 8018c7e:	4604      	mov	r4, r0
 8018c80:	2800      	cmp	r0, #0
 8018c82:	d13a      	bne.n	8018cfa <__gethex+0xca>
 8018c84:	9901      	ldr	r1, [sp, #4]
 8018c86:	4652      	mov	r2, sl
 8018c88:	4638      	mov	r0, r7
 8018c8a:	f7fd ff96 	bl	8016bba <strncmp>
 8018c8e:	4605      	mov	r5, r0
 8018c90:	2800      	cmp	r0, #0
 8018c92:	d168      	bne.n	8018d66 <__gethex+0x136>
 8018c94:	f817 000a 	ldrb.w	r0, [r7, sl]
 8018c98:	eb07 060a 	add.w	r6, r7, sl
 8018c9c:	f7ff ffb2 	bl	8018c04 <__hexdig_fun>
 8018ca0:	2800      	cmp	r0, #0
 8018ca2:	d062      	beq.n	8018d6a <__gethex+0x13a>
 8018ca4:	4633      	mov	r3, r6
 8018ca6:	7818      	ldrb	r0, [r3, #0]
 8018ca8:	2830      	cmp	r0, #48	; 0x30
 8018caa:	461f      	mov	r7, r3
 8018cac:	f103 0301 	add.w	r3, r3, #1
 8018cb0:	d0f9      	beq.n	8018ca6 <__gethex+0x76>
 8018cb2:	f7ff ffa7 	bl	8018c04 <__hexdig_fun>
 8018cb6:	2301      	movs	r3, #1
 8018cb8:	fab0 f480 	clz	r4, r0
 8018cbc:	0964      	lsrs	r4, r4, #5
 8018cbe:	4635      	mov	r5, r6
 8018cc0:	9300      	str	r3, [sp, #0]
 8018cc2:	463a      	mov	r2, r7
 8018cc4:	4616      	mov	r6, r2
 8018cc6:	3201      	adds	r2, #1
 8018cc8:	7830      	ldrb	r0, [r6, #0]
 8018cca:	f7ff ff9b 	bl	8018c04 <__hexdig_fun>
 8018cce:	2800      	cmp	r0, #0
 8018cd0:	d1f8      	bne.n	8018cc4 <__gethex+0x94>
 8018cd2:	9901      	ldr	r1, [sp, #4]
 8018cd4:	4652      	mov	r2, sl
 8018cd6:	4630      	mov	r0, r6
 8018cd8:	f7fd ff6f 	bl	8016bba <strncmp>
 8018cdc:	b980      	cbnz	r0, 8018d00 <__gethex+0xd0>
 8018cde:	b94d      	cbnz	r5, 8018cf4 <__gethex+0xc4>
 8018ce0:	eb06 050a 	add.w	r5, r6, sl
 8018ce4:	462a      	mov	r2, r5
 8018ce6:	4616      	mov	r6, r2
 8018ce8:	3201      	adds	r2, #1
 8018cea:	7830      	ldrb	r0, [r6, #0]
 8018cec:	f7ff ff8a 	bl	8018c04 <__hexdig_fun>
 8018cf0:	2800      	cmp	r0, #0
 8018cf2:	d1f8      	bne.n	8018ce6 <__gethex+0xb6>
 8018cf4:	1bad      	subs	r5, r5, r6
 8018cf6:	00ad      	lsls	r5, r5, #2
 8018cf8:	e004      	b.n	8018d04 <__gethex+0xd4>
 8018cfa:	2400      	movs	r4, #0
 8018cfc:	4625      	mov	r5, r4
 8018cfe:	e7e0      	b.n	8018cc2 <__gethex+0x92>
 8018d00:	2d00      	cmp	r5, #0
 8018d02:	d1f7      	bne.n	8018cf4 <__gethex+0xc4>
 8018d04:	7833      	ldrb	r3, [r6, #0]
 8018d06:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8018d0a:	2b50      	cmp	r3, #80	; 0x50
 8018d0c:	d13b      	bne.n	8018d86 <__gethex+0x156>
 8018d0e:	7873      	ldrb	r3, [r6, #1]
 8018d10:	2b2b      	cmp	r3, #43	; 0x2b
 8018d12:	d02c      	beq.n	8018d6e <__gethex+0x13e>
 8018d14:	2b2d      	cmp	r3, #45	; 0x2d
 8018d16:	d02e      	beq.n	8018d76 <__gethex+0x146>
 8018d18:	1c71      	adds	r1, r6, #1
 8018d1a:	f04f 0900 	mov.w	r9, #0
 8018d1e:	7808      	ldrb	r0, [r1, #0]
 8018d20:	f7ff ff70 	bl	8018c04 <__hexdig_fun>
 8018d24:	1e43      	subs	r3, r0, #1
 8018d26:	b2db      	uxtb	r3, r3
 8018d28:	2b18      	cmp	r3, #24
 8018d2a:	d82c      	bhi.n	8018d86 <__gethex+0x156>
 8018d2c:	f1a0 0210 	sub.w	r2, r0, #16
 8018d30:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8018d34:	f7ff ff66 	bl	8018c04 <__hexdig_fun>
 8018d38:	1e43      	subs	r3, r0, #1
 8018d3a:	b2db      	uxtb	r3, r3
 8018d3c:	2b18      	cmp	r3, #24
 8018d3e:	d91d      	bls.n	8018d7c <__gethex+0x14c>
 8018d40:	f1b9 0f00 	cmp.w	r9, #0
 8018d44:	d000      	beq.n	8018d48 <__gethex+0x118>
 8018d46:	4252      	negs	r2, r2
 8018d48:	4415      	add	r5, r2
 8018d4a:	f8cb 1000 	str.w	r1, [fp]
 8018d4e:	b1e4      	cbz	r4, 8018d8a <__gethex+0x15a>
 8018d50:	9b00      	ldr	r3, [sp, #0]
 8018d52:	2b00      	cmp	r3, #0
 8018d54:	bf14      	ite	ne
 8018d56:	2700      	movne	r7, #0
 8018d58:	2706      	moveq	r7, #6
 8018d5a:	4638      	mov	r0, r7
 8018d5c:	b009      	add	sp, #36	; 0x24
 8018d5e:	ecbd 8b02 	vpop	{d8}
 8018d62:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018d66:	463e      	mov	r6, r7
 8018d68:	4625      	mov	r5, r4
 8018d6a:	2401      	movs	r4, #1
 8018d6c:	e7ca      	b.n	8018d04 <__gethex+0xd4>
 8018d6e:	f04f 0900 	mov.w	r9, #0
 8018d72:	1cb1      	adds	r1, r6, #2
 8018d74:	e7d3      	b.n	8018d1e <__gethex+0xee>
 8018d76:	f04f 0901 	mov.w	r9, #1
 8018d7a:	e7fa      	b.n	8018d72 <__gethex+0x142>
 8018d7c:	230a      	movs	r3, #10
 8018d7e:	fb03 0202 	mla	r2, r3, r2, r0
 8018d82:	3a10      	subs	r2, #16
 8018d84:	e7d4      	b.n	8018d30 <__gethex+0x100>
 8018d86:	4631      	mov	r1, r6
 8018d88:	e7df      	b.n	8018d4a <__gethex+0x11a>
 8018d8a:	1bf3      	subs	r3, r6, r7
 8018d8c:	3b01      	subs	r3, #1
 8018d8e:	4621      	mov	r1, r4
 8018d90:	2b07      	cmp	r3, #7
 8018d92:	dc0b      	bgt.n	8018dac <__gethex+0x17c>
 8018d94:	ee18 0a10 	vmov	r0, s16
 8018d98:	f000 faea 	bl	8019370 <_Balloc>
 8018d9c:	4604      	mov	r4, r0
 8018d9e:	b940      	cbnz	r0, 8018db2 <__gethex+0x182>
 8018da0:	4b65      	ldr	r3, [pc, #404]	; (8018f38 <__gethex+0x308>)
 8018da2:	4602      	mov	r2, r0
 8018da4:	21de      	movs	r1, #222	; 0xde
 8018da6:	4865      	ldr	r0, [pc, #404]	; (8018f3c <__gethex+0x30c>)
 8018da8:	f7fe ff60 	bl	8017c6c <__assert_func>
 8018dac:	3101      	adds	r1, #1
 8018dae:	105b      	asrs	r3, r3, #1
 8018db0:	e7ee      	b.n	8018d90 <__gethex+0x160>
 8018db2:	f100 0914 	add.w	r9, r0, #20
 8018db6:	f04f 0b00 	mov.w	fp, #0
 8018dba:	f1ca 0301 	rsb	r3, sl, #1
 8018dbe:	f8cd 9008 	str.w	r9, [sp, #8]
 8018dc2:	f8cd b000 	str.w	fp, [sp]
 8018dc6:	9306      	str	r3, [sp, #24]
 8018dc8:	42b7      	cmp	r7, r6
 8018dca:	d340      	bcc.n	8018e4e <__gethex+0x21e>
 8018dcc:	9802      	ldr	r0, [sp, #8]
 8018dce:	9b00      	ldr	r3, [sp, #0]
 8018dd0:	f840 3b04 	str.w	r3, [r0], #4
 8018dd4:	eba0 0009 	sub.w	r0, r0, r9
 8018dd8:	1080      	asrs	r0, r0, #2
 8018dda:	0146      	lsls	r6, r0, #5
 8018ddc:	6120      	str	r0, [r4, #16]
 8018dde:	4618      	mov	r0, r3
 8018de0:	f000 fbbc 	bl	801955c <__hi0bits>
 8018de4:	1a30      	subs	r0, r6, r0
 8018de6:	f8d8 6000 	ldr.w	r6, [r8]
 8018dea:	42b0      	cmp	r0, r6
 8018dec:	dd63      	ble.n	8018eb6 <__gethex+0x286>
 8018dee:	1b87      	subs	r7, r0, r6
 8018df0:	4639      	mov	r1, r7
 8018df2:	4620      	mov	r0, r4
 8018df4:	f000 ff56 	bl	8019ca4 <__any_on>
 8018df8:	4682      	mov	sl, r0
 8018dfa:	b1a8      	cbz	r0, 8018e28 <__gethex+0x1f8>
 8018dfc:	1e7b      	subs	r3, r7, #1
 8018dfe:	1159      	asrs	r1, r3, #5
 8018e00:	f003 021f 	and.w	r2, r3, #31
 8018e04:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8018e08:	f04f 0a01 	mov.w	sl, #1
 8018e0c:	fa0a f202 	lsl.w	r2, sl, r2
 8018e10:	420a      	tst	r2, r1
 8018e12:	d009      	beq.n	8018e28 <__gethex+0x1f8>
 8018e14:	4553      	cmp	r3, sl
 8018e16:	dd05      	ble.n	8018e24 <__gethex+0x1f4>
 8018e18:	1eb9      	subs	r1, r7, #2
 8018e1a:	4620      	mov	r0, r4
 8018e1c:	f000 ff42 	bl	8019ca4 <__any_on>
 8018e20:	2800      	cmp	r0, #0
 8018e22:	d145      	bne.n	8018eb0 <__gethex+0x280>
 8018e24:	f04f 0a02 	mov.w	sl, #2
 8018e28:	4639      	mov	r1, r7
 8018e2a:	4620      	mov	r0, r4
 8018e2c:	f7ff fe98 	bl	8018b60 <rshift>
 8018e30:	443d      	add	r5, r7
 8018e32:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8018e36:	42ab      	cmp	r3, r5
 8018e38:	da4c      	bge.n	8018ed4 <__gethex+0x2a4>
 8018e3a:	ee18 0a10 	vmov	r0, s16
 8018e3e:	4621      	mov	r1, r4
 8018e40:	f000 fad6 	bl	80193f0 <_Bfree>
 8018e44:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018e46:	2300      	movs	r3, #0
 8018e48:	6013      	str	r3, [r2, #0]
 8018e4a:	27a3      	movs	r7, #163	; 0xa3
 8018e4c:	e785      	b.n	8018d5a <__gethex+0x12a>
 8018e4e:	1e73      	subs	r3, r6, #1
 8018e50:	9a05      	ldr	r2, [sp, #20]
 8018e52:	9303      	str	r3, [sp, #12]
 8018e54:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8018e58:	4293      	cmp	r3, r2
 8018e5a:	d019      	beq.n	8018e90 <__gethex+0x260>
 8018e5c:	f1bb 0f20 	cmp.w	fp, #32
 8018e60:	d107      	bne.n	8018e72 <__gethex+0x242>
 8018e62:	9b02      	ldr	r3, [sp, #8]
 8018e64:	9a00      	ldr	r2, [sp, #0]
 8018e66:	f843 2b04 	str.w	r2, [r3], #4
 8018e6a:	9302      	str	r3, [sp, #8]
 8018e6c:	2300      	movs	r3, #0
 8018e6e:	9300      	str	r3, [sp, #0]
 8018e70:	469b      	mov	fp, r3
 8018e72:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8018e76:	f7ff fec5 	bl	8018c04 <__hexdig_fun>
 8018e7a:	9b00      	ldr	r3, [sp, #0]
 8018e7c:	f000 000f 	and.w	r0, r0, #15
 8018e80:	fa00 f00b 	lsl.w	r0, r0, fp
 8018e84:	4303      	orrs	r3, r0
 8018e86:	9300      	str	r3, [sp, #0]
 8018e88:	f10b 0b04 	add.w	fp, fp, #4
 8018e8c:	9b03      	ldr	r3, [sp, #12]
 8018e8e:	e00d      	b.n	8018eac <__gethex+0x27c>
 8018e90:	9b03      	ldr	r3, [sp, #12]
 8018e92:	9a06      	ldr	r2, [sp, #24]
 8018e94:	4413      	add	r3, r2
 8018e96:	42bb      	cmp	r3, r7
 8018e98:	d3e0      	bcc.n	8018e5c <__gethex+0x22c>
 8018e9a:	4618      	mov	r0, r3
 8018e9c:	9901      	ldr	r1, [sp, #4]
 8018e9e:	9307      	str	r3, [sp, #28]
 8018ea0:	4652      	mov	r2, sl
 8018ea2:	f7fd fe8a 	bl	8016bba <strncmp>
 8018ea6:	9b07      	ldr	r3, [sp, #28]
 8018ea8:	2800      	cmp	r0, #0
 8018eaa:	d1d7      	bne.n	8018e5c <__gethex+0x22c>
 8018eac:	461e      	mov	r6, r3
 8018eae:	e78b      	b.n	8018dc8 <__gethex+0x198>
 8018eb0:	f04f 0a03 	mov.w	sl, #3
 8018eb4:	e7b8      	b.n	8018e28 <__gethex+0x1f8>
 8018eb6:	da0a      	bge.n	8018ece <__gethex+0x29e>
 8018eb8:	1a37      	subs	r7, r6, r0
 8018eba:	4621      	mov	r1, r4
 8018ebc:	ee18 0a10 	vmov	r0, s16
 8018ec0:	463a      	mov	r2, r7
 8018ec2:	f000 fcb1 	bl	8019828 <__lshift>
 8018ec6:	1bed      	subs	r5, r5, r7
 8018ec8:	4604      	mov	r4, r0
 8018eca:	f100 0914 	add.w	r9, r0, #20
 8018ece:	f04f 0a00 	mov.w	sl, #0
 8018ed2:	e7ae      	b.n	8018e32 <__gethex+0x202>
 8018ed4:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8018ed8:	42a8      	cmp	r0, r5
 8018eda:	dd72      	ble.n	8018fc2 <__gethex+0x392>
 8018edc:	1b45      	subs	r5, r0, r5
 8018ede:	42ae      	cmp	r6, r5
 8018ee0:	dc36      	bgt.n	8018f50 <__gethex+0x320>
 8018ee2:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018ee6:	2b02      	cmp	r3, #2
 8018ee8:	d02a      	beq.n	8018f40 <__gethex+0x310>
 8018eea:	2b03      	cmp	r3, #3
 8018eec:	d02c      	beq.n	8018f48 <__gethex+0x318>
 8018eee:	2b01      	cmp	r3, #1
 8018ef0:	d115      	bne.n	8018f1e <__gethex+0x2ee>
 8018ef2:	42ae      	cmp	r6, r5
 8018ef4:	d113      	bne.n	8018f1e <__gethex+0x2ee>
 8018ef6:	2e01      	cmp	r6, #1
 8018ef8:	d10b      	bne.n	8018f12 <__gethex+0x2e2>
 8018efa:	9a04      	ldr	r2, [sp, #16]
 8018efc:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8018f00:	6013      	str	r3, [r2, #0]
 8018f02:	2301      	movs	r3, #1
 8018f04:	6123      	str	r3, [r4, #16]
 8018f06:	f8c9 3000 	str.w	r3, [r9]
 8018f0a:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8018f0c:	2762      	movs	r7, #98	; 0x62
 8018f0e:	601c      	str	r4, [r3, #0]
 8018f10:	e723      	b.n	8018d5a <__gethex+0x12a>
 8018f12:	1e71      	subs	r1, r6, #1
 8018f14:	4620      	mov	r0, r4
 8018f16:	f000 fec5 	bl	8019ca4 <__any_on>
 8018f1a:	2800      	cmp	r0, #0
 8018f1c:	d1ed      	bne.n	8018efa <__gethex+0x2ca>
 8018f1e:	ee18 0a10 	vmov	r0, s16
 8018f22:	4621      	mov	r1, r4
 8018f24:	f000 fa64 	bl	80193f0 <_Bfree>
 8018f28:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8018f2a:	2300      	movs	r3, #0
 8018f2c:	6013      	str	r3, [r2, #0]
 8018f2e:	2750      	movs	r7, #80	; 0x50
 8018f30:	e713      	b.n	8018d5a <__gethex+0x12a>
 8018f32:	bf00      	nop
 8018f34:	0801ccec 	.word	0x0801ccec
 8018f38:	0801cc6f 	.word	0x0801cc6f
 8018f3c:	0801cc80 	.word	0x0801cc80
 8018f40:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018f42:	2b00      	cmp	r3, #0
 8018f44:	d1eb      	bne.n	8018f1e <__gethex+0x2ee>
 8018f46:	e7d8      	b.n	8018efa <__gethex+0x2ca>
 8018f48:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018f4a:	2b00      	cmp	r3, #0
 8018f4c:	d1d5      	bne.n	8018efa <__gethex+0x2ca>
 8018f4e:	e7e6      	b.n	8018f1e <__gethex+0x2ee>
 8018f50:	1e6f      	subs	r7, r5, #1
 8018f52:	f1ba 0f00 	cmp.w	sl, #0
 8018f56:	d131      	bne.n	8018fbc <__gethex+0x38c>
 8018f58:	b127      	cbz	r7, 8018f64 <__gethex+0x334>
 8018f5a:	4639      	mov	r1, r7
 8018f5c:	4620      	mov	r0, r4
 8018f5e:	f000 fea1 	bl	8019ca4 <__any_on>
 8018f62:	4682      	mov	sl, r0
 8018f64:	117b      	asrs	r3, r7, #5
 8018f66:	2101      	movs	r1, #1
 8018f68:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8018f6c:	f007 071f 	and.w	r7, r7, #31
 8018f70:	fa01 f707 	lsl.w	r7, r1, r7
 8018f74:	421f      	tst	r7, r3
 8018f76:	4629      	mov	r1, r5
 8018f78:	4620      	mov	r0, r4
 8018f7a:	bf18      	it	ne
 8018f7c:	f04a 0a02 	orrne.w	sl, sl, #2
 8018f80:	1b76      	subs	r6, r6, r5
 8018f82:	f7ff fded 	bl	8018b60 <rshift>
 8018f86:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8018f8a:	2702      	movs	r7, #2
 8018f8c:	f1ba 0f00 	cmp.w	sl, #0
 8018f90:	d048      	beq.n	8019024 <__gethex+0x3f4>
 8018f92:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8018f96:	2b02      	cmp	r3, #2
 8018f98:	d015      	beq.n	8018fc6 <__gethex+0x396>
 8018f9a:	2b03      	cmp	r3, #3
 8018f9c:	d017      	beq.n	8018fce <__gethex+0x39e>
 8018f9e:	2b01      	cmp	r3, #1
 8018fa0:	d109      	bne.n	8018fb6 <__gethex+0x386>
 8018fa2:	f01a 0f02 	tst.w	sl, #2
 8018fa6:	d006      	beq.n	8018fb6 <__gethex+0x386>
 8018fa8:	f8d9 0000 	ldr.w	r0, [r9]
 8018fac:	ea4a 0a00 	orr.w	sl, sl, r0
 8018fb0:	f01a 0f01 	tst.w	sl, #1
 8018fb4:	d10e      	bne.n	8018fd4 <__gethex+0x3a4>
 8018fb6:	f047 0710 	orr.w	r7, r7, #16
 8018fba:	e033      	b.n	8019024 <__gethex+0x3f4>
 8018fbc:	f04f 0a01 	mov.w	sl, #1
 8018fc0:	e7d0      	b.n	8018f64 <__gethex+0x334>
 8018fc2:	2701      	movs	r7, #1
 8018fc4:	e7e2      	b.n	8018f8c <__gethex+0x35c>
 8018fc6:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018fc8:	f1c3 0301 	rsb	r3, r3, #1
 8018fcc:	9315      	str	r3, [sp, #84]	; 0x54
 8018fce:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d0f0      	beq.n	8018fb6 <__gethex+0x386>
 8018fd4:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8018fd8:	f104 0314 	add.w	r3, r4, #20
 8018fdc:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8018fe0:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8018fe4:	f04f 0c00 	mov.w	ip, #0
 8018fe8:	4618      	mov	r0, r3
 8018fea:	f853 2b04 	ldr.w	r2, [r3], #4
 8018fee:	f1b2 3fff 	cmp.w	r2, #4294967295
 8018ff2:	d01c      	beq.n	801902e <__gethex+0x3fe>
 8018ff4:	3201      	adds	r2, #1
 8018ff6:	6002      	str	r2, [r0, #0]
 8018ff8:	2f02      	cmp	r7, #2
 8018ffa:	f104 0314 	add.w	r3, r4, #20
 8018ffe:	d13f      	bne.n	8019080 <__gethex+0x450>
 8019000:	f8d8 2000 	ldr.w	r2, [r8]
 8019004:	3a01      	subs	r2, #1
 8019006:	42b2      	cmp	r2, r6
 8019008:	d10a      	bne.n	8019020 <__gethex+0x3f0>
 801900a:	1171      	asrs	r1, r6, #5
 801900c:	2201      	movs	r2, #1
 801900e:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8019012:	f006 061f 	and.w	r6, r6, #31
 8019016:	fa02 f606 	lsl.w	r6, r2, r6
 801901a:	421e      	tst	r6, r3
 801901c:	bf18      	it	ne
 801901e:	4617      	movne	r7, r2
 8019020:	f047 0720 	orr.w	r7, r7, #32
 8019024:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8019026:	601c      	str	r4, [r3, #0]
 8019028:	9b04      	ldr	r3, [sp, #16]
 801902a:	601d      	str	r5, [r3, #0]
 801902c:	e695      	b.n	8018d5a <__gethex+0x12a>
 801902e:	4299      	cmp	r1, r3
 8019030:	f843 cc04 	str.w	ip, [r3, #-4]
 8019034:	d8d8      	bhi.n	8018fe8 <__gethex+0x3b8>
 8019036:	68a3      	ldr	r3, [r4, #8]
 8019038:	459b      	cmp	fp, r3
 801903a:	db19      	blt.n	8019070 <__gethex+0x440>
 801903c:	6861      	ldr	r1, [r4, #4]
 801903e:	ee18 0a10 	vmov	r0, s16
 8019042:	3101      	adds	r1, #1
 8019044:	f000 f994 	bl	8019370 <_Balloc>
 8019048:	4681      	mov	r9, r0
 801904a:	b918      	cbnz	r0, 8019054 <__gethex+0x424>
 801904c:	4b1a      	ldr	r3, [pc, #104]	; (80190b8 <__gethex+0x488>)
 801904e:	4602      	mov	r2, r0
 8019050:	2184      	movs	r1, #132	; 0x84
 8019052:	e6a8      	b.n	8018da6 <__gethex+0x176>
 8019054:	6922      	ldr	r2, [r4, #16]
 8019056:	3202      	adds	r2, #2
 8019058:	f104 010c 	add.w	r1, r4, #12
 801905c:	0092      	lsls	r2, r2, #2
 801905e:	300c      	adds	r0, #12
 8019060:	f7fc fc6c 	bl	801593c <memcpy>
 8019064:	4621      	mov	r1, r4
 8019066:	ee18 0a10 	vmov	r0, s16
 801906a:	f000 f9c1 	bl	80193f0 <_Bfree>
 801906e:	464c      	mov	r4, r9
 8019070:	6923      	ldr	r3, [r4, #16]
 8019072:	1c5a      	adds	r2, r3, #1
 8019074:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019078:	6122      	str	r2, [r4, #16]
 801907a:	2201      	movs	r2, #1
 801907c:	615a      	str	r2, [r3, #20]
 801907e:	e7bb      	b.n	8018ff8 <__gethex+0x3c8>
 8019080:	6922      	ldr	r2, [r4, #16]
 8019082:	455a      	cmp	r2, fp
 8019084:	dd0b      	ble.n	801909e <__gethex+0x46e>
 8019086:	2101      	movs	r1, #1
 8019088:	4620      	mov	r0, r4
 801908a:	f7ff fd69 	bl	8018b60 <rshift>
 801908e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8019092:	3501      	adds	r5, #1
 8019094:	42ab      	cmp	r3, r5
 8019096:	f6ff aed0 	blt.w	8018e3a <__gethex+0x20a>
 801909a:	2701      	movs	r7, #1
 801909c:	e7c0      	b.n	8019020 <__gethex+0x3f0>
 801909e:	f016 061f 	ands.w	r6, r6, #31
 80190a2:	d0fa      	beq.n	801909a <__gethex+0x46a>
 80190a4:	449a      	add	sl, r3
 80190a6:	f1c6 0620 	rsb	r6, r6, #32
 80190aa:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 80190ae:	f000 fa55 	bl	801955c <__hi0bits>
 80190b2:	42b0      	cmp	r0, r6
 80190b4:	dbe7      	blt.n	8019086 <__gethex+0x456>
 80190b6:	e7f0      	b.n	801909a <__gethex+0x46a>
 80190b8:	0801cc6f 	.word	0x0801cc6f

080190bc <L_shift>:
 80190bc:	f1c2 0208 	rsb	r2, r2, #8
 80190c0:	0092      	lsls	r2, r2, #2
 80190c2:	b570      	push	{r4, r5, r6, lr}
 80190c4:	f1c2 0620 	rsb	r6, r2, #32
 80190c8:	6843      	ldr	r3, [r0, #4]
 80190ca:	6804      	ldr	r4, [r0, #0]
 80190cc:	fa03 f506 	lsl.w	r5, r3, r6
 80190d0:	432c      	orrs	r4, r5
 80190d2:	40d3      	lsrs	r3, r2
 80190d4:	6004      	str	r4, [r0, #0]
 80190d6:	f840 3f04 	str.w	r3, [r0, #4]!
 80190da:	4288      	cmp	r0, r1
 80190dc:	d3f4      	bcc.n	80190c8 <L_shift+0xc>
 80190de:	bd70      	pop	{r4, r5, r6, pc}

080190e0 <__match>:
 80190e0:	b530      	push	{r4, r5, lr}
 80190e2:	6803      	ldr	r3, [r0, #0]
 80190e4:	3301      	adds	r3, #1
 80190e6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80190ea:	b914      	cbnz	r4, 80190f2 <__match+0x12>
 80190ec:	6003      	str	r3, [r0, #0]
 80190ee:	2001      	movs	r0, #1
 80190f0:	bd30      	pop	{r4, r5, pc}
 80190f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80190f6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 80190fa:	2d19      	cmp	r5, #25
 80190fc:	bf98      	it	ls
 80190fe:	3220      	addls	r2, #32
 8019100:	42a2      	cmp	r2, r4
 8019102:	d0f0      	beq.n	80190e6 <__match+0x6>
 8019104:	2000      	movs	r0, #0
 8019106:	e7f3      	b.n	80190f0 <__match+0x10>

08019108 <__hexnan>:
 8019108:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801910c:	680b      	ldr	r3, [r1, #0]
 801910e:	6801      	ldr	r1, [r0, #0]
 8019110:	115e      	asrs	r6, r3, #5
 8019112:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8019116:	f013 031f 	ands.w	r3, r3, #31
 801911a:	b087      	sub	sp, #28
 801911c:	bf18      	it	ne
 801911e:	3604      	addne	r6, #4
 8019120:	2500      	movs	r5, #0
 8019122:	1f37      	subs	r7, r6, #4
 8019124:	4682      	mov	sl, r0
 8019126:	4690      	mov	r8, r2
 8019128:	9301      	str	r3, [sp, #4]
 801912a:	f846 5c04 	str.w	r5, [r6, #-4]
 801912e:	46b9      	mov	r9, r7
 8019130:	463c      	mov	r4, r7
 8019132:	9502      	str	r5, [sp, #8]
 8019134:	46ab      	mov	fp, r5
 8019136:	784a      	ldrb	r2, [r1, #1]
 8019138:	1c4b      	adds	r3, r1, #1
 801913a:	9303      	str	r3, [sp, #12]
 801913c:	b342      	cbz	r2, 8019190 <__hexnan+0x88>
 801913e:	4610      	mov	r0, r2
 8019140:	9105      	str	r1, [sp, #20]
 8019142:	9204      	str	r2, [sp, #16]
 8019144:	f7ff fd5e 	bl	8018c04 <__hexdig_fun>
 8019148:	2800      	cmp	r0, #0
 801914a:	d14f      	bne.n	80191ec <__hexnan+0xe4>
 801914c:	9a04      	ldr	r2, [sp, #16]
 801914e:	9905      	ldr	r1, [sp, #20]
 8019150:	2a20      	cmp	r2, #32
 8019152:	d818      	bhi.n	8019186 <__hexnan+0x7e>
 8019154:	9b02      	ldr	r3, [sp, #8]
 8019156:	459b      	cmp	fp, r3
 8019158:	dd13      	ble.n	8019182 <__hexnan+0x7a>
 801915a:	454c      	cmp	r4, r9
 801915c:	d206      	bcs.n	801916c <__hexnan+0x64>
 801915e:	2d07      	cmp	r5, #7
 8019160:	dc04      	bgt.n	801916c <__hexnan+0x64>
 8019162:	462a      	mov	r2, r5
 8019164:	4649      	mov	r1, r9
 8019166:	4620      	mov	r0, r4
 8019168:	f7ff ffa8 	bl	80190bc <L_shift>
 801916c:	4544      	cmp	r4, r8
 801916e:	d950      	bls.n	8019212 <__hexnan+0x10a>
 8019170:	2300      	movs	r3, #0
 8019172:	f1a4 0904 	sub.w	r9, r4, #4
 8019176:	f844 3c04 	str.w	r3, [r4, #-4]
 801917a:	f8cd b008 	str.w	fp, [sp, #8]
 801917e:	464c      	mov	r4, r9
 8019180:	461d      	mov	r5, r3
 8019182:	9903      	ldr	r1, [sp, #12]
 8019184:	e7d7      	b.n	8019136 <__hexnan+0x2e>
 8019186:	2a29      	cmp	r2, #41	; 0x29
 8019188:	d156      	bne.n	8019238 <__hexnan+0x130>
 801918a:	3102      	adds	r1, #2
 801918c:	f8ca 1000 	str.w	r1, [sl]
 8019190:	f1bb 0f00 	cmp.w	fp, #0
 8019194:	d050      	beq.n	8019238 <__hexnan+0x130>
 8019196:	454c      	cmp	r4, r9
 8019198:	d206      	bcs.n	80191a8 <__hexnan+0xa0>
 801919a:	2d07      	cmp	r5, #7
 801919c:	dc04      	bgt.n	80191a8 <__hexnan+0xa0>
 801919e:	462a      	mov	r2, r5
 80191a0:	4649      	mov	r1, r9
 80191a2:	4620      	mov	r0, r4
 80191a4:	f7ff ff8a 	bl	80190bc <L_shift>
 80191a8:	4544      	cmp	r4, r8
 80191aa:	d934      	bls.n	8019216 <__hexnan+0x10e>
 80191ac:	f1a8 0204 	sub.w	r2, r8, #4
 80191b0:	4623      	mov	r3, r4
 80191b2:	f853 1b04 	ldr.w	r1, [r3], #4
 80191b6:	f842 1f04 	str.w	r1, [r2, #4]!
 80191ba:	429f      	cmp	r7, r3
 80191bc:	d2f9      	bcs.n	80191b2 <__hexnan+0xaa>
 80191be:	1b3b      	subs	r3, r7, r4
 80191c0:	f023 0303 	bic.w	r3, r3, #3
 80191c4:	3304      	adds	r3, #4
 80191c6:	3401      	adds	r4, #1
 80191c8:	3e03      	subs	r6, #3
 80191ca:	42b4      	cmp	r4, r6
 80191cc:	bf88      	it	hi
 80191ce:	2304      	movhi	r3, #4
 80191d0:	4443      	add	r3, r8
 80191d2:	2200      	movs	r2, #0
 80191d4:	f843 2b04 	str.w	r2, [r3], #4
 80191d8:	429f      	cmp	r7, r3
 80191da:	d2fb      	bcs.n	80191d4 <__hexnan+0xcc>
 80191dc:	683b      	ldr	r3, [r7, #0]
 80191de:	b91b      	cbnz	r3, 80191e8 <__hexnan+0xe0>
 80191e0:	4547      	cmp	r7, r8
 80191e2:	d127      	bne.n	8019234 <__hexnan+0x12c>
 80191e4:	2301      	movs	r3, #1
 80191e6:	603b      	str	r3, [r7, #0]
 80191e8:	2005      	movs	r0, #5
 80191ea:	e026      	b.n	801923a <__hexnan+0x132>
 80191ec:	3501      	adds	r5, #1
 80191ee:	2d08      	cmp	r5, #8
 80191f0:	f10b 0b01 	add.w	fp, fp, #1
 80191f4:	dd06      	ble.n	8019204 <__hexnan+0xfc>
 80191f6:	4544      	cmp	r4, r8
 80191f8:	d9c3      	bls.n	8019182 <__hexnan+0x7a>
 80191fa:	2300      	movs	r3, #0
 80191fc:	f844 3c04 	str.w	r3, [r4, #-4]
 8019200:	2501      	movs	r5, #1
 8019202:	3c04      	subs	r4, #4
 8019204:	6822      	ldr	r2, [r4, #0]
 8019206:	f000 000f 	and.w	r0, r0, #15
 801920a:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801920e:	6022      	str	r2, [r4, #0]
 8019210:	e7b7      	b.n	8019182 <__hexnan+0x7a>
 8019212:	2508      	movs	r5, #8
 8019214:	e7b5      	b.n	8019182 <__hexnan+0x7a>
 8019216:	9b01      	ldr	r3, [sp, #4]
 8019218:	2b00      	cmp	r3, #0
 801921a:	d0df      	beq.n	80191dc <__hexnan+0xd4>
 801921c:	f04f 32ff 	mov.w	r2, #4294967295
 8019220:	f1c3 0320 	rsb	r3, r3, #32
 8019224:	fa22 f303 	lsr.w	r3, r2, r3
 8019228:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801922c:	401a      	ands	r2, r3
 801922e:	f846 2c04 	str.w	r2, [r6, #-4]
 8019232:	e7d3      	b.n	80191dc <__hexnan+0xd4>
 8019234:	3f04      	subs	r7, #4
 8019236:	e7d1      	b.n	80191dc <__hexnan+0xd4>
 8019238:	2004      	movs	r0, #4
 801923a:	b007      	add	sp, #28
 801923c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019240 <_localeconv_r>:
 8019240:	4800      	ldr	r0, [pc, #0]	; (8019244 <_localeconv_r+0x4>)
 8019242:	4770      	bx	lr
 8019244:	200001e8 	.word	0x200001e8

08019248 <_lseek_r>:
 8019248:	b538      	push	{r3, r4, r5, lr}
 801924a:	4d07      	ldr	r5, [pc, #28]	; (8019268 <_lseek_r+0x20>)
 801924c:	4604      	mov	r4, r0
 801924e:	4608      	mov	r0, r1
 8019250:	4611      	mov	r1, r2
 8019252:	2200      	movs	r2, #0
 8019254:	602a      	str	r2, [r5, #0]
 8019256:	461a      	mov	r2, r3
 8019258:	f7ea fa66 	bl	8003728 <_lseek>
 801925c:	1c43      	adds	r3, r0, #1
 801925e:	d102      	bne.n	8019266 <_lseek_r+0x1e>
 8019260:	682b      	ldr	r3, [r5, #0]
 8019262:	b103      	cbz	r3, 8019266 <_lseek_r+0x1e>
 8019264:	6023      	str	r3, [r4, #0]
 8019266:	bd38      	pop	{r3, r4, r5, pc}
 8019268:	200073a0 	.word	0x200073a0

0801926c <__swhatbuf_r>:
 801926c:	b570      	push	{r4, r5, r6, lr}
 801926e:	460e      	mov	r6, r1
 8019270:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8019274:	2900      	cmp	r1, #0
 8019276:	b096      	sub	sp, #88	; 0x58
 8019278:	4614      	mov	r4, r2
 801927a:	461d      	mov	r5, r3
 801927c:	da07      	bge.n	801928e <__swhatbuf_r+0x22>
 801927e:	2300      	movs	r3, #0
 8019280:	602b      	str	r3, [r5, #0]
 8019282:	89b3      	ldrh	r3, [r6, #12]
 8019284:	061a      	lsls	r2, r3, #24
 8019286:	d410      	bmi.n	80192aa <__swhatbuf_r+0x3e>
 8019288:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801928c:	e00e      	b.n	80192ac <__swhatbuf_r+0x40>
 801928e:	466a      	mov	r2, sp
 8019290:	f001 fbc6 	bl	801aa20 <_fstat_r>
 8019294:	2800      	cmp	r0, #0
 8019296:	dbf2      	blt.n	801927e <__swhatbuf_r+0x12>
 8019298:	9a01      	ldr	r2, [sp, #4]
 801929a:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 801929e:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80192a2:	425a      	negs	r2, r3
 80192a4:	415a      	adcs	r2, r3
 80192a6:	602a      	str	r2, [r5, #0]
 80192a8:	e7ee      	b.n	8019288 <__swhatbuf_r+0x1c>
 80192aa:	2340      	movs	r3, #64	; 0x40
 80192ac:	2000      	movs	r0, #0
 80192ae:	6023      	str	r3, [r4, #0]
 80192b0:	b016      	add	sp, #88	; 0x58
 80192b2:	bd70      	pop	{r4, r5, r6, pc}

080192b4 <__smakebuf_r>:
 80192b4:	898b      	ldrh	r3, [r1, #12]
 80192b6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80192b8:	079d      	lsls	r5, r3, #30
 80192ba:	4606      	mov	r6, r0
 80192bc:	460c      	mov	r4, r1
 80192be:	d507      	bpl.n	80192d0 <__smakebuf_r+0x1c>
 80192c0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80192c4:	6023      	str	r3, [r4, #0]
 80192c6:	6123      	str	r3, [r4, #16]
 80192c8:	2301      	movs	r3, #1
 80192ca:	6163      	str	r3, [r4, #20]
 80192cc:	b002      	add	sp, #8
 80192ce:	bd70      	pop	{r4, r5, r6, pc}
 80192d0:	ab01      	add	r3, sp, #4
 80192d2:	466a      	mov	r2, sp
 80192d4:	f7ff ffca 	bl	801926c <__swhatbuf_r>
 80192d8:	9900      	ldr	r1, [sp, #0]
 80192da:	4605      	mov	r5, r0
 80192dc:	4630      	mov	r0, r6
 80192de:	f7fc fbad 	bl	8015a3c <_malloc_r>
 80192e2:	b948      	cbnz	r0, 80192f8 <__smakebuf_r+0x44>
 80192e4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80192e8:	059a      	lsls	r2, r3, #22
 80192ea:	d4ef      	bmi.n	80192cc <__smakebuf_r+0x18>
 80192ec:	f023 0303 	bic.w	r3, r3, #3
 80192f0:	f043 0302 	orr.w	r3, r3, #2
 80192f4:	81a3      	strh	r3, [r4, #12]
 80192f6:	e7e3      	b.n	80192c0 <__smakebuf_r+0xc>
 80192f8:	4b0d      	ldr	r3, [pc, #52]	; (8019330 <__smakebuf_r+0x7c>)
 80192fa:	62b3      	str	r3, [r6, #40]	; 0x28
 80192fc:	89a3      	ldrh	r3, [r4, #12]
 80192fe:	6020      	str	r0, [r4, #0]
 8019300:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019304:	81a3      	strh	r3, [r4, #12]
 8019306:	9b00      	ldr	r3, [sp, #0]
 8019308:	6163      	str	r3, [r4, #20]
 801930a:	9b01      	ldr	r3, [sp, #4]
 801930c:	6120      	str	r0, [r4, #16]
 801930e:	b15b      	cbz	r3, 8019328 <__smakebuf_r+0x74>
 8019310:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8019314:	4630      	mov	r0, r6
 8019316:	f001 fb95 	bl	801aa44 <_isatty_r>
 801931a:	b128      	cbz	r0, 8019328 <__smakebuf_r+0x74>
 801931c:	89a3      	ldrh	r3, [r4, #12]
 801931e:	f023 0303 	bic.w	r3, r3, #3
 8019322:	f043 0301 	orr.w	r3, r3, #1
 8019326:	81a3      	strh	r3, [r4, #12]
 8019328:	89a0      	ldrh	r0, [r4, #12]
 801932a:	4305      	orrs	r5, r0
 801932c:	81a5      	strh	r5, [r4, #12]
 801932e:	e7cd      	b.n	80192cc <__smakebuf_r+0x18>
 8019330:	08015739 	.word	0x08015739

08019334 <__ascii_mbtowc>:
 8019334:	b082      	sub	sp, #8
 8019336:	b901      	cbnz	r1, 801933a <__ascii_mbtowc+0x6>
 8019338:	a901      	add	r1, sp, #4
 801933a:	b142      	cbz	r2, 801934e <__ascii_mbtowc+0x1a>
 801933c:	b14b      	cbz	r3, 8019352 <__ascii_mbtowc+0x1e>
 801933e:	7813      	ldrb	r3, [r2, #0]
 8019340:	600b      	str	r3, [r1, #0]
 8019342:	7812      	ldrb	r2, [r2, #0]
 8019344:	1e10      	subs	r0, r2, #0
 8019346:	bf18      	it	ne
 8019348:	2001      	movne	r0, #1
 801934a:	b002      	add	sp, #8
 801934c:	4770      	bx	lr
 801934e:	4610      	mov	r0, r2
 8019350:	e7fb      	b.n	801934a <__ascii_mbtowc+0x16>
 8019352:	f06f 0001 	mvn.w	r0, #1
 8019356:	e7f8      	b.n	801934a <__ascii_mbtowc+0x16>

08019358 <__malloc_lock>:
 8019358:	4801      	ldr	r0, [pc, #4]	; (8019360 <__malloc_lock+0x8>)
 801935a:	f7fc bae4 	b.w	8015926 <__retarget_lock_acquire_recursive>
 801935e:	bf00      	nop
 8019360:	20007398 	.word	0x20007398

08019364 <__malloc_unlock>:
 8019364:	4801      	ldr	r0, [pc, #4]	; (801936c <__malloc_unlock+0x8>)
 8019366:	f7fc badf 	b.w	8015928 <__retarget_lock_release_recursive>
 801936a:	bf00      	nop
 801936c:	20007398 	.word	0x20007398

08019370 <_Balloc>:
 8019370:	b570      	push	{r4, r5, r6, lr}
 8019372:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8019374:	4604      	mov	r4, r0
 8019376:	460d      	mov	r5, r1
 8019378:	b976      	cbnz	r6, 8019398 <_Balloc+0x28>
 801937a:	2010      	movs	r0, #16
 801937c:	f7fc fad6 	bl	801592c <malloc>
 8019380:	4602      	mov	r2, r0
 8019382:	6260      	str	r0, [r4, #36]	; 0x24
 8019384:	b920      	cbnz	r0, 8019390 <_Balloc+0x20>
 8019386:	4b18      	ldr	r3, [pc, #96]	; (80193e8 <_Balloc+0x78>)
 8019388:	4818      	ldr	r0, [pc, #96]	; (80193ec <_Balloc+0x7c>)
 801938a:	2166      	movs	r1, #102	; 0x66
 801938c:	f7fe fc6e 	bl	8017c6c <__assert_func>
 8019390:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019394:	6006      	str	r6, [r0, #0]
 8019396:	60c6      	str	r6, [r0, #12]
 8019398:	6a66      	ldr	r6, [r4, #36]	; 0x24
 801939a:	68f3      	ldr	r3, [r6, #12]
 801939c:	b183      	cbz	r3, 80193c0 <_Balloc+0x50>
 801939e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80193a0:	68db      	ldr	r3, [r3, #12]
 80193a2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80193a6:	b9b8      	cbnz	r0, 80193d8 <_Balloc+0x68>
 80193a8:	2101      	movs	r1, #1
 80193aa:	fa01 f605 	lsl.w	r6, r1, r5
 80193ae:	1d72      	adds	r2, r6, #5
 80193b0:	0092      	lsls	r2, r2, #2
 80193b2:	4620      	mov	r0, r4
 80193b4:	f000 fc97 	bl	8019ce6 <_calloc_r>
 80193b8:	b160      	cbz	r0, 80193d4 <_Balloc+0x64>
 80193ba:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80193be:	e00e      	b.n	80193de <_Balloc+0x6e>
 80193c0:	2221      	movs	r2, #33	; 0x21
 80193c2:	2104      	movs	r1, #4
 80193c4:	4620      	mov	r0, r4
 80193c6:	f000 fc8e 	bl	8019ce6 <_calloc_r>
 80193ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80193cc:	60f0      	str	r0, [r6, #12]
 80193ce:	68db      	ldr	r3, [r3, #12]
 80193d0:	2b00      	cmp	r3, #0
 80193d2:	d1e4      	bne.n	801939e <_Balloc+0x2e>
 80193d4:	2000      	movs	r0, #0
 80193d6:	bd70      	pop	{r4, r5, r6, pc}
 80193d8:	6802      	ldr	r2, [r0, #0]
 80193da:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80193de:	2300      	movs	r3, #0
 80193e0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80193e4:	e7f7      	b.n	80193d6 <_Balloc+0x66>
 80193e6:	bf00      	nop
 80193e8:	0801cbf9 	.word	0x0801cbf9
 80193ec:	0801cd00 	.word	0x0801cd00

080193f0 <_Bfree>:
 80193f0:	b570      	push	{r4, r5, r6, lr}
 80193f2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80193f4:	4605      	mov	r5, r0
 80193f6:	460c      	mov	r4, r1
 80193f8:	b976      	cbnz	r6, 8019418 <_Bfree+0x28>
 80193fa:	2010      	movs	r0, #16
 80193fc:	f7fc fa96 	bl	801592c <malloc>
 8019400:	4602      	mov	r2, r0
 8019402:	6268      	str	r0, [r5, #36]	; 0x24
 8019404:	b920      	cbnz	r0, 8019410 <_Bfree+0x20>
 8019406:	4b09      	ldr	r3, [pc, #36]	; (801942c <_Bfree+0x3c>)
 8019408:	4809      	ldr	r0, [pc, #36]	; (8019430 <_Bfree+0x40>)
 801940a:	218a      	movs	r1, #138	; 0x8a
 801940c:	f7fe fc2e 	bl	8017c6c <__assert_func>
 8019410:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019414:	6006      	str	r6, [r0, #0]
 8019416:	60c6      	str	r6, [r0, #12]
 8019418:	b13c      	cbz	r4, 801942a <_Bfree+0x3a>
 801941a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 801941c:	6862      	ldr	r2, [r4, #4]
 801941e:	68db      	ldr	r3, [r3, #12]
 8019420:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019424:	6021      	str	r1, [r4, #0]
 8019426:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801942a:	bd70      	pop	{r4, r5, r6, pc}
 801942c:	0801cbf9 	.word	0x0801cbf9
 8019430:	0801cd00 	.word	0x0801cd00

08019434 <__multadd>:
 8019434:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019438:	690e      	ldr	r6, [r1, #16]
 801943a:	4607      	mov	r7, r0
 801943c:	4698      	mov	r8, r3
 801943e:	460c      	mov	r4, r1
 8019440:	f101 0014 	add.w	r0, r1, #20
 8019444:	2300      	movs	r3, #0
 8019446:	6805      	ldr	r5, [r0, #0]
 8019448:	b2a9      	uxth	r1, r5
 801944a:	fb02 8101 	mla	r1, r2, r1, r8
 801944e:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 8019452:	0c2d      	lsrs	r5, r5, #16
 8019454:	fb02 c505 	mla	r5, r2, r5, ip
 8019458:	b289      	uxth	r1, r1
 801945a:	3301      	adds	r3, #1
 801945c:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8019460:	429e      	cmp	r6, r3
 8019462:	f840 1b04 	str.w	r1, [r0], #4
 8019466:	ea4f 4815 	mov.w	r8, r5, lsr #16
 801946a:	dcec      	bgt.n	8019446 <__multadd+0x12>
 801946c:	f1b8 0f00 	cmp.w	r8, #0
 8019470:	d022      	beq.n	80194b8 <__multadd+0x84>
 8019472:	68a3      	ldr	r3, [r4, #8]
 8019474:	42b3      	cmp	r3, r6
 8019476:	dc19      	bgt.n	80194ac <__multadd+0x78>
 8019478:	6861      	ldr	r1, [r4, #4]
 801947a:	4638      	mov	r0, r7
 801947c:	3101      	adds	r1, #1
 801947e:	f7ff ff77 	bl	8019370 <_Balloc>
 8019482:	4605      	mov	r5, r0
 8019484:	b928      	cbnz	r0, 8019492 <__multadd+0x5e>
 8019486:	4602      	mov	r2, r0
 8019488:	4b0d      	ldr	r3, [pc, #52]	; (80194c0 <__multadd+0x8c>)
 801948a:	480e      	ldr	r0, [pc, #56]	; (80194c4 <__multadd+0x90>)
 801948c:	21b5      	movs	r1, #181	; 0xb5
 801948e:	f7fe fbed 	bl	8017c6c <__assert_func>
 8019492:	6922      	ldr	r2, [r4, #16]
 8019494:	3202      	adds	r2, #2
 8019496:	f104 010c 	add.w	r1, r4, #12
 801949a:	0092      	lsls	r2, r2, #2
 801949c:	300c      	adds	r0, #12
 801949e:	f7fc fa4d 	bl	801593c <memcpy>
 80194a2:	4621      	mov	r1, r4
 80194a4:	4638      	mov	r0, r7
 80194a6:	f7ff ffa3 	bl	80193f0 <_Bfree>
 80194aa:	462c      	mov	r4, r5
 80194ac:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80194b0:	3601      	adds	r6, #1
 80194b2:	f8c3 8014 	str.w	r8, [r3, #20]
 80194b6:	6126      	str	r6, [r4, #16]
 80194b8:	4620      	mov	r0, r4
 80194ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80194be:	bf00      	nop
 80194c0:	0801cc6f 	.word	0x0801cc6f
 80194c4:	0801cd00 	.word	0x0801cd00

080194c8 <__s2b>:
 80194c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80194cc:	460c      	mov	r4, r1
 80194ce:	4615      	mov	r5, r2
 80194d0:	461f      	mov	r7, r3
 80194d2:	2209      	movs	r2, #9
 80194d4:	3308      	adds	r3, #8
 80194d6:	4606      	mov	r6, r0
 80194d8:	fb93 f3f2 	sdiv	r3, r3, r2
 80194dc:	2100      	movs	r1, #0
 80194de:	2201      	movs	r2, #1
 80194e0:	429a      	cmp	r2, r3
 80194e2:	db09      	blt.n	80194f8 <__s2b+0x30>
 80194e4:	4630      	mov	r0, r6
 80194e6:	f7ff ff43 	bl	8019370 <_Balloc>
 80194ea:	b940      	cbnz	r0, 80194fe <__s2b+0x36>
 80194ec:	4602      	mov	r2, r0
 80194ee:	4b19      	ldr	r3, [pc, #100]	; (8019554 <__s2b+0x8c>)
 80194f0:	4819      	ldr	r0, [pc, #100]	; (8019558 <__s2b+0x90>)
 80194f2:	21ce      	movs	r1, #206	; 0xce
 80194f4:	f7fe fbba 	bl	8017c6c <__assert_func>
 80194f8:	0052      	lsls	r2, r2, #1
 80194fa:	3101      	adds	r1, #1
 80194fc:	e7f0      	b.n	80194e0 <__s2b+0x18>
 80194fe:	9b08      	ldr	r3, [sp, #32]
 8019500:	6143      	str	r3, [r0, #20]
 8019502:	2d09      	cmp	r5, #9
 8019504:	f04f 0301 	mov.w	r3, #1
 8019508:	6103      	str	r3, [r0, #16]
 801950a:	dd16      	ble.n	801953a <__s2b+0x72>
 801950c:	f104 0909 	add.w	r9, r4, #9
 8019510:	46c8      	mov	r8, r9
 8019512:	442c      	add	r4, r5
 8019514:	f818 3b01 	ldrb.w	r3, [r8], #1
 8019518:	4601      	mov	r1, r0
 801951a:	3b30      	subs	r3, #48	; 0x30
 801951c:	220a      	movs	r2, #10
 801951e:	4630      	mov	r0, r6
 8019520:	f7ff ff88 	bl	8019434 <__multadd>
 8019524:	45a0      	cmp	r8, r4
 8019526:	d1f5      	bne.n	8019514 <__s2b+0x4c>
 8019528:	f1a5 0408 	sub.w	r4, r5, #8
 801952c:	444c      	add	r4, r9
 801952e:	1b2d      	subs	r5, r5, r4
 8019530:	1963      	adds	r3, r4, r5
 8019532:	42bb      	cmp	r3, r7
 8019534:	db04      	blt.n	8019540 <__s2b+0x78>
 8019536:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801953a:	340a      	adds	r4, #10
 801953c:	2509      	movs	r5, #9
 801953e:	e7f6      	b.n	801952e <__s2b+0x66>
 8019540:	f814 3b01 	ldrb.w	r3, [r4], #1
 8019544:	4601      	mov	r1, r0
 8019546:	3b30      	subs	r3, #48	; 0x30
 8019548:	220a      	movs	r2, #10
 801954a:	4630      	mov	r0, r6
 801954c:	f7ff ff72 	bl	8019434 <__multadd>
 8019550:	e7ee      	b.n	8019530 <__s2b+0x68>
 8019552:	bf00      	nop
 8019554:	0801cc6f 	.word	0x0801cc6f
 8019558:	0801cd00 	.word	0x0801cd00

0801955c <__hi0bits>:
 801955c:	0c03      	lsrs	r3, r0, #16
 801955e:	041b      	lsls	r3, r3, #16
 8019560:	b9d3      	cbnz	r3, 8019598 <__hi0bits+0x3c>
 8019562:	0400      	lsls	r0, r0, #16
 8019564:	2310      	movs	r3, #16
 8019566:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 801956a:	bf04      	itt	eq
 801956c:	0200      	lsleq	r0, r0, #8
 801956e:	3308      	addeq	r3, #8
 8019570:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8019574:	bf04      	itt	eq
 8019576:	0100      	lsleq	r0, r0, #4
 8019578:	3304      	addeq	r3, #4
 801957a:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 801957e:	bf04      	itt	eq
 8019580:	0080      	lsleq	r0, r0, #2
 8019582:	3302      	addeq	r3, #2
 8019584:	2800      	cmp	r0, #0
 8019586:	db05      	blt.n	8019594 <__hi0bits+0x38>
 8019588:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 801958c:	f103 0301 	add.w	r3, r3, #1
 8019590:	bf08      	it	eq
 8019592:	2320      	moveq	r3, #32
 8019594:	4618      	mov	r0, r3
 8019596:	4770      	bx	lr
 8019598:	2300      	movs	r3, #0
 801959a:	e7e4      	b.n	8019566 <__hi0bits+0xa>

0801959c <__lo0bits>:
 801959c:	6803      	ldr	r3, [r0, #0]
 801959e:	f013 0207 	ands.w	r2, r3, #7
 80195a2:	4601      	mov	r1, r0
 80195a4:	d00b      	beq.n	80195be <__lo0bits+0x22>
 80195a6:	07da      	lsls	r2, r3, #31
 80195a8:	d424      	bmi.n	80195f4 <__lo0bits+0x58>
 80195aa:	0798      	lsls	r0, r3, #30
 80195ac:	bf49      	itett	mi
 80195ae:	085b      	lsrmi	r3, r3, #1
 80195b0:	089b      	lsrpl	r3, r3, #2
 80195b2:	2001      	movmi	r0, #1
 80195b4:	600b      	strmi	r3, [r1, #0]
 80195b6:	bf5c      	itt	pl
 80195b8:	600b      	strpl	r3, [r1, #0]
 80195ba:	2002      	movpl	r0, #2
 80195bc:	4770      	bx	lr
 80195be:	b298      	uxth	r0, r3
 80195c0:	b9b0      	cbnz	r0, 80195f0 <__lo0bits+0x54>
 80195c2:	0c1b      	lsrs	r3, r3, #16
 80195c4:	2010      	movs	r0, #16
 80195c6:	f013 0fff 	tst.w	r3, #255	; 0xff
 80195ca:	bf04      	itt	eq
 80195cc:	0a1b      	lsreq	r3, r3, #8
 80195ce:	3008      	addeq	r0, #8
 80195d0:	071a      	lsls	r2, r3, #28
 80195d2:	bf04      	itt	eq
 80195d4:	091b      	lsreq	r3, r3, #4
 80195d6:	3004      	addeq	r0, #4
 80195d8:	079a      	lsls	r2, r3, #30
 80195da:	bf04      	itt	eq
 80195dc:	089b      	lsreq	r3, r3, #2
 80195de:	3002      	addeq	r0, #2
 80195e0:	07da      	lsls	r2, r3, #31
 80195e2:	d403      	bmi.n	80195ec <__lo0bits+0x50>
 80195e4:	085b      	lsrs	r3, r3, #1
 80195e6:	f100 0001 	add.w	r0, r0, #1
 80195ea:	d005      	beq.n	80195f8 <__lo0bits+0x5c>
 80195ec:	600b      	str	r3, [r1, #0]
 80195ee:	4770      	bx	lr
 80195f0:	4610      	mov	r0, r2
 80195f2:	e7e8      	b.n	80195c6 <__lo0bits+0x2a>
 80195f4:	2000      	movs	r0, #0
 80195f6:	4770      	bx	lr
 80195f8:	2020      	movs	r0, #32
 80195fa:	4770      	bx	lr

080195fc <__i2b>:
 80195fc:	b510      	push	{r4, lr}
 80195fe:	460c      	mov	r4, r1
 8019600:	2101      	movs	r1, #1
 8019602:	f7ff feb5 	bl	8019370 <_Balloc>
 8019606:	4602      	mov	r2, r0
 8019608:	b928      	cbnz	r0, 8019616 <__i2b+0x1a>
 801960a:	4b05      	ldr	r3, [pc, #20]	; (8019620 <__i2b+0x24>)
 801960c:	4805      	ldr	r0, [pc, #20]	; (8019624 <__i2b+0x28>)
 801960e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8019612:	f7fe fb2b 	bl	8017c6c <__assert_func>
 8019616:	2301      	movs	r3, #1
 8019618:	6144      	str	r4, [r0, #20]
 801961a:	6103      	str	r3, [r0, #16]
 801961c:	bd10      	pop	{r4, pc}
 801961e:	bf00      	nop
 8019620:	0801cc6f 	.word	0x0801cc6f
 8019624:	0801cd00 	.word	0x0801cd00

08019628 <__multiply>:
 8019628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801962c:	4614      	mov	r4, r2
 801962e:	690a      	ldr	r2, [r1, #16]
 8019630:	6923      	ldr	r3, [r4, #16]
 8019632:	429a      	cmp	r2, r3
 8019634:	bfb8      	it	lt
 8019636:	460b      	movlt	r3, r1
 8019638:	460d      	mov	r5, r1
 801963a:	bfbc      	itt	lt
 801963c:	4625      	movlt	r5, r4
 801963e:	461c      	movlt	r4, r3
 8019640:	f8d5 a010 	ldr.w	sl, [r5, #16]
 8019644:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8019648:	68ab      	ldr	r3, [r5, #8]
 801964a:	6869      	ldr	r1, [r5, #4]
 801964c:	eb0a 0709 	add.w	r7, sl, r9
 8019650:	42bb      	cmp	r3, r7
 8019652:	b085      	sub	sp, #20
 8019654:	bfb8      	it	lt
 8019656:	3101      	addlt	r1, #1
 8019658:	f7ff fe8a 	bl	8019370 <_Balloc>
 801965c:	b930      	cbnz	r0, 801966c <__multiply+0x44>
 801965e:	4602      	mov	r2, r0
 8019660:	4b42      	ldr	r3, [pc, #264]	; (801976c <__multiply+0x144>)
 8019662:	4843      	ldr	r0, [pc, #268]	; (8019770 <__multiply+0x148>)
 8019664:	f240 115d 	movw	r1, #349	; 0x15d
 8019668:	f7fe fb00 	bl	8017c6c <__assert_func>
 801966c:	f100 0614 	add.w	r6, r0, #20
 8019670:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 8019674:	4633      	mov	r3, r6
 8019676:	2200      	movs	r2, #0
 8019678:	4543      	cmp	r3, r8
 801967a:	d31e      	bcc.n	80196ba <__multiply+0x92>
 801967c:	f105 0c14 	add.w	ip, r5, #20
 8019680:	f104 0314 	add.w	r3, r4, #20
 8019684:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 8019688:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 801968c:	9202      	str	r2, [sp, #8]
 801968e:	ebac 0205 	sub.w	r2, ip, r5
 8019692:	3a15      	subs	r2, #21
 8019694:	f022 0203 	bic.w	r2, r2, #3
 8019698:	3204      	adds	r2, #4
 801969a:	f105 0115 	add.w	r1, r5, #21
 801969e:	458c      	cmp	ip, r1
 80196a0:	bf38      	it	cc
 80196a2:	2204      	movcc	r2, #4
 80196a4:	9201      	str	r2, [sp, #4]
 80196a6:	9a02      	ldr	r2, [sp, #8]
 80196a8:	9303      	str	r3, [sp, #12]
 80196aa:	429a      	cmp	r2, r3
 80196ac:	d808      	bhi.n	80196c0 <__multiply+0x98>
 80196ae:	2f00      	cmp	r7, #0
 80196b0:	dc55      	bgt.n	801975e <__multiply+0x136>
 80196b2:	6107      	str	r7, [r0, #16]
 80196b4:	b005      	add	sp, #20
 80196b6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80196ba:	f843 2b04 	str.w	r2, [r3], #4
 80196be:	e7db      	b.n	8019678 <__multiply+0x50>
 80196c0:	f8b3 a000 	ldrh.w	sl, [r3]
 80196c4:	f1ba 0f00 	cmp.w	sl, #0
 80196c8:	d020      	beq.n	801970c <__multiply+0xe4>
 80196ca:	f105 0e14 	add.w	lr, r5, #20
 80196ce:	46b1      	mov	r9, r6
 80196d0:	2200      	movs	r2, #0
 80196d2:	f85e 4b04 	ldr.w	r4, [lr], #4
 80196d6:	f8d9 b000 	ldr.w	fp, [r9]
 80196da:	b2a1      	uxth	r1, r4
 80196dc:	fa1f fb8b 	uxth.w	fp, fp
 80196e0:	fb0a b101 	mla	r1, sl, r1, fp
 80196e4:	4411      	add	r1, r2
 80196e6:	f8d9 2000 	ldr.w	r2, [r9]
 80196ea:	0c24      	lsrs	r4, r4, #16
 80196ec:	0c12      	lsrs	r2, r2, #16
 80196ee:	fb0a 2404 	mla	r4, sl, r4, r2
 80196f2:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 80196f6:	b289      	uxth	r1, r1
 80196f8:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 80196fc:	45f4      	cmp	ip, lr
 80196fe:	f849 1b04 	str.w	r1, [r9], #4
 8019702:	ea4f 4214 	mov.w	r2, r4, lsr #16
 8019706:	d8e4      	bhi.n	80196d2 <__multiply+0xaa>
 8019708:	9901      	ldr	r1, [sp, #4]
 801970a:	5072      	str	r2, [r6, r1]
 801970c:	9a03      	ldr	r2, [sp, #12]
 801970e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8019712:	3304      	adds	r3, #4
 8019714:	f1b9 0f00 	cmp.w	r9, #0
 8019718:	d01f      	beq.n	801975a <__multiply+0x132>
 801971a:	6834      	ldr	r4, [r6, #0]
 801971c:	f105 0114 	add.w	r1, r5, #20
 8019720:	46b6      	mov	lr, r6
 8019722:	f04f 0a00 	mov.w	sl, #0
 8019726:	880a      	ldrh	r2, [r1, #0]
 8019728:	f8be b002 	ldrh.w	fp, [lr, #2]
 801972c:	fb09 b202 	mla	r2, r9, r2, fp
 8019730:	4492      	add	sl, r2
 8019732:	b2a4      	uxth	r4, r4
 8019734:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8019738:	f84e 4b04 	str.w	r4, [lr], #4
 801973c:	f851 4b04 	ldr.w	r4, [r1], #4
 8019740:	f8be 2000 	ldrh.w	r2, [lr]
 8019744:	0c24      	lsrs	r4, r4, #16
 8019746:	fb09 2404 	mla	r4, r9, r4, r2
 801974a:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 801974e:	458c      	cmp	ip, r1
 8019750:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 8019754:	d8e7      	bhi.n	8019726 <__multiply+0xfe>
 8019756:	9a01      	ldr	r2, [sp, #4]
 8019758:	50b4      	str	r4, [r6, r2]
 801975a:	3604      	adds	r6, #4
 801975c:	e7a3      	b.n	80196a6 <__multiply+0x7e>
 801975e:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8019762:	2b00      	cmp	r3, #0
 8019764:	d1a5      	bne.n	80196b2 <__multiply+0x8a>
 8019766:	3f01      	subs	r7, #1
 8019768:	e7a1      	b.n	80196ae <__multiply+0x86>
 801976a:	bf00      	nop
 801976c:	0801cc6f 	.word	0x0801cc6f
 8019770:	0801cd00 	.word	0x0801cd00

08019774 <__pow5mult>:
 8019774:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019778:	4615      	mov	r5, r2
 801977a:	f012 0203 	ands.w	r2, r2, #3
 801977e:	4606      	mov	r6, r0
 8019780:	460f      	mov	r7, r1
 8019782:	d007      	beq.n	8019794 <__pow5mult+0x20>
 8019784:	4c25      	ldr	r4, [pc, #148]	; (801981c <__pow5mult+0xa8>)
 8019786:	3a01      	subs	r2, #1
 8019788:	2300      	movs	r3, #0
 801978a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801978e:	f7ff fe51 	bl	8019434 <__multadd>
 8019792:	4607      	mov	r7, r0
 8019794:	10ad      	asrs	r5, r5, #2
 8019796:	d03d      	beq.n	8019814 <__pow5mult+0xa0>
 8019798:	6a74      	ldr	r4, [r6, #36]	; 0x24
 801979a:	b97c      	cbnz	r4, 80197bc <__pow5mult+0x48>
 801979c:	2010      	movs	r0, #16
 801979e:	f7fc f8c5 	bl	801592c <malloc>
 80197a2:	4602      	mov	r2, r0
 80197a4:	6270      	str	r0, [r6, #36]	; 0x24
 80197a6:	b928      	cbnz	r0, 80197b4 <__pow5mult+0x40>
 80197a8:	4b1d      	ldr	r3, [pc, #116]	; (8019820 <__pow5mult+0xac>)
 80197aa:	481e      	ldr	r0, [pc, #120]	; (8019824 <__pow5mult+0xb0>)
 80197ac:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80197b0:	f7fe fa5c 	bl	8017c6c <__assert_func>
 80197b4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80197b8:	6004      	str	r4, [r0, #0]
 80197ba:	60c4      	str	r4, [r0, #12]
 80197bc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80197c0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80197c4:	b94c      	cbnz	r4, 80197da <__pow5mult+0x66>
 80197c6:	f240 2171 	movw	r1, #625	; 0x271
 80197ca:	4630      	mov	r0, r6
 80197cc:	f7ff ff16 	bl	80195fc <__i2b>
 80197d0:	2300      	movs	r3, #0
 80197d2:	f8c8 0008 	str.w	r0, [r8, #8]
 80197d6:	4604      	mov	r4, r0
 80197d8:	6003      	str	r3, [r0, #0]
 80197da:	f04f 0900 	mov.w	r9, #0
 80197de:	07eb      	lsls	r3, r5, #31
 80197e0:	d50a      	bpl.n	80197f8 <__pow5mult+0x84>
 80197e2:	4639      	mov	r1, r7
 80197e4:	4622      	mov	r2, r4
 80197e6:	4630      	mov	r0, r6
 80197e8:	f7ff ff1e 	bl	8019628 <__multiply>
 80197ec:	4639      	mov	r1, r7
 80197ee:	4680      	mov	r8, r0
 80197f0:	4630      	mov	r0, r6
 80197f2:	f7ff fdfd 	bl	80193f0 <_Bfree>
 80197f6:	4647      	mov	r7, r8
 80197f8:	106d      	asrs	r5, r5, #1
 80197fa:	d00b      	beq.n	8019814 <__pow5mult+0xa0>
 80197fc:	6820      	ldr	r0, [r4, #0]
 80197fe:	b938      	cbnz	r0, 8019810 <__pow5mult+0x9c>
 8019800:	4622      	mov	r2, r4
 8019802:	4621      	mov	r1, r4
 8019804:	4630      	mov	r0, r6
 8019806:	f7ff ff0f 	bl	8019628 <__multiply>
 801980a:	6020      	str	r0, [r4, #0]
 801980c:	f8c0 9000 	str.w	r9, [r0]
 8019810:	4604      	mov	r4, r0
 8019812:	e7e4      	b.n	80197de <__pow5mult+0x6a>
 8019814:	4638      	mov	r0, r7
 8019816:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801981a:	bf00      	nop
 801981c:	0801ce50 	.word	0x0801ce50
 8019820:	0801cbf9 	.word	0x0801cbf9
 8019824:	0801cd00 	.word	0x0801cd00

08019828 <__lshift>:
 8019828:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801982c:	460c      	mov	r4, r1
 801982e:	6849      	ldr	r1, [r1, #4]
 8019830:	6923      	ldr	r3, [r4, #16]
 8019832:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8019836:	68a3      	ldr	r3, [r4, #8]
 8019838:	4607      	mov	r7, r0
 801983a:	4691      	mov	r9, r2
 801983c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8019840:	f108 0601 	add.w	r6, r8, #1
 8019844:	42b3      	cmp	r3, r6
 8019846:	db0b      	blt.n	8019860 <__lshift+0x38>
 8019848:	4638      	mov	r0, r7
 801984a:	f7ff fd91 	bl	8019370 <_Balloc>
 801984e:	4605      	mov	r5, r0
 8019850:	b948      	cbnz	r0, 8019866 <__lshift+0x3e>
 8019852:	4602      	mov	r2, r0
 8019854:	4b28      	ldr	r3, [pc, #160]	; (80198f8 <__lshift+0xd0>)
 8019856:	4829      	ldr	r0, [pc, #164]	; (80198fc <__lshift+0xd4>)
 8019858:	f240 11d9 	movw	r1, #473	; 0x1d9
 801985c:	f7fe fa06 	bl	8017c6c <__assert_func>
 8019860:	3101      	adds	r1, #1
 8019862:	005b      	lsls	r3, r3, #1
 8019864:	e7ee      	b.n	8019844 <__lshift+0x1c>
 8019866:	2300      	movs	r3, #0
 8019868:	f100 0114 	add.w	r1, r0, #20
 801986c:	f100 0210 	add.w	r2, r0, #16
 8019870:	4618      	mov	r0, r3
 8019872:	4553      	cmp	r3, sl
 8019874:	db33      	blt.n	80198de <__lshift+0xb6>
 8019876:	6920      	ldr	r0, [r4, #16]
 8019878:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801987c:	f104 0314 	add.w	r3, r4, #20
 8019880:	f019 091f 	ands.w	r9, r9, #31
 8019884:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8019888:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801988c:	d02b      	beq.n	80198e6 <__lshift+0xbe>
 801988e:	f1c9 0e20 	rsb	lr, r9, #32
 8019892:	468a      	mov	sl, r1
 8019894:	2200      	movs	r2, #0
 8019896:	6818      	ldr	r0, [r3, #0]
 8019898:	fa00 f009 	lsl.w	r0, r0, r9
 801989c:	4302      	orrs	r2, r0
 801989e:	f84a 2b04 	str.w	r2, [sl], #4
 80198a2:	f853 2b04 	ldr.w	r2, [r3], #4
 80198a6:	459c      	cmp	ip, r3
 80198a8:	fa22 f20e 	lsr.w	r2, r2, lr
 80198ac:	d8f3      	bhi.n	8019896 <__lshift+0x6e>
 80198ae:	ebac 0304 	sub.w	r3, ip, r4
 80198b2:	3b15      	subs	r3, #21
 80198b4:	f023 0303 	bic.w	r3, r3, #3
 80198b8:	3304      	adds	r3, #4
 80198ba:	f104 0015 	add.w	r0, r4, #21
 80198be:	4584      	cmp	ip, r0
 80198c0:	bf38      	it	cc
 80198c2:	2304      	movcc	r3, #4
 80198c4:	50ca      	str	r2, [r1, r3]
 80198c6:	b10a      	cbz	r2, 80198cc <__lshift+0xa4>
 80198c8:	f108 0602 	add.w	r6, r8, #2
 80198cc:	3e01      	subs	r6, #1
 80198ce:	4638      	mov	r0, r7
 80198d0:	612e      	str	r6, [r5, #16]
 80198d2:	4621      	mov	r1, r4
 80198d4:	f7ff fd8c 	bl	80193f0 <_Bfree>
 80198d8:	4628      	mov	r0, r5
 80198da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80198de:	f842 0f04 	str.w	r0, [r2, #4]!
 80198e2:	3301      	adds	r3, #1
 80198e4:	e7c5      	b.n	8019872 <__lshift+0x4a>
 80198e6:	3904      	subs	r1, #4
 80198e8:	f853 2b04 	ldr.w	r2, [r3], #4
 80198ec:	f841 2f04 	str.w	r2, [r1, #4]!
 80198f0:	459c      	cmp	ip, r3
 80198f2:	d8f9      	bhi.n	80198e8 <__lshift+0xc0>
 80198f4:	e7ea      	b.n	80198cc <__lshift+0xa4>
 80198f6:	bf00      	nop
 80198f8:	0801cc6f 	.word	0x0801cc6f
 80198fc:	0801cd00 	.word	0x0801cd00

08019900 <__mcmp>:
 8019900:	b530      	push	{r4, r5, lr}
 8019902:	6902      	ldr	r2, [r0, #16]
 8019904:	690c      	ldr	r4, [r1, #16]
 8019906:	1b12      	subs	r2, r2, r4
 8019908:	d10e      	bne.n	8019928 <__mcmp+0x28>
 801990a:	f100 0314 	add.w	r3, r0, #20
 801990e:	3114      	adds	r1, #20
 8019910:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8019914:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8019918:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 801991c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8019920:	42a5      	cmp	r5, r4
 8019922:	d003      	beq.n	801992c <__mcmp+0x2c>
 8019924:	d305      	bcc.n	8019932 <__mcmp+0x32>
 8019926:	2201      	movs	r2, #1
 8019928:	4610      	mov	r0, r2
 801992a:	bd30      	pop	{r4, r5, pc}
 801992c:	4283      	cmp	r3, r0
 801992e:	d3f3      	bcc.n	8019918 <__mcmp+0x18>
 8019930:	e7fa      	b.n	8019928 <__mcmp+0x28>
 8019932:	f04f 32ff 	mov.w	r2, #4294967295
 8019936:	e7f7      	b.n	8019928 <__mcmp+0x28>

08019938 <__mdiff>:
 8019938:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801993c:	460c      	mov	r4, r1
 801993e:	4606      	mov	r6, r0
 8019940:	4611      	mov	r1, r2
 8019942:	4620      	mov	r0, r4
 8019944:	4617      	mov	r7, r2
 8019946:	f7ff ffdb 	bl	8019900 <__mcmp>
 801994a:	1e05      	subs	r5, r0, #0
 801994c:	d110      	bne.n	8019970 <__mdiff+0x38>
 801994e:	4629      	mov	r1, r5
 8019950:	4630      	mov	r0, r6
 8019952:	f7ff fd0d 	bl	8019370 <_Balloc>
 8019956:	b930      	cbnz	r0, 8019966 <__mdiff+0x2e>
 8019958:	4b39      	ldr	r3, [pc, #228]	; (8019a40 <__mdiff+0x108>)
 801995a:	4602      	mov	r2, r0
 801995c:	f240 2132 	movw	r1, #562	; 0x232
 8019960:	4838      	ldr	r0, [pc, #224]	; (8019a44 <__mdiff+0x10c>)
 8019962:	f7fe f983 	bl	8017c6c <__assert_func>
 8019966:	2301      	movs	r3, #1
 8019968:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801996c:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019970:	bfa4      	itt	ge
 8019972:	463b      	movge	r3, r7
 8019974:	4627      	movge	r7, r4
 8019976:	4630      	mov	r0, r6
 8019978:	6879      	ldr	r1, [r7, #4]
 801997a:	bfa6      	itte	ge
 801997c:	461c      	movge	r4, r3
 801997e:	2500      	movge	r5, #0
 8019980:	2501      	movlt	r5, #1
 8019982:	f7ff fcf5 	bl	8019370 <_Balloc>
 8019986:	b920      	cbnz	r0, 8019992 <__mdiff+0x5a>
 8019988:	4b2d      	ldr	r3, [pc, #180]	; (8019a40 <__mdiff+0x108>)
 801998a:	4602      	mov	r2, r0
 801998c:	f44f 7110 	mov.w	r1, #576	; 0x240
 8019990:	e7e6      	b.n	8019960 <__mdiff+0x28>
 8019992:	693e      	ldr	r6, [r7, #16]
 8019994:	60c5      	str	r5, [r0, #12]
 8019996:	6925      	ldr	r5, [r4, #16]
 8019998:	f107 0114 	add.w	r1, r7, #20
 801999c:	f104 0914 	add.w	r9, r4, #20
 80199a0:	f100 0e14 	add.w	lr, r0, #20
 80199a4:	f107 0210 	add.w	r2, r7, #16
 80199a8:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80199ac:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80199b0:	46f2      	mov	sl, lr
 80199b2:	2700      	movs	r7, #0
 80199b4:	f859 3b04 	ldr.w	r3, [r9], #4
 80199b8:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80199bc:	fa1f f883 	uxth.w	r8, r3
 80199c0:	fa17 f78b 	uxtah	r7, r7, fp
 80199c4:	0c1b      	lsrs	r3, r3, #16
 80199c6:	eba7 0808 	sub.w	r8, r7, r8
 80199ca:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 80199ce:	eb03 4328 	add.w	r3, r3, r8, asr #16
 80199d2:	fa1f f888 	uxth.w	r8, r8
 80199d6:	141f      	asrs	r7, r3, #16
 80199d8:	454d      	cmp	r5, r9
 80199da:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 80199de:	f84a 3b04 	str.w	r3, [sl], #4
 80199e2:	d8e7      	bhi.n	80199b4 <__mdiff+0x7c>
 80199e4:	1b2b      	subs	r3, r5, r4
 80199e6:	3b15      	subs	r3, #21
 80199e8:	f023 0303 	bic.w	r3, r3, #3
 80199ec:	3304      	adds	r3, #4
 80199ee:	3415      	adds	r4, #21
 80199f0:	42a5      	cmp	r5, r4
 80199f2:	bf38      	it	cc
 80199f4:	2304      	movcc	r3, #4
 80199f6:	4419      	add	r1, r3
 80199f8:	4473      	add	r3, lr
 80199fa:	469e      	mov	lr, r3
 80199fc:	460d      	mov	r5, r1
 80199fe:	4565      	cmp	r5, ip
 8019a00:	d30e      	bcc.n	8019a20 <__mdiff+0xe8>
 8019a02:	f10c 0203 	add.w	r2, ip, #3
 8019a06:	1a52      	subs	r2, r2, r1
 8019a08:	f022 0203 	bic.w	r2, r2, #3
 8019a0c:	3903      	subs	r1, #3
 8019a0e:	458c      	cmp	ip, r1
 8019a10:	bf38      	it	cc
 8019a12:	2200      	movcc	r2, #0
 8019a14:	441a      	add	r2, r3
 8019a16:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8019a1a:	b17b      	cbz	r3, 8019a3c <__mdiff+0x104>
 8019a1c:	6106      	str	r6, [r0, #16]
 8019a1e:	e7a5      	b.n	801996c <__mdiff+0x34>
 8019a20:	f855 8b04 	ldr.w	r8, [r5], #4
 8019a24:	fa17 f488 	uxtah	r4, r7, r8
 8019a28:	1422      	asrs	r2, r4, #16
 8019a2a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8019a2e:	b2a4      	uxth	r4, r4
 8019a30:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8019a34:	f84e 4b04 	str.w	r4, [lr], #4
 8019a38:	1417      	asrs	r7, r2, #16
 8019a3a:	e7e0      	b.n	80199fe <__mdiff+0xc6>
 8019a3c:	3e01      	subs	r6, #1
 8019a3e:	e7ea      	b.n	8019a16 <__mdiff+0xde>
 8019a40:	0801cc6f 	.word	0x0801cc6f
 8019a44:	0801cd00 	.word	0x0801cd00

08019a48 <__ulp>:
 8019a48:	b082      	sub	sp, #8
 8019a4a:	ed8d 0b00 	vstr	d0, [sp]
 8019a4e:	9b01      	ldr	r3, [sp, #4]
 8019a50:	4912      	ldr	r1, [pc, #72]	; (8019a9c <__ulp+0x54>)
 8019a52:	4019      	ands	r1, r3
 8019a54:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8019a58:	2900      	cmp	r1, #0
 8019a5a:	dd05      	ble.n	8019a68 <__ulp+0x20>
 8019a5c:	2200      	movs	r2, #0
 8019a5e:	460b      	mov	r3, r1
 8019a60:	ec43 2b10 	vmov	d0, r2, r3
 8019a64:	b002      	add	sp, #8
 8019a66:	4770      	bx	lr
 8019a68:	4249      	negs	r1, r1
 8019a6a:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8019a6e:	ea4f 5021 	mov.w	r0, r1, asr #20
 8019a72:	f04f 0200 	mov.w	r2, #0
 8019a76:	f04f 0300 	mov.w	r3, #0
 8019a7a:	da04      	bge.n	8019a86 <__ulp+0x3e>
 8019a7c:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8019a80:	fa41 f300 	asr.w	r3, r1, r0
 8019a84:	e7ec      	b.n	8019a60 <__ulp+0x18>
 8019a86:	f1a0 0114 	sub.w	r1, r0, #20
 8019a8a:	291e      	cmp	r1, #30
 8019a8c:	bfda      	itte	le
 8019a8e:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8019a92:	fa20 f101 	lsrle.w	r1, r0, r1
 8019a96:	2101      	movgt	r1, #1
 8019a98:	460a      	mov	r2, r1
 8019a9a:	e7e1      	b.n	8019a60 <__ulp+0x18>
 8019a9c:	7ff00000 	.word	0x7ff00000

08019aa0 <__b2d>:
 8019aa0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019aa2:	6905      	ldr	r5, [r0, #16]
 8019aa4:	f100 0714 	add.w	r7, r0, #20
 8019aa8:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8019aac:	1f2e      	subs	r6, r5, #4
 8019aae:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8019ab2:	4620      	mov	r0, r4
 8019ab4:	f7ff fd52 	bl	801955c <__hi0bits>
 8019ab8:	f1c0 0320 	rsb	r3, r0, #32
 8019abc:	280a      	cmp	r0, #10
 8019abe:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8019b3c <__b2d+0x9c>
 8019ac2:	600b      	str	r3, [r1, #0]
 8019ac4:	dc14      	bgt.n	8019af0 <__b2d+0x50>
 8019ac6:	f1c0 0e0b 	rsb	lr, r0, #11
 8019aca:	fa24 f10e 	lsr.w	r1, r4, lr
 8019ace:	42b7      	cmp	r7, r6
 8019ad0:	ea41 030c 	orr.w	r3, r1, ip
 8019ad4:	bf34      	ite	cc
 8019ad6:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8019ada:	2100      	movcs	r1, #0
 8019adc:	3015      	adds	r0, #21
 8019ade:	fa04 f000 	lsl.w	r0, r4, r0
 8019ae2:	fa21 f10e 	lsr.w	r1, r1, lr
 8019ae6:	ea40 0201 	orr.w	r2, r0, r1
 8019aea:	ec43 2b10 	vmov	d0, r2, r3
 8019aee:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019af0:	42b7      	cmp	r7, r6
 8019af2:	bf3a      	itte	cc
 8019af4:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8019af8:	f1a5 0608 	subcc.w	r6, r5, #8
 8019afc:	2100      	movcs	r1, #0
 8019afe:	380b      	subs	r0, #11
 8019b00:	d017      	beq.n	8019b32 <__b2d+0x92>
 8019b02:	f1c0 0c20 	rsb	ip, r0, #32
 8019b06:	fa04 f500 	lsl.w	r5, r4, r0
 8019b0a:	42be      	cmp	r6, r7
 8019b0c:	fa21 f40c 	lsr.w	r4, r1, ip
 8019b10:	ea45 0504 	orr.w	r5, r5, r4
 8019b14:	bf8c      	ite	hi
 8019b16:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8019b1a:	2400      	movls	r4, #0
 8019b1c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8019b20:	fa01 f000 	lsl.w	r0, r1, r0
 8019b24:	fa24 f40c 	lsr.w	r4, r4, ip
 8019b28:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8019b2c:	ea40 0204 	orr.w	r2, r0, r4
 8019b30:	e7db      	b.n	8019aea <__b2d+0x4a>
 8019b32:	ea44 030c 	orr.w	r3, r4, ip
 8019b36:	460a      	mov	r2, r1
 8019b38:	e7d7      	b.n	8019aea <__b2d+0x4a>
 8019b3a:	bf00      	nop
 8019b3c:	3ff00000 	.word	0x3ff00000

08019b40 <__d2b>:
 8019b40:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8019b44:	4689      	mov	r9, r1
 8019b46:	2101      	movs	r1, #1
 8019b48:	ec57 6b10 	vmov	r6, r7, d0
 8019b4c:	4690      	mov	r8, r2
 8019b4e:	f7ff fc0f 	bl	8019370 <_Balloc>
 8019b52:	4604      	mov	r4, r0
 8019b54:	b930      	cbnz	r0, 8019b64 <__d2b+0x24>
 8019b56:	4602      	mov	r2, r0
 8019b58:	4b25      	ldr	r3, [pc, #148]	; (8019bf0 <__d2b+0xb0>)
 8019b5a:	4826      	ldr	r0, [pc, #152]	; (8019bf4 <__d2b+0xb4>)
 8019b5c:	f240 310a 	movw	r1, #778	; 0x30a
 8019b60:	f7fe f884 	bl	8017c6c <__assert_func>
 8019b64:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8019b68:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8019b6c:	bb35      	cbnz	r5, 8019bbc <__d2b+0x7c>
 8019b6e:	2e00      	cmp	r6, #0
 8019b70:	9301      	str	r3, [sp, #4]
 8019b72:	d028      	beq.n	8019bc6 <__d2b+0x86>
 8019b74:	4668      	mov	r0, sp
 8019b76:	9600      	str	r6, [sp, #0]
 8019b78:	f7ff fd10 	bl	801959c <__lo0bits>
 8019b7c:	9900      	ldr	r1, [sp, #0]
 8019b7e:	b300      	cbz	r0, 8019bc2 <__d2b+0x82>
 8019b80:	9a01      	ldr	r2, [sp, #4]
 8019b82:	f1c0 0320 	rsb	r3, r0, #32
 8019b86:	fa02 f303 	lsl.w	r3, r2, r3
 8019b8a:	430b      	orrs	r3, r1
 8019b8c:	40c2      	lsrs	r2, r0
 8019b8e:	6163      	str	r3, [r4, #20]
 8019b90:	9201      	str	r2, [sp, #4]
 8019b92:	9b01      	ldr	r3, [sp, #4]
 8019b94:	61a3      	str	r3, [r4, #24]
 8019b96:	2b00      	cmp	r3, #0
 8019b98:	bf14      	ite	ne
 8019b9a:	2202      	movne	r2, #2
 8019b9c:	2201      	moveq	r2, #1
 8019b9e:	6122      	str	r2, [r4, #16]
 8019ba0:	b1d5      	cbz	r5, 8019bd8 <__d2b+0x98>
 8019ba2:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8019ba6:	4405      	add	r5, r0
 8019ba8:	f8c9 5000 	str.w	r5, [r9]
 8019bac:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8019bb0:	f8c8 0000 	str.w	r0, [r8]
 8019bb4:	4620      	mov	r0, r4
 8019bb6:	b003      	add	sp, #12
 8019bb8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8019bbc:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8019bc0:	e7d5      	b.n	8019b6e <__d2b+0x2e>
 8019bc2:	6161      	str	r1, [r4, #20]
 8019bc4:	e7e5      	b.n	8019b92 <__d2b+0x52>
 8019bc6:	a801      	add	r0, sp, #4
 8019bc8:	f7ff fce8 	bl	801959c <__lo0bits>
 8019bcc:	9b01      	ldr	r3, [sp, #4]
 8019bce:	6163      	str	r3, [r4, #20]
 8019bd0:	2201      	movs	r2, #1
 8019bd2:	6122      	str	r2, [r4, #16]
 8019bd4:	3020      	adds	r0, #32
 8019bd6:	e7e3      	b.n	8019ba0 <__d2b+0x60>
 8019bd8:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8019bdc:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8019be0:	f8c9 0000 	str.w	r0, [r9]
 8019be4:	6918      	ldr	r0, [r3, #16]
 8019be6:	f7ff fcb9 	bl	801955c <__hi0bits>
 8019bea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8019bee:	e7df      	b.n	8019bb0 <__d2b+0x70>
 8019bf0:	0801cc6f 	.word	0x0801cc6f
 8019bf4:	0801cd00 	.word	0x0801cd00

08019bf8 <__ratio>:
 8019bf8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019bfc:	4688      	mov	r8, r1
 8019bfe:	4669      	mov	r1, sp
 8019c00:	4681      	mov	r9, r0
 8019c02:	f7ff ff4d 	bl	8019aa0 <__b2d>
 8019c06:	a901      	add	r1, sp, #4
 8019c08:	4640      	mov	r0, r8
 8019c0a:	ec55 4b10 	vmov	r4, r5, d0
 8019c0e:	f7ff ff47 	bl	8019aa0 <__b2d>
 8019c12:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8019c16:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8019c1a:	eba3 0c02 	sub.w	ip, r3, r2
 8019c1e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8019c22:	1a9b      	subs	r3, r3, r2
 8019c24:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8019c28:	ec51 0b10 	vmov	r0, r1, d0
 8019c2c:	2b00      	cmp	r3, #0
 8019c2e:	bfd6      	itet	le
 8019c30:	460a      	movle	r2, r1
 8019c32:	462a      	movgt	r2, r5
 8019c34:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8019c38:	468b      	mov	fp, r1
 8019c3a:	462f      	mov	r7, r5
 8019c3c:	bfd4      	ite	le
 8019c3e:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8019c42:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8019c46:	4620      	mov	r0, r4
 8019c48:	ee10 2a10 	vmov	r2, s0
 8019c4c:	465b      	mov	r3, fp
 8019c4e:	4639      	mov	r1, r7
 8019c50:	f7e6 fe1c 	bl	800088c <__aeabi_ddiv>
 8019c54:	ec41 0b10 	vmov	d0, r0, r1
 8019c58:	b003      	add	sp, #12
 8019c5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08019c5e <__copybits>:
 8019c5e:	3901      	subs	r1, #1
 8019c60:	b570      	push	{r4, r5, r6, lr}
 8019c62:	1149      	asrs	r1, r1, #5
 8019c64:	6914      	ldr	r4, [r2, #16]
 8019c66:	3101      	adds	r1, #1
 8019c68:	f102 0314 	add.w	r3, r2, #20
 8019c6c:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8019c70:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8019c74:	1f05      	subs	r5, r0, #4
 8019c76:	42a3      	cmp	r3, r4
 8019c78:	d30c      	bcc.n	8019c94 <__copybits+0x36>
 8019c7a:	1aa3      	subs	r3, r4, r2
 8019c7c:	3b11      	subs	r3, #17
 8019c7e:	f023 0303 	bic.w	r3, r3, #3
 8019c82:	3211      	adds	r2, #17
 8019c84:	42a2      	cmp	r2, r4
 8019c86:	bf88      	it	hi
 8019c88:	2300      	movhi	r3, #0
 8019c8a:	4418      	add	r0, r3
 8019c8c:	2300      	movs	r3, #0
 8019c8e:	4288      	cmp	r0, r1
 8019c90:	d305      	bcc.n	8019c9e <__copybits+0x40>
 8019c92:	bd70      	pop	{r4, r5, r6, pc}
 8019c94:	f853 6b04 	ldr.w	r6, [r3], #4
 8019c98:	f845 6f04 	str.w	r6, [r5, #4]!
 8019c9c:	e7eb      	b.n	8019c76 <__copybits+0x18>
 8019c9e:	f840 3b04 	str.w	r3, [r0], #4
 8019ca2:	e7f4      	b.n	8019c8e <__copybits+0x30>

08019ca4 <__any_on>:
 8019ca4:	f100 0214 	add.w	r2, r0, #20
 8019ca8:	6900      	ldr	r0, [r0, #16]
 8019caa:	114b      	asrs	r3, r1, #5
 8019cac:	4298      	cmp	r0, r3
 8019cae:	b510      	push	{r4, lr}
 8019cb0:	db11      	blt.n	8019cd6 <__any_on+0x32>
 8019cb2:	dd0a      	ble.n	8019cca <__any_on+0x26>
 8019cb4:	f011 011f 	ands.w	r1, r1, #31
 8019cb8:	d007      	beq.n	8019cca <__any_on+0x26>
 8019cba:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8019cbe:	fa24 f001 	lsr.w	r0, r4, r1
 8019cc2:	fa00 f101 	lsl.w	r1, r0, r1
 8019cc6:	428c      	cmp	r4, r1
 8019cc8:	d10b      	bne.n	8019ce2 <__any_on+0x3e>
 8019cca:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8019cce:	4293      	cmp	r3, r2
 8019cd0:	d803      	bhi.n	8019cda <__any_on+0x36>
 8019cd2:	2000      	movs	r0, #0
 8019cd4:	bd10      	pop	{r4, pc}
 8019cd6:	4603      	mov	r3, r0
 8019cd8:	e7f7      	b.n	8019cca <__any_on+0x26>
 8019cda:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8019cde:	2900      	cmp	r1, #0
 8019ce0:	d0f5      	beq.n	8019cce <__any_on+0x2a>
 8019ce2:	2001      	movs	r0, #1
 8019ce4:	e7f6      	b.n	8019cd4 <__any_on+0x30>

08019ce6 <_calloc_r>:
 8019ce6:	b513      	push	{r0, r1, r4, lr}
 8019ce8:	434a      	muls	r2, r1
 8019cea:	4611      	mov	r1, r2
 8019cec:	9201      	str	r2, [sp, #4]
 8019cee:	f7fb fea5 	bl	8015a3c <_malloc_r>
 8019cf2:	4604      	mov	r4, r0
 8019cf4:	b118      	cbz	r0, 8019cfe <_calloc_r+0x18>
 8019cf6:	9a01      	ldr	r2, [sp, #4]
 8019cf8:	2100      	movs	r1, #0
 8019cfa:	f7fb fe47 	bl	801598c <memset>
 8019cfe:	4620      	mov	r0, r4
 8019d00:	b002      	add	sp, #8
 8019d02:	bd10      	pop	{r4, pc}

08019d04 <_realloc_r>:
 8019d04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019d06:	4607      	mov	r7, r0
 8019d08:	4614      	mov	r4, r2
 8019d0a:	460e      	mov	r6, r1
 8019d0c:	b921      	cbnz	r1, 8019d18 <_realloc_r+0x14>
 8019d0e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8019d12:	4611      	mov	r1, r2
 8019d14:	f7fb be92 	b.w	8015a3c <_malloc_r>
 8019d18:	b922      	cbnz	r2, 8019d24 <_realloc_r+0x20>
 8019d1a:	f7fb fe3f 	bl	801599c <_free_r>
 8019d1e:	4625      	mov	r5, r4
 8019d20:	4628      	mov	r0, r5
 8019d22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8019d24:	f000 fe9e 	bl	801aa64 <_malloc_usable_size_r>
 8019d28:	42a0      	cmp	r0, r4
 8019d2a:	d20f      	bcs.n	8019d4c <_realloc_r+0x48>
 8019d2c:	4621      	mov	r1, r4
 8019d2e:	4638      	mov	r0, r7
 8019d30:	f7fb fe84 	bl	8015a3c <_malloc_r>
 8019d34:	4605      	mov	r5, r0
 8019d36:	2800      	cmp	r0, #0
 8019d38:	d0f2      	beq.n	8019d20 <_realloc_r+0x1c>
 8019d3a:	4631      	mov	r1, r6
 8019d3c:	4622      	mov	r2, r4
 8019d3e:	f7fb fdfd 	bl	801593c <memcpy>
 8019d42:	4631      	mov	r1, r6
 8019d44:	4638      	mov	r0, r7
 8019d46:	f7fb fe29 	bl	801599c <_free_r>
 8019d4a:	e7e9      	b.n	8019d20 <_realloc_r+0x1c>
 8019d4c:	4635      	mov	r5, r6
 8019d4e:	e7e7      	b.n	8019d20 <_realloc_r+0x1c>

08019d50 <__ssputs_r>:
 8019d50:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8019d54:	688e      	ldr	r6, [r1, #8]
 8019d56:	429e      	cmp	r6, r3
 8019d58:	4682      	mov	sl, r0
 8019d5a:	460c      	mov	r4, r1
 8019d5c:	4690      	mov	r8, r2
 8019d5e:	461f      	mov	r7, r3
 8019d60:	d838      	bhi.n	8019dd4 <__ssputs_r+0x84>
 8019d62:	898a      	ldrh	r2, [r1, #12]
 8019d64:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8019d68:	d032      	beq.n	8019dd0 <__ssputs_r+0x80>
 8019d6a:	6825      	ldr	r5, [r4, #0]
 8019d6c:	6909      	ldr	r1, [r1, #16]
 8019d6e:	eba5 0901 	sub.w	r9, r5, r1
 8019d72:	6965      	ldr	r5, [r4, #20]
 8019d74:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8019d78:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8019d7c:	3301      	adds	r3, #1
 8019d7e:	444b      	add	r3, r9
 8019d80:	106d      	asrs	r5, r5, #1
 8019d82:	429d      	cmp	r5, r3
 8019d84:	bf38      	it	cc
 8019d86:	461d      	movcc	r5, r3
 8019d88:	0553      	lsls	r3, r2, #21
 8019d8a:	d531      	bpl.n	8019df0 <__ssputs_r+0xa0>
 8019d8c:	4629      	mov	r1, r5
 8019d8e:	f7fb fe55 	bl	8015a3c <_malloc_r>
 8019d92:	4606      	mov	r6, r0
 8019d94:	b950      	cbnz	r0, 8019dac <__ssputs_r+0x5c>
 8019d96:	230c      	movs	r3, #12
 8019d98:	f8ca 3000 	str.w	r3, [sl]
 8019d9c:	89a3      	ldrh	r3, [r4, #12]
 8019d9e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019da2:	81a3      	strh	r3, [r4, #12]
 8019da4:	f04f 30ff 	mov.w	r0, #4294967295
 8019da8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8019dac:	6921      	ldr	r1, [r4, #16]
 8019dae:	464a      	mov	r2, r9
 8019db0:	f7fb fdc4 	bl	801593c <memcpy>
 8019db4:	89a3      	ldrh	r3, [r4, #12]
 8019db6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8019dba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8019dbe:	81a3      	strh	r3, [r4, #12]
 8019dc0:	6126      	str	r6, [r4, #16]
 8019dc2:	6165      	str	r5, [r4, #20]
 8019dc4:	444e      	add	r6, r9
 8019dc6:	eba5 0509 	sub.w	r5, r5, r9
 8019dca:	6026      	str	r6, [r4, #0]
 8019dcc:	60a5      	str	r5, [r4, #8]
 8019dce:	463e      	mov	r6, r7
 8019dd0:	42be      	cmp	r6, r7
 8019dd2:	d900      	bls.n	8019dd6 <__ssputs_r+0x86>
 8019dd4:	463e      	mov	r6, r7
 8019dd6:	4632      	mov	r2, r6
 8019dd8:	6820      	ldr	r0, [r4, #0]
 8019dda:	4641      	mov	r1, r8
 8019ddc:	f7fb fdbc 	bl	8015958 <memmove>
 8019de0:	68a3      	ldr	r3, [r4, #8]
 8019de2:	6822      	ldr	r2, [r4, #0]
 8019de4:	1b9b      	subs	r3, r3, r6
 8019de6:	4432      	add	r2, r6
 8019de8:	60a3      	str	r3, [r4, #8]
 8019dea:	6022      	str	r2, [r4, #0]
 8019dec:	2000      	movs	r0, #0
 8019dee:	e7db      	b.n	8019da8 <__ssputs_r+0x58>
 8019df0:	462a      	mov	r2, r5
 8019df2:	f7ff ff87 	bl	8019d04 <_realloc_r>
 8019df6:	4606      	mov	r6, r0
 8019df8:	2800      	cmp	r0, #0
 8019dfa:	d1e1      	bne.n	8019dc0 <__ssputs_r+0x70>
 8019dfc:	6921      	ldr	r1, [r4, #16]
 8019dfe:	4650      	mov	r0, sl
 8019e00:	f7fb fdcc 	bl	801599c <_free_r>
 8019e04:	e7c7      	b.n	8019d96 <__ssputs_r+0x46>
	...

08019e08 <_svfiprintf_r>:
 8019e08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019e0c:	4698      	mov	r8, r3
 8019e0e:	898b      	ldrh	r3, [r1, #12]
 8019e10:	061b      	lsls	r3, r3, #24
 8019e12:	b09d      	sub	sp, #116	; 0x74
 8019e14:	4607      	mov	r7, r0
 8019e16:	460d      	mov	r5, r1
 8019e18:	4614      	mov	r4, r2
 8019e1a:	d50e      	bpl.n	8019e3a <_svfiprintf_r+0x32>
 8019e1c:	690b      	ldr	r3, [r1, #16]
 8019e1e:	b963      	cbnz	r3, 8019e3a <_svfiprintf_r+0x32>
 8019e20:	2140      	movs	r1, #64	; 0x40
 8019e22:	f7fb fe0b 	bl	8015a3c <_malloc_r>
 8019e26:	6028      	str	r0, [r5, #0]
 8019e28:	6128      	str	r0, [r5, #16]
 8019e2a:	b920      	cbnz	r0, 8019e36 <_svfiprintf_r+0x2e>
 8019e2c:	230c      	movs	r3, #12
 8019e2e:	603b      	str	r3, [r7, #0]
 8019e30:	f04f 30ff 	mov.w	r0, #4294967295
 8019e34:	e0d1      	b.n	8019fda <_svfiprintf_r+0x1d2>
 8019e36:	2340      	movs	r3, #64	; 0x40
 8019e38:	616b      	str	r3, [r5, #20]
 8019e3a:	2300      	movs	r3, #0
 8019e3c:	9309      	str	r3, [sp, #36]	; 0x24
 8019e3e:	2320      	movs	r3, #32
 8019e40:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8019e44:	f8cd 800c 	str.w	r8, [sp, #12]
 8019e48:	2330      	movs	r3, #48	; 0x30
 8019e4a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8019ff4 <_svfiprintf_r+0x1ec>
 8019e4e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8019e52:	f04f 0901 	mov.w	r9, #1
 8019e56:	4623      	mov	r3, r4
 8019e58:	469a      	mov	sl, r3
 8019e5a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8019e5e:	b10a      	cbz	r2, 8019e64 <_svfiprintf_r+0x5c>
 8019e60:	2a25      	cmp	r2, #37	; 0x25
 8019e62:	d1f9      	bne.n	8019e58 <_svfiprintf_r+0x50>
 8019e64:	ebba 0b04 	subs.w	fp, sl, r4
 8019e68:	d00b      	beq.n	8019e82 <_svfiprintf_r+0x7a>
 8019e6a:	465b      	mov	r3, fp
 8019e6c:	4622      	mov	r2, r4
 8019e6e:	4629      	mov	r1, r5
 8019e70:	4638      	mov	r0, r7
 8019e72:	f7ff ff6d 	bl	8019d50 <__ssputs_r>
 8019e76:	3001      	adds	r0, #1
 8019e78:	f000 80aa 	beq.w	8019fd0 <_svfiprintf_r+0x1c8>
 8019e7c:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8019e7e:	445a      	add	r2, fp
 8019e80:	9209      	str	r2, [sp, #36]	; 0x24
 8019e82:	f89a 3000 	ldrb.w	r3, [sl]
 8019e86:	2b00      	cmp	r3, #0
 8019e88:	f000 80a2 	beq.w	8019fd0 <_svfiprintf_r+0x1c8>
 8019e8c:	2300      	movs	r3, #0
 8019e8e:	f04f 32ff 	mov.w	r2, #4294967295
 8019e92:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8019e96:	f10a 0a01 	add.w	sl, sl, #1
 8019e9a:	9304      	str	r3, [sp, #16]
 8019e9c:	9307      	str	r3, [sp, #28]
 8019e9e:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8019ea2:	931a      	str	r3, [sp, #104]	; 0x68
 8019ea4:	4654      	mov	r4, sl
 8019ea6:	2205      	movs	r2, #5
 8019ea8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019eac:	4851      	ldr	r0, [pc, #324]	; (8019ff4 <_svfiprintf_r+0x1ec>)
 8019eae:	f7e6 f9b7 	bl	8000220 <memchr>
 8019eb2:	9a04      	ldr	r2, [sp, #16]
 8019eb4:	b9d8      	cbnz	r0, 8019eee <_svfiprintf_r+0xe6>
 8019eb6:	06d0      	lsls	r0, r2, #27
 8019eb8:	bf44      	itt	mi
 8019eba:	2320      	movmi	r3, #32
 8019ebc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019ec0:	0711      	lsls	r1, r2, #28
 8019ec2:	bf44      	itt	mi
 8019ec4:	232b      	movmi	r3, #43	; 0x2b
 8019ec6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8019eca:	f89a 3000 	ldrb.w	r3, [sl]
 8019ece:	2b2a      	cmp	r3, #42	; 0x2a
 8019ed0:	d015      	beq.n	8019efe <_svfiprintf_r+0xf6>
 8019ed2:	9a07      	ldr	r2, [sp, #28]
 8019ed4:	4654      	mov	r4, sl
 8019ed6:	2000      	movs	r0, #0
 8019ed8:	f04f 0c0a 	mov.w	ip, #10
 8019edc:	4621      	mov	r1, r4
 8019ede:	f811 3b01 	ldrb.w	r3, [r1], #1
 8019ee2:	3b30      	subs	r3, #48	; 0x30
 8019ee4:	2b09      	cmp	r3, #9
 8019ee6:	d94e      	bls.n	8019f86 <_svfiprintf_r+0x17e>
 8019ee8:	b1b0      	cbz	r0, 8019f18 <_svfiprintf_r+0x110>
 8019eea:	9207      	str	r2, [sp, #28]
 8019eec:	e014      	b.n	8019f18 <_svfiprintf_r+0x110>
 8019eee:	eba0 0308 	sub.w	r3, r0, r8
 8019ef2:	fa09 f303 	lsl.w	r3, r9, r3
 8019ef6:	4313      	orrs	r3, r2
 8019ef8:	9304      	str	r3, [sp, #16]
 8019efa:	46a2      	mov	sl, r4
 8019efc:	e7d2      	b.n	8019ea4 <_svfiprintf_r+0x9c>
 8019efe:	9b03      	ldr	r3, [sp, #12]
 8019f00:	1d19      	adds	r1, r3, #4
 8019f02:	681b      	ldr	r3, [r3, #0]
 8019f04:	9103      	str	r1, [sp, #12]
 8019f06:	2b00      	cmp	r3, #0
 8019f08:	bfbb      	ittet	lt
 8019f0a:	425b      	neglt	r3, r3
 8019f0c:	f042 0202 	orrlt.w	r2, r2, #2
 8019f10:	9307      	strge	r3, [sp, #28]
 8019f12:	9307      	strlt	r3, [sp, #28]
 8019f14:	bfb8      	it	lt
 8019f16:	9204      	strlt	r2, [sp, #16]
 8019f18:	7823      	ldrb	r3, [r4, #0]
 8019f1a:	2b2e      	cmp	r3, #46	; 0x2e
 8019f1c:	d10c      	bne.n	8019f38 <_svfiprintf_r+0x130>
 8019f1e:	7863      	ldrb	r3, [r4, #1]
 8019f20:	2b2a      	cmp	r3, #42	; 0x2a
 8019f22:	d135      	bne.n	8019f90 <_svfiprintf_r+0x188>
 8019f24:	9b03      	ldr	r3, [sp, #12]
 8019f26:	1d1a      	adds	r2, r3, #4
 8019f28:	681b      	ldr	r3, [r3, #0]
 8019f2a:	9203      	str	r2, [sp, #12]
 8019f2c:	2b00      	cmp	r3, #0
 8019f2e:	bfb8      	it	lt
 8019f30:	f04f 33ff 	movlt.w	r3, #4294967295
 8019f34:	3402      	adds	r4, #2
 8019f36:	9305      	str	r3, [sp, #20]
 8019f38:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 801a004 <_svfiprintf_r+0x1fc>
 8019f3c:	7821      	ldrb	r1, [r4, #0]
 8019f3e:	2203      	movs	r2, #3
 8019f40:	4650      	mov	r0, sl
 8019f42:	f7e6 f96d 	bl	8000220 <memchr>
 8019f46:	b140      	cbz	r0, 8019f5a <_svfiprintf_r+0x152>
 8019f48:	2340      	movs	r3, #64	; 0x40
 8019f4a:	eba0 000a 	sub.w	r0, r0, sl
 8019f4e:	fa03 f000 	lsl.w	r0, r3, r0
 8019f52:	9b04      	ldr	r3, [sp, #16]
 8019f54:	4303      	orrs	r3, r0
 8019f56:	3401      	adds	r4, #1
 8019f58:	9304      	str	r3, [sp, #16]
 8019f5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8019f5e:	4826      	ldr	r0, [pc, #152]	; (8019ff8 <_svfiprintf_r+0x1f0>)
 8019f60:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8019f64:	2206      	movs	r2, #6
 8019f66:	f7e6 f95b 	bl	8000220 <memchr>
 8019f6a:	2800      	cmp	r0, #0
 8019f6c:	d038      	beq.n	8019fe0 <_svfiprintf_r+0x1d8>
 8019f6e:	4b23      	ldr	r3, [pc, #140]	; (8019ffc <_svfiprintf_r+0x1f4>)
 8019f70:	bb1b      	cbnz	r3, 8019fba <_svfiprintf_r+0x1b2>
 8019f72:	9b03      	ldr	r3, [sp, #12]
 8019f74:	3307      	adds	r3, #7
 8019f76:	f023 0307 	bic.w	r3, r3, #7
 8019f7a:	3308      	adds	r3, #8
 8019f7c:	9303      	str	r3, [sp, #12]
 8019f7e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8019f80:	4433      	add	r3, r6
 8019f82:	9309      	str	r3, [sp, #36]	; 0x24
 8019f84:	e767      	b.n	8019e56 <_svfiprintf_r+0x4e>
 8019f86:	fb0c 3202 	mla	r2, ip, r2, r3
 8019f8a:	460c      	mov	r4, r1
 8019f8c:	2001      	movs	r0, #1
 8019f8e:	e7a5      	b.n	8019edc <_svfiprintf_r+0xd4>
 8019f90:	2300      	movs	r3, #0
 8019f92:	3401      	adds	r4, #1
 8019f94:	9305      	str	r3, [sp, #20]
 8019f96:	4619      	mov	r1, r3
 8019f98:	f04f 0c0a 	mov.w	ip, #10
 8019f9c:	4620      	mov	r0, r4
 8019f9e:	f810 2b01 	ldrb.w	r2, [r0], #1
 8019fa2:	3a30      	subs	r2, #48	; 0x30
 8019fa4:	2a09      	cmp	r2, #9
 8019fa6:	d903      	bls.n	8019fb0 <_svfiprintf_r+0x1a8>
 8019fa8:	2b00      	cmp	r3, #0
 8019faa:	d0c5      	beq.n	8019f38 <_svfiprintf_r+0x130>
 8019fac:	9105      	str	r1, [sp, #20]
 8019fae:	e7c3      	b.n	8019f38 <_svfiprintf_r+0x130>
 8019fb0:	fb0c 2101 	mla	r1, ip, r1, r2
 8019fb4:	4604      	mov	r4, r0
 8019fb6:	2301      	movs	r3, #1
 8019fb8:	e7f0      	b.n	8019f9c <_svfiprintf_r+0x194>
 8019fba:	ab03      	add	r3, sp, #12
 8019fbc:	9300      	str	r3, [sp, #0]
 8019fbe:	462a      	mov	r2, r5
 8019fc0:	4b0f      	ldr	r3, [pc, #60]	; (801a000 <_svfiprintf_r+0x1f8>)
 8019fc2:	a904      	add	r1, sp, #16
 8019fc4:	4638      	mov	r0, r7
 8019fc6:	f7fb fe33 	bl	8015c30 <_printf_float>
 8019fca:	1c42      	adds	r2, r0, #1
 8019fcc:	4606      	mov	r6, r0
 8019fce:	d1d6      	bne.n	8019f7e <_svfiprintf_r+0x176>
 8019fd0:	89ab      	ldrh	r3, [r5, #12]
 8019fd2:	065b      	lsls	r3, r3, #25
 8019fd4:	f53f af2c 	bmi.w	8019e30 <_svfiprintf_r+0x28>
 8019fd8:	9809      	ldr	r0, [sp, #36]	; 0x24
 8019fda:	b01d      	add	sp, #116	; 0x74
 8019fdc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019fe0:	ab03      	add	r3, sp, #12
 8019fe2:	9300      	str	r3, [sp, #0]
 8019fe4:	462a      	mov	r2, r5
 8019fe6:	4b06      	ldr	r3, [pc, #24]	; (801a000 <_svfiprintf_r+0x1f8>)
 8019fe8:	a904      	add	r1, sp, #16
 8019fea:	4638      	mov	r0, r7
 8019fec:	f7fc f8c4 	bl	8016178 <_printf_i>
 8019ff0:	e7eb      	b.n	8019fca <_svfiprintf_r+0x1c2>
 8019ff2:	bf00      	nop
 8019ff4:	0801ce5c 	.word	0x0801ce5c
 8019ff8:	0801ce66 	.word	0x0801ce66
 8019ffc:	08015c31 	.word	0x08015c31
 801a000:	08019d51 	.word	0x08019d51
 801a004:	0801ce62 	.word	0x0801ce62

0801a008 <_sungetc_r>:
 801a008:	b538      	push	{r3, r4, r5, lr}
 801a00a:	1c4b      	adds	r3, r1, #1
 801a00c:	4614      	mov	r4, r2
 801a00e:	d103      	bne.n	801a018 <_sungetc_r+0x10>
 801a010:	f04f 35ff 	mov.w	r5, #4294967295
 801a014:	4628      	mov	r0, r5
 801a016:	bd38      	pop	{r3, r4, r5, pc}
 801a018:	8993      	ldrh	r3, [r2, #12]
 801a01a:	f023 0320 	bic.w	r3, r3, #32
 801a01e:	8193      	strh	r3, [r2, #12]
 801a020:	6b63      	ldr	r3, [r4, #52]	; 0x34
 801a022:	6852      	ldr	r2, [r2, #4]
 801a024:	b2cd      	uxtb	r5, r1
 801a026:	b18b      	cbz	r3, 801a04c <_sungetc_r+0x44>
 801a028:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 801a02a:	4293      	cmp	r3, r2
 801a02c:	dd08      	ble.n	801a040 <_sungetc_r+0x38>
 801a02e:	6823      	ldr	r3, [r4, #0]
 801a030:	1e5a      	subs	r2, r3, #1
 801a032:	6022      	str	r2, [r4, #0]
 801a034:	f803 5c01 	strb.w	r5, [r3, #-1]
 801a038:	6863      	ldr	r3, [r4, #4]
 801a03a:	3301      	adds	r3, #1
 801a03c:	6063      	str	r3, [r4, #4]
 801a03e:	e7e9      	b.n	801a014 <_sungetc_r+0xc>
 801a040:	4621      	mov	r1, r4
 801a042:	f000 fca5 	bl	801a990 <__submore>
 801a046:	2800      	cmp	r0, #0
 801a048:	d0f1      	beq.n	801a02e <_sungetc_r+0x26>
 801a04a:	e7e1      	b.n	801a010 <_sungetc_r+0x8>
 801a04c:	6921      	ldr	r1, [r4, #16]
 801a04e:	6823      	ldr	r3, [r4, #0]
 801a050:	b151      	cbz	r1, 801a068 <_sungetc_r+0x60>
 801a052:	4299      	cmp	r1, r3
 801a054:	d208      	bcs.n	801a068 <_sungetc_r+0x60>
 801a056:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 801a05a:	42a9      	cmp	r1, r5
 801a05c:	d104      	bne.n	801a068 <_sungetc_r+0x60>
 801a05e:	3b01      	subs	r3, #1
 801a060:	3201      	adds	r2, #1
 801a062:	6023      	str	r3, [r4, #0]
 801a064:	6062      	str	r2, [r4, #4]
 801a066:	e7d5      	b.n	801a014 <_sungetc_r+0xc>
 801a068:	e9c4 320f 	strd	r3, r2, [r4, #60]	; 0x3c
 801a06c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a070:	6363      	str	r3, [r4, #52]	; 0x34
 801a072:	2303      	movs	r3, #3
 801a074:	63a3      	str	r3, [r4, #56]	; 0x38
 801a076:	4623      	mov	r3, r4
 801a078:	f803 5f46 	strb.w	r5, [r3, #70]!
 801a07c:	6023      	str	r3, [r4, #0]
 801a07e:	2301      	movs	r3, #1
 801a080:	e7dc      	b.n	801a03c <_sungetc_r+0x34>

0801a082 <__ssrefill_r>:
 801a082:	b510      	push	{r4, lr}
 801a084:	460c      	mov	r4, r1
 801a086:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801a088:	b169      	cbz	r1, 801a0a6 <__ssrefill_r+0x24>
 801a08a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a08e:	4299      	cmp	r1, r3
 801a090:	d001      	beq.n	801a096 <__ssrefill_r+0x14>
 801a092:	f7fb fc83 	bl	801599c <_free_r>
 801a096:	6c23      	ldr	r3, [r4, #64]	; 0x40
 801a098:	6063      	str	r3, [r4, #4]
 801a09a:	2000      	movs	r0, #0
 801a09c:	6360      	str	r0, [r4, #52]	; 0x34
 801a09e:	b113      	cbz	r3, 801a0a6 <__ssrefill_r+0x24>
 801a0a0:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 801a0a2:	6023      	str	r3, [r4, #0]
 801a0a4:	bd10      	pop	{r4, pc}
 801a0a6:	6923      	ldr	r3, [r4, #16]
 801a0a8:	6023      	str	r3, [r4, #0]
 801a0aa:	2300      	movs	r3, #0
 801a0ac:	6063      	str	r3, [r4, #4]
 801a0ae:	89a3      	ldrh	r3, [r4, #12]
 801a0b0:	f043 0320 	orr.w	r3, r3, #32
 801a0b4:	81a3      	strh	r3, [r4, #12]
 801a0b6:	f04f 30ff 	mov.w	r0, #4294967295
 801a0ba:	e7f3      	b.n	801a0a4 <__ssrefill_r+0x22>

0801a0bc <__ssvfiscanf_r>:
 801a0bc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a0c0:	460c      	mov	r4, r1
 801a0c2:	f5ad 7d23 	sub.w	sp, sp, #652	; 0x28c
 801a0c6:	2100      	movs	r1, #0
 801a0c8:	e9cd 1144 	strd	r1, r1, [sp, #272]	; 0x110
 801a0cc:	49b2      	ldr	r1, [pc, #712]	; (801a398 <__ssvfiscanf_r+0x2dc>)
 801a0ce:	91a0      	str	r1, [sp, #640]	; 0x280
 801a0d0:	f10d 0804 	add.w	r8, sp, #4
 801a0d4:	49b1      	ldr	r1, [pc, #708]	; (801a39c <__ssvfiscanf_r+0x2e0>)
 801a0d6:	4fb2      	ldr	r7, [pc, #712]	; (801a3a0 <__ssvfiscanf_r+0x2e4>)
 801a0d8:	f8df 92c8 	ldr.w	r9, [pc, #712]	; 801a3a4 <__ssvfiscanf_r+0x2e8>
 801a0dc:	f8cd 8118 	str.w	r8, [sp, #280]	; 0x118
 801a0e0:	4606      	mov	r6, r0
 801a0e2:	91a1      	str	r1, [sp, #644]	; 0x284
 801a0e4:	9300      	str	r3, [sp, #0]
 801a0e6:	f892 a000 	ldrb.w	sl, [r2]
 801a0ea:	f1ba 0f00 	cmp.w	sl, #0
 801a0ee:	f000 8151 	beq.w	801a394 <__ssvfiscanf_r+0x2d8>
 801a0f2:	f81a 3007 	ldrb.w	r3, [sl, r7]
 801a0f6:	f013 0308 	ands.w	r3, r3, #8
 801a0fa:	f102 0501 	add.w	r5, r2, #1
 801a0fe:	d019      	beq.n	801a134 <__ssvfiscanf_r+0x78>
 801a100:	6863      	ldr	r3, [r4, #4]
 801a102:	2b00      	cmp	r3, #0
 801a104:	dd0f      	ble.n	801a126 <__ssvfiscanf_r+0x6a>
 801a106:	6823      	ldr	r3, [r4, #0]
 801a108:	781a      	ldrb	r2, [r3, #0]
 801a10a:	5cba      	ldrb	r2, [r7, r2]
 801a10c:	0712      	lsls	r2, r2, #28
 801a10e:	d401      	bmi.n	801a114 <__ssvfiscanf_r+0x58>
 801a110:	462a      	mov	r2, r5
 801a112:	e7e8      	b.n	801a0e6 <__ssvfiscanf_r+0x2a>
 801a114:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801a116:	3201      	adds	r2, #1
 801a118:	9245      	str	r2, [sp, #276]	; 0x114
 801a11a:	6862      	ldr	r2, [r4, #4]
 801a11c:	3301      	adds	r3, #1
 801a11e:	3a01      	subs	r2, #1
 801a120:	6062      	str	r2, [r4, #4]
 801a122:	6023      	str	r3, [r4, #0]
 801a124:	e7ec      	b.n	801a100 <__ssvfiscanf_r+0x44>
 801a126:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a128:	4621      	mov	r1, r4
 801a12a:	4630      	mov	r0, r6
 801a12c:	4798      	blx	r3
 801a12e:	2800      	cmp	r0, #0
 801a130:	d0e9      	beq.n	801a106 <__ssvfiscanf_r+0x4a>
 801a132:	e7ed      	b.n	801a110 <__ssvfiscanf_r+0x54>
 801a134:	f1ba 0f25 	cmp.w	sl, #37	; 0x25
 801a138:	f040 8083 	bne.w	801a242 <__ssvfiscanf_r+0x186>
 801a13c:	9341      	str	r3, [sp, #260]	; 0x104
 801a13e:	9343      	str	r3, [sp, #268]	; 0x10c
 801a140:	7853      	ldrb	r3, [r2, #1]
 801a142:	2b2a      	cmp	r3, #42	; 0x2a
 801a144:	bf02      	ittt	eq
 801a146:	2310      	moveq	r3, #16
 801a148:	1c95      	addeq	r5, r2, #2
 801a14a:	9341      	streq	r3, [sp, #260]	; 0x104
 801a14c:	220a      	movs	r2, #10
 801a14e:	46ab      	mov	fp, r5
 801a150:	f81b 1b01 	ldrb.w	r1, [fp], #1
 801a154:	f1a1 0330 	sub.w	r3, r1, #48	; 0x30
 801a158:	2b09      	cmp	r3, #9
 801a15a:	d91d      	bls.n	801a198 <__ssvfiscanf_r+0xdc>
 801a15c:	4891      	ldr	r0, [pc, #580]	; (801a3a4 <__ssvfiscanf_r+0x2e8>)
 801a15e:	2203      	movs	r2, #3
 801a160:	f7e6 f85e 	bl	8000220 <memchr>
 801a164:	b140      	cbz	r0, 801a178 <__ssvfiscanf_r+0xbc>
 801a166:	2301      	movs	r3, #1
 801a168:	eba0 0009 	sub.w	r0, r0, r9
 801a16c:	fa03 f000 	lsl.w	r0, r3, r0
 801a170:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a172:	4318      	orrs	r0, r3
 801a174:	9041      	str	r0, [sp, #260]	; 0x104
 801a176:	465d      	mov	r5, fp
 801a178:	f815 3b01 	ldrb.w	r3, [r5], #1
 801a17c:	2b78      	cmp	r3, #120	; 0x78
 801a17e:	d806      	bhi.n	801a18e <__ssvfiscanf_r+0xd2>
 801a180:	2b57      	cmp	r3, #87	; 0x57
 801a182:	d810      	bhi.n	801a1a6 <__ssvfiscanf_r+0xea>
 801a184:	2b25      	cmp	r3, #37	; 0x25
 801a186:	d05c      	beq.n	801a242 <__ssvfiscanf_r+0x186>
 801a188:	d856      	bhi.n	801a238 <__ssvfiscanf_r+0x17c>
 801a18a:	2b00      	cmp	r3, #0
 801a18c:	d074      	beq.n	801a278 <__ssvfiscanf_r+0x1bc>
 801a18e:	2303      	movs	r3, #3
 801a190:	9347      	str	r3, [sp, #284]	; 0x11c
 801a192:	230a      	movs	r3, #10
 801a194:	9342      	str	r3, [sp, #264]	; 0x108
 801a196:	e081      	b.n	801a29c <__ssvfiscanf_r+0x1e0>
 801a198:	9b43      	ldr	r3, [sp, #268]	; 0x10c
 801a19a:	fb02 1303 	mla	r3, r2, r3, r1
 801a19e:	3b30      	subs	r3, #48	; 0x30
 801a1a0:	9343      	str	r3, [sp, #268]	; 0x10c
 801a1a2:	465d      	mov	r5, fp
 801a1a4:	e7d3      	b.n	801a14e <__ssvfiscanf_r+0x92>
 801a1a6:	f1a3 0258 	sub.w	r2, r3, #88	; 0x58
 801a1aa:	2a20      	cmp	r2, #32
 801a1ac:	d8ef      	bhi.n	801a18e <__ssvfiscanf_r+0xd2>
 801a1ae:	a101      	add	r1, pc, #4	; (adr r1, 801a1b4 <__ssvfiscanf_r+0xf8>)
 801a1b0:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801a1b4:	0801a287 	.word	0x0801a287
 801a1b8:	0801a18f 	.word	0x0801a18f
 801a1bc:	0801a18f 	.word	0x0801a18f
 801a1c0:	0801a2e5 	.word	0x0801a2e5
 801a1c4:	0801a18f 	.word	0x0801a18f
 801a1c8:	0801a18f 	.word	0x0801a18f
 801a1cc:	0801a18f 	.word	0x0801a18f
 801a1d0:	0801a18f 	.word	0x0801a18f
 801a1d4:	0801a18f 	.word	0x0801a18f
 801a1d8:	0801a18f 	.word	0x0801a18f
 801a1dc:	0801a18f 	.word	0x0801a18f
 801a1e0:	0801a2fb 	.word	0x0801a2fb
 801a1e4:	0801a2d1 	.word	0x0801a2d1
 801a1e8:	0801a23f 	.word	0x0801a23f
 801a1ec:	0801a23f 	.word	0x0801a23f
 801a1f0:	0801a23f 	.word	0x0801a23f
 801a1f4:	0801a18f 	.word	0x0801a18f
 801a1f8:	0801a2d5 	.word	0x0801a2d5
 801a1fc:	0801a18f 	.word	0x0801a18f
 801a200:	0801a18f 	.word	0x0801a18f
 801a204:	0801a18f 	.word	0x0801a18f
 801a208:	0801a18f 	.word	0x0801a18f
 801a20c:	0801a30b 	.word	0x0801a30b
 801a210:	0801a2dd 	.word	0x0801a2dd
 801a214:	0801a27f 	.word	0x0801a27f
 801a218:	0801a18f 	.word	0x0801a18f
 801a21c:	0801a18f 	.word	0x0801a18f
 801a220:	0801a307 	.word	0x0801a307
 801a224:	0801a18f 	.word	0x0801a18f
 801a228:	0801a2d1 	.word	0x0801a2d1
 801a22c:	0801a18f 	.word	0x0801a18f
 801a230:	0801a18f 	.word	0x0801a18f
 801a234:	0801a287 	.word	0x0801a287
 801a238:	3b45      	subs	r3, #69	; 0x45
 801a23a:	2b02      	cmp	r3, #2
 801a23c:	d8a7      	bhi.n	801a18e <__ssvfiscanf_r+0xd2>
 801a23e:	2305      	movs	r3, #5
 801a240:	e02b      	b.n	801a29a <__ssvfiscanf_r+0x1de>
 801a242:	6863      	ldr	r3, [r4, #4]
 801a244:	2b00      	cmp	r3, #0
 801a246:	dd0d      	ble.n	801a264 <__ssvfiscanf_r+0x1a8>
 801a248:	6823      	ldr	r3, [r4, #0]
 801a24a:	781a      	ldrb	r2, [r3, #0]
 801a24c:	4552      	cmp	r2, sl
 801a24e:	f040 80a1 	bne.w	801a394 <__ssvfiscanf_r+0x2d8>
 801a252:	3301      	adds	r3, #1
 801a254:	6862      	ldr	r2, [r4, #4]
 801a256:	6023      	str	r3, [r4, #0]
 801a258:	9b45      	ldr	r3, [sp, #276]	; 0x114
 801a25a:	3a01      	subs	r2, #1
 801a25c:	3301      	adds	r3, #1
 801a25e:	6062      	str	r2, [r4, #4]
 801a260:	9345      	str	r3, [sp, #276]	; 0x114
 801a262:	e755      	b.n	801a110 <__ssvfiscanf_r+0x54>
 801a264:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a266:	4621      	mov	r1, r4
 801a268:	4630      	mov	r0, r6
 801a26a:	4798      	blx	r3
 801a26c:	2800      	cmp	r0, #0
 801a26e:	d0eb      	beq.n	801a248 <__ssvfiscanf_r+0x18c>
 801a270:	9844      	ldr	r0, [sp, #272]	; 0x110
 801a272:	2800      	cmp	r0, #0
 801a274:	f040 8084 	bne.w	801a380 <__ssvfiscanf_r+0x2c4>
 801a278:	f04f 30ff 	mov.w	r0, #4294967295
 801a27c:	e086      	b.n	801a38c <__ssvfiscanf_r+0x2d0>
 801a27e:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801a280:	f042 0220 	orr.w	r2, r2, #32
 801a284:	9241      	str	r2, [sp, #260]	; 0x104
 801a286:	9a41      	ldr	r2, [sp, #260]	; 0x104
 801a288:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801a28c:	9241      	str	r2, [sp, #260]	; 0x104
 801a28e:	2210      	movs	r2, #16
 801a290:	2b6f      	cmp	r3, #111	; 0x6f
 801a292:	9242      	str	r2, [sp, #264]	; 0x108
 801a294:	bf34      	ite	cc
 801a296:	2303      	movcc	r3, #3
 801a298:	2304      	movcs	r3, #4
 801a29a:	9347      	str	r3, [sp, #284]	; 0x11c
 801a29c:	6863      	ldr	r3, [r4, #4]
 801a29e:	2b00      	cmp	r3, #0
 801a2a0:	dd41      	ble.n	801a326 <__ssvfiscanf_r+0x26a>
 801a2a2:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a2a4:	0659      	lsls	r1, r3, #25
 801a2a6:	d404      	bmi.n	801a2b2 <__ssvfiscanf_r+0x1f6>
 801a2a8:	6823      	ldr	r3, [r4, #0]
 801a2aa:	781a      	ldrb	r2, [r3, #0]
 801a2ac:	5cba      	ldrb	r2, [r7, r2]
 801a2ae:	0712      	lsls	r2, r2, #28
 801a2b0:	d440      	bmi.n	801a334 <__ssvfiscanf_r+0x278>
 801a2b2:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 801a2b4:	2b02      	cmp	r3, #2
 801a2b6:	dc4f      	bgt.n	801a358 <__ssvfiscanf_r+0x29c>
 801a2b8:	466b      	mov	r3, sp
 801a2ba:	4622      	mov	r2, r4
 801a2bc:	a941      	add	r1, sp, #260	; 0x104
 801a2be:	4630      	mov	r0, r6
 801a2c0:	f000 f9ce 	bl	801a660 <_scanf_chars>
 801a2c4:	2801      	cmp	r0, #1
 801a2c6:	d065      	beq.n	801a394 <__ssvfiscanf_r+0x2d8>
 801a2c8:	2802      	cmp	r0, #2
 801a2ca:	f47f af21 	bne.w	801a110 <__ssvfiscanf_r+0x54>
 801a2ce:	e7cf      	b.n	801a270 <__ssvfiscanf_r+0x1b4>
 801a2d0:	220a      	movs	r2, #10
 801a2d2:	e7dd      	b.n	801a290 <__ssvfiscanf_r+0x1d4>
 801a2d4:	2300      	movs	r3, #0
 801a2d6:	9342      	str	r3, [sp, #264]	; 0x108
 801a2d8:	2303      	movs	r3, #3
 801a2da:	e7de      	b.n	801a29a <__ssvfiscanf_r+0x1de>
 801a2dc:	2308      	movs	r3, #8
 801a2de:	9342      	str	r3, [sp, #264]	; 0x108
 801a2e0:	2304      	movs	r3, #4
 801a2e2:	e7da      	b.n	801a29a <__ssvfiscanf_r+0x1de>
 801a2e4:	4629      	mov	r1, r5
 801a2e6:	4640      	mov	r0, r8
 801a2e8:	f000 fb18 	bl	801a91c <__sccl>
 801a2ec:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a2ee:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a2f2:	9341      	str	r3, [sp, #260]	; 0x104
 801a2f4:	4605      	mov	r5, r0
 801a2f6:	2301      	movs	r3, #1
 801a2f8:	e7cf      	b.n	801a29a <__ssvfiscanf_r+0x1de>
 801a2fa:	9b41      	ldr	r3, [sp, #260]	; 0x104
 801a2fc:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801a300:	9341      	str	r3, [sp, #260]	; 0x104
 801a302:	2300      	movs	r3, #0
 801a304:	e7c9      	b.n	801a29a <__ssvfiscanf_r+0x1de>
 801a306:	2302      	movs	r3, #2
 801a308:	e7c7      	b.n	801a29a <__ssvfiscanf_r+0x1de>
 801a30a:	9841      	ldr	r0, [sp, #260]	; 0x104
 801a30c:	06c3      	lsls	r3, r0, #27
 801a30e:	f53f aeff 	bmi.w	801a110 <__ssvfiscanf_r+0x54>
 801a312:	9b00      	ldr	r3, [sp, #0]
 801a314:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801a316:	1d19      	adds	r1, r3, #4
 801a318:	9100      	str	r1, [sp, #0]
 801a31a:	681b      	ldr	r3, [r3, #0]
 801a31c:	07c0      	lsls	r0, r0, #31
 801a31e:	bf4c      	ite	mi
 801a320:	801a      	strhmi	r2, [r3, #0]
 801a322:	601a      	strpl	r2, [r3, #0]
 801a324:	e6f4      	b.n	801a110 <__ssvfiscanf_r+0x54>
 801a326:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a328:	4621      	mov	r1, r4
 801a32a:	4630      	mov	r0, r6
 801a32c:	4798      	blx	r3
 801a32e:	2800      	cmp	r0, #0
 801a330:	d0b7      	beq.n	801a2a2 <__ssvfiscanf_r+0x1e6>
 801a332:	e79d      	b.n	801a270 <__ssvfiscanf_r+0x1b4>
 801a334:	9a45      	ldr	r2, [sp, #276]	; 0x114
 801a336:	3201      	adds	r2, #1
 801a338:	9245      	str	r2, [sp, #276]	; 0x114
 801a33a:	6862      	ldr	r2, [r4, #4]
 801a33c:	3a01      	subs	r2, #1
 801a33e:	2a00      	cmp	r2, #0
 801a340:	6062      	str	r2, [r4, #4]
 801a342:	dd02      	ble.n	801a34a <__ssvfiscanf_r+0x28e>
 801a344:	3301      	adds	r3, #1
 801a346:	6023      	str	r3, [r4, #0]
 801a348:	e7ae      	b.n	801a2a8 <__ssvfiscanf_r+0x1ec>
 801a34a:	9ba1      	ldr	r3, [sp, #644]	; 0x284
 801a34c:	4621      	mov	r1, r4
 801a34e:	4630      	mov	r0, r6
 801a350:	4798      	blx	r3
 801a352:	2800      	cmp	r0, #0
 801a354:	d0a8      	beq.n	801a2a8 <__ssvfiscanf_r+0x1ec>
 801a356:	e78b      	b.n	801a270 <__ssvfiscanf_r+0x1b4>
 801a358:	2b04      	cmp	r3, #4
 801a35a:	dc06      	bgt.n	801a36a <__ssvfiscanf_r+0x2ae>
 801a35c:	466b      	mov	r3, sp
 801a35e:	4622      	mov	r2, r4
 801a360:	a941      	add	r1, sp, #260	; 0x104
 801a362:	4630      	mov	r0, r6
 801a364:	f000 f9d4 	bl	801a710 <_scanf_i>
 801a368:	e7ac      	b.n	801a2c4 <__ssvfiscanf_r+0x208>
 801a36a:	4b0f      	ldr	r3, [pc, #60]	; (801a3a8 <__ssvfiscanf_r+0x2ec>)
 801a36c:	2b00      	cmp	r3, #0
 801a36e:	f43f aecf 	beq.w	801a110 <__ssvfiscanf_r+0x54>
 801a372:	466b      	mov	r3, sp
 801a374:	4622      	mov	r2, r4
 801a376:	a941      	add	r1, sp, #260	; 0x104
 801a378:	4630      	mov	r0, r6
 801a37a:	f7fc f823 	bl	80163c4 <_scanf_float>
 801a37e:	e7a1      	b.n	801a2c4 <__ssvfiscanf_r+0x208>
 801a380:	89a3      	ldrh	r3, [r4, #12]
 801a382:	f013 0f40 	tst.w	r3, #64	; 0x40
 801a386:	bf18      	it	ne
 801a388:	f04f 30ff 	movne.w	r0, #4294967295
 801a38c:	f50d 7d23 	add.w	sp, sp, #652	; 0x28c
 801a390:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a394:	9844      	ldr	r0, [sp, #272]	; 0x110
 801a396:	e7f9      	b.n	801a38c <__ssvfiscanf_r+0x2d0>
 801a398:	0801a009 	.word	0x0801a009
 801a39c:	0801a083 	.word	0x0801a083
 801a3a0:	0801c9c1 	.word	0x0801c9c1
 801a3a4:	0801ce62 	.word	0x0801ce62
 801a3a8:	080163c5 	.word	0x080163c5

0801a3ac <__sfputc_r>:
 801a3ac:	6893      	ldr	r3, [r2, #8]
 801a3ae:	3b01      	subs	r3, #1
 801a3b0:	2b00      	cmp	r3, #0
 801a3b2:	b410      	push	{r4}
 801a3b4:	6093      	str	r3, [r2, #8]
 801a3b6:	da08      	bge.n	801a3ca <__sfputc_r+0x1e>
 801a3b8:	6994      	ldr	r4, [r2, #24]
 801a3ba:	42a3      	cmp	r3, r4
 801a3bc:	db01      	blt.n	801a3c2 <__sfputc_r+0x16>
 801a3be:	290a      	cmp	r1, #10
 801a3c0:	d103      	bne.n	801a3ca <__sfputc_r+0x1e>
 801a3c2:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a3c6:	f7fd bb7f 	b.w	8017ac8 <__swbuf_r>
 801a3ca:	6813      	ldr	r3, [r2, #0]
 801a3cc:	1c58      	adds	r0, r3, #1
 801a3ce:	6010      	str	r0, [r2, #0]
 801a3d0:	7019      	strb	r1, [r3, #0]
 801a3d2:	4608      	mov	r0, r1
 801a3d4:	f85d 4b04 	ldr.w	r4, [sp], #4
 801a3d8:	4770      	bx	lr

0801a3da <__sfputs_r>:
 801a3da:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801a3dc:	4606      	mov	r6, r0
 801a3de:	460f      	mov	r7, r1
 801a3e0:	4614      	mov	r4, r2
 801a3e2:	18d5      	adds	r5, r2, r3
 801a3e4:	42ac      	cmp	r4, r5
 801a3e6:	d101      	bne.n	801a3ec <__sfputs_r+0x12>
 801a3e8:	2000      	movs	r0, #0
 801a3ea:	e007      	b.n	801a3fc <__sfputs_r+0x22>
 801a3ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a3f0:	463a      	mov	r2, r7
 801a3f2:	4630      	mov	r0, r6
 801a3f4:	f7ff ffda 	bl	801a3ac <__sfputc_r>
 801a3f8:	1c43      	adds	r3, r0, #1
 801a3fa:	d1f3      	bne.n	801a3e4 <__sfputs_r+0xa>
 801a3fc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801a400 <_vfiprintf_r>:
 801a400:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a404:	460d      	mov	r5, r1
 801a406:	b09d      	sub	sp, #116	; 0x74
 801a408:	4614      	mov	r4, r2
 801a40a:	4698      	mov	r8, r3
 801a40c:	4606      	mov	r6, r0
 801a40e:	b118      	cbz	r0, 801a418 <_vfiprintf_r+0x18>
 801a410:	6983      	ldr	r3, [r0, #24]
 801a412:	b90b      	cbnz	r3, 801a418 <_vfiprintf_r+0x18>
 801a414:	f7fb f9c4 	bl	80157a0 <__sinit>
 801a418:	4b89      	ldr	r3, [pc, #548]	; (801a640 <_vfiprintf_r+0x240>)
 801a41a:	429d      	cmp	r5, r3
 801a41c:	d11b      	bne.n	801a456 <_vfiprintf_r+0x56>
 801a41e:	6875      	ldr	r5, [r6, #4]
 801a420:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a422:	07d9      	lsls	r1, r3, #31
 801a424:	d405      	bmi.n	801a432 <_vfiprintf_r+0x32>
 801a426:	89ab      	ldrh	r3, [r5, #12]
 801a428:	059a      	lsls	r2, r3, #22
 801a42a:	d402      	bmi.n	801a432 <_vfiprintf_r+0x32>
 801a42c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a42e:	f7fb fa7a 	bl	8015926 <__retarget_lock_acquire_recursive>
 801a432:	89ab      	ldrh	r3, [r5, #12]
 801a434:	071b      	lsls	r3, r3, #28
 801a436:	d501      	bpl.n	801a43c <_vfiprintf_r+0x3c>
 801a438:	692b      	ldr	r3, [r5, #16]
 801a43a:	b9eb      	cbnz	r3, 801a478 <_vfiprintf_r+0x78>
 801a43c:	4629      	mov	r1, r5
 801a43e:	4630      	mov	r0, r6
 801a440:	f7fd fba6 	bl	8017b90 <__swsetup_r>
 801a444:	b1c0      	cbz	r0, 801a478 <_vfiprintf_r+0x78>
 801a446:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a448:	07dc      	lsls	r4, r3, #31
 801a44a:	d50e      	bpl.n	801a46a <_vfiprintf_r+0x6a>
 801a44c:	f04f 30ff 	mov.w	r0, #4294967295
 801a450:	b01d      	add	sp, #116	; 0x74
 801a452:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a456:	4b7b      	ldr	r3, [pc, #492]	; (801a644 <_vfiprintf_r+0x244>)
 801a458:	429d      	cmp	r5, r3
 801a45a:	d101      	bne.n	801a460 <_vfiprintf_r+0x60>
 801a45c:	68b5      	ldr	r5, [r6, #8]
 801a45e:	e7df      	b.n	801a420 <_vfiprintf_r+0x20>
 801a460:	4b79      	ldr	r3, [pc, #484]	; (801a648 <_vfiprintf_r+0x248>)
 801a462:	429d      	cmp	r5, r3
 801a464:	bf08      	it	eq
 801a466:	68f5      	ldreq	r5, [r6, #12]
 801a468:	e7da      	b.n	801a420 <_vfiprintf_r+0x20>
 801a46a:	89ab      	ldrh	r3, [r5, #12]
 801a46c:	0598      	lsls	r0, r3, #22
 801a46e:	d4ed      	bmi.n	801a44c <_vfiprintf_r+0x4c>
 801a470:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a472:	f7fb fa59 	bl	8015928 <__retarget_lock_release_recursive>
 801a476:	e7e9      	b.n	801a44c <_vfiprintf_r+0x4c>
 801a478:	2300      	movs	r3, #0
 801a47a:	9309      	str	r3, [sp, #36]	; 0x24
 801a47c:	2320      	movs	r3, #32
 801a47e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801a482:	f8cd 800c 	str.w	r8, [sp, #12]
 801a486:	2330      	movs	r3, #48	; 0x30
 801a488:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 801a64c <_vfiprintf_r+0x24c>
 801a48c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801a490:	f04f 0901 	mov.w	r9, #1
 801a494:	4623      	mov	r3, r4
 801a496:	469a      	mov	sl, r3
 801a498:	f813 2b01 	ldrb.w	r2, [r3], #1
 801a49c:	b10a      	cbz	r2, 801a4a2 <_vfiprintf_r+0xa2>
 801a49e:	2a25      	cmp	r2, #37	; 0x25
 801a4a0:	d1f9      	bne.n	801a496 <_vfiprintf_r+0x96>
 801a4a2:	ebba 0b04 	subs.w	fp, sl, r4
 801a4a6:	d00b      	beq.n	801a4c0 <_vfiprintf_r+0xc0>
 801a4a8:	465b      	mov	r3, fp
 801a4aa:	4622      	mov	r2, r4
 801a4ac:	4629      	mov	r1, r5
 801a4ae:	4630      	mov	r0, r6
 801a4b0:	f7ff ff93 	bl	801a3da <__sfputs_r>
 801a4b4:	3001      	adds	r0, #1
 801a4b6:	f000 80aa 	beq.w	801a60e <_vfiprintf_r+0x20e>
 801a4ba:	9a09      	ldr	r2, [sp, #36]	; 0x24
 801a4bc:	445a      	add	r2, fp
 801a4be:	9209      	str	r2, [sp, #36]	; 0x24
 801a4c0:	f89a 3000 	ldrb.w	r3, [sl]
 801a4c4:	2b00      	cmp	r3, #0
 801a4c6:	f000 80a2 	beq.w	801a60e <_vfiprintf_r+0x20e>
 801a4ca:	2300      	movs	r3, #0
 801a4cc:	f04f 32ff 	mov.w	r2, #4294967295
 801a4d0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801a4d4:	f10a 0a01 	add.w	sl, sl, #1
 801a4d8:	9304      	str	r3, [sp, #16]
 801a4da:	9307      	str	r3, [sp, #28]
 801a4dc:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801a4e0:	931a      	str	r3, [sp, #104]	; 0x68
 801a4e2:	4654      	mov	r4, sl
 801a4e4:	2205      	movs	r2, #5
 801a4e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a4ea:	4858      	ldr	r0, [pc, #352]	; (801a64c <_vfiprintf_r+0x24c>)
 801a4ec:	f7e5 fe98 	bl	8000220 <memchr>
 801a4f0:	9a04      	ldr	r2, [sp, #16]
 801a4f2:	b9d8      	cbnz	r0, 801a52c <_vfiprintf_r+0x12c>
 801a4f4:	06d1      	lsls	r1, r2, #27
 801a4f6:	bf44      	itt	mi
 801a4f8:	2320      	movmi	r3, #32
 801a4fa:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a4fe:	0713      	lsls	r3, r2, #28
 801a500:	bf44      	itt	mi
 801a502:	232b      	movmi	r3, #43	; 0x2b
 801a504:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801a508:	f89a 3000 	ldrb.w	r3, [sl]
 801a50c:	2b2a      	cmp	r3, #42	; 0x2a
 801a50e:	d015      	beq.n	801a53c <_vfiprintf_r+0x13c>
 801a510:	9a07      	ldr	r2, [sp, #28]
 801a512:	4654      	mov	r4, sl
 801a514:	2000      	movs	r0, #0
 801a516:	f04f 0c0a 	mov.w	ip, #10
 801a51a:	4621      	mov	r1, r4
 801a51c:	f811 3b01 	ldrb.w	r3, [r1], #1
 801a520:	3b30      	subs	r3, #48	; 0x30
 801a522:	2b09      	cmp	r3, #9
 801a524:	d94e      	bls.n	801a5c4 <_vfiprintf_r+0x1c4>
 801a526:	b1b0      	cbz	r0, 801a556 <_vfiprintf_r+0x156>
 801a528:	9207      	str	r2, [sp, #28]
 801a52a:	e014      	b.n	801a556 <_vfiprintf_r+0x156>
 801a52c:	eba0 0308 	sub.w	r3, r0, r8
 801a530:	fa09 f303 	lsl.w	r3, r9, r3
 801a534:	4313      	orrs	r3, r2
 801a536:	9304      	str	r3, [sp, #16]
 801a538:	46a2      	mov	sl, r4
 801a53a:	e7d2      	b.n	801a4e2 <_vfiprintf_r+0xe2>
 801a53c:	9b03      	ldr	r3, [sp, #12]
 801a53e:	1d19      	adds	r1, r3, #4
 801a540:	681b      	ldr	r3, [r3, #0]
 801a542:	9103      	str	r1, [sp, #12]
 801a544:	2b00      	cmp	r3, #0
 801a546:	bfbb      	ittet	lt
 801a548:	425b      	neglt	r3, r3
 801a54a:	f042 0202 	orrlt.w	r2, r2, #2
 801a54e:	9307      	strge	r3, [sp, #28]
 801a550:	9307      	strlt	r3, [sp, #28]
 801a552:	bfb8      	it	lt
 801a554:	9204      	strlt	r2, [sp, #16]
 801a556:	7823      	ldrb	r3, [r4, #0]
 801a558:	2b2e      	cmp	r3, #46	; 0x2e
 801a55a:	d10c      	bne.n	801a576 <_vfiprintf_r+0x176>
 801a55c:	7863      	ldrb	r3, [r4, #1]
 801a55e:	2b2a      	cmp	r3, #42	; 0x2a
 801a560:	d135      	bne.n	801a5ce <_vfiprintf_r+0x1ce>
 801a562:	9b03      	ldr	r3, [sp, #12]
 801a564:	1d1a      	adds	r2, r3, #4
 801a566:	681b      	ldr	r3, [r3, #0]
 801a568:	9203      	str	r2, [sp, #12]
 801a56a:	2b00      	cmp	r3, #0
 801a56c:	bfb8      	it	lt
 801a56e:	f04f 33ff 	movlt.w	r3, #4294967295
 801a572:	3402      	adds	r4, #2
 801a574:	9305      	str	r3, [sp, #20]
 801a576:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 801a65c <_vfiprintf_r+0x25c>
 801a57a:	7821      	ldrb	r1, [r4, #0]
 801a57c:	2203      	movs	r2, #3
 801a57e:	4650      	mov	r0, sl
 801a580:	f7e5 fe4e 	bl	8000220 <memchr>
 801a584:	b140      	cbz	r0, 801a598 <_vfiprintf_r+0x198>
 801a586:	2340      	movs	r3, #64	; 0x40
 801a588:	eba0 000a 	sub.w	r0, r0, sl
 801a58c:	fa03 f000 	lsl.w	r0, r3, r0
 801a590:	9b04      	ldr	r3, [sp, #16]
 801a592:	4303      	orrs	r3, r0
 801a594:	3401      	adds	r4, #1
 801a596:	9304      	str	r3, [sp, #16]
 801a598:	f814 1b01 	ldrb.w	r1, [r4], #1
 801a59c:	482c      	ldr	r0, [pc, #176]	; (801a650 <_vfiprintf_r+0x250>)
 801a59e:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801a5a2:	2206      	movs	r2, #6
 801a5a4:	f7e5 fe3c 	bl	8000220 <memchr>
 801a5a8:	2800      	cmp	r0, #0
 801a5aa:	d03f      	beq.n	801a62c <_vfiprintf_r+0x22c>
 801a5ac:	4b29      	ldr	r3, [pc, #164]	; (801a654 <_vfiprintf_r+0x254>)
 801a5ae:	bb1b      	cbnz	r3, 801a5f8 <_vfiprintf_r+0x1f8>
 801a5b0:	9b03      	ldr	r3, [sp, #12]
 801a5b2:	3307      	adds	r3, #7
 801a5b4:	f023 0307 	bic.w	r3, r3, #7
 801a5b8:	3308      	adds	r3, #8
 801a5ba:	9303      	str	r3, [sp, #12]
 801a5bc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801a5be:	443b      	add	r3, r7
 801a5c0:	9309      	str	r3, [sp, #36]	; 0x24
 801a5c2:	e767      	b.n	801a494 <_vfiprintf_r+0x94>
 801a5c4:	fb0c 3202 	mla	r2, ip, r2, r3
 801a5c8:	460c      	mov	r4, r1
 801a5ca:	2001      	movs	r0, #1
 801a5cc:	e7a5      	b.n	801a51a <_vfiprintf_r+0x11a>
 801a5ce:	2300      	movs	r3, #0
 801a5d0:	3401      	adds	r4, #1
 801a5d2:	9305      	str	r3, [sp, #20]
 801a5d4:	4619      	mov	r1, r3
 801a5d6:	f04f 0c0a 	mov.w	ip, #10
 801a5da:	4620      	mov	r0, r4
 801a5dc:	f810 2b01 	ldrb.w	r2, [r0], #1
 801a5e0:	3a30      	subs	r2, #48	; 0x30
 801a5e2:	2a09      	cmp	r2, #9
 801a5e4:	d903      	bls.n	801a5ee <_vfiprintf_r+0x1ee>
 801a5e6:	2b00      	cmp	r3, #0
 801a5e8:	d0c5      	beq.n	801a576 <_vfiprintf_r+0x176>
 801a5ea:	9105      	str	r1, [sp, #20]
 801a5ec:	e7c3      	b.n	801a576 <_vfiprintf_r+0x176>
 801a5ee:	fb0c 2101 	mla	r1, ip, r1, r2
 801a5f2:	4604      	mov	r4, r0
 801a5f4:	2301      	movs	r3, #1
 801a5f6:	e7f0      	b.n	801a5da <_vfiprintf_r+0x1da>
 801a5f8:	ab03      	add	r3, sp, #12
 801a5fa:	9300      	str	r3, [sp, #0]
 801a5fc:	462a      	mov	r2, r5
 801a5fe:	4b16      	ldr	r3, [pc, #88]	; (801a658 <_vfiprintf_r+0x258>)
 801a600:	a904      	add	r1, sp, #16
 801a602:	4630      	mov	r0, r6
 801a604:	f7fb fb14 	bl	8015c30 <_printf_float>
 801a608:	4607      	mov	r7, r0
 801a60a:	1c78      	adds	r0, r7, #1
 801a60c:	d1d6      	bne.n	801a5bc <_vfiprintf_r+0x1bc>
 801a60e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801a610:	07d9      	lsls	r1, r3, #31
 801a612:	d405      	bmi.n	801a620 <_vfiprintf_r+0x220>
 801a614:	89ab      	ldrh	r3, [r5, #12]
 801a616:	059a      	lsls	r2, r3, #22
 801a618:	d402      	bmi.n	801a620 <_vfiprintf_r+0x220>
 801a61a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801a61c:	f7fb f984 	bl	8015928 <__retarget_lock_release_recursive>
 801a620:	89ab      	ldrh	r3, [r5, #12]
 801a622:	065b      	lsls	r3, r3, #25
 801a624:	f53f af12 	bmi.w	801a44c <_vfiprintf_r+0x4c>
 801a628:	9809      	ldr	r0, [sp, #36]	; 0x24
 801a62a:	e711      	b.n	801a450 <_vfiprintf_r+0x50>
 801a62c:	ab03      	add	r3, sp, #12
 801a62e:	9300      	str	r3, [sp, #0]
 801a630:	462a      	mov	r2, r5
 801a632:	4b09      	ldr	r3, [pc, #36]	; (801a658 <_vfiprintf_r+0x258>)
 801a634:	a904      	add	r1, sp, #16
 801a636:	4630      	mov	r0, r6
 801a638:	f7fb fd9e 	bl	8016178 <_printf_i>
 801a63c:	e7e4      	b.n	801a608 <_vfiprintf_r+0x208>
 801a63e:	bf00      	nop
 801a640:	0801cae4 	.word	0x0801cae4
 801a644:	0801cb04 	.word	0x0801cb04
 801a648:	0801cac4 	.word	0x0801cac4
 801a64c:	0801ce5c 	.word	0x0801ce5c
 801a650:	0801ce66 	.word	0x0801ce66
 801a654:	08015c31 	.word	0x08015c31
 801a658:	0801a3db 	.word	0x0801a3db
 801a65c:	0801ce62 	.word	0x0801ce62

0801a660 <_scanf_chars>:
 801a660:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a664:	4615      	mov	r5, r2
 801a666:	688a      	ldr	r2, [r1, #8]
 801a668:	4680      	mov	r8, r0
 801a66a:	460c      	mov	r4, r1
 801a66c:	b932      	cbnz	r2, 801a67c <_scanf_chars+0x1c>
 801a66e:	698a      	ldr	r2, [r1, #24]
 801a670:	2a00      	cmp	r2, #0
 801a672:	bf0c      	ite	eq
 801a674:	2201      	moveq	r2, #1
 801a676:	f04f 32ff 	movne.w	r2, #4294967295
 801a67a:	608a      	str	r2, [r1, #8]
 801a67c:	6822      	ldr	r2, [r4, #0]
 801a67e:	f8df 908c 	ldr.w	r9, [pc, #140]	; 801a70c <_scanf_chars+0xac>
 801a682:	06d1      	lsls	r1, r2, #27
 801a684:	bf5f      	itttt	pl
 801a686:	681a      	ldrpl	r2, [r3, #0]
 801a688:	1d11      	addpl	r1, r2, #4
 801a68a:	6019      	strpl	r1, [r3, #0]
 801a68c:	6816      	ldrpl	r6, [r2, #0]
 801a68e:	2700      	movs	r7, #0
 801a690:	69a0      	ldr	r0, [r4, #24]
 801a692:	b188      	cbz	r0, 801a6b8 <_scanf_chars+0x58>
 801a694:	2801      	cmp	r0, #1
 801a696:	d107      	bne.n	801a6a8 <_scanf_chars+0x48>
 801a698:	682b      	ldr	r3, [r5, #0]
 801a69a:	781a      	ldrb	r2, [r3, #0]
 801a69c:	6963      	ldr	r3, [r4, #20]
 801a69e:	5c9b      	ldrb	r3, [r3, r2]
 801a6a0:	b953      	cbnz	r3, 801a6b8 <_scanf_chars+0x58>
 801a6a2:	bb27      	cbnz	r7, 801a6ee <_scanf_chars+0x8e>
 801a6a4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a6a8:	2802      	cmp	r0, #2
 801a6aa:	d120      	bne.n	801a6ee <_scanf_chars+0x8e>
 801a6ac:	682b      	ldr	r3, [r5, #0]
 801a6ae:	781b      	ldrb	r3, [r3, #0]
 801a6b0:	f813 3009 	ldrb.w	r3, [r3, r9]
 801a6b4:	071b      	lsls	r3, r3, #28
 801a6b6:	d41a      	bmi.n	801a6ee <_scanf_chars+0x8e>
 801a6b8:	6823      	ldr	r3, [r4, #0]
 801a6ba:	06da      	lsls	r2, r3, #27
 801a6bc:	bf5e      	ittt	pl
 801a6be:	682b      	ldrpl	r3, [r5, #0]
 801a6c0:	781b      	ldrbpl	r3, [r3, #0]
 801a6c2:	f806 3b01 	strbpl.w	r3, [r6], #1
 801a6c6:	682a      	ldr	r2, [r5, #0]
 801a6c8:	686b      	ldr	r3, [r5, #4]
 801a6ca:	3201      	adds	r2, #1
 801a6cc:	602a      	str	r2, [r5, #0]
 801a6ce:	68a2      	ldr	r2, [r4, #8]
 801a6d0:	3b01      	subs	r3, #1
 801a6d2:	3a01      	subs	r2, #1
 801a6d4:	606b      	str	r3, [r5, #4]
 801a6d6:	3701      	adds	r7, #1
 801a6d8:	60a2      	str	r2, [r4, #8]
 801a6da:	b142      	cbz	r2, 801a6ee <_scanf_chars+0x8e>
 801a6dc:	2b00      	cmp	r3, #0
 801a6de:	dcd7      	bgt.n	801a690 <_scanf_chars+0x30>
 801a6e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a6e4:	4629      	mov	r1, r5
 801a6e6:	4640      	mov	r0, r8
 801a6e8:	4798      	blx	r3
 801a6ea:	2800      	cmp	r0, #0
 801a6ec:	d0d0      	beq.n	801a690 <_scanf_chars+0x30>
 801a6ee:	6823      	ldr	r3, [r4, #0]
 801a6f0:	f013 0310 	ands.w	r3, r3, #16
 801a6f4:	d105      	bne.n	801a702 <_scanf_chars+0xa2>
 801a6f6:	68e2      	ldr	r2, [r4, #12]
 801a6f8:	3201      	adds	r2, #1
 801a6fa:	60e2      	str	r2, [r4, #12]
 801a6fc:	69a2      	ldr	r2, [r4, #24]
 801a6fe:	b102      	cbz	r2, 801a702 <_scanf_chars+0xa2>
 801a700:	7033      	strb	r3, [r6, #0]
 801a702:	6923      	ldr	r3, [r4, #16]
 801a704:	441f      	add	r7, r3
 801a706:	6127      	str	r7, [r4, #16]
 801a708:	2000      	movs	r0, #0
 801a70a:	e7cb      	b.n	801a6a4 <_scanf_chars+0x44>
 801a70c:	0801c9c1 	.word	0x0801c9c1

0801a710 <_scanf_i>:
 801a710:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a714:	4698      	mov	r8, r3
 801a716:	4b74      	ldr	r3, [pc, #464]	; (801a8e8 <_scanf_i+0x1d8>)
 801a718:	460c      	mov	r4, r1
 801a71a:	4682      	mov	sl, r0
 801a71c:	4616      	mov	r6, r2
 801a71e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 801a722:	b087      	sub	sp, #28
 801a724:	ab03      	add	r3, sp, #12
 801a726:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801a72a:	4b70      	ldr	r3, [pc, #448]	; (801a8ec <_scanf_i+0x1dc>)
 801a72c:	69a1      	ldr	r1, [r4, #24]
 801a72e:	4a70      	ldr	r2, [pc, #448]	; (801a8f0 <_scanf_i+0x1e0>)
 801a730:	2903      	cmp	r1, #3
 801a732:	bf18      	it	ne
 801a734:	461a      	movne	r2, r3
 801a736:	68a3      	ldr	r3, [r4, #8]
 801a738:	9201      	str	r2, [sp, #4]
 801a73a:	1e5a      	subs	r2, r3, #1
 801a73c:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801a740:	bf88      	it	hi
 801a742:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 801a746:	4627      	mov	r7, r4
 801a748:	bf82      	ittt	hi
 801a74a:	eb03 0905 	addhi.w	r9, r3, r5
 801a74e:	f240 135d 	movwhi	r3, #349	; 0x15d
 801a752:	60a3      	strhi	r3, [r4, #8]
 801a754:	f857 3b1c 	ldr.w	r3, [r7], #28
 801a758:	f443 6350 	orr.w	r3, r3, #3328	; 0xd00
 801a75c:	bf98      	it	ls
 801a75e:	f04f 0900 	movls.w	r9, #0
 801a762:	6023      	str	r3, [r4, #0]
 801a764:	463d      	mov	r5, r7
 801a766:	f04f 0b00 	mov.w	fp, #0
 801a76a:	6831      	ldr	r1, [r6, #0]
 801a76c:	ab03      	add	r3, sp, #12
 801a76e:	7809      	ldrb	r1, [r1, #0]
 801a770:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 801a774:	2202      	movs	r2, #2
 801a776:	f7e5 fd53 	bl	8000220 <memchr>
 801a77a:	b328      	cbz	r0, 801a7c8 <_scanf_i+0xb8>
 801a77c:	f1bb 0f01 	cmp.w	fp, #1
 801a780:	d159      	bne.n	801a836 <_scanf_i+0x126>
 801a782:	6862      	ldr	r2, [r4, #4]
 801a784:	b92a      	cbnz	r2, 801a792 <_scanf_i+0x82>
 801a786:	6822      	ldr	r2, [r4, #0]
 801a788:	2308      	movs	r3, #8
 801a78a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 801a78e:	6063      	str	r3, [r4, #4]
 801a790:	6022      	str	r2, [r4, #0]
 801a792:	6822      	ldr	r2, [r4, #0]
 801a794:	f422 62a0 	bic.w	r2, r2, #1280	; 0x500
 801a798:	6022      	str	r2, [r4, #0]
 801a79a:	68a2      	ldr	r2, [r4, #8]
 801a79c:	1e51      	subs	r1, r2, #1
 801a79e:	60a1      	str	r1, [r4, #8]
 801a7a0:	b192      	cbz	r2, 801a7c8 <_scanf_i+0xb8>
 801a7a2:	6832      	ldr	r2, [r6, #0]
 801a7a4:	1c51      	adds	r1, r2, #1
 801a7a6:	6031      	str	r1, [r6, #0]
 801a7a8:	7812      	ldrb	r2, [r2, #0]
 801a7aa:	f805 2b01 	strb.w	r2, [r5], #1
 801a7ae:	6872      	ldr	r2, [r6, #4]
 801a7b0:	3a01      	subs	r2, #1
 801a7b2:	2a00      	cmp	r2, #0
 801a7b4:	6072      	str	r2, [r6, #4]
 801a7b6:	dc07      	bgt.n	801a7c8 <_scanf_i+0xb8>
 801a7b8:	f8d4 2180 	ldr.w	r2, [r4, #384]	; 0x180
 801a7bc:	4631      	mov	r1, r6
 801a7be:	4650      	mov	r0, sl
 801a7c0:	4790      	blx	r2
 801a7c2:	2800      	cmp	r0, #0
 801a7c4:	f040 8085 	bne.w	801a8d2 <_scanf_i+0x1c2>
 801a7c8:	f10b 0b01 	add.w	fp, fp, #1
 801a7cc:	f1bb 0f03 	cmp.w	fp, #3
 801a7d0:	d1cb      	bne.n	801a76a <_scanf_i+0x5a>
 801a7d2:	6863      	ldr	r3, [r4, #4]
 801a7d4:	b90b      	cbnz	r3, 801a7da <_scanf_i+0xca>
 801a7d6:	230a      	movs	r3, #10
 801a7d8:	6063      	str	r3, [r4, #4]
 801a7da:	6863      	ldr	r3, [r4, #4]
 801a7dc:	4945      	ldr	r1, [pc, #276]	; (801a8f4 <_scanf_i+0x1e4>)
 801a7de:	6960      	ldr	r0, [r4, #20]
 801a7e0:	1ac9      	subs	r1, r1, r3
 801a7e2:	f000 f89b 	bl	801a91c <__sccl>
 801a7e6:	f04f 0b00 	mov.w	fp, #0
 801a7ea:	68a3      	ldr	r3, [r4, #8]
 801a7ec:	6822      	ldr	r2, [r4, #0]
 801a7ee:	2b00      	cmp	r3, #0
 801a7f0:	d03d      	beq.n	801a86e <_scanf_i+0x15e>
 801a7f2:	6831      	ldr	r1, [r6, #0]
 801a7f4:	6960      	ldr	r0, [r4, #20]
 801a7f6:	f891 c000 	ldrb.w	ip, [r1]
 801a7fa:	f810 000c 	ldrb.w	r0, [r0, ip]
 801a7fe:	2800      	cmp	r0, #0
 801a800:	d035      	beq.n	801a86e <_scanf_i+0x15e>
 801a802:	f1bc 0f30 	cmp.w	ip, #48	; 0x30
 801a806:	d124      	bne.n	801a852 <_scanf_i+0x142>
 801a808:	0510      	lsls	r0, r2, #20
 801a80a:	d522      	bpl.n	801a852 <_scanf_i+0x142>
 801a80c:	f10b 0b01 	add.w	fp, fp, #1
 801a810:	f1b9 0f00 	cmp.w	r9, #0
 801a814:	d003      	beq.n	801a81e <_scanf_i+0x10e>
 801a816:	3301      	adds	r3, #1
 801a818:	f109 39ff 	add.w	r9, r9, #4294967295
 801a81c:	60a3      	str	r3, [r4, #8]
 801a81e:	6873      	ldr	r3, [r6, #4]
 801a820:	3b01      	subs	r3, #1
 801a822:	2b00      	cmp	r3, #0
 801a824:	6073      	str	r3, [r6, #4]
 801a826:	dd1b      	ble.n	801a860 <_scanf_i+0x150>
 801a828:	6833      	ldr	r3, [r6, #0]
 801a82a:	3301      	adds	r3, #1
 801a82c:	6033      	str	r3, [r6, #0]
 801a82e:	68a3      	ldr	r3, [r4, #8]
 801a830:	3b01      	subs	r3, #1
 801a832:	60a3      	str	r3, [r4, #8]
 801a834:	e7d9      	b.n	801a7ea <_scanf_i+0xda>
 801a836:	f1bb 0f02 	cmp.w	fp, #2
 801a83a:	d1ae      	bne.n	801a79a <_scanf_i+0x8a>
 801a83c:	6822      	ldr	r2, [r4, #0]
 801a83e:	f402 61c0 	and.w	r1, r2, #1536	; 0x600
 801a842:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
 801a846:	d1bf      	bne.n	801a7c8 <_scanf_i+0xb8>
 801a848:	2310      	movs	r3, #16
 801a84a:	6063      	str	r3, [r4, #4]
 801a84c:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 801a850:	e7a2      	b.n	801a798 <_scanf_i+0x88>
 801a852:	f422 6210 	bic.w	r2, r2, #2304	; 0x900
 801a856:	6022      	str	r2, [r4, #0]
 801a858:	780b      	ldrb	r3, [r1, #0]
 801a85a:	f805 3b01 	strb.w	r3, [r5], #1
 801a85e:	e7de      	b.n	801a81e <_scanf_i+0x10e>
 801a860:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 801a864:	4631      	mov	r1, r6
 801a866:	4650      	mov	r0, sl
 801a868:	4798      	blx	r3
 801a86a:	2800      	cmp	r0, #0
 801a86c:	d0df      	beq.n	801a82e <_scanf_i+0x11e>
 801a86e:	6823      	ldr	r3, [r4, #0]
 801a870:	05d9      	lsls	r1, r3, #23
 801a872:	d50d      	bpl.n	801a890 <_scanf_i+0x180>
 801a874:	42bd      	cmp	r5, r7
 801a876:	d909      	bls.n	801a88c <_scanf_i+0x17c>
 801a878:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801a87c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801a880:	4632      	mov	r2, r6
 801a882:	4650      	mov	r0, sl
 801a884:	4798      	blx	r3
 801a886:	f105 39ff 	add.w	r9, r5, #4294967295
 801a88a:	464d      	mov	r5, r9
 801a88c:	42bd      	cmp	r5, r7
 801a88e:	d028      	beq.n	801a8e2 <_scanf_i+0x1d2>
 801a890:	6822      	ldr	r2, [r4, #0]
 801a892:	f012 0210 	ands.w	r2, r2, #16
 801a896:	d113      	bne.n	801a8c0 <_scanf_i+0x1b0>
 801a898:	702a      	strb	r2, [r5, #0]
 801a89a:	6863      	ldr	r3, [r4, #4]
 801a89c:	9e01      	ldr	r6, [sp, #4]
 801a89e:	4639      	mov	r1, r7
 801a8a0:	4650      	mov	r0, sl
 801a8a2:	47b0      	blx	r6
 801a8a4:	f8d8 3000 	ldr.w	r3, [r8]
 801a8a8:	6821      	ldr	r1, [r4, #0]
 801a8aa:	1d1a      	adds	r2, r3, #4
 801a8ac:	f8c8 2000 	str.w	r2, [r8]
 801a8b0:	f011 0f20 	tst.w	r1, #32
 801a8b4:	681b      	ldr	r3, [r3, #0]
 801a8b6:	d00f      	beq.n	801a8d8 <_scanf_i+0x1c8>
 801a8b8:	6018      	str	r0, [r3, #0]
 801a8ba:	68e3      	ldr	r3, [r4, #12]
 801a8bc:	3301      	adds	r3, #1
 801a8be:	60e3      	str	r3, [r4, #12]
 801a8c0:	1bed      	subs	r5, r5, r7
 801a8c2:	44ab      	add	fp, r5
 801a8c4:	6925      	ldr	r5, [r4, #16]
 801a8c6:	445d      	add	r5, fp
 801a8c8:	6125      	str	r5, [r4, #16]
 801a8ca:	2000      	movs	r0, #0
 801a8cc:	b007      	add	sp, #28
 801a8ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a8d2:	f04f 0b00 	mov.w	fp, #0
 801a8d6:	e7ca      	b.n	801a86e <_scanf_i+0x15e>
 801a8d8:	07ca      	lsls	r2, r1, #31
 801a8da:	bf4c      	ite	mi
 801a8dc:	8018      	strhmi	r0, [r3, #0]
 801a8de:	6018      	strpl	r0, [r3, #0]
 801a8e0:	e7eb      	b.n	801a8ba <_scanf_i+0x1aa>
 801a8e2:	2001      	movs	r0, #1
 801a8e4:	e7f2      	b.n	801a8cc <_scanf_i+0x1bc>
 801a8e6:	bf00      	nop
 801a8e8:	0801c7b4 	.word	0x0801c7b4
 801a8ec:	08017a51 	.word	0x08017a51
 801a8f0:	08017941 	.word	0x08017941
 801a8f4:	0801ce86 	.word	0x0801ce86

0801a8f8 <_read_r>:
 801a8f8:	b538      	push	{r3, r4, r5, lr}
 801a8fa:	4d07      	ldr	r5, [pc, #28]	; (801a918 <_read_r+0x20>)
 801a8fc:	4604      	mov	r4, r0
 801a8fe:	4608      	mov	r0, r1
 801a900:	4611      	mov	r1, r2
 801a902:	2200      	movs	r2, #0
 801a904:	602a      	str	r2, [r5, #0]
 801a906:	461a      	mov	r2, r3
 801a908:	f7e8 feae 	bl	8003668 <_read>
 801a90c:	1c43      	adds	r3, r0, #1
 801a90e:	d102      	bne.n	801a916 <_read_r+0x1e>
 801a910:	682b      	ldr	r3, [r5, #0]
 801a912:	b103      	cbz	r3, 801a916 <_read_r+0x1e>
 801a914:	6023      	str	r3, [r4, #0]
 801a916:	bd38      	pop	{r3, r4, r5, pc}
 801a918:	200073a0 	.word	0x200073a0

0801a91c <__sccl>:
 801a91c:	b570      	push	{r4, r5, r6, lr}
 801a91e:	780b      	ldrb	r3, [r1, #0]
 801a920:	4604      	mov	r4, r0
 801a922:	2b5e      	cmp	r3, #94	; 0x5e
 801a924:	bf0b      	itete	eq
 801a926:	784b      	ldrbeq	r3, [r1, #1]
 801a928:	1c48      	addne	r0, r1, #1
 801a92a:	1c88      	addeq	r0, r1, #2
 801a92c:	2200      	movne	r2, #0
 801a92e:	bf08      	it	eq
 801a930:	2201      	moveq	r2, #1
 801a932:	1e61      	subs	r1, r4, #1
 801a934:	f104 05ff 	add.w	r5, r4, #255	; 0xff
 801a938:	f801 2f01 	strb.w	r2, [r1, #1]!
 801a93c:	42a9      	cmp	r1, r5
 801a93e:	d1fb      	bne.n	801a938 <__sccl+0x1c>
 801a940:	b90b      	cbnz	r3, 801a946 <__sccl+0x2a>
 801a942:	3801      	subs	r0, #1
 801a944:	bd70      	pop	{r4, r5, r6, pc}
 801a946:	f082 0101 	eor.w	r1, r2, #1
 801a94a:	54e1      	strb	r1, [r4, r3]
 801a94c:	1c42      	adds	r2, r0, #1
 801a94e:	f812 5c01 	ldrb.w	r5, [r2, #-1]
 801a952:	2d2d      	cmp	r5, #45	; 0x2d
 801a954:	f102 36ff 	add.w	r6, r2, #4294967295
 801a958:	4610      	mov	r0, r2
 801a95a:	d006      	beq.n	801a96a <__sccl+0x4e>
 801a95c:	2d5d      	cmp	r5, #93	; 0x5d
 801a95e:	d0f1      	beq.n	801a944 <__sccl+0x28>
 801a960:	b90d      	cbnz	r5, 801a966 <__sccl+0x4a>
 801a962:	4630      	mov	r0, r6
 801a964:	e7ee      	b.n	801a944 <__sccl+0x28>
 801a966:	462b      	mov	r3, r5
 801a968:	e7ef      	b.n	801a94a <__sccl+0x2e>
 801a96a:	7816      	ldrb	r6, [r2, #0]
 801a96c:	2e5d      	cmp	r6, #93	; 0x5d
 801a96e:	d0fa      	beq.n	801a966 <__sccl+0x4a>
 801a970:	42b3      	cmp	r3, r6
 801a972:	dcf8      	bgt.n	801a966 <__sccl+0x4a>
 801a974:	4618      	mov	r0, r3
 801a976:	3001      	adds	r0, #1
 801a978:	4286      	cmp	r6, r0
 801a97a:	5421      	strb	r1, [r4, r0]
 801a97c:	dcfb      	bgt.n	801a976 <__sccl+0x5a>
 801a97e:	43d8      	mvns	r0, r3
 801a980:	4430      	add	r0, r6
 801a982:	1c5d      	adds	r5, r3, #1
 801a984:	42b3      	cmp	r3, r6
 801a986:	bfa8      	it	ge
 801a988:	2000      	movge	r0, #0
 801a98a:	182b      	adds	r3, r5, r0
 801a98c:	3202      	adds	r2, #2
 801a98e:	e7de      	b.n	801a94e <__sccl+0x32>

0801a990 <__submore>:
 801a990:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a994:	460c      	mov	r4, r1
 801a996:	6b49      	ldr	r1, [r1, #52]	; 0x34
 801a998:	f104 0344 	add.w	r3, r4, #68	; 0x44
 801a99c:	4299      	cmp	r1, r3
 801a99e:	d11d      	bne.n	801a9dc <__submore+0x4c>
 801a9a0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 801a9a4:	f7fb f84a 	bl	8015a3c <_malloc_r>
 801a9a8:	b918      	cbnz	r0, 801a9b2 <__submore+0x22>
 801a9aa:	f04f 30ff 	mov.w	r0, #4294967295
 801a9ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a9b2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 801a9b6:	63a3      	str	r3, [r4, #56]	; 0x38
 801a9b8:	f894 3046 	ldrb.w	r3, [r4, #70]	; 0x46
 801a9bc:	6360      	str	r0, [r4, #52]	; 0x34
 801a9be:	f880 33ff 	strb.w	r3, [r0, #1023]	; 0x3ff
 801a9c2:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
 801a9c6:	f880 33fe 	strb.w	r3, [r0, #1022]	; 0x3fe
 801a9ca:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
 801a9ce:	f880 33fd 	strb.w	r3, [r0, #1021]	; 0x3fd
 801a9d2:	f200 30fd 	addw	r0, r0, #1021	; 0x3fd
 801a9d6:	6020      	str	r0, [r4, #0]
 801a9d8:	2000      	movs	r0, #0
 801a9da:	e7e8      	b.n	801a9ae <__submore+0x1e>
 801a9dc:	6ba6      	ldr	r6, [r4, #56]	; 0x38
 801a9de:	0077      	lsls	r7, r6, #1
 801a9e0:	463a      	mov	r2, r7
 801a9e2:	f7ff f98f 	bl	8019d04 <_realloc_r>
 801a9e6:	4605      	mov	r5, r0
 801a9e8:	2800      	cmp	r0, #0
 801a9ea:	d0de      	beq.n	801a9aa <__submore+0x1a>
 801a9ec:	eb00 0806 	add.w	r8, r0, r6
 801a9f0:	4601      	mov	r1, r0
 801a9f2:	4632      	mov	r2, r6
 801a9f4:	4640      	mov	r0, r8
 801a9f6:	f7fa ffa1 	bl	801593c <memcpy>
 801a9fa:	e9c4 570d 	strd	r5, r7, [r4, #52]	; 0x34
 801a9fe:	f8c4 8000 	str.w	r8, [r4]
 801aa02:	e7e9      	b.n	801a9d8 <__submore+0x48>

0801aa04 <__ascii_wctomb>:
 801aa04:	b149      	cbz	r1, 801aa1a <__ascii_wctomb+0x16>
 801aa06:	2aff      	cmp	r2, #255	; 0xff
 801aa08:	bf85      	ittet	hi
 801aa0a:	238a      	movhi	r3, #138	; 0x8a
 801aa0c:	6003      	strhi	r3, [r0, #0]
 801aa0e:	700a      	strbls	r2, [r1, #0]
 801aa10:	f04f 30ff 	movhi.w	r0, #4294967295
 801aa14:	bf98      	it	ls
 801aa16:	2001      	movls	r0, #1
 801aa18:	4770      	bx	lr
 801aa1a:	4608      	mov	r0, r1
 801aa1c:	4770      	bx	lr
	...

0801aa20 <_fstat_r>:
 801aa20:	b538      	push	{r3, r4, r5, lr}
 801aa22:	4d07      	ldr	r5, [pc, #28]	; (801aa40 <_fstat_r+0x20>)
 801aa24:	2300      	movs	r3, #0
 801aa26:	4604      	mov	r4, r0
 801aa28:	4608      	mov	r0, r1
 801aa2a:	4611      	mov	r1, r2
 801aa2c:	602b      	str	r3, [r5, #0]
 801aa2e:	f7e8 fe60 	bl	80036f2 <_fstat>
 801aa32:	1c43      	adds	r3, r0, #1
 801aa34:	d102      	bne.n	801aa3c <_fstat_r+0x1c>
 801aa36:	682b      	ldr	r3, [r5, #0]
 801aa38:	b103      	cbz	r3, 801aa3c <_fstat_r+0x1c>
 801aa3a:	6023      	str	r3, [r4, #0]
 801aa3c:	bd38      	pop	{r3, r4, r5, pc}
 801aa3e:	bf00      	nop
 801aa40:	200073a0 	.word	0x200073a0

0801aa44 <_isatty_r>:
 801aa44:	b538      	push	{r3, r4, r5, lr}
 801aa46:	4d06      	ldr	r5, [pc, #24]	; (801aa60 <_isatty_r+0x1c>)
 801aa48:	2300      	movs	r3, #0
 801aa4a:	4604      	mov	r4, r0
 801aa4c:	4608      	mov	r0, r1
 801aa4e:	602b      	str	r3, [r5, #0]
 801aa50:	f7e8 fe5f 	bl	8003712 <_isatty>
 801aa54:	1c43      	adds	r3, r0, #1
 801aa56:	d102      	bne.n	801aa5e <_isatty_r+0x1a>
 801aa58:	682b      	ldr	r3, [r5, #0]
 801aa5a:	b103      	cbz	r3, 801aa5e <_isatty_r+0x1a>
 801aa5c:	6023      	str	r3, [r4, #0]
 801aa5e:	bd38      	pop	{r3, r4, r5, pc}
 801aa60:	200073a0 	.word	0x200073a0

0801aa64 <_malloc_usable_size_r>:
 801aa64:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801aa68:	1f18      	subs	r0, r3, #4
 801aa6a:	2b00      	cmp	r3, #0
 801aa6c:	bfbc      	itt	lt
 801aa6e:	580b      	ldrlt	r3, [r1, r0]
 801aa70:	18c0      	addlt	r0, r0, r3
 801aa72:	4770      	bx	lr

0801aa74 <_init>:
 801aa74:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa76:	bf00      	nop
 801aa78:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801aa7a:	bc08      	pop	{r3}
 801aa7c:	469e      	mov	lr, r3
 801aa7e:	4770      	bx	lr

0801aa80 <_fini>:
 801aa80:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801aa82:	bf00      	nop
 801aa84:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801aa86:	bc08      	pop	{r3}
 801aa88:	469e      	mov	lr, r3
 801aa8a:	4770      	bx	lr
