;buildInfoPackage: chisel3, version: 3.4.3, scalaVersion: 2.12.12, sbtVersion: 1.3.10
circuit short2bfloatComb : 
  module PriorArbiter : 
    input clock : Clock
    input reset : Reset
    output io : {flip selectIn : UInt<16>, selectOut : UInt<16>}
    
    node _T = sub(io.selectIn, UInt<16>("h01")) @[ChiselLib.scala 14:31]
    node makeup = tail(_T, 1) @[ChiselLib.scala 14:31]
    node _T_1 = not(makeup) @[ChiselLib.scala 15:36]
    node _T_2 = and(io.selectIn, _T_1) @[ChiselLib.scala 15:34]
    io.selectOut <= _T_2 @[ChiselLib.scala 15:21]
    
  module Pos2Bin : 
    input clock : Clock
    input reset : Reset
    output io : {flip selectIn : UInt<16>, selectOut : UInt<4>}
    
    wire TmpContainer : UInt<4>[16][5] @[ChiselLib.scala 24:30]
    wire Reducted : UInt<1>[16][5] @[ChiselLib.scala 25:26]
    Reducted[0][0] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][0] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][1] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][1] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][2] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][2] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][3] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][3] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][4] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][4] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][5] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][5] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][6] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][6] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][7] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][7] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][8] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][8] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][9] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][9] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][10] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][10] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][11] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][11] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][12] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][12] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][13] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][13] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][14] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][14] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[0][15] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[0][15] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][0] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][0] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][1] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][1] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][2] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][2] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][3] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][3] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][4] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][4] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][5] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][5] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][6] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][6] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][7] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][7] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][8] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][8] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][9] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][9] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][10] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][10] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][11] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][11] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][12] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][12] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][13] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][13] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][14] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][14] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[1][15] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[1][15] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][0] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][0] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][1] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][1] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][2] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][2] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][3] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][3] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][4] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][4] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][5] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][5] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][6] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][6] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][7] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][7] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][8] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][8] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][9] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][9] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][10] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][10] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][11] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][11] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][12] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][12] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][13] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][13] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][14] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][14] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[2][15] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[2][15] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][0] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][0] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][1] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][1] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][2] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][2] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][3] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][3] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][4] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][4] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][5] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][5] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][6] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][6] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][7] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][7] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][8] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][8] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][9] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][9] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][10] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][10] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][11] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][11] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][12] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][12] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][13] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][13] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][14] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][14] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[3][15] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[3][15] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][0] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][0] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][1] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][1] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][2] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][2] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][3] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][3] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][4] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][4] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][5] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][5] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][6] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][6] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][7] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][7] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][8] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][8] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][9] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][9] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][10] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][10] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][11] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][11] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][12] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][12] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][13] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][13] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][14] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][14] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    Reducted[4][15] <= UInt<1>("h00") @[ChiselLib.scala 28:31]
    TmpContainer[4][15] <= UInt<4>("h00") @[ChiselLib.scala 30:39]
    node _T = bits(io.selectIn, 0, 0) @[ChiselLib.scala 35:40]
    Reducted[0][0] <= _T @[ChiselLib.scala 35:27]
    node _T_1 = bits(io.selectIn, 1, 1) @[ChiselLib.scala 35:40]
    Reducted[0][1] <= _T_1 @[ChiselLib.scala 35:27]
    node _T_2 = bits(io.selectIn, 2, 2) @[ChiselLib.scala 35:40]
    Reducted[0][2] <= _T_2 @[ChiselLib.scala 35:27]
    node _T_3 = bits(io.selectIn, 3, 3) @[ChiselLib.scala 35:40]
    Reducted[0][3] <= _T_3 @[ChiselLib.scala 35:27]
    node _T_4 = bits(io.selectIn, 4, 4) @[ChiselLib.scala 35:40]
    Reducted[0][4] <= _T_4 @[ChiselLib.scala 35:27]
    node _T_5 = bits(io.selectIn, 5, 5) @[ChiselLib.scala 35:40]
    Reducted[0][5] <= _T_5 @[ChiselLib.scala 35:27]
    node _T_6 = bits(io.selectIn, 6, 6) @[ChiselLib.scala 35:40]
    Reducted[0][6] <= _T_6 @[ChiselLib.scala 35:27]
    node _T_7 = bits(io.selectIn, 7, 7) @[ChiselLib.scala 35:40]
    Reducted[0][7] <= _T_7 @[ChiselLib.scala 35:27]
    node _T_8 = bits(io.selectIn, 8, 8) @[ChiselLib.scala 35:40]
    Reducted[0][8] <= _T_8 @[ChiselLib.scala 35:27]
    node _T_9 = bits(io.selectIn, 9, 9) @[ChiselLib.scala 35:40]
    Reducted[0][9] <= _T_9 @[ChiselLib.scala 35:27]
    node _T_10 = bits(io.selectIn, 10, 10) @[ChiselLib.scala 35:40]
    Reducted[0][10] <= _T_10 @[ChiselLib.scala 35:27]
    node _T_11 = bits(io.selectIn, 11, 11) @[ChiselLib.scala 35:40]
    Reducted[0][11] <= _T_11 @[ChiselLib.scala 35:27]
    node _T_12 = bits(io.selectIn, 12, 12) @[ChiselLib.scala 35:40]
    Reducted[0][12] <= _T_12 @[ChiselLib.scala 35:27]
    node _T_13 = bits(io.selectIn, 13, 13) @[ChiselLib.scala 35:40]
    Reducted[0][13] <= _T_13 @[ChiselLib.scala 35:27]
    node _T_14 = bits(io.selectIn, 14, 14) @[ChiselLib.scala 35:40]
    Reducted[0][14] <= _T_14 @[ChiselLib.scala 35:27]
    node _T_15 = bits(io.selectIn, 15, 15) @[ChiselLib.scala 35:40]
    Reducted[0][15] <= _T_15 @[ChiselLib.scala 35:27]
    node _T_16 = or(Reducted[0][0], Reducted[0][1]) @[ChiselLib.scala 42:51]
    Reducted[1][0] <= _T_16 @[ChiselLib.scala 42:31]
    node _T_17 = eq(Reducted[0][1], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_17 : @[ChiselLib.scala 43:54]
      node _T_18 = dshl(TmpContainer[0][1], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_19 = or(_T_18, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][0] <= _T_19 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_20 = dshl(TmpContainer[0][0], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][0] <= _T_20 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_21 = or(Reducted[0][2], Reducted[0][3]) @[ChiselLib.scala 42:51]
    Reducted[1][1] <= _T_21 @[ChiselLib.scala 42:31]
    node _T_22 = eq(Reducted[0][3], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_22 : @[ChiselLib.scala 43:54]
      node _T_23 = dshl(TmpContainer[0][3], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_24 = or(_T_23, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][1] <= _T_24 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_25 = dshl(TmpContainer[0][2], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][1] <= _T_25 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_26 = or(Reducted[0][4], Reducted[0][5]) @[ChiselLib.scala 42:51]
    Reducted[1][2] <= _T_26 @[ChiselLib.scala 42:31]
    node _T_27 = eq(Reducted[0][5], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_27 : @[ChiselLib.scala 43:54]
      node _T_28 = dshl(TmpContainer[0][5], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_29 = or(_T_28, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][2] <= _T_29 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_30 = dshl(TmpContainer[0][4], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][2] <= _T_30 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_31 = or(Reducted[0][6], Reducted[0][7]) @[ChiselLib.scala 42:51]
    Reducted[1][3] <= _T_31 @[ChiselLib.scala 42:31]
    node _T_32 = eq(Reducted[0][7], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_32 : @[ChiselLib.scala 43:54]
      node _T_33 = dshl(TmpContainer[0][7], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_34 = or(_T_33, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][3] <= _T_34 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_35 = dshl(TmpContainer[0][6], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][3] <= _T_35 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_36 = or(Reducted[0][8], Reducted[0][9]) @[ChiselLib.scala 42:51]
    Reducted[1][4] <= _T_36 @[ChiselLib.scala 42:31]
    node _T_37 = eq(Reducted[0][9], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_37 : @[ChiselLib.scala 43:54]
      node _T_38 = dshl(TmpContainer[0][9], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_39 = or(_T_38, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][4] <= _T_39 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_40 = dshl(TmpContainer[0][8], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][4] <= _T_40 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_41 = or(Reducted[0][10], Reducted[0][11]) @[ChiselLib.scala 42:51]
    Reducted[1][5] <= _T_41 @[ChiselLib.scala 42:31]
    node _T_42 = eq(Reducted[0][11], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_42 : @[ChiselLib.scala 43:54]
      node _T_43 = dshl(TmpContainer[0][11], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_44 = or(_T_43, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][5] <= _T_44 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_45 = dshl(TmpContainer[0][10], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][5] <= _T_45 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_46 = or(Reducted[0][12], Reducted[0][13]) @[ChiselLib.scala 42:51]
    Reducted[1][6] <= _T_46 @[ChiselLib.scala 42:31]
    node _T_47 = eq(Reducted[0][13], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_47 : @[ChiselLib.scala 43:54]
      node _T_48 = dshl(TmpContainer[0][13], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_49 = or(_T_48, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][6] <= _T_49 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_50 = dshl(TmpContainer[0][12], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][6] <= _T_50 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_51 = or(Reducted[0][14], Reducted[0][15]) @[ChiselLib.scala 42:51]
    Reducted[1][7] <= _T_51 @[ChiselLib.scala 42:31]
    node _T_52 = eq(Reducted[0][15], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_52 : @[ChiselLib.scala 43:54]
      node _T_53 = dshl(TmpContainer[0][15], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_54 = or(_T_53, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[1][7] <= _T_54 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_55 = dshl(TmpContainer[0][14], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[1][7] <= _T_55 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_56 = or(Reducted[1][0], Reducted[1][1]) @[ChiselLib.scala 42:51]
    Reducted[2][0] <= _T_56 @[ChiselLib.scala 42:31]
    node _T_57 = eq(Reducted[1][1], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_57 : @[ChiselLib.scala 43:54]
      node _T_58 = dshl(TmpContainer[1][1], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_59 = or(_T_58, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[2][0] <= _T_59 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_60 = dshl(TmpContainer[1][0], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[2][0] <= _T_60 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_61 = or(Reducted[1][2], Reducted[1][3]) @[ChiselLib.scala 42:51]
    Reducted[2][1] <= _T_61 @[ChiselLib.scala 42:31]
    node _T_62 = eq(Reducted[1][3], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_62 : @[ChiselLib.scala 43:54]
      node _T_63 = dshl(TmpContainer[1][3], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_64 = or(_T_63, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[2][1] <= _T_64 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_65 = dshl(TmpContainer[1][2], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[2][1] <= _T_65 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_66 = or(Reducted[1][4], Reducted[1][5]) @[ChiselLib.scala 42:51]
    Reducted[2][2] <= _T_66 @[ChiselLib.scala 42:31]
    node _T_67 = eq(Reducted[1][5], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_67 : @[ChiselLib.scala 43:54]
      node _T_68 = dshl(TmpContainer[1][5], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_69 = or(_T_68, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[2][2] <= _T_69 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_70 = dshl(TmpContainer[1][4], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[2][2] <= _T_70 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_71 = or(Reducted[1][6], Reducted[1][7]) @[ChiselLib.scala 42:51]
    Reducted[2][3] <= _T_71 @[ChiselLib.scala 42:31]
    node _T_72 = eq(Reducted[1][7], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_72 : @[ChiselLib.scala 43:54]
      node _T_73 = dshl(TmpContainer[1][7], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_74 = or(_T_73, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[2][3] <= _T_74 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_75 = dshl(TmpContainer[1][6], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[2][3] <= _T_75 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_76 = or(Reducted[2][0], Reducted[2][1]) @[ChiselLib.scala 42:51]
    Reducted[3][0] <= _T_76 @[ChiselLib.scala 42:31]
    node _T_77 = eq(Reducted[2][1], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_77 : @[ChiselLib.scala 43:54]
      node _T_78 = dshl(TmpContainer[2][1], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_79 = or(_T_78, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[3][0] <= _T_79 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_80 = dshl(TmpContainer[2][0], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[3][0] <= _T_80 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_81 = or(Reducted[2][2], Reducted[2][3]) @[ChiselLib.scala 42:51]
    Reducted[3][1] <= _T_81 @[ChiselLib.scala 42:31]
    node _T_82 = eq(Reducted[2][3], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_82 : @[ChiselLib.scala 43:54]
      node _T_83 = dshl(TmpContainer[2][3], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_84 = or(_T_83, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[3][1] <= _T_84 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_85 = dshl(TmpContainer[2][2], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[3][1] <= _T_85 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    node _T_86 = or(Reducted[3][0], Reducted[3][1]) @[ChiselLib.scala 42:51]
    Reducted[4][0] <= _T_86 @[ChiselLib.scala 42:31]
    node _T_87 = eq(Reducted[3][1], UInt<1>("h01")) @[ChiselLib.scala 43:42]
    when _T_87 : @[ChiselLib.scala 43:54]
      node _T_88 = dshl(TmpContainer[3][1], UInt<1>("h01")) @[ChiselLib.scala 44:66]
      node _T_89 = or(_T_88, UInt<4>("h01")) @[ChiselLib.scala 44:72]
      TmpContainer[4][0] <= _T_89 @[ChiselLib.scala 44:39]
      skip @[ChiselLib.scala 43:54]
    else : @[ChiselLib.scala 46:27]
      node _T_90 = dshl(TmpContainer[3][0], UInt<1>("h01")) @[ChiselLib.scala 47:64]
      TmpContainer[4][0] <= _T_90 @[ChiselLib.scala 47:39]
      skip @[ChiselLib.scala 46:27]
    wire reversedOut : UInt<1>[4] @[ChiselLib.scala 51:29]
    node _T_91 = bits(TmpContainer[4][0], 3, 3) @[ChiselLib.scala 53:65]
    reversedOut[0] <= _T_91 @[ChiselLib.scala 53:27]
    node _T_92 = bits(TmpContainer[4][0], 2, 2) @[ChiselLib.scala 53:65]
    reversedOut[1] <= _T_92 @[ChiselLib.scala 53:27]
    node _T_93 = bits(TmpContainer[4][0], 1, 1) @[ChiselLib.scala 53:65]
    reversedOut[2] <= _T_93 @[ChiselLib.scala 53:27]
    node _T_94 = bits(TmpContainer[4][0], 0, 0) @[ChiselLib.scala 53:65]
    reversedOut[3] <= _T_94 @[ChiselLib.scala 53:27]
    node lo = cat(reversedOut[1], reversedOut[0]) @[ChiselLib.scala 55:41]
    node hi = cat(reversedOut[3], reversedOut[2]) @[ChiselLib.scala 55:41]
    node _T_95 = cat(hi, lo) @[ChiselLib.scala 55:41]
    io.selectOut <= _T_95 @[ChiselLib.scala 55:21]
    
  module PriorMux : 
    input clock : Clock
    input reset : Reset
    output io : {flip selectIn : UInt<16>, selectOut : UInt<4>, selectOutVec : UInt<16>}
    
    inst priorityArbiter of PriorArbiter @[ChiselLib.scala 64:37]
    priorityArbiter.clock <= clock
    priorityArbiter.reset <= reset
    priorityArbiter.io.selectIn <= io.selectIn @[ChiselLib.scala 65:36]
    io.selectOutVec <= priorityArbiter.io.selectOut @[ChiselLib.scala 66:24]
    inst position2binary of Pos2Bin @[ChiselLib.scala 67:37]
    position2binary.clock <= clock
    position2binary.reset <= reset
    position2binary.io.selectIn <= priorityArbiter.io.selectOut @[ChiselLib.scala 68:36]
    io.selectOut <= position2binary.io.selectOut @[ChiselLib.scala 69:21]
    
  module short2bfloatComb : 
    input clock : Clock
    input reset : UInt<1>
    output io : {flip fpuA : UInt<16>, fpuC : UInt<16>}
    
    wire complementary : UInt<16> @[bfpu.scala 814:31]
    node _T = sub(io.fpuA, UInt<1>("h01")) @[bfpu.scala 815:34]
    node _T_1 = tail(_T, 1) @[bfpu.scala 815:34]
    node _T_2 = not(_T_1) @[bfpu.scala 815:25]
    complementary <= _T_2 @[bfpu.scala 815:22]
    wire muxIn : UInt<1>[16] @[bfpu.scala 816:23]
    inst pMux of PriorMux @[bfpu.scala 817:26]
    pMux.clock <= clock
    pMux.reset <= reset
    wire chosen : UInt<4> @[bfpu.scala 819:24]
    wire maskVec : UInt<16> @[bfpu.scala 821:25]
    wire tail : UInt<1>[7] @[bfpu.scala 823:22]
    wire expBits : UInt<8> @[bfpu.scala 824:25]
    node lo_lo_lo = cat(muxIn[1], muxIn[0]) @[bfpu.scala 826:33]
    node lo_lo_hi = cat(muxIn[3], muxIn[2]) @[bfpu.scala 826:33]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[bfpu.scala 826:33]
    node lo_hi_lo = cat(muxIn[5], muxIn[4]) @[bfpu.scala 826:33]
    node lo_hi_hi = cat(muxIn[7], muxIn[6]) @[bfpu.scala 826:33]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[bfpu.scala 826:33]
    node lo = cat(lo_hi, lo_lo) @[bfpu.scala 826:33]
    node hi_lo_lo = cat(muxIn[9], muxIn[8]) @[bfpu.scala 826:33]
    node hi_lo_hi = cat(muxIn[11], muxIn[10]) @[bfpu.scala 826:33]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[bfpu.scala 826:33]
    node hi_hi_lo = cat(muxIn[13], muxIn[12]) @[bfpu.scala 826:33]
    node hi_hi_hi = cat(muxIn[15], muxIn[14]) @[bfpu.scala 826:33]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[bfpu.scala 826:33]
    node hi = cat(hi_hi, hi_lo) @[bfpu.scala 826:33]
    node _T_3 = cat(hi, lo) @[bfpu.scala 826:33]
    pMux.io.selectIn <= _T_3 @[bfpu.scala 826:25]
    chosen <= pMux.io.selectOut @[bfpu.scala 827:15]
    node _T_4 = eq(io.fpuA, UInt<1>("h00")) @[bfpu.scala 831:21]
    when _T_4 : @[bfpu.scala 831:28]
      node hi_1 = cat(UInt<1>("h00"), UInt<8>("h00")) @[Cat.scala 30:58]
      node _T_5 = cat(hi_1, UInt<23>("h00")) @[Cat.scala 30:58]
      io.fpuC <= _T_5 @[bfpu.scala 832:20]
      maskVec <= UInt<1>("h00") @[bfpu.scala 833:20]
      node _T_6 = bits(complementary, 15, 15) @[bfpu.scala 835:40]
      muxIn[0] <= _T_6 @[bfpu.scala 835:25]
      node _T_7 = bits(complementary, 14, 14) @[bfpu.scala 835:40]
      muxIn[1] <= _T_7 @[bfpu.scala 835:25]
      node _T_8 = bits(complementary, 13, 13) @[bfpu.scala 835:40]
      muxIn[2] <= _T_8 @[bfpu.scala 835:25]
      node _T_9 = bits(complementary, 12, 12) @[bfpu.scala 835:40]
      muxIn[3] <= _T_9 @[bfpu.scala 835:25]
      node _T_10 = bits(complementary, 11, 11) @[bfpu.scala 835:40]
      muxIn[4] <= _T_10 @[bfpu.scala 835:25]
      node _T_11 = bits(complementary, 10, 10) @[bfpu.scala 835:40]
      muxIn[5] <= _T_11 @[bfpu.scala 835:25]
      node _T_12 = bits(complementary, 9, 9) @[bfpu.scala 835:40]
      muxIn[6] <= _T_12 @[bfpu.scala 835:25]
      node _T_13 = bits(complementary, 8, 8) @[bfpu.scala 835:40]
      muxIn[7] <= _T_13 @[bfpu.scala 835:25]
      node _T_14 = bits(complementary, 7, 7) @[bfpu.scala 835:40]
      muxIn[8] <= _T_14 @[bfpu.scala 835:25]
      node _T_15 = bits(complementary, 6, 6) @[bfpu.scala 835:40]
      muxIn[9] <= _T_15 @[bfpu.scala 835:25]
      node _T_16 = bits(complementary, 5, 5) @[bfpu.scala 835:40]
      muxIn[10] <= _T_16 @[bfpu.scala 835:25]
      node _T_17 = bits(complementary, 4, 4) @[bfpu.scala 835:40]
      muxIn[11] <= _T_17 @[bfpu.scala 835:25]
      node _T_18 = bits(complementary, 3, 3) @[bfpu.scala 835:40]
      muxIn[12] <= _T_18 @[bfpu.scala 835:25]
      node _T_19 = bits(complementary, 2, 2) @[bfpu.scala 835:40]
      muxIn[13] <= _T_19 @[bfpu.scala 835:25]
      node _T_20 = bits(complementary, 1, 1) @[bfpu.scala 835:40]
      muxIn[14] <= _T_20 @[bfpu.scala 835:25]
      node _T_21 = bits(complementary, 0, 0) @[bfpu.scala 835:40]
      muxIn[15] <= _T_21 @[bfpu.scala 835:25]
      tail[0] <= UInt<1>("h00") @[bfpu.scala 838:24]
      tail[1] <= UInt<1>("h00") @[bfpu.scala 838:24]
      tail[2] <= UInt<1>("h00") @[bfpu.scala 838:24]
      tail[3] <= UInt<1>("h00") @[bfpu.scala 838:24]
      tail[4] <= UInt<1>("h00") @[bfpu.scala 838:24]
      tail[5] <= UInt<1>("h00") @[bfpu.scala 838:24]
      tail[6] <= UInt<1>("h00") @[bfpu.scala 838:24]
      expBits <= UInt<1>("h00") @[bfpu.scala 840:20]
      skip @[bfpu.scala 831:28]
    else : @[bfpu.scala 842:19]
      node _T_22 = asSInt(io.fpuA) @[bfpu.scala 843:26]
      node _T_23 = lt(_T_22, asSInt(UInt<1>("h00"))) @[bfpu.scala 843:32]
      when _T_23 : @[bfpu.scala 843:37]
        node _T_24 = bits(complementary, 15, 15) @[bfpu.scala 845:44]
        muxIn[0] <= _T_24 @[bfpu.scala 845:29]
        node _T_25 = bits(complementary, 14, 14) @[bfpu.scala 845:44]
        muxIn[1] <= _T_25 @[bfpu.scala 845:29]
        node _T_26 = bits(complementary, 13, 13) @[bfpu.scala 845:44]
        muxIn[2] <= _T_26 @[bfpu.scala 845:29]
        node _T_27 = bits(complementary, 12, 12) @[bfpu.scala 845:44]
        muxIn[3] <= _T_27 @[bfpu.scala 845:29]
        node _T_28 = bits(complementary, 11, 11) @[bfpu.scala 845:44]
        muxIn[4] <= _T_28 @[bfpu.scala 845:29]
        node _T_29 = bits(complementary, 10, 10) @[bfpu.scala 845:44]
        muxIn[5] <= _T_29 @[bfpu.scala 845:29]
        node _T_30 = bits(complementary, 9, 9) @[bfpu.scala 845:44]
        muxIn[6] <= _T_30 @[bfpu.scala 845:29]
        node _T_31 = bits(complementary, 8, 8) @[bfpu.scala 845:44]
        muxIn[7] <= _T_31 @[bfpu.scala 845:29]
        node _T_32 = bits(complementary, 7, 7) @[bfpu.scala 845:44]
        muxIn[8] <= _T_32 @[bfpu.scala 845:29]
        node _T_33 = bits(complementary, 6, 6) @[bfpu.scala 845:44]
        muxIn[9] <= _T_33 @[bfpu.scala 845:29]
        node _T_34 = bits(complementary, 5, 5) @[bfpu.scala 845:44]
        muxIn[10] <= _T_34 @[bfpu.scala 845:29]
        node _T_35 = bits(complementary, 4, 4) @[bfpu.scala 845:44]
        muxIn[11] <= _T_35 @[bfpu.scala 845:29]
        node _T_36 = bits(complementary, 3, 3) @[bfpu.scala 845:44]
        muxIn[12] <= _T_36 @[bfpu.scala 845:29]
        node _T_37 = bits(complementary, 2, 2) @[bfpu.scala 845:44]
        muxIn[13] <= _T_37 @[bfpu.scala 845:29]
        node _T_38 = bits(complementary, 1, 1) @[bfpu.scala 845:44]
        muxIn[14] <= _T_38 @[bfpu.scala 845:29]
        node _T_39 = bits(complementary, 0, 0) @[bfpu.scala 845:44]
        muxIn[15] <= _T_39 @[bfpu.scala 845:29]
        node _T_40 = add(chosen, UInt<1>("h01")) @[bfpu.scala 847:50]
        node _T_41 = tail(_T_40, 1) @[bfpu.scala 847:50]
        node _T_42 = dshl(complementary, _T_41) @[bfpu.scala 847:41]
        maskVec <= _T_42 @[bfpu.scala 847:24]
        node _T_43 = bits(maskVec, 9, 9) @[bfpu.scala 849:37]
        tail[0] <= _T_43 @[bfpu.scala 849:28]
        node _T_44 = bits(maskVec, 10, 10) @[bfpu.scala 849:37]
        tail[1] <= _T_44 @[bfpu.scala 849:28]
        node _T_45 = bits(maskVec, 11, 11) @[bfpu.scala 849:37]
        tail[2] <= _T_45 @[bfpu.scala 849:28]
        node _T_46 = bits(maskVec, 12, 12) @[bfpu.scala 849:37]
        tail[3] <= _T_46 @[bfpu.scala 849:28]
        node _T_47 = bits(maskVec, 13, 13) @[bfpu.scala 849:37]
        tail[4] <= _T_47 @[bfpu.scala 849:28]
        node _T_48 = bits(maskVec, 14, 14) @[bfpu.scala 849:37]
        tail[5] <= _T_48 @[bfpu.scala 849:28]
        node _T_49 = bits(maskVec, 15, 15) @[bfpu.scala 849:37]
        tail[6] <= _T_49 @[bfpu.scala 849:28]
        node _T_50 = add(UInt<8>("h07f"), UInt<8>("h0f")) @[bfpu.scala 851:36]
        node _T_51 = tail(_T_50, 1) @[bfpu.scala 851:36]
        node _T_52 = sub(_T_51, chosen) @[bfpu.scala 851:46]
        node _T_53 = tail(_T_52, 1) @[bfpu.scala 851:46]
        expBits <= _T_53 @[bfpu.scala 851:24]
        node lo_hi_1 = cat(tail[2], tail[1]) @[bfpu.scala 852:52]
        node lo_1 = cat(lo_hi_1, tail[0]) @[bfpu.scala 852:52]
        node hi_lo_1 = cat(tail[4], tail[3]) @[bfpu.scala 852:52]
        node hi_hi_1 = cat(tail[6], tail[5]) @[bfpu.scala 852:52]
        node hi_2 = cat(hi_hi_1, hi_lo_1) @[bfpu.scala 852:52]
        node lo_2 = cat(hi_2, lo_1) @[bfpu.scala 852:52]
        node hi_3 = cat(UInt<1>("h01"), expBits) @[Cat.scala 30:58]
        node _T_54 = cat(hi_3, lo_2) @[Cat.scala 30:58]
        io.fpuC <= _T_54 @[bfpu.scala 852:24]
        skip @[bfpu.scala 843:37]
      else : @[bfpu.scala 854:23]
        node _T_55 = bits(io.fpuA, 15, 15) @[bfpu.scala 856:38]
        muxIn[0] <= _T_55 @[bfpu.scala 856:29]
        node _T_56 = bits(io.fpuA, 14, 14) @[bfpu.scala 856:38]
        muxIn[1] <= _T_56 @[bfpu.scala 856:29]
        node _T_57 = bits(io.fpuA, 13, 13) @[bfpu.scala 856:38]
        muxIn[2] <= _T_57 @[bfpu.scala 856:29]
        node _T_58 = bits(io.fpuA, 12, 12) @[bfpu.scala 856:38]
        muxIn[3] <= _T_58 @[bfpu.scala 856:29]
        node _T_59 = bits(io.fpuA, 11, 11) @[bfpu.scala 856:38]
        muxIn[4] <= _T_59 @[bfpu.scala 856:29]
        node _T_60 = bits(io.fpuA, 10, 10) @[bfpu.scala 856:38]
        muxIn[5] <= _T_60 @[bfpu.scala 856:29]
        node _T_61 = bits(io.fpuA, 9, 9) @[bfpu.scala 856:38]
        muxIn[6] <= _T_61 @[bfpu.scala 856:29]
        node _T_62 = bits(io.fpuA, 8, 8) @[bfpu.scala 856:38]
        muxIn[7] <= _T_62 @[bfpu.scala 856:29]
        node _T_63 = bits(io.fpuA, 7, 7) @[bfpu.scala 856:38]
        muxIn[8] <= _T_63 @[bfpu.scala 856:29]
        node _T_64 = bits(io.fpuA, 6, 6) @[bfpu.scala 856:38]
        muxIn[9] <= _T_64 @[bfpu.scala 856:29]
        node _T_65 = bits(io.fpuA, 5, 5) @[bfpu.scala 856:38]
        muxIn[10] <= _T_65 @[bfpu.scala 856:29]
        node _T_66 = bits(io.fpuA, 4, 4) @[bfpu.scala 856:38]
        muxIn[11] <= _T_66 @[bfpu.scala 856:29]
        node _T_67 = bits(io.fpuA, 3, 3) @[bfpu.scala 856:38]
        muxIn[12] <= _T_67 @[bfpu.scala 856:29]
        node _T_68 = bits(io.fpuA, 2, 2) @[bfpu.scala 856:38]
        muxIn[13] <= _T_68 @[bfpu.scala 856:29]
        node _T_69 = bits(io.fpuA, 1, 1) @[bfpu.scala 856:38]
        muxIn[14] <= _T_69 @[bfpu.scala 856:29]
        node _T_70 = bits(io.fpuA, 0, 0) @[bfpu.scala 856:38]
        muxIn[15] <= _T_70 @[bfpu.scala 856:29]
        node _T_71 = add(chosen, UInt<1>("h01")) @[bfpu.scala 858:44]
        node _T_72 = tail(_T_71, 1) @[bfpu.scala 858:44]
        node _T_73 = dshl(io.fpuA, _T_72) @[bfpu.scala 858:35]
        maskVec <= _T_73 @[bfpu.scala 858:24]
        node _T_74 = bits(maskVec, 9, 9) @[bfpu.scala 860:37]
        tail[0] <= _T_74 @[bfpu.scala 860:28]
        node _T_75 = bits(maskVec, 10, 10) @[bfpu.scala 860:37]
        tail[1] <= _T_75 @[bfpu.scala 860:28]
        node _T_76 = bits(maskVec, 11, 11) @[bfpu.scala 860:37]
        tail[2] <= _T_76 @[bfpu.scala 860:28]
        node _T_77 = bits(maskVec, 12, 12) @[bfpu.scala 860:37]
        tail[3] <= _T_77 @[bfpu.scala 860:28]
        node _T_78 = bits(maskVec, 13, 13) @[bfpu.scala 860:37]
        tail[4] <= _T_78 @[bfpu.scala 860:28]
        node _T_79 = bits(maskVec, 14, 14) @[bfpu.scala 860:37]
        tail[5] <= _T_79 @[bfpu.scala 860:28]
        node _T_80 = bits(maskVec, 15, 15) @[bfpu.scala 860:37]
        tail[6] <= _T_80 @[bfpu.scala 860:28]
        node _lo_T = add(UInt<8>("h07f"), UInt<8>("h0f")) @[bfpu.scala 862:36]
        node _lo_T_1 = tail(_lo_T, 1) @[bfpu.scala 862:36]
        node _lo_T_2 = sub(_lo_T_1, chosen) @[bfpu.scala 862:46]
        node _lo_T_3 = tail(_lo_T_2, 1) @[bfpu.scala 862:46]
        expBits <= _lo_T_3 @[bfpu.scala 862:24]
        node lo_hi_2 = cat(tail[2], tail[1]) @[bfpu.scala 863:52]
        node lo_3 = cat(lo_hi_2, tail[0]) @[bfpu.scala 863:52]
        node hi_lo_2 = cat(tail[4], tail[3]) @[bfpu.scala 863:52]
        node hi_hi_2 = cat(tail[6], tail[5]) @[bfpu.scala 863:52]
        node hi_4 = cat(hi_hi_2, hi_lo_2) @[bfpu.scala 863:52]
        node lo_4 = cat(hi_4, lo_3) @[bfpu.scala 863:52]
        node hi_5 = cat(UInt<1>("h00"), expBits) @[Cat.scala 30:58]
        node _T_81 = cat(hi_5, lo_4) @[Cat.scala 30:58]
        io.fpuC <= _T_81 @[bfpu.scala 863:24]
        skip @[bfpu.scala 854:23]
      skip @[bfpu.scala 842:19]
    
