[
  {
    "path": ".github",
    "mode": "040000",
    "type": "tree",
    "sha": "f5ece382f396e5b755156b5ef61b29c1172f8ae4",
    "url": "https://api.github.com/repos/THU-DSP-LAB/ventus-gpgpu-verilog/git/trees/f5ece382f396e5b755156b5ef61b29c1172f8ae4"
  },
  {
    "path": "FPGA_test",
    "mode": "040000",
    "type": "tree",
    "sha": "54998223d795c11bdb8220e19633c264ef81d53b",
    "url": "https://api.github.com/repos/THU-DSP-LAB/ventus-gpgpu-verilog/git/trees/54998223d795c11bdb8220e19633c264ef81d53b"
  },
  {
    "path": "README.md",
    "mode": "100755",
    "type": "blob",
    "sha": "b14223cba54b86e7619ea360b70e0261fe842238",
    "size": 5517,
    "url": "https://api.github.com/repos/THU-DSP-LAB/ventus-gpgpu-verilog/git/blobs/b14223cba54b86e7619ea360b70e0261fe842238"
  },
  {
    "path": "docs",
    "mode": "040000",
    "type": "tree",
    "sha": "c8d9b6e75c036d633a5f419ffef383d3caca7c90",
    "url": "https://api.github.com/repos/THU-DSP-LAB/ventus-gpgpu-verilog/git/trees/c8d9b6e75c036d633a5f419ffef383d3caca7c90"
  },
  {
    "path": "src",
    "mode": "040000",
    "type": "tree",
    "sha": "d100dacee8849d166bd74ba7708f2dca2993a8b0",
    "url": "https://api.github.com/repos/THU-DSP-LAB/ventus-gpgpu-verilog/git/trees/d100dacee8849d166bd74ba7708f2dca2993a8b0"
  },
  {
    "path": "testcase",
    "mode": "040000",
    "type": "tree",
    "sha": "4a2c6dd24f296d3f6e93c47e2658756270324ecf",
    "url": "https://api.github.com/repos/THU-DSP-LAB/ventus-gpgpu-verilog/git/trees/4a2c6dd24f296d3f6e93c47e2658756270324ecf"
  }
]