// ==============================================================
// Generated by Vitis HLS v2024.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="case_5_case_5,hls_ip_2024_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020-clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.270000,HLS_SYN_LAT=20,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1329,HLS_SYN_LUT=4167,HLS_VERSION=2024_2}" *)

module case_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_data_0,
        in_data_1,
        in_data_2,
        in_data_3,
        in_data_4,
        in_data_5,
        in_data_6,
        in_data_7,
        in_data_8,
        in_data_9,
        in_data_10,
        in_data_11,
        in_data_12,
        in_data_13,
        in_data_14,
        in_data_15,
        in_data_16,
        in_data_17,
        in_data_18,
        in_data_19,
        in_data_20,
        in_data_21,
        in_data_22,
        in_data_23,
        in_data_24,
        out_data_0,
        out_data_0_ap_vld,
        out_data_1,
        out_data_1_ap_vld,
        out_data_2,
        out_data_2_ap_vld,
        out_data_3,
        out_data_3_ap_vld,
        out_data_4,
        out_data_4_ap_vld,
        out_data_5,
        out_data_5_ap_vld,
        out_data_6,
        out_data_6_ap_vld,
        out_data_7,
        out_data_7_ap_vld,
        out_data_8,
        out_data_8_ap_vld,
        out_data_9,
        out_data_9_ap_vld,
        out_data_10,
        out_data_10_ap_vld,
        out_data_11,
        out_data_11_ap_vld,
        out_data_12,
        out_data_12_ap_vld,
        out_data_13,
        out_data_13_ap_vld,
        out_data_14,
        out_data_14_ap_vld,
        out_data_15,
        out_data_15_ap_vld,
        out_data_16,
        out_data_16_ap_vld,
        out_data_17,
        out_data_17_ap_vld,
        out_data_18,
        out_data_18_ap_vld,
        out_data_19,
        out_data_19_ap_vld,
        out_data_20,
        out_data_20_ap_vld,
        out_data_21,
        out_data_21_ap_vld,
        out_data_22,
        out_data_22_ap_vld,
        out_data_23,
        out_data_23_ap_vld,
        out_data_24,
        out_data_24_ap_vld,
        out_data_25,
        out_data_25_ap_vld,
        out_data_26,
        out_data_26_ap_vld
);

parameter    ap_ST_fsm_state1 = 21'd1;
parameter    ap_ST_fsm_state2 = 21'd2;
parameter    ap_ST_fsm_state3 = 21'd4;
parameter    ap_ST_fsm_state4 = 21'd8;
parameter    ap_ST_fsm_state5 = 21'd16;
parameter    ap_ST_fsm_state6 = 21'd32;
parameter    ap_ST_fsm_state7 = 21'd64;
parameter    ap_ST_fsm_state8 = 21'd128;
parameter    ap_ST_fsm_state9 = 21'd256;
parameter    ap_ST_fsm_state10 = 21'd512;
parameter    ap_ST_fsm_state11 = 21'd1024;
parameter    ap_ST_fsm_state12 = 21'd2048;
parameter    ap_ST_fsm_state13 = 21'd4096;
parameter    ap_ST_fsm_state14 = 21'd8192;
parameter    ap_ST_fsm_state15 = 21'd16384;
parameter    ap_ST_fsm_state16 = 21'd32768;
parameter    ap_ST_fsm_state17 = 21'd65536;
parameter    ap_ST_fsm_state18 = 21'd131072;
parameter    ap_ST_fsm_state19 = 21'd262144;
parameter    ap_ST_fsm_state20 = 21'd524288;
parameter    ap_ST_fsm_state21 = 21'd1048576;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] in_data_0;
input  [15:0] in_data_1;
input  [15:0] in_data_2;
input  [15:0] in_data_3;
input  [15:0] in_data_4;
input  [15:0] in_data_5;
input  [15:0] in_data_6;
input  [15:0] in_data_7;
input  [15:0] in_data_8;
input  [15:0] in_data_9;
input  [15:0] in_data_10;
input  [15:0] in_data_11;
input  [15:0] in_data_12;
input  [15:0] in_data_13;
input  [15:0] in_data_14;
input  [15:0] in_data_15;
input  [15:0] in_data_16;
input  [15:0] in_data_17;
input  [15:0] in_data_18;
input  [15:0] in_data_19;
input  [15:0] in_data_20;
input  [15:0] in_data_21;
input  [15:0] in_data_22;
input  [15:0] in_data_23;
input  [15:0] in_data_24;
output  [15:0] out_data_0;
output   out_data_0_ap_vld;
output  [15:0] out_data_1;
output   out_data_1_ap_vld;
output  [15:0] out_data_2;
output   out_data_2_ap_vld;
output  [15:0] out_data_3;
output   out_data_3_ap_vld;
output  [15:0] out_data_4;
output   out_data_4_ap_vld;
output  [15:0] out_data_5;
output   out_data_5_ap_vld;
output  [15:0] out_data_6;
output   out_data_6_ap_vld;
output  [15:0] out_data_7;
output   out_data_7_ap_vld;
output  [15:0] out_data_8;
output   out_data_8_ap_vld;
output  [15:0] out_data_9;
output   out_data_9_ap_vld;
output  [15:0] out_data_10;
output   out_data_10_ap_vld;
output  [15:0] out_data_11;
output   out_data_11_ap_vld;
output  [15:0] out_data_12;
output   out_data_12_ap_vld;
output  [15:0] out_data_13;
output   out_data_13_ap_vld;
output  [15:0] out_data_14;
output   out_data_14_ap_vld;
output  [15:0] out_data_15;
output   out_data_15_ap_vld;
output  [15:0] out_data_16;
output   out_data_16_ap_vld;
output  [15:0] out_data_17;
output   out_data_17_ap_vld;
output  [15:0] out_data_18;
output   out_data_18_ap_vld;
output  [15:0] out_data_19;
output   out_data_19_ap_vld;
output  [15:0] out_data_20;
output   out_data_20_ap_vld;
output  [15:0] out_data_21;
output   out_data_21_ap_vld;
output  [15:0] out_data_22;
output   out_data_22_ap_vld;
output  [15:0] out_data_23;
output   out_data_23_ap_vld;
output  [15:0] out_data_24;
output   out_data_24_ap_vld;
output  [15:0] out_data_25;
output   out_data_25_ap_vld;
output  [15:0] out_data_26;
output   out_data_26_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg out_data_0_ap_vld;
reg out_data_1_ap_vld;
reg out_data_2_ap_vld;
reg out_data_3_ap_vld;
reg out_data_4_ap_vld;
reg out_data_5_ap_vld;
reg out_data_6_ap_vld;
reg out_data_7_ap_vld;
reg out_data_8_ap_vld;
reg out_data_9_ap_vld;
reg out_data_10_ap_vld;
reg out_data_11_ap_vld;
reg out_data_12_ap_vld;
reg out_data_13_ap_vld;
reg out_data_14_ap_vld;
reg out_data_15_ap_vld;
reg out_data_16_ap_vld;
reg out_data_17_ap_vld;
reg out_data_18_ap_vld;
reg out_data_19_ap_vld;
reg out_data_20_ap_vld;
reg out_data_21_ap_vld;
reg out_data_22_ap_vld;
reg out_data_23_ap_vld;
reg out_data_24_ap_vld;
reg out_data_25_ap_vld;
reg out_data_26_ap_vld;

(* fsm_encoding = "none" *) reg   [20:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire  signed [3:0] in18_fu_409_p1;
reg  signed [3:0] in18_reg_2082;
wire  signed [6:0] m27_fu_421_p2;
reg  signed [6:0] m27_reg_2087;
wire  signed [7:0] trunc_ln229_fu_431_p1;
reg  signed [7:0] trunc_ln229_reg_2097;
wire   [15:0] m26_fu_447_p2;
reg   [15:0] m26_reg_2108;
wire    ap_CS_fsm_state2;
wire  signed [7:0] trunc_ln228_fu_453_p1;
reg  signed [7:0] trunc_ln228_reg_2113;
wire  signed [8:0] trunc_ln233_fu_457_p1;
reg  signed [8:0] trunc_ln233_reg_2118;
wire  signed [6:0] trunc_ln243_fu_461_p1;
reg  signed [6:0] trunc_ln243_reg_2124;
wire   [1:0] trunc_ln248_1_fu_465_p1;
reg   [1:0] trunc_ln248_1_reg_2129;
wire  signed [7:0] m30_fu_481_p2;
reg  signed [7:0] m30_reg_2134;
wire    ap_CS_fsm_state3;
wire  signed [7:0] trunc_ln230_1_fu_490_p1;
reg  signed [7:0] trunc_ln230_1_reg_2139;
wire  signed [7:0] m32_fu_494_p2;
reg  signed [7:0] m32_reg_2144;
wire  signed [4:0] trunc_ln232_1_fu_500_p1;
reg  signed [4:0] trunc_ln232_1_reg_2150;
wire  signed [6:0] trunc_ln234_fu_512_p1;
reg  signed [6:0] trunc_ln234_reg_2155;
wire  signed [4:0] trunc_ln237_fu_526_p1;
reg  signed [4:0] trunc_ln237_reg_2160;
wire  signed [8:0] mul_ln246_fu_534_p2;
reg  signed [8:0] mul_ln246_reg_2170;
wire   [1:0] m50_fu_543_p2;
reg  signed [1:0] m50_reg_2175;
wire  signed [3:0] trunc_ln251_1_fu_548_p1;
reg  signed [3:0] trunc_ln251_1_reg_2180;
wire  signed [4:0] m34_fu_564_p2;
reg  signed [4:0] m34_reg_2185;
wire    ap_CS_fsm_state4;
wire  signed [7:0] m38_fu_569_p2;
reg  signed [7:0] m38_reg_2194;
wire  signed [7:0] mul_ln241_fu_573_p2;
reg  signed [7:0] mul_ln241_reg_2201;
wire  signed [5:0] grp_fu_2007_p3;
reg  signed [5:0] add_ln265_reg_2207;
wire  signed [8:0] m48_fu_577_p2;
reg  signed [8:0] m48_reg_2212;
wire  signed [5:0] trunc_ln250_fu_582_p1;
reg  signed [5:0] trunc_ln250_reg_2218;
wire  signed [3:0] m53_fu_590_p2;
reg  signed [3:0] m53_reg_2223;
wire   [1:0] trunc_ln271_fu_595_p1;
reg   [1:0] trunc_ln271_reg_2230;
wire  signed [6:0] m45_fu_632_p2;
reg  signed [6:0] m45_reg_2235;
wire    ap_CS_fsm_state5;
wire  signed [2:0] m49_fu_645_p2;
reg  signed [2:0] m49_reg_2240;
wire   [7:0] m51_fu_655_p2;
reg  signed [7:0] m51_reg_2246;
wire  signed [5:0] m52_fu_664_p2;
reg  signed [5:0] m52_reg_2251;
wire  signed [9:0] trunc_ln255_fu_691_p1;
reg  signed [9:0] trunc_ln255_reg_2259;
wire  signed [3:0] trunc_ln260_1_fu_695_p1;
reg  signed [3:0] trunc_ln260_1_reg_2264;
wire  signed [6:0] trunc_ln262_fu_704_p1;
reg  signed [6:0] trunc_ln262_reg_2269;
wire  signed [3:0] trunc_ln267_1_fu_708_p1;
reg  signed [3:0] trunc_ln267_1_reg_2274;
wire   [6:0] m36_fu_730_p2;
reg   [6:0] m36_reg_2279;
wire    ap_CS_fsm_state6;
wire  signed [10:0] m40_fu_741_p2;
reg  signed [10:0] m40_reg_2284;
wire  signed [11:0] m55_fu_753_p2;
reg  signed [11:0] m55_reg_2289;
wire  signed [9:0] m57_fu_762_p2;
reg  signed [9:0] m57_reg_2294;
wire  signed [7:0] m61_fu_785_p2;
reg  signed [7:0] m61_reg_2299;
wire   [3:0] m62_fu_795_p2;
reg  signed [3:0] m62_reg_2305;
wire  signed [6:0] m64_fu_803_p2;
reg  signed [6:0] m64_reg_2310;
wire   [6:0] trunc_ln264_fu_808_p1;
reg   [6:0] trunc_ln264_reg_2315;
wire  signed [5:0] m67_fu_819_p2;
reg  signed [5:0] m67_reg_2320;
wire   [3:0] m69_fu_828_p2;
reg   [3:0] m69_reg_2326;
wire  signed [7:0] trunc_ln268_fu_833_p1;
reg  signed [7:0] trunc_ln268_reg_2331;
wire  signed [8:0] trunc_ln273_fu_837_p1;
reg  signed [8:0] trunc_ln273_reg_2336;
wire  signed [9:0] trunc_ln283_fu_841_p1;
reg  signed [9:0] trunc_ln283_reg_2341;
wire  signed [3:0] trunc_ln279_fu_845_p1;
reg  signed [3:0] trunc_ln279_reg_2346;
wire  signed [4:0] trunc_ln287_1_fu_849_p1;
reg  signed [4:0] trunc_ln287_1_reg_2351;
wire  signed [4:0] trunc_ln288_1_fu_853_p1;
reg  signed [4:0] trunc_ln288_1_reg_2356;
wire  signed [11:0] m47_fu_868_p2;
reg  signed [11:0] m47_reg_2361;
wire    ap_CS_fsm_state7;
wire  signed [9:0] mul_ln272_fu_886_p2;
reg  signed [9:0] mul_ln272_reg_2366;
wire  signed [7:0] m70_fu_899_p2;
reg  signed [7:0] m70_reg_2371;
wire  signed [6:0] add_ln269_fu_908_p2;
reg  signed [6:0] add_ln269_reg_2376;
wire  signed [8:0] m75_fu_929_p2;
reg  signed [8:0] m75_reg_2381;
wire  signed [5:0] trunc_ln274_fu_934_p1;
reg  signed [5:0] trunc_ln274_reg_2386;
wire  signed [6:0] m77_fu_941_p2;
reg  signed [6:0] m77_reg_2391;
wire   [7:0] mul_ln276_fu_946_p2;
reg  signed [7:0] mul_ln276_reg_2398;
wire   [5:0] trunc_ln277_fu_952_p1;
reg   [5:0] trunc_ln277_reg_2403;
wire   [5:0] trunc_ln277_1_fu_956_p1;
reg   [5:0] trunc_ln277_1_reg_2408;
wire  signed [9:0] m80_fu_960_p2;
reg  signed [9:0] m80_reg_2413;
wire   [8:0] trunc_ln304_fu_964_p1;
reg   [8:0] trunc_ln304_reg_2418;
wire   [7:0] trunc_ln285_fu_968_p1;
reg   [7:0] trunc_ln285_reg_2423;
wire  signed [4:0] trunc_ln288_fu_972_p1;
reg  signed [4:0] trunc_ln288_reg_2428;
wire  signed [5:0] trunc_ln293_1_fu_976_p1;
reg  signed [5:0] trunc_ln293_1_reg_2433;
wire  signed [6:0] trunc_ln309_fu_980_p1;
reg  signed [6:0] trunc_ln309_reg_2438;
wire  signed [8:0] sext_ln264_fu_989_p1;
reg  signed [8:0] sext_ln264_reg_2443;
wire    ap_CS_fsm_state8;
wire  signed [2:0] m73_fu_992_p3;
reg  signed [2:0] m73_reg_2448;
wire  signed [9:0] m74_fu_1002_p2;
reg  signed [9:0] m74_reg_2453;
wire  signed [5:0] m76_fu_1010_p2;
reg  signed [5:0] m76_reg_2458;
wire  signed [8:0] m82_fu_1032_p2;
wire   [8:0] trunc_ln294_fu_1037_p1;
reg   [8:0] trunc_ln294_reg_2468;
wire  signed [7:0] m87_fu_1058_p2;
reg  signed [7:0] m87_reg_2478;
wire  signed [7:0] m88_fu_1069_p2;
reg  signed [7:0] m88_reg_2483;
wire  signed [4:0] trunc_ln287_fu_1075_p1;
reg  signed [4:0] trunc_ln287_reg_2488;
wire   [4:0] m90_fu_1079_p2;
reg  signed [4:0] m90_reg_2493;
wire  signed [6:0] m92_fu_1087_p2;
reg  signed [6:0] m92_reg_2498;
wire  signed [4:0] trunc_ln301_fu_1092_p1;
reg  signed [4:0] trunc_ln301_reg_2503;
wire  signed [5:0] m95_fu_1100_p2;
reg  signed [5:0] m95_reg_2508;
wire  signed [6:0] trunc_ln302_fu_1109_p1;
reg  signed [6:0] trunc_ln302_reg_2519;
wire  signed [9:0] m85_fu_1123_p2;
reg  signed [9:0] m85_reg_2524;
wire    ap_CS_fsm_state9;
wire  signed [5:0] grp_fu_2025_p3;
reg  signed [5:0] m91_reg_2529;
wire   [7:0] mul_ln319_fu_1134_p2;
reg   [7:0] mul_ln319_reg_2536;
wire  signed [6:0] m99_fu_1142_p2;
reg  signed [6:0] m99_reg_2541;
wire  signed [6:0] trunc_ln298_fu_1147_p1;
reg  signed [6:0] trunc_ln298_reg_2547;
wire  signed [4:0] trunc_ln301_1_fu_1151_p1;
reg  signed [4:0] trunc_ln301_1_reg_2552;
wire  signed [6:0] m104_fu_1155_p2;
reg  signed [6:0] m104_reg_2557;
wire  signed [3:0] trunc_ln308_fu_1159_p1;
reg  signed [3:0] trunc_ln308_reg_2563;
wire  signed [4:0] trunc_ln315_fu_1163_p1;
reg  signed [4:0] trunc_ln315_reg_2568;
wire  signed [6:0] m100_fu_1190_p2;
reg  signed [6:0] m100_reg_2573;
wire    ap_CS_fsm_state10;
wire   [4:0] m103_fu_1200_p2;
reg  signed [4:0] m103_reg_2578;
wire  signed [8:0] m106_fu_1213_p2;
reg  signed [8:0] m106_reg_2583;
wire   [6:0] trunc_ln307_fu_1218_p1;
reg   [6:0] trunc_ln307_reg_2588;
wire  signed [9:0] m115_fu_1235_p2;
reg  signed [9:0] m115_reg_2593;
wire   [4:0] m117_fu_1245_p2;
reg  signed [4:0] m117_reg_2599;
wire  signed [5:0] trunc_ln321_fu_1250_p1;
reg  signed [5:0] trunc_ln321_reg_2604;
wire  signed [8:0] grp_fu_2033_p3;
reg  signed [8:0] m96_reg_2609;
wire    ap_CS_fsm_state11;
wire  signed [6:0] sext_ln309_fu_1271_p1;
reg  signed [6:0] sext_ln309_reg_2614;
wire  signed [5:0] trunc_ln305_fu_1274_p1;
reg  signed [5:0] trunc_ln305_reg_2619;
wire  signed [5:0] trunc_ln305_1_fu_1277_p1;
reg  signed [5:0] trunc_ln305_1_reg_2624;
wire  signed [6:0] trunc_ln307_1_fu_1293_p1;
reg  signed [6:0] trunc_ln307_1_reg_2629;
wire  signed [6:0] mul_ln309_fu_1296_p2;
reg  signed [6:0] mul_ln309_reg_2635;
wire  signed [7:0] m116_fu_1313_p2;
reg  signed [7:0] m116_reg_2645;
wire  signed [11:0] mul_ln317_fu_1328_p2;
reg  signed [11:0] mul_ln317_reg_2651;
wire  signed [7:0] m121_fu_1347_p2;
reg  signed [7:0] m121_reg_2656;
wire  signed [8:0] trunc_ln320_fu_1352_p1;
reg  signed [8:0] trunc_ln320_reg_2661;
wire  signed [4:0] m126_fu_1364_p2;
reg  signed [4:0] m126_reg_2666;
wire  signed [9:0] trunc_ln327_fu_1370_p1;
reg  signed [9:0] trunc_ln327_reg_2672;
wire  signed [4:0] trunc_ln339_1_fu_1374_p1;
reg  signed [4:0] trunc_ln339_1_reg_2677;
wire  signed [5:0] m107_fu_1387_p2;
reg  signed [5:0] m107_reg_2682;
wire    ap_CS_fsm_state12;
wire  signed [6:0] m111_fu_1395_p2;
reg  signed [6:0] m111_reg_2687;
wire  signed [11:0] m119_fu_1402_p2;
reg  signed [11:0] m119_reg_2693;
wire  signed [8:0] m122_fu_1411_p2;
reg  signed [8:0] m122_reg_2698;
wire  signed [9:0] trunc_ln323_fu_1416_p1;
reg  signed [9:0] trunc_ln323_reg_2703;
wire  signed [9:0] m129_fu_1423_p2;
reg  signed [9:0] m129_reg_2709;
wire  signed [7:0] trunc_ln328_fu_1428_p1;
reg  signed [7:0] trunc_ln328_reg_2714;
wire  signed [3:0] trunc_ln340_1_fu_1432_p1;
reg  signed [3:0] trunc_ln340_1_reg_2719;
wire  signed [3:0] trunc_ln350_fu_1436_p1;
reg  signed [3:0] trunc_ln350_reg_2724;
wire   [6:0] trunc_ln334_fu_1440_p1;
reg   [6:0] trunc_ln334_reg_2729;
wire  signed [6:0] trunc_ln337_fu_1444_p1;
reg  signed [6:0] trunc_ln337_reg_2734;
wire  signed [4:0] trunc_ln339_fu_1448_p1;
reg  signed [4:0] trunc_ln339_reg_2739;
wire  signed [5:0] m123_fu_1455_p2;
reg  signed [5:0] m123_reg_2744;
wire    ap_CS_fsm_state13;
wire  signed [9:0] mul_ln323_fu_1462_p2;
reg  signed [9:0] mul_ln323_reg_2750;
wire  signed [9:0] mul_ln323_1_fu_1467_p2;
reg  signed [9:0] mul_ln323_1_reg_2756;
wire   [7:0] m128_fu_1479_p2;
reg  signed [7:0] m128_reg_2761;
wire   [6:0] m136_fu_1489_p2;
reg   [6:0] m136_reg_2766;
wire  signed [6:0] m139_fu_1497_p2;
reg  signed [6:0] m139_reg_2771;
wire  signed [4:0] m141_fu_1502_p2;
reg  signed [4:0] m141_reg_2777;
wire  signed [3:0] trunc_ln340_2_fu_1506_p1;
reg  signed [3:0] trunc_ln340_2_reg_2784;
wire  signed [9:0] m125_fu_1510_p2;
reg  signed [9:0] m125_reg_2789;
wire    ap_CS_fsm_state14;
wire  signed [8:0] trunc_ln325_fu_1514_p1;
reg  signed [8:0] trunc_ln325_reg_2795;
wire  signed [6:0] trunc_ln352_fu_1521_p1;
reg  signed [6:0] trunc_ln352_reg_2800;
wire  signed [7:0] mul_ln335_1_fu_1527_p2;
wire  signed [3:0] m142_fu_1536_p2;
reg  signed [3:0] m142_reg_2815;
wire  signed [8:0] m127_fu_1544_p2;
reg  signed [8:0] m127_reg_2822;
wire    ap_CS_fsm_state15;
wire  signed [11:0] m134_fu_1552_p2;
reg  signed [11:0] m134_reg_2828;
wire   [3:0] mul_ln350_fu_1561_p2;
reg   [3:0] mul_ln350_reg_2833;
wire  signed [9:0] m138_fu_1566_p2;
reg  signed [9:0] m138_reg_2838;
wire  signed [9:0] trunc_ln341_fu_1570_p1;
reg  signed [9:0] trunc_ln341_reg_2843;
wire  signed [8:0] trunc_ln371_fu_1574_p1;
reg  signed [8:0] trunc_ln371_reg_2849;
wire  signed [8:0] trunc_ln371_1_fu_1578_p1;
reg  signed [8:0] trunc_ln371_1_reg_2854;
wire  signed [9:0] m146_fu_1621_p2;
reg  signed [9:0] m146_reg_2859;
wire    ap_CS_fsm_state16;
wire  signed [10:0] m148_fu_1636_p2;
reg  signed [10:0] m148_reg_2864;
wire  signed [8:0] mul_ln371_fu_1642_p2;
reg  signed [8:0] mul_ln371_reg_2869;
wire  signed [12:0] m151_fu_1666_p1;
reg  signed [12:0] m151_reg_2874;
wire  signed [3:0] trunc_ln350_2_fu_1670_p1;
reg  signed [3:0] trunc_ln350_2_reg_2880;
wire  signed [6:0] mul_ln352_fu_1678_p2;
reg  signed [6:0] mul_ln352_reg_2886;
wire   [6:0] trunc_ln354_fu_1688_p1;
reg   [6:0] trunc_ln354_reg_2896;
wire  signed [9:0] mul_ln356_fu_1692_p2;
reg  signed [9:0] mul_ln356_reg_2901;
wire  signed [8:0] trunc_ln357_fu_1698_p1;
reg  signed [8:0] trunc_ln357_reg_2906;
wire   [4:0] trunc_ln359_fu_1702_p1;
reg   [4:0] trunc_ln359_reg_2911;
wire   [4:0] trunc_ln359_1_fu_1706_p1;
reg   [4:0] trunc_ln359_1_reg_2916;
wire  signed [9:0] trunc_ln363_1_fu_1710_p1;
reg  signed [9:0] trunc_ln363_1_reg_2921;
wire  signed [5:0] trunc_ln370_fu_1714_p1;
reg  signed [5:0] trunc_ln370_reg_2926;
wire   [3:0] m152_fu_1733_p2;
reg  signed [3:0] m152_reg_2931;
wire    ap_CS_fsm_state17;
wire  signed [6:0] m154_fu_1737_p2;
reg  signed [6:0] m154_reg_2936;
wire  signed [9:0] trunc_ln356_fu_1761_p1;
reg  signed [9:0] trunc_ln356_reg_2942;
wire  signed [12:0] m162_fu_1781_p2;
reg  signed [12:0] m162_reg_2947;
wire  signed [11:0] trunc_ln363_fu_1799_p1;
reg  signed [11:0] trunc_ln363_reg_2953;
wire  signed [9:0] trunc_ln363_2_fu_1803_p1;
reg  signed [9:0] trunc_ln363_2_reg_2958;
wire  signed [12:0] trunc_ln367_fu_1807_p1;
reg  signed [12:0] trunc_ln367_reg_2963;
wire  signed [3:0] m174_fu_1815_p2;
reg  signed [3:0] m174_reg_2968;
wire  signed [9:0] m158_fu_1834_p2;
reg  signed [9:0] m158_reg_2974;
wire    ap_CS_fsm_state18;
wire   [8:0] m159_fu_1841_p2;
reg  signed [8:0] m159_reg_2979;
wire  signed [9:0] m165_fu_1846_p2;
reg  signed [9:0] m165_reg_2984;
wire  signed [12:0] mul_ln367_fu_1861_p2;
reg  signed [12:0] mul_ln367_reg_2990;
wire  signed [5:0] trunc_ln375_fu_1870_p1;
reg  signed [5:0] trunc_ln375_reg_3000;
wire  signed [11:0] mul_ln365_fu_1888_p2;
reg  signed [11:0] mul_ln365_reg_3005;
wire    ap_CS_fsm_state19;
wire  signed [11:0] mul_ln365_1_fu_1894_p2;
reg  signed [11:0] mul_ln365_1_reg_3010;
wire  signed [12:0] m169_fu_1900_p2;
reg  signed [12:0] m169_reg_3015;
wire  signed [9:0] mul_ln377_fu_1904_p2;
reg  signed [9:0] mul_ln377_reg_3020;
wire  signed [7:0] trunc_ln373_fu_1908_p1;
reg  signed [7:0] trunc_ln373_reg_3025;
wire   [8:0] trunc_ln378_fu_1912_p1;
reg   [8:0] trunc_ln378_reg_3030;
wire  signed [11:0] m167_fu_1916_p2;
reg  signed [11:0] m167_reg_3035;
wire    ap_CS_fsm_state20;
wire  signed [5:0] trunc_ln370_1_fu_1920_p1;
reg  signed [5:0] trunc_ln370_1_reg_3040;
wire  signed [10:0] trunc_ln376_fu_1936_p1;
reg  signed [10:0] trunc_ln376_reg_3046;
wire    ap_CS_fsm_state21;
wire  signed [4:0] in15_fu_405_p1;
wire  signed [2:0] in25_fu_439_p1;
wire  signed [7:0] m30_fu_481_p1;
wire  signed [7:0] m32_fu_494_p0;
wire  signed [7:0] m32_fu_494_p1;
wire   [9:0] in22_fu_469_p1;
wire  signed [15:0] sext_ln235_fu_516_p1;
wire  signed [8:0] mul_ln246_fu_534_p0;
wire   [1:0] trunc_ln248_fu_539_p1;
wire   [8:0] m35_fu_507_p2;
wire  signed [7:0] grp_fu_2015_p3;
wire  signed [4:0] m34_fu_564_p0;
wire  signed [8:0] m48_fu_577_p1;
wire  signed [3:0] m53_fu_590_p0;
wire  signed [5:0] sext_ln239_fu_603_p1;
wire  signed [5:0] sext_ln239_1_fu_606_p1;
wire  signed [5:0] m41_fu_609_p2;
wire  signed [1:0] m44_fu_623_p0;
wire  signed [1:0] m44_fu_623_p1;
wire  signed [1:0] m44_fu_623_p2;
wire   [2:0] trunc_ln247_fu_637_p1;
wire  signed [2:0] sext_ln247_fu_641_p1;
wire  signed [5:0] m51_fu_655_p1;
wire  signed [7:0] sext_ln249_fu_651_p1;
wire  signed [4:0] m39_fu_599_p2;
wire  signed [4:0] m54_fu_673_p0;
wire   [11:0] m56_fu_685_p2;
wire  signed [5:0] m63_fu_699_p1;
wire   [5:0] m54_fu_673_p2;
wire   [7:0] m63_fu_699_p2;
wire  signed [2:0] in12_fu_722_p1;
wire  signed [3:0] m62_fu_795_p0;
wire  signed [3:0] m69_fu_828_p0;
wire   [13:0] m60_fu_773_p2;
wire  signed [11:0] sext_ln245_1_fu_865_p1;
wire  signed [11:0] sext_ln245_fu_862_p1;
wire  signed [6:0] m59_fu_877_p1;
wire  signed [9:0] trunc_ln263_fu_882_p1;
wire   [6:0] trunc_ln269_fu_904_p1;
wire  signed [5:0] m72_fu_920_p0;
wire   [11:0] m59_fu_877_p2;
wire  signed [3:0] mul_ln276_fu_946_p0;
wire  signed [7:0] sext_ln257_fu_874_p1;
wire  signed [3:0] mul_ln276_fu_946_p1;
wire   [7:0] mul_ln266_fu_892_p2;
wire   [5:0] m72_fu_920_p2;
wire  signed [3:0] m81_fu_1027_p0;
wire   [11:0] m78_fu_1018_p2;
wire  signed [11:0] sext_ln282_fu_1041_p1;
wire  signed [7:0] sext_ln285_fu_1054_p1;
wire  signed [7:0] sext_ln286_1_fu_1066_p1;
wire  signed [7:0] sext_ln286_fu_1063_p1;
wire  signed [5:0] m95_fu_1100_p0;
wire   [3:0] m81_fu_1027_p2;
wire   [11:0] m84_fu_1045_p2;
wire   [4:0] m89_fu_1127_p2;
wire  signed [4:0] mul_ln301_fu_1195_p2;
wire  signed [8:0] sext_ln304_fu_1205_p1;
wire   [8:0] add_ln304_fu_1208_p2;
wire   [9:0] m93_fu_1178_p2;
wire  signed [3:0] m110_fu_1226_p0;
wire  signed [9:0] sext_ln313_fu_1231_p1;
wire  signed [4:0] m117_fu_1245_p1;
wire   [3:0] m110_fu_1226_p2;
wire   [12:0] mul_ln299_fu_1265_p2;
wire  signed [6:0] m116_fu_1313_p0;
wire  signed [7:0] sext_ln310_1_fu_1304_p1;
wire   [7:0] trunc_ln319_fu_1343_p1;
wire   [14:0] m120_fu_1337_p2;
wire  signed [4:0] m126_fu_1364_p0;
wire  signed [4:0] m126_fu_1364_p1;
wire  signed [5:0] grp_fu_2043_p3;
wire   [13:0] m108_fu_1287_p2;
wire  signed [6:0] m109_fu_1391_p2;
wire  signed [5:0] mul_ln323_1_fu_1467_p0;
wire  signed [9:0] sext_ln323_fu_1452_p1;
wire  signed [5:0] mul_ln323_1_fu_1467_p1;
wire   [6:0] add_ln334_fu_1485_p2;
wire  signed [15:0] grp_fu_2050_p3;
wire  signed [3:0] mul_ln340_fu_1531_p1;
wire  signed [3:0] mul_ln340_fu_1531_p2;
wire  signed [3:0] mul_ln350_fu_1561_p0;
wire  signed [9:0] sext_ln338_fu_1597_p1;
wire  signed [9:0] sext_ln343_1_fu_1612_p1;
wire  signed [9:0] sext_ln343_fu_1609_p1;
wire  signed [9:0] m140_fu_1600_p2;
wire  signed [9:0] add_ln343_fu_1615_p2;
wire   [14:0] mul_ln349_fu_1660_p2;
wire  signed [6:0] mul_ln352_fu_1678_p0;
wire   [10:0] m133_fu_1591_p2;
wire   [9:0] m143_fu_1605_p2;
wire   [11:0] m150_fu_1649_p2;
wire  signed [6:0] sext_ln354_fu_1741_p1;
wire   [15:0] m157_fu_1755_p2;
wire  signed [4:0] sext_ln359_fu_1765_p1;
wire   [4:0] add_ln359_fu_1768_p2;
wire  signed [6:0] m156_fu_1744_p2;
wire  signed [7:0] sext_ln361_fu_1786_p1;
wire  signed [7:0] sext_ln361_1_fu_1790_p1;
wire  signed [3:0] m174_fu_1815_p0;
wire  signed [7:0] grp_fu_2061_p3;
wire   [4:0] m161_fu_1773_p2;
wire   [7:0] add_ln361_fu_1793_p2;
wire   [11:0] m166_fu_1853_p2;
wire  signed [8:0] mul_ln365_fu_1888_p1;
wire  signed [11:0] sext_ln342_fu_1879_p1;
wire  signed [8:0] mul_ln365_1_fu_1894_p0;
wire   [7:0] m175_fu_1927_p2;
wire   [12:0] m176_fu_1932_p2;
wire   [9:0] m179_fu_1940_p2;
wire   [12:0] m171_fu_1962_p2;
wire   [5:0] m172_fu_1967_p2;
wire   [5:0] m177_fu_1971_p2;
wire   [10:0] m178_fu_1978_p2;
wire  signed [8:0] grp_fu_2070_p3;
wire  signed [5:0] grp_fu_2007_p0;
wire   [5:0] grp_fu_2007_p2;
wire  signed [7:0] grp_fu_2015_p0;
wire   [5:0] grp_fu_2025_p0;
wire  signed [5:0] grp_fu_2043_p2;
wire  signed [6:0] grp_fu_2050_p0;
wire  signed [7:0] grp_fu_2061_p1;
wire   [7:0] grp_fu_2061_p2;
wire  signed [8:0] grp_fu_2070_p0;
reg   [20:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
wire    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
wire    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 21'd1;
end

case_5_mul_5s_4s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
mul_5s_4s_7_1_1_U1(
    .din0(in15_fu_405_p1),
    .din1(in18_fu_409_p1),
    .dout(m27_fu_421_p2)
);

case_5_mul_16s_3s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 16 ))
mul_16s_3s_16_1_1_U2(
    .din0(in_data_22),
    .din1(in25_fu_439_p1),
    .dout(m26_fu_447_p2)
);

case_5_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U3(
    .din0(trunc_ln228_reg_2113),
    .din1(m30_fu_481_p1),
    .dout(m30_fu_481_p2)
);

case_5_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U4(
    .din0(m32_fu_494_p0),
    .din1(m32_fu_494_p1),
    .dout(m32_fu_494_p2)
);

case_5_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U5(
    .din0(trunc_ln233_reg_2118),
    .din1(m27_reg_2087),
    .dout(m35_fu_507_p2)
);

case_5_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U6(
    .din0(mul_ln246_fu_534_p0),
    .din1(trunc_ln233_reg_2118),
    .dout(mul_ln246_fu_534_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U7(
    .din0(m34_fu_564_p0),
    .din1(trunc_ln232_1_reg_2150),
    .dout(m34_fu_564_p2)
);

case_5_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U8(
    .din0(grp_fu_2015_p3),
    .din1(trunc_ln229_reg_2097),
    .dout(m38_fu_569_p2)
);

case_5_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U9(
    .din0(m30_reg_2134),
    .din1(trunc_ln230_1_reg_2139),
    .dout(mul_ln241_fu_573_p2)
);

case_5_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U10(
    .din0(mul_ln246_reg_2170),
    .din1(m48_fu_577_p1),
    .dout(m48_fu_577_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U11(
    .din0(m53_fu_590_p0),
    .din1(trunc_ln251_1_reg_2180),
    .dout(m53_fu_590_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U12(
    .din0(m34_reg_2185),
    .din1(trunc_ln237_reg_2160),
    .dout(m39_fu_599_p2)
);

case_5_mul_2s_2s_2_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 2 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 2 ))
mul_2s_2s_2_1_1_U13(
    .din0(m44_fu_623_p0),
    .din1(m44_fu_623_p1),
    .dout(m44_fu_623_p2)
);

case_5_mul_7s_5s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_7s_5s_7_1_1_U14(
    .din0(trunc_ln243_reg_2124),
    .din1(m34_reg_2185),
    .dout(m45_fu_632_p2)
);

case_5_mul_8s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_8s_6s_8_1_1_U15(
    .din0(mul_ln241_reg_2201),
    .din1(m51_fu_655_p1),
    .dout(m51_fu_655_p2)
);

case_5_mul_6s_5s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 6 ))
mul_6s_5s_6_1_1_U16(
    .din0(trunc_ln250_reg_2218),
    .din1(m39_fu_599_p2),
    .dout(m52_fu_664_p2)
);

case_5_mul_5s_2s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
mul_5s_2s_6_1_1_U17(
    .din0(m54_fu_673_p0),
    .din1(m44_fu_623_p2),
    .dout(m54_fu_673_p2)
);

case_5_mul_9s_8s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 12 ))
mul_9s_8s_12_1_1_U18(
    .din0(m48_reg_2212),
    .din1(m38_reg_2194),
    .dout(m56_fu_685_p2)
);

case_5_mul_8s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_8s_6s_8_1_1_U19(
    .din0(m38_reg_2194),
    .din1(m63_fu_699_p1),
    .dout(m63_fu_699_p2)
);

case_5_mul_7s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_7s_3s_7_1_1_U20(
    .din0(trunc_ln234_reg_2155),
    .din1(in12_fu_722_p1),
    .dout(m36_fu_730_p2)
);

case_5_mul_8s_5s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 11 ))
mul_8s_5s_11_1_1_U21(
    .din0(m38_reg_2194),
    .din1(m34_reg_2185),
    .dout(m40_fu_741_p2)
);

case_5_mul_8s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mul_8s_5s_12_1_1_U22(
    .din0(m51_reg_2246),
    .din1(m34_reg_2185),
    .dout(m55_fu_753_p2)
);

case_5_mul_10s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_10s_8s_10_1_1_U23(
    .din0(trunc_ln255_reg_2259),
    .din1(m32_reg_2144),
    .dout(m57_fu_762_p2)
);

case_5_mul_9s_7s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 14 ))
mul_9s_7s_14_1_1_U24(
    .din0(m48_reg_2212),
    .din1(m45_reg_2235),
    .dout(m60_fu_773_p2)
);

case_5_mul_6s_3s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 8 ))
mul_6s_3s_8_1_1_U25(
    .din0(m52_reg_2251),
    .din1(m49_reg_2240),
    .dout(m61_fu_785_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U26(
    .din0(m62_fu_795_p0),
    .din1(trunc_ln260_1_reg_2264),
    .dout(m62_fu_795_p2)
);

case_5_mul_7s_4s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 7 ))
mul_7s_4s_7_1_1_U27(
    .din0(trunc_ln262_reg_2269),
    .din1(m53_reg_2223),
    .dout(m64_fu_803_p2)
);

case_5_mul_6s_2s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 2 ),
    .dout_WIDTH( 6 ))
mul_6s_2s_6_1_1_U28(
    .din0(add_ln265_reg_2207),
    .din1(m50_reg_2175),
    .dout(m67_fu_819_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U29(
    .din0(m69_fu_828_p0),
    .din1(trunc_ln267_1_reg_2274),
    .dout(m69_fu_828_p2)
);

case_5_mul_12s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mul_12s_7s_12_1_1_U30(
    .din0(m55_reg_2289),
    .din1(m59_fu_877_p1),
    .dout(m59_fu_877_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U31(
    .din0(trunc_ln263_fu_882_p1),
    .din1(trunc_ln263_fu_882_p1),
    .dout(mul_ln272_fu_886_p2)
);

case_5_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U32(
    .din0(m61_reg_2299),
    .din1(mul_ln241_reg_2201),
    .dout(mul_ln266_fu_892_p2)
);

case_5_mul_8s_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_8s_4s_8_1_1_U33(
    .din0(trunc_ln268_reg_2331),
    .din1(m62_reg_2305),
    .dout(m70_fu_899_p2)
);

case_5_mul_6s_3s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 6 ))
mul_6s_3s_6_1_1_U34(
    .din0(m72_fu_920_p0),
    .din1(m49_reg_2240),
    .dout(m72_fu_920_p2)
);

case_5_mul_9s_6s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 9 ))
mul_9s_6s_9_1_1_U35(
    .din0(trunc_ln273_reg_2336),
    .din1(m52_reg_2251),
    .dout(m75_fu_929_p2)
);

case_5_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U36(
    .din0(m64_reg_2310),
    .din1(m52_reg_2251),
    .dout(m77_fu_941_p2)
);

case_5_mul_4s_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_4s_4s_8_1_1_U37(
    .din0(mul_ln276_fu_946_p0),
    .din1(mul_ln276_fu_946_p1),
    .dout(mul_ln276_fu_946_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U38(
    .din0(m57_reg_2294),
    .din1(trunc_ln283_reg_2341),
    .dout(m80_fu_960_p2)
);

case_5_mul_10s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_10s_8s_10_1_1_U39(
    .din0(mul_ln272_reg_2366),
    .din1(m70_reg_2371),
    .dout(m74_fu_1002_p2)
);

case_5_mul_6s_4s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 6 ))
mul_6s_4s_6_1_1_U40(
    .din0(trunc_ln274_reg_2386),
    .din1(m53_reg_2223),
    .dout(m76_fu_1010_p2)
);

case_5_mul_8s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_8s_12s_12_1_1_U41(
    .din0(mul_ln276_reg_2398),
    .din1(m47_reg_2361),
    .dout(m78_fu_1018_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U42(
    .din0(m81_fu_1027_p0),
    .din1(trunc_ln279_reg_2346),
    .dout(m81_fu_1027_p2)
);

case_5_mul_9s_8s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 9 ))
mul_9s_8s_9_1_1_U43(
    .din0(m75_reg_2381),
    .din1(m61_reg_2299),
    .dout(m82_fu_1032_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U44(
    .din0(trunc_ln288_reg_2428),
    .din1(trunc_ln288_1_reg_2356),
    .dout(m90_fu_1079_p2)
);

case_5_mul_7s_3s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 7 ))
mul_7s_3s_7_1_1_U45(
    .din0(add_ln269_reg_2376),
    .din1(m73_fu_992_p3),
    .dout(m92_fu_1087_p2)
);

case_5_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U46(
    .din0(m95_fu_1100_p0),
    .din1(trunc_ln293_1_reg_2433),
    .dout(m95_fu_1100_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U47(
    .din0(m80_reg_2413),
    .din1(m74_reg_2453),
    .dout(m85_fu_1123_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U48(
    .din0(trunc_ln287_reg_2488),
    .din1(trunc_ln287_1_reg_2351),
    .dout(m89_fu_1127_p2)
);

case_5_mul_8s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_8s_6s_8_1_1_U49(
    .din0(m87_reg_2478),
    .din1(m95_reg_2508),
    .dout(mul_ln319_fu_1134_p2)
);

case_5_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U50(
    .din0(trunc_ln309_reg_2438),
    .din1(grp_fu_2025_p3),
    .dout(m99_fu_1142_p2)
);

case_5_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U51(
    .din0(m92_reg_2498),
    .din1(trunc_ln302_reg_2519),
    .dout(m104_fu_1155_p2)
);

case_5_mul_7s_6s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mul_7s_6s_10_1_1_U52(
    .din0(m77_reg_2391),
    .din1(m76_reg_2458),
    .dout(m93_fu_1178_p2)
);

case_5_mul_7s_5s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_7s_5s_7_1_1_U53(
    .din0(trunc_ln298_reg_2547),
    .din1(m90_reg_2493),
    .dout(m100_fu_1190_p2)
);

case_5_mul_5s_3s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 3 ),
    .dout_WIDTH( 5 ))
mul_5s_3s_5_1_1_U54(
    .din0(trunc_ln301_1_reg_2552),
    .din1(m73_reg_2448),
    .dout(mul_ln301_fu_1195_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U55(
    .din0(mul_ln301_fu_1195_p2),
    .din1(trunc_ln301_reg_2503),
    .dout(m103_fu_1200_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U56(
    .din0(m110_fu_1226_p0),
    .din1(trunc_ln308_reg_2563),
    .dout(m110_fu_1226_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U57(
    .din0(trunc_ln315_reg_2568),
    .din1(m117_fu_1245_p1),
    .dout(m117_fu_1245_p2)
);

case_5_mul_7s_6s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 13 ))
mul_7s_6s_13_1_1_U58(
    .din0(m77_reg_2391),
    .din1(m91_reg_2529),
    .dout(mul_ln299_fu_1265_p2)
);

case_5_mul_10s_9s_14_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 14 ))
mul_10s_9s_14_1_1_U59(
    .din0(m85_reg_2524),
    .din1(grp_fu_2033_p3),
    .dout(m108_fu_1287_p2)
);

case_5_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U60(
    .din0(m99_reg_2541),
    .din1(m95_reg_2508),
    .dout(mul_ln309_fu_1296_p2)
);

case_5_mul_7s_6s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 8 ))
mul_7s_6s_8_1_1_U61(
    .din0(m116_fu_1313_p0),
    .din1(m91_reg_2529),
    .dout(m116_fu_1313_p2)
);

case_5_mul_10s_5s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 12 ))
mul_10s_5s_12_1_1_U62(
    .din0(m115_reg_2593),
    .din1(m117_reg_2599),
    .dout(mul_ln317_fu_1328_p2)
);

case_5_mul_10s_9s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 15 ))
mul_10s_9s_15_1_1_U63(
    .din0(m115_reg_2593),
    .din1(m106_reg_2583),
    .dout(m120_fu_1337_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U64(
    .din0(m126_fu_1364_p0),
    .din1(m126_fu_1364_p1),
    .dout(m126_fu_1364_p2)
);

case_5_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U65(
    .din0(trunc_ln305_reg_2619),
    .din1(trunc_ln305_1_reg_2624),
    .dout(m107_fu_1387_p2)
);

case_5_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U66(
    .din0(mul_ln309_reg_2635),
    .din1(trunc_ln307_1_reg_2629),
    .dout(m111_fu_1395_p2)
);

case_5_mul_12s_9s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mul_12s_9s_12_1_1_U67(
    .din0(mul_ln317_reg_2651),
    .din1(m96_reg_2609),
    .dout(m119_fu_1402_p2)
);

case_5_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U68(
    .din0(trunc_ln320_reg_2661),
    .din1(m109_fu_1391_p2),
    .dout(m122_fu_1411_p2)
);

case_5_mul_10s_8s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_10s_8s_10_1_1_U69(
    .din0(trunc_ln327_reg_2672),
    .din1(m121_reg_2656),
    .dout(m129_fu_1423_p2)
);

case_5_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U70(
    .din0(trunc_ln321_reg_2604),
    .din1(m107_reg_2682),
    .dout(m123_fu_1455_p2)
);

case_5_mul_10s_7s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 10 ))
mul_10s_7s_10_1_1_U71(
    .din0(trunc_ln323_reg_2703),
    .din1(m111_reg_2687),
    .dout(mul_ln323_fu_1462_p2)
);

case_5_mul_6s_6s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mul_6s_6s_10_1_1_U72(
    .din0(mul_ln323_1_fu_1467_p0),
    .din1(mul_ln323_1_fu_1467_p1),
    .dout(mul_ln323_1_fu_1467_p2)
);

case_5_mul_7s_5s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 8 ))
mul_7s_5s_8_1_1_U73(
    .din0(m104_reg_2557),
    .din1(m126_reg_2666),
    .dout(m128_fu_1479_p2)
);

case_5_mul_7s_5s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 7 ))
mul_7s_5s_7_1_1_U74(
    .din0(trunc_ln337_reg_2734),
    .din1(m126_reg_2666),
    .dout(m139_fu_1497_p2)
);

case_5_mul_5s_5s_5_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 5 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 5 ))
mul_5s_5s_5_1_1_U75(
    .din0(trunc_ln339_reg_2739),
    .din1(trunc_ln339_1_reg_2677),
    .dout(m141_fu_1502_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U76(
    .din0(mul_ln323_1_reg_2756),
    .din1(mul_ln323_reg_2750),
    .dout(m125_fu_1510_p2)
);

case_5_mul_8s_8s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mul_8s_8s_8_1_1_U77(
    .din0(m116_reg_2645),
    .din1(trunc_ln328_reg_2714),
    .dout(mul_ln335_1_fu_1527_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U78(
    .din0(trunc_ln340_1_reg_2719),
    .din1(mul_ln340_fu_1531_p1),
    .dout(mul_ln340_fu_1531_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U79(
    .din0(mul_ln340_fu_1531_p2),
    .din1(trunc_ln340_2_reg_2784),
    .dout(m142_fu_1536_p2)
);

case_5_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U80(
    .din0(trunc_ln325_reg_2795),
    .din1(m111_reg_2687),
    .dout(m127_fu_1544_p2)
);

case_5_mul_12s_10s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 12 ))
mul_12s_10s_12_1_1_U81(
    .din0(m119_reg_2693),
    .din1(m125_reg_2789),
    .dout(m134_fu_1552_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U82(
    .din0(mul_ln350_fu_1561_p0),
    .din1(trunc_ln350_reg_2724),
    .dout(mul_ln350_fu_1561_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U83(
    .din0(m125_reg_2789),
    .din1(m129_reg_2709),
    .dout(m138_fu_1566_p2)
);

case_5_mul_9s_8s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 11 ))
mul_9s_8s_11_1_1_U84(
    .din0(m127_reg_2822),
    .din1(m116_reg_2645),
    .dout(m133_fu_1591_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U85(
    .din0(trunc_ln341_reg_2843),
    .din1(m140_fu_1600_p2),
    .dout(m146_fu_1621_p2)
);

case_5_mul_10s_10s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 11 ))
mul_10s_10s_11_1_1_U86(
    .din0(add_ln343_fu_1615_p2),
    .din1(m138_reg_2838),
    .dout(m148_fu_1636_p2)
);

case_5_mul_9s_9s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mul_9s_9s_9_1_1_U87(
    .din0(trunc_ln371_reg_2849),
    .din1(trunc_ln371_1_reg_2854),
    .dout(mul_ln371_fu_1642_p2)
);

case_5_mul_12s_4s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 12 ))
mul_12s_4s_12_1_1_U88(
    .din0(m134_reg_2828),
    .din1(m142_reg_2815),
    .dout(m150_fu_1649_p2)
);

case_5_mul_8s_7s_15_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 15 ))
mul_8s_7s_15_1_1_U89(
    .din0(m128_reg_2761),
    .din1(m139_reg_2771),
    .dout(mul_ln349_fu_1660_p2)
);

case_5_mul_7s_6s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 7 ))
mul_7s_6s_7_1_1_U90(
    .din0(mul_ln352_fu_1678_p0),
    .din1(m123_reg_2744),
    .dout(mul_ln352_fu_1678_p2)
);

case_5_mul_10s_6s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 10 ))
mul_10s_6s_10_1_1_U91(
    .din0(m140_fu_1600_p2),
    .din1(m123_reg_2744),
    .dout(mul_ln356_fu_1692_p2)
);

case_5_mul_7s_7s_7_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 7 ))
mul_7s_7s_7_1_1_U92(
    .din0(mul_ln352_reg_2886),
    .din1(trunc_ln352_reg_2800),
    .dout(m154_fu_1737_p2)
);

case_5_mul_11s_5s_16_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 5 ),
    .dout_WIDTH( 16 ))
mul_11s_5s_16_1_1_U93(
    .din0(m148_reg_2864),
    .din1(m141_reg_2777),
    .dout(m157_fu_1755_p2)
);

case_5_mul_13s_4s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
mul_13s_4s_13_1_1_U94(
    .din0(m151_reg_2874),
    .din1(m142_reg_2815),
    .dout(m162_fu_1781_p2)
);

case_5_mul_4s_4s_4_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 4 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 4 ))
mul_4s_4s_4_1_1_U95(
    .din0(m174_fu_1815_p0),
    .din1(trunc_ln350_2_reg_2880),
    .dout(m174_fu_1815_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U96(
    .din0(mul_ln356_reg_2901),
    .din1(trunc_ln356_reg_2942),
    .dout(m158_fu_1834_p2)
);

case_5_mul_9s_7s_9_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 9 ))
mul_9s_7s_9_1_1_U97(
    .din0(trunc_ln357_reg_2906),
    .din1(m154_reg_2936),
    .dout(m159_fu_1841_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U98(
    .din0(trunc_ln363_2_reg_2958),
    .din1(trunc_ln363_1_reg_2921),
    .dout(m165_fu_1846_p2)
);

case_5_mul_12s_7s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 12 ))
mul_12s_7s_12_1_1_U99(
    .din0(trunc_ln363_reg_2953),
    .din1(m154_reg_2936),
    .dout(m166_fu_1853_p2)
);

case_5_mul_13s_4s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 13 ))
mul_13s_4s_13_1_1_U100(
    .din0(trunc_ln367_reg_2963),
    .din1(m152_reg_2931),
    .dout(mul_ln367_fu_1861_p2)
);

case_5_mul_10s_9s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mul_10s_9s_12_1_1_U101(
    .din0(m146_reg_2859),
    .din1(mul_ln365_fu_1888_p1),
    .dout(mul_ln365_fu_1888_p2)
);

case_5_mul_9s_9s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .dout_WIDTH( 12 ))
mul_9s_9s_12_1_1_U102(
    .din0(mul_ln365_1_fu_1894_p0),
    .din1(m159_reg_2979),
    .dout(mul_ln365_1_fu_1894_p2)
);

case_5_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U103(
    .din0(mul_ln367_reg_2990),
    .din1(m162_reg_2947),
    .dout(m169_fu_1900_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U104(
    .din0(m158_reg_2974),
    .din1(m165_reg_2984),
    .dout(mul_ln377_fu_1904_p2)
);

case_5_mul_12s_12s_12_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 12 ))
mul_12s_12s_12_1_1_U105(
    .din0(mul_ln365_1_reg_3010),
    .din1(mul_ln365_reg_3005),
    .dout(m167_fu_1916_p2)
);

case_5_mul_8s_4s_8_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 8 ))
mul_8s_4s_8_1_1_U106(
    .din0(trunc_ln373_reg_3025),
    .din1(m174_reg_2968),
    .dout(m175_fu_1927_p2)
);

case_5_mul_13s_13s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 13 ),
    .dout_WIDTH( 13 ))
mul_13s_13s_13_1_1_U107(
    .din0(m169_reg_3015),
    .din1(m162_reg_2947),
    .dout(m176_fu_1932_p2)
);

case_5_mul_10s_10s_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 10 ),
    .dout_WIDTH( 10 ))
mul_10s_10s_10_1_1_U108(
    .din0(mul_ln377_reg_3020),
    .din1(m165_reg_2984),
    .dout(m179_fu_1940_p2)
);

case_5_mul_13s_12s_13_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 13 ),
    .din1_WIDTH( 12 ),
    .dout_WIDTH( 13 ))
mul_13s_12s_13_1_1_U109(
    .din0(m151_reg_2874),
    .din1(m167_reg_3035),
    .dout(m171_fu_1962_p2)
);

case_5_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U110(
    .din0(trunc_ln370_1_reg_3040),
    .din1(trunc_ln370_reg_2926),
    .dout(m172_fu_1967_p2)
);

case_5_mul_6s_6s_6_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mul_6s_6s_6_1_1_U111(
    .din0(trunc_ln370_1_reg_3040),
    .din1(trunc_ln375_reg_3000),
    .dout(m177_fu_1971_p2)
);

case_5_mul_11s_4s_11_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 4 ),
    .dout_WIDTH( 11 ))
mul_11s_4s_11_1_1_U112(
    .din0(trunc_ln376_reg_3046),
    .din1(m174_reg_2968),
    .dout(m178_fu_1978_p2)
);

case_5_mac_muladd_6s_5s_6ns_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
mac_muladd_6s_5s_6ns_6_4_1_U113(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2007_p0),
    .din1(in15_fu_405_p1),
    .din2(grp_fu_2007_p2),
    .ce(1'b1),
    .dout(grp_fu_2007_p3)
);

case_5_mac_muladd_8s_7s_8s_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 7 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_8s_7s_8s_8_4_1_U114(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2015_p0),
    .din1(m27_fu_421_p2),
    .din2(m32_fu_494_p2),
    .ce(1'b1),
    .dout(grp_fu_2015_p3)
);

case_5_am_addmul_6ns_6s_6s_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
am_addmul_6ns_6s_6s_6_4_1_U115(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2025_p0),
    .din1(m52_reg_2251),
    .din2(m67_fu_819_p2),
    .ce(1'b1),
    .dout(grp_fu_2025_p3)
);

case_5_mac_muladd_9s_6s_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_9s_6s_9ns_9_4_1_U116(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(m82_fu_1032_p2),
    .din1(m67_reg_2320),
    .din2(trunc_ln294_reg_2468),
    .ce(1'b1),
    .dout(grp_fu_2033_p3)
);

case_5_am_addmul_6ns_6ns_6s_6_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 6 ),
    .din2_WIDTH( 6 ),
    .dout_WIDTH( 6 ))
am_addmul_6ns_6ns_6s_6_4_1_U117(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(trunc_ln277_reg_2403),
    .din1(trunc_ln277_1_reg_2408),
    .din2(grp_fu_2043_p2),
    .ce(1'b1),
    .dout(grp_fu_2043_p3)
);

case_5_am_addmul_7s_5s_8s_16_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 5 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 16 ))
am_addmul_7s_5s_8s_16_4_1_U118(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2050_p0),
    .din1(m103_reg_2578),
    .din2(m88_reg_2483),
    .ce(1'b1),
    .dout(grp_fu_2050_p3)
);

case_5_mac_muladd_8s_8s_8ns_8_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 8 ),
    .din2_WIDTH( 8 ),
    .dout_WIDTH( 8 ))
mac_muladd_8s_8s_8ns_8_4_1_U119(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(mul_ln335_1_fu_1527_p2),
    .din1(grp_fu_2061_p1),
    .din2(grp_fu_2061_p2),
    .ce(1'b1),
    .dout(grp_fu_2061_p3)
);

case_5_mac_muladd_9s_9s_9ns_9_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 9 ),
    .din2_WIDTH( 9 ),
    .dout_WIDTH( 9 ))
mac_muladd_9s_9s_9ns_9_4_1_U120(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2070_p0),
    .din1(mul_ln371_reg_2869),
    .din2(trunc_ln378_reg_3030),
    .ce(1'b1),
    .dout(grp_fu_2070_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        add_ln265_reg_2207 <= grp_fu_2007_p3;
        m34_reg_2185 <= m34_fu_564_p2;
        m38_reg_2194 <= m38_fu_569_p2;
        m48_reg_2212 <= m48_fu_577_p2;
        m53_reg_2223 <= m53_fu_590_p2;
        mul_ln241_reg_2201 <= mul_ln241_fu_573_p2;
        trunc_ln250_reg_2218 <= trunc_ln250_fu_582_p1;
        trunc_ln271_reg_2230 <= trunc_ln271_fu_595_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        add_ln269_reg_2376 <= add_ln269_fu_908_p2;
        m47_reg_2361 <= m47_fu_868_p2;
        m70_reg_2371 <= m70_fu_899_p2;
        m75_reg_2381 <= m75_fu_929_p2;
        m77_reg_2391 <= m77_fu_941_p2;
        m80_reg_2413 <= m80_fu_960_p2;
        mul_ln272_reg_2366 <= mul_ln272_fu_886_p2;
        mul_ln276_reg_2398 <= mul_ln276_fu_946_p2;
        trunc_ln274_reg_2386 <= trunc_ln274_fu_934_p1;
        trunc_ln277_1_reg_2408 <= trunc_ln277_1_fu_956_p1;
        trunc_ln277_reg_2403 <= trunc_ln277_fu_952_p1;
        trunc_ln285_reg_2423 <= trunc_ln285_fu_968_p1;
        trunc_ln288_reg_2428 <= trunc_ln288_fu_972_p1;
        trunc_ln293_1_reg_2433 <= trunc_ln293_1_fu_976_p1;
        trunc_ln304_reg_2418 <= trunc_ln304_fu_964_p1;
        trunc_ln309_reg_2438 <= trunc_ln309_fu_980_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        in18_reg_2082 <= in18_fu_409_p1;
        m27_reg_2087 <= m27_fu_421_p2;
        trunc_ln229_reg_2097 <= trunc_ln229_fu_431_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        m100_reg_2573 <= m100_fu_1190_p2;
        m103_reg_2578 <= m103_fu_1200_p2;
        m106_reg_2583 <= m106_fu_1213_p2;
        m115_reg_2593 <= m115_fu_1235_p2;
        m117_reg_2599 <= m117_fu_1245_p2;
        trunc_ln307_reg_2588 <= trunc_ln307_fu_1218_p1;
        trunc_ln321_reg_2604 <= trunc_ln321_fu_1250_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        m104_reg_2557 <= m104_fu_1155_p2;
        m85_reg_2524 <= m85_fu_1123_p2;
        m91_reg_2529 <= grp_fu_2025_p3;
        m99_reg_2541 <= m99_fu_1142_p2;
        mul_ln319_reg_2536 <= mul_ln319_fu_1134_p2;
        trunc_ln298_reg_2547 <= trunc_ln298_fu_1147_p1;
        trunc_ln301_1_reg_2552 <= trunc_ln301_1_fu_1151_p1;
        trunc_ln308_reg_2563 <= trunc_ln308_fu_1159_p1;
        trunc_ln315_reg_2568 <= trunc_ln315_fu_1163_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        m107_reg_2682 <= m107_fu_1387_p2;
        m111_reg_2687 <= m111_fu_1395_p2;
        m119_reg_2693 <= m119_fu_1402_p2;
        m122_reg_2698 <= m122_fu_1411_p2;
        m129_reg_2709 <= m129_fu_1423_p2;
        trunc_ln323_reg_2703 <= trunc_ln323_fu_1416_p1;
        trunc_ln328_reg_2714 <= trunc_ln328_fu_1428_p1;
        trunc_ln334_reg_2729 <= trunc_ln334_fu_1440_p1;
        trunc_ln337_reg_2734 <= trunc_ln337_fu_1444_p1;
        trunc_ln339_reg_2739 <= trunc_ln339_fu_1448_p1;
        trunc_ln340_1_reg_2719 <= trunc_ln340_1_fu_1432_p1;
        trunc_ln350_reg_2724 <= trunc_ln350_fu_1436_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        m116_reg_2645 <= m116_fu_1313_p2;
        m121_reg_2656 <= m121_fu_1347_p2;
        m126_reg_2666 <= m126_fu_1364_p2;
        m96_reg_2609 <= grp_fu_2033_p3;
        mul_ln309_reg_2635 <= mul_ln309_fu_1296_p2;
        mul_ln317_reg_2651 <= mul_ln317_fu_1328_p2;
        sext_ln309_reg_2614 <= sext_ln309_fu_1271_p1;
        trunc_ln305_1_reg_2624 <= trunc_ln305_1_fu_1277_p1;
        trunc_ln305_reg_2619 <= trunc_ln305_fu_1274_p1;
        trunc_ln307_1_reg_2629 <= trunc_ln307_1_fu_1293_p1;
        trunc_ln320_reg_2661 <= trunc_ln320_fu_1352_p1;
        trunc_ln327_reg_2672 <= trunc_ln327_fu_1370_p1;
        trunc_ln339_1_reg_2677 <= trunc_ln339_1_fu_1374_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        m123_reg_2744 <= m123_fu_1455_p2;
        m128_reg_2761 <= m128_fu_1479_p2;
        m136_reg_2766 <= m136_fu_1489_p2;
        m139_reg_2771 <= m139_fu_1497_p2;
        m141_reg_2777 <= m141_fu_1502_p2;
        mul_ln323_1_reg_2756 <= mul_ln323_1_fu_1467_p2;
        mul_ln323_reg_2750 <= mul_ln323_fu_1462_p2;
        trunc_ln340_2_reg_2784 <= trunc_ln340_2_fu_1506_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        m125_reg_2789 <= m125_fu_1510_p2;
        m142_reg_2815 <= m142_fu_1536_p2;
        trunc_ln325_reg_2795 <= trunc_ln325_fu_1514_p1;
        trunc_ln352_reg_2800 <= trunc_ln352_fu_1521_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        m127_reg_2822 <= m127_fu_1544_p2;
        m134_reg_2828 <= m134_fu_1552_p2;
        m138_reg_2838 <= m138_fu_1566_p2;
        mul_ln350_reg_2833 <= mul_ln350_fu_1561_p2;
        trunc_ln341_reg_2843 <= trunc_ln341_fu_1570_p1;
        trunc_ln371_1_reg_2854 <= trunc_ln371_1_fu_1578_p1;
        trunc_ln371_reg_2849 <= trunc_ln371_fu_1574_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        m146_reg_2859 <= m146_fu_1621_p2;
        m148_reg_2864 <= m148_fu_1636_p2;
        m151_reg_2874 <= m151_fu_1666_p1;
        mul_ln352_reg_2886 <= mul_ln352_fu_1678_p2;
        mul_ln356_reg_2901 <= mul_ln356_fu_1692_p2;
        mul_ln371_reg_2869 <= mul_ln371_fu_1642_p2;
        trunc_ln350_2_reg_2880 <= trunc_ln350_2_fu_1670_p1;
        trunc_ln354_reg_2896 <= trunc_ln354_fu_1688_p1;
        trunc_ln357_reg_2906 <= trunc_ln357_fu_1698_p1;
        trunc_ln359_1_reg_2916 <= trunc_ln359_1_fu_1706_p1;
        trunc_ln359_reg_2911 <= trunc_ln359_fu_1702_p1;
        trunc_ln363_1_reg_2921 <= trunc_ln363_1_fu_1710_p1;
        trunc_ln370_reg_2926 <= trunc_ln370_fu_1714_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        m152_reg_2931 <= m152_fu_1733_p2;
        m154_reg_2936 <= m154_fu_1737_p2;
        m162_reg_2947 <= m162_fu_1781_p2;
        m174_reg_2968 <= m174_fu_1815_p2;
        trunc_ln356_reg_2942 <= trunc_ln356_fu_1761_p1;
        trunc_ln363_2_reg_2958 <= trunc_ln363_2_fu_1803_p1;
        trunc_ln363_reg_2953 <= trunc_ln363_fu_1799_p1;
        trunc_ln367_reg_2963 <= trunc_ln367_fu_1807_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        m158_reg_2974 <= m158_fu_1834_p2;
        m159_reg_2979 <= m159_fu_1841_p2;
        m165_reg_2984 <= m165_fu_1846_p2;
        mul_ln367_reg_2990 <= mul_ln367_fu_1861_p2;
        trunc_ln375_reg_3000 <= trunc_ln375_fu_1870_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        m167_reg_3035 <= m167_fu_1916_p2;
        trunc_ln370_1_reg_3040 <= trunc_ln370_1_fu_1920_p1;
        trunc_ln376_reg_3046 <= trunc_ln376_fu_1936_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state19)) begin
        m169_reg_3015 <= m169_fu_1900_p2;
        mul_ln365_1_reg_3010 <= mul_ln365_1_fu_1894_p2;
        mul_ln365_reg_3005 <= mul_ln365_fu_1888_p2;
        mul_ln377_reg_3020 <= mul_ln377_fu_1904_p2;
        trunc_ln373_reg_3025 <= trunc_ln373_fu_1908_p1;
        trunc_ln378_reg_3030 <= trunc_ln378_fu_1912_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        m26_reg_2108 <= m26_fu_447_p2;
        trunc_ln228_reg_2113 <= trunc_ln228_fu_453_p1;
        trunc_ln233_reg_2118 <= trunc_ln233_fu_457_p1;
        trunc_ln243_reg_2124 <= trunc_ln243_fu_461_p1;
        trunc_ln248_1_reg_2129 <= trunc_ln248_1_fu_465_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        m30_reg_2134 <= m30_fu_481_p2;
        m32_reg_2144 <= m32_fu_494_p2;
        m50_reg_2175 <= m50_fu_543_p2;
        mul_ln246_reg_2170 <= mul_ln246_fu_534_p2;
        trunc_ln230_1_reg_2139 <= trunc_ln230_1_fu_490_p1;
        trunc_ln232_1_reg_2150 <= trunc_ln232_1_fu_500_p1;
        trunc_ln234_reg_2155 <= trunc_ln234_fu_512_p1;
        trunc_ln237_reg_2160 <= trunc_ln237_fu_526_p1;
        trunc_ln251_1_reg_2180 <= trunc_ln251_1_fu_548_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        m36_reg_2279 <= m36_fu_730_p2;
        m40_reg_2284 <= m40_fu_741_p2;
        m55_reg_2289 <= m55_fu_753_p2;
        m57_reg_2294 <= m57_fu_762_p2;
        m61_reg_2299 <= m61_fu_785_p2;
        m62_reg_2305 <= m62_fu_795_p2;
        m64_reg_2310 <= m64_fu_803_p2;
        m67_reg_2320 <= m67_fu_819_p2;
        m69_reg_2326 <= m69_fu_828_p2;
        trunc_ln264_reg_2315 <= trunc_ln264_fu_808_p1;
        trunc_ln268_reg_2331 <= trunc_ln268_fu_833_p1;
        trunc_ln273_reg_2336 <= trunc_ln273_fu_837_p1;
        trunc_ln279_reg_2346 <= trunc_ln279_fu_845_p1;
        trunc_ln283_reg_2341 <= trunc_ln283_fu_841_p1;
        trunc_ln287_1_reg_2351 <= trunc_ln287_1_fu_849_p1;
        trunc_ln288_1_reg_2356 <= trunc_ln288_1_fu_853_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        m45_reg_2235 <= m45_fu_632_p2;
        m49_reg_2240 <= m49_fu_645_p2;
        m51_reg_2246 <= m51_fu_655_p2;
        m52_reg_2251 <= m52_fu_664_p2;
        trunc_ln255_reg_2259 <= trunc_ln255_fu_691_p1;
        trunc_ln260_1_reg_2264 <= trunc_ln260_1_fu_695_p1;
        trunc_ln262_reg_2269 <= trunc_ln262_fu_704_p1;
        trunc_ln267_1_reg_2274 <= trunc_ln267_1_fu_708_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        m73_reg_2448[2 : 1] <= m73_fu_992_p3[2 : 1];
        m74_reg_2453 <= m74_fu_1002_p2;
        m76_reg_2458 <= m76_fu_1010_p2;
        m87_reg_2478 <= m87_fu_1058_p2;
        m88_reg_2483 <= m88_fu_1069_p2;
        m90_reg_2493 <= m90_fu_1079_p2;
        m92_reg_2498 <= m92_fu_1087_p2;
        m95_reg_2508 <= m95_fu_1100_p2;
        sext_ln264_reg_2443 <= sext_ln264_fu_989_p1;
        trunc_ln287_reg_2488 <= trunc_ln287_fu_1075_p1;
        trunc_ln294_reg_2468 <= trunc_ln294_fu_1037_p1;
        trunc_ln301_reg_2503 <= trunc_ln301_fu_1092_p1;
        trunc_ln302_reg_2519 <= trunc_ln302_fu_1109_p1;
    end
end

assign ap_ST_fsm_state10_blk = 1'b0;

assign ap_ST_fsm_state11_blk = 1'b0;

assign ap_ST_fsm_state12_blk = 1'b0;

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state8_blk = 1'b0;

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_0_ap_vld = 1'b1;
    end else begin
        out_data_0_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_10_ap_vld = 1'b1;
    end else begin
        out_data_10_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        out_data_11_ap_vld = 1'b1;
    end else begin
        out_data_11_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out_data_12_ap_vld = 1'b1;
    end else begin
        out_data_12_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out_data_13_ap_vld = 1'b1;
    end else begin
        out_data_13_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        out_data_14_ap_vld = 1'b1;
    end else begin
        out_data_14_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_15_ap_vld = 1'b1;
    end else begin
        out_data_15_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_16_ap_vld = 1'b1;
    end else begin
        out_data_16_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        out_data_17_ap_vld = 1'b1;
    end else begin
        out_data_17_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        out_data_18_ap_vld = 1'b1;
    end else begin
        out_data_18_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_19_ap_vld = 1'b1;
    end else begin
        out_data_19_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        out_data_1_ap_vld = 1'b1;
    end else begin
        out_data_1_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_20_ap_vld = 1'b1;
    end else begin
        out_data_20_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_21_ap_vld = 1'b1;
    end else begin
        out_data_21_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_22_ap_vld = 1'b1;
    end else begin
        out_data_22_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_23_ap_vld = 1'b1;
    end else begin
        out_data_23_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_24_ap_vld = 1'b1;
    end else begin
        out_data_24_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        out_data_25_ap_vld = 1'b1;
    end else begin
        out_data_25_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state21)) begin
        out_data_26_ap_vld = 1'b1;
    end else begin
        out_data_26_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_2_ap_vld = 1'b1;
    end else begin
        out_data_2_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        out_data_3_ap_vld = 1'b1;
    end else begin
        out_data_3_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        out_data_4_ap_vld = 1'b1;
    end else begin
        out_data_4_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        out_data_5_ap_vld = 1'b1;
    end else begin
        out_data_5_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_6_ap_vld = 1'b1;
    end else begin
        out_data_6_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        out_data_7_ap_vld = 1'b1;
    end else begin
        out_data_7_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        out_data_8_ap_vld = 1'b1;
    end else begin
        out_data_8_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        out_data_9_ap_vld = 1'b1;
    end else begin
        out_data_9_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            ap_NS_fsm = ap_ST_fsm_state9;
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln269_fu_908_p2 = (trunc_ln264_reg_2315 + trunc_ln269_fu_904_p1);

assign add_ln304_fu_1208_p2 = ($signed(sext_ln264_reg_2443) + $signed(sext_ln304_fu_1205_p1));

assign add_ln334_fu_1485_p2 = ($signed(m99_reg_2541) + $signed(sext_ln309_reg_2614));

assign add_ln343_fu_1615_p2 = ($signed(sext_ln343_1_fu_1612_p1) + $signed(sext_ln343_fu_1609_p1));

assign add_ln359_fu_1768_p2 = ($signed(trunc_ln359_reg_2911) + $signed(sext_ln359_fu_1765_p1));

assign add_ln361_fu_1793_p2 = ($signed(sext_ln361_fu_1786_p1) + $signed(sext_ln361_1_fu_1790_p1));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign grp_fu_2007_p0 = in_data_5[5:0];

assign grp_fu_2007_p2 = m30_fu_481_p2[5:0];

assign grp_fu_2015_p0 = in_data_23[7:0];

assign grp_fu_2025_p0 = m61_fu_785_p2[5:0];

assign grp_fu_2043_p2 = m87_fu_1058_p2[5:0];

assign grp_fu_2050_p0 = sext_ln310_1_fu_1304_p1;

assign grp_fu_2061_p1 = grp_fu_2050_p3[7:0];

assign grp_fu_2061_p2 = mul_ln349_fu_1660_p2[7:0];

assign grp_fu_2070_p0 = m165_fu_1846_p2[8:0];

assign in12_fu_722_p1 = in_data_11[2:0];

assign in15_fu_405_p1 = in_data_14[4:0];

assign in18_fu_409_p1 = in_data_17[3:0];

assign in22_fu_469_p1 = in_data_21[9:0];

assign in25_fu_439_p1 = in_data_24[2:0];

assign m106_fu_1213_p2 = (add_ln304_fu_1208_p2 + trunc_ln304_reg_2418);

assign m109_fu_1391_p2 = ($signed(trunc_ln307_1_reg_2629) + $signed(trunc_ln307_reg_2588));

assign m110_fu_1226_p0 = m106_fu_1213_p2[3:0];

assign m115_fu_1235_p2 = ($signed(m93_fu_1178_p2) + $signed(sext_ln313_fu_1231_p1));

assign m116_fu_1313_p0 = sext_ln310_1_fu_1304_p1;

assign m117_fu_1245_p1 = m100_fu_1190_p2[4:0];

assign m121_fu_1347_p2 = (mul_ln319_reg_2536 + trunc_ln319_fu_1343_p1);

assign m126_fu_1364_p0 = m116_fu_1313_p2[4:0];

assign m126_fu_1364_p1 = mul_ln299_fu_1265_p2[4:0];

assign m136_fu_1489_p2 = (add_ln334_fu_1485_p2 + trunc_ln334_reg_2729);

assign m140_fu_1600_p2 = ($signed(mul_ln323_reg_2750) + $signed(sext_ln338_fu_1597_p1));

assign m143_fu_1605_p2 = ($signed(trunc_ln341_reg_2843) + $signed(trunc_ln323_reg_2703));

assign m151_fu_1666_p1 = mul_ln349_fu_1660_p2[12:0];

assign m152_fu_1733_p2 = ($signed(trunc_ln350_2_reg_2880) + $signed(mul_ln350_reg_2833));

assign m156_fu_1744_p2 = ($signed(trunc_ln354_reg_2896) + $signed(sext_ln354_fu_1741_p1));

assign m161_fu_1773_p2 = (add_ln359_fu_1768_p2 + trunc_ln359_1_reg_2916);

assign m174_fu_1815_p0 = m156_fu_1744_p2[3:0];

assign m30_fu_481_p1 = in_data_12[7:0];

assign m32_fu_494_p0 = in_data_20[7:0];

assign m32_fu_494_p1 = in_data_9[7:0];

assign m34_fu_564_p0 = grp_fu_2015_p3[4:0];

assign m41_fu_609_p2 = ($signed(sext_ln239_fu_603_p1) + $signed(sext_ln239_1_fu_606_p1));

assign m44_fu_623_p0 = m41_fu_609_p2[1:0];

assign m44_fu_623_p1 = in_data_18[1:0];

assign m47_fu_868_p2 = ($signed(sext_ln245_1_fu_865_p1) + $signed(sext_ln245_fu_862_p1));

assign m48_fu_577_p1 = in_data_6[8:0];

assign m49_fu_645_p2 = ($signed(trunc_ln247_fu_637_p1) + $signed(sext_ln247_fu_641_p1));

assign m50_fu_543_p2 = (trunc_ln248_fu_539_p1 + trunc_ln248_1_reg_2129);

assign m51_fu_655_p1 = sext_ln249_fu_651_p1;

assign m53_fu_590_p0 = m48_fu_577_p2[3:0];

assign m54_fu_673_p0 = sext_ln239_fu_603_p1;

assign m59_fu_877_p1 = sext_ln245_fu_862_p1;

assign m62_fu_795_p0 = m40_fu_741_p2[3:0];

assign m63_fu_699_p1 = sext_ln249_fu_651_p1;

assign m69_fu_828_p0 = m61_fu_785_p2[3:0];

assign m72_fu_920_p0 = m47_fu_868_p2[5:0];

assign m73_fu_992_p3 = {{trunc_ln271_reg_2230}, {1'd0}};

assign m81_fu_1027_p0 = m76_fu_1010_p2[3:0];

assign m84_fu_1045_p2 = ($signed(m78_fu_1018_p2) + $signed(sext_ln282_fu_1041_p1));

assign m87_fu_1058_p2 = ($signed(trunc_ln285_reg_2423) + $signed(sext_ln285_fu_1054_p1));

assign m88_fu_1069_p2 = ($signed(sext_ln286_1_fu_1066_p1) + $signed(sext_ln286_fu_1063_p1));

assign m95_fu_1100_p0 = m88_fu_1069_p2[5:0];

assign mul_ln246_fu_534_p0 = in_data_3[8:0];

assign mul_ln276_fu_946_p0 = sext_ln257_fu_874_p1;

assign mul_ln276_fu_946_p1 = sext_ln257_fu_874_p1;

assign mul_ln323_1_fu_1467_p0 = sext_ln323_fu_1452_p1;

assign mul_ln323_1_fu_1467_p1 = sext_ln323_fu_1452_p1;

assign mul_ln340_fu_1531_p1 = grp_fu_2050_p3[3:0];

assign mul_ln350_fu_1561_p0 = m127_fu_1544_p2[3:0];

assign mul_ln352_fu_1678_p0 = add_ln343_fu_1615_p2[6:0];

assign mul_ln365_1_fu_1894_p0 = sext_ln342_fu_1879_p1;

assign mul_ln365_fu_1888_p1 = sext_ln342_fu_1879_p1;

assign out_data_0 = $signed(m35_fu_507_p2);

assign out_data_1 = ($signed(m26_reg_2108) + $signed(sext_ln235_fu_516_p1));

assign out_data_10 = $signed(m108_fu_1287_p2);

assign out_data_11 = $signed(m110_fu_1226_p2);

assign out_data_12 = $signed(m133_fu_1591_p2);

assign out_data_13 = $signed(m143_fu_1605_p2);

assign out_data_14 = $signed(m150_fu_1649_p2);

assign out_data_15 = $signed(grp_fu_2061_p3);

assign out_data_16 = $signed(m161_fu_1773_p2);

assign out_data_17 = $signed(add_ln361_fu_1793_p2);

assign out_data_18 = $signed(m166_fu_1853_p2);

assign out_data_19 = $signed(m171_fu_1962_p2);

assign out_data_2 = $signed(m54_fu_673_p2);

assign out_data_20 = $signed(m172_fu_1967_p2);

assign out_data_21 = $signed(m175_fu_1927_p2);

assign out_data_22 = $signed(m176_fu_1932_p2);

assign out_data_23 = $signed(m177_fu_1971_p2);

assign out_data_24 = $signed(m178_fu_1978_p2);

assign out_data_25 = $signed(m179_fu_1940_p2);

assign out_data_26 = $signed(grp_fu_2070_p3);

assign out_data_3 = $signed(m60_fu_773_p2);

assign out_data_4 = $signed(m63_fu_699_p2);

assign out_data_5 = $signed(m72_fu_920_p2);

assign out_data_6 = $signed(m81_fu_1027_p2);

assign out_data_7 = $signed(m84_fu_1045_p2);

assign out_data_8 = $signed(m89_fu_1127_p2);

assign out_data_9 = $signed(grp_fu_2043_p3);

assign sext_ln235_fu_516_p1 = $signed(in22_fu_469_p1);

assign sext_ln239_1_fu_606_p1 = in18_reg_2082;

assign sext_ln239_fu_603_p1 = m34_reg_2185;

assign sext_ln245_1_fu_865_p1 = m40_reg_2284;

assign sext_ln245_fu_862_p1 = $signed(m36_reg_2279);

assign sext_ln247_fu_641_p1 = m44_fu_623_p2;

assign sext_ln249_fu_651_p1 = m41_fu_609_p2;

assign sext_ln257_fu_874_p1 = m53_reg_2223;

assign sext_ln264_fu_989_p1 = m61_reg_2299;

assign sext_ln282_fu_1041_p1 = m76_fu_1010_p2;

assign sext_ln285_fu_1054_p1 = m73_fu_992_p3;

assign sext_ln286_1_fu_1066_p1 = m77_reg_2391;

assign sext_ln286_fu_1063_p1 = $signed(m69_reg_2326);

assign sext_ln304_fu_1205_p1 = m104_reg_2557;

assign sext_ln309_fu_1271_p1 = m95_reg_2508;

assign sext_ln310_1_fu_1304_p1 = m100_reg_2573;

assign sext_ln313_fu_1231_p1 = m106_fu_1213_p2;

assign sext_ln323_fu_1452_p1 = m91_reg_2529;

assign sext_ln338_fu_1597_p1 = m139_reg_2771;

assign sext_ln342_fu_1879_p1 = m122_reg_2698;

assign sext_ln343_1_fu_1612_p1 = m127_reg_2822;

assign sext_ln343_fu_1609_p1 = $signed(m136_reg_2766);

assign sext_ln354_fu_1741_p1 = m141_reg_2777;

assign sext_ln359_fu_1765_p1 = m142_reg_2815;

assign sext_ln361_1_fu_1790_p1 = m141_reg_2777;

assign sext_ln361_fu_1786_p1 = m156_fu_1744_p2;

assign trunc_ln228_fu_453_p1 = m26_fu_447_p2[7:0];

assign trunc_ln229_fu_431_p1 = in_data_23[7:0];

assign trunc_ln230_1_fu_490_p1 = in_data_20[7:0];

assign trunc_ln232_1_fu_500_p1 = in_data_20[4:0];

assign trunc_ln233_fu_457_p1 = m26_fu_447_p2[8:0];

assign trunc_ln234_fu_512_p1 = in_data_12[6:0];

assign trunc_ln237_fu_526_p1 = in_data_21[4:0];

assign trunc_ln243_fu_461_p1 = m26_fu_447_p2[6:0];

assign trunc_ln247_fu_637_p1 = m45_fu_632_p2[2:0];

assign trunc_ln248_1_fu_465_p1 = in_data_24[1:0];

assign trunc_ln248_fu_539_p1 = m30_fu_481_p2[1:0];

assign trunc_ln250_fu_582_p1 = m38_fu_569_p2[5:0];

assign trunc_ln251_1_fu_548_p1 = m32_fu_494_p2[3:0];

assign trunc_ln255_fu_691_p1 = m56_fu_685_p2[9:0];

assign trunc_ln260_1_fu_695_p1 = m39_fu_599_p2[3:0];

assign trunc_ln262_fu_704_p1 = m56_fu_685_p2[6:0];

assign trunc_ln263_fu_882_p1 = m47_fu_868_p2[9:0];

assign trunc_ln264_fu_808_p1 = m61_fu_785_p2[6:0];

assign trunc_ln267_1_fu_708_p1 = m52_fu_664_p2[3:0];

assign trunc_ln268_fu_833_p1 = m57_fu_762_p2[7:0];

assign trunc_ln269_fu_904_p1 = m70_fu_899_p2[6:0];

assign trunc_ln271_fu_595_p1 = m53_fu_590_p2[1:0];

assign trunc_ln273_fu_837_p1 = m55_fu_753_p2[8:0];

assign trunc_ln274_fu_934_p1 = m59_fu_877_p2[5:0];

assign trunc_ln277_1_fu_956_p1 = mul_ln272_fu_886_p2[5:0];

assign trunc_ln277_fu_952_p1 = mul_ln266_fu_892_p2[5:0];

assign trunc_ln279_fu_845_p1 = m67_fu_819_p2[3:0];

assign trunc_ln283_fu_841_p1 = m55_fu_753_p2[9:0];

assign trunc_ln285_fu_968_p1 = m80_fu_960_p2[7:0];

assign trunc_ln287_1_fu_849_p1 = m64_fu_803_p2[4:0];

assign trunc_ln287_fu_1075_p1 = m74_fu_1002_p2[4:0];

assign trunc_ln288_1_fu_853_p1 = m67_fu_819_p2[4:0];

assign trunc_ln288_fu_972_p1 = m70_fu_899_p2[4:0];

assign trunc_ln293_1_fu_976_p1 = m75_fu_929_p2[5:0];

assign trunc_ln294_fu_1037_p1 = m78_fu_1018_p2[8:0];

assign trunc_ln298_fu_1147_p1 = m85_fu_1123_p2[6:0];

assign trunc_ln301_1_fu_1151_p1 = m99_fu_1142_p2[4:0];

assign trunc_ln301_fu_1092_p1 = m92_fu_1087_p2[4:0];

assign trunc_ln302_fu_1109_p1 = m82_fu_1032_p2[6:0];

assign trunc_ln304_fu_964_p1 = m59_fu_877_p2[8:0];

assign trunc_ln305_1_fu_1277_p1 = mul_ln299_fu_1265_p2[5:0];

assign trunc_ln305_fu_1274_p1 = grp_fu_2033_p3[5:0];

assign trunc_ln307_1_fu_1293_p1 = grp_fu_2033_p3[6:0];

assign trunc_ln307_fu_1218_p1 = m93_fu_1178_p2[6:0];

assign trunc_ln308_fu_1159_p1 = m104_fu_1155_p2[3:0];

assign trunc_ln309_fu_980_p1 = m75_fu_929_p2[6:0];

assign trunc_ln315_fu_1163_p1 = mul_ln319_fu_1134_p2[4:0];

assign trunc_ln319_fu_1343_p1 = mul_ln299_fu_1265_p2[7:0];

assign trunc_ln320_fu_1352_p1 = m120_fu_1337_p2[8:0];

assign trunc_ln321_fu_1250_p1 = m106_fu_1213_p2[5:0];

assign trunc_ln323_fu_1416_p1 = m119_fu_1402_p2[9:0];

assign trunc_ln325_fu_1514_p1 = m125_fu_1510_p2[8:0];

assign trunc_ln327_fu_1370_p1 = m120_fu_1337_p2[9:0];

assign trunc_ln328_fu_1428_p1 = m119_fu_1402_p2[7:0];

assign trunc_ln334_fu_1440_p1 = m129_fu_1423_p2[6:0];

assign trunc_ln337_fu_1444_p1 = m122_fu_1411_p2[6:0];

assign trunc_ln339_1_fu_1374_p1 = m121_fu_1347_p2[4:0];

assign trunc_ln339_fu_1448_p1 = m129_fu_1423_p2[4:0];

assign trunc_ln340_1_fu_1432_p1 = m107_fu_1387_p2[3:0];

assign trunc_ln340_2_fu_1506_p1 = m123_fu_1455_p2[3:0];

assign trunc_ln341_fu_1570_p1 = m134_fu_1552_p2[9:0];

assign trunc_ln350_2_fu_1670_p1 = mul_ln371_fu_1642_p2[3:0];

assign trunc_ln350_fu_1436_p1 = m111_fu_1395_p2[3:0];

assign trunc_ln352_fu_1521_p1 = grp_fu_2050_p3[6:0];

assign trunc_ln354_fu_1688_p1 = m148_fu_1636_p2[6:0];

assign trunc_ln356_fu_1761_p1 = m157_fu_1755_p2[9:0];

assign trunc_ln357_fu_1698_p1 = m148_fu_1636_p2[8:0];

assign trunc_ln359_1_fu_1706_p1 = m140_fu_1600_p2[4:0];

assign trunc_ln359_fu_1702_p1 = m146_fu_1621_p2[4:0];

assign trunc_ln363_1_fu_1710_p1 = mul_ln349_fu_1660_p2[9:0];

assign trunc_ln363_2_fu_1803_p1 = m162_fu_1781_p2[9:0];

assign trunc_ln363_fu_1799_p1 = m162_fu_1781_p2[11:0];

assign trunc_ln367_fu_1807_p1 = m157_fu_1755_p2[12:0];

assign trunc_ln370_1_fu_1920_p1 = m167_fu_1916_p2[5:0];

assign trunc_ln370_fu_1714_p1 = m148_fu_1636_p2[5:0];

assign trunc_ln371_1_fu_1578_p1 = m138_fu_1566_p2[8:0];

assign trunc_ln371_fu_1574_p1 = m134_fu_1552_p2[8:0];

assign trunc_ln373_fu_1908_p1 = mul_ln377_fu_1904_p2[7:0];

assign trunc_ln375_fu_1870_p1 = m158_fu_1834_p2[5:0];

assign trunc_ln376_fu_1936_p1 = m167_fu_1916_p2[10:0];

assign trunc_ln378_fu_1912_p1 = m169_fu_1900_p2[8:0];

always @ (posedge ap_clk) begin
    m73_reg_2448[0] <= 1'b0;
end

endmodule //case_5
