

================================================================
== Vitis HLS Report for 'axi_butterworth'
================================================================
* Date:           Tue Jun  4 23:53:45 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        axi_butterworth
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    15395|    15395|  0.154 ms|  0.154 ms|  15396|  15396|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |               |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop_stream  |    15393|    15393|        49|         15|         15|  1024|       yes|
        +---------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 15, depth = 49


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 51
* Pipeline : 1
  Pipeline-0 : II = 15, D = 49, States = { 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 51 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 32 
32 --> 33 
33 --> 34 
34 --> 35 
35 --> 36 
36 --> 37 
37 --> 38 
38 --> 39 
39 --> 40 
40 --> 41 
41 --> 42 
42 --> 43 
43 --> 44 
44 --> 45 
45 --> 46 
46 --> 47 
47 --> 48 
48 --> 49 
49 --> 50 
50 --> 2 
51 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 52 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %in_amplitude_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %in_amplitude_data_V"   --->   Operation 54 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %out_iir_data_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %out_iir_data_V"   --->   Operation 56 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%w01_load = load i32 %w01" [axi_butterworth/axi_butterworth.cpp:30]   --->   Operation 57 'load' 'w01_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%w02_load = load i32 %w02" [axi_butterworth/axi_butterworth.cpp:29]   --->   Operation 58 'load' 'w02_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%w11_load = load i32 %w11" [axi_butterworth/axi_butterworth.cpp:36]   --->   Operation 59 'load' 'w11_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%w12_load = load i32 %w12" [axi_butterworth/axi_butterworth.cpp:35]   --->   Operation 60 'load' 'w12_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (1.58ns)   --->   "%br_ln21 = br void" [axi_butterworth/axi_butterworth.cpp:21]   --->   Operation 61 'br' 'br_ln21' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 5.70>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%sub24 = phi i32 %w01_load, void, i32 %sub2, void %.split" [axi_butterworth/axi_butterworth.cpp:30]   --->   Operation 62 'phi' 'sub24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%j = phi i11 0, void, i11 %j_1, void %.split"   --->   Operation 63 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (1.88ns)   --->   "%icmp_ln21 = icmp_eq  i11 %j, i11 1024" [axi_butterworth/axi_butterworth.cpp:21]   --->   Operation 64 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln21 = br i1 %icmp_ln21, void %.split, void" [axi_butterworth/axi_butterworth.cpp:21]   --->   Operation 65 'br' 'br_ln21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [4/4] (5.70ns)   --->   "%mul = fmul i32 %sub24, i32 -1.93077" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 66 'fmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%sub245 = phi i32 %w02_load, void, i32 %sub24, void %.split" [axi_butterworth/axi_butterworth.cpp:29]   --->   Operation 67 'phi' 'sub245' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [3/4] (5.70ns)   --->   "%mul = fmul i32 %sub24, i32 -1.93077" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 68 'fmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %sub245, i32 0.935992" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 69 'fmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 70 [2/4] (5.70ns)   --->   "%mul = fmul i32 %sub24, i32 -1.93077" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 70 'fmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %sub245, i32 0.935992" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 71 'fmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [4/4] (5.70ns)   --->   "%mul4 = fmul i32 %sub24, i32 0.00185162" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 72 'fmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 73 [1/4] (5.70ns)   --->   "%mul = fmul i32 %sub24, i32 -1.93077" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 73 'fmul' 'mul' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %sub245, i32 0.935992" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 74 'fmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [3/4] (5.70ns)   --->   "%mul4 = fmul i32 %sub24, i32 0.00185162" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 75 'fmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 76 [4/4] (5.70ns)   --->   "%mul5 = fmul i32 %sub245, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 76 'fmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 7.25>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%in_amplitude_data_V_read = read i32 @_ssdm_op_Read.axis.volatile.i32P128A, i32 %in_amplitude_data_V" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'read' 'in_amplitude_data_V_read' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%tmp = bitcast i32 %in_amplitude_data_V_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'bitcast' 'tmp' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_6 : Operation 79 [5/5] (7.25ns)   --->   "%sub = fsub i32 %tmp, i32 %mul" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 79 'fsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %sub245, i32 0.935992" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 80 'fmul' 'mul1' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [2/4] (5.70ns)   --->   "%mul4 = fmul i32 %sub24, i32 0.00185162" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 81 'fmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [3/4] (5.70ns)   --->   "%mul5 = fmul i32 %sub245, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 82 'fmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 83 [4/5] (7.25ns)   --->   "%sub = fsub i32 %tmp, i32 %mul" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 83 'fsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/4] (5.70ns)   --->   "%mul4 = fmul i32 %sub24, i32 0.00185162" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 84 'fmul' 'mul4' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [2/4] (5.70ns)   --->   "%mul5 = fmul i32 %sub245, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 85 'fmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 86 [3/5] (7.25ns)   --->   "%sub = fsub i32 %tmp, i32 %mul" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 86 'fsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 87 [1/4] (5.70ns)   --->   "%mul5 = fmul i32 %sub245, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 87 'fmul' 'mul5' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 88 [2/5] (7.25ns)   --->   "%sub = fsub i32 %tmp, i32 %mul" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 88 'fsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 89 [1/5] (7.25ns)   --->   "%sub = fsub i32 %tmp, i32 %mul" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 89 'fsub' 'sub' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 90 [5/5] (7.25ns)   --->   "%sub2 = fsub i32 %sub, i32 %mul1" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 90 'fsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 91 [4/5] (7.25ns)   --->   "%sub2 = fsub i32 %sub, i32 %mul1" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 91 'fsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 92 [3/5] (7.25ns)   --->   "%sub2 = fsub i32 %sub, i32 %mul1" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 92 'fsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 93 [2/5] (7.25ns)   --->   "%sub2 = fsub i32 %sub, i32 %mul1" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 93 'fsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 94 [1/5] (7.25ns)   --->   "%sub2 = fsub i32 %sub, i32 %mul1" [axi_butterworth/axi_butterworth.cpp:27]   --->   Operation 94 'fsub' 'sub2' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 5.70>
ST_16 : Operation 95 [1/1] (1.63ns)   --->   "%j_1 = add i11 %j, i11 1" [axi_butterworth/axi_butterworth.cpp:21]   --->   Operation 95 'add' 'j_1' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 96 [4/4] (5.70ns)   --->   "%mul3 = fmul i32 %sub2, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 96 'fmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 5.70>
ST_17 : Operation 97 [3/4] (5.70ns)   --->   "%mul3 = fmul i32 %sub2, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 97 'fmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 5.70>
ST_18 : Operation 98 [2/4] (5.70ns)   --->   "%mul3 = fmul i32 %sub2, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 98 'fmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 5.70>
ST_19 : Operation 99 [1/4] (5.70ns)   --->   "%mul3 = fmul i32 %sub2, i32 0.000925808" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 99 'fmul' 'mul3' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 100 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul3, i32 %mul4" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 100 'fadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 101 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul3, i32 %mul4" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 101 'fadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 102 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul3, i32 %mul4" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 102 'fadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 7.25>
ST_23 : Operation 103 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul3, i32 %mul4" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 103 'fadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 7.25>
ST_24 : Operation 104 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul3, i32 %mul4" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 104 'fadd' 'add' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 25 <SV = 24> <Delay = 7.25>
ST_25 : Operation 105 [1/1] (0.00ns)   --->   "%sub1078 = phi i32 %w12_load, void, i32 %sub107, void %.split" [axi_butterworth/axi_butterworth.cpp:35]   --->   Operation 105 'phi' 'sub1078' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 106 [1/1] (0.00ns)   --->   "%sub107 = phi i32 %w11_load, void, i32 %sub1, void %.split" [axi_butterworth/axi_butterworth.cpp:36]   --->   Operation 106 'phi' 'sub107' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 107 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 107 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 108 [5/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 %mul5" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 108 'fadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 109 [4/4] (5.70ns)   --->   "%mul7 = fmul i32 %sub107, i32 -1.97786" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 109 'fmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 26 <SV = 25> <Delay = 7.25>
ST_26 : Operation 110 [4/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 %mul5" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 110 'fadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 111 [3/4] (5.70ns)   --->   "%mul7 = fmul i32 %sub107, i32 -1.97786" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 111 'fmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 112 [4/4] (5.70ns)   --->   "%mul9 = fmul i32 %sub1078, i32 0.978439" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 112 'fmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 27 <SV = 26> <Delay = 7.25>
ST_27 : Operation 113 [3/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 %mul5" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 113 'fadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 114 [2/4] (5.70ns)   --->   "%mul7 = fmul i32 %sub107, i32 -1.97786" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 114 'fmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 115 [3/4] (5.70ns)   --->   "%mul9 = fmul i32 %sub1078, i32 0.978439" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 115 'fmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 116 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %sub107, i32 -2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 116 'fmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 28 <SV = 27> <Delay = 7.25>
ST_28 : Operation 117 [2/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 %mul5" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 117 'fadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 118 [1/4] (5.70ns)   --->   "%mul7 = fmul i32 %sub107, i32 -1.97786" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 118 'fmul' 'mul7' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 119 [2/4] (5.70ns)   --->   "%mul9 = fmul i32 %sub1078, i32 0.978439" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 119 'fmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 120 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %sub107, i32 -2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 120 'fmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 29 <SV = 28> <Delay = 7.25>
ST_29 : Operation 121 [1/5] (7.25ns)   --->   "%add6 = fadd i32 %add, i32 %mul5" [axi_butterworth/axi_butterworth.cpp:28]   --->   Operation 121 'fadd' 'add6' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 122 [1/4] (5.70ns)   --->   "%mul9 = fmul i32 %sub1078, i32 0.978439" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 122 'fmul' 'mul9' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 123 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %sub107, i32 -2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 123 'fmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 29> <Delay = 7.25>
ST_30 : Operation 124 [5/5] (7.25ns)   --->   "%sub8 = fsub i32 %add6, i32 %mul7" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 124 'fsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 125 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %sub107, i32 -2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 125 'fmul' 'mul2' <Predicate = (!icmp_ln21)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 7.25>
ST_31 : Operation 126 [4/5] (7.25ns)   --->   "%sub8 = fsub i32 %add6, i32 %mul7" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 126 'fsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 31> <Delay = 7.25>
ST_32 : Operation 127 [3/5] (7.25ns)   --->   "%sub8 = fsub i32 %add6, i32 %mul7" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 127 'fsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 32> <Delay = 7.25>
ST_33 : Operation 128 [2/5] (7.25ns)   --->   "%sub8 = fsub i32 %add6, i32 %mul7" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 128 'fsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 33> <Delay = 7.25>
ST_34 : Operation 129 [1/5] (7.25ns)   --->   "%sub8 = fsub i32 %add6, i32 %mul7" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 129 'fsub' 'sub8' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 35 <SV = 34> <Delay = 7.25>
ST_35 : Operation 130 [5/5] (7.25ns)   --->   "%sub1 = fsub i32 %sub8, i32 %mul9" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 130 'fsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 35> <Delay = 7.25>
ST_36 : Operation 131 [4/5] (7.25ns)   --->   "%sub1 = fsub i32 %sub8, i32 %mul9" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 131 'fsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 36> <Delay = 7.25>
ST_37 : Operation 132 [3/5] (7.25ns)   --->   "%sub1 = fsub i32 %sub8, i32 %mul9" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 132 'fsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 37> <Delay = 7.25>
ST_38 : Operation 133 [2/5] (7.25ns)   --->   "%sub1 = fsub i32 %sub8, i32 %mul9" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 133 'fsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 38> <Delay = 7.25>
ST_39 : Operation 134 [1/5] (7.25ns)   --->   "%sub1 = fsub i32 %sub8, i32 %mul9" [axi_butterworth/axi_butterworth.cpp:33]   --->   Operation 134 'fsub' 'sub1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 39> <Delay = 7.25>
ST_40 : Operation 135 [5/5] (7.25ns)   --->   "%add1 = fadd i32 %sub1, i32 %mul2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 135 'fadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 41 <SV = 40> <Delay = 7.25>
ST_41 : Operation 136 [4/5] (7.25ns)   --->   "%add1 = fadd i32 %sub1, i32 %mul2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 136 'fadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 42 <SV = 41> <Delay = 7.25>
ST_42 : Operation 137 [3/5] (7.25ns)   --->   "%add1 = fadd i32 %sub1, i32 %mul2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 137 'fadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 43 <SV = 42> <Delay = 7.25>
ST_43 : Operation 138 [2/5] (7.25ns)   --->   "%add1 = fadd i32 %sub1, i32 %mul2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 138 'fadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 44 <SV = 43> <Delay = 7.25>
ST_44 : Operation 139 [1/5] (7.25ns)   --->   "%add1 = fadd i32 %sub1, i32 %mul2" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 139 'fadd' 'add1' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 45 <SV = 44> <Delay = 7.25>
ST_45 : Operation 140 [5/5] (7.25ns)   --->   "%y = fadd i32 %add1, i32 %sub1078" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 140 'fadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 46 <SV = 45> <Delay = 7.25>
ST_46 : Operation 141 [4/5] (7.25ns)   --->   "%y = fadd i32 %add1, i32 %sub1078" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 141 'fadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 47 <SV = 46> <Delay = 7.25>
ST_47 : Operation 142 [3/5] (7.25ns)   --->   "%y = fadd i32 %add1, i32 %sub1078" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 142 'fadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 47> <Delay = 7.25>
ST_48 : Operation 143 [2/5] (7.25ns)   --->   "%y = fadd i32 %add1, i32 %sub1078" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 143 'fadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 49 <SV = 48> <Delay = 7.25>
ST_49 : Operation 144 [1/5] (7.25ns)   --->   "%y = fadd i32 %add1, i32 %sub1078" [axi_butterworth/axi_butterworth.cpp:34]   --->   Operation 144 'fadd' 'y' <Predicate = (!icmp_ln21)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 145 [1/1] (0.00ns)   --->   "%bitcast_ln174 = bitcast i32 %y" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 145 'bitcast' 'bitcast_ln174' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_49 : Operation 146 [2/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_iir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 146 'write' 'write_ln174' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 50 <SV = 49> <Delay = 0.00>
ST_50 : Operation 147 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 15, i32 0, i32 0, i32 0, void @empty_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 147 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_50 : Operation 148 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 148 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>
ST_50 : Operation 149 [1/2] (0.00ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.axis.volatile.i32P128A, i32 %out_iir_data_V, i32 %bitcast_ln174" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 149 'write' 'write_ln174' <Predicate = (!icmp_ln21)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_50 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 150 'br' 'br_ln0' <Predicate = (!icmp_ln21)> <Delay = 0.00>

State 51 <SV = 25> <Delay = 0.00>
ST_51 : Operation 151 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %sub24, i32 %w01" [axi_butterworth/axi_butterworth.cpp:30]   --->   Operation 151 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 152 [1/1] (0.00ns)   --->   "%store_ln29 = store i32 %sub245, i32 %w02" [axi_butterworth/axi_butterworth.cpp:29]   --->   Operation 152 'store' 'store_ln29' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 153 [1/1] (0.00ns)   --->   "%store_ln36 = store i32 %sub107, i32 %w11" [axi_butterworth/axi_butterworth.cpp:36]   --->   Operation 153 'store' 'store_ln36' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 154 [1/1] (0.00ns)   --->   "%store_ln35 = store i32 %sub1078, i32 %w12" [axi_butterworth/axi_butterworth.cpp:35]   --->   Operation 154 'store' 'store_ln35' <Predicate = true> <Delay = 0.00>
ST_51 : Operation 155 [1/1] (0.00ns)   --->   "%ret_ln43 = ret" [axi_butterworth/axi_butterworth.cpp:43]   --->   Operation 155 'ret' 'ret_ln43' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.59ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('sub1078', axi_butterworth/axi_butterworth.cpp:35) with incoming values : ('w11_load', axi_butterworth/axi_butterworth.cpp:36) ('w12_load', axi_butterworth/axi_butterworth.cpp:35) ('sub1', axi_butterworth/axi_butterworth.cpp:33) [19]  (1.59 ns)

 <State 2>: 5.7ns
The critical path consists of the following:
	'phi' operation ('sub24', axi_butterworth/axi_butterworth.cpp:30) with incoming values : ('w01_load', axi_butterworth/axi_butterworth.cpp:30) ('sub2', axi_butterworth/axi_butterworth.cpp:27) [22]  (0 ns)
	'fmul' operation ('mul', axi_butterworth/axi_butterworth.cpp:27) [33]  (5.7 ns)

 <State 3>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_butterworth/axi_butterworth.cpp:27) [33]  (5.7 ns)

 <State 4>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_butterworth/axi_butterworth.cpp:27) [33]  (5.7 ns)

 <State 5>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul', axi_butterworth/axi_butterworth.cpp:27) [33]  (5.7 ns)

 <State 6>: 7.26ns
The critical path consists of the following:
	axis read on port 'in_amplitude_data_V' (/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145) [31]  (0 ns)
	'fsub' operation ('sub', axi_butterworth/axi_butterworth.cpp:27) [34]  (7.26 ns)

 <State 7>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', axi_butterworth/axi_butterworth.cpp:27) [34]  (7.26 ns)

 <State 8>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', axi_butterworth/axi_butterworth.cpp:27) [34]  (7.26 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', axi_butterworth/axi_butterworth.cpp:27) [34]  (7.26 ns)

 <State 10>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub', axi_butterworth/axi_butterworth.cpp:27) [34]  (7.26 ns)

 <State 11>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub2', axi_butterworth/axi_butterworth.cpp:27) [36]  (7.26 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub2', axi_butterworth/axi_butterworth.cpp:27) [36]  (7.26 ns)

 <State 13>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub2', axi_butterworth/axi_butterworth.cpp:27) [36]  (7.26 ns)

 <State 14>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub2', axi_butterworth/axi_butterworth.cpp:27) [36]  (7.26 ns)

 <State 15>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub2', axi_butterworth/axi_butterworth.cpp:27) [36]  (7.26 ns)

 <State 16>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', axi_butterworth/axi_butterworth.cpp:28) [37]  (5.7 ns)

 <State 17>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', axi_butterworth/axi_butterworth.cpp:28) [37]  (5.7 ns)

 <State 18>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', axi_butterworth/axi_butterworth.cpp:28) [37]  (5.7 ns)

 <State 19>: 5.7ns
The critical path consists of the following:
	'fmul' operation ('mul3', axi_butterworth/axi_butterworth.cpp:28) [37]  (5.7 ns)

 <State 20>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', axi_butterworth/axi_butterworth.cpp:28) [39]  (7.26 ns)

 <State 21>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', axi_butterworth/axi_butterworth.cpp:28) [39]  (7.26 ns)

 <State 22>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', axi_butterworth/axi_butterworth.cpp:28) [39]  (7.26 ns)

 <State 23>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', axi_butterworth/axi_butterworth.cpp:28) [39]  (7.26 ns)

 <State 24>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add', axi_butterworth/axi_butterworth.cpp:28) [39]  (7.26 ns)

 <State 25>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', axi_butterworth/axi_butterworth.cpp:28) [41]  (7.26 ns)

 <State 26>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', axi_butterworth/axi_butterworth.cpp:28) [41]  (7.26 ns)

 <State 27>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', axi_butterworth/axi_butterworth.cpp:28) [41]  (7.26 ns)

 <State 28>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', axi_butterworth/axi_butterworth.cpp:28) [41]  (7.26 ns)

 <State 29>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add6', axi_butterworth/axi_butterworth.cpp:28) [41]  (7.26 ns)

 <State 30>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub8', axi_butterworth/axi_butterworth.cpp:33) [43]  (7.26 ns)

 <State 31>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub8', axi_butterworth/axi_butterworth.cpp:33) [43]  (7.26 ns)

 <State 32>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub8', axi_butterworth/axi_butterworth.cpp:33) [43]  (7.26 ns)

 <State 33>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub8', axi_butterworth/axi_butterworth.cpp:33) [43]  (7.26 ns)

 <State 34>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub8', axi_butterworth/axi_butterworth.cpp:33) [43]  (7.26 ns)

 <State 35>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', axi_butterworth/axi_butterworth.cpp:33) [45]  (7.26 ns)

 <State 36>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', axi_butterworth/axi_butterworth.cpp:33) [45]  (7.26 ns)

 <State 37>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', axi_butterworth/axi_butterworth.cpp:33) [45]  (7.26 ns)

 <State 38>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', axi_butterworth/axi_butterworth.cpp:33) [45]  (7.26 ns)

 <State 39>: 7.26ns
The critical path consists of the following:
	'fsub' operation ('sub1', axi_butterworth/axi_butterworth.cpp:33) [45]  (7.26 ns)

 <State 40>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', axi_butterworth/axi_butterworth.cpp:34) [47]  (7.26 ns)

 <State 41>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', axi_butterworth/axi_butterworth.cpp:34) [47]  (7.26 ns)

 <State 42>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', axi_butterworth/axi_butterworth.cpp:34) [47]  (7.26 ns)

 <State 43>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', axi_butterworth/axi_butterworth.cpp:34) [47]  (7.26 ns)

 <State 44>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('add1', axi_butterworth/axi_butterworth.cpp:34) [47]  (7.26 ns)

 <State 45>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y', axi_butterworth/axi_butterworth.cpp:34) [48]  (7.26 ns)

 <State 46>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y', axi_butterworth/axi_butterworth.cpp:34) [48]  (7.26 ns)

 <State 47>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y', axi_butterworth/axi_butterworth.cpp:34) [48]  (7.26 ns)

 <State 48>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y', axi_butterworth/axi_butterworth.cpp:34) [48]  (7.26 ns)

 <State 49>: 7.26ns
The critical path consists of the following:
	'fadd' operation ('y', axi_butterworth/axi_butterworth.cpp:34) [48]  (7.26 ns)

 <State 50>: 0ns
The critical path consists of the following:

 <State 51>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
