{
  "module_name": "clk-mt8167.c",
  "hash_id": "f5a36051b4e7b4c7f2f2f0450362171e6af7a75afc84ca2fd580b458265d645f",
  "original_prompt": "Ingested from linux-6.6.14/drivers/clk/mediatek/clk-mt8167.c",
  "human_readable_source": "\n \n\n#include <linux/delay.h>\n#include <linux/of.h>\n#include <linux/of_address.h>\n#include <linux/slab.h>\n#include <linux/mfd/syscon.h>\n#include <linux/platform_device.h>\n\n#include \"clk-gate.h\"\n#include \"clk-mtk.h\"\n\n#include <dt-bindings/clock/mt8167-clk.h>\n\nstatic DEFINE_SPINLOCK(mt8167_clk_lock);\n\nstatic const struct mtk_fixed_clk fixed_clks[] = {\n\tFIXED_CLK(CLK_TOP_CLK_NULL, \"clk_null\", NULL, 0),\n\tFIXED_CLK(CLK_TOP_I2S_INFRA_BCK, \"i2s_infra_bck\", \"clk_null\", 26000000),\n\tFIXED_CLK(CLK_TOP_MEMPLL, \"mempll\", \"clk26m\", 800000000),\n\tFIXED_CLK(CLK_TOP_DSI0_LNTC_DSICK, \"dsi0_lntc_dsick\", \"clk26m\", 75000000),\n\tFIXED_CLK(CLK_TOP_VPLL_DPIX, \"vpll_dpix\", \"clk26m\", 75000000),\n\tFIXED_CLK(CLK_TOP_LVDSTX_CLKDIG_CTS, \"lvdstx_dig_cts\", \"clk26m\", 52500000),\n};\n\nstatic const struct mtk_fixed_factor top_divs[] = {\n\tFACTOR(CLK_TOP_DMPLL, \"dmpll_ck\", \"mempll\", 1, 1),\n\tFACTOR(CLK_TOP_MAINPLL_D2, \"mainpll_d2\", \"mainpll\", 1, 2),\n\tFACTOR(CLK_TOP_MAINPLL_D4, \"mainpll_d4\", \"mainpll\", 1, 4),\n\tFACTOR(CLK_TOP_MAINPLL_D8, \"mainpll_d8\", \"mainpll\", 1, 8),\n\tFACTOR(CLK_TOP_MAINPLL_D16, \"mainpll_d16\", \"mainpll\", 1, 16),\n\tFACTOR(CLK_TOP_MAINPLL_D11, \"mainpll_d11\", \"mainpll\", 1, 11),\n\tFACTOR(CLK_TOP_MAINPLL_D22, \"mainpll_d22\", \"mainpll\", 1, 22),\n\tFACTOR(CLK_TOP_MAINPLL_D3, \"mainpll_d3\", \"mainpll\", 1, 3),\n\tFACTOR(CLK_TOP_MAINPLL_D6, \"mainpll_d6\", \"mainpll\", 1, 6),\n\tFACTOR(CLK_TOP_MAINPLL_D12, \"mainpll_d12\", \"mainpll\", 1, 12),\n\tFACTOR(CLK_TOP_MAINPLL_D5, \"mainpll_d5\", \"mainpll\", 1, 5),\n\tFACTOR(CLK_TOP_MAINPLL_D10, \"mainpll_d10\", \"mainpll\", 1, 10),\n\tFACTOR(CLK_TOP_MAINPLL_D20, \"mainpll_d20\", \"mainpll\", 1, 20),\n\tFACTOR(CLK_TOP_MAINPLL_D40, \"mainpll_d40\", \"mainpll\", 1, 40),\n\tFACTOR(CLK_TOP_MAINPLL_D7, \"mainpll_d7\", \"mainpll\", 1, 7),\n\tFACTOR(CLK_TOP_MAINPLL_D14, \"mainpll_d14\", \"mainpll\", 1, 14),\n\tFACTOR(CLK_TOP_UNIVPLL_D2, \"univpll_d2\", \"univpll\", 1, 2),\n\tFACTOR(CLK_TOP_UNIVPLL_D4, \"univpll_d4\", \"univpll\", 1, 4),\n\tFACTOR(CLK_TOP_UNIVPLL_D8, \"univpll_d8\", \"univpll\", 1, 8),\n\tFACTOR(CLK_TOP_UNIVPLL_D16, \"univpll_d16\", \"univpll\", 1, 16),\n\tFACTOR(CLK_TOP_UNIVPLL_D3, \"univpll_d3\", \"univpll\", 1, 3),\n\tFACTOR(CLK_TOP_UNIVPLL_D6, \"univpll_d6\", \"univpll\", 1, 6),\n\tFACTOR(CLK_TOP_UNIVPLL_D12, \"univpll_d12\", \"univpll\", 1, 12),\n\tFACTOR(CLK_TOP_UNIVPLL_D24, \"univpll_d24\", \"univpll\", 1, 24),\n\tFACTOR(CLK_TOP_UNIVPLL_D5, \"univpll_d5\", \"univpll\", 1, 5),\n\tFACTOR(CLK_TOP_UNIVPLL_D20, \"univpll_d20\", \"univpll\", 1, 20),\n\tFACTOR(CLK_TOP_MMPLL380M, \"mmpll380m\", \"mmpll\", 1, 1),\n\tFACTOR(CLK_TOP_MMPLL_D2, \"mmpll_d2\", \"mmpll\", 1, 2),\n\tFACTOR(CLK_TOP_MMPLL_200M, \"mmpll_200m\", \"mmpll\", 1, 3),\n\tFACTOR(CLK_TOP_LVDSPLL, \"lvdspll_ck\", \"lvdspll\", 1, 1),\n\tFACTOR(CLK_TOP_LVDSPLL_D2, \"lvdspll_d2\", \"lvdspll\", 1, 2),\n\tFACTOR(CLK_TOP_LVDSPLL_D4, \"lvdspll_d4\", \"lvdspll\", 1, 4),\n\tFACTOR(CLK_TOP_LVDSPLL_D8, \"lvdspll_d8\", \"lvdspll\", 1, 8),\n\tFACTOR(CLK_TOP_USB_PHY48M, \"usb_phy48m_ck\", \"univpll\", 1, 26),\n\tFACTOR(CLK_TOP_APLL1, \"apll1_ck\", \"apll1\", 1, 1),\n\tFACTOR(CLK_TOP_APLL1_D2, \"apll1_d2\", \"apll1_ck\", 1, 2),\n\tFACTOR(CLK_TOP_APLL1_D4, \"apll1_d4\", \"rg_apll1_d2_en\", 1, 2),\n\tFACTOR(CLK_TOP_APLL1_D8, \"apll1_d8\", \"rg_apll1_d4_en\", 1, 2),\n\tFACTOR(CLK_TOP_APLL2, \"apll2_ck\", \"apll2\", 1, 1),\n\tFACTOR(CLK_TOP_APLL2_D2, \"apll2_d2\", \"apll2_ck\", 1, 2),\n\tFACTOR(CLK_TOP_APLL2_D4, \"apll2_d4\", \"rg_apll2_d2_en\", 1, 2),\n\tFACTOR(CLK_TOP_APLL2_D8, \"apll2_d8\", \"rg_apll2_d4_en\", 1, 2),\n\tFACTOR(CLK_TOP_CLK26M, \"clk26m_ck\", \"clk26m\", 1, 1),\n\tFACTOR(CLK_TOP_CLK26M_D2, \"clk26m_d2\", \"clk26m\", 1, 2),\n\tFACTOR(CLK_TOP_MIPI_26M, \"mipi_26m\", \"clk26m\", 1, 1),\n\tFACTOR(CLK_TOP_TVDPLL, \"tvdpll_ck\", \"tvdpll\", 1, 1),\n\tFACTOR(CLK_TOP_TVDPLL_D2, \"tvdpll_d2\", \"tvdpll_ck\", 1, 2),\n\tFACTOR(CLK_TOP_TVDPLL_D4, \"tvdpll_d4\", \"tvdpll_ck\", 1, 4),\n\tFACTOR(CLK_TOP_TVDPLL_D8, \"tvdpll_d8\", \"tvdpll_ck\", 1, 8),\n\tFACTOR(CLK_TOP_TVDPLL_D16, \"tvdpll_d16\", \"tvdpll_ck\", 1, 16),\n\tFACTOR(CLK_TOP_AHB_INFRA_D2, \"ahb_infra_d2\", \"ahb_infra_sel\", 1, 2),\n\tFACTOR(CLK_TOP_NFI1X, \"nfi1x_ck\", \"nfi2x_pad_sel\", 1, 2),\n\tFACTOR(CLK_TOP_ETH_D2, \"eth_d2_ck\", \"eth_sel\", 1, 2),\n};\n\nstatic const char * const uart0_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d24\"\n};\n\nstatic const char * const gfmux_emi1x_parents[] = {\n\t\"clk26m_ck\",\n\t\"dmpll_ck\"\n};\n\nstatic const char * const emi_ddrphy_parents[] = {\n\t\"gfmux_emi1x_sel\",\n\t\"gfmux_emi1x_sel\"\n};\n\nstatic const char * const ahb_infra_parents[] = {\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"mainpll_d11\",\n\t\"clk_null\",\n\t\"mainpll_d12\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"mainpll_d10\"\n};\n\nstatic const char * const csw_mux_mfg_parents[] = {\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"univpll_d3\",\n\t\"univpll_d2\",\n\t\"clk26m_ck\",\n\t\"mainpll_d4\",\n\t\"univpll_d24\",\n\t\"mmpll380m\"\n};\n\nstatic const char * const msdc0_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d6\",\n\t\"mainpll_d8\",\n\t\"univpll_d8\",\n\t\"mainpll_d16\",\n\t\"mmpll_200m\",\n\t\"mainpll_d12\",\n\t\"mmpll_d2\"\n};\n\nstatic const char * const camtg_mm_parents[] = {\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"usb_phy48m_ck\",\n\t\"clk_null\",\n\t\"univpll_d6\"\n};\n\nstatic const char * const pwm_mm_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d12\"\n};\n\nstatic const char * const uart1_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d24\"\n};\n\nstatic const char * const msdc1_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d6\",\n\t\"mainpll_d8\",\n\t\"univpll_d8\",\n\t\"mainpll_d16\",\n\t\"mmpll_200m\",\n\t\"mainpll_d12\",\n\t\"mmpll_d2\"\n};\n\nstatic const char * const spm_52m_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d24\"\n};\n\nstatic const char * const pmicspi_parents[] = {\n\t\"univpll_d20\",\n\t\"usb_phy48m_ck\",\n\t\"univpll_d16\",\n\t\"clk26m_ck\"\n};\n\nstatic const char * const qaxi_aud26m_parents[] = {\n\t\"clk26m_ck\",\n\t\"ahb_infra_sel\"\n};\n\nstatic const char * const aud_intbus_parents[] = {\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"mainpll_d22\",\n\t\"clk_null\",\n\t\"mainpll_d11\"\n};\n\nstatic const char * const nfi2x_pad_parents[] = {\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"mainpll_d12\",\n\t\"mainpll_d8\",\n\t\"clk_null\",\n\t\"mainpll_d6\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"mainpll_d4\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"mainpll_d10\",\n\t\"mainpll_d7\",\n\t\"clk_null\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const nfi1x_pad_parents[] = {\n\t\"ahb_infra_sel\",\n\t\"nfi1x_ck\"\n};\n\nstatic const char * const mfg_mm_parents[] = {\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"csw_mux_mfg_sel\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"mainpll_d3\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"mainpll_d5\",\n\t\"mainpll_d7\",\n\t\"clk_null\",\n\t\"mainpll_d14\"\n};\n\nstatic const char * const ddrphycfg_parents[] = {\n\t\"clk26m_ck\",\n\t\"mainpll_d16\"\n};\n\nstatic const char * const smi_mm_parents[] = {\n\t\"clk26m_ck\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"clk_null\",\n\t\"univpll_d4\",\n\t\"mainpll_d7\",\n\t\"clk_null\",\n\t\"mainpll_d14\"\n};\n\nstatic const char * const usb_78m_parents[] = {\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"univpll_d16\",\n\t\"clk_null\",\n\t\"mainpll_d20\"\n};\n\nstatic const char * const scam_mm_parents[] = {\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"mainpll_d14\",\n\t\"clk_null\",\n\t\"mainpll_d12\"\n};\n\nstatic const char * const spinor_parents[] = {\n\t\"clk26m_d2\",\n\t\"clk26m_ck\",\n\t\"mainpll_d40\",\n\t\"univpll_d24\",\n\t\"univpll_d20\",\n\t\"mainpll_d20\",\n\t\"mainpll_d16\",\n\t\"univpll_d12\"\n};\n\nstatic const char * const msdc2_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d6\",\n\t\"mainpll_d8\",\n\t\"univpll_d8\",\n\t\"mainpll_d16\",\n\t\"mmpll_200m\",\n\t\"mainpll_d12\",\n\t\"mmpll_d2\"\n};\n\nstatic const char * const eth_parents[] = {\n\t\"clk26m_ck\",\n\t\"mainpll_d40\",\n\t\"univpll_d24\",\n\t\"univpll_d20\",\n\t\"mainpll_d20\"\n};\n\nstatic const char * const vdec_mm_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d4\",\n\t\"mainpll_d4\",\n\t\"univpll_d5\",\n\t\"univpll_d6\",\n\t\"mainpll_d6\"\n};\n\nstatic const char * const dpi0_mm_parents[] = {\n\t\"clk26m_ck\",\n\t\"lvdspll_ck\",\n\t\"lvdspll_d2\",\n\t\"lvdspll_d4\",\n\t\"lvdspll_d8\"\n};\n\nstatic const char * const dpi1_mm_parents[] = {\n\t\"clk26m_ck\",\n\t\"tvdpll_d2\",\n\t\"tvdpll_d4\",\n\t\"tvdpll_d8\",\n\t\"tvdpll_d16\"\n};\n\nstatic const char * const axi_mfg_in_parents[] = {\n\t\"clk26m_ck\",\n\t\"mainpll_d11\",\n\t\"univpll_d24\",\n\t\"mmpll380m\"\n};\n\nstatic const char * const slow_mfg_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d12\",\n\t\"univpll_d24\"\n};\n\nstatic const char * const aud1_parents[] = {\n\t\"clk26m_ck\",\n\t\"apll1_ck\"\n};\n\nstatic const char * const aud2_parents[] = {\n\t\"clk26m_ck\",\n\t\"apll2_ck\"\n};\n\nstatic const char * const aud_engen1_parents[] = {\n\t\"clk26m_ck\",\n\t\"rg_apll1_d2_en\",\n\t\"rg_apll1_d4_en\",\n\t\"rg_apll1_d8_en\"\n};\n\nstatic const char * const aud_engen2_parents[] = {\n\t\"clk26m_ck\",\n\t\"rg_apll2_d2_en\",\n\t\"rg_apll2_d4_en\",\n\t\"rg_apll2_d8_en\"\n};\n\nstatic const char * const i2c_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d20\",\n\t\"univpll_d16\",\n\t\"univpll_d12\"\n};\n\nstatic const char * const aud_i2s0_m_parents[] = {\n\t\"rg_aud1\",\n\t\"rg_aud2\"\n};\n\nstatic const char * const pwm_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d12\"\n};\n\nstatic const char * const spi_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d12\",\n\t\"univpll_d8\",\n\t\"univpll_d6\"\n};\n\nstatic const char * const aud_spdifin_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d2\"\n};\n\nstatic const char * const uart2_parents[] = {\n\t\"clk26m_ck\",\n\t\"univpll_d24\"\n};\n\nstatic const char * const bsi_parents[] = {\n\t\"clk26m_ck\",\n\t\"mainpll_d10\",\n\t\"mainpll_d12\",\n\t\"mainpll_d20\"\n};\n\nstatic const char * const dbg_atclk_parents[] = {\n\t\"clk_null\",\n\t\"clk26m_ck\",\n\t\"mainpll_d5\",\n\t\"clk_null\",\n\t\"univpll_d5\"\n};\n\nstatic const char * const csw_nfiecc_parents[] = {\n\t\"clk_null\",\n\t\"mainpll_d7\",\n\t\"mainpll_d6\",\n\t\"clk_null\",\n\t\"mainpll_d5\"\n};\n\nstatic const char * const nfiecc_parents[] = {\n\t\"clk_null\",\n\t\"nfi2x_pad_sel\",\n\t\"mainpll_d4\",\n\t\"clk_null\",\n\t\"csw_nfiecc_sel\"\n};\n\nstatic struct mtk_composite top_muxes[] __initdata = {\n\t \n\tMUX(CLK_TOP_UART0_SEL, \"uart0_sel\", uart0_parents,\n\t\t0x000, 0, 1),\n\tMUX(CLK_TOP_GFMUX_EMI1X_SEL, \"gfmux_emi1x_sel\", gfmux_emi1x_parents,\n\t\t0x000, 1, 1),\n\tMUX(CLK_TOP_EMI_DDRPHY_SEL, \"emi_ddrphy_sel\", emi_ddrphy_parents,\n\t\t0x000, 2, 1),\n\tMUX(CLK_TOP_AHB_INFRA_SEL, \"ahb_infra_sel\", ahb_infra_parents,\n\t\t0x000, 4, 4),\n\tMUX(CLK_TOP_CSW_MUX_MFG_SEL, \"csw_mux_mfg_sel\", csw_mux_mfg_parents,\n\t\t0x000, 8, 3),\n\tMUX(CLK_TOP_MSDC0_SEL, \"msdc0_sel\", msdc0_parents,\n\t\t0x000, 11, 3),\n\tMUX(CLK_TOP_CAMTG_MM_SEL, \"camtg_mm_sel\", camtg_mm_parents,\n\t\t0x000, 15, 3),\n\tMUX(CLK_TOP_PWM_MM_SEL, \"pwm_mm_sel\", pwm_mm_parents,\n\t\t0x000, 18, 1),\n\tMUX(CLK_TOP_UART1_SEL, \"uart1_sel\", uart1_parents,\n\t\t0x000, 19, 1),\n\tMUX(CLK_TOP_MSDC1_SEL, \"msdc1_sel\", msdc1_parents,\n\t\t0x000, 20, 3),\n\tMUX(CLK_TOP_SPM_52M_SEL, \"spm_52m_sel\", spm_52m_parents,\n\t\t0x000, 23, 1),\n\tMUX(CLK_TOP_PMICSPI_SEL, \"pmicspi_sel\", pmicspi_parents,\n\t\t0x000, 24, 2),\n\tMUX(CLK_TOP_QAXI_AUD26M_SEL, \"qaxi_aud26m_sel\", qaxi_aud26m_parents,\n\t\t0x000, 26, 1),\n\tMUX(CLK_TOP_AUD_INTBUS_SEL, \"aud_intbus_sel\", aud_intbus_parents,\n\t\t0x000, 27, 3),\n\t \n\tMUX(CLK_TOP_NFI2X_PAD_SEL, \"nfi2x_pad_sel\", nfi2x_pad_parents,\n\t\t0x004, 0, 7),\n\tMUX(CLK_TOP_NFI1X_PAD_SEL, \"nfi1x_pad_sel\", nfi1x_pad_parents,\n\t\t0x004, 7, 1),\n\tMUX(CLK_TOP_MFG_MM_SEL, \"mfg_mm_sel\", mfg_mm_parents,\n\t\t0x004, 8, 6),\n\tMUX(CLK_TOP_DDRPHYCFG_SEL, \"ddrphycfg_sel\", ddrphycfg_parents,\n\t\t0x004, 15, 1),\n\tMUX(CLK_TOP_SMI_MM_SEL, \"smi_mm_sel\", smi_mm_parents,\n\t\t0x004, 16, 4),\n\tMUX(CLK_TOP_USB_78M_SEL, \"usb_78m_sel\", usb_78m_parents,\n\t\t0x004, 20, 3),\n\tMUX(CLK_TOP_SCAM_MM_SEL, \"scam_mm_sel\", scam_mm_parents,\n\t\t0x004, 23, 3),\n\t \n\tMUX(CLK_TOP_SPINOR_SEL, \"spinor_sel\", spinor_parents,\n\t\t0x040, 0, 3),\n\tMUX(CLK_TOP_MSDC2_SEL, \"msdc2_sel\", msdc2_parents,\n\t\t0x040, 3, 3),\n\tMUX(CLK_TOP_ETH_SEL, \"eth_sel\", eth_parents,\n\t\t0x040, 6, 3),\n\tMUX(CLK_TOP_VDEC_MM_SEL, \"vdec_mm_sel\", vdec_mm_parents,\n\t\t0x040, 9, 3),\n\tMUX(CLK_TOP_DPI0_MM_SEL, \"dpi0_mm_sel\", dpi0_mm_parents,\n\t\t0x040, 12, 3),\n\tMUX(CLK_TOP_DPI1_MM_SEL, \"dpi1_mm_sel\", dpi1_mm_parents,\n\t\t0x040, 15, 3),\n\tMUX(CLK_TOP_AXI_MFG_IN_SEL, \"axi_mfg_in_sel\", axi_mfg_in_parents,\n\t\t0x040, 18, 2),\n\tMUX(CLK_TOP_SLOW_MFG_SEL, \"slow_mfg_sel\", slow_mfg_parents,\n\t\t0x040, 20, 2),\n\tMUX(CLK_TOP_AUD1_SEL, \"aud1_sel\", aud1_parents,\n\t\t0x040, 22, 1),\n\tMUX(CLK_TOP_AUD2_SEL, \"aud2_sel\", aud2_parents,\n\t\t0x040, 23, 1),\n\tMUX(CLK_TOP_AUD_ENGEN1_SEL, \"aud_engen1_sel\", aud_engen1_parents,\n\t\t0x040, 24, 2),\n\tMUX(CLK_TOP_AUD_ENGEN2_SEL, \"aud_engen2_sel\", aud_engen2_parents,\n\t\t0x040, 26, 2),\n\tMUX(CLK_TOP_I2C_SEL, \"i2c_sel\", i2c_parents,\n\t\t0x040, 28, 2),\n\t \n\tMUX(CLK_TOP_AUD_I2S0_M_SEL, \"aud_i2s0_m_sel\", aud_i2s0_m_parents,\n\t\t0x044, 12, 1),\n\tMUX(CLK_TOP_AUD_I2S1_M_SEL, \"aud_i2s1_m_sel\", aud_i2s0_m_parents,\n\t\t0x044, 13, 1),\n\tMUX(CLK_TOP_AUD_I2S2_M_SEL, \"aud_i2s2_m_sel\", aud_i2s0_m_parents,\n\t\t0x044, 14, 1),\n\tMUX(CLK_TOP_AUD_I2S3_M_SEL, \"aud_i2s3_m_sel\", aud_i2s0_m_parents,\n\t\t0x044, 15, 1),\n\tMUX(CLK_TOP_AUD_I2S4_M_SEL, \"aud_i2s4_m_sel\", aud_i2s0_m_parents,\n\t\t0x044, 16, 1),\n\tMUX(CLK_TOP_AUD_I2S5_M_SEL, \"aud_i2s5_m_sel\", aud_i2s0_m_parents,\n\t\t0x044, 17, 1),\n\tMUX(CLK_TOP_AUD_SPDIF_B_SEL, \"aud_spdif_b_sel\", aud_i2s0_m_parents,\n\t\t0x044, 18, 1),\n\t \n\tMUX(CLK_TOP_PWM_SEL, \"pwm_sel\", pwm_parents,\n\t\t0x07c, 0, 1),\n\tMUX(CLK_TOP_SPI_SEL, \"spi_sel\", spi_parents,\n\t\t0x07c, 1, 2),\n\tMUX(CLK_TOP_AUD_SPDIFIN_SEL, \"aud_spdifin_sel\", aud_spdifin_parents,\n\t\t0x07c, 3, 1),\n\tMUX(CLK_TOP_UART2_SEL, \"uart2_sel\", uart2_parents,\n\t\t0x07c, 4, 1),\n\tMUX(CLK_TOP_BSI_SEL, \"bsi_sel\", bsi_parents,\n\t\t0x07c, 5, 2),\n\tMUX(CLK_TOP_DBG_ATCLK_SEL, \"dbg_atclk_sel\", dbg_atclk_parents,\n\t\t0x07c, 7, 3),\n\tMUX(CLK_TOP_CSW_NFIECC_SEL, \"csw_nfiecc_sel\", csw_nfiecc_parents,\n\t\t0x07c, 10, 3),\n\tMUX(CLK_TOP_NFIECC_SEL, \"nfiecc_sel\", nfiecc_parents,\n\t\t0x07c, 13, 3),\n};\n\nstatic const char * const ifr_mux1_parents[] = {\n\t\"clk26m_ck\",\n\t\"armpll\",\n\t\"univpll\",\n\t\"mainpll_d2\"\n};\n\nstatic const char * const ifr_eth_25m_parents[] = {\n\t\"eth_d2_ck\",\n\t\"rg_eth\"\n};\n\nstatic const char * const ifr_i2c0_parents[] = {\n\t\"ahb_infra_d2\",\n\t\"rg_i2c\"\n};\n\nstatic const struct mtk_composite ifr_muxes[] = {\n\tMUX(CLK_IFR_MUX1_SEL, \"ifr_mux1_sel\", ifr_mux1_parents, 0x000,\n\t\t2, 2),\n\tMUX(CLK_IFR_ETH_25M_SEL, \"ifr_eth_25m_sel\", ifr_eth_25m_parents, 0x080,\n\t\t0, 1),\n\tMUX(CLK_IFR_I2C0_SEL, \"ifr_i2c0_sel\", ifr_i2c0_parents, 0x080,\n\t\t1, 1),\n\tMUX(CLK_IFR_I2C1_SEL, \"ifr_i2c1_sel\", ifr_i2c0_parents, 0x080,\n\t\t2, 1),\n\tMUX(CLK_IFR_I2C2_SEL, \"ifr_i2c2_sel\", ifr_i2c0_parents, 0x080,\n\t\t3, 1),\n};\n\n#define DIV_ADJ(_id, _name, _parent, _reg, _shift, _width) {\t\\\n\t\t.id = _id,\t\t\t\t\t\\\n\t\t.name = _name,\t\t\t\t\t\\\n\t\t.parent_name = _parent,\t\t\t\t\\\n\t\t.div_reg = _reg,\t\t\t\t\\\n\t\t.div_shift = _shift,\t\t\t\t\\\n\t\t.div_width = _width,\t\t\t\t\\\n}\n\nstatic const struct mtk_clk_divider top_adj_divs[] = {\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV0, \"apll12_ck_div0\", \"aud_i2s0_m_sel\",\n\t\t0x0048, 0, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV1, \"apll12_ck_div1\", \"aud_i2s1_m_sel\",\n\t\t0x0048, 8, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV2, \"apll12_ck_div2\", \"aud_i2s2_m_sel\",\n\t\t0x0048, 16, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV3, \"apll12_ck_div3\", \"aud_i2s3_m_sel\",\n\t\t0x0048, 24, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV4, \"apll12_ck_div4\", \"aud_i2s4_m_sel\",\n\t\t0x004c, 0, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV4B, \"apll12_ck_div4b\", \"apll12_div4\",\n\t\t0x004c, 8, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV5, \"apll12_ck_div5\", \"aud_i2s5_m_sel\",\n\t\t0x004c, 16, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV5B, \"apll12_ck_div5b\", \"apll12_div5\",\n\t\t0x004c, 24, 8),\n\tDIV_ADJ(CLK_TOP_APLL12_CK_DIV6, \"apll12_ck_div6\", \"aud_spdif_b_sel\",\n\t\t0x0078, 0, 8),\n};\n\nstatic const struct mtk_gate_regs top0_cg_regs = {\n\t.set_ofs = 0x50,\n\t.clr_ofs = 0x80,\n\t.sta_ofs = 0x20,\n};\n\nstatic const struct mtk_gate_regs top1_cg_regs = {\n\t.set_ofs = 0x54,\n\t.clr_ofs = 0x84,\n\t.sta_ofs = 0x24,\n};\n\nstatic const struct mtk_gate_regs top2_cg_regs = {\n\t.set_ofs = 0x6c,\n\t.clr_ofs = 0x9c,\n\t.sta_ofs = 0x3c,\n};\n\nstatic const struct mtk_gate_regs top3_cg_regs = {\n\t.set_ofs = 0xa0,\n\t.clr_ofs = 0xb0,\n\t.sta_ofs = 0x70,\n};\n\nstatic const struct mtk_gate_regs top4_cg_regs = {\n\t.set_ofs = 0xa4,\n\t.clr_ofs = 0xb4,\n\t.sta_ofs = 0x74,\n};\n\nstatic const struct mtk_gate_regs top5_cg_regs = {\n\t.set_ofs = 0x44,\n\t.clr_ofs = 0x44,\n\t.sta_ofs = 0x44,\n};\n\n#define GATE_TOP0(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top0_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_TOP0_I(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top0_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_TOP1(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top1_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_TOP2(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top2_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_TOP2_I(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top2_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_TOP3(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top3_cg_regs, _shift, &mtk_clk_gate_ops_setclr)\n\n#define GATE_TOP4_I(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top4_cg_regs, _shift, &mtk_clk_gate_ops_setclr_inv)\n\n#define GATE_TOP5(_id, _name, _parent, _shift) \\\n\tGATE_MTK(_id, _name, _parent, &top5_cg_regs, _shift, &mtk_clk_gate_ops_no_setclr)\n\nstatic const struct mtk_gate top_clks[] = {\n\t \n\tGATE_TOP0(CLK_TOP_PWM_MM, \"pwm_mm\", \"pwm_mm_sel\", 0),\n\tGATE_TOP0(CLK_TOP_CAM_MM, \"cam_mm\", \"camtg_mm_sel\", 1),\n\tGATE_TOP0(CLK_TOP_MFG_MM, \"mfg_mm\", \"mfg_mm_sel\", 2),\n\tGATE_TOP0(CLK_TOP_SPM_52M, \"spm_52m\", \"spm_52m_sel\", 3),\n\tGATE_TOP0_I(CLK_TOP_MIPI_26M_DBG, \"mipi_26m_dbg\", \"mipi_26m\", 4),\n\tGATE_TOP0(CLK_TOP_SCAM_MM, \"scam_mm\", \"scam_mm_sel\", 5),\n\tGATE_TOP0(CLK_TOP_SMI_MM, \"smi_mm\", \"smi_mm_sel\", 9),\n\t \n\tGATE_TOP1(CLK_TOP_THEM, \"them\", \"ahb_infra_sel\", 1),\n\tGATE_TOP1(CLK_TOP_APDMA, \"apdma\", \"ahb_infra_sel\", 2),\n\tGATE_TOP1(CLK_TOP_I2C0, \"i2c0\", \"ifr_i2c0_sel\", 3),\n\tGATE_TOP1(CLK_TOP_I2C1, \"i2c1\", \"ifr_i2c1_sel\", 4),\n\tGATE_TOP1(CLK_TOP_AUXADC1, \"auxadc1\", \"ahb_infra_sel\", 5),\n\tGATE_TOP1(CLK_TOP_NFI, \"nfi\", \"nfi1x_pad_sel\", 6),\n\tGATE_TOP1(CLK_TOP_NFIECC, \"nfiecc\", \"rg_nfiecc\", 7),\n\tGATE_TOP1(CLK_TOP_DEBUGSYS, \"debugsys\", \"rg_dbg_atclk\", 8),\n\tGATE_TOP1(CLK_TOP_PWM, \"pwm\", \"ahb_infra_sel\", 9),\n\tGATE_TOP1(CLK_TOP_UART0, \"uart0\", \"uart0_sel\", 10),\n\tGATE_TOP1(CLK_TOP_UART1, \"uart1\", \"uart1_sel\", 11),\n\tGATE_TOP1(CLK_TOP_BTIF, \"btif\", \"ahb_infra_sel\", 12),\n\tGATE_TOP1(CLK_TOP_USB, \"usb\", \"usb_78m\", 13),\n\tGATE_TOP1(CLK_TOP_FLASHIF_26M, \"flashif_26m\", \"clk26m_ck\", 14),\n\tGATE_TOP1(CLK_TOP_AUXADC2, \"auxadc2\", \"ahb_infra_sel\", 15),\n\tGATE_TOP1(CLK_TOP_I2C2, \"i2c2\", \"ifr_i2c2_sel\", 16),\n\tGATE_TOP1(CLK_TOP_MSDC0, \"msdc0\", \"msdc0_sel\", 17),\n\tGATE_TOP1(CLK_TOP_MSDC1, \"msdc1\", \"msdc1_sel\", 18),\n\tGATE_TOP1(CLK_TOP_NFI2X, \"nfi2x\", \"nfi2x_pad_sel\", 19),\n\tGATE_TOP1(CLK_TOP_PMICWRAP_AP, \"pwrap_ap\", \"clk26m_ck\", 20),\n\tGATE_TOP1(CLK_TOP_SEJ, \"sej\", \"ahb_infra_sel\", 21),\n\tGATE_TOP1(CLK_TOP_MEMSLP_DLYER, \"memslp_dlyer\", \"clk26m_ck\", 22),\n\tGATE_TOP1(CLK_TOP_SPI, \"spi\", \"spi_sel\", 23),\n\tGATE_TOP1(CLK_TOP_APXGPT, \"apxgpt\", \"clk26m_ck\", 24),\n\tGATE_TOP1(CLK_TOP_AUDIO, \"audio\", \"clk26m_ck\", 25),\n\tGATE_TOP1(CLK_TOP_PMICWRAP_MD, \"pwrap_md\", \"clk26m_ck\", 27),\n\tGATE_TOP1(CLK_TOP_PMICWRAP_CONN, \"pwrap_conn\", \"clk26m_ck\", 28),\n\tGATE_TOP1(CLK_TOP_PMICWRAP_26M, \"pwrap_26m\", \"clk26m_ck\", 29),\n\tGATE_TOP1(CLK_TOP_AUX_ADC, \"aux_adc\", \"clk26m_ck\", 30),\n\tGATE_TOP1(CLK_TOP_AUX_TP, \"aux_tp\", \"clk26m_ck\", 31),\n\t \n\tGATE_TOP2(CLK_TOP_MSDC2, \"msdc2\", \"ahb_infra_sel\", 0),\n\tGATE_TOP2(CLK_TOP_RBIST, \"rbist\", \"univpll_d12\", 1),\n\tGATE_TOP2(CLK_TOP_NFI_BUS, \"nfi_bus\", \"ahb_infra_sel\", 2),\n\tGATE_TOP2(CLK_TOP_GCE, \"gce\", \"ahb_infra_sel\", 4),\n\tGATE_TOP2(CLK_TOP_TRNG, \"trng\", \"ahb_infra_sel\", 5),\n\tGATE_TOP2(CLK_TOP_SEJ_13M, \"sej_13m\", \"clk26m_ck\", 6),\n\tGATE_TOP2(CLK_TOP_AES, \"aes\", \"ahb_infra_sel\", 7),\n\tGATE_TOP2(CLK_TOP_PWM_B, \"pwm_b\", \"rg_pwm_infra\", 8),\n\tGATE_TOP2(CLK_TOP_PWM1_FB, \"pwm1_fb\", \"rg_pwm_infra\", 9),\n\tGATE_TOP2(CLK_TOP_PWM2_FB, \"pwm2_fb\", \"rg_pwm_infra\", 10),\n\tGATE_TOP2(CLK_TOP_PWM3_FB, \"pwm3_fb\", \"rg_pwm_infra\", 11),\n\tGATE_TOP2(CLK_TOP_PWM4_FB, \"pwm4_fb\", \"rg_pwm_infra\", 12),\n\tGATE_TOP2(CLK_TOP_PWM5_FB, \"pwm5_fb\", \"rg_pwm_infra\", 13),\n\tGATE_TOP2(CLK_TOP_USB_1P, \"usb_1p\", \"usb_78m\", 14),\n\tGATE_TOP2(CLK_TOP_FLASHIF_FREERUN, \"flashif_freerun\", \"ahb_infra_sel\",\n\t\t15),\n\tGATE_TOP2(CLK_TOP_26M_HDMI_SIFM, \"hdmi_sifm_26m\", \"clk26m_ck\", 16),\n\tGATE_TOP2(CLK_TOP_26M_CEC, \"cec_26m\", \"clk26m_ck\", 17),\n\tGATE_TOP2(CLK_TOP_32K_CEC, \"cec_32k\", \"clk32k\", 18),\n\tGATE_TOP2(CLK_TOP_66M_ETH, \"eth_66m\", \"ahb_infra_d2\", 19),\n\tGATE_TOP2(CLK_TOP_133M_ETH, \"eth_133m\", \"ahb_infra_sel\", 20),\n\tGATE_TOP2(CLK_TOP_FETH_25M, \"feth_25m\", \"ifr_eth_25m_sel\", 21),\n\tGATE_TOP2(CLK_TOP_FETH_50M, \"feth_50m\", \"rg_eth\", 22),\n\tGATE_TOP2(CLK_TOP_FLASHIF_AXI, \"flashif_axi\", \"ahb_infra_sel\", 23),\n\tGATE_TOP2(CLK_TOP_USBIF, \"usbif\", \"ahb_infra_sel\", 24),\n\tGATE_TOP2(CLK_TOP_UART2, \"uart2\", \"rg_uart2\", 25),\n\tGATE_TOP2(CLK_TOP_BSI, \"bsi\", \"ahb_infra_sel\", 26),\n\tGATE_TOP2(CLK_TOP_GCPU_B, \"gcpu_b\", \"ahb_infra_sel\", 27),\n\tGATE_TOP2_I(CLK_TOP_MSDC0_INFRA, \"msdc0_infra\", \"msdc0\", 28),\n\tGATE_TOP2_I(CLK_TOP_MSDC1_INFRA, \"msdc1_infra\", \"msdc1\", 29),\n\tGATE_TOP2_I(CLK_TOP_MSDC2_INFRA, \"msdc2_infra\", \"rg_msdc2\", 30),\n\tGATE_TOP2(CLK_TOP_USB_78M, \"usb_78m\", \"usb_78m_sel\", 31),\n\t \n\tGATE_TOP3(CLK_TOP_RG_SPINOR, \"rg_spinor\", \"spinor_sel\", 0),\n\tGATE_TOP3(CLK_TOP_RG_MSDC2, \"rg_msdc2\", \"msdc2_sel\", 1),\n\tGATE_TOP3(CLK_TOP_RG_ETH, \"rg_eth\", \"eth_sel\", 2),\n\tGATE_TOP3(CLK_TOP_RG_VDEC, \"rg_vdec\", \"vdec_mm_sel\", 3),\n\tGATE_TOP3(CLK_TOP_RG_FDPI0, \"rg_fdpi0\", \"dpi0_mm_sel\", 4),\n\tGATE_TOP3(CLK_TOP_RG_FDPI1, \"rg_fdpi1\", \"dpi1_mm_sel\", 5),\n\tGATE_TOP3(CLK_TOP_RG_AXI_MFG, \"rg_axi_mfg\", \"axi_mfg_in_sel\", 6),\n\tGATE_TOP3(CLK_TOP_RG_SLOW_MFG, \"rg_slow_mfg\", \"slow_mfg_sel\", 7),\n\tGATE_TOP3(CLK_TOP_RG_AUD1, \"rg_aud1\", \"aud1_sel\", 8),\n\tGATE_TOP3(CLK_TOP_RG_AUD2, \"rg_aud2\", \"aud2_sel\", 9),\n\tGATE_TOP3(CLK_TOP_RG_AUD_ENGEN1, \"rg_aud_engen1\", \"aud_engen1_sel\", 10),\n\tGATE_TOP3(CLK_TOP_RG_AUD_ENGEN2, \"rg_aud_engen2\", \"aud_engen2_sel\", 11),\n\tGATE_TOP3(CLK_TOP_RG_I2C, \"rg_i2c\", \"i2c_sel\", 12),\n\tGATE_TOP3(CLK_TOP_RG_PWM_INFRA, \"rg_pwm_infra\", \"pwm_sel\", 13),\n\tGATE_TOP3(CLK_TOP_RG_AUD_SPDIF_IN, \"rg_aud_spdif_in\", \"aud_spdifin_sel\",\n\t\t14),\n\tGATE_TOP3(CLK_TOP_RG_UART2, \"rg_uart2\", \"uart2_sel\", 15),\n\tGATE_TOP3(CLK_TOP_RG_BSI, \"rg_bsi\", \"bsi_sel\", 16),\n\tGATE_TOP3(CLK_TOP_RG_DBG_ATCLK, \"rg_dbg_atclk\", \"dbg_atclk_sel\", 17),\n\tGATE_TOP3(CLK_TOP_RG_NFIECC, \"rg_nfiecc\", \"nfiecc_sel\", 18),\n\t \n\tGATE_TOP4_I(CLK_TOP_RG_APLL1_D2_EN, \"rg_apll1_d2_en\", \"apll1_d2\", 8),\n\tGATE_TOP4_I(CLK_TOP_RG_APLL1_D4_EN, \"rg_apll1_d4_en\", \"apll1_d4\", 9),\n\tGATE_TOP4_I(CLK_TOP_RG_APLL1_D8_EN, \"rg_apll1_d8_en\", \"apll1_d8\", 10),\n\tGATE_TOP4_I(CLK_TOP_RG_APLL2_D2_EN, \"rg_apll2_d2_en\", \"apll2_d2\", 11),\n\tGATE_TOP4_I(CLK_TOP_RG_APLL2_D4_EN, \"rg_apll2_d4_en\", \"apll2_d4\", 12),\n\tGATE_TOP4_I(CLK_TOP_RG_APLL2_D8_EN, \"rg_apll2_d8_en\", \"apll2_d8\", 13),\n\t \n\tGATE_TOP5(CLK_TOP_APLL12_DIV0, \"apll12_div0\", \"apll12_ck_div0\", 0),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV1, \"apll12_div1\", \"apll12_ck_div1\", 1),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV2, \"apll12_div2\", \"apll12_ck_div2\", 2),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV3, \"apll12_div3\", \"apll12_ck_div3\", 3),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV4, \"apll12_div4\", \"apll12_ck_div4\", 4),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV4B, \"apll12_div4b\", \"apll12_ck_div4b\", 5),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV5, \"apll12_div5\", \"apll12_ck_div5\", 6),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV5B, \"apll12_div5b\", \"apll12_ck_div5b\", 7),\n\tGATE_TOP5(CLK_TOP_APLL12_DIV6, \"apll12_div6\", \"apll12_ck_div6\", 8),\n};\n\nstatic const struct mtk_clk_desc topck_desc = {\n\t.clks = top_clks,\n\t.num_clks = ARRAY_SIZE(top_clks),\n\t.fixed_clks = fixed_clks,\n\t.num_fixed_clks = ARRAY_SIZE(fixed_clks),\n\t.factor_clks = top_divs,\n\t.num_factor_clks = ARRAY_SIZE(top_divs),\n\t.composite_clks = top_muxes,\n\t.num_composite_clks = ARRAY_SIZE(top_muxes),\n\t.divider_clks = top_adj_divs,\n\t.num_divider_clks = ARRAY_SIZE(top_adj_divs),\n\t.clk_lock = &mt8167_clk_lock,\n};\n\nstatic const struct mtk_clk_desc infra_desc = {\n\t.composite_clks = ifr_muxes,\n\t.num_composite_clks = ARRAY_SIZE(ifr_muxes),\n\t.clk_lock = &mt8167_clk_lock,\n};\n\nstatic const struct of_device_id of_match_clk_mt8167[] = {\n\t{ .compatible = \"mediatek,mt8167-topckgen\", .data = &topck_desc },\n\t{ .compatible = \"mediatek,mt8167-infracfg\", .data = &infra_desc },\n\t{   }\n};\nMODULE_DEVICE_TABLE(of, of_match_clk_mt8167);\n\nstatic struct platform_driver clk_mt8167_drv = {\n\t.probe = mtk_clk_simple_probe,\n\t.remove_new = mtk_clk_simple_remove,\n\t.driver = {\n\t\t.name = \"clk-mt8167\",\n\t\t.of_match_table = of_match_clk_mt8167,\n\t},\n};\nmodule_platform_driver(clk_mt8167_drv);\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}