
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003727                       # Number of seconds simulated
sim_ticks                                  3726674500                       # Number of ticks simulated
final_tick                                 3726674500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 291546                       # Simulator instruction rate (inst/s)
host_op_rate                                   291546                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              217299308                       # Simulator tick rate (ticks/s)
host_mem_usage                                 637024                       # Number of bytes of host memory used
host_seconds                                    17.15                       # Real time elapsed on the host
sim_insts                                     5000000                       # Number of instructions simulated
sim_ops                                       5000000                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           97792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          250688                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             348480                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        97792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         97792                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       123328                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          123328                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             1528                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             3917                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5445                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          1927                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               1927                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst           26241090                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           67268553                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              93509642                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst      26241090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         26241090                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        33093311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             33093311                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        33093311                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst          26241090                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          67268553                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            126602954                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        5445                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       1927                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5445                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     1927                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 348288                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                     192                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  122368                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  348480                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               123328                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      3                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               375                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               353                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               244                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               263                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               369                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               281                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               352                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              283                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              411                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              537                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              400                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               113                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                62                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2               133                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3               162                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               219                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                74                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                78                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                64                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8               151                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               171                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11              145                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13              121                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              174                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              109                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                    3725519000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5445                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 1927                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3775                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1056                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     181                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      11                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     50                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     87                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    108                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    120                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    117                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    115                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    114                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1738                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    270.729574                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   191.907552                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   252.727221                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          417     23.99%     23.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          568     32.68%     56.67% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          415     23.88%     80.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           96      5.52%     86.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           57      3.28%     89.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           38      2.19%     91.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           25      1.44%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           17      0.98%     93.96% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          105      6.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1738                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          113                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      48.097345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     31.843345                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    155.453137                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            104     92.04%     92.04% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127            8      7.08%     99.12% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1727            1      0.88%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           113                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          113                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.920354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.889707                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.027667                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               62     54.87%     54.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               49     43.36%     98.23% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.77%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           113                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     61805750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               163843250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   27210000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11357.18                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30107.18                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                        93.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        32.84                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     93.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     33.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.99                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.73                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.83                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     4203                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    1412                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 77.23                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                73.27                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                     505360.69                       # Average gap between requests
system.mem_ctrls.pageHitRate                    76.20                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5904360                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  3221625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                18704400                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5864400                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy           1028836890                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy           1330764000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.totalEnergy             2636387355                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            708.308807                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   2209390000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT    1389695500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls_1.actEnergy                  7234920                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  3947625                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                23727600                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy                6525360                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy            243091680                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy           1596794580                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            832547250                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.totalEnergy             2713869015                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            729.128222                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1376048000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF     124280000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT    2221759500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu.branchPred.lookups                  260894                       # Number of BP lookups
system.cpu.branchPred.condPredicted             45676                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              2552                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups               149074                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                  143212                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             96.067725                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                  106292                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                 16                       # Number of incorrect RAS predictions.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.read_hits                       475525                       # DTB read hits
system.cpu.dtb.read_misses                        124                       # DTB read misses
system.cpu.dtb.read_acv                             1                       # DTB read access violations
system.cpu.dtb.read_accesses                   475649                       # DTB read accesses
system.cpu.dtb.write_hits                       57107                       # DTB write hits
system.cpu.dtb.write_misses                       166                       # DTB write misses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_accesses                   57273                       # DTB write accesses
system.cpu.dtb.data_hits                       532632                       # DTB hits
system.cpu.dtb.data_misses                        290                       # DTB misses
system.cpu.dtb.data_acv                             1                       # DTB access violations
system.cpu.dtb.data_accesses                   532922                       # DTB accesses
system.cpu.itb.fetch_hits                      615906                       # ITB hits
system.cpu.itb.fetch_misses                       115                       # ITB misses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_accesses                  616021                       # ITB accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.workload.num_syscalls                   59                       # Number of system calls
system.cpu.numCycles                          7453350                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles             834692                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                        5053087                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                      260894                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches             249504                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                       6446475                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    5526                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   75                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles          4542                       # Number of stall cycles due to pending traps
system.cpu.fetch.CacheLines                    615906                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                  2225                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples            7288547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.693291                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894480                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  6223057     85.38%     85.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     3912      0.05%     85.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   290529      3.99%     89.42% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     3027      0.04%     89.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                   362718      4.98%     94.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                     2676      0.04%     94.48% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                   111998      1.54%     96.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                     2244      0.03%     96.04% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                   288386      3.96%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              7288547                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.035004                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.677962                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                   415083                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles               6229593                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                     35316                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                606639                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   1916                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved               107745                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   859                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                5042144                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  3301                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   1916                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                   518616                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                 3093719                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          17842                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    417450                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               3239004                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                5039643                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                  1107                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                3067006                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                    389                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  49977                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands             4811934                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               7274154                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups          1036320                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups           6237753                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps               4794252                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    17581                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                478                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            382                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   4147022                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               468385                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               58354                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              1676                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              572                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                    5020673                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 696                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                   5024190                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               152                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           21268                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined         9931                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             54                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples       7288547                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.689327                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.800342                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             3449563     47.33%     47.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2933609     40.25%     87.58% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2              677219      9.29%     96.87% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              201948      2.77%     99.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8937      0.12%     99.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               11943      0.16%     99.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                3104      0.04%     99.97% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                1580      0.02%     99.99% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                 644      0.01%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         7288547                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                     145      0.58%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                19102     76.57%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     77.15% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   3640     14.59%     91.74% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  2060      8.26%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                519329     10.34%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  152      0.00%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     10.34% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             2647404     52.69%     63.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   8      0.00%     63.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     63.03% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult            1323541     26.34%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     89.38% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               476265      9.48%     98.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               57491      1.14%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                5024190                       # Type of FU issued
system.cpu.iq.rate                           0.674085                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       24947                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.004965                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            8483585                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            610858                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       583434                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads             8878440                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes            4431868                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses      4429609                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 600334                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                 4448803                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads             1581                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads         3768                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           32                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           97                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         2830                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads           75                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          8963                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   1916                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                  750868                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                236031                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts             5036246                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts               517                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                468385                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                58354                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                378                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                  95552                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 19518                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             97                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect            458                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         1460                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 1918                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts               5022569                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                475650                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1620                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                         14877                       # number of nop insts executed
system.cpu.iew.exec_refs                       532925                       # number of memory reference insts executed
system.cpu.iew.exec_branches                   257345                       # Number of branches executed
system.cpu.iew.exec_stores                      57275                       # Number of stores executed
system.cpu.iew.exec_rate                     0.673867                       # Inst execution rate
system.cpu.iew.wb_sent                        5013516                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                       5013043                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                   4233676                       # num instructions producing a value
system.cpu.iew.wb_consumers                   5228840                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.672589                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.809678                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts           22375                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             642                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              1705                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples      7284543                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.688238                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.308255                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      4483515     61.55%     61.55% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1721689     23.63%     85.18% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       723964      9.94%     95.12% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       158530      2.18%     97.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         4150      0.06%     97.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        53202      0.73%     98.09% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         1905      0.03%     98.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7        26452      0.36%     98.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8       111136      1.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      7284543                       # Number of insts commited each cycle
system.cpu.commit.committedInsts              5013499                       # Number of instructions committed
system.cpu.commit.committedOps                5013499                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         520132                       # Number of memory references committed
system.cpu.commit.loads                        464608                       # Number of loads committed
system.cpu.commit.membars                         292                       # Number of memory barriers committed
system.cpu.commit.branches                     254985                       # Number of branches committed
system.cpu.commit.fp_insts                    4428917                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                   1027906                       # Number of committed integer instructions.
system.cpu.commit.function_calls               105674                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass        13499      0.27%      0.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           509022     10.15%     10.42% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             138      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     10.43% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd        2647016     52.80%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              8      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     63.22% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult       1323392     26.40%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          464900      9.27%     98.89% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          55524      1.11%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total           5013499                       # Class of committed instruction
system.cpu.commit.bw_lim_events                111136                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                     12207552                       # The number of ROB reads
system.cpu.rob.rob_writes                    10075870                       # The number of ROB writes
system.cpu.timesIdled                            8490                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                          164803                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                     5000000                       # Number of Instructions Simulated
system.cpu.committedOps                       5000000                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.490670                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.490670                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.670839                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.670839                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                  1031770                       # number of integer regfile reads
system.cpu.int_regfile_writes                  400650                       # number of integer regfile writes
system.cpu.fp_regfile_reads                   6236409                       # number of floating regfile reads
system.cpu.fp_regfile_writes                  4403507                       # number of floating regfile writes
system.cpu.misc_regfile_reads                     663                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    584                       # number of misc regfile writes
system.cpu.dcache.tags.replacements              9046                       # number of replacements
system.cpu.dcache.tags.tagsinuse            63.901383                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              504027                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              9110                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             55.326784                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle          32491500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    63.901383                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998459                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           15                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            3                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1051686                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1051686                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data       459140                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total          459140                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        44344                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          44344                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          252                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          252                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          291                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          291                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        503484                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           503484                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       503484                       # number of overall hits
system.cpu.dcache.overall_hits::total          503484                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         6327                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          6327                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        10889                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        10889                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data           45                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total           45                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data        17216                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          17216                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        17216                       # number of overall misses
system.cpu.dcache.overall_misses::total         17216                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    139817500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    139817500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    592454915                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    592454915                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       975750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       975750                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    732272415                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    732272415                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    732272415                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    732272415                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data       465467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       465467                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        55233                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          297                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          291                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       520700                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       520700                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       520700                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       520700                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013593                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013593                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.197147                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.197147                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.151515                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.151515                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.033063                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.033063                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.033063                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.033063                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 22098.545914                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 22098.545914                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 54408.569657                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 54408.569657                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data 21683.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 21683.333333                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 42534.410723                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 42534.410723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 42534.410723                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 42534.410723                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        41055                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1435                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    28.609756                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks         6436                       # number of writebacks
system.cpu.dcache.writebacks::total              6436                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         1674                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         1674                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         6467                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         6467                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total           10                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data         8141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         8141                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data         8141                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         8141                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         4653                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         4653                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         4422                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         4422                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           35                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         9075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         9075                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         9075                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         9075                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     99653000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     99653000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    260144601                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    260144601                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data       647500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       647500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    359797601                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    359797601                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    359797601                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    359797601                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.009996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009996                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.080061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.080061                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.117845                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.117845                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.017428                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.017428                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.017428                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.017428                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 21416.935311                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 21416.935311                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 58829.624830                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58829.624830                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        18500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        18500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 39647.118567                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 39647.118567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 39647.118567                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 39647.118567                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.tags.replacements             10966                       # number of replacements
system.cpu.icache.tags.tagsinuse            63.936437                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              604018                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             11030                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             54.761378                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle          12262250                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst    63.936437                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999007                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           64                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           1242842                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          1242842                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst       604018                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          604018                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        604018                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           604018                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       604018                       # number of overall hits
system.cpu.icache.overall_hits::total          604018                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst        11888                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         11888                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst        11888                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          11888                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst        11888                       # number of overall misses
system.cpu.icache.overall_misses::total         11888                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    280433228                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    280433228                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    280433228                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    280433228                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    280433228                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    280433228                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       615906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       615906                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       615906                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       615906                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       615906                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       615906                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.019302                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.019302                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.019302                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.019302                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.019302                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.019302                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 23589.605316                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 23589.605316                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 23589.605316                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 23589.605316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 23589.605316                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 23589.605316                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           57                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 4                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    14.250000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          858                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          858                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          858                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          858                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          858                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          858                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst        11030                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        11030                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst        11030                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        11030                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst        11030                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        11030                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    226748522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    226748522                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    226748522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    226748522                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    226748522                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    226748522                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.017909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.017909                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.017909                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.017909                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.017909                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.017909                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20557.436265                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20557.436265                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20557.436265                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20557.436265                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20557.436265                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20557.436265                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.l2.tags.replacements                      3398                       # number of replacements
system.l2.tags.tagsinuse                  1932.789010                       # Cycle average of tags in use
system.l2.tags.total_refs                       16767                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5385                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.113649                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks     1100.491568                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst        650.908004                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data        181.389438                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.537349                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.317826                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.088569                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.943745                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1987                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           41                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          414                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1527                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.970215                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                    116113                       # Number of tag accesses
system.l2.tags.data_accesses                   116113                       # Number of data accesses
system.l2.ReadReq_hits::cpu.inst                 9502                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data                 4023                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   13525                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             6436                       # number of Writeback hits
system.l2.Writeback_hits::total                  6436                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data               1170                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  1170                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  9502                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                  5193                       # number of demand (read+write) hits
system.l2.demand_hits::total                    14695                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 9502                       # number of overall hits
system.l2.overall_hits::cpu.data                 5193                       # number of overall hits
system.l2.overall_hits::total                   14695                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst               1528                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                663                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  2191                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data             3254                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3254                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                1528                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                3917                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5445                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst               1528                       # number of overall misses
system.l2.overall_misses::cpu.data               3917                       # number of overall misses
system.l2.overall_misses::total                  5445                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst    115685500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     52468500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       168154000                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data    242948250                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     242948250                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst     115685500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data     295416750                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        411102250                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    115685500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data    295416750                       # number of overall miss cycles
system.l2.overall_miss_latency::total       411102250                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst            11030                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data             4686                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               15716                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         6436                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              6436                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data           4424                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total              4424                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst             11030                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data              9110                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                20140                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst            11030                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data             9110                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               20140                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.138531                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.141485                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.139412                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.735533                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.735533                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.138531                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.429967                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.270357                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.138531                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.429967                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.270357                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 75710.405759                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 79138.009050                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 76747.603834                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 74661.416718                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74661.416718                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 75710.405759                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 75419.134542                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75500.872360                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 75710.405759                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 75419.134542                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75500.872360                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 1927                       # number of writebacks
system.l2.writebacks::total                      1927                       # number of writebacks
system.l2.ReadReq_mshr_misses::cpu.inst          1528                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           663                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             2191                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data         3254                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3254                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst           1528                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           3917                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5445                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst          1528                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          3917                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5445                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     98197500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     44906500                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    143104000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data    205872750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    205872750                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     98197500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data    250779250                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    348976750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     98197500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data    250779250                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    348976750                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.138531                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.141485                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.139412                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.735533                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.735533                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.138531                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.429967                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.270357                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.138531                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.429967                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.270357                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 64265.379581                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 67732.277526                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 65314.468279                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 63267.593731                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 63267.593731                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 64265.379581                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 64023.295890                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 64091.230487                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 64265.379581                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 64023.295890                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 64091.230487                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.membus.trans_dist::ReadReq                2191                       # Transaction distribution
system.membus.trans_dist::ReadResp               2191                       # Transaction distribution
system.membus.trans_dist::Writeback              1927                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3254                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3254                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12817                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       471808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  471808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples              7372                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7372    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                7372                       # Request fanout histogram
system.membus.reqLayer0.occupancy             7540000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy           14727750                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadReq              15716                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             15716                       # Transaction distribution
system.tol2bus.trans_dist::Writeback             6436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq             4424                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp            4424                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        22060                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        24656                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 46716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       705920                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side       994944                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1700864                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               0                       # Total snoops (count)
system.tol2bus.snoop_fanout::samples            26576                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   1                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                      0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  26576    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              26576                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19724000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.5                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16895478                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          14435250                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.4                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
