Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Feb 26 21:05:33 2020
| Host         : Pietro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pwm_bd_wrapper_timing_summary_routed.rpt -pb pwm_bd_wrapper_timing_summary_routed.pb -rpx pwm_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : pwm_bd_wrapper
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 726 register/latch pins with no clock driven by root clock pin: rst_n (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/CH/reg1/output_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/CH/reg2/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot10/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot11/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/CH/reg1/output_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot12/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/CH/reg1/output_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot13/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot14/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/carrier_generator/ud_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot16/carrier_generator/d2i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot17/carrier_generator/d2i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot18/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot21/carrier_generator/d1i_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot22/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/CH/reg1/output_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot23/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot24/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot25/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/CH/reg1/output_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/CH/reg2/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/carrier_generator/ud_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/CH/reg1/output_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/CH/reg1/output_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/CH/reg2/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot27/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/CH/reg1/output_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/CH/reg2/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot29/carrier_generator/ud_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/carrier_generator/d1i_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/CH/reg1/output_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot30/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/CH/reg1/output_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot31/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot32/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/ud_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot34/carrier_generator/d2i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot35/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot4/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/CH/reg1/output_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot5/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot6/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/CH/reg1/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot7/carrier_generator/ud_reg/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/CH/reg1/output_reg[0]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/CH/reg1/output_reg[2]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/CH/reg2/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/carrier_generator/ud_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/CH/reg1/output_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/CH/reg1/output_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/CH/reg2/output_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d1i_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/d2i_reg[9]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot9/carrier_generator/ud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[10][0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[10][4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[11][0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[11][5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[11][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[15][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[26][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[33][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][4]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[5][2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[5][3]/Q (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][0]/Q (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][3]/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[7][3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[9][1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[9][4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[9][5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref1/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref12/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref13/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref14/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref15/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref16/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref17/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref18/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref18/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref19/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref20/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref22/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref24/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref25/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref26/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref27/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref28/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref29/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref3/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref30/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref31/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref32/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref33/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref34/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref35/FSM_onehot_stato_reg[5]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref4/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref5/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref6/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref7/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref8/FSM_onehot_stato_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/FSM_onehot_stato_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/FSM_onehot_stato_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/FSM_onehot_stato_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/FSM_onehot_stato_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref9/FSM_onehot_stato_reg[5]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1036 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 37 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -7.887   -22804.285                   8223                14753        0.078        0.000                      0                14753        2.000        0.000                       0                  8717  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
clk_fpga_0  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -7.887   -22789.330                   8185                11618        0.078        0.000                      0                11618        2.000        0.000                       0                  8717  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0              -1.244      -14.954                     38                 3135        0.350        0.000                      0                 3135  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :         8185  Failing Endpoints,  Worst Slack       -7.887ns,  Total Violation   -22789.331ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.078ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -7.887ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.809ns  (logic 8.265ns (64.527%)  route 4.544ns (35.473%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 7.804 - 5.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.801     3.095    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/clk
    SLICE_X98Y8          FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDCE (Prop_fdce_C_Q)         0.518     3.613 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/output_reg[2]/Q
                         net (fo=57, routed)          0.516     4.129    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_mp/sel_mp2[1]
    SLICE_X98Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.253 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_mp/i___0/O
                         net (fo=23, routed)          0.810     5.063    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/MP_array[2][2]
    SLICE_X100Y10        LUT3 (Prop_lut3_I1_O)        0.124     5.187 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___31/O
                         net (fo=1, routed)           0.000     5.187    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/i___1[1]
    SLICE_X100Y10        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.761 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=22, routed)          0.722     6.483    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_T/CO[0]
    SLICE_X101Y9         LUT3 (Prop_lut3_I1_O)        0.336     6.819 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_T/i___10/O
                         net (fo=1, routed)           0.000     6.819    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/C[0]
    SLICE_X101Y9         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.302 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.302    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.764 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.311    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.331 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.788    13.119    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X102Y8         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.756 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.756    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.873 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.873    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.188 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.604    14.792    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[11]_i_2__0_1[3]
    SLICE_X101Y8         LUT6 (Prop_lut6_I5_O)        0.307    15.099 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[11]_i_3__0/O
                         net (fo=1, routed)           0.154    15.253    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[11]_i_3__0_n_0
    SLICE_X101Y8         LUT4 (Prop_lut4_I0_O)        0.124    15.377 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[11]_i_2__0/O
                         net (fo=1, routed)           0.403    15.780    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/mp_new[5]
    SLICE_X101Y8         LUT6 (Prop_lut6_I1_O)        0.124    15.904 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i[11]_i_1__0/O
                         net (fo=1, routed)           0.000    15.904    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i[11]_i_1__0_n_0
    SLICE_X101Y8         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.624     7.804    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/clk
    SLICE_X101Y8         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[11]/C
                         clock pessimism              0.267     8.070    
                         clock uncertainty           -0.083     7.987    
    SLICE_X101Y8         FDRE (Setup_fdre_C_D)        0.029     8.016    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.016    
                         arrival time                         -15.904    
  -------------------------------------------------------------------
                         slack                                 -7.887    

Slack (VIOLATED) :        -7.883ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.854ns  (logic 8.157ns (63.459%)  route 4.697ns (36.541%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=1 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.803ns = ( 7.804 - 5.000 ) 
    Source Clock Delay      (SCD):    3.095ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.801     3.095    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/clk
    SLICE_X98Y8          FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y8          FDCE (Prop_fdce_C_Q)         0.518     3.613 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/CH/reg1/output_reg[2]/Q
                         net (fo=57, routed)          0.516     4.129    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_mp/sel_mp2[1]
    SLICE_X98Y8          LUT2 (Prop_lut2_I0_O)        0.124     4.253 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_mp/i___0/O
                         net (fo=23, routed)          0.810     5.063    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/MP_array[2][2]
    SLICE_X100Y10        LUT3 (Prop_lut3_I1_O)        0.124     5.187 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/i___31/O
                         net (fo=1, routed)           0.000     5.187    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/i___1[1]
    SLICE_X100Y10        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.574     5.761 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=22, routed)          0.722     6.483    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_T/CO[0]
    SLICE_X101Y9         LUT3 (Prop_lut3_I1_O)        0.336     6.819 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D2/Mux_T/i___10/O
                         net (fo=1, routed)           0.000     6.819    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/C[0]
    SLICE_X101Y9         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.302 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.302    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y10        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.416 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.416    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y11        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.764 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.311    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y4           DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.331 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.788    13.119    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X102Y8         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.756 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.756    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X102Y9         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.873 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.873    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X102Y10        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.092 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.576    14.668    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[11]_i_2__0_1[0]
    SLICE_X101Y8         LUT6 (Prop_lut6_I5_O)        0.295    14.963 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[8]_i_3__0/O
                         net (fo=1, routed)           0.436    15.399    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[8]_i_3__0_n_0
    SLICE_X100Y8         LUT4 (Prop_lut4_I0_O)        0.124    15.523 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/transition_handler/UtoD/multiplier/d1i[8]_i_2__0/O
                         net (fo=1, routed)           0.302    15.825    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/mp_new[2]
    SLICE_X100Y7         LUT6 (Prop_lut6_I1_O)        0.124    15.949 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i[8]_i_1__0/O
                         net (fo=1, routed)           0.000    15.949    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i[8]_i_1__0_n_0
    SLICE_X100Y7         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.624     7.804    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/clk
    SLICE_X100Y7         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[8]/C
                         clock pessimism              0.267     8.070    
                         clock uncertainty           -0.083     7.987    
    SLICE_X100Y7         FDRE (Setup_fdre_C_D)        0.079     8.066    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot2/carrier_generator/d1i_reg[8]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                         -15.949    
  -------------------------------------------------------------------
                         slack                                 -7.883    

Slack (VIOLATED) :        -7.881ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.767ns  (logic 8.447ns (66.162%)  route 4.320ns (33.838%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 7.787 - 5.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.784     3.078    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/clk
    SLICE_X98Y58         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDCE (Prop_fdce_C_Q)         0.518     3.596 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.564     4.160    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/sel_mp19[1]
    SLICE_X98Y58         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/i___0/O
                         net (fo=34, routed)          0.741     5.025    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/C_0
    SLICE_X99Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.149 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/i___7/O
                         net (fo=1, routed)           0.000     5.149    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0_0[0]
    SLICE_X99Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.699 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.699    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.927 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.644     6.571    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CO[0]
    SLICE_X101Y59        LUT2 (Prop_lut2_I0_O)        0.307     6.878 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___117_rep/O
                         net (fo=1, routed)           0.000     6.878    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/C_0[0]
    SLICE_X101Y59        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.361 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.823 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.370    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.390 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.803    13.193    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.830 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.830    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.947 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.947    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.270 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.576    14.847    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[11]_i_2__7_1[1]
    SLICE_X105Y59        LUT6 (Prop_lut6_I5_O)        0.306    15.153 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[9]_i_3__1/O
                         net (fo=1, routed)           0.293    15.446    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[9]_i_3__1_n_0
    SLICE_X105Y57        LUT4 (Prop_lut4_I0_O)        0.124    15.570 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[9]_i_2__9/O
                         net (fo=1, routed)           0.151    15.721    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/mp_new[6]
    SLICE_X105Y57        LUT6 (Prop_lut6_I1_O)        0.124    15.845 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[9]_i_1__1/O
                         net (fo=1, routed)           0.000    15.845    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[9]_i_1__1_n_0
    SLICE_X105Y57        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.608     7.787    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/clk
    SLICE_X105Y57        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[9]/C
                         clock pessimism              0.229     8.016    
                         clock uncertainty           -0.083     7.933    
    SLICE_X105Y57        FDRE (Setup_fdre_C_D)        0.031     7.964    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[9]
  -------------------------------------------------------------------
                         required time                          7.964    
                         arrival time                         -15.845    
  -------------------------------------------------------------------
                         slack                                 -7.881    

Slack (VIOLATED) :        -7.870ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.792ns  (logic 8.323ns (65.065%)  route 4.469ns (34.935%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.784ns = ( 7.784 - 5.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.267ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.784     3.078    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/clk
    SLICE_X98Y58         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDCE (Prop_fdce_C_Q)         0.518     3.596 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.564     4.160    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/sel_mp19[1]
    SLICE_X98Y58         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/i___0/O
                         net (fo=34, routed)          0.741     5.025    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/C_0
    SLICE_X99Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.149 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/i___7/O
                         net (fo=1, routed)           0.000     5.149    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0_0[0]
    SLICE_X99Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.699 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.699    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.927 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.644     6.571    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CO[0]
    SLICE_X101Y59        LUT2 (Prop_lut2_I0_O)        0.307     6.878 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___117_rep/O
                         net (fo=1, routed)           0.000     6.878    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/C_0[0]
    SLICE_X101Y59        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.361 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.823 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.370    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.390 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.803    13.193    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.830 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.830    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.145 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/O[3]
                         net (fo=1, routed)           0.613    14.758    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[7]_i_2__11_1[3]
    SLICE_X99Y60         LUT6 (Prop_lut6_I5_O)        0.307    15.065 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[7]_i_3__1/O
                         net (fo=1, routed)           0.154    15.219    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[7]_i_3__1_n_0
    SLICE_X99Y60         LUT4 (Prop_lut4_I0_O)        0.124    15.343 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[7]_i_2__11/O
                         net (fo=1, routed)           0.403    15.746    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/mp_new[4]
    SLICE_X99Y61         LUT6 (Prop_lut6_I1_O)        0.124    15.870 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[7]_i_1__1/O
                         net (fo=1, routed)           0.000    15.870    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[7]_i_1__1_n_0
    SLICE_X99Y61         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.605     7.784    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/clk
    SLICE_X99Y61         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[7]/C
                         clock pessimism              0.267     8.051    
                         clock uncertainty           -0.083     7.968    
    SLICE_X99Y61         FDRE (Setup_fdre_C_D)        0.032     8.000    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[7]
  -------------------------------------------------------------------
                         required time                          8.000    
                         arrival time                         -15.870    
  -------------------------------------------------------------------
                         slack                                 -7.870    

Slack (VIOLATED) :        -7.856ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.798ns  (logic 8.123ns (63.473%)  route 4.675ns (36.527%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 7.779 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.767     3.061    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/clk
    SLICE_X105Y73        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456     3.517 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.757     4.274    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_mp/sel_mp1[1]
    SLICE_X103Y74        LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_mp/sum0_i_1/O
                         net (fo=32, routed)          0.829     5.227    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/MP_array[1][2]
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124     5.351 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___30_rep/O
                         net (fo=1, routed)           0.000     5.351    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/i___2_0[0]
    SLICE_X104Y74        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.889 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.574     6.462    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_T/CO[0]
    SLICE_X102Y74        LUT3 (Prop_lut3_I1_O)        0.305     6.767 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_T/i___4/O
                         net (fo=1, routed)           0.000     6.767    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/delta_i_reg[3][0]
    SLICE_X102Y74        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338     7.105 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.114    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry_n_0
    SLICE_X102Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.685 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.537     8.222    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.023    12.245 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[1]
                         net (fo=2, routed)           0.918    13.163    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/D[0]
    SLICE_X102Y78        LUT2 (Prop_lut2_I1_O)        0.124    13.287 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.287    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/S[1]
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.820 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.820    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.937 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    14.252 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[3]
                         net (fo=1, routed)           0.600    14.852    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[11]_i_2_1[3]
    SLICE_X99Y82         LUT6 (Prop_lut6_I5_O)        0.307    15.159 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[11]_i_3/O
                         net (fo=1, routed)           0.154    15.313    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[11]_i_3_n_0
    SLICE_X99Y82         LUT4 (Prop_lut4_I0_O)        0.124    15.437 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[11]_i_2/O
                         net (fo=1, routed)           0.298    15.735    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/mp_new[8]
    SLICE_X100Y82        LUT6 (Prop_lut6_I1_O)        0.124    15.859 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i[11]_i_1/O
                         net (fo=1, routed)           0.000    15.859    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i[11]_i_1_n_0
    SLICE_X100Y82        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.600     7.779    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/clk
    SLICE_X100Y82        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[11]/C
                         clock pessimism              0.229     8.008    
                         clock uncertainty           -0.083     7.925    
    SLICE_X100Y82        FDRE (Setup_fdre_C_D)        0.077     8.002    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[11]
  -------------------------------------------------------------------
                         required time                          8.002    
                         arrival time                         -15.859    
  -------------------------------------------------------------------
                         slack                                 -7.856    

Slack (VIOLATED) :        -7.847ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.730ns  (logic 8.241ns (64.736%)  route 4.489ns (35.264%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.786ns = ( 7.786 - 5.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.784     3.078    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/clk
    SLICE_X98Y58         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDCE (Prop_fdce_C_Q)         0.518     3.596 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.564     4.160    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/sel_mp19[1]
    SLICE_X98Y58         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/i___0/O
                         net (fo=34, routed)          0.741     5.025    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/C_0
    SLICE_X99Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.149 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/i___7/O
                         net (fo=1, routed)           0.000     5.149    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0_0[0]
    SLICE_X99Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.699 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.699    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.927 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.644     6.571    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CO[0]
    SLICE_X101Y59        LUT2 (Prop_lut2_I0_O)        0.307     6.878 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___117_rep/O
                         net (fo=1, routed)           0.000     6.878    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/C_0[0]
    SLICE_X101Y59        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.361 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.823 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.370    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.390 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.803    13.193    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.830 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.830    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.069 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/O[2]
                         net (fo=1, routed)           0.444    14.513    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[7]_i_2__11_1[2]
    SLICE_X105Y58        LUT6 (Prop_lut6_I5_O)        0.301    14.814 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[6]_i_3__1/O
                         net (fo=1, routed)           0.343    15.157    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[6]_i_3__1_n_0
    SLICE_X105Y59        LUT4 (Prop_lut4_I0_O)        0.124    15.281 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[6]_i_2__13/O
                         net (fo=1, routed)           0.403    15.684    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/mp_new[3]
    SLICE_X105Y59        LUT6 (Prop_lut6_I1_O)        0.124    15.808 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[6]_i_1__1/O
                         net (fo=1, routed)           0.000    15.808    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[6]_i_1__1_n_0
    SLICE_X105Y59        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.607     7.786    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/clk
    SLICE_X105Y59        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[6]/C
                         clock pessimism              0.229     8.015    
                         clock uncertainty           -0.083     7.932    
    SLICE_X105Y59        FDRE (Setup_fdre_C_D)        0.029     7.961    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[6]
  -------------------------------------------------------------------
                         required time                          7.961    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 -7.847    

Slack (VIOLATED) :        -7.802ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.747ns  (logic 8.130ns (63.781%)  route 4.617ns (36.219%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.779ns = ( 7.779 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.767     3.061    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/clk
    SLICE_X105Y73        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456     3.517 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.757     4.274    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_mp/sel_mp1[1]
    SLICE_X103Y74        LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_mp/sum0_i_1/O
                         net (fo=32, routed)          0.829     5.227    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/MP_array[1][2]
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124     5.351 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___30_rep/O
                         net (fo=1, routed)           0.000     5.351    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/i___2_0[0]
    SLICE_X104Y74        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.889 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.574     6.462    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_T/CO[0]
    SLICE_X102Y74        LUT3 (Prop_lut3_I1_O)        0.305     6.767 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_T/i___4/O
                         net (fo=1, routed)           0.000     6.767    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/delta_i_reg[3][0]
    SLICE_X102Y74        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338     7.105 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.114    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry_n_0
    SLICE_X102Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.685 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.537     8.222    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.023    12.245 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[1]
                         net (fo=2, routed)           0.918    13.163    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/D[0]
    SLICE_X102Y78        LUT2 (Prop_lut2_I1_O)        0.124    13.287 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.287    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/S[1]
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.820 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.820    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.937 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.260 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[1]
                         net (fo=1, routed)           0.482    14.742    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[11]_i_2_1[1]
    SLICE_X101Y82        LUT6 (Prop_lut6_I5_O)        0.306    15.048 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[9]_i_3/O
                         net (fo=1, routed)           0.350    15.398    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[9]_i_3_n_0
    SLICE_X100Y82        LUT4 (Prop_lut4_I0_O)        0.124    15.522 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[9]_i_2/O
                         net (fo=1, routed)           0.162    15.684    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/mp_new[6]
    SLICE_X100Y82        LUT6 (Prop_lut6_I1_O)        0.124    15.808 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i[9]_i_1/O
                         net (fo=1, routed)           0.000    15.808    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i[9]_i_1_n_0
    SLICE_X100Y82        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.600     7.779    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/clk
    SLICE_X100Y82        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[9]/C
                         clock pessimism              0.229     8.008    
                         clock uncertainty           -0.083     7.925    
    SLICE_X100Y82        FDRE (Setup_fdre_C_D)        0.081     8.006    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[9]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                         -15.808    
  -------------------------------------------------------------------
                         slack                                 -7.802    

Slack (VIOLATED) :        -7.778ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.665ns  (logic 8.330ns (65.769%)  route 4.335ns (34.231%))
  Logic Levels:           14  (CARRY4=7 DSP48E1=1 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 7.787 - 5.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.784     3.078    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/clk
    SLICE_X98Y58         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDCE (Prop_fdce_C_Q)         0.518     3.596 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.564     4.160    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/sel_mp19[1]
    SLICE_X98Y58         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/i___0/O
                         net (fo=34, routed)          0.741     5.025    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/C_0
    SLICE_X99Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.149 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/i___7/O
                         net (fo=1, routed)           0.000     5.149    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0_0[0]
    SLICE_X99Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.699 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.699    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.927 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.644     6.571    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CO[0]
    SLICE_X101Y59        LUT2 (Prop_lut2_I0_O)        0.307     6.878 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___117_rep/O
                         net (fo=1, routed)           0.000     6.878    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/C_0[0]
    SLICE_X101Y59        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.361 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.823 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.370    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.390 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.803    13.193    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.830 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.830    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.153 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/O[1]
                         net (fo=1, routed)           0.587    14.740    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[7]_i_2__11_1[1]
    SLICE_X103Y57        LUT6 (Prop_lut6_I5_O)        0.306    15.046 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[5]_i_3__1/O
                         net (fo=1, routed)           0.149    15.195    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[5]_i_3__1_n_0
    SLICE_X103Y57        LUT4 (Prop_lut4_I0_O)        0.124    15.319 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[5]_i_2__10/O
                         net (fo=1, routed)           0.300    15.619    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/mp_new[2]
    SLICE_X105Y57        LUT6 (Prop_lut6_I1_O)        0.124    15.743 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[5]_i_1__1/O
                         net (fo=1, routed)           0.000    15.743    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[5]_i_1__1_n_0
    SLICE_X105Y57        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.608     7.787    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/clk
    SLICE_X105Y57        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[5]/C
                         clock pessimism              0.229     8.016    
                         clock uncertainty           -0.083     7.933    
    SLICE_X105Y57        FDRE (Setup_fdre_C_D)        0.032     7.965    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.965    
                         arrival time                         -15.743    
  -------------------------------------------------------------------
                         slack                                 -7.778    

Slack (VIOLATED) :        -7.771ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.655ns  (logic 8.332ns (65.840%)  route 4.323ns (34.160%))
  Logic Levels:           15  (CARRY4=8 DSP48E1=1 LUT2=3 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.787ns = ( 7.787 - 5.000 ) 
    Source Clock Delay      (SCD):    3.078ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.784     3.078    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/clk
    SLICE_X98Y58         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y58         FDCE (Prop_fdce_C_Q)         0.518     3.596 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.564     4.160    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/sel_mp19[1]
    SLICE_X98Y58         LUT2 (Prop_lut2_I0_O)        0.124     4.284 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_mp/i___0/O
                         net (fo=34, routed)          0.741     5.025    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/C_0
    SLICE_X99Y58         LUT2 (Prop_lut2_I1_O)        0.124     5.149 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D19/Mux_T/i___7/O
                         net (fo=1, routed)           0.000     5.149    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0_0[0]
    SLICE_X99Y58         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.699 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.699    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry_n_0
    SLICE_X99Y59         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     5.927 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.644     6.571    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/CO[0]
    SLICE_X101Y59        LUT2 (Prop_lut2_I0_O)        0.307     6.878 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/i___117_rep/O
                         net (fo=1, routed)           0.000     6.878    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/C_0[0]
    SLICE_X101Y59        CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.483     7.361 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.361    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X101Y60        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.475 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.475    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X101Y61        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     7.823 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.547     8.370    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y25          DSP48E1 (Prop_dsp48e1_A[7]_P[0])
                                                      4.020    12.390 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/multi/C/P[0]
                         net (fo=2, routed)           0.803    13.193    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/S[0]
    SLICE_X104Y60        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637    13.830 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.830    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X104Y61        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.947 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.947    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X104Y62        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    14.166 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[0]
                         net (fo=1, routed)           0.437    14.603    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[11]_i_2__7_1[0]
    SLICE_X105Y58        LUT6 (Prop_lut6_I5_O)        0.295    14.898 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[8]_i_3__1/O
                         net (fo=1, routed)           0.291    15.189    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[8]_i_3__1_n_0
    SLICE_X105Y59        LUT4 (Prop_lut4_I0_O)        0.124    15.313 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/UtoD/multiplier/d1i[8]_i_2__8/O
                         net (fo=1, routed)           0.296    15.609    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/mp_new[5]
    SLICE_X105Y57        LUT6 (Prop_lut6_I1_O)        0.124    15.733 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[8]_i_1__1/O
                         net (fo=1, routed)           0.000    15.733    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i[8]_i_1__1_n_0
    SLICE_X105Y57        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.608     7.787    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/clk
    SLICE_X105Y57        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[8]/C
                         clock pessimism              0.229     8.016    
                         clock uncertainty           -0.083     7.933    
    SLICE_X105Y57        FDRE (Setup_fdre_C_D)        0.029     7.962    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/carrier_generator/d1i_reg[8]
  -------------------------------------------------------------------
                         required time                          7.962    
                         arrival time                         -15.733    
  -------------------------------------------------------------------
                         slack                                 -7.771    

Slack (VIOLATED) :        -7.771ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        12.787ns  (logic 8.041ns (62.885%)  route 4.746ns (37.115%))
  Logic Levels:           16  (CARRY4=8 DSP48E1=1 LUT2=2 LUT3=2 LUT4=1 LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.854ns = ( 7.854 - 5.000 ) 
    Source Clock Delay      (SCD):    3.061ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.767     3.061    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/clk
    SLICE_X105Y73        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X105Y73        FDCE (Prop_fdce_C_Q)         0.456     3.517 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/CH/reg1/output_reg[2]/Q
                         net (fo=76, routed)          0.757     4.274    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_mp/sel_mp1[1]
    SLICE_X103Y74        LUT2 (Prop_lut2_I0_O)        0.124     4.398 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_mp/sum0_i_1/O
                         net (fo=32, routed)          0.829     5.227    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/MP_array[1][2]
    SLICE_X104Y74        LUT3 (Prop_lut3_I1_O)        0.124     5.351 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/i___30_rep/O
                         net (fo=1, routed)           0.000     5.351    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/i___2_0[0]
    SLICE_X104Y74        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.538     5.889 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/delta_i1_carry__0/CO[2]
                         net (fo=23, routed)          0.574     6.462    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_T/CO[0]
    SLICE_X102Y74        LUT3 (Prop_lut3_I1_O)        0.305     6.767 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/D1/Mux_T/i___4/O
                         net (fo=1, routed)           0.000     6.767    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/delta_i_reg[3][0]
    SLICE_X102Y74        CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.338     7.105 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry/CO[3]
                         net (fo=1, routed)           0.009     7.114    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry_n_0
    SLICE_X102Y75        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.231 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.231    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__0_n_0
    SLICE_X102Y76        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.348 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.348    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__1_n_0
    SLICE_X102Y77        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337     7.685 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/_inferred__2/i__carry__2/O[1]
                         net (fo=2, routed)           0.537     8.222    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/delta_i[7]
    DSP48_X4Y30          DSP48E1 (Prop_dsp48e1_A[7]_P[1])
                                                      4.023    12.245 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/multi/C/P[1]
                         net (fo=2, routed)           0.918    13.163    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/D[0]
    SLICE_X102Y78        LUT2 (Prop_lut2_I1_O)        0.124    13.287 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/d_st/i__carry_i_3__2/O
                         net (fo=1, routed)           0.000    13.287    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/S[1]
    SLICE_X102Y78        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.820 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.820    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry_n_0
    SLICE_X102Y79        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.937 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.937    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__0_n_0
    SLICE_X102Y80        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.176 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/standard_transition/add_sub/_inferred__3/i__carry__1/O[2]
                         net (fo=1, routed)           0.668    14.844    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[11]_i_2_1[2]
    SLICE_X109Y81        LUT6 (Prop_lut6_I5_O)        0.301    15.145 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[10]_i_3/O
                         net (fo=1, routed)           0.149    15.293    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[10]_i_3_n_0
    SLICE_X109Y81        LUT4 (Prop_lut4_I0_O)        0.124    15.417 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/transition_handler/UtoD/multiplier/d1i[10]_i_2/O
                         net (fo=1, routed)           0.306    15.724    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/mp_new[7]
    SLICE_X108Y82        LUT6 (Prop_lut6_I1_O)        0.124    15.848 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i[10]_i_1/O
                         net (fo=1, routed)           0.000    15.848    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i[10]_i_1_n_0
    SLICE_X108Y82        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.675     7.854    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/clk
    SLICE_X108Y82        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[10]/C
                         clock pessimism              0.229     8.083    
                         clock uncertainty           -0.083     8.000    
    SLICE_X108Y82        FDRE (Setup_fdre_C_D)        0.077     8.077    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot1/carrier_generator/d1i_reg[10]
  -------------------------------------------------------------------
                         required time                          8.077    
                         arrival time                         -15.848    
  -------------------------------------------------------------------
                         slack                                 -7.771    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.270ns (57.381%)  route 0.201ns (42.619%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.562     0.898    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X47Y44         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[10]/Q
                         net (fo=3, routed)           0.201     1.239    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i[10]
    SLICE_X50Y44         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.129     1.368 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.368    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0[11]
    SLICE_X50Y44         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.825     1.191    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X50Y44         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[11]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y44         FDRE (Hold_fdre_C_D)         0.134     1.290    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.368    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.274ns (58.112%)  route 0.198ns (41.888%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.562     0.898    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X46Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[6]/Q
                         net (fo=3, routed)           0.198     1.259    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/standard_transition/delta_i[6]
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___144/O
                         net (fo=1, routed)           0.000     1.304    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]_0[2]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.369 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.369    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0[6]
    SLICE_X50Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.825     1.191    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X50Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[6]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.290    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.256ns (52.073%)  route 0.236ns (47.927%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.561     0.896    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X49Y45         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y45         FDRE (Prop_fdre_C_Q)         0.141     1.038 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[12]/Q
                         net (fo=3, routed)           0.236     1.273    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/standard_transition/delta_i[12]
    SLICE_X50Y45         LUT1 (Prop_lut1_I0_O)        0.045     1.318 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/last0_carry__2_i_3/O
                         net (fo=1, routed)           0.000     1.318    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[31]_0[0]
    SLICE_X50Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.388 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.388    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0[12]
    SLICE_X50Y45         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.825     1.191    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X50Y45         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[12]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y45         FDRE (Hold_fdre_C_D)         0.134     1.290    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.186ns (38.469%)  route 0.298ns (61.531%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.559     0.895    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/clk
    SLICE_X53Y48         FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y48         FDPE (Prop_fdpe_C_Q)         0.141     1.036 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_P/Q
                         net (fo=7, routed)           0.298     1.333    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_P_n_0
    SLICE_X50Y51         LUT5 (Prop_lut5_I1_O)        0.045     1.378 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out[0]_C_i_1__6/O
                         net (fo=1, routed)           0.000     1.378    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out[0]_C_i_1__6_n_0
    SLICE_X50Y51         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.821     1.187    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/clk
    SLICE_X50Y51         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_C/C
                         clock pessimism             -0.030     1.157    
    SLICE_X50Y51         FDCE (Hold_fdce_C_D)         0.120     1.277    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.256ns (51.637%)  route 0.240ns (48.363%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.926ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.590     0.926    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/clk
    SLICE_X83Y49         FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y49         FDPE (Prop_fdpe_C_Q)         0.141     1.067 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_P/Q
                         net (fo=3, routed)           0.240     1.306    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator_n_41
    SLICE_X82Y50         LUT5 (Prop_lut5_I0_O)        0.045     1.351 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/cnt[3]_C_i_5/O
                         net (fo=1, routed)           0.000     1.351    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/cnt[3]_C_i_5_n_0
    SLICE_X82Y50         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.421 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/cnt_reg[3]_C_i_1/O[0]
                         net (fo=2, routed)           0.000     1.421    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/out[0]
    SLICE_X82Y50         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.853     1.219    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/clk
    SLICE_X82Y50         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_C/C
                         clock pessimism             -0.030     1.189    
    SLICE_X82Y50         FDCE (Hold_fdce_C_D)         0.130     1.319    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/carrier_generator/cnt_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.421    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/state_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/output_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.209ns (41.767%)  route 0.291ns (58.233%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.250ns
    Source Clock Delay      (SCD):    0.944ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.608     0.944    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/clk
    SLICE_X98Y56         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X98Y56         FDCE (Prop_fdce_C_Q)         0.164     1.108 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/state_reg[3]/Q
                         net (fo=8, routed)           0.291     1.399    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/Q[3]
    SLICE_X100Y49        LUT6 (Prop_lut6_I3_O)        0.045     1.444 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/output[0]_i_1__17/O
                         net (fo=1, routed)           0.000     1.444    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/output[0]_i_1__17_n_0
    SLICE_X100Y49        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/output_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.884     1.250    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/clk
    SLICE_X100Y49        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/output_reg[0]/C
                         clock pessimism             -0.030     1.220    
    SLICE_X100Y49        FDCE (Hold_fdce_C_D)         0.120     1.340    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot20/CH/reg1/output_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.340    
                         arrival time                           1.444    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/FF5/output_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/state_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.186ns (40.288%)  route 0.276ns (59.712%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.244ns
    Source Clock Delay      (SCD):    0.951ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.615     0.951    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/FF5/clk
    SLICE_X99Y47         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/FF5/output_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X99Y47         FDCE (Prop_fdce_C_Q)         0.141     1.092 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/FF5/output_reg/Q
                         net (fo=4, routed)           0.276     1.367    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/FF5/output_reg_0
    SLICE_X101Y55        LUT5 (Prop_lut5_I3_O)        0.045     1.412 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/FF5/state[3]_i_1__32/O
                         net (fo=1, routed)           0.000     1.412    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/state[3]
    SLICE_X101Y55        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.878     1.244    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/clk
    SLICE_X101Y55        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/state_reg[3]/C
                         clock pessimism             -0.030     1.214    
    SLICE_X101Y55        FDCE (Hold_fdce_C_D)         0.091     1.305    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot33/CH/state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.412    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[12]_C/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.564ns  (logic 0.392ns (69.455%)  route 0.172ns (30.545%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        0.349ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.557     0.893    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/clk
    SLICE_X40Y99         FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99         FDPE (Prop_fdpe_C_Q)         0.141     1.034 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[8]_P/Q
                         net (fo=3, routed)           0.172     1.205    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator_n_17
    SLICE_X43Y99         LUT6 (Prop_lut6_I0_O)        0.045     1.250 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/cnt[11]_C_i_5/O
                         net (fo=1, routed)           0.000     1.250    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/cnt[11]_C_i_5_n_0
    SLICE_X43Y99         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.152     1.402 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/cnt_reg[11]_C_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.403    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/cnt_reg[11]_C_i_1_n_0
    SLICE_X43Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.457 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/cnt_reg[13]_C_i_2/O[0]
                         net (fo=2, routed)           0.000     1.457    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/out[12]
    SLICE_X43Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[12]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.911     1.277    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/clk
    SLICE_X43Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[12]_C/C
                         clock pessimism             -0.035     1.242    
    SLICE_X43Y100        FDCE (Hold_fdce_C_D)         0.102     1.344    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot0/carrier_generator/cnt_reg[12]_C
  -------------------------------------------------------------------
                         required time                         -1.344    
                         arrival time                           1.457    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.310ns (61.084%)  route 0.198ns (38.916%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.562     0.898    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X46Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.062 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[6]/Q
                         net (fo=3, routed)           0.198     1.259    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/standard_transition/delta_i[6]
    SLICE_X50Y43         LUT2 (Prop_lut2_I0_O)        0.045     1.304 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___144/O
                         net (fo=1, routed)           0.000     1.304    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]_0[2]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     1.405 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.405    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0[7]
    SLICE_X50Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.825     1.191    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X50Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.290    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.405    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.256ns (50.238%)  route 0.254ns (49.762%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.898ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.562     0.898    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X47Y44         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y44         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/delta_i_reg[10]/Q
                         net (fo=3, routed)           0.254     1.292    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/standard_transition/delta_i[10]
    SLICE_X50Y43         LUT2 (Prop_lut2_I1_O)        0.045     1.337 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/i___146/O
                         net (fo=1, routed)           0.000     1.337    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[7]_0[0]
    SLICE_X50Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.407 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0_carry__0/O[0]
                         net (fo=1, routed)           0.000     1.407    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last0[4]
    SLICE_X50Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.825     1.191    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/clk
    SLICE_X50Y43         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[4]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X50Y43         FDRE (Hold_fdre_C_D)         0.134     1.290    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot28/transition_handler/standard_transition/last_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.290    
                         arrival time                           1.407    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         5.000       2.845      BUFGCTRL_X0Y16  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X63Y84    pwm_bd_i/T_conf_0/U0/FF/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X62Y84    pwm_bd_i/T_conf_0/U0/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X62Y84    pwm_bd_i/T_conf_0/U0/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X62Y84    pwm_bd_i/T_conf_0/U0/FSM_sequential_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y25    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/CH/FF0/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X41Y25    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/CH/FF3/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X39Y16    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/CH/FF4/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X36Y16    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot15/CH/FF5/output_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         5.000       4.000      SLICE_X94Y101   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/CH/FF0/output_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X42Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/M_delta_i_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X43Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/M_delta_i_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X45Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/delta_i_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/last_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/last_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/last_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         2.500       2.000      SLICE_X44Y122   pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot8/transition_handler/standard_transition/last_reg[31]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X91Y80    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot3/transition_handler/FSM_sequential_state_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X95Y93    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot26/CH/reg2/output_reg[2]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X99Y59    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         2.500       2.000      SLICE_X99Y59    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[0]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X99Y57    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X99Y57    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[1]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X99Y57    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X99Y57    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[2]_replica/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X98Y59    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         2.500       2.000      SLICE_X99Y59    pwm_bd_i/pwm_at_0/U0/pwm_mpm/PWM_MPM/slot19/transition_handler/cnt_M/cnt_reg[5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :           38  Failing Endpoints,  Worst Slack       -1.244ns,  Total Violation      -14.954ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.244ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.738ns  (logic 0.718ns (12.513%)  route 5.020ns (87.487%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.869ns = ( 7.869 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.708     3.002    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y84         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     3.421 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/Q
                         net (fo=46, routed)          4.678     8.099    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/offset[4]_74[0]
    SLICE_X110Y21        LUT4 (Prop_lut4_I0_O)        0.299     8.398 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__15/O
                         net (fo=2, routed)           0.342     8.740    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__15_n_0
    SLICE_X113Y21        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.690     7.869    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/clk
    SLICE_X113Y21        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_C/C
                         clock pessimism              0.115     7.984    
                         clock uncertainty           -0.083     7.901    
    SLICE_X113Y21        FDCE (Recov_fdce_C_CLR)     -0.405     7.496    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                          7.496    
                         arrival time                          -8.740    
  -------------------------------------------------------------------
                         slack                                 -1.244    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.718ns (12.551%)  route 5.003ns (87.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.708     3.002    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y84         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     3.421 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/Q
                         net (fo=46, routed)          4.481     7.902    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/offset[4]_74[0]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.299     8.201 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14/O
                         net (fo=6, routed)           0.522     8.723    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14_n_0
    SLICE_X111Y20        FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.691     7.871    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/clk
    SLICE_X111Y20        FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[0]_P/C
                         clock pessimism              0.115     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X111Y20        FDPE (Recov_fdpe_C_PRE)     -0.359     7.543    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.718ns (12.551%)  route 5.003ns (87.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.708     3.002    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y84         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     3.421 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/Q
                         net (fo=46, routed)          4.481     7.902    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/offset[4]_74[0]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.299     8.201 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14/O
                         net (fo=6, routed)           0.522     8.723    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14_n_0
    SLICE_X111Y20        FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.691     7.871    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/clk
    SLICE_X111Y20        FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[1]_P/C
                         clock pessimism              0.115     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X111Y20        FDPE (Recov_fdpe_C_PRE)     -0.359     7.543    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -1.179ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.721ns  (logic 0.718ns (12.551%)  route 5.003ns (87.449%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.870ns = ( 7.870 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.708     3.002    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y84         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.419     3.421 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][5]/Q
                         net (fo=46, routed)          4.481     7.902    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/offset[4]_74[0]
    SLICE_X109Y21        LUT4 (Prop_lut4_I0_O)        0.299     8.201 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14/O
                         net (fo=6, routed)           0.522     8.723    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_LDC_i_1__14_n_0
    SLICE_X111Y20        FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.691     7.871    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/clk
    SLICE_X111Y20        FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_P/C
                         clock pessimism              0.115     7.985    
                         clock uncertainty           -0.083     7.902    
    SLICE_X111Y20        FDPE (Recov_fdpe_C_PRE)     -0.359     7.543    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref2/sel_rf_counter/cnt_out_reg[4]_P
  -------------------------------------------------------------------
                         required time                          7.543    
                         arrival time                          -8.723    
  -------------------------------------------------------------------
                         slack                                 -1.179    

Slack (VIOLATED) :        -0.707ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.748ns  (logic 0.773ns (16.281%)  route 3.975ns (83.719%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.517ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 7.704 - 5.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        2.056     3.350    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X108Y100       FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.478     3.828 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/Q
                         net (fo=12, routed)          3.381     7.209    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/offset[4]_74[1]
    SLICE_X60Y76         LUT6 (Prop_lut6_I0_O)        0.295     7.504 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__21/O
                         net (fo=2, routed)           0.594     8.098    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_LDC_i_1__21_n_0
    SLICE_X60Y76         FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.525     7.704    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/clk
    SLICE_X60Y76         FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_P/C
                         clock pessimism              0.129     7.833    
                         clock uncertainty           -0.083     7.750    
    SLICE_X60Y76         FDPE (Recov_fdpe_C_PRE)     -0.359     7.391    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref23/sel_rf_counter/cnt_out_reg[3]_P
  -------------------------------------------------------------------
                         required time                          7.391    
                         arrival time                          -8.098    
  -------------------------------------------------------------------
                         slack                                 -0.707    

Slack (VIOLATED) :        -0.702ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.897ns  (logic 0.580ns (11.843%)  route 4.317ns (88.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.906     3.200    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y108        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/Q
                         net (fo=30, routed)          3.639     7.295    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/offset[6]_78[1]
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.419 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__5/O
                         net (fo=2, routed)           0.678     8.097    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_1__5_n_0
    SLICE_X62Y29         FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.545     7.725    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/clk
    SLICE_X62Y29         FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_P/C
                         clock pessimism              0.115     7.839    
                         clock uncertainty           -0.083     7.756    
    SLICE_X62Y29         FDPE (Recov_fdpe_C_PRE)     -0.361     7.395    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_P
  -------------------------------------------------------------------
                         required time                          7.395    
                         arrival time                          -8.097    
  -------------------------------------------------------------------
                         slack                                 -0.702    

Slack (VIOLATED) :        -0.687ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.838ns  (logic 0.580ns (11.989%)  route 4.258ns (88.011%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    3.200ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.906     3.200    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y108        FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y108        FDRE (Prop_fdre_C_Q)         0.456     3.656 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[6][5]/Q
                         net (fo=30, routed)          3.637     7.293    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/offset[6]_78[1]
    SLICE_X62Y28         LUT6 (Prop_lut6_I0_O)        0.124     7.417 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_2__1/O
                         net (fo=2, routed)           0.621     8.038    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_LDC_i_2__1_n_0
    SLICE_X63Y28         FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.544     7.724    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/clk
    SLICE_X63Y28         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_C/C
                         clock pessimism              0.115     7.838    
                         clock uncertainty           -0.083     7.755    
    SLICE_X63Y28         FDCE (Recov_fdce_C_CLR)     -0.405     7.350    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref11/sel_rf_counter/cnt_out_reg[6]_C
  -------------------------------------------------------------------
                         required time                          7.350    
                         arrival time                          -8.038    
  -------------------------------------------------------------------
                         slack                                 -0.687    

Slack (VIOLATED) :        -0.642ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.773ns (15.962%)  route 4.070ns (84.038%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.358ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.877ns = ( 7.877 - 5.000 ) 
    Source Clock Delay      (SCD):    3.350ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        2.056     3.350    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X108Y100       FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y100       FDRE (Prop_fdre_C_Q)         0.478     3.828 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][3]/Q
                         net (fo=12, routed)          3.182     7.010    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/offset[4]_74[2]
    SLICE_X109Y43        LUT6 (Prop_lut6_I0_O)        0.295     7.305 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__11/O
                         net (fo=2, routed)           0.888     8.193    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_LDC_i_1__11_n_0
    SLICE_X109Y40        FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.698     7.878    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/clk
    SLICE_X109Y40        FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_P/C
                         clock pessimism              0.115     7.992    
                         clock uncertainty           -0.083     7.909    
    SLICE_X109Y40        FDPE (Recov_fdpe_C_PRE)     -0.359     7.550    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[0]_P
  -------------------------------------------------------------------
                         required time                          7.550    
                         arrival time                          -8.193    
  -------------------------------------------------------------------
                         slack                                 -0.642    

Slack (VIOLATED) :        -0.611ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_P/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.157ns  (logic 0.580ns (11.247%)  route 4.577ns (88.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.879ns = ( 7.879 - 5.000 ) 
    Source Clock Delay      (SCD):    3.006ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.712     3.006    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X65Y88         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y88         FDRE (Prop_fdre_C_Q)         0.456     3.462 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][1]/Q
                         net (fo=22, routed)          3.935     7.397    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/offset[4]_74[1]
    SLICE_X108Y43        LUT6 (Prop_lut6_I0_O)        0.124     7.521 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__18/O
                         net (fo=2, routed)           0.643     8.163    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_LDC_i_1__18_n_0
    SLICE_X109Y43        FDPE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.700     7.879    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/clk
    SLICE_X109Y43        FDPE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_P/C
                         clock pessimism              0.115     7.994    
                         clock uncertainty           -0.083     7.911    
    SLICE_X109Y43        FDPE (Recov_fdpe_C_PRE)     -0.359     7.552    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[1]_P
  -------------------------------------------------------------------
                         required time                          7.552    
                         arrival time                          -8.163    
  -------------------------------------------------------------------
                         slack                                 -0.611    

Slack (VIOLATED) :        -0.537ns  (required time - arrival time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_C/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_0 rise@5.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.043ns  (logic 0.580ns (11.501%)  route 4.463ns (88.499%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.006ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.881ns = ( 7.881 - 5.000 ) 
    Source Clock Delay      (SCD):    3.002ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.708     3.002    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/clk
    SLICE_X64Y84         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.456     3.458 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/offset_generator/offset_reg[4][0]/Q
                         net (fo=14, routed)          3.680     7.138    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/offset[4]_74[0]
    SLICE_X107Y43        LUT6 (Prop_lut6_I0_O)        0.124     7.262 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__28/O
                         net (fo=2, routed)           0.783     8.045    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_LDC_i_2__28_n_0
    SLICE_X111Y45        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     6.088    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     6.179 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        1.702     7.881    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/clk
    SLICE_X111Y45        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_C/C
                         clock pessimism              0.115     7.996    
                         clock uncertainty           -0.083     7.913    
    SLICE_X111Y45        FDCE (Recov_fdce_C_CLR)     -0.405     7.508    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref21/sel_rf_counter/cnt_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                          7.508    
                         arrival time                          -8.045    
  -------------------------------------------------------------------
                         slack                                 -0.537    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[3]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.714%)  route 0.420ns (69.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.580     0.916    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X60Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[0]/Q
                         net (fo=5, routed)           0.154     1.211    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[0]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out[3]_C_i_2/O
                         net (fo=2, routed)           0.265     1.521    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out[3]_C_i_2_n_0
    SLICE_X50Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.907     1.273    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X50Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[3]_C/C
                         clock pessimism             -0.035     1.238    
    SLICE_X50Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.171    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[3]_C
  -------------------------------------------------------------------
                         required time                         -1.171    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.606ns  (logic 0.186ns (30.714%)  route 0.420ns (69.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.273ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.580     0.916    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X60Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[0]/Q
                         net (fo=5, routed)           0.154     1.211    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[0]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.256 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out[3]_C_i_2/O
                         net (fo=2, routed)           0.265     1.521    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out[3]_C_i_2_n_0
    SLICE_X51Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.907     1.273    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X51Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[2]_C/C
                         clock pessimism             -0.035     1.238    
    SLICE_X51Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.146    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.146    
                         arrival time                           1.521    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_C/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.585ns  (logic 0.186ns (31.778%)  route 0.399ns (68.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.559     0.895    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/clk
    SLICE_X52Y48         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y48         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/FSM_onehot_stato_reg[3]/Q
                         net (fo=14, routed)          0.237     1.272    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/Q[2]
    SLICE_X49Y53         LUT6 (Prop_lut6_I4_O)        0.045     1.317 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_LDC_i_2__4/O
                         net (fo=2, routed)           0.163     1.480    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_LDC_i_2__4_n_0
    SLICE_X48Y54         FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.824     1.190    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/clk
    SLICE_X48Y54         FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_C/C
                         clock pessimism             -0.030     1.160    
    SLICE_X48Y54         FDCE (Remov_fdce_C_CLR)     -0.092     1.068    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref10/sel_rf_counter/cnt_out_reg[2]_C
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[10]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[12]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[23]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[23]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[24]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[24]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[27]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[27]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[27]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[30]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[30]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.702ns  (logic 0.186ns (26.486%)  route 0.516ns (73.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.300ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.578     0.914    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/clk
    SLICE_X59Y99         FDRE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/FSM_onehot_stato_reg[1]/Q
                         net (fo=5, routed)           0.301     1.356    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/Q[1]
    SLICE_X59Y99         LUT3 (Prop_lut3_I1_O)        0.045     1.401 f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18/O
                         net (fo=32, routed)          0.215     1.616    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt[31]_i_2__18_n_0
    SLICE_X58Y100        FDCE                                         f  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  pwm_bd_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    pwm_bd_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  pwm_bd_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=8717, routed)        0.934     1.300    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/clk
    SLICE_X58Y100        FDCE                                         r  pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[4]/C
                         clock pessimism             -0.035     1.265    
    SLICE_X58Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.198    pwm_bd_i/pwm_at_0/U0/pwm_mpm/ref_gen/ref0/sel_rf_counter/cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.198    
                         arrival time                           1.616    
  -------------------------------------------------------------------
                         slack                                  0.418    





