\t (00:00:00) allegro 16.6 P004 (v16-6-112G) Windows 32
\t (00:00:00)     Journal start - Wed Jun 25 17:48:13 2014
\t (00:00:00)         Host=INTERN2014-04 User=ma Pid=3780 CPUs=8
\t (00:00:00) 
\t (00:00:02) Opening existing design...
\d (00:00:02) Database opened: C:/Users/ma/Dropbox/Design/allegroProject/designOnGit/modificationForLC4500/standard/allegro/STANDARD.brd
\i (00:00:02) trapsize 7707
\i (00:00:02) trapsize 7566
\i (00:00:02) trapsize 7731
\i (00:00:03) trapsize 7659
\i (00:00:03) trapsize 7991
\i (00:00:03) generaledit 
\i (00:00:03) trapsize 9838
\i (00:00:04) trapsize 7991
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -100.6742 -42.9214
\i (00:00:05) trapsize 3995
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -100.6741 -42.9214
\i (00:00:05) trapsize 1998
\i (00:00:05) zoom in 1 
\i (00:00:05) setwindow pcb
\i (00:00:05) zoom in -100.6741 -42.8415
\i (00:00:05) trapsize 999
\i (00:00:06) zoom in 1 
\i (00:00:06) setwindow pcb
\i (00:00:06) zoom in -78.0205 -37.8872
\i (00:00:06) trapsize 499
\i (00:00:07) zoom out 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom out -83.7139 -38.5564
\i (00:00:07) trapsize 999
\i (00:00:07) zoom out 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom out -83.7138 -38.5564
\i (00:00:07) trapsize 1998
\i (00:00:07) zoom out 1 
\i (00:00:07) setwindow pcb
\i (00:00:07) zoom out -83.7139 -38.5563
\i (00:00:07) trapsize 3995
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -82.3554 -62.3685
\i (00:00:08) trapsize 1998
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -83.9934 -62.6082
\i (00:00:08) trapsize 999
\i (00:00:08) zoom in 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom in -84.0533 -62.6082
\i (00:00:08) trapsize 499
\i (00:00:08) zoom out 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom out -84.0233 -62.4184
\i (00:00:08) trapsize 999
\i (00:00:08) zoom out 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom out -84.0233 -62.4183
\i (00:00:08) trapsize 1998
\i (00:00:08) zoom out 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom out -83.9833 -62.4183
\i (00:00:08) trapsize 3995
\i (00:00:08) zoom out 1 
\i (00:00:08) setwindow pcb
\i (00:00:08) zoom out -83.5838 -62.0987
\i (00:00:08) trapsize 7991
\i (00:00:10) drc update 
\t (00:00:10) Performing DRC...
\t (00:00:10) Multithreaded DRC update (8 threads).
\t (00:00:10) No DRC errors detected.
\i (00:00:10) generaledit 
\i (00:02:34) pick grid 25.2492 -51.3912
\t (00:02:34) last pick:  25.2476  -51.3842
\i (00:02:34) zoom in 1 
\i (00:02:34) setwindow pcb
\i (00:02:34) zoom in -95.7295 -60.3407
\i (00:02:34) trapsize 3995
\i (00:02:34) zoom in 1 
\i (00:02:34) setwindow pcb
\i (00:02:34) zoom in -95.7295 -60.3407
\i (00:02:34) trapsize 1998
\i (00:02:34) zoom in 1 
\i (00:02:34) setwindow pcb
\i (00:02:34) zoom in -95.7295 -60.3407
\i (00:02:34) trapsize 999
\i (00:02:35) zoom out 1 
\i (00:02:35) setwindow pcb
\i (00:02:35) zoom out -90.0960 -58.1033
\i (00:02:35) trapsize 1998
\i (00:02:39) xdehilite 
\i (00:02:39) xNet Mux_Hsync 
\i (00:02:39) xname_flush 
\i (00:02:39) done 
\i (00:02:39) generaledit 
\i (00:02:44) xhilite 
\i (00:02:44) xNet P1_C2 
\i (00:02:44) xname_flush 
\i (00:02:44) trapsize 2233
\t (00:02:44) Net "P1_C2" highlighted.
\i (00:02:44) done 
\i (00:02:44) generaledit 
\i (00:02:49) pick grid -72.6863 -38.0314
\t (00:02:49) last pick:  -72.6948  -38.0238
\i (00:02:50) zoom in 1 
\i (00:02:50) setwindow pcb
\i (00:02:50) zoom in -68.4880 -38.5227
\i (00:02:50) trapsize 1117
\i (00:02:50) zoom in 1 
\i (00:02:50) setwindow pcb
\i (00:02:50) zoom in -68.4880 -38.5227
\i (00:02:50) trapsize 558
\i (00:02:50) zoom in 1 
\i (00:02:50) setwindow pcb
\i (00:02:50) zoom in -68.4880 -38.5227
\i (00:02:50) trapsize 279
\i (00:02:51) zoom out 1 
\i (00:02:51) setwindow pcb
\i (00:02:51) zoom out -68.2032 -38.9023
\i (00:02:51) trapsize 558
\i (00:02:51) zoom out 1 
\i (00:02:51) setwindow pcb
\i (00:02:51) zoom out -68.2257 -38.9246
\i (00:02:51) trapsize 1117
\i (00:02:51) zoom out 1 
\i (00:02:51) setwindow pcb
\i (00:02:51) zoom out -68.2257 -38.9246
\i (00:02:51) trapsize 2233
\i (00:02:53) zoom out 1 
\i (00:02:53) setwindow pcb
\i (00:02:53) zoom out -56.1223 -47.6783
\i (00:02:53) trapsize 4466
\i (00:02:54) pick grid 6.4937 -41.0682
\t (00:02:54) last pick:  6.5024  -41.0718
\i (00:02:55) xdehilite 
\i (00:02:56) xNet P1_C2 
\i (00:02:56) xname_flush 
\t (00:02:56) Net "P1_C2" dehighlighted.
\i (00:02:56) done 
\i (00:02:56) generaledit 
\i (00:02:56) pick grid 15.1581 -40.4430
\t (00:02:56) last pick:  15.1638  -40.4368
\i (00:02:57) zoom in 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom in -57.0156 -42.4974
\i (00:02:57) trapsize 2233
\i (00:02:57) zoom in 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom in -57.0155 -42.4974
\i (00:02:57) trapsize 1117
\i (00:02:57) zoom in 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom in -57.0378 -42.4973
\i (00:02:57) trapsize 558
\i (00:02:57) zoom out 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom out -57.0378 -42.4973
\i (00:02:57) trapsize 1117
\i (00:02:57) zoom out 1 
\i (00:02:57) setwindow pcb
\i (00:02:57) zoom out -57.0377 -42.4973
\i (00:02:57) trapsize 2233
\i (00:02:58) zoom in 1 
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom in -66.7741 -39.3264
\i (00:02:58) trapsize 1117
\i (00:02:58) zoom in 1 
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom in -67.5780 -39.1700
\i (00:02:58) trapsize 558
\i (00:02:58) zoom in 1 
\i (00:02:58) setwindow pcb
\i (00:02:58) zoom in -67.5780 -39.1700
\i (00:02:58) trapsize 279
\i (00:02:59) zoom in 1 
\i (00:02:59) setwindow pcb
\i (00:02:59) zoom in -67.5780 -39.1700
\i (00:02:59) trapsize 140
\i (00:02:59) zoom out 1 
\i (00:02:59) setwindow pcb
\i (00:02:59) zoom out -67.5781 -39.1699
\i (00:02:59) trapsize 279
\i (00:03:01) pick grid -67.8125 -39.0862
\t (00:03:01) last pick:  -67.8180  -39.0906
\i (00:03:03) setwindow form.find
\i (00:03:03) FORM find nets YES 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom out 1 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom out -67.6060 -39.3375
\i (00:03:05) trapsize 558
\i (00:03:05) zoom out 1 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom out -67.6059 -39.3374
\i (00:03:05) trapsize 1117
\i (00:03:05) zoom out 1 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom out -67.6060 -39.3375
\i (00:03:05) trapsize 2233
\i (00:03:05) zoom out 1 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom out -65.9535 -44.6076
\i (00:03:05) trapsize 4466
\i (00:03:05) zoom out 1 
\i (00:03:05) setwindow pcb
\i (00:03:05) zoom out -65.8641 -44.4290
\i (00:03:05) trapsize 8933
\i (00:03:06) pick grid 51.8667 -45.8582
\t (00:03:06) last pick:  51.8668  -45.8470
\i (00:03:07) zoom in 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom in -86.9449 -50.5031
\i (00:03:07) trapsize 4466
\i (00:03:07) zoom in 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom in -87.0342 -50.4137
\i (00:03:07) trapsize 2233
\i (00:03:07) zoom in 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom in -86.9895 -50.2350
\i (00:03:07) trapsize 1117
\i (00:03:07) zoom in 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom in -86.8108 -50.0564
\i (00:03:07) trapsize 558
\i (00:03:07) zoom out 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom out -78.0011 -48.3257
\i (00:03:07) trapsize 1117
\i (00:03:07) zoom out 1 
\i (00:03:07) setwindow pcb
\i (00:03:07) zoom out -78.0010 -48.3256
\i (00:03:07) trapsize 2233
\i (00:03:08) zoom out 1 
\i (00:03:08) setwindow pcb
\i (00:03:08) zoom out -78.2244 -47.7450
\i (00:03:08) trapsize 4466
\i (00:03:11) roam start
\i (00:03:11) roam x 80
\i (00:03:11) roam x 64
\i (00:03:11) roam x 128
\i (00:03:11) roam x 256
\i (00:03:11) roam x 144
\i (00:03:11) roam x 64
\i (00:03:11) roam x 16
\i (00:03:11) roam x -16
\i (00:03:11) roam y 32
\i (00:03:12) roam y 32
\i (00:03:12) roam y 16
\i (00:03:12) roam x -16
\i (00:03:12) roam y 16
\i (00:03:12) roam y 16
\i (00:03:12) roam end
\i (00:03:13) zoom in 1 
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom in -73.9791 -49.7732
\i (00:03:13) trapsize 2233
\i (00:03:13) zoom in 1 
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom in -74.0237 -49.6392
\i (00:03:13) trapsize 1117
\i (00:03:13) zoom in 1 
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom in -73.9120 -49.3712
\i (00:03:13) trapsize 558
\i (00:03:13) zoom in 1 
\i (00:03:13) setwindow pcb
\i (00:03:13) zoom in -73.7891 -49.3154
\i (00:03:13) trapsize 279
\i (00:03:14) zoom out 1 
\i (00:03:14) setwindow pcb
\i (00:03:14) zoom out -72.7954 -49.4550
\i (00:03:14) trapsize 558
\i (00:03:14) zoom out 1 
\i (00:03:14) setwindow pcb
\i (00:03:14) zoom out -72.7953 -49.4661
\i (00:03:14) trapsize 1117
\i (00:03:21) zoom in 1 
\i (00:03:21) setwindow pcb
\i (00:03:21) zoom in -67.0562 -39.3723
\i (00:03:21) trapsize 558
\i (00:03:21) zoom in 1 
\i (00:03:21) setwindow pcb
\i (00:03:21) zoom in -67.0562 -39.3723
\i (00:03:21) trapsize 279
\i (00:03:22) zoom in 1 
\i (00:03:22) setwindow pcb
\i (00:03:22) zoom in -67.2460 -39.4281
\i (00:03:22) trapsize 140
\i (00:03:25) show element 
\i (00:03:27) pick grid -67.8824 -39.3527
\t (00:03:27) last pick:  -67.8942  -39.3446
\i (00:03:56) setwindow text
\i (00:03:56) close 
\i (00:03:58) setwindow pcb
\i (00:03:58) show element 
\i (00:04:00) pick grid -67.9857 -40.7763
\t (00:04:00) last pick:  -67.9958  -40.7670
\i (00:06:05) pick grid -67.3437 -41.4016
\t (00:06:05) last pick:  -67.3354  -41.4020
\i (00:06:07) zoom out 1 
\i (00:06:07) setwindow pcb
\i (00:06:07) zoom out -67.8405 -41.0806
\i (00:06:07) trapsize 279
\i (00:06:10) zoom out 1 
\i (00:06:10) setwindow pcb
\i (00:06:10) zoom out -66.3667 -39.2717
\i (00:06:10) trapsize 558
\i (00:06:11) zoom out 1 
\i (00:06:11) setwindow pcb
\i (00:06:11) zoom out -66.9919 -40.9689
\i (00:06:11) trapsize 1117
\i (00:06:11) zoom out 1 
\i (00:06:11) setwindow pcb
\i (00:06:11) zoom out -66.9473 -41.0360
\i (00:06:11) trapsize 2233
\i (00:06:12) zoom in 1 
\i (00:06:12) setwindow pcb
\i (00:06:12) zoom in -69.0911 -37.6416
\i (00:06:12) trapsize 1117
\i (00:06:13) zoom in 1 
\i (00:06:13) setwindow pcb
\i (00:06:13) zoom in -69.0911 -37.6416
\i (00:06:13) trapsize 558
\i (00:06:13) zoom in 1 
\i (00:06:13) setwindow pcb
\i (00:06:13) zoom in -69.1022 -37.6415
\i (00:06:13) trapsize 279
\i (00:06:13) zoom out 1 
\i (00:06:13) setwindow pcb
\i (00:06:13) zoom out -68.6779 -38.8418
\i (00:06:13) trapsize 558
\i (00:06:16) setwindow form.vf_vis
\i (00:06:16) FORM vf_vis 1 all_colorvisible NO 
\i (00:06:17) FORM vf_vis 1 all_colorvisible YES 
\i (00:06:26) setwindow pcb
\i (00:06:26) pick grid -72.2509 -38.1830
\t (00:06:26) last pick:  -72.2630  -38.1762
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in -67.4385 -39.2214
\i (00:06:26) trapsize 279
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in -67.4385 -39.2214
\i (00:06:26) trapsize 140
\i (00:06:26) zoom in 1 
\i (00:06:26) setwindow pcb
\i (00:06:26) zoom in -67.4385 -39.2213
\i (00:06:26) trapsize 70
\i (00:06:27) zoom in 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom in -67.4385 -39.2213
\i (00:06:27) trapsize 35
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out -67.4566 -39.2241
\i (00:06:27) trapsize 70
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out -67.4567 -39.2241
\i (00:06:27) trapsize 140
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out -67.4567 -39.2241
\i (00:06:27) trapsize 279
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out -67.4567 -39.2241
\i (00:06:27) trapsize 558
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out -67.4567 -39.2242
\i (00:06:27) trapsize 1117
\i (00:06:27) zoom out 1 
\i (00:06:27) setwindow pcb
\i (00:06:27) zoom out -67.4566 -39.2241
\i (00:06:27) trapsize 2233
\i (00:06:28) zoom out 1 
\i (00:06:28) setwindow pcb
\i (00:06:28) zoom out -67.5906 -38.6882
\i (00:06:28) trapsize 4466
\i (00:06:28) zoom out 1 
\i (00:06:28) setwindow pcb
\i (00:06:28) zoom out -67.4119 -38.5988
\i (00:06:28) trapsize 8933
\i (00:06:28) zoom out 1 
\i (00:06:28) setwindow pcb
\i (00:06:28) zoom out -67.0545 -38.2415
\i (00:06:28) trapsize 17865
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in -66.2078 -62.5453
\i (00:06:29) trapsize 8933
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in -68.5303 -60.9375
\i (00:06:29) trapsize 4466
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in -69.4235 -60.1335
\i (00:06:29) trapsize 2233
\i (00:06:29) zoom in 1 
\i (00:06:29) setwindow pcb
\i (00:06:29) zoom in -69.4682 -60.0441
\i (00:06:29) trapsize 1117
\i (00:06:31) zoom in 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom in -50.0400 -50.2183
\i (00:06:31) trapsize 558
\i (00:06:31) zoom in 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom in -50.0623 -50.1402
\i (00:06:31) trapsize 279
\i (00:06:31) zoom out 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom out -51.8265 -50.4751
\i (00:06:31) trapsize 558
\i (00:06:31) zoom out 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom out -51.8265 -50.4751
\i (00:06:31) trapsize 1117
\i (00:06:31) zoom out 1 
\i (00:06:31) setwindow pcb
\i (00:06:31) zoom out -51.8264 -50.4751
\i (00:06:31) trapsize 2233
\i (00:06:33) roam start
\i (00:06:33) roam x 32
\i (00:06:33) roam y -32
\i (00:06:33) roam x 48
\i (00:06:33) roam y -80
\i (00:06:33) roam x 32
\i (00:06:33) roam y -64
\i (00:06:33) roam x 16
\i (00:06:33) roam y -32
\i (00:06:33) roam x 32
\i (00:06:33) roam y -48
\i (00:06:33) roam y -16
\i (00:06:33) roam x 16
\i (00:06:33) roam y -32
\i (00:06:33) roam x 32
\i (00:06:33) roam y -32
\i (00:06:33) roam x 16
\i (00:06:33) roam y -32
\i (00:06:33) roam x -32
\i (00:06:33) roam y -16
\i (00:06:33) roam x -144
\i (00:06:34) roam x -96
\i (00:06:34) roam x -16
\i (00:06:34) roam y 16
\i (00:06:34) roam x 80
\i (00:06:34) roam y 48
\i (00:06:34) roam x 96
\i (00:06:34) roam y 48
\i (00:06:34) roam x 128
\i (00:06:34) roam y 16
\i (00:06:34) roam x 192
\i (00:06:34) roam y 32
\i (00:06:34) roam x 144
\i (00:06:34) roam x 96
\i (00:06:34) roam y 16
\i (00:06:34) roam x 32
\i (00:06:35) roam x 16
\i (00:06:35) roam x 80
\i (00:06:35) roam x 48
\i (00:06:35) roam x 16
\i (00:06:35) roam x 16
\i (00:06:35) roam y 16
\i (00:06:35) roam x 16
\i (00:06:35) roam x 16
\i (00:06:35) roam x 16
\i (00:06:36) roam x -80
\i (00:06:36) roam y 16
\i (00:06:36) roam x -240
\i (00:06:36) roam x -160
\i (00:06:36) roam x -48
\i (00:06:36) roam x -32
\i (00:06:36) roam x -16
\i (00:06:36) roam x 32
\i (00:06:36) roam x 64
\i (00:06:36) roam y -16
\i (00:06:36) roam x 112
\i (00:06:36) roam x 320
\i (00:06:36) roam x 48
\i (00:06:36) roam y 32
\i (00:06:36) roam x -48
\i (00:06:36) roam y 80
\i (00:06:37) roam y 16
\i (00:06:37) roam y -16
\i (00:06:37) roam y -80
\i (00:06:37) roam y -64
\i (00:06:37) roam y 16
\i (00:06:37) roam y 32
\i (00:06:38) roam x -112
\i (00:06:38) roam y -16
\i (00:06:38) roam x -448
\i (00:06:38) roam y -80
\i (00:06:38) roam x -256
\i (00:06:38) roam x -32
\i (00:06:38) roam y -16
\i (00:06:38) roam x 16
\i (00:06:38) roam y -16
\i (00:06:38) roam x 32
\i (00:06:38) roam y -80
\i (00:06:38) roam x 48
\i (00:06:38) roam y -112
\i (00:06:38) roam x 16
\i (00:06:38) roam y -64
\i (00:06:39) roam y -16
\i (00:06:39) roam x -144
\i (00:06:39) roam x -160
\i (00:06:39) roam x -64
\i (00:06:39) roam y 16
\i (00:06:40) roam y 48
\i (00:06:40) roam x 32
\i (00:06:40) roam y 32
\i (00:06:40) roam x 128
\i (00:06:40) roam y 32
\i (00:06:40) roam x 224
\i (00:06:40) roam y 32
\i (00:06:40) roam x 304
\i (00:06:40) roam y 32
\i (00:06:40) roam x 144
\i (00:06:40) roam y 32
\i (00:06:40) roam x 32
\i (00:06:40) roam x -16
\i (00:06:40) roam y 16
\i (00:06:40) roam x -96
\i (00:06:40) roam y 32
\i (00:06:40) roam x -32
\i (00:06:40) roam y 16
\i (00:06:40) roam x -32
\i (00:06:40) roam x -80
\i (00:06:40) roam x -112
\i (00:06:40) roam x -16
\i (00:06:41) roam x -16
\i (00:06:41) roam x -16
\i (00:06:41) roam y 16
\i (00:06:41) roam end
\i (00:06:41) zoom out 1 
\i (00:06:41) setwindow pcb
\i (00:06:41) zoom out -52.2732 -60.1797
\i (00:06:41) trapsize 4466
\i (00:06:41) zoom out 1 
\i (00:06:41) setwindow pcb
\i (00:06:41) zoom out -52.2731 -60.1797
\i (00:06:41) trapsize 8933
\i (00:06:41) zoom out 1 
\i (00:06:41) setwindow pcb
\i (00:06:41) zoom out -52.2731 -60.1798
\i (00:06:41) trapsize 17865
\i (00:06:42) zoom in 1 
\i (00:06:42) setwindow pcb
\i (00:06:42) zoom in 28.8344 -82.5542
\i (00:06:42) trapsize 8933
\i (00:06:45) zoom in 1 
\i (00:06:45) setwindow pcb
\i (00:06:45) zoom in 15.4356 -37.7128
\i (00:06:45) trapsize 4466
\i (00:06:50) pick grid 17.5794 -53.5234
\t (00:06:50) last pick:  17.5768  -53.5178
\i (00:06:51) zoom points 
\t (00:06:51) Pick 1st corner of the new window.
\i (00:06:52) zoom fit 
\i (00:06:52) trapsize 4646
\i (00:07:30) pick 13.8342 -64.3659
\t (00:07:30) last pick:  13.8342  -64.3659
\t (00:07:30) Pick to complete the window.
\i (00:07:31) prepopup 14.3917 -52.7506
\i (00:07:32) cancel 
\i (00:07:32) pick grid 11.5111 -50.5205
\t (00:07:32) last pick:  11.5062  -50.5206
\i (00:07:34) zoom in 1 
\i (00:07:34) setwindow pcb
\i (00:07:34) zoom in -61.8976 -42.7150
\i (00:07:34) trapsize 2323
\i (00:07:34) zoom in 1 
\i (00:07:34) setwindow pcb
\i (00:07:34) zoom in -61.9441 -42.6685
\i (00:07:34) trapsize 1162
\i (00:07:36) zoom out 1 
\i (00:07:36) setwindow pcb
\i (00:07:36) zoom out -61.0381 -43.9229
\i (00:07:36) trapsize 2323
\i (00:07:36) zoom out 1 
\i (00:07:36) setwindow pcb
\i (00:07:36) zoom out -61.0381 -43.9230
\i (00:07:36) trapsize 4646
\i (00:07:39) zoom in 1 
\i (00:07:39) setwindow pcb
\i (00:07:39) zoom in -3.9837 -63.8083
\i (00:07:39) trapsize 2323
\i (00:07:39) zoom in 1 
\i (00:07:39) setwindow pcb
\i (00:07:39) zoom in -3.5191 -63.8547
\i (00:07:39) trapsize 1162
\i (00:07:39) zoom in 1 
\i (00:07:39) setwindow pcb
\i (00:07:39) zoom in -3.2636 -63.9012
\i (00:07:39) trapsize 581
\i (00:07:39) zoom in 1 
\i (00:07:39) setwindow pcb
\i (00:07:39) zoom in -3.2404 -63.9011
\i (00:07:39) trapsize 290
\i (00:07:40) zoom out 1 
\i (00:07:40) setwindow pcb
\i (00:07:40) zoom out -7.4160 -63.5004
\i (00:07:40) trapsize 581
\i (00:07:40) zoom out 1 
\i (00:07:40) setwindow pcb
\i (00:07:40) zoom out -7.4161 -63.5003
\i (00:07:40) trapsize 1162
\i (00:07:40) zoom out 1 
\i (00:07:40) setwindow pcb
\i (00:07:40) zoom out -10.4592 -64.1740
\i (00:07:40) trapsize 2323
\i (00:07:41) roam start
\i (00:07:41) roam x -48
\i (00:07:41) roam y 16
\i (00:07:41) roam x -48
\i (00:07:41) roam y 16
\i (00:07:41) roam x -16
\i (00:07:41) roam y 16
\i (00:07:41) roam x -16
\i (00:07:41) roam x -16
\i (00:07:41) roam x -32
\i (00:07:41) roam y 16
\i (00:07:41) roam x -48
\i (00:07:41) roam y 16
\i (00:07:42) roam end
\i (00:07:42) zoom in 1 
\i (00:07:42) setwindow pcb
\i (00:07:42) zoom in -24.9348 -66.7629
\i (00:07:42) trapsize 1162
\i (00:07:42) zoom in 1 
\i (00:07:42) setwindow pcb
\i (00:07:42) zoom in -24.9347 -66.7629
\i (00:07:42) trapsize 581
\i (00:07:43) zoom out 1 
\i (00:07:43) setwindow pcb
\i (00:07:43) zoom out -24.9347 -66.7629
\i (00:07:43) trapsize 1162
\i (00:07:48) zoom out 1 
\i (00:07:48) setwindow pcb
\i (00:07:48) zoom out -20.6370 -64.9741
\i (00:07:48) trapsize 2323
\i (00:07:49) pick grid 18.2971 -56.4717
\t (00:07:49) last pick:  18.2880  -56.4642
\i (00:07:49) roam start
\i (00:07:49) roam x -64
\i (00:07:50) roam x -80
\i (00:07:50) roam y 16
\i (00:07:50) roam x -16
\i (00:07:50) roam x -144
\i (00:07:50) roam y 16
\i (00:07:50) roam x -128
\i (00:07:50) roam x -32
\i (00:07:50) roam x -48
\i (00:07:50) roam x -80
\i (00:07:50) roam x -352
\i (00:07:50) roam y -64
\i (00:07:50) roam x -112
\i (00:07:50) roam y -16
\i (00:07:50) roam x -80
\i (00:07:50) roam y -16
\i (00:07:50) roam end
\i (00:08:03) zoom out 1 
\i (00:08:03) setwindow pcb
\i (00:08:03) zoom out -38.8730 -58.4465
\i (00:08:03) trapsize 4646
\i (00:08:03) zoom out 1 
\i (00:08:03) setwindow pcb
\i (00:08:03) zoom out -38.8731 -58.4465
\i (00:08:03) trapsize 9292
\i (00:08:04) zoom in 1 
\i (00:08:04) setwindow pcb
\i (00:08:04) zoom in 13.5348 -33.3576
\i (00:08:04) trapsize 4646
\i (00:08:04) zoom in 1 
\i (00:08:04) setwindow pcb
\i (00:08:04) zoom in 10.1896 -34.9372
\i (00:08:04) trapsize 2323
\i (00:08:06) roam start
\i (00:08:06) roam x -80
\i (00:08:06) roam x -48
\i (00:08:06) roam y 16
\i (00:08:06) roam x -128
\i (00:08:06) roam x -144
\i (00:08:06) roam y 16
\i (00:08:06) roam x -96
\i (00:08:06) roam y 16
\i (00:08:06) roam x -64
\i (00:08:06) roam y 48
\i (00:08:06) roam x -32
\i (00:08:06) roam y 48
\i (00:08:06) roam x -16
\i (00:08:06) roam y 32
\i (00:08:07) roam end
\i (00:08:07) zoom in 1 
\i (00:08:07) setwindow pcb
\i (00:08:07) zoom in -53.2294 -54.6367
\i (00:08:07) trapsize 1162
\i (00:08:08) zoom in 1 
\i (00:08:08) setwindow pcb
\i (00:08:08) zoom in -57.0159 -54.5670
\i (00:08:08) trapsize 581
\i (00:08:08) zoom in 1 
\i (00:08:08) setwindow pcb
\i (00:08:08) zoom in -57.0275 -54.5670
\i (00:08:08) trapsize 290
\i (00:08:12) reports 'Design Rules Check (DRC) Report' 
\i (00:08:12) reports "Design Rules Check (DRC) Report"
\i (00:08:13) generaledit 
\i (00:08:17) setwindow text
\i (00:08:17) close 
\i (00:08:19) setwindow pcb
\i (00:08:19) pick grid -52.8750 -54.0559
\t (00:08:19) last pick:  -52.8828  -54.0512
\i (00:08:19) zoom out 1 
\i (00:08:19) setwindow pcb
\i (00:08:19) zoom out -52.9215 -54.0617
\i (00:08:19) trapsize 581
\i (00:08:19) zoom out 1 
\i (00:08:19) setwindow pcb
\i (00:08:19) zoom out -52.9215 -54.0617
\i (00:08:19) trapsize 1162
\i (00:08:19) zoom out 1 
\i (00:08:19) setwindow pcb
\i (00:08:19) zoom out -52.9214 -54.0618
\i (00:08:19) trapsize 2323
\i (00:08:21) zoom out 1 
\i (00:08:21) setwindow pcb
\i (00:08:21) zoom out -90.2295 -48.8116
\i (00:08:21) trapsize 4646
\i (00:08:21) zoom out 1 
\i (00:08:21) setwindow pcb
\i (00:08:21) zoom out -90.2295 -48.8117
\i (00:08:21) trapsize 9292
\i (00:08:22) zoom in 1 
\i (00:08:22) setwindow pcb
\i (00:08:22) zoom in 55.8433 -54.5728
\i (00:08:22) trapsize 4646
\i (00:08:22) zoom in 1 
\i (00:08:22) setwindow pcb
\i (00:08:22) zoom in 55.8433 -54.5728
\i (00:08:22) trapsize 2323
\i (00:08:22) zoom out 1 
\i (00:08:22) setwindow pcb
\i (00:08:22) zoom out 27.3164 -54.3869
\i (00:08:22) trapsize 4646
\i (00:08:23) zoom out 1 
\i (00:08:23) setwindow pcb
\i (00:08:23) zoom out 27.5022 -54.2940
\i (00:08:23) trapsize 9292
\i (00:08:23) zoom out 1 
\i (00:08:23) setwindow pcb
\i (00:08:23) zoom out 27.5022 -54.1080
\i (00:08:23) trapsize 18584
\i (00:08:25) zoom points 
\t (00:08:25) Pick 1st corner of the new window.
\i (00:08:25) zoom in 
\i (00:08:25) setwindow pcb
\i (00:08:25) zoom in 13.6743 -24.7449
\i (00:08:25) trapsize 9292
\i (00:08:26) zoom fit 
\i (00:08:26) trapsize 4646
\i (00:08:30) zoom in 1 
\i (00:08:30) setwindow pcb
\i (00:08:30) zoom in -63.7561 -58.7906
\i (00:08:30) trapsize 2323
\i (00:08:31) zoom in 1 
\i (00:08:31) setwindow pcb
\i (00:08:31) zoom in -63.7560 -58.7906
\i (00:08:31) trapsize 1162
\i (00:08:33) zoom in 1 
\i (00:08:33) setwindow pcb
\i (00:08:33) zoom in -54.4870 -53.4011
\i (00:08:33) trapsize 581
\i (00:08:33) zoom in 1 
\i (00:08:33) setwindow pcb
\i (00:08:33) zoom in -54.4986 -53.4127
\i (00:08:33) trapsize 290
\i (00:09:04) pick -52.7157 -53.9644
\t (00:09:04) last pick:  -52.7157  -53.9644
\t (00:09:04) Pick to complete the window.
\i (00:09:04) zoom out 1 
\i (00:09:04) setwindow pcb
\i (00:09:04) zoom out -52.7796 -53.9818
\i (00:09:04) trapsize 581
\i (00:09:04) zoom out 1 
\i (00:09:04) setwindow pcb
\i (00:09:04) zoom out -52.7796 -53.9819
\i (00:09:04) trapsize 1162
\i (00:09:55) prepopup -61.0031 -54.3070
\i (00:09:56) cancel 
\i (00:09:56) generaledit 
\i (00:10:27) pick grid -73.0596 -59.7662
\t (00:10:27) last pick:  -73.0504  -59.7662
\i (00:10:44) pick grid -66.8339 -53.4707
\t (00:10:44) last pick:  -66.8274  -53.4670
\i (00:10:45) zoom in 1 
\i (00:10:45) setwindow pcb
\i (00:10:45) zoom in -65.5562 -52.7738
\i (00:10:45) trapsize 581
\i (00:10:45) zoom in 1 
\i (00:10:45) setwindow pcb
\i (00:10:45) zoom in -65.2891 -53.1571
\i (00:10:46) trapsize 290
\i (00:10:46) pick grid -66.6016 -53.4475
\t (00:10:46) last pick:  -66.5988  -53.4416
\i (00:11:01) pick grid -66.4332 -53.0990
\t (00:11:01) last pick:  -66.4210  -53.1114
\i (00:11:02) unfix 
\i (00:11:02) generaledit 
\i (00:11:03) pick grid -66.7410 -53.4765
\t (00:11:03) last pick:  -66.7512  -53.4670
\i (00:11:13) show element 
\i (00:11:14) pick grid -65.4459 -53.0467
\t (00:11:14) last pick:  -65.4558  -53.0352
\i (00:11:28) setwindow text
\i (00:11:28) close 
\i (00:11:30) setwindow pcb
\i (00:11:30) prepopup -66.1660 -53.0932
\i (00:11:31) cancel 
\i (00:11:31) generaledit 
\i (00:11:32) pick grid -66.7932 -53.5927
\t (00:11:32) last pick:  -66.8020  -53.5940
\i (00:11:33) pick grid -65.3472 -52.9538
\t (00:11:33) last pick:  -65.3542  -52.9590
\i (00:11:33) prepopup -65.3472 -52.9538
\i (00:11:37) pop dyn_option_select @:@Dehighlight 
\i (00:11:37) dehilight 
\t (00:11:37) Net "Dmd_Pwr_En" dehighlighted.
\i (00:11:38) generaledit 
\i (00:11:38) pick grid -66.7177 -53.4881
\t (00:11:38) last pick:  -66.7258  -53.4924
\i (00:11:39) zoom out 1 
\i (00:11:39) setwindow pcb
\i (00:11:39) zoom out -66.7700 -53.4591
\i (00:11:39) trapsize 581
\i (00:11:39) zoom out 1 
\i (00:11:39) setwindow pcb
\i (00:11:39) zoom out -66.7700 -53.4591
\i (00:11:39) trapsize 1162
\i (00:11:42) zoom out 1 
\i (00:11:42) setwindow pcb
\i (00:11:42) zoom out -67.3276 -54.0398
\i (00:11:42) trapsize 2323
\i (00:11:43) zoom in 1 
\i (00:11:43) setwindow pcb
\i (00:11:43) zoom in -66.3519 -53.9933
\i (00:11:43) trapsize 1162
\i (00:11:43) zoom in 1 
\i (00:11:43) setwindow pcb
\i (00:11:43) zoom in -66.3519 -54.0165
\i (00:11:43) trapsize 581
\i (00:11:43) zoom in 1 
\i (00:11:43) setwindow pcb
\i (00:11:43) zoom in -66.3519 -54.0281
\i (00:11:43) trapsize 290
\i (00:11:44) pick grid -65.6027 -53.0117
\t (00:11:44) last pick:  -65.6082  -53.0098
\i (00:11:50) fix 
\i (00:11:50) generaledit 
\i (00:11:51) pick grid -66.7177 -53.5693
\t (00:11:51) last pick:  -66.7258  -53.5686
\i (00:11:51) zoom out 1 
\i (00:11:51) setwindow pcb
\i (00:11:51) zoom out -66.7177 -53.5693
\i (00:11:51) trapsize 581
\i (00:11:51) zoom out 1 
\i (00:11:51) setwindow pcb
\i (00:11:51) zoom out -66.7177 -53.5693
\i (00:11:51) trapsize 1162
\i (00:11:51) zoom out 1 
\i (00:11:51) setwindow pcb
\i (00:11:51) zoom out -66.7178 -53.5692
\i (00:11:51) trapsize 2323
\i (00:11:52) zoom out 1 
\i (00:11:52) setwindow pcb
\i (00:11:52) zoom out -66.7177 -53.5692
\i (00:11:52) trapsize 4646
\i (00:12:25) zoom fit 
\i (00:12:25) trapsize 4646
\i (00:12:56) xhilite 
\i (00:12:56) xNet P1_C2 
\i (00:12:56) xname_flush 
\i (00:12:56) trapsize 2233
\t (00:12:56) Net "P1_C2" highlighted.
\i (00:12:56) done 
\i (00:12:56) generaledit 
\i (00:13:00) pick grid -30.0340 -49.0182
\t (00:13:00) last pick:  -30.0228  -49.0220
\i (00:13:00) zoom in 1 
\i (00:13:00) setwindow pcb
\i (00:13:00) zoom in -29.8107 -49.2862
\i (00:13:00) trapsize 1117
\i (00:13:00) zoom in 1 
\i (00:13:00) setwindow pcb
\i (00:13:00) zoom in -29.8107 -49.2861
\i (00:13:00) trapsize 558
\i (00:13:02) setwindow form.find
\i (00:13:02) FORM find nets NO 
\i (00:13:06) FORM find all_on  
\i (00:13:08) setwindow pcb
\i (00:13:08) pick grid -29.1631 -48.7725
\t (00:13:08) last pick:  -29.1592  -48.7680
\i (00:13:12) prepopup -27.0863 -48.6385
\i (00:13:14) pick grid -29.1073 -48.6608
\t (00:13:14) last pick:  -29.1084  -48.6664
\i (00:13:14) zoom in 1 
\i (00:13:14) setwindow pcb
\i (00:13:14) zoom in -27.3655 -48.9288
\i (00:13:14) trapsize 279
\i (00:13:14) zoom in 1 
\i (00:13:14) setwindow pcb
\i (00:13:14) zoom in -27.3599 -48.9287
\i (00:13:14) trapsize 140
\i (00:13:14) zoom in 1 
\i (00:13:14) setwindow pcb
\i (00:13:14) zoom in -27.3599 -48.9287
\i (00:13:14) trapsize 70
\i (00:13:16) prepopup -27.2092 -48.7570
\i (00:13:16) pick grid -27.2301 -48.7584
\t (00:13:16) last pick:  -27.2288  -48.7680
\i (00:13:17) pick grid -27.2399 -48.7654
\t (00:13:17) last pick:  -27.2288  -48.7680
\i (00:13:17) prepopup -27.2399 -48.7654
\i (00:13:22) pick grid -27.5762 -48.8156
\t (00:13:22) last pick:  -27.5844  -48.8188
\i (00:13:23) prepopup -27.2050 -48.7319
\i (00:13:26) pick grid -27.6055 -48.7891
\t (00:13:26) last pick:  -27.6098  -48.7934
\i (00:13:26) zoom out 1 
\i (00:13:26) setwindow pcb
\i (00:13:26) zoom out -27.5776 -48.8170
\i (00:13:26) trapsize 140
\i (00:13:26) zoom out 1 
\i (00:13:26) setwindow pcb
\i (00:13:26) zoom out -27.5777 -48.8170
\i (00:13:26) trapsize 279
\i (00:13:26) zoom out 1 
\i (00:13:26) setwindow pcb
\i (00:13:26) zoom out -27.5777 -48.8171
\i (00:13:26) trapsize 558
\i (00:13:26) zoom out 1 
\i (00:13:26) setwindow pcb
\i (00:13:26) zoom out -27.5777 -48.8171
\i (00:13:26) trapsize 1117
\i (00:13:28) xhilite 
\i (00:13:28) xNet P1_C3 
\i (00:13:28) xname_flush 
\i (00:13:28) trapsize 2598
\t (00:13:28) Net "P1_C3" highlighted.
\i (00:13:29) done 
\i (00:13:29) generaledit 
\i (00:13:29) xdehilite 
\i (00:13:30) xNet P1_C3 
\i (00:13:30) xname_flush 
\t (00:13:30) Net "P1_C3" dehighlighted.
\i (00:13:30) done 
\i (00:13:30) generaledit 
\i (00:13:31) xhilite 
\i (00:13:31) xNet P1_C2 
\i (00:13:31) xname_flush 
\i (00:13:31) trapsize 2233
\t (00:13:31) Net "P1_C2" highlighted.
\i (00:13:31) done 
\i (00:13:32) generaledit 
\i (00:13:35) xdehilite 
\i (00:13:35) xNet P1_C2 
\i (00:13:35) xname_flush 
\t (00:13:35) Net "P1_C2" dehighlighted.
\i (00:13:35) done 
\i (00:13:36) generaledit 
\i (00:13:41) pick grid -46.5143 -48.3930
\t (00:13:41) last pick:  -46.5074  -48.3870
\i (00:13:41) zoom in 1 
\i (00:13:41) setwindow pcb
\i (00:13:41) zoom in -49.7300 -47.5444
\i (00:13:41) trapsize 1117
\i (00:13:41) zoom in 1 
\i (00:13:41) setwindow pcb
\i (00:13:41) zoom in -49.7299 -47.5443
\i (00:13:41) trapsize 558
\i (00:13:41) zoom in 1 
\i (00:13:41) setwindow pcb
\i (00:13:41) zoom in -49.7299 -47.5443
\i (00:13:41) trapsize 279
\i (00:13:43) zoom in 1 
\i (00:13:43) setwindow pcb
\i (00:13:43) zoom in -50.0816 -47.4717
\i (00:13:43) trapsize 140
\i (00:13:44) pick grid -50.1235 -46.6872
\t (00:13:44) last pick:  -50.1142  -46.6852
\i (00:13:46) setwindow form.find
\i (00:13:46) FORM find all_off  
\i (00:13:47) FORM find nets YES 
\i (00:13:48) setwindow pcb
\i (00:13:48) pick grid -50.1235 -46.6761
\t (00:13:48) last pick:  -50.1142  -46.6852
\i (00:13:49) prepopup -50.1235 -46.6761
\i (00:13:51) pop dyn_option_select @:@Dehighlight 
\i (00:13:51) dehilight 
\t (00:13:51) Net "P1_C2" dehighlighted.
\i (00:13:51) generaledit 
\i (00:13:51) pick grid -50.4697 -46.5477
\t (00:13:51) last pick:  -50.4698  -46.5582
\i (00:13:51) zoom out 1 
\i (00:13:51) setwindow pcb
\i (00:13:51) zoom out -50.4055 -46.8296
\i (00:13:51) trapsize 279
\i (00:13:51) zoom out 1 
\i (00:13:51) setwindow pcb
\i (00:13:51) zoom out -50.3887 -46.8296
\i (00:13:51) trapsize 558
\i (00:13:52) zoom out 1 
\i (00:13:52) setwindow pcb
\i (00:13:52) zoom out -50.7348 -47.7564
\i (00:13:52) trapsize 1117
\i (00:13:52) zoom out 1 
\i (00:13:52) setwindow pcb
\i (00:13:52) zoom out -50.7572 -47.7564
\i (00:13:52) trapsize 2233
\i (00:13:53) zoom out 1 
\i (00:13:53) setwindow pcb
\i (00:13:53) zoom out -40.1275 -49.4982
\i (00:13:53) trapsize 4466
\i (00:13:53) zoom out 1 
\i (00:13:53) setwindow pcb
\i (00:13:53) zoom out -40.1275 -49.4981
\i (00:13:53) trapsize 8933
\i (00:13:54) setwindow form.find
\i (00:13:54) FORM find nets NO 
\i (00:13:54) setwindow pcb
\i (00:13:54) zoom in 1 
\i (00:13:54) setwindow pcb
\i (00:13:54) zoom in 11.3238 -41.4589
\i (00:13:54) trapsize 4466
\i (00:13:54) zoom in 1 
\i (00:13:54) setwindow pcb
\i (00:13:54) zoom in 11.3239 -41.4589
\i (00:13:54) trapsize 2233
\i (00:13:54) zoom in 1 
\i (00:13:54) setwindow pcb
\i (00:13:54) zoom in 11.3239 -41.4589
\i (00:13:54) trapsize 1117
\i (00:13:56) zoom fit 
\i (00:13:56) trapsize 4646
\i (00:13:58) xhilite 
\i (00:13:58) xNet P1_C2 
\i (00:13:58) xname_flush 
\i (00:13:58) trapsize 2233
\t (00:13:58) Net "P1_C2" highlighted.
\i (00:13:58) done 
\i (00:13:58) generaledit 
\i (00:14:03) pick grid -46.4250 -48.3930
\t (00:14:03) last pick:  -46.4312  -48.3870
\i (00:14:03) zoom in 1 
\i (00:14:03) setwindow pcb
\i (00:14:03) zoom in -46.4250 -48.3930
\i (00:14:03) trapsize 1117
\i (00:14:03) zoom in 1 
\i (00:14:03) setwindow pcb
\i (00:14:03) zoom in -46.4249 -48.3929
\i (00:14:03) trapsize 558
\i (00:14:03) zoom in 1 
\i (00:14:03) setwindow pcb
\i (00:14:03) zoom in -46.4249 -48.3929
\i (00:14:03) trapsize 279
\i (00:14:04) zoom in 1 
\i (00:14:04) setwindow pcb
\i (00:14:04) zoom in -46.4249 -48.3928
\i (00:14:04) trapsize 140
\i (00:14:04) zoom out 1 
\i (00:14:04) setwindow pcb
\i (00:14:04) zoom out -46.4249 -48.3928
\i (00:14:04) trapsize 279
\i (00:14:04) zoom out 1 
\i (00:14:04) setwindow pcb
\i (00:14:04) zoom out -46.4250 -48.4039
\i (00:14:04) trapsize 558
\i (00:14:05) zoom out 1 
\i (00:14:05) setwindow pcb
\i (00:14:05) zoom out -49.6854 -48.8617
\i (00:14:05) trapsize 1117
\i (00:14:06) zoom out 1 
\i (00:14:06) setwindow pcb
\i (00:14:06) zoom out -49.6853 -49.0626
\i (00:14:06) trapsize 2233
\t (00:14:08) > Net "P1_C2"
\i (00:14:08) setwindow worldview
\i (00:14:08) trapsize 2233
\t (00:14:09) > Symbol "Tp11"
\i (00:14:09) trapsize 479
\t (00:14:10) > Symbol "U36"
\i (00:14:10) trapsize 623
\t (00:14:11) > Net "P1_C2"
\i (00:14:11) trapsize 2233
\i (00:14:12) setwindow pcb
\i (00:14:12) zoom out 1 
\i (00:14:12) setwindow pcb
\i (00:14:12) zoom out -54.3302 -40.7111
\i (00:14:12) trapsize 4466
\i (00:14:12) zoom out 1 
\i (00:14:12) setwindow pcb
\i (00:14:12) zoom out -56.1166 -39.5498
\i (00:14:12) trapsize 8932
\i (00:14:12) zoom out 1 
\i (00:14:12) setwindow pcb
\i (00:14:12) zoom out -56.1165 -39.5499
\i (00:14:12) trapsize 17865
\i (00:14:13) zoom in 1 
\i (00:14:13) setwindow pcb
\i (00:14:13) zoom in -88.7205 -33.4759
\i (00:14:13) trapsize 8932
\i (00:14:13) zoom in 1 
\i (00:14:13) setwindow pcb
\i (00:14:13) zoom in -88.7205 -33.4759
\i (00:14:13) trapsize 4466
\i (00:14:14) zoom in 1 
\i (00:14:14) setwindow pcb
\i (00:14:14) zoom in -78.9841 -40.0858
\i (00:14:14) trapsize 2233
\i (00:14:14) zoom in 1 
\i (00:14:14) setwindow pcb
\i (00:14:14) zoom in -78.9841 -40.0858
\i (00:14:14) trapsize 1117
\i (00:14:15) zoom out 1 
\i (00:14:15) setwindow pcb
\i (00:14:15) zoom out -78.7161 -42.7208
\i (00:14:15) trapsize 2233
\i (00:14:17) roam start
\i (00:14:17) roam y 48
\i (00:14:17) roam y 64
\i (00:14:17) roam y 16
\i (00:14:17) roam y 32
\i (00:14:17) roam y 16
\i (00:14:17) roam y 32
\i (00:14:17) roam y 32
\i (00:14:17) roam y 32
\i (00:14:18) roam y 32
\i (00:14:18) roam y 16
\i (00:14:18) roam x 32
\i (00:14:18) roam x 64
\i (00:14:18) roam x 48
\i (00:14:18) roam x 112
\i (00:14:18) roam x 64
\i (00:14:18) roam x 16
\i (00:14:19) roam x -32
\i (00:14:19) roam y 16
\i (00:14:19) roam x -80
\i (00:14:19) roam y 16
\i (00:14:19) roam x -48
\i (00:14:19) roam y 32
\i (00:14:19) roam x -16
\i (00:14:19) roam x -16
\i (00:14:19) roam y 16
\i (00:14:19) roam x 112
\i (00:14:19) roam y -32
\i (00:14:19) roam x 304
\i (00:14:19) roam y -32
\i (00:14:19) roam x 112
\i (00:14:19) roam y -48
\i (00:14:19) roam y -16
\i (00:14:19) roam x -16
\i (00:14:19) roam x -112
\i (00:14:19) roam x -48
\i (00:14:19) roam y 16
\i (00:14:20) roam x -16
\i (00:14:20) roam x -32
\i (00:14:20) roam y 16
\i (00:14:20) roam x -16
\i (00:14:20) roam x -32
\i (00:14:20) roam y 16
\i (00:14:20) roam x -32
\i (00:14:20) roam y 32
\i (00:14:20) roam x -64
\i (00:14:20) roam x -64
\i (00:14:20) roam y 16
\i (00:14:20) roam x -48
\i (00:14:20) roam x -64
\i (00:14:20) roam x -16
\i (00:14:20) roam x -16
\i (00:14:21) roam x 16
\i (00:14:21) roam x 32
\i (00:14:21) roam x 16
\i (00:14:21) roam end
\i (00:14:22) zoom in 1 
\i (00:14:22) setwindow pcb
\i (00:14:22) zoom in -70.8112 -52.3218
\i (00:14:22) trapsize 1117
\i (00:14:22) zoom in 1 
\i (00:14:22) setwindow pcb
\i (00:14:22) zoom in -70.8559 -52.2324
\i (00:14:22) trapsize 558
\i (00:14:23) zoom in 1 
\i (00:14:23) setwindow pcb
\i (00:14:23) zoom in -72.6535 -51.0935
\i (00:14:23) trapsize 279
\i (00:14:26) delete 
\i (00:14:27) setwindow form.find
\i (00:14:27) FORM find nets NO 
\i (00:14:29) FORM find clines YES 
\i (00:14:31) setwindow pcb
\i (00:14:31) pick grid -72.3632 -50.4571
\t (00:14:31) last pick:  -72.3646  -50.4444
\t (00:14:31) Connect Line "P1_C2, Etch/3-Sig"
\i (00:14:32) prepopup -72.4581 -50.8702
\i (00:14:33) done 
\i (00:14:33) generaledit 
\i (00:14:33) zoom out 1 
\i (00:14:33) setwindow pcb
\i (00:14:33) zoom out -72.4860 -51.0265
\i (00:14:33) trapsize 558
\i (00:14:34) zoom out 1 
\i (00:14:34) setwindow pcb
\i (00:14:34) zoom out -72.4860 -51.0265
\i (00:14:34) trapsize 1117
\i (00:14:34) zoom out 1 
\i (00:14:34) setwindow pcb
\i (00:14:34) zoom out -72.4861 -51.0265
\i (00:14:34) trapsize 2233
\i (00:14:35) zoom in 1 
\i (00:14:35) setwindow pcb
\i (00:14:35) zoom in -49.9765 -45.9797
\i (00:14:35) trapsize 1117
\i (00:14:35) zoom in 1 
\i (00:14:35) setwindow pcb
\i (00:14:35) zoom in -49.0162 -46.5157
\i (00:14:35) trapsize 558
\i (00:14:36) zoom in 1 
\i (00:14:36) setwindow pcb
\i (00:14:36) zoom in -49.2842 -46.8730
\i (00:14:36) trapsize 279
\i (00:14:36) zoom in 1 
\i (00:14:36) setwindow pcb
\i (00:14:36) zoom in -49.4182 -46.8618
\i (00:14:36) trapsize 140
\i (00:14:36) zoom in 1 
\i (00:14:36) setwindow pcb
\i (00:14:36) zoom in -49.4238 -46.8618
\i (00:14:36) trapsize 70
\i (00:14:36) zoom out 1 
\i (00:14:36) setwindow pcb
\i (00:14:36) zoom out -49.5564 -46.8772
\i (00:14:36) trapsize 140
\i (00:14:39) delete 
\i (00:14:41) pick grid -50.3603 -47.3600
\t (00:14:41) last pick:  -50.3682  -47.3710
\t (00:14:41) Connect Line "P1_C2, Etch/Top"
\i (00:14:42) pick grid -50.1398 -46.8436
\t (00:14:42) last pick:  -50.1396  -46.8376
\t (00:14:42) Connect Line "P1_C2, Etch/6-Sig"
\i (00:14:43) prepopup -50.4747 -46.7738
\i (00:14:44) done 
\i (00:14:44) generaledit 
\i (00:14:44) zoom out 1 
\i (00:14:44) setwindow pcb
\i (00:14:44) zoom out -50.3770 -46.7682
\i (00:14:44) trapsize 279
\i (00:14:45) zoom out 1 
\i (00:14:45) setwindow pcb
\i (00:14:45) zoom out -50.2933 -46.7348
\i (00:14:45) trapsize 558
\i (00:14:45) zoom in 1 
\i (00:14:45) setwindow pcb
\i (00:14:45) zoom in -49.8579 -47.1478
\i (00:14:45) trapsize 279
\i (00:14:45) zoom in 1 
\i (00:14:45) setwindow pcb
\i (00:14:45) zoom in -49.8579 -47.1534
\i (00:14:45) trapsize 140
\i (00:14:46) zoom in 1 
\i (00:14:46) setwindow pcb
\i (00:14:46) zoom in -49.8579 -47.1534
\i (00:14:46) trapsize 70
\i (00:14:47) zoom out 1 
\i (00:14:47) setwindow pcb
\i (00:14:47) zoom out -49.8747 -47.1325
\i (00:14:47) trapsize 140
\i (00:14:48) pick grid -50.3995 -46.7918
\t (00:14:48) last pick:  -50.3936  -46.7868
\i (00:14:53) zoom out 1 
\i (00:14:53) setwindow pcb
\i (00:14:53) zoom out -50.2348 -46.7500
\i (00:14:53) trapsize 279
\i (00:14:53) zoom out 1 
\i (00:14:53) setwindow pcb
\i (00:14:53) zoom out -50.2348 -46.7499
\i (00:14:53) trapsize 558
\i (00:14:54) zoom out 1 
\i (00:14:54) setwindow pcb
\i (00:14:54) zoom out -47.6220 -44.7066
\i (00:14:54) trapsize 1117
\i (00:14:54) zoom out 1 
\i (00:14:54) setwindow pcb
\i (00:14:54) zoom out -47.6666 -44.7066
\i (00:14:54) trapsize 2233
\i (00:14:54) zoom out 1 
\i (00:14:54) setwindow pcb
\i (00:14:54) zoom out -47.6667 -44.7067
\i (00:14:54) trapsize 4466
\i (00:14:55) roam start
\i (00:14:55) roam y -48
\i (00:14:55) roam y -16
\i (00:14:55) roam y -48
\i (00:14:55) roam y -64
\i (00:14:55) roam y -32
\i (00:14:55) roam y -32
\i (00:14:56) roam y -64
\i (00:14:56) roam x 16
\i (00:14:56) roam y -32
\i (00:14:56) roam y -32
\i (00:14:56) roam x 16
\i (00:14:56) roam y -32
\i (00:14:56) roam y -32
\i (00:14:56) roam x 16
\i (00:14:56) roam y -16
\i (00:14:56) roam y -16
\i (00:14:56) roam end
\i (00:14:57) zoom in 1 
\i (00:14:57) setwindow pcb
\i (00:14:57) zoom in -15.3817 -15.0256
\i (00:14:57) trapsize 2233
\i (00:14:57) zoom in 1 
\i (00:14:57) setwindow pcb
\i (00:14:57) zoom in -15.4264 -15.0256
\i (00:14:57) trapsize 1117
\i (00:14:57) zoom in 1 
\i (00:14:57) setwindow pcb
\i (00:14:57) zoom in -15.4263 -15.0255
\i (00:14:57) trapsize 558
\i (00:14:58) zoom in 1 
\i (00:14:58) setwindow pcb
\i (00:14:58) zoom in -20.1605 -15.9634
\i (00:14:58) trapsize 279
\i (00:14:58) zoom in 1 
\i (00:14:58) setwindow pcb
\i (00:14:58) zoom in -20.1605 -15.9634
\i (00:14:58) trapsize 140
\i (00:14:59) pick grid -20.3084 -16.0834
\t (00:14:59) last pick:  -20.3200  -16.0782
\i (00:15:00) delete 
\i (00:15:01) pick grid -20.1800 -16.1616
\t (00:15:01) last pick:  -20.1676  -16.1544
\t (00:15:01) Connect Line "P1_C2, Etch/Top"
\i (00:15:02) prepopup -20.3140 -16.1197
\i (00:15:02) done 
\i (00:15:02) generaledit 
\i (00:15:02) pick grid -20.3140 -16.1197
\t (00:15:02) last pick:  -20.3200  -16.1290
\i (00:15:03) zoom out 1 
\i (00:15:03) setwindow pcb
\i (00:15:03) zoom out -20.3140 -16.1197
\i (00:15:03) trapsize 279
\i (00:15:04) zoom in 1 
\i (00:15:04) setwindow pcb
\i (00:15:04) zoom in -20.2413 -16.1532
\i (00:15:04) trapsize 140
\i (00:15:04) zoom in 1 
\i (00:15:04) setwindow pcb
\i (00:15:04) zoom in -20.2385 -16.1587
\i (00:15:04) trapsize 70
\i (00:15:05) zoom out 1 
\i (00:15:05) setwindow pcb
\i (00:15:05) zoom out -20.2385 -16.1587
\i (00:15:05) trapsize 140
\i (00:15:13) zoom out 1 
\i (00:15:13) setwindow pcb
\i (00:15:13) zoom out -20.0403 -16.1894
\i (00:15:13) trapsize 279
\i (00:15:13) zoom out 1 
\i (00:15:13) setwindow pcb
\i (00:15:13) zoom out -20.0403 -16.1895
\i (00:15:13) trapsize 558
\i (00:15:13) zoom out 1 
\i (00:15:13) setwindow pcb
\i (00:15:13) zoom out -20.0402 -16.1895
\i (00:15:13) trapsize 1117
\i (00:15:14) zoom out 1 
\i (00:15:14) setwindow pcb
\i (00:15:14) zoom out -20.0179 -16.2117
\i (00:15:14) trapsize 2233
\i (00:15:14) zoom out 1 
\i (00:15:14) setwindow pcb
\i (00:15:14) zoom out -19.9733 -16.2565
\i (00:15:14) trapsize 4466
\i (00:15:22) zoom in 1 
\i (00:15:22) setwindow pcb
\i (00:15:22) zoom in -22.1171 -17.4176
\i (00:15:22) trapsize 2233
\i (00:15:22) zoom in 1 
\i (00:15:22) setwindow pcb
\i (00:15:22) zoom in -22.1171 -17.4176
\i (00:15:22) trapsize 1117
\i (00:15:23) zoom in 1 
\i (00:15:23) setwindow pcb
\i (00:15:23) zoom in -21.1792 -16.3010
\i (00:15:23) trapsize 558
\i (00:15:23) zoom in 1 
\i (00:15:23) setwindow pcb
\i (00:15:23) zoom in -20.5427 -15.1621
\i (00:15:23) trapsize 279
\i (00:15:23) zoom in 1 
\i (00:15:23) setwindow pcb
\i (00:15:23) zoom in -20.5427 -15.1620
\i (00:15:23) trapsize 140
\i (00:15:24) zoom out 1 
\i (00:15:24) setwindow pcb
\i (00:15:24) zoom out -20.5957 -15.1481
\i (00:15:24) trapsize 279
\i (00:15:25) zoom in 1 
\i (00:15:25) setwindow pcb
\i (00:15:25) zoom in -20.0151 -16.4265
\i (00:15:25) trapsize 140
\i (00:15:25) zoom in 1 
\i (00:15:25) setwindow pcb
\i (00:15:25) zoom in -20.0151 -16.4265
\i (00:15:25) trapsize 70
\i (00:15:28) drc update 
\t (00:15:28) Performing DRC...
\t (00:15:28) Multithreaded DRC update (8 threads).
\t (00:15:28) No DRC errors detected.
\i (00:15:28) generaledit 
\i (00:15:30) pick grid -20.3291 -16.1851
\t (00:15:30) last pick:  -20.3200  -16.1798
\i (00:15:31) delete 
\i (00:15:32) setwindow form.find
\i (00:15:32) FORM find clines NO 
\i (00:15:33) FORM find vias YES 
\i (00:15:34) setwindow pcb
\i (00:15:34) pick grid -19.9606 -16.4712
\t (00:15:34) last pick:  -19.9644  -16.4592
\t (00:15:34) Via "Not On A Net, Via16c8, (-20.1300 -16.3962)"
\i (00:15:34) prepopup -19.8936 -16.4195
\i (00:15:34) done 
\i (00:15:35) generaledit 
\i (00:15:35) pick grid -19.8936 -16.4195
\t (00:15:35) last pick:  -19.8882  -16.4084
\i (00:15:35) zoom out 1 
\i (00:15:35) setwindow pcb
\i (00:15:35) zoom out -20.0486 -16.4056
\i (00:15:35) trapsize 140
\i (00:15:35) zoom out 1 
\i (00:15:35) setwindow pcb
\i (00:15:35) zoom out -20.0625 -16.4027
\i (00:15:35) trapsize 279
\i (00:15:35) zoom out 1 
\i (00:15:35) setwindow pcb
\i (00:15:35) zoom out -20.0626 -16.4028
\i (00:15:35) trapsize 558
\i (00:15:35) zoom out 1 
\i (00:15:35) setwindow pcb
\i (00:15:35) zoom out -20.0625 -16.3916
\i (00:15:35) trapsize 1117
\i (00:15:36) zoom out 1 
\i (00:15:36) setwindow pcb
\i (00:15:36) zoom out -23.4569 -18.2673
\i (00:15:36) trapsize 2233
\i (00:15:36) zoom out 1 
\i (00:15:36) setwindow pcb
\i (00:15:36) zoom out -23.5015 -18.7140
\i (00:15:36) trapsize 4466
\i (00:15:36) zoom out 1 
\i (00:15:36) setwindow pcb
\i (00:15:36) zoom out -22.7869 -17.6421
\i (00:15:36) trapsize 8933
\i (00:15:36) zoom in 1 
\i (00:15:36) setwindow pcb
\i (00:15:36) zoom in -49.0485 -49.9778
\i (00:15:36) trapsize 4466
\i (00:15:36) zoom in 1 
\i (00:15:36) setwindow pcb
\i (00:15:36) zoom in -49.0485 -49.9778
\i (00:15:36) trapsize 2233
\i (00:15:37) zoom in 1 
\i (00:15:37) setwindow pcb
\i (00:15:37) zoom in -49.1825 -49.5758
\i (00:15:37) trapsize 1117
\i (00:15:37) zoom in 1 
\i (00:15:37) setwindow pcb
\i (00:15:37) zoom in -49.5621 -48.7272
\i (00:15:37) trapsize 558
\i (00:15:37) zoom in 1 
\i (00:15:37) setwindow pcb
\i (00:15:37) zoom in -49.5621 -48.7160
\i (00:15:37) trapsize 279
\i (00:15:38) zoom in 1 
\i (00:15:38) setwindow pcb
\i (00:15:38) zoom in -49.9473 -46.8681
\i (00:15:38) trapsize 140
\i (00:15:38) zoom in 1 
\i (00:15:38) setwindow pcb
\i (00:15:38) zoom in -49.9473 -46.8680
\i (00:15:38) trapsize 70
\i (00:15:39) pick grid -49.6737 -46.8191
\t (00:15:39) last pick:  -49.6824  -46.8122
\i (00:15:40) setwindow form.find
\i (00:15:40) FORM find all_on  
\i (00:15:51) setwindow pcb
\i (00:15:51) zoom out 1 
\i (00:15:51) setwindow pcb
\i (00:15:51) zoom out -50.0450 -47.2225
\i (00:15:51) trapsize 140
\i (00:15:51) zoom out 1 
\i (00:15:51) setwindow pcb
\i (00:15:51) zoom out -50.0451 -47.2225
\i (00:15:51) trapsize 279
\i (00:15:52) zoom out 1 
\i (00:15:52) setwindow pcb
\i (00:15:52) zoom out -50.0450 -47.2224
\i (00:15:52) trapsize 558
\i (00:15:52) zoom out 1 
\i (00:15:52) setwindow pcb
\i (00:15:52) zoom out -50.0450 -47.2224
\i (00:15:52) trapsize 1117
\i (00:15:52) zoom out 1 
\i (00:15:52) setwindow pcb
\i (00:15:52) zoom out -50.0897 -47.1554
\i (00:15:52) trapsize 2233
\i (00:15:52) zoom out 1 
\i (00:15:52) setwindow pcb
\i (00:15:52) zoom out -50.0897 -47.1555
\i (00:15:52) trapsize 4466
\i (00:15:54) zoom in 1 
\i (00:15:54) setwindow pcb
\i (00:15:54) zoom in -57.4143 -46.2622
\i (00:15:54) trapsize 2233
\i (00:15:54) zoom in 1 
\i (00:15:54) setwindow pcb
\i (00:15:54) zoom in -57.4143 -46.2621
\i (00:15:54) trapsize 1117
\i (00:15:55) zoom out 1 
\i (00:15:55) setwindow pcb
\i (00:15:55) zoom out -59.3794 -46.8874
\i (00:15:55) trapsize 2233
\i (00:15:56) zoom out 1 
\i (00:15:56) setwindow pcb
\i (00:15:56) zoom out -63.0418 -49.6565
\i (00:15:56) trapsize 4466
\i (00:15:56) zoom out 1 
\i (00:15:56) setwindow pcb
\i (00:15:56) zoom out -63.0417 -49.6564
\i (00:15:56) trapsize 8933
\i (00:15:57) setwindow form.find
\i (00:15:57) FORM find all_off  
\i (00:15:58) setwindow pcb
\i (00:15:58) pick grid 133.8312 -17.6780
\t (00:15:58) last pick:  133.8326  -17.6784
\i (00:15:58) roam start
\i (00:15:58) roam x -160
\i (00:15:58) roam y 16
\i (00:15:58) roam x -144
\i (00:15:58) roam y 32
\i (00:15:58) roam x -144
\i (00:15:58) roam y 32
\i (00:15:59) roam x -128
\i (00:15:59) roam y 32
\i (00:15:59) roam x -80
\i (00:15:59) roam y 16
\i (00:15:59) roam end
\i (00:15:59) zoom in 1 
\i (00:15:59) setwindow pcb
\i (00:15:59) zoom in -44.2338 -49.1478
\i (00:15:59) trapsize 4466
\i (00:15:59) zoom in 1 
\i (00:15:59) setwindow pcb
\i (00:15:59) zoom in -44.2338 -49.1478
\i (00:15:59) trapsize 2233
\i (00:15:59) zoom in 1 
\i (00:15:59) setwindow pcb
\i (00:15:59) zoom in -44.2338 -49.1478
\i (00:15:59) trapsize 1117
\i (00:15:59) zoom in 1 
\i (00:15:59) setwindow pcb
\i (00:15:59) zoom in -44.2337 -49.1477
\i (00:15:59) trapsize 558
\i (00:16:00) zoom out 1 
\i (00:16:00) setwindow pcb
\i (00:16:00) zoom out -46.5896 -49.4715
\i (00:16:00) trapsize 1117
\i (00:16:00) zoom out 1 
\i (00:16:00) setwindow pcb
\i (00:16:00) zoom out -46.5896 -49.4714
\i (00:16:00) trapsize 2233
\i (00:16:00) zoom out 1 
\i (00:16:00) setwindow pcb
\i (00:16:00) zoom out -46.5003 -49.4268
\i (00:16:00) trapsize 4466
\i (00:16:00) zoom out 1 
\i (00:16:00) setwindow pcb
\i (00:16:00) zoom out -44.8925 -48.7122
\i (00:16:00) trapsize 8933
\i (00:16:00) zoom out 1 
\i (00:16:00) setwindow pcb
\i (00:16:00) zoom out -44.5352 -48.7123
\i (00:16:00) trapsize 17865
\i (00:16:01) pick grid 77.4274 -44.7819
\t (00:16:01) last pick:  77.4192  -44.7802
\i (00:16:01) zoom in 1 
\i (00:16:01) setwindow pcb
\i (00:16:01) zoom in 75.9982 -42.9954
\i (00:16:01) trapsize 8933
\i (00:16:01) zoom in 1 
\i (00:16:01) setwindow pcb
\i (00:16:01) zoom in 75.9982 -42.9953
\i (00:16:01) trapsize 4466
\i (00:16:01) zoom in 1 
\i (00:16:01) setwindow pcb
\i (00:16:01) zoom in 75.9982 -42.9953
\i (00:16:01) trapsize 2233
\i (00:16:03) zoom fit 
\i (00:16:03) trapsize 4646
\i (00:16:04) xdehilite 
\i (00:16:04) xNet P1_C2 
\i (00:16:04) xname_flush 
\t (00:16:04) Net "P1_C2" dehighlighted.
\i (00:16:04) done 
\i (00:16:04) xhilite 
\i (00:16:05) xNet P1_C3 
\i (00:16:05) xname_flush 
\i (00:16:05) trapsize 2598
\t (00:16:05) Net "P1_C3" highlighted.
\i (00:16:05) done 
\i (00:16:05) generaledit 
\i (00:16:08) pick grid -47.9928 -51.1282
\t (00:16:08) last pick:  -47.9806  -51.1302
\i (00:16:08) zoom in 1 
\i (00:16:08) setwindow pcb
\i (00:16:08) zoom in -47.9928 -51.1282
\i (00:16:08) trapsize 1299
\i (00:16:09) zoom in 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom in -47.9928 -51.1281
\i (00:16:09) trapsize 649
\i (00:16:09) zoom out 1 
\i (00:16:09) setwindow pcb
\i (00:16:09) zoom out -49.8630 -51.2580
\i (00:16:09) trapsize 1299
\i (00:16:10) zoom out 1 
\i (00:16:10) setwindow pcb
\i (00:16:10) zoom out -58.4351 -52.7645
\i (00:16:10) trapsize 2598
\i (00:16:10) zoom out 1 
\i (00:16:10) setwindow pcb
\i (00:16:10) zoom out -58.2792 -52.7645
\i (00:16:10) trapsize 5195
\i (00:16:11) roam start
\i (00:16:11) roam x -144
\i (00:16:11) roam y 16
\i (00:16:11) roam x -160
\i (00:16:11) roam y 16
\i (00:16:11) roam x -192
\i (00:16:11) roam x -64
\i (00:16:11) roam x 32
\i (00:16:11) roam end
\i (00:16:12) zoom in 1 
\i (00:16:12) setwindow pcb
\i (00:16:12) zoom in -98.0191 -55.6130
\i (00:16:12) trapsize 2598
\i (00:16:12) zoom in 1 
\i (00:16:12) setwindow pcb
\i (00:16:12) zoom in -98.0190 -55.6130
\i (00:16:12) trapsize 1299
\i (00:16:12) zoom in 1 
\i (00:16:12) setwindow pcb
\i (00:16:12) zoom in -97.0579 -55.2493
\i (00:16:12) trapsize 649
\i (00:16:12) zoom out 1 
\i (00:16:12) setwindow pcb
\i (00:16:12) zoom out -92.0965 -54.2752
\i (00:16:12) trapsize 1299
\i (00:16:13) zoom out 1 
\i (00:16:13) setwindow pcb
\i (00:16:13) zoom out -90.4080 -54.3271
\i (00:16:13) trapsize 2598
\i (00:16:14) roam start
\i (00:16:14) roam x 48
\i (00:16:14) roam x 144
\i (00:16:14) roam x 128
\i (00:16:14) roam x 32
\i (00:16:14) roam end
\i (00:16:14) zoom in 1 
\i (00:16:14) setwindow pcb
\i (00:16:14) zoom in -76.6668 -51.7295
\i (00:16:14) trapsize 1299
\i (00:16:15) zoom in 1 
\i (00:16:15) setwindow pcb
\i (00:16:15) zoom in -72.8224 -50.5346
\i (00:16:15) trapsize 649
\i (00:16:15) zoom in 1 
\i (00:16:15) setwindow pcb
\i (00:16:15) zoom in -72.8224 -50.5346
\i (00:16:15) trapsize 325
\i (00:16:16) zoom in 1 
\i (00:16:16) setwindow pcb
\i (00:16:16) zoom in -72.6405 -50.6904
\i (00:16:16) trapsize 162
\i (00:16:18) delete 
\i (00:16:20) setwindow form.find
\i (00:16:20) FORM find all_off  
\i (00:16:21) FORM find clines YES 
\i (00:16:21) setwindow pcb
\i (00:16:21) pick grid -72.7184 -49.9111
\t (00:16:21) last pick:  -72.7202  -49.9110
\t (00:16:21) Connect Line "P1_C3, Etch/3-Sig"
\i (00:16:22) prepopup -72.4749 -50.0799
\i (00:16:23) done 
\i (00:16:23) generaledit 
\i (00:16:27) delete 
\i (00:16:28) setwindow form.find
\i (00:16:28) FORM find all_off  
\i (00:16:29) FORM find vias YES 
\i (00:16:30) setwindow pcb
\i (00:16:30) pick grid -72.9587 -50.0474
\t (00:16:30) last pick:  -72.9488  -50.0380
\t (00:16:30) Via "Not On A Net, Via16c8, (-73.0906 -49.9070)"
\i (00:16:31) prepopup -72.8775 -50.1578
\i (00:16:31) done 
\i (00:16:31) generaledit 
\i (00:16:31) pick grid -72.9132 -50.1708
\t (00:16:31) last pick:  -72.9234  -50.1650
\i (00:16:32) zoom out 1 
\i (00:16:32) setwindow pcb
\i (00:16:32) zoom out -72.9425 -50.1676
\i (00:16:32) trapsize 325
\i (00:16:32) zoom out 1 
\i (00:16:32) setwindow pcb
\i (00:16:32) zoom out -72.9424 -50.1676
\i (00:16:32) trapsize 649
\i (00:16:33) zoom out 1 
\i (00:16:33) setwindow pcb
\i (00:16:33) zoom out -70.6955 -50.4403
\i (00:16:33) trapsize 1299
\i (00:16:33) zoom out 1 
\i (00:16:33) setwindow pcb
\i (00:16:33) zoom out -64.9549 -50.3883
\i (00:16:33) trapsize 2598
\i (00:16:34) roam start
\i (00:16:34) roam x 64
\i (00:16:34) roam x 96
\i (00:16:34) roam x 64
\i (00:16:34) roam x 48
\i (00:16:34) roam end
\i (00:16:35) zoom in 1 
\i (00:16:35) setwindow pcb
\i (00:16:35) zoom in -48.7678 -48.7259
\i (00:16:35) trapsize 1299
\i (00:16:35) zoom in 1 
\i (00:16:35) setwindow pcb
\i (00:16:35) zoom in -48.7677 -48.7259
\i (00:16:35) trapsize 649
\i (00:16:35) zoom in 1 
\i (00:16:35) setwindow pcb
\i (00:16:35) zoom in -48.7677 -48.7259
\i (00:16:35) trapsize 325
\i (00:16:35) zoom in 1 
\i (00:16:35) setwindow pcb
\i (00:16:35) zoom in -49.8716 -48.2258
\i (00:16:35) trapsize 162
\i (00:16:37) delete 
\i (00:16:38) setwindow form.find
\i (00:16:38) FORM find all_off  
\i (00:16:39) FORM find clines YES 
\i (00:16:39) setwindow pcb
\i (00:16:39) pick grid -50.2125 -48.3004
\t (00:16:39) last pick:  -50.2158  -48.3108
\t (00:16:40) Connect Line "P1_C3, Etch/Top"
\i (00:16:40) pick grid -50.6411 -48.6738
\t (00:16:40) last pick:  -50.6476  -48.6664
\t (00:16:40) Connect Line "P1_C3, Etch/6-Sig"
\i (00:16:41) prepopup -50.1021 -48.3978
\i (00:16:42) done 
\i (00:16:42) generaledit 
\i (00:16:47) zoom out 1 
\i (00:16:47) setwindow pcb
\i (00:16:47) zoom out -50.1021 -48.4530
\i (00:16:47) trapsize 325
\i (00:16:47) zoom out 1 
\i (00:16:47) setwindow pcb
\i (00:16:47) zoom out -50.1021 -48.4531
\i (00:16:47) trapsize 649
\i (00:16:48) zoom in 1 
\i (00:16:48) setwindow pcb
\i (00:16:48) zoom in -50.0891 -47.1153
\i (00:16:48) trapsize 325
\i (00:16:49) zoom in 1 
\i (00:16:49) setwindow pcb
\i (00:16:49) zoom in -50.0631 -47.0958
\i (00:16:49) trapsize 162
\i (00:16:53) zoom in 1 
\i (00:16:53) setwindow pcb
\i (00:16:53) zoom in -50.5014 -48.6965
\i (00:16:53) trapsize 81
\i (00:16:53) zoom in 1 
\i (00:16:53) setwindow pcb
\i (00:16:53) zoom in -50.5014 -48.6965
\i (00:16:53) trapsize 41
\i (00:16:54) zoom in 1 
\i (00:16:54) setwindow pcb
\i (00:16:54) zoom in -50.5014 -48.6965
\i (00:16:54) trapsize 20
\i (00:16:54) zoom out 1 
\i (00:16:54) setwindow pcb
\i (00:16:54) zoom out -50.5014 -48.6964
\i (00:16:54) trapsize 41
\i (00:16:54) zoom out 1 
\i (00:16:54) setwindow pcb
\i (00:16:54) zoom out -50.5015 -48.6965
\i (00:16:54) trapsize 81
\i (00:16:55) pick grid -50.0144 -48.3977
\t (00:16:55) last pick:  -50.0126  -48.3870
\i (00:16:58) setwindow form.find
\i (00:16:58) FORM find all_on  
\i (00:16:59) FORM find all_off  
\i (00:17:00) FORM find vias YES 
\i (00:17:19) setwindow pcb
\i (00:17:19) pick grid -50.0891 -48.3587
\t (00:17:19) last pick:  -50.0888  -48.3616
\i (00:17:21) delete 
\i (00:17:22) setwindow form.find
\i (00:17:22) FORM find all_off  
\i (00:17:23) FORM find vias YES 
\i (00:17:24) setwindow pcb
\i (00:17:24) pick grid -50.3051 -48.4756
\t (00:17:24) last pick:  -50.3174  -48.4632
\t (00:17:24) Via "Not On A Net, Via16c8, (-50.4659 -48.4809)"
\i (00:17:24) prepopup -50.2028 -48.4025
\i (00:17:24) done 
\i (00:17:24) generaledit 
\i (00:17:25) pick grid -50.2028 -48.4058
\t (00:17:25) last pick:  -50.1904  -48.4124
\i (00:17:26) zoom out 1 
\i (00:17:26) setwindow pcb
\i (00:17:26) zoom out -50.2060 -48.4074
\i (00:17:26) trapsize 162
\i (00:17:26) zoom out 1 
\i (00:17:26) setwindow pcb
\i (00:17:26) zoom out -50.2060 -48.4074
\i (00:17:26) trapsize 325
\i (00:17:26) zoom out 1 
\i (00:17:26) setwindow pcb
\i (00:17:26) zoom out -50.2060 -48.4074
\i (00:17:26) trapsize 650
\i (00:17:26) zoom out 1 
\i (00:17:26) setwindow pcb
\i (00:17:26) zoom out -48.6732 -47.6410
\i (00:17:26) trapsize 1299
\i (00:17:27) zoom out 1 
\i (00:17:27) setwindow pcb
\i (00:17:27) zoom out -47.6080 -47.3292
\i (00:17:27) trapsize 2598
\i (00:17:29) roam start
\i (00:17:29) roam x 64
\i (00:17:29) roam y -32
\i (00:17:29) roam x 80
\i (00:17:29) roam y -48
\i (00:17:29) roam x 64
\i (00:17:29) roam y -32
\i (00:17:29) roam x 32
\i (00:17:29) roam y -16
\i (00:17:29) roam x 32
\i (00:17:29) roam y -16
\i (00:17:29) roam x 32
\i (00:17:29) roam y -16
\i (00:17:29) roam x 48
\i (00:17:29) roam y -32
\i (00:17:29) roam x 32
\i (00:17:29) roam y -16
\i (00:17:29) roam x 32
\i (00:17:29) roam y -16
\i (00:17:29) roam end
\i (00:17:30) zoom in 1 
\i (00:17:30) setwindow pcb
\i (00:17:30) zoom in -20.5119 -14.3213
\i (00:17:30) trapsize 1299
\t (00:17:30) Pick to complete the window.
\i (00:17:30) zoom in 1 
\i (00:17:30) setwindow pcb
\i (00:17:30) zoom in -20.5120 -14.3213
\i (00:17:30) trapsize 650
\i (00:17:31) prepopup -17.0657 -14.5888
\i (00:17:32) cancel 
\i (00:17:32) generaledit 
\i (00:17:33) zoom in 1 
\i (00:17:33) setwindow pcb
\i (00:17:33) zoom in -20.7458 -15.9450
\i (00:17:33) trapsize 325
\i (00:17:33) zoom in 1 
\i (00:17:33) setwindow pcb
\i (00:17:33) zoom in -20.7327 -15.9450
\i (00:17:33) trapsize 162
\i (00:17:33) zoom in 1 
\i (00:17:33) setwindow pcb
\i (00:17:33) zoom in -20.7229 -15.9450
\i (00:17:33) trapsize 81
\i (00:17:33) zoom out 1 
\i (00:17:33) setwindow pcb
\i (00:17:33) zoom out -20.7732 -15.9596
\i (00:17:33) trapsize 162
\i (00:17:34) zoom out 1 
\i (00:17:34) setwindow pcb
\i (00:17:34) zoom out -20.5330 -16.3656
\i (00:17:34) trapsize 325
\i (00:17:36) zoom in 1 
\i (00:17:36) setwindow pcb
\i (00:17:36) zoom in -20.2277 -16.1966
\i (00:17:36) trapsize 162
\i (00:17:36) zoom in 1 
\i (00:17:36) setwindow pcb
\i (00:17:36) zoom in -20.2341 -16.1771
\i (00:17:36) trapsize 81
\i (00:17:36) zoom out 1 
\i (00:17:36) setwindow pcb
\i (00:17:36) zoom out -20.2357 -16.1739
\i (00:17:36) trapsize 162
\i (00:17:37) delete 
\i (00:17:39) setwindow form.find
\i (00:17:39) FORM find all_off  
\i (00:17:40) FORM find clines YES 
\i (00:17:40) setwindow pcb
\i (00:17:40) pick grid -20.8041 -16.2226
\t (00:17:40) last pick:  -20.8026  -16.2306
\t (00:17:40) Connect Line "P1_C3, Etch/Top"
\i (00:17:41) prepopup -20.3007 -16.1998
\i (00:17:42) done 
\i (00:17:42) generaledit 
\i (00:17:47) zoom out 1 
\i (00:17:47) setwindow pcb
\i (00:17:47) zoom out -20.3300 -16.4661
\i (00:17:47) trapsize 325
\i (00:17:47) zoom out 1 
\i (00:17:47) setwindow pcb
\i (00:17:47) zoom out -20.3299 -16.4661
\i (00:17:47) trapsize 650
\i (00:17:49) zoom in 1 
\i (00:17:49) setwindow pcb
\i (00:17:49) zoom in -20.3300 -16.4662
\i (00:17:49) trapsize 325
\i (00:17:49) zoom in 1 
\i (00:17:49) setwindow pcb
\i (00:17:49) zoom in -20.3299 -16.4661
\i (00:17:49) trapsize 162
\i (00:18:04) delete 
\i (00:18:05) setwindow form.find
\i (00:18:05) FORM find all_off  
\i (00:18:06) FORM find vias YES 
\i (00:18:07) setwindow pcb
\i (00:18:07) pick grid -20.8397 -16.4694
\t (00:18:07) last pick:  -20.8280  -16.4592
\t (00:18:07) Via "Not On A Net, Via16c8, (-20.9804 -16.3830)"
\i (00:18:07) prepopup -20.3494 -16.3037
\i (00:18:07) done 
\i (00:18:08) generaledit 
\i (00:18:08) pick grid -20.3494 -16.3037
\t (00:18:08) last pick:  -20.3454  -16.3068
\i (00:18:08) zoom out 1 
\i (00:18:08) setwindow pcb
\i (00:18:08) zoom out -20.3494 -16.3037
\i (00:18:08) trapsize 325
\i (00:18:08) zoom out 1 
\i (00:18:08) setwindow pcb
\i (00:18:08) zoom out -20.3493 -16.3038
\i (00:18:08) trapsize 650
\i (00:18:08) zoom out 1 
\i (00:18:08) setwindow pcb
\i (00:18:08) zoom out -20.3493 -16.3038
\i (00:18:08) trapsize 1299
\i (00:18:08) zoom out 1 
\i (00:18:08) setwindow pcb
\i (00:18:08) zoom out -20.3493 -16.3037
\i (00:18:08) trapsize 2598
\i (00:18:08) zoom out 1 
\i (00:18:08) setwindow pcb
\i (00:18:08) zoom out -20.3492 -16.3037
\i (00:18:08) trapsize 5196
\i (00:18:08) zoom out 1 
\i (00:18:08) setwindow pcb
\i (00:18:08) zoom out -20.3493 -16.3037
\i (00:18:08) trapsize 10392
\i (00:18:09) zoom in 1 
\i (00:18:09) setwindow pcb
\i (00:18:09) zoom in -66.7051 -50.1822
\i (00:18:09) trapsize 5196
\i (00:18:09) zoom in 1 
\i (00:18:09) setwindow pcb
\i (00:18:09) zoom in -66.7051 -50.1822
\i (00:18:09) trapsize 2598
\i (00:18:09) zoom in 1 
\i (00:18:09) setwindow pcb
\i (00:18:09) zoom in -66.8090 -50.2341
\i (00:18:09) trapsize 1299
\i (00:18:09) zoom in 1 
\i (00:18:09) setwindow pcb
\i (00:18:09) zoom in -66.8091 -50.2341
\i (00:18:09) trapsize 650
\i (00:18:11) zoom in 1 
\i (00:18:11) setwindow pcb
\i (00:18:11) zoom in -73.5899 -49.9613
\i (00:18:11) trapsize 325
\i (00:18:11) zoom in 1 
\i (00:18:11) setwindow pcb
\i (00:18:11) zoom in -73.8172 -49.9158
\i (00:18:11) trapsize 162
\i (00:18:11) zoom in 1 
\i (00:18:11) setwindow pcb
\i (00:18:11) zoom in -74.2361 -49.8866
\i (00:18:11) trapsize 81
\i (00:18:12) zoom out 1 
\i (00:18:12) setwindow pcb
\i (00:18:12) zoom out -74.4504 -49.8833
\i (00:18:12) trapsize 162
\i (00:18:12) zoom out 1 
\i (00:18:12) setwindow pcb
\i (00:18:12) zoom out -74.4504 -49.8833
\i (00:18:12) trapsize 325
\i (00:18:12) zoom out 1 
\i (00:18:12) setwindow pcb
\i (00:18:12) zoom out -74.4504 -49.8768
\i (00:18:12) trapsize 650
\i (00:18:12) zoom out 1 
\i (00:18:12) setwindow pcb
\i (00:18:12) zoom out -74.4503 -49.8638
\i (00:18:12) trapsize 1299
\i (00:18:13) xdehilite 
\i (00:18:13) xNet P1_C3 
\i (00:18:13) xname_flush 
\t (00:18:13) Net "P1_C3" dehighlighted.
\i (00:18:13) done 
\i (00:18:13) generaledit 
\i (00:18:13) xhilite 
\i (00:18:14) xNet P1_C4 
\i (00:18:14) xname_flush 
\i (00:18:14) trapsize 2463
\t (00:18:14) Net "P1_C4" highlighted.
\i (00:18:14) done 
\i (00:18:14) generaledit 
\i (00:18:18) pick grid -67.7192 -53.3479
\t (00:18:18) last pick:  -67.7164  -53.3400
\i (00:18:18) zoom in 1 
\i (00:18:18) setwindow pcb
\i (00:18:18) zoom in -57.5720 -48.7176
\i (00:18:18) trapsize 1231
\i (00:18:18) zoom in 1 
\i (00:18:18) setwindow pcb
\i (00:18:18) zoom in -57.5720 -48.7176
\i (00:18:18) trapsize 616
\i (00:18:19) zoom in 1 
\i (00:18:19) setwindow pcb
\i (00:18:19) zoom in -47.9297 -49.2225
\i (00:18:19) trapsize 308
\i (00:18:19) zoom in 1 
\i (00:18:19) setwindow pcb
\i (00:18:19) zoom in -47.9297 -49.2225
\i (00:18:19) trapsize 154
\i (00:18:20) zoom out 1 
\i (00:18:20) setwindow pcb
\i (00:18:20) zoom out -49.1581 -49.3148
\i (00:18:20) trapsize 308
\i (00:18:21) zoom out 1 
\i (00:18:21) setwindow pcb
\i (00:18:21) zoom out -49.1581 -49.3149
\i (00:18:21) trapsize 616
\i (00:18:21) zoom out 1 
\i (00:18:21) setwindow pcb
\i (00:18:21) zoom out -49.1581 -49.3149
\i (00:18:21) trapsize 1232
\i (00:18:21) zoom out 1 
\i (00:18:21) setwindow pcb
\i (00:18:21) zoom out -49.8479 -51.2606
\i (00:18:21) trapsize 2463
\i (00:18:24) zoom in 1 
\i (00:18:24) setwindow pcb
\i (00:18:24) zoom in -69.3057 -52.8369
\i (00:18:24) trapsize 1232
\i (00:18:24) zoom in 1 
\i (00:18:24) setwindow pcb
\i (00:18:24) zoom in -70.0692 -52.8369
\i (00:18:24) trapsize 616
\i (00:18:25) zoom in 1 
\i (00:18:25) setwindow pcb
\i (00:18:25) zoom in -73.2342 -49.5980
\i (00:18:25) trapsize 308
\i (00:18:25) zoom in 1 
\i (00:18:25) setwindow pcb
\i (00:18:25) zoom in -73.3327 -49.4009
\i (00:18:25) trapsize 154
\i (00:18:25) zoom in 1 
\i (00:18:25) setwindow pcb
\i (00:18:25) zoom in -73.3573 -49.3885
\i (00:18:25) trapsize 77
\i (00:18:26) pick grid -72.7046 -49.0129
\t (00:18:26) last pick:  -72.6948  -49.0220
\i (00:18:28) delete 
\i (00:18:29) setwindow form.find
\i (00:18:29) FORM find all_off  
\i (00:18:30) FORM find clines YES 
\i (00:18:32) setwindow pcb
\i (00:18:32) pick grid -72.8786 -49.2916
\t (00:18:32) last pick:  -72.8726  -49.3014
\t (00:18:32) Connect Line "P1_C4, Etch/3-Sig"
\i (00:18:32) prepopup -72.3844 -49.2561
\i (00:18:33) done 
\i (00:18:33) generaledit 
\i (00:18:33) pick grid -72.4044 -49.2654
\t (00:18:33) last pick:  -72.4154  -49.2760
\i (00:18:34) zoom out 1 
\i (00:18:34) setwindow pcb
\i (00:18:34) zoom out -72.4075 -49.2715
\i (00:18:34) trapsize 154
\i (00:18:34) zoom out 1 
\i (00:18:34) setwindow pcb
\i (00:18:34) zoom out -72.4076 -49.2777
\i (00:18:34) trapsize 308
\i (00:18:34) zoom out 1 
\i (00:18:34) setwindow pcb
\i (00:18:34) zoom out -72.4076 -49.2777
\i (00:18:34) trapsize 616
\i (00:18:34) zoom out 1 
\i (00:18:34) setwindow pcb
\i (00:18:34) zoom out -72.3953 -49.2777
\i (00:18:34) trapsize 1232
\i (00:18:34) zoom in 1 
\i (00:18:34) setwindow pcb
\i (00:18:34) zoom in -67.2476 -50.2136
\i (00:18:34) trapsize 616
\i (00:18:34) zoom in 1 
\i (00:18:34) setwindow pcb
\i (00:18:34) zoom in -67.2477 -50.2259
\i (00:18:34) trapsize 308
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out -67.0260 -50.2320
\i (00:18:35) trapsize 616
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out -67.0261 -50.2320
\i (00:18:35) trapsize 1232
\i (00:18:35) zoom out 1 
\i (00:18:35) setwindow pcb
\i (00:18:35) zoom out -67.0015 -50.2320
\i (00:18:35) trapsize 2463
\i (00:18:36) zoom in 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom in -45.8688 -47.7197
\i (00:18:36) trapsize 1232
\i (00:18:36) zoom in 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom in -47.3958 -49.0497
\i (00:18:36) trapsize 616
\i (00:18:36) zoom in 1 
\i (00:18:36) setwindow pcb
\i (00:18:36) zoom in -47.4082 -49.1482
\i (00:18:36) trapsize 308
\i (00:18:37) zoom in 1 
\i (00:18:37) setwindow pcb
\i (00:18:37) zoom in -47.6853 -49.3945
\i (00:18:37) trapsize 154
\i (00:18:38) delete 
\i (00:18:40) setwindow form.find
\i (00:18:40) FORM find all_off  
\i (00:18:40) FORM find clines YES 
\i (00:18:41) setwindow pcb
\i (00:18:41) pick grid -49.3509 -49.3483
\t (00:18:41) last pick:  -49.3522  -49.3522
\t (00:18:41) Connect Line "P1_C4, Etch/Top"
\i (00:18:42) pick grid -49.7142 -49.6562
\t (00:18:42) last pick:  -49.7078  -49.6570
\t (00:18:42) Connect Line "P1_C4, Etch/6-Sig"
\i (00:18:42) prepopup -49.7880 -49.4191
\i (00:18:43) done 
\i (00:18:43) generaledit 
\i (00:18:44) zoom out 1 
\i (00:18:44) setwindow pcb
\i (00:18:44) zoom out -49.7850 -49.4191
\i (00:18:44) trapsize 308
\i (00:18:44) zoom out 1 
\i (00:18:44) setwindow pcb
\i (00:18:44) zoom out -49.7849 -49.4191
\i (00:18:44) trapsize 616
\i (00:18:44) zoom out 1 
\i (00:18:44) setwindow pcb
\i (00:18:44) zoom out -51.8909 -49.7886
\i (00:18:44) trapsize 1232
\i (00:18:44) zoom out 1 
\i (00:18:44) setwindow pcb
\i (00:18:44) zoom out -51.8910 -49.7885
\i (00:18:44) trapsize 2463
\i (00:18:45) roam start
\i (00:18:45) roam x -64
\i (00:18:45) roam x -128
\i (00:18:45) roam x -16
\i (00:18:45) roam end
\i (00:18:46) zoom in 1 
\i (00:18:46) setwindow pcb
\i (00:18:46) zoom in -72.8850 -51.0693
\i (00:18:46) trapsize 1232
\i (00:18:46) zoom in 1 
\i (00:18:46) setwindow pcb
\i (00:18:46) zoom in -72.8850 -51.0693
\i (00:18:46) trapsize 616
\i (00:18:46) zoom in 1 
\i (00:18:46) setwindow pcb
\i (00:18:46) zoom in -72.8850 -51.0692
\i (00:18:46) trapsize 308
\i (00:18:46) zoom in 1 
\i (00:18:46) setwindow pcb
\i (00:18:46) zoom in -72.8419 -50.7737
\i (00:18:46) trapsize 154
\i (00:18:46) zoom in 1 
\i (00:18:46) setwindow pcb
\i (00:18:46) zoom in -72.8419 -50.7736
\i (00:18:46) trapsize 77
\i (00:18:48) delete 
\i (00:18:49) setwindow form.find
\i (00:18:49) FORM find all_off  
\i (00:18:50) FORM find vias YES 
\i (00:18:54) setwindow pcb
\i (00:18:54) prepopup -71.9798 -50.4950
\i (00:18:56) pick grid -72.1214 -50.5196
\t (00:18:56) last pick:  -72.1106  -50.5206
\t (00:18:56) Cannot edit Via "P3p3v, Via16c8, (-72.3234 -50.4803)". Net "P3p3v" has the FIXED property.
\i (00:18:57) pick grid -72.1276 -50.5166
\t (00:18:57) last pick:  -72.1360  -50.5206
\t (00:18:57) Cannot edit Via "P3p3v, Via16c8, (-72.3234 -50.4803)". Net "P3p3v" has the FIXED property.
\i (00:18:57) prepopup -72.0491 -50.4504
\i (00:18:58) done 
\i (00:18:58) generaledit 
\i (00:18:58) pick grid -72.0491 -50.4504
\t (00:18:58) last pick:  -72.0598  -50.4444
\i (00:18:58) zoom out 1 
\i (00:18:58) setwindow pcb
\i (00:18:58) zoom out -72.1384 -50.4796
\i (00:18:58) trapsize 154
\i (00:19:02) delete 
\i (00:19:03) setwindow form.find
\i (00:19:03) FORM find all_off  
\i (00:19:04) FORM find vias YES 
\i (00:19:11) setwindow pcb
\i (00:19:11) prepopup -72.5017 -50.9137
\i (00:19:11) cancel 
\i (00:19:11) generaledit 
\i (00:19:12) pick grid -72.5755 -50.9137
\t (00:19:12) last pick:  -72.5678  -50.9016
\i (00:19:12) zoom out 1 
\i (00:19:12) setwindow pcb
\i (00:19:12) zoom out -72.5786 -50.9075
\i (00:19:12) trapsize 308
\i (00:19:12) zoom out 1 
\i (00:19:12) setwindow pcb
\i (00:19:12) zoom out -72.5787 -50.9076
\i (00:19:12) trapsize 616
\i (00:19:12) zoom out 1 
\i (00:19:12) setwindow pcb
\i (00:19:12) zoom out -72.5787 -50.9075
\i (00:19:12) trapsize 1232
\i (00:19:13) zoom in 1 
\i (00:19:13) setwindow pcb
\i (00:19:13) zoom in -72.3816 -50.7351
\i (00:19:13) trapsize 616
\i (00:19:13) zoom in 1 
\i (00:19:13) setwindow pcb
\i (00:19:13) zoom in -72.3816 -50.7351
\i (00:19:13) trapsize 308
\i (00:19:13) zoom in 1 
\i (00:19:13) setwindow pcb
\i (00:19:13) zoom in -72.3816 -50.7289
\i (00:19:13) trapsize 154
\i (00:19:15) pick grid -72.3508 -50.5042
\t (00:19:15) last pick:  -72.3392  -50.4952
\i (00:19:16) pick grid -72.5663 -50.8551
\t (00:19:16) last pick:  -72.5678  -50.8508
\i (00:19:18) delete 
\i (00:19:19) pick grid -72.2492 -50.4241
\t (00:19:19) last pick:  -72.2376  -50.4190
\t (00:19:19) Cannot edit Via "P3p3v, Via16c8, (-72.3234 -50.4803)". Net "P3p3v" has the FIXED property.
\i (00:19:20) prepopup -72.0737 -50.5011
\i (00:19:20) done 
\i (00:19:20) generaledit 
\i (00:19:20) pick grid -72.0737 -50.5011
\t (00:19:20) last pick:  -72.0852  -50.4952
\i (00:19:25) delete 
\i (00:19:26) setwindow form.find
\i (00:19:26) FORM find all_off  
\i (00:19:26) FORM find all_on  
\i (00:19:27) FORM find all_off  
\i (00:19:28) FORM find vias YES 
\i (00:19:30) FORM find clines YES 
\i (00:19:32) setwindow pcb
\i (00:19:32) prepopup -72.0121 -50.5072
\i (00:19:33) cancel 
\i (00:19:33) generaledit 
\i (00:19:33) pick grid -72.0306 -50.5103
\t (00:19:33) last pick:  -72.0344  -50.5206
\i (00:19:33) zoom out 1 
\i (00:19:33) setwindow pcb
\i (00:19:33) zoom out -72.0306 -50.4980
\i (00:19:33) trapsize 308
\i (00:19:33) zoom out 1 
\i (00:19:33) setwindow pcb
\i (00:19:33) zoom out -72.0306 -50.4980
\i (00:19:33) trapsize 616
\i (00:19:34) zoom out 1 
\i (00:19:34) setwindow pcb
\i (00:19:34) zoom out -71.7352 -50.3625
\i (00:19:34) trapsize 1232
\i (00:19:34) zoom out 1 
\i (00:19:34) setwindow pcb
\i (00:19:34) zoom out -71.6859 -50.3625
\i (00:19:34) trapsize 2463
\i (00:19:35) roam start
\i (00:19:35) roam x 48
\i (00:19:35) roam y -48
\i (00:19:35) roam x 144
\i (00:19:35) roam y -112
\i (00:19:35) roam x 48
\i (00:19:35) roam y -48
\i (00:19:35) roam x 64
\i (00:19:35) roam y -32
\i (00:19:35) roam x 32
\i (00:19:35) roam y -32
\i (00:19:35) roam x 16
\i (00:19:35) roam y -16
\i (00:19:35) roam y -32
\i (00:19:36) roam y -32
\i (00:19:36) roam y -32
\i (00:19:36) roam x 16
\i (00:19:36) roam y -32
\i (00:19:36) roam y -32
\i (00:19:36) roam x 32
\i (00:19:36) roam y -16
\i (00:19:36) roam x 64
\i (00:19:36) roam y -16
\i (00:19:36) roam x 48
\i (00:19:36) roam y -16
\i (00:19:36) roam x 32
\i (00:19:36) roam end
\i (00:19:37) zoom in 1 
\i (00:19:37) setwindow pcb
\i (00:19:37) zoom in -19.1419 -15.9406
\i (00:19:37) trapsize 1232
\i (00:19:37) zoom in 1 
\i (00:19:37) setwindow pcb
\i (00:19:37) zoom in -19.5360 -15.8174
\i (00:19:37) trapsize 616
\i (00:19:37) zoom in 1 
\i (00:19:37) setwindow pcb
\i (00:19:37) zoom in -19.5976 -15.7681
\i (00:19:37) trapsize 308
\i (00:19:37) zoom in 1 
\i (00:19:37) setwindow pcb
\i (00:19:37) zoom in -19.6345 -15.7373
\i (00:19:37) trapsize 154
\i (00:19:39) delete 
\i (00:19:41) setwindow form.find
\i (00:19:41) FORM find all_off  
\i (00:19:42) FORM find clines YES 
\i (00:19:43) setwindow pcb
\i (00:19:43) pick grid -21.7527 -16.1744
\t (00:19:43) last pick:  -21.7424  -16.1798
\t (00:19:43) Connect Line "P1_C4, Etch/Top"
\i (00:19:46) prepopup -20.9676 -16.0267
\i (00:19:46) done 
\i (00:19:46) generaledit 
\i (00:19:47) pick grid -21.0107 -16.1744
\t (00:19:47) last pick:  -21.0058  -16.1798
\i (00:19:53) delete 
\i (00:19:55) setwindow form.find
\i (00:19:55) FORM find all_off  
\i (00:19:56) FORM find vias YES 
\i (00:19:57) setwindow pcb
\i (00:19:57) pick grid -21.6572 -16.3684
\t (00:19:57) last pick:  -21.6662  -16.3576
\t (00:19:57) Via "Not On A Net, Via16c8, (-21.8186 -16.3322)"
\i (00:19:57) prepopup -21.5649 -16.1190
\i (00:19:57) pick grid -21.5710 -16.1344
\t (00:19:57) last pick:  -21.5646  -16.1290
\i (00:19:58) zoom out 1 
\i (00:19:58) setwindow pcb
\i (00:19:58) zoom out -21.6542 -16.1005
\i (00:19:58) trapsize 308
\i (00:19:58) zoom out 1 
\i (00:19:58) setwindow pcb
\i (00:19:58) zoom out -21.6541 -16.1006
\i (00:19:58) trapsize 616
\i (00:19:58) zoom out 1 
\i (00:19:58) setwindow pcb
\i (00:19:58) zoom out -21.6542 -16.1005
\i (00:19:58) trapsize 1232
\i (00:19:58) zoom out 1 
\i (00:19:58) setwindow pcb
\i (00:19:58) zoom out -23.8957 -17.4552
\i (00:19:58) trapsize 2463
\i (00:19:59) zoom out 1 
\i (00:19:59) setwindow pcb
\i (00:19:59) zoom out -27.6888 -20.8049
\i (00:19:59) trapsize 4926
\i (00:19:59) zoom out 1 
\i (00:19:59) setwindow pcb
\i (00:19:59) zoom out -67.2942 -49.4744
\i (00:19:59) trapsize 9852
\i (00:20:00) roam start
\i (00:20:00) roam x -112
\i (00:20:00) roam x -32
\i (00:20:00) roam x -128
\i (00:20:00) roam y 16
\i (00:20:00) roam x -48
\i (00:20:00) roam end
\i (00:20:01) zoom in 1 
\i (00:20:01) setwindow pcb
\i (00:20:01) zoom in -80.3231 -53.8710
\i (00:20:01) trapsize 4926
\i (00:20:01) zoom in 1 
\i (00:20:01) setwindow pcb
\i (00:20:01) zoom in -80.3231 -53.7724
\i (00:20:01) trapsize 2463
\i (00:20:01) zoom in 1 
\i (00:20:01) setwindow pcb
\i (00:20:01) zoom in -80.3231 -53.6738
\i (00:20:01) trapsize 1232
\i (00:20:02) zoom in 1 
\i (00:20:02) setwindow pcb
\i (00:20:02) zoom in -75.1508 -51.0384
\i (00:20:02) trapsize 616
\i (00:20:02) zoom in 1 
\i (00:20:02) setwindow pcb
\i (00:20:02) zoom in -75.1507 -51.0384
\i (00:20:02) trapsize 308
\i (00:20:03) zoom in 1 
\i (00:20:03) setwindow pcb
\i (00:20:03) zoom in -72.1582 -50.4473
\i (00:20:03) trapsize 154
\i (00:20:03) zoom in 1 
\i (00:20:03) setwindow pcb
\i (00:20:03) zoom in -72.1458 -50.4904
\i (00:20:03) trapsize 77
\i (00:20:04) drag_start grid -72.5645 -50.2256
\i (00:20:05) drag_stop -72.0504 -50.7474
\t (00:20:05) Cannot edit Via "P3p3v, Via16c8, (-72.3234 -50.4803)". Net "P3p3v" has the FIXED property.
\t (00:20:05) Cannot edit Via "Gnd, Via20c10, (-71.8820 -49.9993)". Net "Gnd" has the FIXED property.
\i (00:20:07) setwindow form.find
\i (00:20:07) FORM find all_on  
\i (00:20:08) setwindow pcb
\i (00:20:08) drag_start grid -72.5784 -50.2394
\i (00:20:08) drag_stop -72.1074 -50.7536
\t (00:20:08) Cannot edit Net "P3p3v". It has the FIXED property.
\t (00:20:08) Cannot edit Net "Gnd". It has the FIXED property.
\i (00:20:09) pick grid -72.1628 -50.5997
\t (00:20:09) last pick:  -72.1614  -50.5968
\t (00:20:09) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:10) pick grid -72.1443 -50.5766
\t (00:20:10) last pick:  -72.1360  -50.5714
\t (00:20:10) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:10) pick grid -72.2828 -50.5196
\t (00:20:10) last pick:  -72.2884  -50.5206
\t (00:20:10) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:11) pick grid -72.4368 -50.4119
\t (00:20:11) last pick:  -72.4408  -50.4190
\t (00:20:11) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:11) pick grid -72.3998 -50.4226
\t (00:20:11) last pick:  -72.3900  -50.4190
\t (00:20:11) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:11) pick grid -72.4029 -50.4072
\t (00:20:11) last pick:  -72.4154  -50.4190
\t (00:20:11) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:12) pick grid dbl -72.4029 -50.4072
\t (00:20:12) last pick:  -72.4154  -50.4190
\t (00:20:12) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:12) pick grid -72.4029 -50.4072
\t (00:20:12) last pick:  -72.4154  -50.4190
\t (00:20:12) Cannot edit Net "P3p3v". It has the FIXED property.
\i (00:20:12) prepopup -71.9627 -50.4134
\i (00:20:14) cancel 
\i (00:20:14) generaledit 
\i (00:20:14) prepopup -72.0735 -50.3826
\i (00:20:15) pick grid -72.0904 -50.3133
\t (00:20:15) last pick:  -72.0852  -50.3174
\i (00:20:16) drc update 
\t (00:20:16) Performing DRC...
\t (00:20:16) Multithreaded DRC update (8 threads).
\t (00:20:17) No DRC errors detected.
\i (00:20:17) generaledit 
\i (00:20:18) pick grid -72.0381 -50.5535
\t (00:20:18) last pick:  -72.0344  -50.5460
\i (00:20:18) zoom out 1 
\i (00:20:18) setwindow pcb
\i (00:20:18) zoom out -72.0412 -50.5412
\i (00:20:18) trapsize 154
\i (00:20:18) zoom out 1 
\i (00:20:18) setwindow pcb
\i (00:20:18) zoom out -72.0535 -50.5534
\i (00:20:18) trapsize 308
\i (00:20:20) save 
\i (00:20:21) fillin yes 
\i (00:20:21) generaledit 
\i (00:21:05) xdehilite 
\i (00:21:05) xNet P1_C4 
\i (00:21:05) xname_flush 
\t (00:21:05) Net "P1_C4" dehighlighted.
\i (00:21:05) done 
\i (00:21:05) generaledit 
\i (00:21:08) xhilite 
\i (00:21:08) xNet P1_C5 
\i (00:21:08) xname_flush 
\i (00:21:08) trapsize 2397
\t (00:21:08) Net "P1_C5" highlighted.
\i (00:21:08) done 
\i (00:21:08) generaledit 
\i (00:21:13) setwindow form.find
\i (00:21:13) FORM find all_off  
\i (00:21:14) setwindow pcb
\i (00:21:14) pick grid -44.5216 -51.4136
\t (00:21:14) last pick:  -44.5262  -51.4096
\i (00:21:14) zoom in 1 
\i (00:21:14) setwindow pcb
\i (00:21:14) zoom in -44.3778 -51.5095
\i (00:21:14) trapsize 1199
\i (00:21:14) zoom in 1 
\i (00:21:14) setwindow pcb
\i (00:21:14) zoom in -44.3778 -51.5095
\i (00:21:14) trapsize 599
\i (00:21:15) zoom out 1 
\i (00:21:15) setwindow pcb
\i (00:21:15) zoom out -51.6648 -51.1260
\i (00:21:15) trapsize 1199
\i (00:21:16) roam start
\i (00:21:16) roam x -80
\i (00:21:16) roam x -240
\i (00:21:16) roam y 32
\i (00:21:16) roam x -224
\i (00:21:16) roam y 32
\i (00:21:16) roam x -144
\i (00:21:16) roam y 16
\i (00:21:16) roam x -64
\i (00:21:16) roam y 16
\i (00:21:16) roam x -32
\i (00:21:16) roam x -32
\i (00:21:16) roam x -32
\i (00:21:16) roam y 16
\i (00:21:16) roam x -16
\i (00:21:16) roam x -112
\i (00:21:16) roam y -16
\i (00:21:16) roam x -144
\i (00:21:16) roam y -32
\i (00:21:16) roam x -48
\i (00:21:16) roam y -16
\i (00:21:16) roam x -16
\i (00:21:17) roam x -48
\i (00:21:17) roam end
\i (00:21:17) zoom in 1 
\i (00:21:17) setwindow pcb
\i (00:21:17) zoom in -73.5612 -47.8410
\i (00:21:17) trapsize 599
\i (00:21:18) zoom in 1 
\i (00:21:18) setwindow pcb
\i (00:21:18) zoom in -73.5612 -47.8410
\i (00:21:18) trapsize 300
\i (00:21:18) zoom in 1 
\i (00:21:18) setwindow pcb
\i (00:21:18) zoom in -73.5612 -47.8290
\i (00:21:18) trapsize 150
\i (00:21:18) zoom out 1 
\i (00:21:18) setwindow pcb
\i (00:21:18) zoom out -73.2825 -48.3144
\i (00:21:18) trapsize 300
\i (00:21:19) zoom in 1 
\i (00:21:19) setwindow pcb
\i (00:21:19) zoom in -73.1867 -49.0934
\i (00:21:19) trapsize 150
\i (00:21:19) zoom in 1 
\i (00:21:19) setwindow pcb
\i (00:21:19) zoom in -73.1867 -49.0934
\i (00:21:19) trapsize 75
\i (00:21:19) zoom in 1 
\i (00:21:19) setwindow pcb
\i (00:21:19) zoom in -73.1866 -49.0934
\i (00:21:19) trapsize 37
\i (00:21:19) zoom out 1 
\i (00:21:19) setwindow pcb
\i (00:21:19) zoom out -73.1604 -49.0537
\i (00:21:19) trapsize 75
\i (00:21:20) roam start
\i (00:21:20) roam x -16
\i (00:21:20) roam y -80
\i (00:21:20) roam y -16
\i (00:21:20) roam x 16
\i (00:21:20) roam y 48
\i (00:21:20) roam x 48
\i (00:21:20) roam y 64
\i (00:21:21) roam x 16
\i (00:21:21) roam y 48
\i (00:21:21) roam x 32
\i (00:21:21) roam y 64
\i (00:21:21) roam x 16
\i (00:21:21) roam y 64
\i (00:21:21) roam x 16
\i (00:21:21) roam y 32
\i (00:21:21) roam x -32
\i (00:21:21) roam y 48
\i (00:21:21) roam x -64
\i (00:21:21) roam y 16
\i (00:21:21) roam x -96
\i (00:21:21) roam x -48
\i (00:21:21) roam y 16
\i (00:21:21) roam x -48
\i (00:21:21) roam x -32
\i (00:21:22) roam x 16
\i (00:21:22) roam x 16
\i (00:21:22) roam y -16
\i (00:21:22) roam x 16
\i (00:21:22) roam x 16
\i (00:21:22) roam x 32
\i (00:21:22) roam x 32
\i (00:21:22) roam x 16
\i (00:21:22) roam x -16
\i (00:21:22) roam x -16
\i (00:21:22) roam x -32
\i (00:21:23) roam x -16
\i (00:21:23) roam y -16
\i (00:21:23) roam x -16
\i (00:21:23) roam y -16
\i (00:21:23) roam y -16
\i (00:21:23) roam y -16
\i (00:21:23) roam y -16
\i (00:21:23) roam y -16
\i (00:21:23) roam end
\i (00:21:23) pick grid -73.1880 -49.2174
\t (00:21:23) last pick:  -73.1774  -49.2252
\i (00:21:26) delete 
\i (00:21:29) setwindow form.find
\i (00:21:29) FORM find all_off  
\i (00:21:30) FORM find clines YES 
\i (00:21:31) setwindow pcb
\i (00:21:31) pick grid -73.2944 -48.8504
\t (00:21:31) last pick:  -73.3044  -48.8442
\t (00:21:31) Connect Line "P1_C5, Etch/3-Sig"
\i (00:21:31) prepopup -72.7566 -48.8489
\i (00:21:32) done 
\i (00:21:32) generaledit 
\i (00:21:32) pick grid -72.7566 -48.8489
\t (00:21:32) last pick:  -72.7456  -48.8442
\i (00:21:32) zoom out 1 
\i (00:21:32) setwindow pcb
\i (00:21:32) zoom out -72.7596 -48.8519
\i (00:21:32) trapsize 150
\i (00:21:34) delete 
\i (00:21:35) setwindow form.find
\i (00:21:35) FORM find all_off  
\i (00:21:36) FORM find vias YES 
\i (00:21:37) setwindow pcb
\i (00:21:37) pick grid -72.9633 -48.9627
\t (00:21:37) last pick:  -72.9742  -48.9712
\t (00:21:37) Via "Not On A Net, Via16c8, (-73.0906 -48.8320)"
\i (00:21:37) pick grid -72.7026 -49.2204
\t (00:21:37) last pick:  -72.6948  -49.2252
\t (00:21:38) Cannot edit Via "Vrst, Via16c8, (-72.7013 -49.4053)". Net "Vrst" has the FIXED property.
\i (00:21:38) prepopup -72.5198 -49.0406
\i (00:21:39) done 
\i (00:21:39) generaledit 
\i (00:21:41) delete 
\i (00:21:45) setwindow form.find
\i (00:21:45) FORM find all_off  
\i (00:21:46) FORM find vias YES 
\i (00:21:53) setwindow pcb
\i (00:21:53) prepopup -72.2561 -49.5020
\i (00:21:54) cancel 
\i (00:21:54) generaledit 
\i (00:21:54) pick grid -72.2771 -49.5020
\t (00:21:54) last pick:  -72.2884  -49.5046
\i (00:21:56) setwindow form.find
\i (00:21:56) FORM find all_on  
\i (00:21:58) setwindow pcb
\i (00:21:58) pick grid -72.7445 -49.2264
\t (00:21:58) last pick:  -72.7456  -49.2252
\i (00:22:04) pick grid -73.0202 -49.2054
\t (00:22:04) last pick:  -73.0250  -49.1998
\i (00:22:09) zoom out 1 
\i (00:22:09) setwindow pcb
\i (00:22:09) zoom out -72.0614 -49.6638
\i (00:22:09) trapsize 300
\i (00:22:09) zoom out 1 
\i (00:22:09) setwindow pcb
\i (00:22:09) zoom out -72.0853 -49.6638
\i (00:22:09) trapsize 599
\i (00:22:15) prepopup -72.8884 -48.9088
\i (00:22:16) pick grid -73.1041 -49.0286
\t (00:22:16) last pick:  -73.1012  -49.0220
\i (00:22:17) setwindow form.find
\i (00:22:17) FORM find all_off  
\i (00:22:18) setwindow pcb
\i (00:22:18) zoom in 1 
\i (00:22:18) setwindow pcb
\i (00:22:18) zoom in -73.9311 -49.7717
\i (00:22:18) trapsize 300
\i (00:22:18) zoom in 1 
\i (00:22:18) setwindow pcb
\i (00:22:18) zoom in -73.9311 -49.7717
\i (00:22:18) trapsize 150
\i (00:22:19) zoom out 1 
\i (00:22:19) setwindow pcb
\i (00:22:19) zoom out -73.4996 -49.7537
\i (00:22:19) trapsize 300
\i (00:22:39) pick grid -72.7386 -49.0765
\t (00:22:39) last pick:  -72.7456  -49.0728
\i (00:22:40) setwindow form.find
\i (00:22:40) FORM find vias YES 
\i (00:22:41) setwindow pcb
\i (00:22:41) pick grid -72.6247 -49.4001
\t (00:22:41) last pick:  -72.6186  -49.4030
\i (00:22:43) unfix 
\i (00:22:44) generaledit 
\i (00:22:44) pick grid -72.6966 -49.1544
\t (00:22:44) last pick:  -72.6948  -49.1490
\i (00:22:47) delete 
\i (00:22:48) setwindow form.find
\i (00:22:48) FORM find all_off  
\i (00:22:48) FORM find vias YES 
\i (00:22:50) setwindow pcb
\i (00:22:50) pick grid -72.5348 -49.2923
\t (00:22:50) last pick:  -72.5424  -49.3014
\t (00:22:50) Cannot edit Via "Vrst, Via16c8, (-72.7013 -49.4053)". Net "Vrst" has the FIXED property.
\i (00:22:51) prepopup -72.3371 -49.3102
\i (00:22:51) done 
\i (00:22:51) generaledit 
\i (00:22:52) pick grid -72.4270 -49.4720
\t (00:22:52) last pick:  -72.4154  -49.4792
\i (00:22:52) zoom in 1 
\i (00:22:52) setwindow pcb
\i (00:22:52) zoom in -72.4390 -49.4900
\i (00:22:52) trapsize 150
\i (00:22:52) zoom in 1 
\i (00:22:52) setwindow pcb
\i (00:22:52) zoom in -72.4390 -49.4900
\i (00:22:52) trapsize 75
\i (00:22:52) zoom in 1 
\i (00:22:52) setwindow pcb
\i (00:22:52) zoom in -72.4390 -49.4899
\i (00:22:52) trapsize 37
\i (00:22:55) pick grid -72.5109 -49.4877
\t (00:22:55) last pick:  -72.5170  -49.4792
\i (00:22:56) drag_start grid -73.0173 -49.1521
\i (00:22:57) drag_stop -72.4585 -49.6412
\i (00:22:58) zoom out 1 
\i (00:22:58) setwindow pcb
\i (00:22:58) zoom out -72.4802 -49.5866
\i (00:22:58) trapsize 75
\i (00:22:58) zoom out 1 
\i (00:22:58) setwindow pcb
\i (00:22:58) zoom out -72.4816 -49.5835
\i (00:22:58) trapsize 150
\i (00:22:58) zoom out 1 
\i (00:22:58) setwindow pcb
\i (00:22:58) zoom out -72.4995 -49.5445
\i (00:22:58) trapsize 300
\i (00:23:01) unfix 
\i (00:23:01) generaledit 
\i (00:23:03) pick grid -72.6794 -49.0352
\t (00:23:03) last pick:  -72.6694  -49.0474
\i (00:23:04) prepopup -72.6854 -49.0352
\i (00:23:04) pick grid -72.8352 -49.0232
\t (00:23:04) last pick:  -72.8472  -49.0220
\i (00:23:06) pick grid -72.6614 -49.2390
\t (00:23:06) last pick:  -72.6694  -49.2506
\i (00:23:08) zoom in 1 
\i (00:23:08) setwindow pcb
\i (00:23:08) zoom in -72.3618 -49.2270
\i (00:23:08) trapsize 150
\i (00:23:10) pick grid -72.7064 -48.9782
\t (00:23:10) last pick:  -72.6948  -48.9712
\i (00:23:10) zoom out 1 
\i (00:23:10) setwindow pcb
\i (00:23:10) zoom out -72.7094 -48.9753
\i (00:23:10) trapsize 300
\i (00:23:10) zoom out 1 
\i (00:23:10) setwindow pcb
\i (00:23:10) zoom out -72.7094 -48.9752
\i (00:23:10) trapsize 599
\i (00:23:15) zoom in 1 
\i (00:23:15) setwindow pcb
\i (00:23:15) zoom in -71.4030 -49.1550
\i (00:23:15) trapsize 300
\i (00:23:17) pick grid -72.3379 -49.2688
\t (00:23:17) last pick:  -72.3392  -49.2760
\i (00:23:19) setwindow form.vf_vis
\i (00:23:19) FORM vf_vis all_all_visible YES 
\i (00:23:23) FORM vf_vis 2 all_colorvisible YES 
\i (00:23:29) FORM vf_vis all_all_visible_pln YES 
\i (00:23:31) setwindow pcb
\i (00:23:31) zoom in 1 
\i (00:23:31) setwindow pcb
\i (00:23:31) zoom in -72.6495 -49.5145
\i (00:23:31) trapsize 150
\i (00:23:31) zoom in 1 
\i (00:23:31) setwindow pcb
\i (00:23:31) zoom in -72.6495 -49.5145
\i (00:23:31) trapsize 75
\i (00:23:32) zoom out 1 
\i (00:23:32) setwindow pcb
\i (00:23:32) zoom out -72.8667 -49.5384
\i (00:23:32) trapsize 150
\i (00:23:34) zoom out 1 
\i (00:23:34) setwindow pcb
\i (00:23:34) zoom out -72.3874 -49.4845
\i (00:23:34) trapsize 300
\i (00:23:35) zoom out 1 
\i (00:23:35) setwindow pcb
\i (00:23:35) zoom out -72.3874 -49.4845
\i (00:23:35) trapsize 599
\i (00:23:38) zoom out 1 
\i (00:23:38) setwindow pcb
\i (00:23:38) zoom out -72.0758 -49.3765
\i (00:23:38) trapsize 1199
\i (00:23:39) zoom out 1 
\i (00:23:39) setwindow pcb
\i (00:23:39) zoom out -72.0758 -49.3766
\i (00:23:39) trapsize 2397
\i (00:23:40) roam start
\i (00:23:40) roam x 64
\i (00:23:41) roam x 64
\i (00:23:41) roam x 48
\i (00:23:41) roam x 48
\i (00:23:41) roam x 16
\i (00:23:41) roam x 32
\i (00:23:41) roam x 32
\i (00:23:41) roam x 16
\i (00:23:41) roam x 64
\i (00:23:41) roam x -16
\i (00:23:41) roam y 80
\i (00:23:41) roam x -32
\i (00:23:41) roam y 48
\i (00:23:42) roam y 16
\i (00:23:42) roam y 16
\i (00:23:42) roam y 32
\i (00:23:42) roam y 32
\i (00:23:42) roam y 16
\i (00:23:42) roam y 16
\i (00:23:42) roam y 16
\i (00:23:43) roam x 16
\i (00:23:43) roam y -16
\i (00:23:43) roam x 16
\i (00:23:43) roam y -112
\i (00:23:43) roam y -96
\i (00:23:43) roam y -16
\i (00:23:44) roam end
\i (00:23:44) zoom in 1 
\i (00:23:44) setwindow pcb
\i (00:23:44) zoom in -64.0928 -48.4403
\i (00:23:44) trapsize 1199
\i (00:23:44) zoom in 1 
\i (00:23:44) setwindow pcb
\i (00:23:44) zoom in -64.0928 -48.4403
\i (00:23:44) trapsize 599
\i (00:23:44) zoom in 1 
\i (00:23:44) setwindow pcb
\i (00:23:44) zoom in -64.1048 -48.4403
\i (00:23:44) trapsize 300
\i (00:23:46) zoom out 1 
\i (00:23:46) setwindow pcb
\i (00:23:46) zoom out -65.6629 -48.1347
\i (00:23:46) trapsize 599
\i (00:23:46) zoom out 1 
\i (00:23:46) setwindow pcb
\i (00:23:46) zoom out -65.6629 -48.1347
\i (00:23:46) trapsize 1199
\i (00:23:49) setwindow form.vf_vis
\i (00:23:49) FORM vf_vis 2 all_colorvisible NO 
\i (00:24:12) FORM vf_vis all_all_visible_pln NO 
\i (00:24:16) setwindow pcb
\i (00:24:16) pick grid -72.6384 -49.7406
\t (00:24:16) last pick:  -72.6440  -49.7332
\i (00:24:16) zoom in 1 
\i (00:24:16) setwindow pcb
\i (00:24:16) zoom in -72.6384 -49.7406
\i (00:24:16) trapsize 599
\i (00:24:16) zoom in 1 
\i (00:24:16) setwindow pcb
\i (00:24:16) zoom in -72.6384 -49.7406
\i (00:24:16) trapsize 300
\i (00:24:16) zoom in 1 
\i (00:24:16) setwindow pcb
\i (00:24:16) zoom in -72.6384 -49.7406
\i (00:24:16) trapsize 150
\i (00:24:16) zoom in 1 
\i (00:24:16) setwindow pcb
\i (00:24:16) zoom in -72.6384 -49.7405
\i (00:24:16) trapsize 75
\i (00:24:17) zoom out 1 
\i (00:24:17) setwindow pcb
\i (00:24:17) zoom out -72.6384 -49.7405
\i (00:24:17) trapsize 150
\i (00:24:17) zoom out 1 
\i (00:24:17) setwindow pcb
\i (00:24:17) zoom out -72.6384 -49.7405
\i (00:24:17) trapsize 300
\i (00:24:28) pick grid -72.4047 -49.6387
\t (00:24:28) last pick:  -72.4154  -49.6316
\i (00:24:30) pick grid -72.7403 -49.5788
\t (00:24:30) last pick:  -72.7456  -49.5808
\i (00:24:31) prepopup -72.7403 -49.5788
\i (00:24:35) pop dyn_option_select '@:@Property edit' 
\i (00:24:35) property edit 
\i (00:24:37) setwindow text
\i (00:24:37) close 
\i (00:24:39) setwindow form.editprop1
\i (00:24:39) FORM editprop1 cancel  
\i (00:24:39) setwindow pcb
\i (00:24:39) generaledit 
\i (00:24:40) prepopup -72.5665 -49.5189
\i (00:24:41) pop dyn_option_select '@:@Show element' 
\i (00:24:42) show element 
\i (00:24:42) generaledit 
\i (00:24:51) setwindow text
\i (00:24:51) close 
\i (00:25:10) setwindow pcb
\i (00:25:10) pick grid -72.1830 -49.6207
\t (00:25:10) last pick:  -72.1868  -49.6316
\i (00:25:11) zoom in 1 
\i (00:25:11) setwindow pcb
\i (00:25:11) zoom in -72.3268 -49.6267
\i (00:25:11) trapsize 150
\i (00:25:11) zoom in 1 
\i (00:25:11) setwindow pcb
\i (00:25:11) zoom in -72.3298 -49.6267
\i (00:25:11) trapsize 75
\i (00:25:12) zoom out 1 
\i (00:25:12) setwindow pcb
\i (00:25:12) zoom out -72.3298 -49.6252
\i (00:25:12) trapsize 150
\i (00:25:14) pick grid -72.0092 -49.5742
\t (00:25:14) last pick:  -72.0090  -49.5808
\i (00:25:14) zoom out 1 
\i (00:25:14) setwindow pcb
\i (00:25:14) zoom out -72.0182 -49.5742
\i (00:25:14) trapsize 300
\i (00:25:20) pick grid -72.5515 -49.5682
\t (00:25:20) last pick:  -72.5424  -49.5808
\i (00:25:22) pick grid -72.4976 -49.8318
\t (00:25:22) last pick:  -72.4916  -49.8348
\i (00:25:27) setwindow form.vf_vis
\i (00:25:27) FORM vf_vis all_all_visible YES 
\i (00:25:27) FORM vf_vis all_all_visible_pln YES 
\i (00:25:52) setwindow pcb
\i (00:25:52) pick grid -72.4197 -49.5142
\t (00:25:52) last pick:  -72.4154  -49.5046
\i (00:26:02) setwindow form.vf_vis
\i (00:26:02) FORM vf_vis all_all_visible_pln NO 
\i (00:26:04) setwindow pcb
\i (00:26:04) pick grid -72.5276 -49.6341
\t (00:26:04) last pick:  -72.5170  -49.6316
\i (00:26:07) delete 
\t (00:26:07) Cannot edit Via "Vrst, Via16c8, (-72.7013 -49.4053)". Net "Vrst" has the FIXED property.
\t (00:26:07) Selected item not valid for current operation, ignored: Via "Via16c8, (-72.7013 -49.4053) (Vrst)"
\t (00:26:07) No valid items selected for the current operation, exiting.
\i (00:26:07) generaledit 
\i (00:26:07) prepopup -72.2999 -49.4843
\i (00:26:08) pick grid -72.3897 -49.6101
\t (00:26:08) last pick:  -72.3900  -49.6062
\i (00:26:09) zoom in 1 
\i (00:26:09) setwindow pcb
\i (00:26:09) zoom in -72.5156 -49.5682
\i (00:26:09) trapsize 150
\i (00:26:09) zoom in 1 
\i (00:26:09) setwindow pcb
\i (00:26:09) zoom in -72.5156 -49.5682
\i (00:26:09) trapsize 75
\i (00:26:20) pick grid -72.3223 -49.6161
\t (00:26:20) last pick:  -72.3138  -49.6062
\i (00:26:24) cmgr 
\i (00:26:25) setwindow cmgr
\i (00:26:25) cm newView ( worksheet 53:Electrical 66:Net 25:Routing 26:Wiring )
\i (00:26:25) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:26:25) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:26:25) cm newView ( worksheet "171:Same Net Spacing" 189:Net "190:All Layers" 191:Line )
\i (00:26:25) cm newView ( worksheet 144:Properties 14:Net "67:Electrical Properties" "73:Electrical Properties" )
\i (00:26:25) cm newView ( worksheet 144:Properties 14:Net "219:Ratsnest Bundle Properties" "220:Ratsnest Bundle Properties" )
\i (00:26:26) cm newView ( worksheet 144:Properties 38:Component "39:Component Properties" 40:General )
\i (00:26:26) cm newView ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (00:26:27) setwindow pcb
\i (00:26:27) generaledit 
\i (00:26:33) setwindow cmgr
\i (00:26:33) cm scope Design "STANDARD"
\i (00:26:33) cm putValue ( Net "VRST" ) FIXED (Clear) 0
\i (00:26:33) cm endUndoBlock
\i (00:26:35) setwindow pcb
\i (00:26:35) pick grid -72.2084 -49.6101
\t (00:26:35) last pick:  -72.2122  -49.6062
\i (00:26:37) delete 
\i (00:26:39) pick grid -72.5020 -49.4468
\t (00:26:39) last pick:  -72.4916  -49.4538
\t (00:26:39) Via "Vrst, Via16c8, (-72.7013 -49.4053)"
\i (00:26:39) setwindow cmgr
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) cm expand ( row ( Design "STANDARD" ) )
\i (00:26:39) setwindow pcb
\i (00:26:39) prepopup -72.4032 -49.4468
\i (00:26:39) done 
\i (00:26:40) generaledit 
\i (00:26:41) zoom out 1 
\i (00:26:41) setwindow pcb
\i (00:26:41) zoom out -72.4047 -49.4468
\i (00:26:41) trapsize 150
\i (00:26:43) setwindow cmgr
\i (00:26:43) cm putValue ( Net "VRST" ) FIXED On 0
\i (00:26:43) cm endUndoBlock
\i (00:26:47) setwindow pcb
\i (00:26:47) pick grid -72.3956 -49.6566
\t (00:26:47) last pick:  -72.3900  -49.6570
\i (00:26:47) zoom out 1 
\i (00:26:47) setwindow pcb
\i (00:26:47) zoom out -72.3956 -49.6566
\i (00:26:47) trapsize 300
\i (00:26:48) zoom in 1 
\i (00:26:48) setwindow pcb
\i (00:26:48) zoom in -72.8272 -49.6626
\i (00:26:48) trapsize 150
\i (00:26:49) zoom out 1 
\i (00:26:49) setwindow pcb
\i (00:26:49) zoom out -72.4347 -49.5518
\i (00:26:49) trapsize 300
\i (00:26:56) zoom in 1 
\i (00:26:56) setwindow pcb
\i (00:26:56) zoom in -72.2969 -50.5585
\i (00:26:56) trapsize 150
\i (00:26:56) zoom in 1 
\i (00:26:56) setwindow pcb
\i (00:26:56) zoom in -72.2969 -50.5584
\i (00:26:56) trapsize 75
\i (00:26:57) zoom in 1 
\i (00:26:57) setwindow pcb
\i (00:26:57) zoom in -72.2968 -50.5584
\i (00:26:57) trapsize 37
\i (00:26:57) zoom in 1 
\i (00:26:57) setwindow pcb
\i (00:26:57) zoom in -72.2968 -50.5583
\i (00:26:57) trapsize 19
\i (00:26:57) zoom out 1 
\i (00:26:57) setwindow pcb
\i (00:26:57) zoom out -72.2968 -50.5583
\i (00:26:57) trapsize 37
\i (00:26:57) zoom out 1 
\i (00:26:57) setwindow pcb
\i (00:26:57) zoom out -72.2969 -50.5583
\i (00:26:57) trapsize 75
\i (00:26:57) zoom out 1 
\i (00:26:57) setwindow pcb
\i (00:26:57) zoom out -72.2969 -50.5584
\i (00:26:57) trapsize 150
\i (00:27:32) pick grid -72.3149 -49.9562
\t (00:27:32) last pick:  -72.3138  -49.9618
\i (00:27:32) zoom out 1 
\i (00:27:32) setwindow pcb
\i (00:27:32) zoom out -72.5695 -49.9802
\i (00:27:32) trapsize 300
\i (00:27:32) zoom out 1 
\i (00:27:32) setwindow pcb
\i (00:27:32) zoom out -72.6056 -49.9801
\i (00:27:32) trapsize 599
\i (00:27:32) zoom out 1 
\i (00:27:32) setwindow pcb
\i (00:27:32) zoom out -72.6055 -49.9801
\i (00:27:32) trapsize 1198
\i (00:27:32) zoom out 1 
\i (00:27:32) setwindow pcb
\i (00:27:32) zoom out -72.6055 -49.9801
\i (00:27:32) trapsize 2397
\i (00:27:33) zoom out 1 
\i (00:27:33) setwindow pcb
\i (00:27:33) zoom out -74.6668 -50.2198
\i (00:27:33) trapsize 4794
\i (00:27:34) setwindow form.vf_vis
\i (00:27:34) FORM vf_vis all_all_visible YES 
\i (00:27:34) FORM vf_vis all_all_visible_pln YES 
\i (00:27:35) setwindow pcb
\i (00:27:35) zoom in 1 
\i (00:27:35) setwindow pcb
\i (00:27:35) zoom in -79.6522 -54.0546
\i (00:27:35) trapsize 2397
\i (00:27:35) zoom in 1 
\i (00:27:35) setwindow pcb
\i (00:27:35) zoom in -79.6522 -53.7670
\i (00:27:35) trapsize 1198
\i (00:27:35) zoom in 1 
\i (00:27:35) setwindow pcb
\i (00:27:35) zoom in -79.6522 -53.7670
\i (00:27:35) trapsize 599
\i (00:27:37) roam start
\i (00:27:37) roam x 48
\i (00:27:37) roam y -80
\i (00:27:37) roam x 16
\i (00:27:37) roam y -16
\i (00:27:37) roam x 16
\i (00:27:37) roam y -16
\i (00:27:37) roam y -16
\i (00:27:37) roam x 16
\i (00:27:37) roam y -32
\i (00:27:37) roam x 16
\i (00:27:37) roam y -32
\i (00:27:37) roam x 48
\i (00:27:37) roam y -64
\i (00:27:37) roam x 80
\i (00:27:37) roam y -64
\i (00:27:37) roam x 32
\i (00:27:37) roam y -32
\i (00:27:37) roam x 32
\i (00:27:37) roam x 32
\i (00:27:37) roam y -16
\i (00:27:37) roam x 32
\i (00:27:37) roam x 32
\i (00:27:37) roam y -16
\i (00:27:37) roam x -64
\i (00:27:37) roam y 32
\i (00:27:37) roam x -64
\i (00:27:37) roam y 48
\i (00:27:38) roam x -80
\i (00:27:38) roam y 48
\i (00:27:38) roam x -64
\i (00:27:38) roam y 48
\i (00:27:38) roam x -80
\i (00:27:38) roam y 48
\i (00:27:38) roam x -48
\i (00:27:38) roam y 16
\i (00:27:38) roam x -64
\i (00:27:38) roam y 32
\i (00:27:38) roam x -16
\i (00:27:38) roam y 16
\i (00:27:38) roam y 16
\i (00:27:38) roam y 16
\i (00:27:38) roam x -16
\i (00:27:38) roam y 32
\i (00:27:38) roam y 16
\i (00:27:38) roam y 16
\i (00:27:38) roam x 32
\i (00:27:38) roam x 48
\i (00:27:38) roam x 32
\i (00:27:39) roam x 16
\i (00:27:39) roam x 16
\i (00:27:39) roam x 32
\i (00:27:39) roam x 64
\i (00:27:39) roam x 32
\i (00:27:39) roam x 16
\i (00:27:39) roam x 16
\i (00:27:39) roam x 16
\i (00:27:39) roam y -16
\i (00:27:39) roam x 32
\i (00:27:39) roam y -16
\i (00:27:39) roam x 16
\i (00:27:39) roam y -32
\i (00:27:39) roam x 32
\i (00:27:39) roam y -48
\i (00:27:39) roam x 32
\i (00:27:39) roam y -64
\i (00:27:39) roam x 16
\i (00:27:39) roam y -32
\i (00:27:40) roam y -16
\i (00:27:40) roam x -16
\i (00:27:40) roam y -16
\i (00:27:40) roam x -80
\i (00:27:40) roam y -48
\i (00:27:40) roam x -64
\i (00:27:40) roam y -64
\i (00:27:40) roam x -96
\i (00:27:40) roam y -32
\i (00:27:40) roam x -48
\i (00:27:40) roam x -16
\i (00:27:41) roam y -16
\i (00:27:41) roam y -32
\i (00:27:41) roam y -80
\i (00:27:41) roam x 16
\i (00:27:41) roam y -32
\i (00:27:41) roam y -16
\i (00:27:41) roam x 16
\i (00:27:41) roam y -16
\i (00:27:41) roam x 96
\i (00:27:41) roam y -16
\i (00:27:41) roam x 128
\i (00:27:41) roam x 48
\i (00:27:41) roam y 16
\i (00:27:41) roam x 16
\i (00:27:41) roam y 16
\i (00:27:41) roam y 48
\i (00:27:42) roam y 64
\i (00:27:42) roam y 96
\i (00:27:42) roam y 64
\i (00:27:42) roam x -16
\i (00:27:42) roam y 32
\i (00:27:42) roam y 16
\i (00:27:42) roam x 16
\i (00:27:42) roam y 16
\i (00:27:42) roam x 16
\i (00:27:42) roam y 16
\i (00:27:42) roam x 16
\i (00:27:42) roam y 16
\i (00:27:42) roam y 16
\i (00:27:42) roam y 16
\i (00:27:43) roam end
\i (00:27:43) zoom in 1 
\i (00:27:43) setwindow pcb
\i (00:27:43) zoom in -73.0205 -51.6615
\i (00:27:43) trapsize 300
\i (00:27:43) zoom in 1 
\i (00:27:43) setwindow pcb
\i (00:27:43) zoom in -72.6490 -51.3739
\i (00:27:43) trapsize 150
\i (00:27:44) zoom out 1 
\i (00:27:44) setwindow pcb
\i (00:27:44) zoom out -72.5471 -51.2181
\i (00:27:44) trapsize 300
\i (00:27:46) zoom out 1 
\i (00:27:46) setwindow pcb
\i (00:27:46) zoom out -71.8101 -50.5649
\i (00:27:46) trapsize 599
\i (00:27:47) zoom in 1 
\i (00:27:47) setwindow pcb
\i (00:27:47) zoom in -72.3494 -50.4091
\i (00:27:47) trapsize 300
\i (00:27:47) zoom in 1 
\i (00:27:47) setwindow pcb
\i (00:27:47) zoom in -72.3493 -50.4091
\i (00:27:47) trapsize 150
\i (00:27:47) zoom in 1 
\i (00:27:47) setwindow pcb
\i (00:27:47) zoom in -72.3193 -50.4210
\i (00:27:47) trapsize 75
\i (00:27:49) zoom out 1 
\i (00:27:49) setwindow pcb
\i (00:27:49) zoom out -72.0826 -50.5603
\i (00:27:49) trapsize 150
\i (00:27:54) zoom out 1 
\i (00:27:54) setwindow pcb
\i (00:27:54) zoom out -72.4003 -50.4794
\i (00:27:54) trapsize 300
\i (00:27:54) zoom out 1 
\i (00:27:54) setwindow pcb
\i (00:27:54) zoom out -72.4002 -50.4793
\i (00:27:54) trapsize 599
\i (00:27:54) zoom out 1 
\i (00:27:54) setwindow pcb
\i (00:27:54) zoom out -72.4003 -50.4794
\i (00:27:54) trapsize 1198
\i (00:28:12) pick grid -75.8517 -49.7363
\t (00:28:12) last pick:  -75.8444  -49.7332
\i (00:28:20) pick grid -72.4482 -48.1065
\t (00:28:20) last pick:  -72.4408  -48.1076
\i (00:28:25) zoom in 1 
\i (00:28:25) setwindow pcb
\i (00:28:25) zoom in -72.3284 -47.6271
\i (00:28:25) trapsize 599
\i (00:28:25) roam start
\i (00:28:25) roam x 32
\i (00:28:25) roam y -32
\i (00:28:26) roam x 16
\i (00:28:26) roam y -16
\i (00:28:26) roam x 32
\i (00:28:26) roam y -32
\i (00:28:26) roam y -16
\i (00:28:26) roam y -64
\i (00:28:26) roam x 16
\i (00:28:26) roam y -32
\i (00:28:26) roam y -48
\i (00:28:26) roam x 16
\i (00:28:26) roam y -48
\i (00:28:26) roam x 48
\i (00:28:27) roam end
\i (00:28:29) delete 
\i (00:28:31) pick grid -72.5412 -47.4551
\t (00:28:31) last pick:  -72.5424  -47.4472
\t (00:28:31) Via "P1_C6, Via16c8, (-72.7013 -47.5593)"
\i (00:28:31) setwindow cmgr
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Bus "P1_" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Bus "P1_" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Bus "P1_" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Bus "P1_" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:31) cm expand ( row ( Bus "P1_" ) )
\i (00:28:31) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) setwindow pcb
\i (00:28:32) pick grid -72.9487 -47.0476
\t (00:28:32) last pick:  -72.9488  -47.0408
\t (00:28:32) Via "P1_C7, Via16c8, (-73.0906 -46.9860)"
\i (00:28:32) setwindow cmgr
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Bus "P1_" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Bus "P1_" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Bus "P1_" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Bus "P1_" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:32) cm expand ( row ( Bus "P1_" ) )
\i (00:28:32) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) setwindow pcb
\i (00:28:33) pick grid -72.0738 -46.6042
\t (00:28:33) last pick:  -72.0852  -46.6090
\t (00:28:33) Via "P1_C8, Via16c8, (-72.2630 -46.4843)"
\i (00:28:33) setwindow cmgr
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Bus "P1_" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Bus "P1_" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Bus "P1_" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Bus "P1_" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:33) cm expand ( row ( Bus "P1_" ) )
\i (00:28:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) setwindow pcb
\i (00:28:34) pick grid -72.9607 -46.0170
\t (00:28:34) last pick:  -72.9488  -46.0248
\t (00:28:34) Via "P1_C9, Via16c8, (-73.0906 -45.9110)"
\i (00:28:34) setwindow cmgr
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Bus "P1_" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Bus "P1_" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Bus "P1_" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Bus "P1_" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:34) cm expand ( row ( Bus "P1_" ) )
\i (00:28:34) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:36) setwindow pcb
\i (00:28:36) zoom in 1 
\i (00:28:36) setwindow pcb
\i (00:28:36) zoom in -72.9247 -45.2500
\i (00:28:36) trapsize 300
\i (00:28:36) zoom in 1 
\i (00:28:36) setwindow pcb
\i (00:28:36) zoom in -72.9247 -45.2500
\i (00:28:36) trapsize 150
\i (00:28:38) pick grid -72.9008 -44.7287
\t (00:28:38) last pick:  -72.8980  -44.7294
\t (00:28:38) Via "P1_B2, Via16c8, (-72.9742 -44.5516)"
\i (00:28:38) setwindow cmgr
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Bus "P1_" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Bus "P1_" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Bus "P1_" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Bus "P1_" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) cm expand ( row ( Bus "P1_" ) )
\i (00:28:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:38) setwindow pcb
\i (00:28:38) zoom out 1 
\i (00:28:38) setwindow pcb
\i (00:28:38) zoom out -72.8978 -44.7287
\i (00:28:38) trapsize 300
\i (00:28:41) pick grid -71.8731 -44.2373
\t (00:28:41) last pick:  -71.8820  -44.2468
\t (00:28:41) Via "P1_B3, Via16c8, (-71.9328 -44.0650)"
\i (00:28:41) setwindow cmgr
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Bus "P1_" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Bus "P1_" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Bus "P1_" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Bus "P1_" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:41) cm expand ( row ( Bus "P1_" ) )
\i (00:28:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) setwindow pcb
\i (00:28:42) pick grid -72.2327 -43.7160
\t (00:28:42) last pick:  -72.2376  -43.7134
\t (00:28:42) Via "P1_B5, Via16c8, (-72.2689 -43.5262)"
\i (00:28:42) setwindow cmgr
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Bus "P1_" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Bus "P1_" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Bus "P1_" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Bus "P1_" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:42) cm expand ( row ( Bus "P1_" ) )
\i (00:28:42) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) setwindow pcb
\i (00:28:43) pick grid -72.8019 -43.7040
\t (00:28:43) last pick:  -72.7964  -43.7134
\t (00:28:43) Via "P1_B4, Via16c8, (-72.9234 -43.5610)"
\i (00:28:43) setwindow cmgr
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Bus "P1_" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Bus "P1_" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Bus "P1_" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Bus "P1_" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:43) cm expand ( row ( Bus "P1_" ) )
\i (00:28:43) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:46) setwindow pcb
\i (00:28:46) pick grid -75.4264 -46.0529
\t (00:28:46) last pick:  -75.4380  -46.0502
\t (00:28:46) Via "Not On A Net, Via16c8, (-75.4830 -45.9110)"
\i (00:28:47) pick grid -75.9657 -46.4783
\t (00:28:47) last pick:  -75.9714  -46.4820
\t (00:28:47) Via "Ovcc_3V3, Via16c8, (-76.1186 -46.4860)"
\i (00:28:47) setwindow cmgr
\i (00:28:47) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:47) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:47) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:47) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:47) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:47) cm expand ( row ( Design "STANDARD" ) )
\i (00:28:47) setwindow pcb
\i (00:28:47) pick grid -75.3545 -46.9098
\t (00:28:47) last pick:  -75.3618  -46.9138
\t (00:28:48) Via "Ovcc_3V3, Via16c8, (-75.4830 -46.9860)"
\i (00:28:48) pick grid -75.6062 -47.8685
\t (00:28:48) last pick:  -75.6158  -47.8790
\t (00:28:48) Via "Ovcc_3V3, Via16c8, (-75.4488 -48.0060)"
\i (00:28:49) pick grid -75.9657 -47.6468
\t (00:28:49) last pick:  -75.9714  -47.6504
\t (00:28:49) Via "Ovcc_3V3, Via16c8, (-76.1186 -47.5610)"
\i (00:28:49) zoom out 1 
\i (00:28:49) setwindow pcb
\i (00:28:49) zoom out -75.9417 -47.5509
\i (00:28:49) trapsize 599
\i (00:28:49) zoom out 1 
\i (00:28:49) setwindow pcb
\i (00:28:49) zoom out -75.9417 -47.5509
\i (00:28:49) trapsize 1198
\i (00:28:50) pick grid -75.8939 -48.4857
\t (00:28:50) last pick:  -75.8952  -48.4886
\t (00:28:50) Via "Ovcc_3V3, Via16c8, (-76.0984 -48.5060)"
\i (00:28:51) pick grid -75.8459 -49.2766
\t (00:28:51) last pick:  -75.8444  -49.2760
\t (00:28:51) Via "Ovcc_3V3, Via16c8, (-76.0974 -49.2870)"
\i (00:28:52) pick grid -76.0616 -50.3312
\t (00:28:52) last pick:  -76.0730  -50.3428
\t (00:28:52) Via "Ovcc_3V3, Via20c10, (-76.1186 -50.4820)"
\i (00:28:52) pick grid -75.5104 -45.2020
\t (00:28:52) last pick:  -75.5142  -45.2120
\t (00:28:52) Via "Ovcc_3V3, Via20c10, (-75.5484 -45.1656)"
\i (00:28:53) pick grid -76.1335 -44.7946
\t (00:28:53) last pick:  -76.1238  -44.8056
\t (00:28:53) Via "Ovcc_3V3, Via16c8, (-76.1186 -44.6400)"
\i (00:28:53) pick grid -75.5104 -44.2193
\t (00:28:53) last pick:  -75.5142  -44.2214
\t (00:28:53) Via "Ovcc_3V3, Via16c8, (-75.4830 -44.0650)"
\i (00:28:54) pick grid -75.9418 -43.7400
\t (00:28:54) last pick:  -75.9460  -43.7388
\t (00:28:54) Via "Ovcc_3V3, Via16c8, (-76.1186 -43.5650)"
\i (00:28:55) pick grid -75.3186 -43.1168
\t (00:28:55) last pick:  -75.3110  -43.1292
\t (00:28:55) Via "Ovcc_3V3, Via16c8, (-75.4830 -42.9900)"
\i (00:28:56) pick grid -75.8939 -41.8705
\t (00:28:56) last pick:  -75.8952  -41.8592
\t (00:28:56) Via "Ovcc_3V3, Via16c8, (-75.9450 -41.7190)"
\i (00:28:56) pick grid -75.2707 -41.3432
\t (00:28:56) last pick:  -75.2602  -41.3512
\t (00:28:56) Via "Ovcc_3V3, Via16c8, (-75.4014 -41.1440)"
\i (00:28:57) prepopup -75.9658 -43.0689
\i (00:28:58) done 
\i (00:28:58) generaledit 
\i (00:29:06) setwindow form.vf_vis
\i (00:29:06) FORM vf_vis all_all_visible_pln NO 
\i (00:29:07) setwindow pcb
\i (00:29:07) pick grid -75.9418 -48.1501
\t (00:29:07) last pick:  -75.9460  -48.1584
\i (00:29:08) zoom out 1 
\i (00:29:08) setwindow pcb
\i (00:29:08) zoom out -72.5383 -51.2899
\i (00:29:08) trapsize 2397
\i (00:29:08) zoom out 1 
\i (00:29:08) setwindow pcb
\i (00:29:08) zoom out -72.5383 -51.2900
\i (00:29:08) trapsize 4794
\i (00:29:09) zoom in 1 
\i (00:29:09) setwindow pcb
\i (00:29:09) zoom in -73.8805 -55.4125
\i (00:29:09) trapsize 2397
\i (00:29:09) zoom in 1 
\i (00:29:09) setwindow pcb
\i (00:29:09) zoom in -73.9285 -53.6388
\i (00:29:09) trapsize 1198
\i (00:29:09) zoom in 1 
\i (00:29:09) setwindow pcb
\i (00:29:09) zoom in -73.9284 -53.3991
\i (00:29:09) trapsize 599
\i (00:29:09) zoom in 1 
\i (00:29:09) setwindow pcb
\i (00:29:09) zoom in -73.9284 -53.3991
\i (00:29:09) trapsize 300
\i (00:29:10) zoom in 1 
\i (00:29:10) setwindow pcb
\i (00:29:10) zoom in -72.7060 -51.7932
\i (00:29:10) trapsize 150
\i (00:29:13) delete 
\i (00:29:14) pick grid -72.8587 -51.4516
\t (00:29:14) last pick:  -72.8472  -51.4604
\t (00:29:14) Via "Ovcc_3V3, Via20c10, (-72.9322 -51.5060)"
\i (00:29:16) prepopup -72.5771 -51.8381
\i (00:29:16) done 
\i (00:29:16) generaledit 
\i (00:29:21) zoom out 1 
\i (00:29:21) setwindow pcb
\i (00:29:21) zoom out -72.9336 -52.3235
\i (00:29:21) trapsize 300
\i (00:29:21) zoom out 1 
\i (00:29:21) setwindow pcb
\i (00:29:21) zoom out -72.9338 -52.3234
\i (00:29:21) trapsize 599
\i (00:29:22) zoom in 1 
\i (00:29:22) setwindow pcb
\i (00:29:22) zoom in -72.8618 -52.6590
\i (00:29:22) trapsize 300
\i (00:29:24) delete 
\i (00:29:25) pick grid -71.9690 -52.3654
\t (00:29:25) last pick:  -71.9582  -52.3748
\t (00:29:25) Via "Ovcc_3V3, Via20c10, (-71.8261 -52.3240)"
\i (00:29:26) pick grid -71.6574 -53.1264
\t (00:29:26) last pick:  -71.6534  -53.1368
\t (00:29:26) Via "Ovcc_3V3, Via20c10, (-71.8261 -53.2130)"
\i (00:29:27) prepopup -71.9690 -50.5917
\i (00:29:28) done 
\i (00:29:28) generaledit 
\i (00:29:28) zoom in 1 
\i (00:29:28) setwindow pcb
\i (00:29:28) zoom in -72.4663 -50.4539
\i (00:29:28) trapsize 150
\i (00:29:28) zoom in 1 
\i (00:29:28) setwindow pcb
\i (00:29:28) zoom in -72.4663 -50.4539
\i (00:29:28) trapsize 75
\i (00:29:29) pick grid -72.0379 -50.5273
\t (00:29:29) last pick:  -72.0344  -50.5206
\i (00:29:33) zoom out 1 
\i (00:29:33) setwindow pcb
\i (00:29:33) zoom out -72.2701 -50.4614
\i (00:29:33) trapsize 150
\i (00:29:33) zoom out 1 
\i (00:29:33) setwindow pcb
\i (00:29:33) zoom out -72.2492 -50.4763
\i (00:29:33) trapsize 300
\i (00:29:34) zoom in 1 
\i (00:29:34) setwindow pcb
\i (00:29:34) zoom in -73.5735 -50.5721
\i (00:29:34) trapsize 150
\i (00:29:34) zoom in 1 
\i (00:29:34) setwindow pcb
\i (00:29:34) zoom in -73.5765 -50.5751
\i (00:29:34) trapsize 75
\i (00:30:02) pick grid -72.1414 -50.7833
\t (00:30:02) last pick:  -72.1360  -50.7746
\i (00:30:02) zoom out 1 
\i (00:30:02) setwindow pcb
\i (00:30:02) zoom out -72.1234 -50.7609
\i (00:30:02) trapsize 150
\i (00:30:02) zoom out 1 
\i (00:30:02) setwindow pcb
\i (00:30:02) zoom out -72.1235 -50.7608
\i (00:30:02) trapsize 300
\i (00:30:03) roam start
\i (00:30:03) roam x 96
\i (00:30:03) roam x 16
\i (00:30:03) roam x 48
\i (00:30:03) roam x 48
\i (00:30:03) roam end
\i (00:30:04) zoom in 1 
\i (00:30:04) setwindow pcb
\i (00:30:04) zoom in -71.1810 -50.5451
\i (00:30:04) trapsize 150
\i (00:30:04) zoom in 1 
\i (00:30:04) setwindow pcb
\i (00:30:04) zoom in -71.3757 -50.5391
\i (00:30:04) trapsize 75
\i (00:30:16) setwindow cmgr
\i (00:30:16) cm putValue ( Net "P3P3V" ) FIXED (Clear) 0
\i (00:30:16) cm endUndoBlock
\i (00:30:17) setwindow pcb
\i (00:30:17) pick grid -72.0348 -50.5450
\t (00:30:17) last pick:  -72.0344  -50.5460
\i (00:30:18) delete 
\i (00:30:20) setwindow form.find
\i (00:30:20) FORM find all_off  
\i (00:30:21) FORM find vias YES 
\i (00:30:22) setwindow pcb
\i (00:30:22) pick grid -72.3179 -50.5675
\t (00:30:22) last pick:  -72.3138  -50.5714
\t (00:30:22) Via "P3p3v, Via16c8, (-72.3234 -50.4803)"
\i (00:30:22) setwindow cmgr
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:22) setwindow pcb
\i (00:30:22) prepopup -72.0483 -50.5091
\i (00:30:22) done 
\i (00:30:22) generaledit 
\i (00:30:24) setwindow cmgr
\i (00:30:24) cm putValue ( Net "P3P3V" ) FIXED On 0
\i (00:30:24) cm endUndoBlock
\i (00:30:26) setwindow pcb
\i (00:30:26) pick grid -71.9899 -50.5750
\t (00:30:26) last pick:  -71.9836  -50.5714
\i (00:30:27) zoom out 1 
\i (00:30:27) setwindow pcb
\i (00:30:27) zoom out -71.9779 -50.5615
\i (00:30:27) trapsize 150
\i (00:30:27) zoom out 1 
\i (00:30:27) setwindow pcb
\i (00:30:27) zoom out -71.9779 -50.5615
\i (00:30:27) trapsize 300
\i (00:30:27) zoom out 1 
\i (00:30:27) setwindow pcb
\i (00:30:27) zoom out -71.9780 -50.5615
\i (00:30:27) trapsize 599
\i (00:30:27) zoom out 1 
\i (00:30:27) setwindow pcb
\i (00:30:27) zoom out -71.9779 -50.5615
\i (00:30:27) trapsize 1198
\i (00:30:27) zoom out 1 
\i (00:30:27) setwindow pcb
\i (00:30:27) zoom out -71.9780 -50.5615
\i (00:30:27) trapsize 2397
\i (00:30:41) xdehilite 
\i (00:30:41) xNet P1_C5 
\i (00:30:41) xname_flush 
\t (00:30:41) Net "P1_C5" dehighlighted.
\i (00:30:41) done 
\i (00:30:41) generaledit 
\i (00:30:47) xhilite 
\i (00:30:48) xNet P3p3v 
\i (00:30:48) xname_flush 
\i (00:30:48) trapsize 4608
\i (00:30:48) setwindow cmgr
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:48) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\i (00:30:48) cm expand ( row ( Design "STANDARD" ) )
\t (00:30:48) Net "P3p3v" highlighted.
\i (00:30:48) setwindow pcb
\i (00:30:48) done 
\i (00:30:48) generaledit 
\i (00:30:51) xdehilite 
\i (00:30:51) xNet P3p3v 
\i (00:30:51) xname_flush 
\t (00:30:51) Net "P3p3v" dehighlighted.
\i (00:30:51) done 
\i (00:30:51) generaledit 
\i (00:33:07) pick grid 16.0450 -60.1661
\t (00:33:07) last pick:  16.0528  -60.1726
\i (00:33:15) drc update 
\t (00:33:15) Performing DRC...
\t (00:33:15) Multithreaded DRC update (8 threads).
\t (00:33:16) DRC done; 1 errors detected.
\i (00:33:16) generaledit 
\i (00:33:25) reports 'Design Rules Check (DRC) Report' 
\i (00:33:25) reports "Design Rules Check (DRC) Report"
\i (00:33:26) generaledit 
\i (00:33:35) zoom center 
\t (00:33:35) Pick center for the new display.
\i (00:33:35) pick -51.6305 -42.3618 
\t (00:33:35) last pick:  -51.6305  -42.3618
\i (00:33:35) trapsize 4608
\i (00:33:35) generaledit 
\i (00:33:37) pick grid 9.8848 -83.1877
\t (00:33:37) last pick:  9.8806  -83.1850
\i (00:33:44) setwindow form.find
\i (00:33:44) FORM find all_off  
\i (00:33:45) setwindow pcb
\i (00:33:45) pick grid 14.4005 -46.5089
\t (00:33:45) last pick:  14.4018  -46.5074
\i (00:33:45) zoom in 1 
\i (00:33:45) setwindow pcb
\i (00:33:45) zoom in -75.7297 -47.0618
\i (00:33:45) trapsize 2304
\i (00:33:45) zoom in 1 
\i (00:33:45) setwindow pcb
\i (00:33:45) zoom in -75.8219 -46.7854
\i (00:33:45) trapsize 1152
\i (00:33:45) zoom in 1 
\i (00:33:45) setwindow pcb
\i (00:33:45) zoom in -75.8449 -46.7854
\i (00:33:45) trapsize 576
\i (00:33:46) zoom out 1 
\i (00:33:46) setwindow pcb
\i (00:33:46) zoom out -75.8449 -46.7854
\i (00:33:46) trapsize 1152
\i (00:33:47) zoom in 1 
\i (00:33:47) setwindow pcb
\i (00:33:47) zoom in -71.5134 -49.4349
\i (00:33:47) trapsize 576
\i (00:33:47) zoom in 1 
\i (00:33:47) setwindow pcb
\i (00:33:47) zoom in -71.4788 -49.4464
\i (00:33:47) trapsize 288
\i (00:33:49) zoom out 1 
\i (00:33:49) setwindow pcb
\i (00:33:49) zoom out -72.3715 -49.8381
\i (00:33:49) trapsize 576
\i (00:33:50) zoom out 1 
\i (00:33:50) setwindow pcb
\i (00:33:50) zoom out -72.4867 -50.7711
\i (00:33:50) trapsize 1152
\i (00:33:51) zoom center 
\t (00:33:52) Pick center for the new display.
\i (00:33:52) pick -51.6305 -42.3618 
\t (00:33:52) last pick:  -51.6305  -42.3618
\i (00:33:52) trapsize 1152
\i (00:33:52) generaledit 
\i (00:33:55) pick grid -49.5454 -49.4119
\t (00:33:55) last pick:  -49.5554  -49.4030
\i (00:33:55) zoom in 1 
\i (00:33:55) setwindow pcb
\i (00:33:55) zoom in -49.5454 -49.4119
\i (00:33:55) trapsize 576
\i (00:33:55) zoom in 1 
\i (00:33:55) setwindow pcb
\i (00:33:55) zoom in -49.5454 -49.4118
\i (00:33:55) trapsize 288
\i (00:33:55) zoom in 1 
\i (00:33:55) setwindow pcb
\i (00:33:55) zoom in -49.5453 -49.4118
\i (00:33:55) trapsize 144
\i (00:33:58) zoom out 1 
\i (00:33:58) setwindow pcb
\i (00:33:58) zoom out -49.5625 -49.3973
\i (00:33:58) trapsize 288
\i (00:33:59) zoom in 1 
\i (00:33:59) setwindow pcb
\i (00:33:59) zoom in -49.7642 -49.7430
\i (00:33:59) trapsize 144
\i (00:34:00) zoom out 1 
\i (00:34:00) setwindow pcb
\i (00:34:00) zoom out -49.7641 -49.7429
\i (00:34:00) trapsize 288
\i (00:34:02) zoom out 1 
\i (00:34:02) setwindow pcb
\i (00:34:02) zoom out -49.7642 -49.7430
\i (00:34:02) trapsize 576
\i (00:34:03) zoom out 1 
\i (00:34:03) setwindow pcb
\i (00:34:03) zoom out -49.7642 -49.7429
\i (00:34:03) trapsize 1152
\i (00:34:06) zoom out 1 
\i (00:34:06) setwindow pcb
\i (00:34:06) zoom out -49.7641 -49.7429
\i (00:34:06) trapsize 2304
\i (00:34:07) zoom in 1 
\i (00:34:07) setwindow pcb
\i (00:34:07) zoom in -49.7642 -49.7430
\i (00:34:07) trapsize 1152
\i (00:34:07) zoom in 1 
\i (00:34:07) setwindow pcb
\i (00:34:07) zoom in -49.7641 -49.7429
\i (00:34:07) trapsize 576
\i (00:34:08) zoom in 1 
\i (00:34:08) setwindow pcb
\i (00:34:08) zoom in -49.7641 -49.7429
\i (00:34:08) trapsize 288
\i (00:34:08) zoom in 1 
\i (00:34:08) setwindow pcb
\i (00:34:08) zoom in -49.7641 -49.7429
\i (00:34:08) trapsize 144
\i (00:34:09) zoom out 1 
\i (00:34:09) setwindow pcb
\i (00:34:09) zoom out -49.7640 -49.7428
\i (00:34:09) trapsize 288
\i (00:34:09) zoom out 1 
\i (00:34:09) setwindow pcb
\i (00:34:09) zoom out -49.7641 -49.7429
\i (00:34:09) trapsize 576
\i (00:34:11) zoom center 
\t (00:34:11) Pick center for the new display.
\i (00:34:11) pick -51.6305 -42.3618 
\t (00:34:11) last pick:  -51.6305  -42.3618
\i (00:34:11) trapsize 576
\i (00:34:11) generaledit 
\i (00:34:17) setwindow form.vf_vis
\i (00:34:17) FORM vf_vis all_all_visible YES 
\i (00:34:21) FORM vf_vis all_all_visible NO 
\i (00:34:21) FORM vf_vis all_all_visible YES 
\i (00:34:23) FORM vf_vis all_all_visible NO 
\i (00:34:25) FORM vf_vis all_drc_visible YES 
\i (00:34:26) FORM vf_vis all_drc_visible NO 
\i (00:34:26) FORM vf_vis all_all_visible YES 
\i (00:34:36) setwindow pcb
\i (00:34:36) roam start
\i (00:34:36) roam x -32
\i (00:34:36) roam y 48
\i (00:34:36) roam y 16
\i (00:34:36) roam x -32
\i (00:34:36) roam y 32
\i (00:34:36) roam y 16
\i (00:34:36) roam x -16
\i (00:34:36) roam y 16
\i (00:34:36) roam x -16
\i (00:34:36) roam y 16
\i (00:34:36) roam x -16
\i (00:34:36) roam y 32
\i (00:34:36) roam y 32
\i (00:34:37) roam end
\i (00:34:37) zoom in 1 
\i (00:34:37) setwindow pcb
\i (00:34:37) zoom in -50.6817 -48.3576
\i (00:34:37) trapsize 288
\i (00:35:06) setwindow form.find
\i (00:35:06) FORM find name_type Symbol (or Pin) 
\i (00:35:13) FORM find find_name via16c8 
\t (00:35:16) > Symbol "Tp11"
\i (00:35:16) setwindow worldview
\i (00:35:16) trapsize 479
\i (00:35:17) setwindow pcb
\i (00:35:17) pick grid -42.3874 -25.9433
\t (00:35:17) last pick:  -42.3926  -25.9334
\i (00:35:17) zoom in 1 
\i (00:35:17) setwindow pcb
\i (00:35:17) zoom in -42.4832 -25.8189
\i (00:35:17) trapsize 239
\i (00:35:17) zoom in 1 
\i (00:35:17) setwindow pcb
\i (00:35:17) zoom in -42.4832 -25.8189
\i (00:35:17) trapsize 120
\i (00:35:17) zoom in 1 
\i (00:35:17) setwindow pcb
\i (00:35:17) zoom in -42.4832 -25.8189
\i (00:35:17) trapsize 60
\i (00:35:18) zoom out 1 
\i (00:35:18) setwindow pcb
\i (00:35:18) zoom out -42.4867 -25.8117
\i (00:35:18) trapsize 120
\i (00:35:18) zoom out 1 
\i (00:35:18) setwindow pcb
\i (00:35:18) zoom out -42.4868 -25.8116
\i (00:35:18) trapsize 239
\i (00:35:18) zoom out 1 
\i (00:35:18) setwindow pcb
\i (00:35:18) zoom out -42.4867 -25.8117
\i (00:35:18) trapsize 479
\i (00:35:19) zoom out 1 
\i (00:35:19) setwindow pcb
\i (00:35:19) zoom out -42.3144 -26.4435
\i (00:35:19) trapsize 957
\i (00:35:19) zoom out 1 
\i (00:35:19) setwindow pcb
\i (00:35:19) zoom out -42.3143 -26.4435
\i (00:35:19) trapsize 1915
\i (00:35:19) zoom out 1 
\i (00:35:19) setwindow pcb
\i (00:35:19) zoom out -42.3144 -26.3668
\i (00:35:19) trapsize 3830
\i (00:35:20) pick grid 13.1377 -22.6139
\t (00:35:20) last pick:  13.1318  -22.6060
\i (00:35:20) zoom in 1 
\i (00:35:20) setwindow pcb
\i (00:35:20) zoom in -71.9551 -26.5200
\i (00:35:20) trapsize 1915
\i (00:35:20) zoom in 1 
\i (00:35:20) setwindow pcb
\i (00:35:20) zoom in -71.9933 -26.4817
\i (00:35:20) trapsize 957
\i (00:35:20) zoom in 1 
\i (00:35:20) setwindow pcb
\i (00:35:20) zoom in -72.0316 -26.4626
\i (00:35:20) trapsize 479
\i (00:35:21) zoom in 1 
\i (00:35:21) setwindow pcb
\i (00:35:21) zoom in -71.5241 -26.3381
\i (00:35:21) trapsize 239
\t (00:35:22) > Symbol "U36"
\i (00:35:22) setwindow worldview
\i (00:35:22) trapsize 623
\t (00:35:30) > Symbol "Tp11"
\i (00:35:30) trapsize 479
\i (00:35:31) setwindow pcb
\i (00:35:31) pick grid -42.2342 -25.8284
\t (00:35:31) last pick:  -42.2402  -25.8318
\i (00:35:31) zoom in 1 
\i (00:35:31) setwindow pcb
\i (00:35:31) zoom in -42.2342 -25.8284
\i (00:35:31) trapsize 239
\i (00:35:31) zoom in 1 
\i (00:35:31) setwindow pcb
\i (00:35:31) zoom in -42.2342 -25.8284
\i (00:35:31) trapsize 120
\i (00:35:33) setwindow form.find
\i (00:35:33) FORM find all_on  
\i (00:35:36) setwindow pcb
\i (00:35:36) pick grid -42.2054 -25.6800
\t (00:35:36) last pick:  -42.2148  -25.6794
\t (00:35:37) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:35:37) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:35:37) prepopup -42.2054 -25.6800
\i (00:35:41) pop dyn_option_select @:@Highlight 
\i (00:35:41) hilight 
\i (00:35:42) cvf_bitmap_chooser -1 
\i (00:35:42) generaledit 
\i (00:35:43) pick grid -42.1336 -25.7159
\t (00:35:43) last pick:  -42.1386  -25.7048
\t (00:35:44) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:35:44) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:35:44) prepopup -42.2198 -25.7231
\i (00:35:49) pick grid -42.3754 -26.1276
\t (00:35:49) last pick:  -42.3672  -26.1366
\i (00:35:49) pick grid -42.4352 -26.1060
\t (00:35:49) last pick:  -42.4434  -26.1112
\t (00:35:51) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:35:51) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:35:51) prepopup -42.5716 -25.5172
\i (00:35:54) pick grid -42.3107 -25.4239
\t (00:35:54) last pick:  -42.3164  -25.4254
\i (00:35:55) pick grid -42.2006 -25.4024
\t (00:35:55) last pick:  -42.1894  -25.4000
\i (00:35:55) pick grid -42.1887 -25.4024
\t (00:35:55) last pick:  -42.1894  -25.4000
\i (00:35:59) pick grid -42.0834 -25.7901
\t (00:35:59) last pick:  -42.0878  -25.7810
\t (00:36:17) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:36:17) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:36:17) prepopup -42.2700 -25.7662
\i (00:36:25) pop dyn_option_select @:@Highlight 
\i (00:36:25) hilight 
\i (00:36:27) cvf_bitmap_chooser 8 
\t (00:36:27) Pin "Tp11.1" highlighted.
\i (00:36:27) generaledit 
\i (00:36:29) pick grid -42.2198 -25.7231
\t (00:36:29) last pick:  -42.2148  -25.7302
\t (00:36:29) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:36:29) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:36:29) prepopup -42.2198 -25.7231
\i (00:36:31) pop dyn_option_select @:@Dehighlight 
\i (00:36:31) dehilight 
\t (00:36:31) Pin "Tp11.1" dehighlighted.
\i (00:36:31) generaledit 
\i (00:36:31) pick grid -42.1576 -25.8164
\t (00:36:31) last pick:  -42.1640  -25.8064
\i (00:36:34) zoom out 1 
\i (00:36:34) setwindow pcb
\i (00:36:34) zoom out -42.1552 -25.8260
\i (00:36:34) trapsize 239
\i (00:36:34) zoom out 1 
\i (00:36:34) setwindow pcb
\i (00:36:34) zoom out -42.1551 -25.8260
\i (00:36:34) trapsize 479
\i (00:36:35) pick grid -42.2317 -26.2759
\t (00:36:35) last pick:  -42.2402  -26.2636
\i (00:36:36) zoom out 1 
\i (00:36:36) setwindow pcb
\i (00:36:36) zoom out -42.2317 -26.2759
\i (00:36:36) trapsize 957
\t (00:36:38) > Symbol "Tp11"
\i (00:36:38) setwindow worldview
\i (00:36:38) trapsize 479
\t (00:36:41) > Symbol "U36"
\i (00:36:41) trapsize 623
\i (00:36:48) setwindow form.find
\i (00:36:48) FORM find all_off  
\i (00:36:48) FORM find symbols YES 
\i (00:36:53) setwindow pcb
\i (00:36:53) zoom in 1 
\i (00:36:53) setwindow pcb
\i (00:36:53) zoom in -26.2832 -41.0367
\i (00:36:53) trapsize 312
\i (00:36:53) zoom in 1 
\i (00:36:53) setwindow pcb
\i (00:36:53) zoom in -26.2831 -41.0367
\i (00:36:53) trapsize 156
\i (00:36:57) pick grid -25.9838 -40.6252
\t (00:36:57) last pick:  -25.9842  -40.6146
\i (00:36:57) setwindow cmgr
\i (00:36:57) cm expand ( row ( Design "STANDARD" ) )
\i (00:36:57) cm expand ( row ( "Part Definition" "SN74AHC1G09_TI_DVB_SN74AHC1G09D:TI_DVB:SN74AHC1G09DVB:" ) )
\t (00:36:58) Cannot edit Symbol "U36". Component Instance "U36" has the FIXED property.
\i (00:36:58) setwindow pcb
\i (00:36:58) prepopup -25.9838 -40.6252
\i (00:37:00) pop dyn_option_select @:@Dehighlight 
\i (00:37:00) dehilight 
\t (00:37:00) Symbol "U36" dehighlighted.
\i (00:37:00) generaledit 
\i (00:37:01) pick grid -26.5792 -41.1146
\t (00:37:01) last pick:  -26.5684  -41.1226
\i (00:37:02) zoom out 1 
\i (00:37:02) setwindow pcb
\i (00:37:02) zoom out -26.5979 -41.1208
\i (00:37:02) trapsize 312
\i (00:37:02) zoom out 1 
\i (00:37:02) setwindow pcb
\i (00:37:02) zoom out -26.5978 -41.1396
\i (00:37:02) trapsize 623
\i (00:37:02) zoom out 1 
\i (00:37:02) setwindow pcb
\i (00:37:02) zoom out -26.6104 -41.0897
\i (00:37:02) trapsize 1247
\t (00:37:03) > Symbol "Tp11"
\i (00:37:03) setwindow worldview
\i (00:37:03) trapsize 479
\t (00:37:06) > Symbol "Tp11"
\i (00:37:06) trapsize 479
\i (00:37:07) setwindow pcb
\i (00:37:07) zoom in 1 
\i (00:37:07) setwindow pcb
\i (00:37:07) zoom in -42.3013 -26.1349
\i (00:37:07) trapsize 239
\i (00:37:07) zoom in 1 
\i (00:37:07) setwindow pcb
\i (00:37:07) zoom in -42.3013 -26.1205
\i (00:37:07) trapsize 120
\i (00:37:07) zoom in 1 
\i (00:37:07) setwindow pcb
\i (00:37:07) zoom in -42.3013 -26.1157
\i (00:37:07) trapsize 60
\i (00:37:07) zoom in 1 
\i (00:37:07) setwindow pcb
\i (00:37:07) zoom in -42.3013 -26.1157
\i (00:37:07) trapsize 30
\i (00:37:07) zoom out 1 
\i (00:37:07) setwindow pcb
\i (00:37:07) zoom out -42.3043 -26.1079
\i (00:37:07) trapsize 60
\i (00:37:08) zoom out 1 
\i (00:37:08) setwindow pcb
\i (00:37:08) zoom out -42.3054 -26.0982
\i (00:37:08) trapsize 120
\i (00:37:10) setwindow form.find
\i (00:37:10) FORM find all_on  
\t (00:37:11) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:37:11) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:37:11) setwindow pcb
\i (00:37:11) prepopup -42.2958 -25.8111
\i (00:37:19) pop dyn_option_select '@:@Show element' 
\i (00:37:19) show element 
\i (00:37:19) generaledit 
\i (00:37:39) pick grid -42.3940 -26.1366
\t (00:37:39) last pick:  -42.3926  -26.1366
\i (00:37:39) zoom out 1 
\i (00:37:39) setwindow pcb
\i (00:37:39) zoom out -42.3724 -26.1413
\i (00:37:39) trapsize 239
\i (00:37:39) zoom out 1 
\i (00:37:39) setwindow pcb
\i (00:37:39) zoom out -42.3869 -26.1414
\i (00:37:39) trapsize 479
\i (00:37:40) zoom in 1 
\i (00:37:40) setwindow pcb
\i (00:37:40) zoom in -43.7463 -26.8785
\i (00:37:40) trapsize 239
\i (00:37:40) zoom in 1 
\i (00:37:40) setwindow pcb
\i (00:37:40) zoom in -43.6362 -26.7444
\i (00:37:40) trapsize 120
\i (00:37:44) zoom out 1 
\i (00:37:44) setwindow pcb
\i (00:37:44) zoom out -43.3610 -26.5386
\i (00:37:44) trapsize 239
\i (00:37:44) zoom out 1 
\i (00:37:44) setwindow pcb
\i (00:37:44) zoom out -43.3610 -26.5386
\i (00:37:44) trapsize 479
\i (00:38:05) pick grid -42.3079 -24.8440
\t (00:38:05) last pick:  -42.3164  -24.8412
\i (00:38:21) pick grid -42.1356 -26.0120
\t (00:38:21) last pick:  -42.1386  -26.0096
\i (00:38:23) setwindow text
\i (00:38:23) close 
\i (00:38:24) setwindow text
\i (00:38:24) close 
\i (00:38:26) setwindow pcb
\i (00:38:26) pick grid -42.2026 -25.0929
\t (00:38:26) last pick:  -42.2148  -25.0952
\i (00:38:26) zoom in 1 
\i (00:38:26) setwindow pcb
\i (00:38:26) zoom in -42.1930 -25.0833
\i (00:38:26) trapsize 239
\i (00:38:26) zoom in 1 
\i (00:38:26) setwindow pcb
\i (00:38:26) zoom in -42.1930 -25.0833
\i (00:38:26) trapsize 120
\i (00:38:37) pick grid -42.0949 -25.1431
\t (00:38:37) last pick:  -42.0878  -25.1460
\i (00:38:37) setwindow form.find
\i (00:38:37) FORM find all_off  
\i (00:38:38) setwindow pcb
\i (00:38:38) pick grid -42.1810 -25.1455
\t (00:38:38) last pick:  -42.1894  -25.1460
\i (00:38:39) setwindow form.find
\i (00:38:39) FORM find all_on  
\i (00:38:43) setwindow pcb
\i (00:38:43) pick grid -42.1691 -25.4902
\t (00:38:43) last pick:  -42.1640  -25.5016
\i (00:38:45) unfix 
\i (00:38:45) generaledit 
\i (00:38:45) pick grid -42.2097 -25.1264
\t (00:38:45) last pick:  -42.2148  -25.1206
\i (00:38:50) pick grid -42.1044 -25.5859
\t (00:38:50) last pick:  -42.1132  -25.5778
\i (00:38:51) pick grid -42.1714 -25.5955
\t (00:38:51) last pick:  -42.1640  -25.6032
\t (00:38:51) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:38:51) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:38:51) prepopup -42.1691 -25.5979
\i (00:38:59) pop dyn_option_select Net@:@Unfix 
\i (00:38:59) setwindow cmgr
\i (00:38:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:38:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:38:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:38:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:38:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:38:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:38:59) setwindow pcb
\i (00:38:59) unfix 
\i (00:38:59) generaledit 
\i (00:39:00) setwindow cmgr
\i (00:39:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:00) setwindow pcb
\i (00:39:00) pick grid -42.0590 -25.6027
\t (00:39:00) last pick:  -42.0624  -25.6032
\t (00:39:02) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\t (00:39:02) Cannot edit Symbol "Tp11". Component Instance "Tp11" has the FIXED property.
\i (00:39:02) prepopup -42.1858 -25.6098
\i (00:39:04) pick grid -42.0709 -25.6936
\t (00:39:04) last pick:  -42.0624  -25.7048
\i (00:39:10) pick grid -42.1810 -25.4208
\t (00:39:10) last pick:  -42.1894  -25.4254
\i (00:39:12) pick grid -42.4682 -26.0359
\t (00:39:12) last pick:  -42.4688  -26.0350
\i (00:39:13) pick grid -43.0953 -26.0742
\t (00:39:13) last pick:  -43.1038  -26.0858
\i (00:39:13) setwindow cmgr
\i (00:39:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:39:16) setwindow pcb
\i (00:39:16) zoom out 1 
\i (00:39:16) setwindow pcb
\i (00:39:16) zoom out -42.4826 -25.9569
\i (00:39:16) trapsize 239
\i (00:39:16) zoom out 1 
\i (00:39:16) setwindow pcb
\i (00:39:16) zoom out -42.4587 -25.9569
\i (00:39:16) trapsize 479
\i (00:39:17) zoom out 1 
\i (00:39:17) setwindow pcb
\i (00:39:17) zoom out -42.3438 -26.2249
\i (00:39:17) trapsize 957
\i (00:39:18) pick grid -42.3630 -26.1483
\t (00:39:18) last pick:  -42.3672  -26.1366
\i (00:39:19) zoom in 1 
\i (00:39:19) setwindow pcb
\i (00:39:19) zoom in -43.3395 -26.5887
\i (00:39:19) trapsize 479
\i (00:39:19) zoom in 1 
\i (00:39:19) setwindow pcb
\i (00:39:19) zoom in -43.3395 -26.5887
\i (00:39:19) trapsize 239
\i (00:39:19) zoom in 1 
\i (00:39:19) setwindow pcb
\i (00:39:19) zoom in -43.3395 -26.5886
\i (00:39:19) trapsize 120
\i (00:39:23) undo 
\i (00:39:28) trapsize 120
\i (00:39:28) generaledit 
\i (00:39:29) pick grid -42.0973 -25.3801
\t (00:39:29) last pick:  -42.0878  -25.3746
\i (00:39:30) prepopup -42.0494 -25.4088
\i (00:39:30) pick grid -42.0661 -25.3298
\t (00:39:30) last pick:  -42.0624  -25.3238
\i (00:39:30) prepopup -42.0422 -25.3490
\i (00:39:32) pop dyn_option_select 'Quick Utilities@:@Undo' 
\i (00:39:32) undo 
\i (00:39:36) trapsize 120
\i (00:39:36) generaledit 
\i (00:39:37) pick grid -42.0422 -25.1958
\t (00:39:37) last pick:  -42.0370  -25.1968
\i (00:39:57) drc window 
\t (00:39:57) Select items to DRC.
\i (00:40:03) drc update 
\t (00:40:03) Performing DRC...
\t (00:40:03) Multithreaded DRC update (8 threads).
\t (00:40:03) DRC done; 1 errors detected.
\i (00:40:03) generaledit 
\i (00:40:05) pick grid -42.0709 -25.4854
\t (00:40:05) last pick:  -42.0624  -25.4762
\i (00:40:05) zoom out 1 
\i (00:40:05) setwindow pcb
\i (00:40:05) zoom out -42.0709 -25.4854
\i (00:40:05) trapsize 239
\i (00:40:05) zoom out 1 
\i (00:40:05) setwindow pcb
\i (00:40:05) zoom out -42.0710 -25.4853
\i (00:40:05) trapsize 479
\i (00:40:06) zoom out 1 
\i (00:40:06) setwindow pcb
\i (00:40:06) zoom out -42.0901 -26.2417
\i (00:40:06) trapsize 957
\i (00:40:06) zoom out 1 
\i (00:40:06) setwindow pcb
\i (00:40:06) zoom out -42.0902 -26.2417
\i (00:40:06) trapsize 1915
\i (00:40:08) zoom in 1 
\i (00:40:08) setwindow pcb
\i (00:40:08) zoom in -42.2434 -25.8971
\i (00:40:08) trapsize 957
\i (00:40:09) zoom out 1 
\i (00:40:09) setwindow pcb
\i (00:40:09) zoom out -42.2434 -25.8971
\i (00:40:09) trapsize 1915
\i (00:40:09) zoom out 1 
\i (00:40:09) setwindow pcb
\i (00:40:09) zoom out -42.1668 -25.8971
\i (00:40:09) trapsize 3829
\i (00:40:10) zoom out 1 
\i (00:40:10) setwindow pcb
\i (00:40:10) zoom out -47.5281 -34.7049
\i (00:40:10) trapsize 7659
\i (00:40:12) zoom in 1 
\i (00:40:12) setwindow pcb
\i (00:40:12) zoom in -52.8895 -46.6529
\i (00:40:12) trapsize 3829
\i (00:40:12) zoom in 1 
\i (00:40:12) setwindow pcb
\i (00:40:12) zoom in -40.4053 -36.8494
\i (00:40:12) trapsize 1915
\i (00:40:13) zoom in 1 
\i (00:40:13) setwindow pcb
\i (00:40:13) zoom in -41.5542 -33.5177
\i (00:40:13) trapsize 957
\i (00:40:15) zoom in 1 
\i (00:40:15) setwindow pcb
\i (00:40:15) zoom in -42.3584 -25.7055
\i (00:40:15) trapsize 479
\i (00:40:15) zoom in 1 
\i (00:40:15) setwindow pcb
\i (00:40:15) zoom in -42.3584 -25.7055
\i (00:40:15) trapsize 239
\i (00:40:16) zoom in 1 
\i (00:40:16) setwindow pcb
\i (00:40:16) zoom in -42.3584 -25.7055
\i (00:40:16) trapsize 120
\i (00:40:19) zoom out 1 
\i (00:40:19) setwindow pcb
\i (00:40:19) zoom out -42.3656 -25.7294
\i (00:40:19) trapsize 239
\i (00:40:20) zoom out 1 
\i (00:40:20) setwindow pcb
\i (00:40:20) zoom out -42.3704 -25.7389
\i (00:40:20) trapsize 479
\i (00:40:29) setwindow form.vf_vis
\i (00:40:29) FORM vf_vis all_all_visible YES 
\i (00:40:30) FORM vf_vis all_all_visible_pln YES 
\i (00:40:42) FORM vf_vis all_all_visible_pln NO 
\i (00:40:43) setwindow pcb
\i (00:40:43) pick grid -42.4087 -26.1602
\t (00:40:43) last pick:  -42.4180  -26.1620
\i (00:40:44) prepopup -42.4087 -26.1602
\i (00:40:46) setwindow form.find
\i (00:40:46) FORM find all_off  
\i (00:40:47) setwindow pcb
\i (00:40:47) pick grid -42.4087 -24.5231
\t (00:40:47) last pick:  -42.4180  -24.5110
\i (00:40:55) reports 'Design Rules Check (DRC) Report' 
\i (00:40:55) reports "Design Rules Check (DRC) Report"
\i (00:40:55) generaledit 
\i (00:41:08) zoom center 
\t (00:41:08) Pick center for the new display.
\i (00:41:08) pick -51.6305 -42.3618 
\t (00:41:08) last pick:  -51.6305  -42.3618
\i (00:41:08) trapsize 479
\i (00:41:08) generaledit 
\i (00:41:11) pick grid -50.1801 -44.5350
\t (00:41:11) last pick:  -50.1904  -44.5262
\i (00:41:12) zoom out 1 
\i (00:41:12) setwindow pcb
\i (00:41:12) zoom out -50.1801 -44.5350
\i (00:41:12) trapsize 957
\i (00:41:13) zoom out 1 
\i (00:41:13) setwindow pcb
\i (00:41:13) zoom out -50.3907 -44.6116
\i (00:41:13) trapsize 1915
\i (00:41:17) setwindow form.find
\i (00:41:17) FORM find symbols YES 
\i (00:41:20) setwindow pcb
\i (00:41:20) zoom in 1 
\i (00:41:20) setwindow pcb
\i (00:41:20) zoom in -49.9696 -46.8327
\i (00:41:20) trapsize 957
\i (00:41:20) zoom in 1 
\i (00:41:20) setwindow pcb
\i (00:41:20) zoom in -49.9696 -46.8326
\i (00:41:20) trapsize 479
\i (00:41:20) zoom in 1 
\i (00:41:20) setwindow pcb
\i (00:41:20) zoom in -49.9696 -46.8326
\i (00:41:20) trapsize 239
\i (00:41:22) zoom out 1 
\i (00:41:22) setwindow pcb
\i (00:41:22) zoom out -50.1131 -47.4788
\i (00:41:22) trapsize 479
\i (00:41:23) roam start
\i (00:41:23) roam x -32
\i (00:41:23) roam y 80
\i (00:41:23) roam x -16
\i (00:41:23) roam y 32
\i (00:41:24) roam y 32
\i (00:41:24) roam x -16
\i (00:41:24) roam y 16
\i (00:41:24) roam end
\i (00:41:25) zoom in 1 
\i (00:41:25) setwindow pcb
\i (00:41:25) zoom in -50.4733 -47.7733
\i (00:41:25) trapsize 239
\i (00:41:25) zoom in 1 
\i (00:41:25) setwindow pcb
\i (00:41:25) zoom in -50.4733 -47.7733
\i (00:41:25) trapsize 120
\i (00:41:25) zoom in 1 
\i (00:41:25) setwindow pcb
\i (00:41:25) zoom in -50.4757 -47.7756
\i (00:41:25) trapsize 60
\i (00:41:26) zoom out 1 
\i (00:41:26) setwindow pcb
\i (00:41:26) zoom out -50.2639 -47.5830
\i (00:41:26) trapsize 120
\i (00:41:27) setwindow form.find
\i (00:41:27) FORM find vias YES 
\i (00:41:31) setwindow pcb
\i (00:41:31) zoom out 1 
\i (00:41:31) setwindow pcb
\i (00:41:31) zoom out -50.4936 -47.5829
\i (00:41:31) trapsize 239
\i (00:41:44) setwindow form.find
\i (00:41:44) FORM find symbols NO 
\i (00:41:47) setwindow pcb
\i (00:41:47) zoom out 1 
\i (00:41:47) setwindow pcb
\i (00:41:47) zoom out -50.1585 -48.4684
\i (00:41:47) trapsize 479
\i (00:41:49) roam start
\i (00:41:49) roam y 32
\i (00:41:49) roam y 32
\i (00:41:49) zoom out 1 
\i (00:41:49) setwindow pcb
\i (00:41:49) zoom out -50.0723 -50.0136
\i (00:41:49) trapsize 957
\i (00:41:49) roam y 16
\i (00:41:50) roam y 16
\i (00:41:50) roam y 16
\i (00:41:50) roam y 16
\i (00:41:50) roam end
\i (00:41:51) zoom in 1 
\i (00:41:51) setwindow pcb
\i (00:41:51) zoom in -50.1489 -51.2001
\i (00:41:51) trapsize 479
\i (00:41:52) zoom in 1 
\i (00:41:52) setwindow pcb
\i (00:41:52) zoom in -50.1489 -51.2001
\i (00:41:52) trapsize 239
\i (00:42:04) roam start
\i (00:42:05) roam x 16
\i (00:42:05) roam y -64
\i (00:42:05) roam y -48
\i (00:42:05) roam y -48
\i (00:42:05) roam y -32
\i (00:42:05) roam y -32
\i (00:42:05) roam y -48
\i (00:42:05) roam x 16
\i (00:42:05) roam y -48
\i (00:42:05) roam y -32
\i (00:42:05) roam y -32
\i (00:42:05) roam y -16
\i (00:42:05) roam y -16
\i (00:42:06) roam y -16
\i (00:42:06) roam y -16
\i (00:42:06) roam y -16
\i (00:42:06) roam y -32
\i (00:42:06) roam y -16
\i (00:42:06) roam y -16
\i (00:42:06) roam y -32
\i (00:42:06) roam x 16
\i (00:42:06) roam y -32
\i (00:42:06) roam y -32
\i (00:42:06) roam y -32
\i (00:42:06) roam end
\i (00:42:12) roam start
\i (00:42:13) roam y -48
\i (00:42:13) roam y -32
\i (00:42:13) roam y -32
\i (00:42:13) roam y -16
\i (00:42:13) roam y -32
\i (00:42:13) roam x 16
\i (00:42:13) roam y -32
\i (00:42:13) roam y -48
\i (00:42:13) roam y -16
\i (00:42:13) roam y -16
\i (00:42:14) roam end
\i (00:42:15) zoom in 1 
\i (00:42:15) setwindow pcb
\i (00:42:15) zoom in -51.5216 -43.4317
\i (00:42:15) trapsize 120
\i (00:42:20) roam start
\i (00:42:20) roam y -32
\i (00:42:20) roam y -16
\i (00:42:20) roam y -32
\i (00:42:20) roam x 16
\i (00:42:20) roam y -32
\i (00:42:20) roam y -32
\i (00:42:20) roam y -32
\i (00:42:20) roam y -64
\i (00:42:20) roam y -32
\i (00:42:20) roam y -32
\i (00:42:20) roam y -32
\i (00:42:21) roam x 16
\i (00:42:21) roam y -48
\i (00:42:21) roam x 16
\i (00:42:21) roam y -32
\i (00:42:21) roam x 16
\i (00:42:21) roam y -32
\i (00:42:21) roam y -16
\i (00:42:21) roam x 16
\i (00:42:21) roam y -16
\i (00:42:21) roam y -32
\i (00:42:21) roam x 16
\i (00:42:21) roam y -32
\i (00:42:21) roam y -32
\i (00:42:21) roam y -32
\i (00:42:21) roam x 16
\i (00:42:21) roam y -32
\i (00:42:21) roam y -32
\i (00:42:21) roam y -16
\i (00:42:21) roam y -16
\i (00:42:21) roam y -16
\i (00:42:21) roam y -16
\i (00:42:21) roam y -16
\i (00:42:21) roam y -16
\i (00:42:21) roam y -16
\i (00:42:21) roam x -16
\i (00:42:21) roam y -32
\i (00:42:21) roam x -32
\i (00:42:21) roam y -32
\i (00:42:21) roam x -16
\i (00:42:21) roam y -32
\i (00:42:21) roam x -48
\i (00:42:21) roam y -48
\i (00:42:21) roam x -64
\i (00:42:21) roam y -64
\i (00:42:21) roam x -32
\i (00:42:21) roam y -48
\i (00:42:22) roam y -16
\i (00:42:22) roam x 16
\i (00:42:22) roam x 48
\i (00:42:22) roam x 16
\i (00:42:22) roam y -16
\i (00:42:22) roam x 16
\i (00:42:22) roam y -32
\i (00:42:22) roam x 16
\i (00:42:22) roam y -32
\i (00:42:22) roam y -32
\i (00:42:22) roam y -16
\i (00:42:22) roam x 16
\i (00:42:22) roam y -16
\i (00:42:22) roam y -16
\i (00:42:22) roam y -16
\i (00:42:22) roam y -16
\i (00:42:22) roam y -16
\i (00:42:22) roam y -32
\i (00:42:22) roam y -16
\i (00:42:22) roam y -16
\i (00:42:22) roam y -16
\i (00:42:23) roam y -16
\i (00:42:23) roam end
\i (00:42:27) roam start
\i (00:42:27) roam y 32
\i (00:42:27) roam y 64
\i (00:42:28) roam y 80
\i (00:42:28) roam y 80
\i (00:42:28) roam y 48
\i (00:42:28) roam y 32
\i (00:42:28) roam y 32
\i (00:42:28) roam y 32
\i (00:42:28) roam y 16
\i (00:42:28) roam y 16
\i (00:42:29) roam end
\i (00:42:30) zoom in 1 
\i (00:42:30) setwindow pcb
\i (00:42:30) zoom in -51.4673 -42.5177
\i (00:42:30) trapsize 60
\i (00:42:30) zoom in 1 
\i (00:42:30) setwindow pcb
\i (00:42:30) zoom in -51.4673 -42.5177
\i (00:42:30) trapsize 30
\i (00:42:31) zoom out 1 
\i (00:42:31) setwindow pcb
\i (00:42:31) zoom out -51.4673 -42.5177
\i (00:42:31) trapsize 60
\i (00:42:44) pick grid -51.1992 -42.6086
\t (00:42:44) last pick:  -51.2064  -42.6212
\i (00:42:46) zoom out 1 
\i (00:42:46) setwindow pcb
\i (00:42:46) zoom out -51.2075 -42.6086
\i (00:42:46) trapsize 120
\i (00:42:48) zoom out 1 
\i (00:42:48) setwindow pcb
\i (00:42:48) zoom out -51.2075 -42.6085
\i (00:42:48) trapsize 239
\i (00:42:54) xymode toggle 
\t (00:42:54) XY readout mode is relative to last pick
\i (00:43:01) xymode toggle 
\t (00:43:01) XY readout mode is absolute
\i (00:43:10) zoom in 1 
\i (00:43:10) setwindow pcb
\i (00:43:10) zoom in -51.0927 -42.6086
\i (00:43:10) trapsize 120
\i (00:43:10) zoom in 1 
\i (00:43:10) setwindow pcb
\i (00:43:10) zoom in -51.0927 -42.6085
\i (00:43:10) trapsize 60
\i (00:43:10) zoom out 1 
\i (00:43:10) setwindow pcb
\i (00:43:10) zoom out -51.1418 -42.5989
\i (00:43:10) trapsize 120
\i (00:43:14) color192 
\i (00:43:14) setwindow cvf.dialog
\i (00:43:14) cvf layer_mode
\i (00:43:14) setwindow pcb
\i (00:43:14) generaledit 
\i (00:43:15) setwindow cvf.dialog
\i (00:43:15) cvf cancel
\i (00:43:17) setwindow pcb
\i (00:43:17) prmed 
\i (00:43:19) setwindow form.prmedit
\i (00:43:19) FORM prmedit design  
\i (00:43:21) FORM prmedit display  
\i (00:43:28) FORM prmedit drc_marker_size 10.0000 
\i (00:43:28) FORM prmedit done  
\i (00:43:28) setwindow pcb
\i (00:43:28) generaledit 
\i (00:43:31) setwindow text
\i (00:43:31) close 
\i (00:43:32) setwindow pcb
\i (00:43:32) drc update 
\t (00:43:33) Performing DRC...
\t (00:43:33) Multithreaded DRC update (8 threads).
\t (00:43:33) DRC done; 1 errors detected.
\i (00:43:33) generaledit 
\i (00:43:34) zoom out 1 
\i (00:43:34) setwindow pcb
\i (00:43:34) zoom out -51.0579 -42.3284
\i (00:43:34) trapsize 239
\i (00:43:34) zoom out 1 
\i (00:43:34) setwindow pcb
\i (00:43:34) zoom out -51.0628 -42.3572
\i (00:43:34) trapsize 479
\t (00:43:46) > Symbol "Tp11"
\i (00:43:46) setwindow worldview
\i (00:43:46) trapsize 479
\i (00:43:47) setwindow pcb
\i (00:43:47) pick grid -42.1768 -25.3306
\t (00:43:47) last pick:  -42.1894  -25.3238
\i (00:43:48) pick grid -42.1960 -25.3881
\t (00:43:48) last pick:  -42.1894  -25.4000
\i (00:43:49) dehilight 
\i (00:43:50) pick grid -42.2056 -25.3498
\t (00:43:50) last pick:  -42.2148  -25.3492
\t (00:43:50) Symbol "Tp11" dehighlighted.
\i (00:43:51) prepopup -42.2726 -24.8711
\i (00:43:51) done 
\i (00:43:51) generaledit 
\i (00:43:52) pick grid -42.2917 -24.8615
\t (00:43:52) last pick:  -42.2910  -24.8666
\i (00:43:53) zoom out 1 
\i (00:43:53) setwindow pcb
\i (00:43:53) zoom out -42.0428 -24.9094
\i (00:43:53) trapsize 957
\i (00:43:54) zoom out 1 
\i (00:43:54) setwindow pcb
\i (00:43:54) zoom out -42.0620 -24.8902
\i (00:43:54) trapsize 1915
\i (00:44:13) reports 'Design Rules Check (DRC) Report' 
\i (00:44:13) reports "Design Rules Check (DRC) Report"
\i (00:44:13) generaledit 
\i (00:44:35) pick grid -35.2456 -22.7457
\t (00:44:35) last pick:  -35.2552  -22.7330
\i (00:44:36) zoom in 1 
\i (00:44:36) setwindow pcb
\i (00:44:36) zoom in -34.4414 -23.0521
\i (00:44:36) trapsize 957
\i (00:44:38) zoom out 1 
\i (00:44:38) setwindow pcb
\i (00:44:38) zoom out -35.0350 -23.5499
\i (00:44:38) trapsize 1915
\i (00:44:38) zoom in 1 
\i (00:44:38) setwindow pcb
\i (00:44:38) zoom in -35.0733 -23.5499
\i (00:44:38) trapsize 957
\i (00:44:41) zoom center 
\t (00:44:41) Pick center for the new display.
\i (00:44:41) pick -51.6305 -42.3618 
\t (00:44:41) last pick:  -51.6305  -42.3618
\i (00:44:41) trapsize 957
\i (00:44:41) generaledit 
\i (00:45:06) pick grid -51.6400 -42.5149
\t (00:45:06) last pick:  -51.6382  -42.5196
\i (00:45:07) zoom in 1 
\i (00:45:07) setwindow pcb
\i (00:45:07) zoom in -51.6400 -42.5341
\i (00:45:07) trapsize 479
\i (00:45:07) zoom in 1 
\i (00:45:07) setwindow pcb
\i (00:45:07) zoom in -51.6400 -42.5340
\i (00:45:07) trapsize 239
\i (00:45:07) zoom in 1 
\i (00:45:07) setwindow pcb
\i (00:45:07) zoom in -51.6399 -42.5340
\i (00:45:07) trapsize 120
\i (00:45:08) pick grid -51.7309 -42.6920
\t (00:45:08) last pick:  -51.7398  -42.6974
\i (00:45:10) pick grid -51.3910 -42.6728
\t (00:45:10) last pick:  -51.3842  -42.6720
\i (00:45:11) pick grid -51.1924 -42.6274
\t (00:45:11) last pick:  -51.1810  -42.6212
\i (00:45:23) pick grid -51.0919 -42.6657
\t (00:45:23) last pick:  -51.0794  -42.6720
\i (00:45:27) roam start
\i (00:45:27) roam x 32
\i (00:45:27) roam y 32
\i (00:45:27) roam y 32
\i (00:45:27) roam y 32
\i (00:45:27) roam y 32
\i (00:45:27) roam y 112
\i (00:45:27) roam y 128
\i (00:45:28) roam end
\i (00:45:32) zoom out 1 
\i (00:45:32) setwindow pcb
\i (00:45:32) zoom out -50.5338 -43.5445
\i (00:45:32) trapsize 239
\i (00:45:34) roam start
\i (00:45:34) roam x 16
\i (00:45:34) roam y -48
\i (00:45:34) roam x 16
\i (00:45:34) roam y -32
\i (00:45:34) roam x 32
\i (00:45:34) roam y -32
\i (00:45:34) roam x 16
\i (00:45:34) roam y -32
\i (00:45:35) roam end
\i (00:45:39) roam start
\i (00:45:39) roam y -32
\i (00:45:40) roam y -32
\i (00:45:40) roam x 16
\i (00:45:40) roam y -32
\i (00:45:40) roam x 32
\i (00:45:40) roam y -48
\i (00:45:40) roam x 16
\i (00:45:40) roam end
\i (00:45:43) setwindow form.find
\i (00:45:43) FORM find symbols YES 
\i (00:45:47) setwindow pcb
\i (00:45:47) pick grid -51.9620 -41.5984
\t (00:45:47) last pick:  -51.9684  -41.6052
\i (00:45:49) zoom in 1 
\i (00:45:49) setwindow pcb
\i (00:45:49) zoom in -50.2627 -41.5649
\i (00:45:49) trapsize 120
\i (00:45:49) zoom in 1 
\i (00:45:49) setwindow pcb
\i (00:45:49) zoom in -50.2627 -41.5649
\i (00:45:49) trapsize 60
\i (00:45:49) zoom out 1 
\i (00:45:49) setwindow pcb
\i (00:45:49) zoom out -50.3429 -41.5577
\i (00:45:49) trapsize 120
\i (00:45:49) zoom out 1 
\i (00:45:49) setwindow pcb
\i (00:45:49) zoom out -50.3429 -41.5577
\i (00:45:49) trapsize 239
\i (00:45:51) zoom out 1 
\i (00:45:51) setwindow pcb
\i (00:45:51) zoom out -50.3572 -41.5386
\i (00:45:51) trapsize 479
\i (00:45:52) pick grid -50.1084 -41.8162
\t (00:45:52) last pick:  -50.1142  -41.8084
\i (00:45:57) zoom out 1 
\i (00:45:57) setwindow pcb
\i (00:45:57) zoom out -50.9126 -41.8928
\i (00:45:57) trapsize 957
\i (00:45:57) zoom out 1 
\i (00:45:57) setwindow pcb
\i (00:45:57) zoom out -50.9126 -41.8928
\i (00:45:57) trapsize 1915
\i (00:46:10) pick grid -43.8280 -59.3936
\t (00:46:10) last pick:  -43.8404  -59.3852
\i (00:46:12) setwindow form.find
\i (00:46:12) FORM find symbols NO 
\i (00:46:14) FORM find symbols YES 
\i (00:46:15) setwindow pcb
\i (00:46:15) zoom in 1 
\i (00:46:15) setwindow pcb
\i (00:46:15) zoom in -48.9213 -41.6631
\i (00:46:15) trapsize 957
\i (00:46:16) pick grid -45.3407 -41.5482
\t (00:46:16) last pick:  -45.3390  -41.5544
\i (00:46:31) zoom in 1 
\i (00:46:31) setwindow pcb
\i (00:46:31) zoom in -51.7934 -42.0268
\i (00:46:31) trapsize 479
\i (00:46:31) zoom in 1 
\i (00:46:31) setwindow pcb
\i (00:46:31) zoom in -51.7934 -42.0268
\i (00:46:31) trapsize 239
\i (00:46:32) zoom in 1 
\i (00:46:32) setwindow pcb
\i (00:46:32) zoom in -51.7934 -42.0267
\i (00:46:32) trapsize 120
\i (00:46:32) zoom in 1 
\i (00:46:32) setwindow pcb
\i (00:46:32) zoom in -51.7934 -42.0267
\i (00:46:32) trapsize 60
\i (00:46:33) zoom out 1 
\i (00:46:33) setwindow pcb
\i (00:46:33) zoom out -51.7934 -42.0267
\i (00:46:33) trapsize 120
\i (00:47:01) zoom out 1 
\i (00:47:01) setwindow pcb
\i (00:47:01) zoom out -51.7526 -42.6513
\i (00:47:01) trapsize 239
\i (00:47:01) zoom in 1 
\i (00:47:01) setwindow pcb
\i (00:47:01) zoom in -51.7336 -42.7183
\i (00:47:01) trapsize 120
\i (00:47:02) zoom out 1 
\i (00:47:02) setwindow pcb
\i (00:47:02) zoom out -51.7312 -42.7255
\i (00:47:02) trapsize 239
\i (00:47:03) zoom in 1 
\i (00:47:03) setwindow pcb
\i (00:47:03) zoom in -51.4823 -42.9457
\i (00:47:03) trapsize 120
\i (00:47:12) pick grid -51.2119 -42.6609
\t (00:47:12) last pick:  -51.2064  -42.6720
\i (00:47:25) zoom center 
\t (00:47:25) Pick center for the new display.
\i (00:47:25) pick -51.6305 -42.3618 
\t (00:47:25) last pick:  -51.6305  -42.3618
\i (00:47:25) trapsize 120
\i (00:47:25) generaledit 
\i (00:47:29) pick grid -51.1601 -42.6394
\t (00:47:29) last pick:  -51.1556  -42.6466
\i (00:47:41) pick grid -51.1506 -42.6993
\t (00:47:41) last pick:  -51.1556  -42.6974
\i (00:47:44) setwindow form.vf_vis
\i (00:47:44) FORM vf_vis all_all_visible YES 
\i (00:47:44) FORM vf_vis all_all_visible_pln YES 
\i (00:47:45) setwindow pcb
\i (00:47:45) zoom out 1 
\i (00:47:45) setwindow pcb
\i (00:47:45) zoom out -51.1769 -42.7184
\i (00:47:45) trapsize 239
\i (00:47:46) zoom out 1 
\i (00:47:46) setwindow pcb
\i (00:47:46) zoom out -51.2105 -42.6944
\i (00:47:46) trapsize 479
\i (00:47:47) zoom out 1 
\i (00:47:47) setwindow pcb
\i (00:47:47) zoom out -51.1817 -42.6466
\i (00:47:47) trapsize 957
\i (00:47:50) setwindow form.vf_vis
\i (00:47:50) FORM vf_vis all_all_visible_pln NO 
\i (00:47:50) FORM vf_vis all_all_visible_pln YES 
\i (00:47:53) FORM vf_vis all_all_visible_pln NO 
\i (00:47:53) FORM vf_vis all_all_visible NO 
\i (00:47:54) FORM vf_vis all_all_visible YES 
\i (00:47:55) FORM vf_vis all_all_visible_pln YES 
\i (00:47:58) setwindow pcb
\i (00:47:58) zoom in 1 
\i (00:47:58) setwindow pcb
\i (00:47:58) zoom in -51.7561 -42.5892
\i (00:47:58) trapsize 479
\i (00:47:58) zoom in 1 
\i (00:47:58) setwindow pcb
\i (00:47:58) zoom in -51.6891 -42.8094
\i (00:47:58) trapsize 239
\i (00:47:59) zoom in 1 
\i (00:47:59) setwindow pcb
\i (00:47:59) zoom in -51.6556 -42.4503
\i (00:47:59) trapsize 120
\i (00:47:59) zoom in 1 
\i (00:47:59) setwindow pcb
\i (00:47:59) zoom in -51.6316 -42.4288
\i (00:47:59) trapsize 60
\i (00:48:00) zoom out 1 
\i (00:48:00) setwindow pcb
\i (00:48:00) zoom out -51.6077 -42.4168
\i (00:48:00) trapsize 120
\i (00:48:03) zoom out 1 
\i (00:48:03) setwindow pcb
\i (00:48:03) zoom out -51.7296 -42.5891
\i (00:48:03) trapsize 239
\i (00:48:04) zoom out 1 
\i (00:48:04) setwindow pcb
\i (00:48:04) zoom out -51.5047 -42.6178
\i (00:48:04) trapsize 479
\i (00:48:04) zoom out 1 
\i (00:48:04) setwindow pcb
\i (00:48:04) zoom out -51.5047 -42.6177
\i (00:48:04) trapsize 957
\i (00:48:04) zoom out 1 
\i (00:48:04) setwindow pcb
\i (00:48:04) zoom out -51.5048 -42.6177
\i (00:48:04) trapsize 1915
\i (00:48:04) zoom out 1 
\i (00:48:04) setwindow pcb
\i (00:48:04) zoom out -51.5049 -42.6177
\i (00:48:04) trapsize 3829
\i (00:48:05) zoom out 1 
\i (00:48:05) setwindow pcb
\i (00:48:05) zoom out -48.7476 -46.6004
\i (00:48:05) trapsize 7659
\i (00:48:06) pick grid 21.7150 -45.2218
\t (00:48:06) last pick:  21.7170  -45.2120
\i (00:48:06) zoom in 1 
\i (00:48:06) setwindow pcb
\i (00:48:06) zoom in -49.9732 -42.7709
\i (00:48:06) trapsize 3829
\i (00:48:06) zoom in 1 
\i (00:48:06) setwindow pcb
\i (00:48:06) zoom in -49.9732 -42.7709
\i (00:48:06) trapsize 1915
\i (00:48:06) zoom in 1 
\i (00:48:06) setwindow pcb
\i (00:48:06) zoom in -49.9348 -42.7709
\i (00:48:06) trapsize 957
\i (00:48:07) zoom in 1 
\i (00:48:07) setwindow pcb
\i (00:48:07) zoom in -51.8687 -42.0050
\i (00:48:07) trapsize 479
\i (00:48:07) zoom in 1 
\i (00:48:07) setwindow pcb
\i (00:48:07) zoom in -51.8687 -42.0050
\i (00:48:07) trapsize 239
\i (00:48:07) zoom in 1 
\i (00:48:07) setwindow pcb
\i (00:48:07) zoom in -51.8687 -42.0049
\i (00:48:07) trapsize 120
\i (00:48:09) zoom in 1 
\i (00:48:09) setwindow pcb
\i (00:48:09) zoom in -51.6245 -42.3687
\i (00:48:09) trapsize 60
\i (00:48:17) pick grid -51.6389 -42.3639
\t (00:48:17) last pick:  -51.6382  -42.3672
\i (00:48:19) zoom in 1 
\i (00:48:19) setwindow pcb
\i (00:48:19) zoom in -51.6389 -42.3639
\i (00:48:19) trapsize 30
\i (00:48:19) zoom in 1 
\i (00:48:19) setwindow pcb
\i (00:48:19) zoom in -51.6389 -42.3638
\i (00:48:19) trapsize 15
\i (00:48:19) zoom out 1 
\i (00:48:19) setwindow pcb
\i (00:48:19) zoom out -51.6388 -42.3638
\i (00:48:19) trapsize 30
\i (00:48:20) zoom out 1 
\i (00:48:20) setwindow pcb
\i (00:48:20) zoom out -51.6389 -42.3637
\i (00:48:20) trapsize 60
\i (00:48:20) zoom out 1 
\i (00:48:20) setwindow pcb
\i (00:48:20) zoom out -51.6389 -42.3637
\i (00:48:20) trapsize 120
\i (00:48:21) zoom out 1 
\i (00:48:21) setwindow pcb
\i (00:48:21) zoom out -51.6316 -42.3638
\i (00:48:21) trapsize 239
\i (00:48:23) setwindow form.vf_vis
\i (00:48:23) FORM vf_vis 4 all_colorvisible NO 
\i (00:48:26) FORM vf_vis 6 all_colorvisible NO 
\i (00:48:29) FORM vf_vis 7 all_colorvisible NO 
\i (00:48:33) setwindow pcb
\i (00:48:33) pick grid -51.0715 -42.5935
\t (00:48:33) last pick:  -51.0794  -42.5958
\i (00:48:33) zoom out 1 
\i (00:48:33) setwindow pcb
\i (00:48:33) zoom out -51.0715 -42.5935
\i (00:48:33) trapsize 479
\i (00:48:34) zoom out 1 
\i (00:48:34) setwindow pcb
\i (00:48:34) zoom out -51.0715 -42.6031
\i (00:48:34) trapsize 958
\i (00:48:35) zoom out 1 
\i (00:48:35) setwindow pcb
\i (00:48:35) zoom out -51.0524 -42.6031
\i (00:48:35) trapsize 1915
\i (00:48:39) zoom out 1 
\i (00:48:39) setwindow pcb
\i (00:48:39) zoom out -49.0224 -41.7989
\i (00:48:39) trapsize 3830
\i (00:48:41) zoom in 1 
\i (00:48:41) setwindow pcb
\i (00:48:41) zoom in -48.5627 -41.7988
\i (00:48:41) trapsize 1915
\i (00:48:41) zoom in 1 
\i (00:48:41) setwindow pcb
\i (00:48:41) zoom in -48.5627 -41.7988
\i (00:48:41) trapsize 958
\i (00:48:44) setwindow form.find
\i (00:48:44) FORM find all_on  
\i (00:48:57) setwindow form.vf_vis
\i (00:48:57) FORM vf_vis 3 all_colorvisible NO 
\i (00:48:57) FORM vf_vis 2 all_colorvisible NO 
\i (00:48:58) FORM vf_vis 8 all_colorvisible NO 
\i (00:49:11) setwindow pcb
\i (00:49:11) pick grid -50.0373 -38.9645
\t (00:49:11) last pick:  -50.0380  -38.9636
\i (00:49:14) pick grid -49.3095 -38.6581
\t (00:49:14) last pick:  -49.3014  -38.6588
\i (00:49:16) show element 
\i (00:49:16) generaledit 
\i (00:49:18) setwindow text
\i (00:49:18) close 
\i (00:49:20) setwindow pcb
\i (00:49:20) pick grid -49.6543 -38.6964
\t (00:49:20) last pick:  -49.6570  -38.6842
\i (00:49:21) pick grid -49.9224 -38.7921
\t (00:49:21) last pick:  -49.9110  -38.7858
\i (00:49:23) pick grid -49.6160 -36.6473
\t (00:49:23) last pick:  -49.6062  -36.6522
\i (00:49:23) prepopup -49.6160 -36.6473
\i (00:49:24) pick grid -49.8649 -36.5324
\t (00:49:24) last pick:  -49.8602  -36.5252
\i (00:49:25) show element 
\i (00:49:28) pick grid -60.3595 -35.4599
\t (00:49:28) last pick:  -60.3504  -35.4584
\i (00:49:34) setwindow text
\i (00:49:34) close 
\i (00:49:35) setwindow pcb
\i (00:49:35) pick grid -49.4436 -38.6964
\t (00:49:35) last pick:  -49.4538  -38.6842
\i (00:49:37) setwindow text
\i (00:49:37) close 
\i (00:49:38) setwindow pcb
\i (00:49:38) prepopup -49.5202 -35.9004
\i (00:49:39) cancel 
\i (00:49:39) generaledit 
\i (00:49:40) zoom in 1 
\i (00:49:40) setwindow pcb
\i (00:49:40) zoom in -50.5160 -42.6606
\i (00:49:40) trapsize 479
\i (00:49:40) zoom in 1 
\i (00:49:40) setwindow pcb
\i (00:49:40) zoom in -50.5160 -42.6605
\i (00:49:40) trapsize 239
\i (00:49:40) zoom in 1 
\i (00:49:40) setwindow pcb
\i (00:49:40) zoom in -50.5160 -42.6605
\i (00:49:40) trapsize 120
\i (00:49:41) zoom in 1 
\i (00:49:41) setwindow pcb
\i (00:49:41) zoom in -51.7321 -42.3397
\i (00:49:41) trapsize 60
\i (00:49:44) zoom out 1 
\i (00:49:44) setwindow pcb
\i (00:49:44) zoom out -51.7105 -42.3062
\i (00:49:44) trapsize 120
\i (00:49:53) zoom out 1 
\i (00:49:53) setwindow pcb
\i (00:49:53) zoom out -50.8224 -42.5528
\i (00:49:53) trapsize 239
\i (00:49:54) zoom in 1 
\i (00:49:54) setwindow pcb
\i (00:49:54) zoom in -51.0186 -42.5863
\i (00:49:54) trapsize 120
\i (00:49:54) zoom in 1 
\i (00:49:54) setwindow pcb
\i (00:49:54) zoom in -51.0186 -42.5862
\i (00:49:54) trapsize 60
\i (00:49:55) zoom out 1 
\i (00:49:55) setwindow pcb
\i (00:49:55) zoom out -51.0114 -42.5814
\i (00:49:55) trapsize 120
\i (00:49:55) zoom out 1 
\i (00:49:55) setwindow pcb
\i (00:49:55) zoom out -51.0067 -42.5814
\i (00:49:55) trapsize 239
\i (00:49:56) pick grid -51.0832 -42.6579
\t (00:49:56) last pick:  -51.0794  -42.6466
\i (00:50:00) setwindow form.find
\i (00:50:00) FORM find all_off  
\i (00:50:01) FORM find pins YES 
\i (00:50:05) FORM find vias YES 
\i (00:50:09) FORM find vias NO 
\i (00:50:09) FORM find pins NO 
\i (00:50:14) setwindow pcb
\i (00:50:14) shape edit boundary 
\i (00:50:17) setwindow form.find
\i (00:50:17) FORM find all_on  
\i (00:50:18) FORM find voids NO 
\i (00:50:19) setwindow pcb
\i (00:50:19) pick grid -51.5572 -42.0499
\t (00:50:19) last pick:  -51.5620  -42.0624
\t (00:50:19) Cannot edit Dynamic Shape "P3p3v, Boundary/5-Vcc". Net "P3p3v" has the FIXED property.
\i (00:50:23) prepopup -50.1401 -42.3467
\i (00:50:24) cancel 
\i (00:50:24) generaledit 
\i (00:50:24) pick grid -50.5326 -42.3276
\t (00:50:24) last pick:  -50.5206  -42.3164
\i (00:50:27) shape select 
\i (00:50:29) prepopup -49.5225 -39.7853
\i (00:50:30) cancel 
\i (00:50:30) generaledit 
\i (00:50:30) pick grid -49.5847 -39.6034
\t (00:50:30) last pick:  -49.5808  -39.5986
\i (00:50:35) shape edit boundary 
\i (00:50:38) setwindow form.mini
\i (00:50:38) FORM mini subclass 5-VCC 
\i (00:50:41) setwindow pcb
\i (00:50:41) pick grid -51.6051 -42.0834
\t (00:50:41) last pick:  -51.6128  -42.0878
\t (00:50:41) Cannot edit Dynamic Shape "P3p3v, Boundary/5-Vcc". Net "P3p3v" has the FIXED property.
\i (00:50:42) zoom in 1 
\i (00:50:42) setwindow pcb
\i (00:50:42) zoom in -51.2939 -42.2605
\i (00:50:42) trapsize 120
\i (00:50:42) zoom in 1 
\i (00:50:42) setwindow pcb
\i (00:50:42) zoom in -51.2963 -42.2605
\i (00:50:42) trapsize 60
\i (00:50:42) zoom in 1 
\i (00:50:42) setwindow pcb
\i (00:50:42) zoom in -51.2986 -42.2545
\i (00:50:42) trapsize 30
\i (00:50:42) zoom out 1 
\i (00:50:42) setwindow pcb
\i (00:50:42) zoom out -51.4775 -42.2126
\i (00:50:42) trapsize 60
\i (00:50:43) zoom out 1 
\i (00:50:43) setwindow pcb
\i (00:50:43) zoom out -51.4440 -42.1827
\i (00:50:43) trapsize 120
\i (00:50:44) zoom in 1 
\i (00:50:44) setwindow pcb
\i (00:50:44) zoom in -51.8821 -42.5178
\i (00:50:44) trapsize 60
\i (00:50:44) zoom in 1 
\i (00:50:44) setwindow pcb
\i (00:50:44) zoom in -51.8820 -42.5178
\i (00:50:44) trapsize 30
\i (00:50:45) pick grid -51.8700 -42.5225
\t (00:50:45) last pick:  -51.8668  -42.5196
\t (00:50:45) Cannot edit Dynamic Shape "P3p3v, Boundary/5-Vcc". Net "P3p3v" has the FIXED property.
\i (00:50:51) zoom out 1 
\i (00:50:51) setwindow pcb
\i (00:50:51) zoom out -51.8407 -42.4633
\i (00:50:51) trapsize 60
\i (00:50:51) zoom out 1 
\i (00:50:51) setwindow pcb
\i (00:50:51) zoom out -51.8406 -42.4632
\i (00:50:51) trapsize 120
\i (00:51:04) prepopup -50.3709 -42.4800
\i (00:51:05) cancel 
\i (00:51:06) generaledit 
\i (00:51:07) setwindow text
\i (00:51:07) close 
\i (00:51:15) setwindow pcb
\i (00:51:15) pick grid -50.5480 -42.5997
\t (00:51:15) last pick:  -50.5460  -42.5958
\i (00:51:15) prepopup -50.5648 -42.5088
\i (00:51:16) pick grid -50.6558 -42.5088
\t (00:51:16) last pick:  -50.6476  -42.5196
\i (00:51:16) zoom out 1 
\i (00:51:16) setwindow pcb
\i (00:51:16) zoom out -50.6103 -42.5686
\i (00:51:16) trapsize 239
\i (00:51:18) pick grid -50.7491 -42.6548
\t (00:51:18) last pick:  -50.7492  -42.6466
\i (00:51:19) drc update 
\t (00:51:19) Performing DRC...
\t (00:51:19) Multithreaded DRC update (8 threads).
\t (00:51:20) DRC done; 1 errors detected.
\i (00:51:20) generaledit 
\i (00:51:31) cmgr 
\i (00:51:31) setwindow cmgr
\i (00:51:31) cm newView ( worksheet 53:Electrical 66:Net 25:Routing 26:Wiring )
\i (00:51:32) cm newView ( worksheet 55:Physical "56:Physical Constraint Set" "57:All Layers" "58:All Layers" )
\i (00:51:32) cm newView ( worksheet 55:Physical 61:Net "62:All Layers" "63:All Layers" )
\i (00:51:32) cm newView ( worksheet "171:Same Net Spacing" 189:Net "190:All Layers" 191:Line )
\i (00:51:32) cm newView ( worksheet 144:Properties 14:Net "67:Electrical Properties" "73:Electrical Properties" )
\i (00:51:32) cm newView ( worksheet 144:Properties 14:Net "219:Ratsnest Bundle Properties" "220:Ratsnest Bundle Properties" )
\i (00:51:33) cm newView ( worksheet 144:Properties 38:Component "39:Component Properties" 40:General )
\i (00:51:33) cm newView ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (00:51:33) setwindow pcb
\i (00:51:33) generaledit 
\i (00:51:38) setwindow cmgr
\i (00:51:38) cm select ( frame ( workbook 144:Properties 38:Component "39:Component Properties" ) )
\i (00:51:39) cm select ( frame ( workbook 144:Properties 14:Net "36:General Properties" ) )
\i (00:51:43) cm scope Design "STANDARD"
\i (00:51:43) cm putValue ( Net "P3P3V" ) FIXED (Clear) 0
\i (00:51:43) cm endUndoBlock
\i (00:51:45) setwindow pcb
\i (00:51:45) pick grid -49.6910 -42.3675
\t (00:51:45) last pick:  -49.6824  -42.3672
\i (00:51:46) zoom in 1 
\i (00:51:46) setwindow pcb
\i (00:51:46) zoom in -50.7970 -42.2526
\i (00:51:46) trapsize 120
\i (00:51:46) zoom in 1 
\i (00:51:46) setwindow pcb
\i (00:51:46) zoom in -50.7969 -42.2526
\i (00:51:46) trapsize 60
\i (00:51:46) zoom out 1 
\i (00:51:46) setwindow pcb
\i (00:51:46) zoom out -50.8651 -42.2562
\i (00:51:46) trapsize 120
\i (00:51:51) zoom in 1 
\i (00:51:51) setwindow pcb
\i (00:51:51) zoom in -51.8610 -42.4740
\i (00:51:51) trapsize 60
\i (00:51:52) zoom in 1 
\i (00:51:52) setwindow pcb
\i (00:51:52) zoom in -51.8993 -42.4776
\i (00:51:52) trapsize 30
\i (00:51:55) zoom out 1 
\i (00:51:55) setwindow pcb
\i (00:51:55) zoom out -51.7771 -42.2501
\i (00:51:55) trapsize 60
\i (00:51:58) shape edit boundary 
\i (00:52:00) pick grid -51.6132 -42.1042
\t (00:52:00) last pick:  -51.6128  -42.1132
\i (00:52:00) setwindow cmgr
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\i (00:52:00) cm expand ( row ( Design "STANDARD" ) )
\t (00:52:01) Pick the edit starting point on the shape boundary.
\i (00:52:10) setwindow pcb
\i (00:52:10) zoom out 1 
\i (00:52:10) setwindow pcb
\i (00:52:10) zoom out -51.8693 -42.5015
\i (00:52:10) trapsize 120
\i (00:52:11) zoom out 1 
\i (00:52:11) setwindow pcb
\i (00:52:11) zoom out -51.8311 -42.5327
\i (00:52:11) trapsize 239
\i (00:52:12) zoom out 1 
\i (00:52:12) setwindow pcb
\i (00:52:12) zoom out -52.2763 -42.7769
\i (00:52:12) trapsize 479
\i (00:52:13) zoom in 1 
\i (00:52:13) setwindow pcb
\i (00:52:13) zoom in -52.3051 -42.0299
\i (00:52:13) trapsize 239
\i (00:52:13) zoom in 1 
\i (00:52:13) setwindow pcb
\i (00:52:13) zoom in -52.3051 -42.0299
\i (00:52:13) trapsize 120
\i (00:52:13) zoom in 1 
\i (00:52:13) setwindow pcb
\i (00:52:13) zoom in -52.3051 -42.0275
\i (00:52:13) trapsize 60
\i (00:52:14) zoom out 1 
\i (00:52:14) setwindow pcb
\i (00:52:14) zoom out -52.0143 -42.1137
\i (00:52:14) trapsize 120
\i (00:52:18) setwindow form.vf_vis
\i (00:52:18) FORM vf_vis 5 drc_colorvisible 0 
\i (00:52:19) setwindow pcb
\i (00:52:19) zoom in 1 
\i (00:52:19) setwindow pcb
\i (00:52:19) zoom in -51.7748 -42.1830
\i (00:52:19) trapsize 60
\i (00:52:19) zoom in 1 
\i (00:52:19) setwindow pcb
\i (00:52:19) zoom in -51.7760 -42.1830
\i (00:52:19) trapsize 30
\i (00:52:19) zoom out 1 
\i (00:52:19) setwindow pcb
\i (00:52:19) zoom out -51.7131 -42.2063
\i (00:52:19) trapsize 60
\i (00:52:19) zoom out 1 
\i (00:52:19) setwindow pcb
\i (00:52:19) zoom out -51.7131 -42.2063
\i (00:52:19) trapsize 120
\i (00:52:20) zoom in 1 
\i (00:52:20) setwindow pcb
\i (00:52:20) zoom in -51.5934 -42.4530
\i (00:52:20) trapsize 60
\i (00:52:20) zoom in 1 
\i (00:52:20) setwindow pcb
\i (00:52:20) zoom in -51.5933 -42.4529
\i (00:52:20) trapsize 30
\i (00:52:23) zoom out 1 
\i (00:52:23) setwindow pcb
\i (00:52:23) zoom out -51.5903 -42.4295
\i (00:52:23) trapsize 60
\i (00:52:23) zoom out 1 
\i (00:52:23) setwindow pcb
\i (00:52:23) zoom out -51.5819 -42.4188
\i (00:52:23) trapsize 120
\i (00:52:23) zoom out 1 
\i (00:52:23) setwindow pcb
\i (00:52:23) zoom out -51.3688 -42.7012
\i (00:52:23) trapsize 239
\i (00:52:25) zoom in 1 
\i (00:52:25) setwindow pcb
\i (00:52:25) zoom in -51.7039 -42.6582
\i (00:52:25) trapsize 120
\i (00:52:25) zoom in 1 
\i (00:52:25) setwindow pcb
\i (00:52:25) zoom in -51.7972 -42.6678
\i (00:52:25) trapsize 60
\i (00:52:26) zoom in 1 
\i (00:52:26) setwindow pcb
\i (00:52:26) zoom in -51.6213 -42.3434
\i (00:52:26) trapsize 30
\i (00:52:26) zoom in 1 
\i (00:52:26) setwindow pcb
\i (00:52:26) zoom in -51.6219 -42.3410
\i (00:52:26) trapsize 15
\i (00:52:27) zoom out 1 
\i (00:52:27) setwindow pcb
\i (00:52:27) zoom out -51.6578 -42.3281
\i (00:52:27) trapsize 30
\i (00:52:27) zoom out 1 
\i (00:52:27) setwindow pcb
\i (00:52:27) zoom out -51.6585 -42.3264
\i (00:52:27) trapsize 60
\i (00:52:31) zoom in 1 
\i (00:52:31) setwindow pcb
\i (00:52:31) zoom in -51.9003 -42.3646
\i (00:52:31) trapsize 30
\i (00:52:32) zoom out 1 
\i (00:52:32) setwindow pcb
\i (00:52:32) zoom out -51.8386 -42.3449
\i (00:52:32) trapsize 60
\i (00:52:37) zoom in 1 
\i (00:52:37) setwindow pcb
\i (00:52:37) zoom in -51.8722 -42.5232
\i (00:52:38) trapsize 30
\i (00:52:38) zoom in 1 
\i (00:52:38) setwindow pcb
\i (00:52:38) zoom in -51.8722 -42.5231
\i (00:52:38) trapsize 15
\i (00:52:38) zoom in 1 
\i (00:52:38) setwindow pcb
\i (00:52:38) zoom in -51.8722 -42.5231
\i (00:52:38) trapsize 7
\i (00:52:39) pick grid -51.8692 -42.5233
\t (00:52:39) last pick:  -51.8668  -42.5196
\t (00:52:39) Pick the next vertex or the closing point on the shape.
\i (00:52:40) prepopup -51.8902 -42.5074
\i (00:52:42) oops 
\t (00:52:42) last pick:  -51.6128  -42.1132
\t (00:52:42) Pick the edit starting point on the shape or void boundary.
\i (00:52:42) shape edit boundary 
\t (00:52:42) Pick the edit starting point on the shape or void boundary.
\i (00:52:43) zoom out 1 
\i (00:52:43) setwindow pcb
\i (00:52:43) zoom out -51.8686 -42.5138
\i (00:52:43) trapsize 15
\i (00:52:43) zoom out 1 
\i (00:52:43) setwindow pcb
\i (00:52:43) zoom out -51.8612 -42.5055
\i (00:52:43) trapsize 30
\i (00:52:43) zoom out 1 
\i (00:52:43) setwindow pcb
\i (00:52:43) zoom out -51.7648 -42.3295
\i (00:52:43) trapsize 60
\i (00:52:43) zoom out 1 
\i (00:52:43) setwindow pcb
\i (00:52:43) zoom out -51.7648 -42.3307
\i (00:52:43) trapsize 120
\i (00:52:44) zoom in 1 
\i (00:52:44) setwindow pcb
\i (00:52:44) zoom in -51.5375 -42.1106
\i (00:52:44) trapsize 60
\i (00:52:51) roam start
\i (00:52:52) roam x 80
\i (00:52:52) roam x 16
\i (00:52:52) roam x 80
\i (00:52:52) roam y -16
\i (00:52:52) roam x 80
\i (00:52:52) roam x 96
\i (00:52:52) roam y -16
\i (00:52:52) roam x 64
\i (00:52:52) roam y -16
\i (00:52:52) roam x 32
\i (00:52:52) roam y -16
\i (00:52:52) roam x 48
\i (00:52:52) roam y -16
\i (00:52:52) roam x 48
\i (00:52:52) roam y -32
\i (00:52:52) roam x 112
\i (00:52:52) roam y -16
\i (00:52:52) roam x 80
\i (00:52:52) roam x 48
\i (00:52:52) roam y -16
\i (00:52:52) roam end
\i (00:52:53) zoom out 1 
\i (00:52:53) setwindow pcb
\i (00:52:53) zoom out -50.8466 -42.4882
\i (00:52:53) trapsize 120
\i (00:52:53) zoom out 1 
\i (00:52:53) setwindow pcb
\i (00:52:53) zoom out -50.8466 -42.4882
\i (00:52:53) trapsize 239
\i (00:52:53) zoom out 1 
\i (00:52:53) setwindow pcb
\i (00:52:53) zoom out -50.8466 -42.4883
\i (00:52:53) trapsize 479
\i (00:52:53) zoom in 1 
\i (00:52:53) setwindow pcb
\i (00:52:53) zoom in -51.0190 -43.4074
\i (00:52:53) trapsize 239
\i (00:52:53) zoom in 1 
\i (00:52:53) setwindow pcb
\i (00:52:53) zoom in -51.0238 -43.4122
\i (00:52:53) trapsize 120
\i (00:52:56) pick grid -50.9400 -42.5312
\t (00:52:56) last pick:  -50.9524  -42.5196
\i (00:52:56) zoom in 1 
\i (00:52:56) setwindow pcb
\i (00:52:56) zoom in -51.8137 -42.3253
\i (00:52:56) trapsize 60
\i (00:52:57) zoom out 1 
\i (00:52:57) setwindow pcb
\i (00:52:57) zoom out -51.6677 -42.3169
\i (00:52:57) trapsize 120
\i (00:52:59) zoom in 1 
\i (00:52:59) setwindow pcb
\i (00:52:59) zoom in -51.6677 -42.3170
\i (00:52:59) trapsize 60
\i (00:53:01) setwindow form.find
\i (00:53:01) FORM find all_off  
\i (00:53:02) setwindow pcb
\i (00:53:02) prepopup -51.0525 -42.4462
\i (00:53:03) cancel 
\i (00:53:03) generaledit 
\i (00:53:05) zoom in 1 
\i (00:53:05) setwindow pcb
\i (00:53:05) zoom in -51.7551 -42.2798
\i (00:53:05) trapsize 30
\i (00:53:06) zoom out 1 
\i (00:53:06) setwindow pcb
\i (00:53:06) zoom out -51.7419 -42.2828
\i (00:53:06) trapsize 60
\i (00:53:06) zoom out 1 
\i (00:53:06) setwindow pcb
\i (00:53:06) zoom out -51.7419 -42.2839
\i (00:53:06) trapsize 120
\i (00:53:09) zoom out 1 
\i (00:53:09) setwindow pcb
\i (00:53:09) zoom out -50.0759 -42.1259
\i (00:53:09) trapsize 239
\i (00:53:20) pick grid -50.7940 -42.5377
\t (00:53:20) last pick:  -50.8000  -42.5450
\i (00:53:22) zoom in 1 
\i (00:53:22) setwindow pcb
\i (00:53:22) zoom in -52.0101 -42.4324
\i (00:53:22) trapsize 120
\i (00:53:22) zoom in 1 
\i (00:53:22) setwindow pcb
\i (00:53:22) zoom in -52.0101 -42.4323
\i (00:53:22) trapsize 60
\i (00:53:22) zoom out 1 
\i (00:53:22) setwindow pcb
\i (00:53:22) zoom out -52.0088 -42.4287
\i (00:53:22) trapsize 120
\i (00:53:22) zoom out 1 
\i (00:53:22) setwindow pcb
\i (00:53:22) zoom out -52.0089 -42.4288
\i (00:53:22) trapsize 239
\i (00:53:23) roam start
\i (00:53:23) roam x 48
\i (00:53:23) roam y -32
\i (00:53:23) roam x 48
\i (00:53:23) roam y -16
\i (00:53:23) roam x 32
\i (00:53:23) roam y -16
\i (00:53:23) roam y -32
\i (00:53:23) roam x 16
\i (00:53:23) roam y -16
\i (00:53:24) roam x 16
\i (00:53:24) roam y -32
\i (00:53:24) roam x -32
\i (00:53:24) roam x -32
\i (00:53:24) roam x -64
\i (00:53:24) roam end
\i (00:53:24) zoom in 1 
\i (00:53:24) setwindow pcb
\i (00:53:24) zoom in -51.3385 -42.1231
\i (00:53:24) trapsize 120
\i (00:53:24) zoom in 1 
\i (00:53:24) setwindow pcb
\i (00:53:24) zoom in -51.3385 -42.1231
\i (00:53:24) trapsize 60
\i (00:53:25) zoom in 1 
\i (00:53:25) setwindow pcb
\i (00:53:25) zoom in -51.7167 -42.2129
\i (00:53:25) trapsize 30
\i (00:53:26) zoom out 1 
\i (00:53:26) setwindow pcb
\i (00:53:26) zoom out -51.7244 -42.2200
\i (00:53:26) trapsize 60
\i (00:53:26) zoom out 1 
\i (00:53:26) setwindow pcb
\i (00:53:26) zoom out -51.7305 -42.2188
\i (00:53:26) trapsize 120
\i (00:53:42) setwindow form.vf_vis
\i (00:53:42) FORM vf_vis 4 drc_colorvisible 1 
\i (00:53:44) FORM vf_vis 4 drc_colorvisible 0 
\i (00:53:45) FORM vf_vis 5 drc_colorvisible 1 
\i (00:53:47) setwindow pcb
\i (00:53:47) pick grid -50.9069 -42.5612
\t (00:53:47) last pick:  -50.9016  -42.5704
\i (00:53:48) zoom in 1 
\i (00:53:48) setwindow pcb
\i (00:53:48) zoom in -50.9069 -42.5588
\i (00:53:48) trapsize 60
\i (00:53:49) zoom out 1 
\i (00:53:49) setwindow pcb
\i (00:53:49) zoom out -50.9069 -42.5588
\i (00:53:49) trapsize 120
\i (00:53:52) setwindow form.vf_vis
\i (00:53:52) FORM vf_vis 5 drc_colorvisible 0 
\i (00:53:57) setwindow pcb
\i (00:53:57) move 
\t (00:53:57) Select element(s) to move.
\i (00:53:59) setwindow form.find
\i (00:53:59) FORM find all_off  
\i (00:54:01) FORM find vias YES 
\i (00:54:07) setwindow pcb
\i (00:54:07) prepopup -50.7441 -42.4917
\i (00:54:08) cancel 
\i (00:54:08) generaledit 
\i (00:54:08) pick grid -50.9955 -42.5157
\t (00:54:08) last pick:  -51.0032  -42.5196
\i (00:54:10) setwindow form.find
\i (00:54:10) FORM find vias YES 
\i (00:54:12) setwindow pcb
\i (00:54:12) pick grid -51.3043 -42.5899
\t (00:54:12) last pick:  -51.3080  -42.5958
\i (00:54:12) setwindow cmgr
\i (00:54:12) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:12) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:12) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:12) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:54:12) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:12) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:12) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:13) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:14) setwindow pcb
\i (00:54:14) pick grid -51.0218 -42.5013
\t (00:54:14) last pick:  -51.0286  -42.4942
\i (00:54:23) setwindow cmgr
\i (00:54:23) cm putValue ( Net "GND" ) FIXED (Clear) 0
\i (00:54:23) cm endUndoBlock
\i (00:54:24) setwindow pcb
\i (00:54:24) pick grid -50.8543 -42.6497
\t (00:54:24) last pick:  -50.8508  -42.6466
\i (00:54:26) move 
\t (00:54:26) Select element(s) to move.
\i (00:54:27) setwindow form.find
\i (00:54:27) FORM find all_off  
\i (00:54:28) FORM find vias YES 
\i (00:54:29) setwindow pcb
\i (00:54:29) pick grid -51.3043 -42.6210
\t (00:54:29) last pick:  -51.3080  -42.6212
\i (00:54:29) setwindow cmgr
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:29) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:29) cm expand ( row ( Design "STANDARD" ) )
\t (00:54:29) last pick:  -51.4659  -42.4809
\t (00:54:30) Pick new location for the element(s).
\i (00:54:33) setwindow pcb
\i (00:54:33) prepopup -51.3977 -42.5133
\i (00:54:34) oops 
\t (00:54:34) last pick:  -51.3080  -42.6212
\i (00:54:38) pick grid -51.4527 -42.4893
\t (00:54:38) last pick:  -51.4604  -42.4942
\i (00:54:38) setwindow cmgr
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:38) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\i (00:54:38) cm expand ( row ( Design "STANDARD" ) )
\t (00:54:38) last pick:  -51.4659  -42.4809
\t (00:54:38) Pick new location for the element(s).
\i (00:54:42) setwindow pcb
\i (00:54:42) pick grid -51.4455 -42.4941
\t (00:54:42) last pick:  -51.4350  -42.4942
\i (00:54:46) zoom in 1 
\i (00:54:46) setwindow pcb
\i (00:54:46) zoom in -50.7418 -42.3649
\i (00:54:46) trapsize 60
\i (00:54:46) zoom in 1 
\i (00:54:46) setwindow pcb
\i (00:54:46) zoom in -50.7417 -42.3648
\i (00:54:46) trapsize 30
\i (00:54:46) zoom out 1 
\i (00:54:46) setwindow pcb
\i (00:54:46) zoom out -50.8302 -42.3738
\i (00:54:46) trapsize 60
\i (00:54:47) zoom out 1 
\i (00:54:47) setwindow pcb
\i (00:54:47) zoom out -50.8303 -42.3738
\i (00:54:47) trapsize 120
\i (00:54:47) prepopup -50.9451 -42.4695
\i (00:54:49) done 
\i (00:54:49) generaledit 
\i (00:54:55) setwindow form.find
\i (00:54:55) FORM find all_on  
\i (00:54:58) FORM find all_off  
\i (00:55:00) setwindow pcb
\i (00:55:00) move 
\t (00:55:00) Select element(s) to move.
\i (00:55:02) setwindow form.find
\i (00:55:02) FORM find all_off  
\i (00:55:03) FORM find clines YES 
\i (00:55:05) setwindow pcb
\i (00:55:05) pick grid -51.2037 -42.3331
\t (00:55:05) last pick:  -51.2064  -42.3418
\i (00:55:05) setwindow cmgr
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:05) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:05) cm expand ( row ( Design "STANDARD" ) )
\t (00:55:05) last pick:  -51.2064  -42.3418
\t (00:55:05) Element has no origin, using pick.
\t (00:55:05) Pick new location for the element(s).
\i (00:55:11) setwindow pcb
\i (00:55:11) pick grid -51.1702 -42.3522
\t (00:55:11) last pick:  -51.1810  -42.3418
\i (00:55:12) zoom out 1 
\i (00:55:12) setwindow pcb
\i (00:55:12) zoom out -50.7369 -42.4240
\i (00:55:12) trapsize 239
\i (00:55:13) zoom out 1 
\i (00:55:13) setwindow pcb
\i (00:55:13) zoom out -50.7369 -42.4241
\i (00:55:13) trapsize 479
\i (00:55:13) prepopup -50.2581 -42.4815
\i (00:55:14) cancel 
\i (00:55:14) generaledit 
\i (00:55:15) zoom in 1 
\i (00:55:15) setwindow pcb
\i (00:55:15) zoom in -50.4879 -42.5294
\i (00:55:15) trapsize 239
\i (00:55:15) zoom in 1 
\i (00:55:15) setwindow pcb
\i (00:55:15) zoom in -50.5070 -42.5293
\i (00:55:15) trapsize 120
\i (00:55:16) prepopup -50.8733 -42.4646
\i (00:55:18) pick grid -50.9618 -42.5556
\t (00:55:18) last pick:  -50.9524  -42.5450
\i (00:55:21) delete 
\i (00:55:23) setwindow form.find
\i (00:55:23) FORM find all_off  
\i (00:55:23) FORM find clines YES 
\i (00:55:25) setwindow pcb
\i (00:55:25) prepopup -50.8302 -42.4958
\i (00:55:26) cancel 
\i (00:55:26) generaledit 
\i (00:55:28) setwindow form.find
\i (00:55:28) FORM find clines YES 
\i (00:55:29) setwindow pcb
\i (00:55:29) pick grid -51.2252 -42.3282
\t (00:55:29) last pick:  -51.2318  -42.3164
\i (00:55:29) setwindow cmgr
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:29) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:29) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) setwindow pcb
\i (00:55:33) show element 
\i (00:55:33) generaledit 
\i (00:55:33) setwindow cmgr
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:42) setwindow text
\i (00:55:42) close 
\i (00:55:44) setwindow pcb
\i (00:55:44) pick grid -50.7991 -42.5436
\t (00:55:44) last pick:  -50.8000  -42.5450
\i (00:55:49) delete 
\i (00:55:50) setwindow form.find
\i (00:55:50) FORM find clines YES 
\i (00:55:51) FORM find vias NO 
\i (00:55:52) setwindow pcb
\i (00:55:52) pick grid -51.2467 -42.3641
\t (00:55:52) last pick:  -51.2572  -42.3672
\t (00:55:52) Connect Line "Gnd, Etch/Top"
\i (00:55:52) setwindow cmgr
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) cm expand ( row ( Design "STANDARD" ) )
\i (00:55:52) setwindow pcb
\i (00:55:52) prepopup -50.8254 -42.5173
\i (00:55:53) done 
\i (00:55:53) generaledit 
\i (00:56:01) pick grid -50.9666 -42.4838
\t (00:56:01) last pick:  -50.9778  -42.4942
\i (00:56:03) add connect 
\t (00:56:03) Pick first element.
\i (00:56:12) setwindow form.mini
\i (00:56:12) FORM mini alt_subclass TOP 
\t (00:56:12) Pick first element.
\i (00:56:13) setwindow pcb
\i (00:56:13) pick grid -51.4334 -42.4838
\t (00:56:13) last pick:  -51.4350  -42.4942
\t (00:56:13) Target Symbol Pin is defined on TOP.
\t (00:56:13) last pick:  -51.4350  -42.4942
\i (00:56:13) mouse_pos -51.2204 -42.1989
\i (00:56:14) mouse_pos -51.2347 -42.0888
\i (00:56:14) mouse_pos -51.2108 -42.0816
\i (00:56:15) mouse_pos -51.2563 -42.1391
\i (00:56:15) mouse_pos -51.2180 -42.1870
\i (00:56:15) mouse_pos -50.6985 -42.1367
\i (00:56:15) mouse_pos -50.7081 -42.2061
\i (00:56:15) mouse_pos -50.7081 -42.2612
\i (00:56:16) prepopup -50.5381 -42.4192
\i (00:56:17) oops 
\t (00:56:17) last pick:  -51.4350  -42.4942
\t (00:56:17) Pick first element.
\i (00:56:19) setwindow form.mini
\i (00:56:19) FORM mini lock_direction 45 
\i (00:56:20) setwindow pcb
\i (00:56:20) pick grid -51.4262 -42.5053
\t (00:56:20) last pick:  -51.4350  -42.4942
\i (00:56:20) setwindow cmgr
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:20) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:20) cm expand ( row ( Design "STANDARD" ) )
\t (00:56:20) Target Symbol Pin is defined on TOP.
\t (00:56:20) last pick:  -51.4350  -42.4942
\i (00:56:20) setwindow pcb
\i (00:56:20) mouse_pos -51.2084 -42.2372
\i (00:56:22) mouse_pos -51.1486 -42.2540
\i (00:56:22) mouse_pos -51.0911 -42.2492
\i (00:56:27) mouse_pos -51.3161 -42.2899
\i (00:56:28) mouse_pos -50.8398 -42.2516
\i (00:56:29) mouse_pos -51.0001 -42.2612
\i (00:56:32) mouse_pos -51.0313 -42.2516
\i (00:56:35) mouse_pos -50.8086 -42.2875
\i (00:56:36) prepopup -50.7464 -42.3138
\i (00:56:37) oops 
\t (00:56:37) last pick:  -51.4350  -42.4942
\t (00:56:37) Pick first element.
\i (00:56:45) setwindow form.mini
\i (00:56:45) FORM mini acon_line_width 0.3801 
\i (00:56:46) setwindow pcb
\i (00:56:46) pick grid -51.4526 -42.4838
\t (00:56:46) last pick:  -51.4604  -42.4942
\t (00:56:46) last pick:  -51.4350  -42.4942
\i (00:56:46) setwindow cmgr
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:46) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\i (00:56:46) cm expand ( row ( Design "STANDARD" ) )
\t (00:56:46) Target Symbol Pin is defined on TOP.
\t (00:56:46) last pick:  -51.4350  -42.4942
\i (00:56:46) setwindow pcb
\i (00:56:46) mouse_pos -51.2108 -42.2396
\i (00:56:48) mouse_pos -51.0791 -42.2923
\i (00:56:49) mouse_pos -50.9331 -42.2468
\i (00:56:50) pick grid -50.9642 -41.9835
\t (00:56:50) last pick:  -50.9524  -41.9862
\t (00:56:50) No DRC errors detected.
\t (00:56:50) Pick first element.
\i (00:56:51) prepopup -50.6889 -42.4168
\i (00:56:51) done 
\i (00:56:52) generaledit 
\i (00:56:52) pick grid -50.8709 -42.4670
\t (00:56:52) last pick:  -50.8762  -42.4688
\i (00:56:53) drc update 
\t (00:56:53) Performing DRC...
\t (00:56:54) Multithreaded DRC update (8 threads).
\t (00:56:54) No DRC errors detected.
\i (00:56:54) generaledit 
\i (00:56:55) pick grid -50.8350 -42.4311
\t (00:56:55) last pick:  -50.8254  -42.4434
\i (00:56:56) zoom out 1 
\i (00:56:56) setwindow pcb
\i (00:56:56) zoom out -50.8398 -42.4311
\i (00:56:56) trapsize 239
\i (00:56:56) zoom out 1 
\i (00:56:56) setwindow pcb
\i (00:56:56) zoom out -50.8397 -42.4311
\i (00:56:56) trapsize 479
\i (00:56:57) zoom out 1 
\i (00:56:57) setwindow pcb
\i (00:56:57) zoom out -51.3855 -42.3833
\i (00:56:57) trapsize 958
\i (00:56:57) zoom in 1 
\i (00:56:57) setwindow pcb
\i (00:56:57) zoom in -50.4088 -42.5748
\i (00:56:57) trapsize 479
\i (00:56:57) zoom in 1 
\i (00:56:57) setwindow pcb
\i (00:56:57) zoom in -50.4184 -42.5748
\i (00:56:57) trapsize 239
\i (00:56:58) zoom in 1 
\i (00:56:58) setwindow pcb
\i (00:56:58) zoom in -50.4758 -42.5652
\i (00:56:58) trapsize 120
\i (00:56:58) zoom out 1 
\i (00:56:58) setwindow pcb
\i (00:56:58) zoom out -50.7175 -42.5652
\i (00:56:58) trapsize 239
\i (00:56:58) zoom out 1 
\i (00:56:58) setwindow pcb
\i (00:56:58) zoom out -50.7175 -42.5652
\i (00:56:58) trapsize 479
\i (00:57:04) zoom out 1 
\i (00:57:04) setwindow pcb
\i (00:57:04) zoom out -50.6218 -42.5461
\i (00:57:04) trapsize 958
\i (00:57:04) zoom out 1 
\i (00:57:04) setwindow pcb
\i (00:57:04) zoom out -50.6218 -42.5460
\i (00:57:04) trapsize 1915
\i (00:57:10) setwindow cmgr
\i (00:57:10) cm putValue ( Net "GND" ) FIXED On 0
\i (00:57:10) cm endUndoBlock
\i (00:57:16) cm putValue ( Net "P3P3V" ) FIXED On 0
\i (00:57:16) cm endUndoBlock
\i (00:57:37) setwindow pcb
\i (00:57:37) xhilite 
\i (00:57:37) xNet P1_C2 
\i (00:57:37) xname_flush 
\i (00:57:37) trapsize 2056
\i (00:57:37) setwindow cmgr
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Bus "P1_" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Bus "P1_" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Bus "P1_" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Bus "P1_" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:37) cm expand ( row ( Bus "P1_" ) )
\i (00:57:37) cm expand ( row ( Design "STANDARD" ) )
\t (00:57:37) Net "P1_C2" highlighted.
\i (00:57:37) setwindow pcb
\i (00:57:37) done 
\i (00:57:37) generaledit 
\i (00:57:39) xdehilite 
\i (00:57:39) xNet P1_C2 
\i (00:57:39) xname_flush 
\t (00:57:39) Net "P1_C2" dehighlighted.
\i (00:57:39) done 
\i (00:57:39) generaledit 
\i (00:57:41) xhilite 
\i (00:57:41) xNet P1_C3 
\i (00:57:41) xname_flush 
\i (00:57:41) trapsize 2018
\i (00:57:41) setwindow cmgr
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Bus "P1_" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Bus "P1_" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Bus "P1_" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Bus "P1_" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:41) cm expand ( row ( Bus "P1_" ) )
\i (00:57:41) cm expand ( row ( Design "STANDARD" ) )
\t (00:57:41) Net "P1_C3" highlighted.
\i (00:57:41) setwindow pcb
\i (00:57:41) done 
\i (00:57:42) generaledit 
\i (00:57:43) xdehilite 
\i (00:57:44) xNet P1_C3 
\i (00:57:44) xname_flush 
\t (00:57:44) Net "P1_C3" dehighlighted.
\i (00:57:44) done 
\i (00:57:44) xhilite 
\i (00:57:44) xNet P1_C4 
\i (00:57:44) xname_flush 
\i (00:57:44) trapsize 1990
\i (00:57:44) setwindow cmgr
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Bus "P1_" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Bus "P1_" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Bus "P1_" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Bus "P1_" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:44) cm expand ( row ( Bus "P1_" ) )
\i (00:57:44) cm expand ( row ( Design "STANDARD" ) )
\t (00:57:44) Net "P1_C4" highlighted.
\i (00:57:44) setwindow pcb
\i (00:57:44) done 
\i (00:57:44) generaledit 
\i (00:57:58) xdehilite 
\i (00:57:58) xNet P1_C4 
\i (00:57:58) xname_flush 
\t (00:57:58) Net "P1_C4" dehighlighted.
\i (00:57:58) done 
\i (00:57:58) generaledit 
\i (00:57:59) xhilite 
\i (00:57:59) xNet P1_C5 
\i (00:57:59) xname_flush 
\i (00:57:59) trapsize 2397
\i (00:57:59) setwindow cmgr
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Bus "P1_" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Bus "P1_" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Bus "P1_" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Bus "P1_" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\i (00:57:59) cm expand ( row ( Bus "P1_" ) )
\i (00:57:59) cm expand ( row ( Design "STANDARD" ) )
\t (00:57:59) Net "P1_C5" highlighted.
\i (00:57:59) setwindow pcb
\i (00:57:59) done 
\i (00:57:59) generaledit 
\i (00:58:02) setwindow form.find
\i (00:58:02) FORM find all_off  
\i (00:58:03) setwindow pcb
\i (00:58:03) pick grid -72.3199 -49.6878
\t (00:58:03) last pick:  -72.3138  -49.6824
\i (00:58:03) zoom in 1 
\i (00:58:03) setwindow pcb
\i (00:58:03) zoom in -72.3678 -49.6398
\i (00:58:03) trapsize 1199
\i (00:58:04) zoom in 1 
\i (00:58:04) setwindow pcb
\i (00:58:04) zoom in -72.3678 -49.6398
\i (00:58:04) trapsize 599
\i (00:58:04) zoom in 1 
\i (00:58:04) setwindow pcb
\i (00:58:04) zoom in -72.3679 -49.6398
\i (00:58:04) trapsize 300
\i (00:58:04) zoom out 1 
\i (00:58:04) setwindow pcb
\i (00:58:04) zoom out -72.2960 -49.5618
\i (00:58:04) trapsize 599
\i (00:58:05) zoom out 1 
\i (00:58:05) setwindow pcb
\i (00:58:05) zoom out -72.2240 -49.4899
\i (00:58:05) trapsize 1199
\i (00:58:05) zoom out 1 
\i (00:58:05) setwindow pcb
\i (00:58:05) zoom out -72.0084 -49.2263
\i (00:58:05) trapsize 2397
\i (00:58:06) zoom out 1 
\i (00:58:06) setwindow pcb
\i (00:58:06) zoom out -72.1043 -49.2263
\i (00:58:06) trapsize 4794
\i (00:58:08) setwindow form.vf_vis
\i (00:58:08) FORM vf_vis all_all_visible YES 
\i (00:58:10) FORM vf_vis all_all_visible_pln YES 
\i (00:58:11) FORM vf_vis all_all_visible_pln NO 
\i (00:58:11) setwindow pcb
\i (00:58:11) zoom in 1 
\i (00:58:11) setwindow pcb
\i (00:58:11) zoom in -71.8167 -46.9251
\i (00:58:11) trapsize 2397
\i (00:58:11) zoom in 1 
\i (00:58:11) setwindow pcb
\i (00:58:11) zoom in -71.8167 -46.9251
\i (00:58:11) trapsize 1199
\i (00:58:13) zoom in 1 
\i (00:58:13) setwindow pcb
\i (00:58:13) zoom in -73.0391 -49.2263
\i (00:58:13) trapsize 599
\i (00:58:14) zoom in 1 
\i (00:58:14) setwindow pcb
\i (00:58:14) zoom in -73.0511 -49.2262
\i (00:58:14) trapsize 300
\i (00:58:15) zoom out 1 
\i (00:58:15) setwindow pcb
\i (00:58:15) zoom out -72.9732 -49.0105
\i (00:58:15) trapsize 599
\i (00:58:16) zoom out 1 
\i (00:58:16) setwindow pcb
\i (00:58:16) zoom out -62.7018 -48.9386
\i (00:58:16) trapsize 1199
\i (00:58:17) roam start
\i (00:58:17) roam x 112
\i (00:58:17) roam x 64
\i (00:58:17) roam x 32
\i (00:58:17) roam x 32
\i (00:58:17) roam x 32
\i (00:58:17) roam x 48
\i (00:58:17) roam x 64
\i (00:58:17) roam x 160
\i (00:58:17) roam x 112
\i (00:58:18) roam x 96
\i (00:58:18) roam end
\i (00:58:18) zoom in 1 
\i (00:58:18) setwindow pcb
\i (00:58:18) zoom in -48.2962 -48.2194
\i (00:58:18) trapsize 599
\i (00:58:18) zoom in 1 
\i (00:58:18) setwindow pcb
\i (00:58:18) zoom in -48.3082 -48.2074
\i (00:58:18) trapsize 300
\i (00:58:19) zoom in 1 
\i (00:58:19) setwindow pcb
\i (00:58:19) zoom in -48.5719 -47.9557
\i (00:58:19) trapsize 150
\i (00:58:22) delete 
\i (00:58:23) setwindow form.find
\i (00:58:23) FORM find all_off  
\i (00:58:24) FORM find clines YES 
\i (00:58:25) setwindow pcb
\i (00:58:25) pick grid -49.0722 -48.0905
\t (00:58:25) last pick:  -49.0728  -48.0822
\t (00:58:25) Connect Line "P1_C5, Etch/Top"
\i (00:58:25) setwindow cmgr
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Bus "P1_" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Bus "P1_" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Bus "P1_" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Bus "P1_" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:25) cm expand ( row ( Bus "P1_" ) )
\i (00:58:25) cm expand ( row ( Design "STANDARD" ) )
\i (00:58:26) setwindow pcb
\i (00:58:26) pick grid -48.6408 -47.6261
\t (00:58:26) last pick:  -48.6410  -47.6250
\t (00:58:26) Connect Line "P1_C5, Etch/6-Sig"
\i (00:58:27) prepopup -48.4071 -47.7280
\i (00:58:27) done 
\i (00:58:28) generaledit 
\i (00:58:30) delete 
\i (00:58:31) setwindow form.find
\i (00:58:31) FORM find all_off  
\i (00:58:32) FORM find vias YES 
\i (00:58:33) setwindow pcb
\i (00:58:33) pick grid -49.4767 -48.3362
\t (00:58:33) last pick:  -49.4792  -48.3362
\t (00:58:33) Via "Not On A Net, Via16c8, (-49.4659 -48.4809)"
\i (00:58:33) prepopup -49.4767 -48.1534
\i (00:58:33) done 
\i (00:58:34) generaledit 
\i (00:58:34) zoom out 1 
\i (00:58:34) setwindow pcb
\i (00:58:34) zoom out -49.4827 -48.1534
\i (00:58:34) trapsize 300
\i (00:58:35) zoom out 1 
\i (00:58:35) setwindow pcb
\i (00:58:35) zoom out -49.4289 -48.1115
\i (00:58:35) trapsize 599
\i (00:58:35) zoom out 1 
\i (00:58:35) setwindow pcb
\i (00:58:35) zoom out -49.0573 -47.9917
\i (00:58:35) trapsize 1199
\i (00:58:35) zoom out 1 
\i (00:58:35) setwindow pcb
\i (00:58:35) zoom out -49.0335 -47.9198
\i (00:58:35) trapsize 2397
\i (00:58:36) roam start
\i (00:58:36) roam x 32
\i (00:58:36) roam y -64
\i (00:58:36) roam x 192
\i (00:58:36) roam y -224
\i (00:58:36) zoom in 1 
\i (00:58:36) setwindow pcb
\i (00:58:36) zoom in -37.4854 -27.2502
\i (00:58:36) trapsize 1199
\i (00:58:36) roam x 144
\i (00:58:36) roam y -176
\i (00:58:36) roam x 160
\i (00:58:36) roam y -176
\i (00:58:36) roam x 144
\i (00:58:36) roam y -128
\i (00:58:36) roam x 160
\i (00:58:36) roam y -96
\i (00:58:36) roam x 64
\i (00:58:36) roam y -32
\i (00:58:36) roam x 32
\i (00:58:36) roam y 32
\i (00:58:36) roam x -16
\i (00:58:36) roam y 80
\i (00:58:37) roam x -128
\i (00:58:37) roam y 112
\i (00:58:37) roam x -96
\i (00:58:37) roam y 64
\i (00:58:37) roam x -32
\i (00:58:37) roam y 32
\i (00:58:37) roam x -16
\i (00:58:37) roam y 16
\i (00:58:37) roam x 96
\i (00:58:37) roam y -32
\i (00:58:37) roam x 64
\i (00:58:37) roam y -32
\i (00:58:37) roam x 16
\i (00:58:37) roam end
\i (00:58:38) zoom in 1 
\i (00:58:38) setwindow pcb
\i (00:58:38) zoom in -22.4078 -15.7443
\i (00:58:38) trapsize 599
\i (00:58:38) zoom in 1 
\i (00:58:38) setwindow pcb
\i (00:58:38) zoom in -22.4078 -15.7443
\i (00:58:38) trapsize 300
\i (00:58:39) zoom in 1 
\i (00:58:39) setwindow pcb
\i (00:58:39) zoom in -22.3119 -16.1158
\i (00:58:39) trapsize 150
\i (00:58:39) zoom out 1 
\i (00:58:39) setwindow pcb
\i (00:58:39) zoom out -22.3030 -16.1218
\i (00:58:39) trapsize 300
\i (00:58:41) zoom in 1 
\i (00:58:41) setwindow pcb
\i (00:58:41) zoom in -22.3209 -16.4633
\i (00:58:41) trapsize 150
\i (00:58:43) delete 
\i (00:58:45) pick grid -22.5187 -17.2782
\t (00:58:45) last pick:  -22.5298  -17.2720
\t (00:58:45) Via "P1_C5, Via16c8, (-22.7076 -17.3228)"
\i (00:58:45) prepopup -22.4258 -17.0745
\i (00:58:46) done 
\i (00:58:46) generaledit 
\i (00:58:47) delete 
\i (00:58:49) setwindow form.find
\i (00:58:49) FORM find all_off  
\i (00:58:49) FORM find clines YES 
\i (00:58:51) setwindow pcb
\i (00:58:51) pick grid -22.6715 -17.0176
\t (00:58:51) last pick:  -22.6822  -17.0180
\t (00:58:51) Connect Line "P1_C5, Etch/Top"
\i (00:58:51) prepopup -22.2520 -16.4992
\i (00:58:52) done 
\i (00:58:52) generaledit 
\i (00:58:58) save 
\i (00:58:59) fillin yes 
\i (00:58:59) generaledit 
\i (00:59:01) drc update 
\t (00:59:01) Performing DRC...
\t (00:59:01) Multithreaded DRC update (8 threads).
\t (00:59:02) No DRC errors detected.
\i (00:59:02) generaledit 
\i (00:59:03) save 
\i (00:59:04) fillin yes 
\i (00:59:04) generaledit 
\i (00:59:32) xdehilite 
\i (00:59:32) xNet P1_C5 
\i (00:59:32) xname_flush 
\t (00:59:32) Net "P1_C5" dehighlighted.
\i (00:59:32) done 
\i (00:59:33) generaledit 
\i (00:59:33) xhilite 
\i (00:59:33) xNet P1_C6 
\i (00:59:33) xname_flush 
\i (00:59:33) trapsize 2286
\i (00:59:33) setwindow cmgr
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Bus "P1_" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Bus "P1_" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Bus "P1_" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Bus "P1_" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:33) cm expand ( row ( Bus "P1_" ) )
\i (00:59:33) cm expand ( row ( Design "STANDARD" ) )
\t (00:59:33) Net "P1_C6" highlighted.
\i (00:59:33) setwindow pcb
\i (00:59:33) done 
\i (00:59:34) generaledit 
\i (00:59:37) setwindow form.find
\i (00:59:37) FORM find all_off  
\i (00:59:38) setwindow pcb
\i (00:59:38) zoom in 1 
\i (00:59:38) setwindow pcb
\i (00:59:38) zoom in -65.3558 -49.7733
\i (00:59:38) trapsize 1143
\i (00:59:38) zoom in 1 
\i (00:59:38) setwindow pcb
\i (00:59:38) zoom in -65.3558 -49.7733
\i (00:59:38) trapsize 571
\i (00:59:39) zoom out 1 
\i (00:59:39) setwindow pcb
\i (00:59:39) zoom out -56.4754 -49.2247
\i (00:59:39) trapsize 1143
\i (00:59:42) zoom in 1 
\i (00:59:42) setwindow pcb
\i (00:59:42) zoom in -74.9905 -47.2588
\i (00:59:42) trapsize 571
\i (00:59:42) zoom in 1 
\i (00:59:42) setwindow pcb
\i (00:59:42) zoom in -74.9905 -47.2588
\i (00:59:42) trapsize 286
\i (00:59:43) zoom in 1 
\i (00:59:43) setwindow pcb
\i (00:59:43) zoom in -73.0361 -47.7388
\i (00:59:43) trapsize 143
\i (00:59:44) pick grid -72.4790 -47.2788
\t (00:59:44) last pick:  -72.4916  -47.2694
\i (00:59:45) delete 
\i (00:59:47) setwindow form.find
\i (00:59:47) FORM find all_off  
\i (00:59:48) FORM find clines YES 
\i (00:59:49) setwindow pcb
\i (00:59:49) pick grid -73.0361 -47.4873
\t (00:59:49) last pick:  -73.0250  -47.4980
\t (00:59:49) Connect Line "P1_C6, Etch/3-Sig"
\i (00:59:49) setwindow cmgr
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Bus "P1_" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Bus "P1_" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Bus "P1_" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Bus "P1_" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) cm expand ( row ( Bus "P1_" ) )
\i (00:59:49) cm expand ( row ( Design "STANDARD" ) )
\i (00:59:49) setwindow pcb
\i (00:59:49) prepopup -72.6133 -47.2359
\i (00:59:50) done 
\i (00:59:50) generaledit 
\i (00:59:50) zoom out 1 
\i (00:59:50) setwindow pcb
\i (00:59:50) zoom out -72.7133 -47.4559
\i (00:59:50) trapsize 286
\i (00:59:51) zoom out 1 
\i (00:59:51) setwindow pcb
\i (00:59:51) zoom out -72.6904 -47.4559
\i (00:59:51) trapsize 571
\i (00:59:51) zoom out 1 
\i (00:59:51) setwindow pcb
\i (00:59:51) zoom out -72.6560 -47.4673
\i (00:59:51) trapsize 1143
\i (00:59:52) roam start
\i (00:59:52) roam x 96
\i (00:59:52) roam x 128
\i (00:59:52) roam x 176
\i (00:59:52) roam x 112
\i (00:59:52) roam x 48
\i (00:59:52) roam x 32
\i (00:59:52) roam x 64
\i (00:59:52) roam x 48
\i (00:59:52) roam x 48
\i (00:59:52) roam x 64
\i (00:59:52) roam end
\i (00:59:53) zoom in 1 
\i (00:59:53) setwindow pcb
\i (00:59:53) zoom in -51.8373 -47.4902
\i (00:59:53) trapsize 571
\i (00:59:53) zoom in 1 
\i (00:59:53) setwindow pcb
\i (00:59:53) zoom in -51.8144 -47.4787
\i (00:59:53) trapsize 286
\i (00:59:54) roam start
\i (00:59:54) roam x 96
\i (00:59:54) roam x 128
\i (00:59:54) roam x 96
\i (00:59:54) roam x 48
\i (00:59:54) roam x 32
\i (00:59:54) roam end
\i (00:59:54) zoom in 1 
\i (00:59:54) setwindow pcb
\i (00:59:54) zoom in -48.7584 -47.4730
\i (00:59:54) trapsize 143
\i (00:59:54) zoom in 1 
\i (00:59:54) setwindow pcb
\i (00:59:54) zoom in -48.7584 -47.4730
\i (00:59:54) trapsize 71
\i (00:59:54) zoom in 1 
\i (00:59:54) setwindow pcb
\i (00:59:54) zoom in -48.7584 -47.4729
\i (00:59:54) trapsize 36
\i (00:59:55) zoom out 1 
\i (00:59:55) setwindow pcb
\i (00:59:55) zoom out -48.7784 -47.4715
\i (00:59:55) trapsize 71
\i (00:59:55) zoom out 1 
\i (00:59:55) setwindow pcb
\i (00:59:55) zoom out -48.7826 -47.4715
\i (00:59:55) trapsize 143
\i (00:59:57) delete 
\i (00:59:59) pick grid -49.8542 -47.4143
\t (00:59:59) last pick:  -49.8602  -47.4218
\t (00:59:59) Connect Line "P1_C6, Etch/6-Sig"
\i (01:00:00) pick grid -49.2199 -47.3343
\t (01:00:00) last pick:  -49.2252  -47.3456
\t (01:00:00) Connect Line "P1_C6, Etch/Top"
\i (01:00:00) prepopup -49.0170 -47.3943
\i (01:00:00) done 
\i (01:00:01) generaledit 
\i (01:00:02) delete 
\i (01:00:03) setwindow form.find
\i (01:00:03) FORM find all_off  
\i (01:00:04) FORM find vias YES 
\i (01:00:05) setwindow pcb
\i (01:00:05) pick grid -49.3599 -47.4457
\t (01:00:05) last pick:  -49.3522  -47.4472
\t (01:00:05) Via "Not On A Net, Via16c8, (-49.4659 -47.4809)"
\i (01:00:05) prepopup -49.1284 -47.4286
\i (01:00:05) done 
\i (01:00:05) generaledit 
\i (01:00:10) setwindow form.find
\i (01:00:10) FORM find vias YES 
\i (01:00:13) setwindow pcb
\i (01:00:13) pick grid -50.1256 -47.4771
\t (01:00:13) last pick:  -50.1142  -47.4726
\i (01:00:13) zoom out 1 
\i (01:00:13) setwindow pcb
\i (01:00:13) zoom out -50.1256 -47.4771
\i (01:00:13) trapsize 286
\i (01:00:17) zoom out 1 
\i (01:00:17) setwindow pcb
\i (01:00:17) zoom out -50.5714 -47.5115
\i (01:00:17) trapsize 571
\i (01:00:18) zoom out 1 
\i (01:00:18) setwindow pcb
\i (01:00:18) zoom out -50.4573 -47.5229
\i (01:00:18) trapsize 1143
\i (01:00:18) zoom out 1 
\i (01:00:18) setwindow pcb
\i (01:00:18) zoom out -50.4572 -47.5228
\i (01:00:18) trapsize 2286
\i (01:00:19) zoom out 1 
\i (01:00:19) setwindow pcb
\i (01:00:19) zoom out -50.4572 -47.5228
\i (01:00:19) trapsize 4572
\i (01:00:20) zoom in 1 
\i (01:00:20) setwindow pcb
\i (01:00:20) zoom in -50.4572 -47.5228
\i (01:00:20) trapsize 2286
\i (01:00:20) zoom in 1 
\i (01:00:20) setwindow pcb
\i (01:00:20) zoom in -50.4572 -47.5228
\i (01:00:20) trapsize 1143
\i (01:00:20) zoom in 1 
\i (01:00:20) setwindow pcb
\i (01:00:20) zoom in -50.4572 -47.5228
\i (01:00:20) trapsize 571
\i (01:00:20) zoom in 1 
\i (01:00:20) setwindow pcb
\i (01:00:20) zoom in -50.4572 -47.5228
\i (01:00:20) trapsize 286
\i (01:00:20) zoom in 1 
\i (01:00:20) setwindow pcb
\i (01:00:20) zoom in -50.4572 -47.5228
\i (01:00:20) trapsize 143
\i (01:00:27) zoom out 1 
\i (01:00:27) setwindow pcb
\i (01:00:27) zoom out -50.4114 -47.5599
\i (01:00:27) trapsize 286
\i (01:00:49) pick grid -50.2343 -47.5313
\t (01:00:49) last pick:  -50.2412  -47.5234
\i (01:00:49) setwindow cmgr
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:00:49) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:00:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:01:29) setwindow pcb
\i (01:01:29) pick grid -50.0686 -47.3141
\t (01:01:29) last pick:  -50.0634  -47.3202
\i (01:02:38) pick grid -50.0057 -47.5142
\t (01:02:38) last pick:  -50.0126  -47.5234
\i (01:02:38) zoom in 1 
\i (01:02:38) setwindow pcb
\i (01:02:38) zoom in -50.3657 -47.5427
\i (01:02:38) trapsize 143
\i (01:02:38) zoom in 1 
\i (01:02:38) setwindow pcb
\i (01:02:38) zoom in -50.3657 -47.5427
\i (01:02:38) trapsize 71
\i (01:02:38) pick grid -50.4371 -47.5199
\t (01:02:38) last pick:  -50.4444  -47.5234
\i (01:02:38) setwindow cmgr
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:38) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:50) cm putValue ( Net "VOFFSET" ) FIXED (Clear) 0
\i (01:02:50) cm endUndoBlock
\i (01:02:51) setwindow pcb
\i (01:02:51) pick grid -50.0213 -47.6013
\t (01:02:51) last pick:  -50.0126  -47.5996
\i (01:02:52) delete 
\i (01:02:53) setwindow form.find
\i (01:02:53) FORM find all_off  
\i (01:02:54) FORM find vias YES 
\i (01:02:55) setwindow pcb
\i (01:02:55) pick grid -50.3885 -47.4470
\t (01:02:55) last pick:  -50.3936  -47.4472
\t (01:02:55) Via "Voffset, Via16c8, (-50.4659 -47.4809)"
\i (01:02:55) setwindow cmgr
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:55) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:02:56) setwindow pcb
\i (01:02:56) prepopup -50.1585 -47.3727
\i (01:02:56) done 
\i (01:02:56) generaledit 
\i (01:02:56) prepopup -50.1456 -47.3713
\i (01:02:57) pick grid -50.1928 -47.4141
\t (01:02:57) last pick:  -50.1904  -47.4218
\i (01:02:57) zoom out 1 
\i (01:02:57) setwindow pcb
\i (01:02:57) zoom out -50.1699 -47.3913
\i (01:02:57) trapsize 143
\i (01:02:57) zoom out 1 
\i (01:02:57) setwindow pcb
\i (01:02:57) zoom out -50.1729 -47.3941
\i (01:02:57) trapsize 286
\i (01:02:57) zoom out 1 
\i (01:02:57) setwindow pcb
\i (01:02:57) zoom out -50.1728 -47.3941
\i (01:02:57) trapsize 571
\i (01:02:58) zoom out 1 
\i (01:02:58) setwindow pcb
\i (01:02:58) zoom out -50.3101 -47.3712
\i (01:02:58) trapsize 1143
\i (01:02:58) zoom out 1 
\i (01:02:58) setwindow pcb
\i (01:02:58) zoom out -50.3329 -47.3712
\i (01:02:58) trapsize 2286
\i (01:03:00) zoom out 1 
\i (01:03:00) setwindow pcb
\i (01:03:00) zoom out -48.6413 -48.1026
\i (01:03:00) trapsize 4572
\i (01:03:05) xdehilite 
\i (01:03:05) xNet P1_C6 
\i (01:03:05) xname_flush 
\t (01:03:05) Net "P1_C6" dehighlighted.
\i (01:03:05) done 
\i (01:03:05) generaledit 
\i (01:03:06) xhilite 
\i (01:03:06) xNet P1_C6 
\i (01:03:06) xname_flush 
\i (01:03:06) trapsize 1887
\i (01:03:06) setwindow cmgr
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Bus "P1_" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Bus "P1_" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Bus "P1_" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Bus "P1_" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:03:06) cm expand ( row ( Bus "P1_" ) )
\i (01:03:06) cm expand ( row ( Design "STANDARD" ) )
\t (01:03:06) Net "P1_C6" highlighted.
\i (01:03:06) setwindow pcb
\i (01:03:06) done 
\i (01:03:06) generaledit 
\i (01:03:08) setwindow form.find
\i (01:03:08) FORM find all_off  
\i (01:03:08) setwindow pcb
\i (01:03:08) pick grid -33.2487 -35.5370
\t (01:03:08) last pick:  -33.2486  -35.5346
\i (01:03:09) zoom out 1 
\i (01:03:09) setwindow pcb
\i (01:03:09) zoom out -32.9090 -35.4615
\i (01:03:09) trapsize 3775
\i (01:03:09) zoom out 1 
\i (01:03:09) setwindow pcb
\i (01:03:09) zoom out -32.2294 -35.2350
\i (01:03:09) trapsize 7550
\i (01:03:09) zoom in 1 
\i (01:03:09) setwindow pcb
\i (01:03:09) zoom in -13.9584 -9.8670
\i (01:03:09) trapsize 3775
\i (01:03:09) zoom in 1 
\i (01:03:09) setwindow pcb
\i (01:03:09) zoom in -14.4114 -9.9425
\i (01:03:09) trapsize 1887
\i (01:03:10) zoom in 1 
\i (01:03:10) setwindow pcb
\i (01:03:10) zoom in -22.1124 -16.2468
\i (01:03:10) trapsize 944
\i (01:03:10) zoom in 1 
\i (01:03:10) setwindow pcb
\i (01:03:10) zoom in -22.2445 -16.2468
\i (01:03:10) trapsize 472
\i (01:03:11) zoom in 1 
\i (01:03:11) setwindow pcb
\i (01:03:11) zoom in -23.0844 -16.5582
\i (01:03:11) trapsize 236
\i (01:03:12) zoom in 1 
\i (01:03:12) setwindow pcb
\i (01:03:12) zoom in -22.5040 -17.3227
\i (01:03:12) trapsize 118
\i (01:03:13) zoom out 1 
\i (01:03:13) setwindow pcb
\i (01:03:13) zoom out -22.8390 -17.5492
\i (01:03:13) trapsize 236
\i (01:03:14) roam start
\i (01:03:14) roam x -16
\i (01:03:14) roam y 64
\i (01:03:14) roam x -16
\i (01:03:14) roam y 32
\i (01:03:14) roam end
\i (01:03:15) zoom in 1 
\i (01:03:15) setwindow pcb
\i (01:03:15) zoom in -22.8050 -17.9618
\i (01:03:15) trapsize 118
\i (01:03:15) zoom in 1 
\i (01:03:15) setwindow pcb
\i (01:03:15) zoom in -22.8050 -17.9617
\i (01:03:15) trapsize 59
\i (01:03:16) zoom out 1 
\i (01:03:16) setwindow pcb
\i (01:03:16) zoom out -22.7696 -17.6927
\i (01:03:16) trapsize 118
\i (01:03:16) zoom out 1 
\i (01:03:16) setwindow pcb
\i (01:03:16) zoom out -22.7130 -17.5724
\i (01:03:16) trapsize 236
\i (01:03:18) delete 
\i (01:03:20) setwindow form.find
\i (01:03:20) FORM find all_off  
\i (01:03:21) FORM find vias YES 
\i (01:03:21) FORM find clines YES 
\i (01:03:23) setwindow pcb
\i (01:03:23) pick grid -23.3783 -17.2892
\t (01:03:23) last pick:  -23.3680  -17.2974
\t (01:03:23) Connect Line "P1_C6, Etch/Bottom"
\i (01:03:24) pick grid -23.4255 -17.5724
\t (01:03:24) last pick:  -23.4188  -17.5768
\t (01:03:24) Via "Not On A Net, Via16c8, (-23.5966 -17.6784)"
\i (01:03:24) prepopup -23.3123 -17.5157
\i (01:03:25) done 
\i (01:03:25) generaledit 
\i (01:03:29) drc update 
\t (01:03:29) Performing DRC...
\t (01:03:29) Multithreaded DRC update (8 threads).
\t (01:03:29) No DRC errors detected.
\i (01:03:29) generaledit 
\i (01:03:30) save 
\i (01:03:31) fillin yes 
\i (01:03:31) generaledit 
\i (01:03:32) pick grid -23.5057 -17.2656
\t (01:03:32) last pick:  -23.4950  -17.2720
\i (01:04:07) xdehilite 
\i (01:04:07) xNet P1_C6 
\i (01:04:07) xname_flush 
\t (01:04:07) Net "P1_C6" dehighlighted.
\i (01:04:07) done 
\i (01:04:07) generaledit 
\i (01:04:07) xhilite 
\i (01:04:08) xNet P1_C7 
\i (01:04:08) xname_flush 
\i (01:04:08) trapsize 2352
\i (01:04:08) setwindow cmgr
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Bus "P1_" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Bus "P1_" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Bus "P1_" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Bus "P1_" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:08) cm expand ( row ( Bus "P1_" ) )
\i (01:04:08) cm expand ( row ( Design "STANDARD" ) )
\t (01:04:08) Net "P1_C7" highlighted.
\i (01:04:08) setwindow pcb
\i (01:04:08) done 
\i (01:04:08) generaledit 
\i (01:04:12) pick grid -17.9530 -54.9589
\t (01:04:12) last pick:  -17.9578  -54.9656
\i (01:04:13) zoom in 1 
\i (01:04:13) setwindow pcb
\i (01:04:13) zoom in -50.2180 -47.3395
\i (01:04:13) trapsize 1176
\i (01:04:13) zoom in 1 
\i (01:04:13) setwindow pcb
\i (01:04:13) zoom in -50.2180 -47.3395
\i (01:04:13) trapsize 588
\i (01:04:14) zoom out 1 
\i (01:04:14) setwindow pcb
\i (01:04:14) zoom out -50.1827 -48.1273
\i (01:04:14) trapsize 1176
\i (01:04:15) zoom out 1 
\i (01:04:15) setwindow pcb
\i (01:04:15) zoom out -57.9431 -51.4902
\i (01:04:15) trapsize 2352
\i (01:04:16) zoom in 1 
\i (01:04:16) setwindow pcb
\i (01:04:16) zoom in -68.1024 -50.8787
\i (01:04:16) trapsize 1176
\i (01:04:17) roam start
\i (01:04:17) roam x -112
\i (01:04:17) roam x -224
\i (01:04:17) roam x -96
\i (01:04:18) roam x -16
\i (01:04:18) roam end
\i (01:04:18) zoom in 1 
\i (01:04:18) setwindow pcb
\i (01:04:18) zoom in -72.1016 -47.5863
\i (01:04:18) trapsize 588
\i (01:04:18) zoom in 1 
\i (01:04:18) setwindow pcb
\i (01:04:18) zoom in -72.1016 -47.5863
\i (01:04:18) trapsize 294
\i (01:04:18) zoom in 1 
\i (01:04:18) setwindow pcb
\i (01:04:18) zoom in -72.1016 -47.5863
\i (01:04:18) trapsize 147
\i (01:04:18) zoom in 1 
\i (01:04:18) setwindow pcb
\i (01:04:18) zoom in -72.1015 -47.5863
\i (01:04:18) trapsize 73
\i (01:04:18) zoom out 1 
\i (01:04:18) setwindow pcb
\i (01:04:18) zoom out -72.1030 -47.5862
\i (01:04:18) trapsize 147
\i (01:04:18) zoom out 1 
\i (01:04:18) setwindow pcb
\i (01:04:18) zoom out -72.1030 -47.5863
\i (01:04:18) trapsize 294
\i (01:04:21) pick grid -72.5204 -47.3041
\t (01:04:21) last pick:  -72.5170  -47.2948
\i (01:04:22) delete 
\i (01:04:26) pick grid -72.6615 -46.9984
\t (01:04:26) last pick:  -72.6694  -46.9900
\t (01:04:26) Connect Line "P1_C7, Etch/3-Sig"
\i (01:04:26) setwindow cmgr
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Bus "P1_" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Bus "P1_" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Bus "P1_" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Bus "P1_" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) cm expand ( row ( Bus "P1_" ) )
\i (01:04:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:04:26) setwindow pcb
\i (01:04:26) prepopup -72.2735 -46.7867
\i (01:04:26) done 
\i (01:04:26) generaledit 
\i (01:04:27) zoom out 1 
\i (01:04:27) setwindow pcb
\i (01:04:27) zoom out -72.2735 -46.7867
\i (01:04:27) trapsize 588
\i (01:04:27) zoom out 1 
\i (01:04:27) setwindow pcb
\i (01:04:27) zoom out -72.2736 -46.7867
\i (01:04:27) trapsize 1176
\i (01:04:28) zoom in 1 
\i (01:04:28) setwindow pcb
\i (01:04:28) zoom in -47.7701 -46.9043
\i (01:04:28) trapsize 588
\i (01:04:28) zoom in 1 
\i (01:04:28) setwindow pcb
\i (01:04:28) zoom in -47.7700 -46.9043
\i (01:04:28) trapsize 294
\i (01:04:29) zoom in 1 
\i (01:04:29) setwindow pcb
\i (01:04:29) zoom in -48.1227 -46.3164
\i (01:04:29) trapsize 147
\i (01:04:36) delete 
\i (01:04:37) pick grid -49.2456 -46.3281
\t (01:04:37) last pick:  -49.2506  -46.3296
\t (01:04:37) Connect Line "P1_C7, Etch/Top"
\i (01:04:38) pick grid -49.3602 -46.6515
\t (01:04:38) last pick:  -49.3522  -46.6598
\t (01:04:38) Via "P1_C7, Via16c8, (-49.4659 -46.4809)"
\i (01:04:38) pick grid -49.4337 -46.8984
\t (01:04:38) last pick:  -49.4284  -46.8884
\t (01:04:39) Connect Line "P1_C7, Etch/6-Sig"
\i (01:04:39) prepopup -49.0428 -46.4134
\i (01:04:39) done 
\i (01:04:39) generaledit 
\i (01:04:40) zoom out 1 
\i (01:04:40) setwindow pcb
\i (01:04:40) zoom out -49.0428 -46.4134
\i (01:04:40) trapsize 294
\i (01:04:40) zoom out 1 
\i (01:04:40) setwindow pcb
\i (01:04:40) zoom out -49.0427 -46.4133
\i (01:04:40) trapsize 588
\i (01:04:40) zoom out 1 
\i (01:04:40) setwindow pcb
\i (01:04:40) zoom out -49.0427 -46.4133
\i (01:04:40) trapsize 1176
\i (01:04:42) roam start
\i (01:04:42) roam x 16
\i (01:04:42) roam x 80
\i (01:04:42) roam x 96
\i (01:04:42) roam x 16
\i (01:04:42) roam x 32
\i (01:04:42) roam x 32
\i (01:04:42) roam x 16
\i (01:04:42) roam x 16
\i (01:04:42) roam x 32
\i (01:04:43) roam x 32
\i (01:04:43) roam y 16
\i (01:04:43) roam y 16
\i (01:04:43) roam x 16
\i (01:04:43) roam y 16
\i (01:04:43) roam x 16
\i (01:04:43) roam y 16
\i (01:04:43) roam y 16
\i (01:04:43) roam x 16
\i (01:04:43) roam x 16
\i (01:04:43) roam x 32
\i (01:04:43) roam x 32
\i (01:04:43) roam x 48
\i (01:04:43) roam x 16
\i (01:04:43) roam x 48
\i (01:04:43) roam x 48
\i (01:04:44) roam x 16
\i (01:04:44) roam y -16
\i (01:04:44) roam x 16
\i (01:04:44) roam y -96
\i (01:04:44) roam x 16
\i (01:04:44) roam y -112
\i (01:04:44) roam x 16
\i (01:04:44) roam y -64
\i (01:04:44) roam y -48
\i (01:04:44) roam y -16
\i (01:04:44) roam y -16
\i (01:04:44) roam y -16
\i (01:04:44) roam x 16
\i (01:04:44) roam y -32
\i (01:04:44) roam x 16
\i (01:04:44) roam y -32
\i (01:04:44) roam x 64
\i (01:04:44) roam y -32
\i (01:04:45) roam x 48
\i (01:04:45) roam y -48
\i (01:04:45) roam x 32
\i (01:04:45) roam y -16
\i (01:04:45) roam y -32
\i (01:04:45) roam y -16
\i (01:04:45) roam y -16
\i (01:04:45) roam y -32
\i (01:04:45) roam y -16
\i (01:04:45) roam y -48
\i (01:04:45) roam y -32
\i (01:04:45) roam y -32
\i (01:04:45) roam y -16
\i (01:04:45) roam y -16
\i (01:04:45) roam x 16
\i (01:04:45) roam x 16
\i (01:04:45) roam y -48
\i (01:04:45) roam x 64
\i (01:04:45) roam y -32
\i (01:04:45) roam x 64
\i (01:04:45) roam y -48
\i (01:04:45) roam x 16
\i (01:04:45) roam y -16
\i (01:04:45) roam x 16
\i (01:04:45) roam y -16
\i (01:04:45) roam x 16
\i (01:04:45) roam y -16
\i (01:04:46) roam x -16
\i (01:04:46) roam y -16
\i (01:04:46) roam x -32
\i (01:04:46) roam y -16
\i (01:04:46) roam x -16
\i (01:04:46) roam y -16
\i (01:04:46) roam x 16
\i (01:04:46) roam x 16
\i (01:04:47) roam x 16
\i (01:04:47) roam x 16
\i (01:04:47) roam x 16
\i (01:04:47) roam x 16
\i (01:04:47) roam x 16
\i (01:04:47) roam x 16
\i (01:04:48) roam end
\i (01:04:49) zoom in 1 
\i (01:04:49) setwindow pcb
\i (01:04:49) zoom in -21.1274 -17.1961
\i (01:04:49) trapsize 588
\i (01:04:49) zoom in 1 
\i (01:04:49) setwindow pcb
\i (01:04:49) zoom in -21.0803 -17.1138
\i (01:04:49) trapsize 294
\i (01:04:50) zoom in 1 
\i (01:04:50) setwindow pcb
\i (01:04:50) zoom in -21.0509 -17.0021
\i (01:04:50) trapsize 147
\i (01:04:50) roam start
\i (01:04:50) roam x 32
\i (01:04:50) roam y -96
\i (01:04:51) roam x 32
\i (01:04:51) roam y -48
\i (01:04:51) roam x 16
\i (01:04:51) roam y -16
\i (01:04:51) roam x 16
\i (01:04:51) roam y -48
\i (01:04:51) roam x -16
\i (01:04:51) roam y -32
\i (01:04:51) roam y -48
\i (01:04:51) roam y -64
\i (01:04:51) roam x 16
\i (01:04:51) roam y -80
\i (01:04:51) roam y -64
\i (01:04:51) roam x 16
\i (01:04:51) roam y -32
\i (01:04:51) roam y 32
\i (01:04:52) roam y 48
\i (01:04:52) roam x -16
\i (01:04:52) roam y 48
\i (01:04:52) roam x -16
\i (01:04:52) roam y 48
\i (01:04:52) roam y 16
\i (01:04:52) roam end
\i (01:04:53) delete 
\i (01:04:55) pick grid -21.4684 -16.9610
\t (01:04:55) last pick:  -21.4630  -16.9672
\t (01:04:55) Connect Line "P1_C7, Etch/Bottom"
\i (01:04:57) pick grid -21.6977 -17.3696
\t (01:04:57) last pick:  -21.6916  -17.3736
\t (01:04:57) Via "Not On A Net, Via16c8, (-21.8694 -17.2974)"
\i (01:04:58) prepopup -21.1921 -16.7141
\i (01:04:58) done 
\i (01:04:58) generaledit 
\i (01:04:59) pick grid -21.7417 -16.4025
\t (01:04:59) last pick:  -21.7424  -16.4084
\i (01:05:01) delete 
\i (01:05:02) pick grid -21.7535 -16.3526
\t (01:05:02) last pick:  -21.7424  -16.3576
\t (01:05:02) Cannot edit Via "P3p3v, Via16c8, (-21.8186 -16.3322)". Net "P3p3v" has the FIXED property.
\i (01:05:02) prepopup -21.3978 -16.4525
\i (01:05:03) cancel 
\i (01:05:03) generaledit 
\i (01:05:06) setwindow form.find
\i (01:05:06) FORM find vias YES 
\i (01:05:08) setwindow pcb
\i (01:05:08) prepopup -21.3243 -16.3026
\i (01:05:09) pick grid -21.4037 -16.4290
\t (01:05:09) last pick:  -21.4122  -16.4338
\i (01:05:10) setwindow form.find
\i (01:05:10) FORM find all_off  
\i (01:05:52) setwindow pcb
\i (01:05:52) pick grid -21.1303 -16.6465
\t (01:05:52) last pick:  -21.1328  -16.6370
\i (01:05:54) pick grid -21.2744 -16.4025
\t (01:05:54) last pick:  -21.2852  -16.4084
\i (01:05:54) setwindow form.find
\i (01:05:54) FORM find vias YES 
\i (01:05:56) setwindow pcb
\i (01:05:56) pick grid -21.5448 -16.6495
\t (01:05:56) last pick:  -21.5392  -16.6370
\i (01:06:05) setwindow cmgr
\i (01:06:05) cm putValue ( Net "P3P3V" ) FIXED (Clear) 0
\i (01:06:05) cm endUndoBlock
\i (01:06:06) setwindow pcb
\i (01:06:06) pick grid -21.4978 -16.7376
\t (01:06:06) last pick:  -21.4884  -16.7386
\i (01:06:07) delete 
\i (01:06:08) pick grid -21.7829 -16.2438
\t (01:06:08) last pick:  -21.7932  -16.2560
\t (01:06:08) Via "P3p3v, Via16c8, (-21.8186 -16.3322)"
\i (01:06:08) setwindow cmgr
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) cm expand ( row ( "Net Class" "PWR_PH" ) )
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:08) setwindow pcb
\i (01:06:08) prepopup -21.4008 -16.2556
\i (01:06:09) done 
\i (01:06:09) generaledit 
\i (01:06:12) setwindow cmgr
\i (01:06:12) cm putValue ( Net "P3P3V" ) FIXED On 0
\i (01:06:12) cm endUndoBlock
\i (01:06:12) setwindow pcb
\i (01:06:12) pick grid -21.9328 -17.0933
\t (01:06:12) last pick:  -21.9202  -17.0942
\i (01:06:13) zoom out 1 
\i (01:06:13) setwindow pcb
\i (01:06:13) zoom out -21.9064 -17.1462
\i (01:06:13) trapsize 294
\i (01:06:13) zoom out 1 
\i (01:06:13) setwindow pcb
\i (01:06:13) zoom out -21.9004 -17.1463
\i (01:06:13) trapsize 588
\i (01:06:13) zoom out 1 
\i (01:06:13) setwindow pcb
\i (01:06:13) zoom out -21.9005 -17.1462
\i (01:06:13) trapsize 1176
\i (01:06:13) zoom in 1 
\i (01:06:13) setwindow pcb
\i (01:06:13) zoom in -21.9945 -16.7699
\i (01:06:13) trapsize 588
\i (01:06:14) zoom in 1 
\i (01:06:14) setwindow pcb
\i (01:06:14) zoom in -22.0180 -16.7346
\i (01:06:14) trapsize 294
\i (01:06:14) zoom in 1 
\i (01:06:14) setwindow pcb
\i (01:06:14) zoom in -22.0180 -16.6758
\i (01:06:14) trapsize 147
\i (01:06:14) zoom out 1 
\i (01:06:14) setwindow pcb
\i (01:06:14) zoom out -21.9827 -16.5523
\i (01:06:14) trapsize 294
\i (01:06:16) zoom out 1 
\i (01:06:16) setwindow pcb
\i (01:06:16) zoom out -21.7475 -16.0174
\i (01:06:16) trapsize 588
\i (01:06:17) roam start
\i (01:06:18) roam x 96
\i (01:06:18) roam y -16
\i (01:06:18) roam x 64
\i (01:06:18) roam x 32
\i (01:06:18) roam x 32
\i (01:06:18) roam x 32
\i (01:06:18) roam x 16
\i (01:06:18) roam end
\i (01:06:18) zoom in 1 
\i (01:06:18) setwindow pcb
\i (01:06:18) zoom in -12.3207 -15.4677
\i (01:06:18) trapsize 294
\i (01:06:18) zoom in 1 
\i (01:06:18) setwindow pcb
\i (01:06:18) zoom in -12.3207 -15.4677
\i (01:06:18) trapsize 147
\i (01:06:20) zoom out 1 
\i (01:06:20) setwindow pcb
\i (01:06:20) zoom out -13.2672 -16.1644
\i (01:06:20) trapsize 294
\i (01:06:21) zoom out 1 
\i (01:06:21) setwindow pcb
\i (01:06:21) zoom out -13.4083 -16.4289
\i (01:06:21) trapsize 588
\i (01:06:21) zoom out 1 
\i (01:06:21) setwindow pcb
\i (01:06:21) zoom out -13.4083 -16.4289
\i (01:06:21) trapsize 1176
\i (01:06:26) xdehilite 
\i (01:06:27) xNet P1_C7 
\i (01:06:27) xname_flush 
\t (01:06:27) Net "P1_C7" dehighlighted.
\i (01:06:27) done 
\i (01:06:27) generaledit 
\i (01:06:28) xhilite 
\i (01:06:29) xNet P1_C7 
\i (01:06:29) xname_flush 
\i (01:06:29) trapsize 1850
\i (01:06:29) setwindow cmgr
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Bus "P1_" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Bus "P1_" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Bus "P1_" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Bus "P1_" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:29) cm expand ( row ( Bus "P1_" ) )
\i (01:06:29) cm expand ( row ( Design "STANDARD" ) )
\t (01:06:29) Net "P1_C7" highlighted.
\i (01:06:29) setwindow pcb
\i (01:06:29) done 
\i (01:06:29) generaledit 
\i (01:06:31) roam start
\i (01:06:31) roam x 32
\i (01:06:31) roam y -80
\i (01:06:31) roam x 32
\i (01:06:31) roam y -48
\i (01:06:31) roam x 80
\i (01:06:31) roam y -64
\i (01:06:31) roam x 48
\i (01:06:31) roam y -64
\i (01:06:31) roam x 64
\i (01:06:31) roam y -64
\i (01:06:31) roam x 32
\i (01:06:31) roam y -32
\i (01:06:31) roam x 48
\i (01:06:31) roam y -32
\i (01:06:31) roam end
\i (01:06:33) setwindow form.find
\i (01:06:33) FORM find all_off  
\i (01:06:33) setwindow pcb
\i (01:06:33) zoom in 1 
\i (01:06:33) setwindow pcb
\i (01:06:33) zoom in -27.5329 -17.4725
\i (01:06:33) trapsize 925
\i (01:06:33) zoom in 1 
\i (01:06:33) setwindow pcb
\i (01:06:33) zoom in -27.4034 -17.3985
\i (01:06:33) trapsize 463
\i (01:06:34) roam start
\i (01:06:34) roam x 96
\i (01:06:34) roam y -32
\i (01:06:34) roam x 16
\i (01:06:34) roam x 96
\i (01:06:34) roam y -48
\i (01:06:34) roam x 96
\i (01:06:34) roam y -16
\i (01:06:34) roam x 32
\i (01:06:34) roam y -16
\i (01:06:34) roam x 80
\i (01:06:34) roam y -32
\i (01:06:34) roam x 96
\i (01:06:34) roam y -16
\i (01:06:34) roam x 80
\i (01:06:34) roam y -16
\i (01:06:35) roam end
\i (01:06:35) zoom in 1 
\i (01:06:35) setwindow pcb
\i (01:06:35) zoom in -20.7988 -15.8445
\i (01:06:35) trapsize 231
\i (01:06:35) zoom in 1 
\i (01:06:35) setwindow pcb
\i (01:06:35) zoom in -20.8451 -15.7936
\i (01:06:35) trapsize 116
\i (01:06:35) zoom in 1 
\i (01:06:35) setwindow pcb
\i (01:06:35) zoom in -20.8590 -15.7704
\i (01:06:35) trapsize 58
\i (01:06:35) zoom out 1 
\i (01:06:35) setwindow pcb
\i (01:06:35) zoom out -20.8925 -15.6791
\i (01:06:35) trapsize 116
\i (01:06:37) xdehilite 
\i (01:06:37) xNet P1_C7 
\i (01:06:37) xname_flush 
\t (01:06:37) Net "P1_C7" dehighlighted.
\i (01:06:38) done 
\i (01:06:38) generaledit 
\i (01:06:39) xhilite 
\i (01:06:39) xNet P1_C8 
\i (01:06:39) xname_flush 
\i (01:06:39) trapsize 2440
\i (01:06:39) setwindow cmgr
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Bus "P1_" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Bus "P1_" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Bus "P1_" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Bus "P1_" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:39) cm expand ( row ( Bus "P1_" ) )
\i (01:06:39) cm expand ( row ( Design "STANDARD" ) )
\t (01:06:39) Net "P1_C8" highlighted.
\i (01:06:39) setwindow pcb
\i (01:06:39) done 
\i (01:06:39) generaledit 
\i (01:06:40) roam start
\i (01:06:40) roam x -96
\i (01:06:40) roam x -448
\i (01:06:40) roam x -160
\i (01:06:41) roam x -80
\i (01:06:41) roam x -16
\i (01:06:41) roam x -16
\i (01:06:41) roam y 32
\i (01:06:41) roam x -32
\i (01:06:41) roam y 48
\i (01:06:41) roam x 16
\i (01:06:41) roam y 32
\i (01:06:41) roam y 32
\i (01:06:41) roam x 16
\i (01:06:41) roam x 112
\i (01:06:41) roam y -16
\i (01:06:41) roam x 64
\i (01:06:41) roam end
\i (01:06:42) zoom in 1 
\i (01:06:42) setwindow pcb
\i (01:06:42) zoom in -60.7317 -56.9835
\i (01:06:42) trapsize 1220
\i (01:06:42) zoom in 1 
\i (01:06:42) setwindow pcb
\i (01:06:42) zoom in -60.7317 -56.9835
\i (01:06:42) trapsize 610
\i (01:06:43) roam start
\i (01:06:43) roam x -32
\i (01:06:43) roam x -240
\i (01:06:43) roam x -80
\i (01:06:43) roam y -16
\i (01:06:43) roam x -80
\i (01:06:43) roam x -32
\i (01:06:43) roam y -16
\i (01:06:43) roam end
\i (01:06:44) roam start
\i (01:06:44) roam y -112
\i (01:06:44) roam y -64
\i (01:06:44) roam y -96
\i (01:06:44) roam y -112
\i (01:06:44) roam y -112
\i (01:06:44) roam y -64
\i (01:06:44) roam y -32
\i (01:06:44) roam y -16
\i (01:06:44) roam x 48
\i (01:06:44) roam y -16
\i (01:06:44) roam x 64
\i (01:06:44) roam x 48
\i (01:06:45) roam x 48
\i (01:06:45) roam y 16
\i (01:06:45) roam x 48
\i (01:06:45) roam y 32
\i (01:06:45) roam x 16
\i (01:06:45) roam y 32
\i (01:06:45) roam x 16
\i (01:06:45) roam y 48
\i (01:06:45) roam x -16
\i (01:06:45) roam y 80
\i (01:06:45) roam x -32
\i (01:06:45) roam y 48
\i (01:06:45) roam x -16
\i (01:06:45) roam x -16
\i (01:06:45) roam y -32
\i (01:06:45) roam y -32
\i (01:06:45) roam x -16
\i (01:06:45) roam y -32
\i (01:06:45) roam y -16
\i (01:06:45) roam end
\i (01:06:46) zoom in 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom in -72.4288 -46.5422
\i (01:06:46) trapsize 305
\i (01:06:46) zoom in 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom in -72.4654 -46.4751
\i (01:06:46) trapsize 152
\i (01:06:46) zoom in 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom in -72.4745 -46.4690
\i (01:06:46) trapsize 76
\i (01:06:46) zoom out 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom out -72.4745 -46.4613
\i (01:06:46) trapsize 152
\i (01:06:46) zoom out 1 
\i (01:06:46) setwindow pcb
\i (01:06:46) zoom out -72.4745 -46.4614
\i (01:06:46) trapsize 305
\i (01:06:47) pick grid -72.7429 -46.8394
\t (01:06:47) last pick:  -72.7456  -46.8376
\i (01:06:49) delete 
\i (01:06:50) pick grid -72.3159 -46.5040
\t (01:06:50) last pick:  -72.3138  -46.5074
\t (01:06:50) Connect Line "P1_C8, Etch/3-Sig"
\i (01:06:50) setwindow cmgr
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Bus "P1_" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Bus "P1_" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Bus "P1_" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Bus "P1_" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) cm expand ( row ( Bus "P1_" ) )
\i (01:06:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:06:50) setwindow pcb
\i (01:06:50) prepopup -72.3220 -46.6199
\i (01:06:51) done 
\i (01:06:51) generaledit 
\i (01:06:52) zoom out 1 
\i (01:06:52) setwindow pcb
\i (01:06:52) zoom out -72.3769 -46.7541
\i (01:06:52) trapsize 610
\i (01:06:52) zoom out 1 
\i (01:06:52) setwindow pcb
\i (01:06:52) zoom out -72.3770 -46.7540
\i (01:06:52) trapsize 1220
\i (01:06:52) zoom out 1 
\i (01:06:52) setwindow pcb
\i (01:06:52) zoom out -72.3770 -46.7540
\i (01:06:52) trapsize 2440
\i (01:06:52) zoom in 1 
\i (01:06:52) setwindow pcb
\i (01:06:52) zoom in -47.3471 -50.8036
\i (01:06:52) trapsize 1220
\i (01:06:53) zoom in 1 
\i (01:06:53) setwindow pcb
\i (01:06:53) zoom in -47.3472 -50.8036
\i (01:06:53) trapsize 610
\i (01:06:53) zoom in 1 
\i (01:06:53) setwindow pcb
\i (01:06:53) zoom in -47.7253 -49.3887
\i (01:06:53) trapsize 305
\i (01:06:54) zoom in 1 
\i (01:06:54) setwindow pcb
\i (01:06:54) zoom in -47.8106 -49.1264
\i (01:06:54) trapsize 152
\i (01:06:54) zoom in 1 
\i (01:06:54) setwindow pcb
\i (01:06:54) zoom in -47.8107 -49.1264
\i (01:06:54) trapsize 76
\i (01:06:54) zoom out 1 
\i (01:06:54) setwindow pcb
\i (01:06:54) zoom out -47.8167 -49.1248
\i (01:06:54) trapsize 152
\i (01:06:56) delete 
\i (01:06:58) pick grid -48.5882 -49.3535
\t (01:06:58) last pick:  -48.5902  -49.3522
\t (01:06:58) Via "P1_C8, Via16c8, (-48.4659 -49.4809)"
\i (01:06:58) pick grid -48.4724 -49.1797
\t (01:06:58) last pick:  -48.4632  -49.1744
\t (01:06:58) Connect Line "P1_C8, Etch/6-Sig"
\i (01:06:59) pick grid -48.2894 -49.2743
\t (01:06:59) last pick:  -48.2854  -49.2760
\t (01:06:59) Connect Line "P1_C8, Etch/Top"
\i (01:06:59) prepopup -48.3870 -49.6341
\i (01:07:00) done 
\i (01:07:00) generaledit 
\i (01:07:00) zoom out 1 
\i (01:07:00) setwindow pcb
\i (01:07:00) zoom out -48.6187 -49.6646
\i (01:07:00) trapsize 305
\i (01:07:01) zoom out 1 
\i (01:07:01) setwindow pcb
\i (01:07:01) zoom out -48.6249 -49.6584
\i (01:07:01) trapsize 610
\i (01:07:01) zoom out 1 
\i (01:07:01) setwindow pcb
\i (01:07:01) zoom out -48.6250 -49.6585
\i (01:07:01) trapsize 1220
\i (01:07:01) zoom in 1 
\i (01:07:01) setwindow pcb
\i (01:07:01) zoom in -48.4299 -49.5365
\i (01:07:01) trapsize 610
\i (01:07:01) zoom in 1 
\i (01:07:01) setwindow pcb
\i (01:07:01) zoom in -48.4299 -49.5365
\i (01:07:01) trapsize 305
\i (01:07:01) zoom in 1 
\i (01:07:01) setwindow pcb
\i (01:07:01) zoom in -48.4299 -49.5365
\i (01:07:01) trapsize 152
\i (01:07:02) zoom out 1 
\i (01:07:02) setwindow pcb
\i (01:07:02) zoom out -48.4451 -49.4664
\i (01:07:02) trapsize 305
\i (01:07:02) zoom out 1 
\i (01:07:02) setwindow pcb
\i (01:07:02) zoom out -48.4452 -49.4663
\i (01:07:02) trapsize 610
\i (01:07:02) zoom out 1 
\i (01:07:02) setwindow pcb
\i (01:07:02) zoom out -48.4454 -49.4662
\i (01:07:02) trapsize 1220
\i (01:07:02) zoom out 1 
\i (01:07:02) setwindow pcb
\i (01:07:02) zoom out -48.4453 -49.4663
\i (01:07:02) trapsize 2440
\i (01:07:02) zoom out 1 
\i (01:07:02) setwindow pcb
\i (01:07:02) zoom out -48.4454 -49.4662
\i (01:07:02) trapsize 4879
\i (01:07:04) zoom in 1 
\i (01:07:04) setwindow pcb
\i (01:07:04) zoom in -20.5367 -16.7759
\i (01:07:04) trapsize 2440
\i (01:07:04) zoom in 1 
\i (01:07:04) setwindow pcb
\i (01:07:04) zoom in -20.5366 -16.7759
\i (01:07:04) trapsize 1220
\i (01:07:04) zoom in 1 
\i (01:07:04) setwindow pcb
\i (01:07:04) zoom in -20.5366 -16.7515
\i (01:07:04) trapsize 610
\i (01:07:04) zoom in 1 
\i (01:07:04) setwindow pcb
\i (01:07:04) zoom in -20.4878 -16.5075
\i (01:07:04) trapsize 305
\i (01:07:04) zoom in 1 
\i (01:07:04) setwindow pcb
\i (01:07:04) zoom in -20.4878 -16.5075
\i (01:07:04) trapsize 152
\i (01:07:04) zoom in 1 
\i (01:07:04) setwindow pcb
\i (01:07:04) zoom in -20.4878 -16.5075
\i (01:07:04) trapsize 76
\i (01:07:05) zoom out 1 
\i (01:07:05) setwindow pcb
\i (01:07:05) zoom out -20.4985 -16.5380
\i (01:07:05) trapsize 152
\i (01:07:05) zoom out 1 
\i (01:07:05) setwindow pcb
\i (01:07:05) zoom out -20.4985 -16.5379
\i (01:07:05) trapsize 305
\i (01:07:05) roam start
\i (01:07:06) roam y -64
\i (01:07:06) roam y -16
\i (01:07:06) roam y -32
\i (01:07:06) roam end
\i (01:07:06) zoom in 1 
\i (01:07:06) setwindow pcb
\i (01:07:06) zoom in -20.1935 -16.2510
\i (01:07:06) trapsize 152
\i (01:07:07) zoom out 1 
\i (01:07:07) setwindow pcb
\i (01:07:07) zoom out -20.2179 -16.2053
\i (01:07:07) trapsize 305
\i (01:07:08) delete 
\i (01:07:09) pick grid -20.5290 -16.5162
\t (01:07:09) last pick:  -20.5232  -16.5100
\t (01:07:09) Connect Line "P1_C8, Etch/Bottom"
\i (01:07:10) pick grid -21.1693 -17.1749
\t (01:07:10) last pick:  -21.1582  -17.1704
\t (01:07:10) Via "Not On A Net, Via16c8, (-21.0058 -17.2974)"
\i (01:07:11) prepopup -21.1632 -16.7907
\i (01:07:11) done 
\i (01:07:11) generaledit 
\i (01:07:13) zoom out 1 
\i (01:07:13) setwindow pcb
\i (01:07:13) zoom out -20.8034 -16.6077
\i (01:07:13) trapsize 610
\i (01:07:13) zoom out 1 
\i (01:07:13) setwindow pcb
\i (01:07:13) zoom out -20.8034 -16.6077
\i (01:07:13) trapsize 1220
\i (01:07:13) zoom out 1 
\i (01:07:13) setwindow pcb
\i (01:07:13) zoom out -20.8035 -16.5833
\i (01:07:13) trapsize 2440
\i (01:07:14) zoom out 1 
\i (01:07:14) setwindow pcb
\i (01:07:14) zoom out -32.6111 -28.8787
\i (01:07:14) trapsize 4879
\i (01:07:14) zoom out 1 
\i (01:07:14) setwindow pcb
\i (01:07:14) zoom out -40.8080 -34.4410
\i (01:07:14) trapsize 9758
\i (01:07:14) zoom in 1 
\i (01:07:14) setwindow pcb
\i (01:07:14) zoom in -73.2055 -54.3479
\i (01:07:14) trapsize 4879
\i (01:07:14) zoom in 1 
\i (01:07:14) setwindow pcb
\i (01:07:14) zoom in -74.3764 -53.7623
\i (01:07:14) trapsize 2440
\i (01:07:14) zoom in 1 
\i (01:07:14) setwindow pcb
\i (01:07:14) zoom in -74.4252 -53.6647
\i (01:07:14) trapsize 1220
\i (01:07:16) zoom in 1 
\i (01:07:16) setwindow pcb
\i (01:07:16) zoom in -74.6448 -47.4438
\i (01:07:16) trapsize 610
\i (01:07:16) zoom in 1 
\i (01:07:16) setwindow pcb
\i (01:07:16) zoom in -73.9373 -46.6143
\i (01:07:16) trapsize 305
\i (01:07:17) zoom in 1 
\i (01:07:17) setwindow pcb
\i (01:07:17) zoom in -73.8519 -46.5472
\i (01:07:17) trapsize 152
\i (01:07:18) pick grid -72.9980 -46.6936
\t (01:07:18) last pick:  -72.9996  -46.6852
\i (01:07:19) xdehilite 
\i (01:07:19) xNet P1_C8 
\i (01:07:19) xname_flush 
\t (01:07:19) Net "P1_C8" dehighlighted.
\i (01:07:19) done 
\i (01:07:19) generaledit 
\i (01:07:19) xhilite 
\i (01:07:20) xNet P1_C9 
\i (01:07:20) xname_flush 
\i (01:07:20) trapsize 2543
\i (01:07:20) setwindow cmgr
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Bus "P1_" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Bus "P1_" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Bus "P1_" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Bus "P1_" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:20) cm expand ( row ( Bus "P1_" ) )
\i (01:07:20) cm expand ( row ( Design "STANDARD" ) )
\t (01:07:20) Net "P1_C9" highlighted.
\i (01:07:20) setwindow pcb
\i (01:07:20) done 
\i (01:07:20) generaledit 
\i (01:07:24) pick grid -46.8985 -51.6483
\t (01:07:24) last pick:  -46.8884  -51.6382
\i (01:07:24) zoom in 1 
\i (01:07:24) setwindow pcb
\i (01:07:24) zoom in -52.5958 -52.0044
\i (01:07:24) trapsize 1272
\i (01:07:24) zoom in 1 
\i (01:07:24) setwindow pcb
\i (01:07:24) zoom in -52.5958 -52.0044
\i (01:07:24) trapsize 636
\i (01:07:25) zoom out 1 
\i (01:07:25) setwindow pcb
\i (01:07:25) zoom out -52.6085 -51.9916
\i (01:07:25) trapsize 1272
\i (01:07:26) roam start
\i (01:07:26) roam x -80
\i (01:07:26) roam x -384
\i (01:07:26) roam y 16
\i (01:07:26) roam x -80
\i (01:07:26) roam x -80
\i (01:07:26) roam x -16
\i (01:07:26) roam x -32
\i (01:07:26) roam y 16
\i (01:07:26) roam x -32
\i (01:07:26) roam end
\i (01:07:28) zoom in 1 
\i (01:07:28) setwindow pcb
\i (01:07:28) zoom in -73.3217 -45.9252
\i (01:07:28) trapsize 636
\i (01:07:28) zoom in 1 
\i (01:07:28) setwindow pcb
\i (01:07:28) zoom in -73.3217 -45.9252
\i (01:07:28) trapsize 318
\t (01:07:28) Pick to complete the window.
\i (01:07:28) zoom in 1 
\i (01:07:28) setwindow pcb
\i (01:07:28) zoom in -73.3216 -45.9251
\i (01:07:28) trapsize 159
\i (01:07:28) zoom out 1 
\i (01:07:28) setwindow pcb
\i (01:07:28) zoom out -73.3216 -45.9251
\i (01:07:28) trapsize 318
\i (01:07:28) zoom out 1 
\i (01:07:28) setwindow pcb
\i (01:07:28) zoom out -73.3216 -45.9251
\i (01:07:28) trapsize 636
\i (01:07:29) prepopup -73.3215 -45.9251
\i (01:07:29) cancel 
\i (01:07:29) generaledit 
\i (01:07:30) zoom in 1 
\i (01:07:30) setwindow pcb
\i (01:07:30) zoom in -73.4488 -45.8488
\i (01:07:30) trapsize 159
\i (01:07:32) delete 
\i (01:07:33) pick grid -73.1976 -45.8870
\t (01:07:33) last pick:  -73.2028  -45.8978
\t (01:07:33) Connect Line "P1_C9, Etch/3-Sig"
\i (01:07:33) setwindow cmgr
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Bus "P1_" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Bus "P1_" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Bus "P1_" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Bus "P1_" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) cm expand ( row ( Bus "P1_" ) )
\i (01:07:33) cm expand ( row ( Design "STANDARD" ) )
\i (01:07:33) setwindow pcb
\i (01:07:33) prepopup -72.9210 -45.7884
\i (01:07:33) done 
\i (01:07:33) generaledit 
\i (01:07:34) zoom out 1 
\i (01:07:34) setwindow pcb
\i (01:07:34) zoom out -72.9210 -45.7884
\i (01:07:34) trapsize 318
\i (01:07:34) zoom out 1 
\i (01:07:34) setwindow pcb
\i (01:07:34) zoom out -72.9210 -45.7885
\i (01:07:34) trapsize 636
\i (01:07:34) zoom out 1 
\i (01:07:34) setwindow pcb
\i (01:07:34) zoom out -72.9211 -45.7884
\i (01:07:34) trapsize 1272
\i (01:07:34) zoom out 1 
\i (01:07:34) setwindow pcb
\i (01:07:34) zoom out -63.8156 -47.3399
\i (01:07:34) trapsize 2543
\i (01:07:35) zoom in 1 
\i (01:07:35) setwindow pcb
\i (01:07:35) zoom in -45.2487 -48.3573
\i (01:07:35) trapsize 1272
\i (01:07:35) zoom in 1 
\i (01:07:35) setwindow pcb
\i (01:07:35) zoom in -45.2487 -48.3573
\i (01:07:35) trapsize 636
\i (01:07:36) zoom in 1 
\i (01:07:36) setwindow pcb
\i (01:07:36) zoom in -47.6395 -48.4972
\i (01:07:36) trapsize 318
\i (01:07:36) zoom in 1 
\i (01:07:36) setwindow pcb
\i (01:07:36) zoom in -47.6394 -48.4971
\i (01:07:36) trapsize 159
\i (01:07:38) delete 
\i (01:07:40) pick grid -48.2053 -48.2523
\t (01:07:40) last pick:  -48.2092  -48.2600
\t (01:07:40) Connect Line "P1_C9, Etch/Top"
\i (01:07:40) pick grid -48.2784 -48.4876
\t (01:07:40) last pick:  -48.2854  -48.4886
\t (01:07:40) Via "P1_C9, Via16c8, (-48.4659 -48.4809)"
\i (01:07:41) pick grid -48.7363 -48.5257
\t (01:07:41) last pick:  -48.7426  -48.5140
\t (01:07:41) Connect Line "P1_C9, Etch/6-Sig"
\i (01:07:41) prepopup -48.1131 -48.3858
\i (01:07:42) done 
\i (01:07:42) generaledit 
\i (01:07:42) zoom out 1 
\i (01:07:42) setwindow pcb
\i (01:07:42) zoom out -48.3198 -48.5798
\i (01:07:42) trapsize 318
\i (01:07:42) zoom out 1 
\i (01:07:42) setwindow pcb
\i (01:07:42) zoom out -48.3198 -48.5798
\i (01:07:42) trapsize 636
\i (01:07:42) zoom out 1 
\i (01:07:42) setwindow pcb
\i (01:07:42) zoom out -48.3070 -48.5797
\i (01:07:42) trapsize 1272
\i (01:07:42) zoom out 1 
\i (01:07:42) setwindow pcb
\i (01:07:42) zoom out -48.2815 -48.5797
\i (01:07:42) trapsize 2543
\i (01:07:44) roam start
\i (01:07:44) roam x 32
\i (01:07:44) roam y -48
\i (01:07:44) roam x 128
\i (01:07:44) roam y -96
\i (01:07:44) roam x 176
\i (01:07:44) roam y -96
\i (01:07:44) roam x 80
\i (01:07:44) roam y -64
\i (01:07:44) roam x 16
\i (01:07:44) roam y -16
\i (01:07:44) roam x 16
\i (01:07:44) roam y -32
\i (01:07:44) roam end
\i (01:07:44) zoom in 1 
\i (01:07:44) setwindow pcb
\i (01:07:44) zoom in -17.8262 -17.3389
\i (01:07:44) trapsize 1272
\i (01:07:44) zoom in 1 
\i (01:07:44) setwindow pcb
\i (01:07:44) zoom in -16.9868 -16.5759
\i (01:07:44) trapsize 636
\i (01:07:45) zoom in 1 
\i (01:07:45) setwindow pcb
\i (01:07:45) zoom in -19.1233 -16.1180
\i (01:07:45) trapsize 318
\i (01:07:45) zoom in 1 
\i (01:07:45) setwindow pcb
\i (01:07:45) zoom in -19.1360 -16.0989
\i (01:07:45) trapsize 159
\i (01:07:46) zoom out 1 
\i (01:07:46) setwindow pcb
\i (01:07:46) zoom out -19.5143 -16.0226
\i (01:07:46) trapsize 318
\i (01:07:47) roam start
\i (01:07:47) roam y -64
\i (01:07:48) roam y -16
\i (01:07:48) roam y -32
\i (01:07:48) roam x 32
\i (01:07:48) roam y -32
\i (01:07:48) roam y -32
\i (01:07:48) roam end
\i (01:07:50) delete 
\i (01:07:52) pick grid -19.7726 -16.8816
\t (01:07:52) last pick:  -19.7612  -16.8910
\t (01:07:52) Connect Line "P1_C9, Etch/Bottom"
\i (01:07:52) pick grid -20.0587 -17.4221
\t (01:07:52) last pick:  -20.0660  -17.4244
\t (01:07:52) Via "Not On A Net, Via16c8, (-20.1422 -17.3228)"
\i (01:07:53) prepopup -19.9188 -17.6383
\i (01:07:53) done 
\i (01:07:53) generaledit 
\i (01:07:56) drc update 
\t (01:07:56) Performing DRC...
\t (01:07:56) Multithreaded DRC update (8 threads).
\t (01:07:57) No DRC errors detected.
\i (01:07:57) generaledit 
\i (01:07:58) save 
\i (01:07:59) fillin yes 
\i (01:07:59) generaledit 
\i (01:07:59) pick grid -19.8552 -18.0389
\t (01:07:59) last pick:  -19.8628  -18.0340
\i (01:08:38) xdehilite 
\i (01:08:38) xNet P1_C9 
\i (01:08:38) xname_flush 
\t (01:08:38) Net "P1_C9" dehighlighted.
\i (01:08:38) done 
\i (01:08:38) generaledit 
\i (01:08:38) xhilite 
\i (01:08:38) xNet P1_B2 
\i (01:08:38) xname_flush 
\i (01:08:38) trapsize 2788
\i (01:08:38) setwindow cmgr
\i (01:08:38) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Bus "P1_" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Bus "P1_" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Bus "P1_" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Bus "P1_" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:39) cm expand ( row ( Bus "P1_" ) )
\i (01:08:39) cm expand ( row ( Design "STANDARD" ) )
\t (01:08:39) Net "P1_B2" highlighted.
\i (01:08:39) setwindow pcb
\i (01:08:39) done 
\i (01:08:39) generaledit 
\i (01:08:41) roam start
\i (01:08:41) roam x -96
\i (01:08:41) roam x -16
\i (01:08:41) roam x -128
\i (01:08:41) roam x -128
\i (01:08:41) roam x -64
\i (01:08:42) roam x -48
\i (01:08:42) roam x -32
\i (01:08:42) roam end
\i (01:08:42) zoom in 1 
\i (01:08:42) setwindow pcb
\i (01:08:42) zoom in -71.0408 -44.8234
\i (01:08:42) trapsize 1394
\i (01:08:42) zoom in 1 
\i (01:08:42) setwindow pcb
\i (01:08:42) zoom in -71.0965 -44.7118
\i (01:08:42) trapsize 697
\i (01:08:43) zoom in 1 
\i (01:08:43) setwindow pcb
\i (01:08:43) zoom in -73.7175 -44.9906
\i (01:08:43) trapsize 349
\i (01:08:43) zoom in 1 
\i (01:08:43) setwindow pcb
\i (01:08:43) zoom in -73.7174 -44.9906
\i (01:08:43) trapsize 174
\i (01:08:44) pick grid -72.9436 -44.8129
\t (01:08:44) last pick:  -72.9488  -44.8056
\i (01:08:46) delete 
\i (01:08:46) pick grid -72.9646 -44.2029
\t (01:08:46) last pick:  -72.9742  -44.1960
\t (01:08:46) Connect Line "P1_B2, Etch/3-Sig"
\i (01:08:46) setwindow cmgr
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Bus "P1_" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Bus "P1_" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Bus "P1_" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Bus "P1_" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:46) cm expand ( row ( Bus "P1_" ) )
\i (01:08:46) cm expand ( row ( Design "STANDARD" ) )
\i (01:08:47) setwindow pcb
\i (01:08:47) prepopup -72.8321 -44.2029
\i (01:08:47) done 
\i (01:08:47) generaledit 
\i (01:08:48) zoom out 1 
\i (01:08:48) setwindow pcb
\i (01:08:48) zoom out -72.8112 -44.4469
\i (01:08:48) trapsize 349
\i (01:08:48) zoom out 1 
\i (01:08:48) setwindow pcb
\i (01:08:48) zoom out -72.8113 -44.4469
\i (01:08:48) trapsize 697
\i (01:08:48) zoom out 1 
\i (01:08:48) setwindow pcb
\i (01:08:48) zoom out -72.8112 -44.4469
\i (01:08:48) trapsize 1394
\i (01:08:48) zoom out 1 
\i (01:08:48) setwindow pcb
\i (01:08:48) zoom out -72.8113 -44.4747
\i (01:08:48) trapsize 2788
\i (01:08:48) zoom out 1 
\i (01:08:48) setwindow pcb
\i (01:08:48) zoom out -72.8113 -44.4747
\i (01:08:48) trapsize 5577
\i (01:08:49) zoom in 1 
\i (01:08:49) setwindow pcb
\i (01:08:49) zoom in -46.2669 -49.9397
\i (01:08:49) trapsize 2788
\i (01:08:49) zoom in 1 
\i (01:08:49) setwindow pcb
\i (01:08:49) zoom in -46.2669 -49.8840
\i (01:08:49) trapsize 1394
\i (01:08:50) zoom in 1 
\i (01:08:50) setwindow pcb
\i (01:08:50) zoom in -55.3567 -46.8448
\i (01:08:50) trapsize 697
\i (01:08:50) zoom in 1 
\i (01:08:50) setwindow pcb
\i (01:08:50) zoom in -55.3567 -46.8448
\i (01:08:50) trapsize 349
\i (01:08:50) zoom in 1 
\i (01:08:50) setwindow pcb
\i (01:08:50) zoom in -55.3567 -46.8448
\i (01:08:50) trapsize 174
\i (01:08:51) zoom in 1 
\i (01:08:51) setwindow pcb
\i (01:08:51) zoom in -55.0674 -47.3049
\i (01:08:51) trapsize 87
\i (01:08:53) delete 
\i (01:08:54) pick grid -55.1650 -47.2822
\t (01:08:54) last pick:  -55.1688  -47.2948
\t (01:08:54) Connect Line "P1_B2, Etch/Top"
\i (01:08:55) pick grid -55.5188 -47.6778
\t (01:08:55) last pick:  -55.5244  -47.6758
\t (01:08:55) Via "P1_B2, Via16c8, (-55.4659 -47.4809)"
\i (01:08:56) pick grid -55.6530 -47.6848
\t (01:08:56) last pick:  -55.6514  -47.6758
\t (01:08:56) Connect Line "P1_B2, Etch/6-Sig"
\i (01:08:57) prepopup -55.2678 -47.4739
\i (01:08:57) oops 
\t (01:08:57) last pick:  -55.5244  -47.6758
\i (01:08:58) prepopup -55.2853 -47.4373
\i (01:08:59) oops 
\t (01:08:59) last pick:  -55.1688  -47.2948
\i (01:09:00) pick grid -55.3724 -47.4722
\t (01:09:00) last pick:  -55.3720  -47.4726
\t (01:09:00) Via "P1_B2, Via16c8, (-55.4659 -47.4809)"
\i (01:09:00) setwindow cmgr
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Bus "P1_" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Bus "P1_" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Bus "P1_" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Bus "P1_" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:00) cm expand ( row ( Bus "P1_" ) )
\i (01:09:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:01) setwindow pcb
\i (01:09:01) pick grid -55.2661 -47.4792
\t (01:09:01) last pick:  -55.2704  -47.4726
\i (01:09:02) pick grid -55.6129 -47.5698
\t (01:09:02) last pick:  -55.6006  -47.5742
\t (01:09:02) Connect Line "P1_B2, Etch/6-Sig"
\i (01:09:02) prepopup -55.2975 -47.4548
\i (01:09:03) done 
\i (01:09:03) generaledit 
\i (01:09:03) zoom out 1 
\i (01:09:03) setwindow pcb
\i (01:09:03) zoom out -55.3114 -47.4530
\i (01:09:03) trapsize 174
\i (01:09:03) zoom out 1 
\i (01:09:03) setwindow pcb
\i (01:09:03) zoom out -55.3114 -47.4530
\i (01:09:03) trapsize 349
\i (01:09:03) zoom out 1 
\i (01:09:03) setwindow pcb
\i (01:09:03) zoom out -55.3184 -47.4530
\i (01:09:03) trapsize 697
\i (01:09:03) zoom out 1 
\i (01:09:03) setwindow pcb
\i (01:09:03) zoom out -55.3183 -47.4530
\i (01:09:03) trapsize 1394
\i (01:09:04) zoom in 1 
\i (01:09:04) setwindow pcb
\i (01:09:04) zoom in -54.4820 -46.2540
\i (01:09:04) trapsize 697
\i (01:09:04) zoom in 1 
\i (01:09:04) setwindow pcb
\i (01:09:04) zoom in -54.4820 -46.2540
\i (01:09:04) trapsize 349
\i (01:09:04) zoom in 1 
\i (01:09:04) setwindow pcb
\i (01:09:04) zoom in -54.5029 -46.2679
\i (01:09:04) trapsize 174
\i (01:09:06) zoom out 1 
\i (01:09:06) setwindow pcb
\i (01:09:06) zoom out -54.5586 -46.9580
\i (01:09:06) trapsize 349
\i (01:09:06) zoom out 1 
\i (01:09:06) setwindow pcb
\i (01:09:06) zoom out -54.5587 -46.9580
\i (01:09:06) trapsize 697
\i (01:09:07) zoom in 1 
\i (01:09:07) setwindow pcb
\i (01:09:07) zoom in -48.3966 -48.5473
\i (01:09:07) trapsize 349
\i (01:09:07) zoom in 1 
\i (01:09:07) setwindow pcb
\i (01:09:07) zoom in -48.3966 -48.5472
\i (01:09:07) trapsize 174
\i (01:09:08) zoom out 1 
\i (01:09:08) setwindow pcb
\i (01:09:08) zoom out -49.3551 -48.3590
\i (01:09:08) trapsize 349
\i (01:09:08) zoom out 1 
\i (01:09:08) setwindow pcb
\i (01:09:08) zoom out -49.3551 -48.3590
\i (01:09:08) trapsize 697
\i (01:09:09) roam start
\i (01:09:09) roam x 32
\i (01:09:09) roam y -96
\i (01:09:09) roam x 48
\i (01:09:09) roam y -96
\i (01:09:09) roam x 16
\i (01:09:09) roam y -16
\i (01:09:09) roam x 64
\i (01:09:09) roam y -64
\i (01:09:09) roam x 48
\i (01:09:09) roam y -32
\i (01:09:10) roam x 48
\i (01:09:10) roam y -64
\i (01:09:10) roam x 80
\i (01:09:10) roam y -48
\i (01:09:10) roam x 144
\i (01:09:10) roam y -64
\i (01:09:10) roam x 64
\i (01:09:10) roam y -32
\i (01:09:10) roam x 32
\i (01:09:10) roam y -16
\i (01:09:10) roam x 32
\i (01:09:10) roam y -32
\i (01:09:10) roam x 32
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:10) roam x 32
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -32
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -32
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:10) roam x 16
\i (01:09:10) roam y -16
\i (01:09:11) roam x 16
\i (01:09:11) roam x 16
\i (01:09:11) roam y -16
\i (01:09:11) roam x 32
\i (01:09:11) roam y -32
\i (01:09:11) roam x 32
\i (01:09:11) roam y -32
\i (01:09:11) roam x 16
\i (01:09:11) roam y -16
\i (01:09:11) roam x 16
\i (01:09:11) roam x 16
\i (01:09:11) roam y -16
\i (01:09:11) roam x 32
\i (01:09:11) roam y -16
\i (01:09:11) roam x 48
\i (01:09:11) roam y -48
\i (01:09:11) roam x 64
\i (01:09:11) roam y -48
\i (01:09:11) roam x 48
\i (01:09:11) roam y -32
\i (01:09:11) roam x 32
\i (01:09:11) roam y -16
\i (01:09:11) roam x 48
\i (01:09:11) roam y -32
\i (01:09:11) roam x 32
\i (01:09:11) roam y -32
\i (01:09:11) roam x 32
\i (01:09:11) roam y -16
\i (01:09:11) roam x 32
\i (01:09:11) roam y -16
\i (01:09:11) roam x 16
\i (01:09:11) roam y -16
\i (01:09:11) roam x 16
\i (01:09:11) roam y -16
\i (01:09:11) roam x 48
\i (01:09:11) roam y -32
\i (01:09:12) roam x 48
\i (01:09:12) roam y -16
\i (01:09:12) roam x 48
\i (01:09:12) roam y -32
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 32
\i (01:09:12) roam y -48
\i (01:09:12) roam x 16
\i (01:09:12) roam y -16
\i (01:09:12) roam x 32
\i (01:09:12) roam y -32
\i (01:09:12) roam x 32
\i (01:09:12) roam y -32
\i (01:09:12) roam x 32
\i (01:09:12) roam y -32
\i (01:09:12) roam x 80
\i (01:09:12) roam y -64
\i (01:09:12) roam x 80
\i (01:09:12) roam y -48
\i (01:09:12) roam x 96
\i (01:09:12) roam y -48
\i (01:09:12) roam x 80
\i (01:09:12) roam y -32
\i (01:09:12) roam x 64
\i (01:09:12) roam y -48
\i (01:09:12) roam x 80
\i (01:09:12) roam y -32
\i (01:09:13) roam x -16
\i (01:09:13) roam end
\i (01:09:14) zoom in 1 
\i (01:09:14) setwindow pcb
\i (01:09:14) zoom in -16.3353 -16.5982
\i (01:09:14) trapsize 349
\i (01:09:14) zoom in 1 
\i (01:09:14) setwindow pcb
\i (01:09:14) zoom in -16.3701 -16.4518
\i (01:09:14) trapsize 174
\i (01:09:15) roam start
\i (01:09:15) roam x 32
\i (01:09:15) roam y -80
\i (01:09:15) roam x 16
\i (01:09:15) roam y -48
\i (01:09:15) roam y -32
\i (01:09:15) roam x -32
\i (01:09:15) roam y -32
\i (01:09:15) roam x -48
\i (01:09:15) roam y -16
\i (01:09:15) roam x -32
\i (01:09:15) roam y -48
\i (01:09:15) roam end
\i (01:09:16) zoom in 1 
\i (01:09:16) setwindow pcb
\i (01:09:16) zoom in -16.8187 -15.6487
\i (01:09:16) trapsize 87
\i (01:09:16) zoom out 1 
\i (01:09:16) setwindow pcb
\i (01:09:16) zoom out -16.8326 -15.7062
\i (01:09:16) trapsize 174
\i (01:09:18) delete 
\i (01:09:21) pick grid -17.2194 -16.0722
\t (01:09:21) last pick:  -17.2212  -16.0782
\t (01:09:21) Connect Line "P1_B2, Etch/Top"
\i (01:09:22) pick grid -17.0138 -16.3998
\t (01:09:22) last pick:  -17.0180  -16.4084
\t (01:09:22) Via "Not On A Net, Via16c8, (-17.2090 -16.3962)"
\i (01:09:23) prepopup -16.4631 -16.0060
\i (01:09:23) done 
\i (01:09:23) generaledit 
\i (01:09:29) drc update 
\t (01:09:29) Performing DRC...
\t (01:09:29) Multithreaded DRC update (8 threads).
\t (01:09:29) No DRC errors detected.
\i (01:09:29) generaledit 
\i (01:09:31) xdehilite 
\i (01:09:31) xNet P1_B2 
\i (01:09:31) xname_flush 
\t (01:09:31) Net "P1_B2" dehighlighted.
\i (01:09:31) done 
\i (01:09:31) generaledit 
\i (01:09:32) xhilite 
\i (01:09:32) xNet P1_B3 
\i (01:09:32) xname_flush 
\i (01:09:32) trapsize 2153
\i (01:09:32) setwindow cmgr
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Bus "P1_" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Bus "P1_" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Bus "P1_" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Bus "P1_" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:32) cm expand ( row ( Bus "P1_" ) )
\i (01:09:32) cm expand ( row ( Design "STANDARD" ) )
\t (01:09:32) Net "P1_B3" highlighted.
\i (01:09:32) setwindow pcb
\i (01:09:32) done 
\i (01:09:32) generaledit 
\i (01:09:34) roam start
\i (01:09:34) roam x -96
\i (01:09:34) roam x -224
\i (01:09:34) roam x -96
\i (01:09:34) roam y 16
\i (01:09:34) roam x -64
\i (01:09:34) roam x -32
\i (01:09:34) roam end
\i (01:09:35) zoom in 1 
\i (01:09:35) setwindow pcb
\i (01:09:35) zoom in -73.4847 -44.6311
\i (01:09:35) trapsize 1077
\i (01:09:35) zoom in 1 
\i (01:09:35) setwindow pcb
\i (01:09:35) zoom in -73.5062 -44.6095
\i (01:09:35) trapsize 538
\i (01:09:35) zoom in 1 
\i (01:09:35) setwindow pcb
\i (01:09:35) zoom in -73.5062 -44.6095
\i (01:09:35) trapsize 269
\i (01:09:36) zoom in 1 
\i (01:09:36) setwindow pcb
\i (01:09:36) zoom in -71.8752 -44.5718
\i (01:09:36) trapsize 135
\i (01:09:38) delete 
\i (01:09:39) pick grid -72.0825 -44.1466
\t (01:09:39) last pick:  -72.0852  -44.1452
\t (01:09:39) Connect Line "P1_B3, Etch/3-Sig"
\i (01:09:39) setwindow cmgr
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Bus "P1_" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Bus "P1_" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Bus "P1_" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Bus "P1_" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:39) cm expand ( row ( Bus "P1_" ) )
\i (01:09:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:09:40) setwindow pcb
\i (01:09:40) prepopup -72.3085 -44.0093
\i (01:09:40) done 
\i (01:09:40) generaledit 
\i (01:09:40) zoom out 1 
\i (01:09:40) setwindow pcb
\i (01:09:40) zoom out -72.2843 -44.1035
\i (01:09:40) trapsize 269
\i (01:09:40) zoom out 1 
\i (01:09:40) setwindow pcb
\i (01:09:40) zoom out -72.2843 -44.1036
\i (01:09:40) trapsize 538
\i (01:09:41) zoom out 1 
\i (01:09:41) setwindow pcb
\i (01:09:41) zoom out -72.2843 -44.1035
\i (01:09:41) trapsize 1076
\i (01:09:41) zoom out 1 
\i (01:09:41) setwindow pcb
\i (01:09:41) zoom out -68.7965 -45.1155
\i (01:09:41) trapsize 2153
\i (01:09:41) roam start
\i (01:09:41) roam x 80
\i (01:09:41) roam y 32
\i (01:09:41) roam x 336
\i (01:09:41) roam y 64
\i (01:09:41) roam x 144
\i (01:09:41) roam y 16
\i (01:09:42) roam end
\i (01:09:42) zoom in 1 
\i (01:09:42) setwindow pcb
\i (01:09:42) zoom in -54.9277 -46.6137
\i (01:09:42) trapsize 1076
\i (01:09:42) zoom in 1 
\i (01:09:42) setwindow pcb
\i (01:09:42) zoom in -54.9277 -46.6136
\i (01:09:42) trapsize 538
\i (01:09:42) zoom in 1 
\i (01:09:42) setwindow pcb
\i (01:09:42) zoom in -54.9277 -46.6136
\i (01:09:42) trapsize 269
\i (01:09:43) zoom out 1 
\i (01:09:43) setwindow pcb
\i (01:09:43) zoom out -53.9212 -47.4748
\i (01:09:43) trapsize 538
\i (01:09:43) zoom in 1 
\i (01:09:43) setwindow pcb
\i (01:09:43) zoom in -52.9200 -48.7774
\i (01:09:43) trapsize 269
\i (01:09:44) zoom in 1 
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom in -53.0438 -48.4867
\i (01:09:44) trapsize 135
\i (01:09:44) zoom in 1 
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom in -53.0438 -48.4867
\i (01:09:44) trapsize 67
\i (01:09:44) zoom out 1 
\i (01:09:44) setwindow pcb
\i (01:09:44) zoom out -53.0465 -48.4867
\i (01:09:44) trapsize 135
\i (01:09:46) delete 
\i (01:09:47) pick grid -53.2780 -48.2821
\t (01:09:47) last pick:  -53.2892  -48.2854
\t (01:09:47) Connect Line "P1_B3, Etch/Top"
\i (01:09:48) pick grid -53.2672 -48.5108
\t (01:09:48) last pick:  -53.2638  -48.5140
\t (01:09:48) Via "P1_B3, Via16c8, (-53.4659 -48.4809)"
\i (01:09:49) pick grid -53.7355 -48.4974
\t (01:09:49) last pick:  -53.7464  -48.4886
\t (01:09:49) Connect Line "P1_B3, Etch/6-Sig"
\i (01:09:49) prepopup -53.2295 -48.4301
\i (01:09:50) done 
\i (01:09:50) generaledit 
\i (01:09:51) zoom out 1 
\i (01:09:51) setwindow pcb
\i (01:09:51) zoom out -53.2618 -48.4247
\i (01:09:51) trapsize 269
\i (01:09:51) zoom out 1 
\i (01:09:51) setwindow pcb
\i (01:09:51) zoom out -53.2619 -48.4086
\i (01:09:51) trapsize 538
\i (01:09:51) zoom out 1 
\i (01:09:51) setwindow pcb
\i (01:09:51) zoom out -53.2618 -48.4086
\i (01:09:51) trapsize 1076
\i (01:09:52) roam start
\i (01:09:52) roam x 32
\i (01:09:52) roam y -64
\i (01:09:52) roam x 64
\i (01:09:52) roam y -64
\i (01:09:52) roam x 80
\i (01:09:52) roam y -64
\i (01:09:52) roam x 80
\i (01:09:52) roam y -80
\i (01:09:52) roam x 80
\i (01:09:52) roam y -48
\i (01:09:52) roam x 64
\i (01:09:52) roam y -64
\i (01:09:52) roam x 80
\i (01:09:52) roam y -64
\i (01:09:52) roam x 80
\i (01:09:52) roam y -48
\i (01:09:52) roam x 96
\i (01:09:52) roam y -32
\i (01:09:52) roam x 80
\i (01:09:52) roam y -48
\i (01:09:52) roam x 80
\i (01:09:52) roam y -48
\i (01:09:52) roam x 64
\i (01:09:52) roam y -64
\i (01:09:52) roam x 48
\i (01:09:52) roam y -64
\i (01:09:53) roam x 16
\i (01:09:53) roam y -32
\i (01:09:53) roam x 16
\i (01:09:53) roam y -32
\i (01:09:53) roam x 16
\i (01:09:53) roam y -32
\i (01:09:53) roam x 16
\i (01:09:53) roam y -48
\i (01:09:53) roam x 32
\i (01:09:53) roam y -64
\i (01:09:53) roam x 32
\i (01:09:53) roam y -48
\i (01:09:53) roam x 32
\i (01:09:53) roam y -48
\i (01:09:53) roam x 32
\i (01:09:53) roam y -16
\i (01:09:53) roam x 16
\i (01:09:53) roam y -16
\i (01:09:53) roam x 48
\i (01:09:53) roam y -16
\i (01:09:53) roam x 32
\i (01:09:53) roam y -16
\i (01:09:53) roam x 48
\i (01:09:53) roam y -16
\i (01:09:53) roam x 32
\i (01:09:53) roam y -16
\i (01:09:53) roam x 16
\i (01:09:53) roam y -16
\i (01:09:53) roam x 32
\i (01:09:53) roam y -16
\i (01:09:53) roam x 16
\i (01:09:53) roam x 32
\i (01:09:53) roam y -16
\i (01:09:53) roam x 16
\i (01:09:53) roam x 32
\i (01:09:53) roam x 16
\i (01:09:53) roam x 16
\i (01:09:53) roam y -16
\i (01:09:53) roam x 32
\i (01:09:54) roam y -16
\i (01:09:54) roam x 16
\i (01:09:54) roam y -16
\i (01:09:54) roam y -32
\i (01:09:54) roam x 32
\i (01:09:54) roam y -80
\i (01:09:54) roam y -32
\i (01:09:54) roam y -16
\i (01:09:54) roam x 16
\i (01:09:54) roam y -16
\i (01:09:54) roam x 32
\i (01:09:54) roam y -16
\i (01:09:54) roam x 64
\i (01:09:54) roam y -16
\i (01:09:54) roam x 32
\i (01:09:54) roam y -16
\i (01:09:54) roam end
\i (01:09:55) zoom in 1 
\i (01:09:55) setwindow pcb
\i (01:09:55) zoom in -17.2989 -15.8307
\i (01:09:55) trapsize 538
\i (01:09:55) zoom in 1 
\i (01:09:55) setwindow pcb
\i (01:09:55) zoom in -17.2988 -15.8307
\i (01:09:55) trapsize 269
\i (01:09:55) zoom in 1 
\i (01:09:55) setwindow pcb
\i (01:09:55) zoom in -17.2988 -15.8307
\i (01:09:55) trapsize 135
\i (01:09:57) roam start
\i (01:09:57) zoom in 1 
\i (01:09:57) setwindow pcb
\i (01:09:57) zoom in -17.2881 -16.0836
\i (01:09:57) trapsize 67
\i (01:09:57) roam x -48
\i (01:09:57) roam y 64
\i (01:09:57) roam x -16
\i (01:09:57) roam y 32
\i (01:09:57) roam x -48
\i (01:09:57) roam y 32
\i (01:09:57) roam x -96
\i (01:09:57) roam y 16
\i (01:09:57) roam x -64
\i (01:09:57) roam y 48
\i (01:09:57) roam x -32
\i (01:09:57) roam y 16
\i (01:09:57) roam x -32
\i (01:09:57) roam y 16
\i (01:09:57) roam x -16
\i (01:09:57) roam y 32
\i (01:09:58) roam end
\i (01:09:59) delete 
\i (01:10:00) pick grid -17.8844 -16.3959
\t (01:10:00) last pick:  -17.8816  -16.4084
\t (01:10:00) Via "P1_B3, Via16c8, (-18.0594 -16.3830)"
\i (01:10:01) pick grid -17.8534 -16.2411
\t (01:10:01) last pick:  -17.8562  -16.2306
\t (01:10:01) Connect Line "P1_B3, Etch/Top"
\i (01:10:02) prepopup -17.5601 -16.0433
\i (01:10:02) done 
\i (01:10:02) generaledit 
\i (01:10:03) zoom out 1 
\i (01:10:03) setwindow pcb
\i (01:10:03) zoom out -17.5601 -16.0433
\i (01:10:03) trapsize 135
\i (01:10:03) zoom out 1 
\i (01:10:03) setwindow pcb
\i (01:10:03) zoom out -17.5601 -16.0433
\i (01:10:03) trapsize 269
\i (01:10:03) zoom out 1 
\i (01:10:03) setwindow pcb
\i (01:10:03) zoom out -17.5708 -16.0326
\i (01:10:03) trapsize 538
\i (01:10:03) zoom out 1 
\i (01:10:03) setwindow pcb
\i (01:10:03) zoom out -17.5708 -16.0325
\i (01:10:03) trapsize 1076
\i (01:10:04) pick grid -17.4631 -16.2479
\t (01:10:04) last pick:  -17.4752  -16.2560
\i (01:10:06) xdehilite 
\i (01:10:06) xNet P1_B3 
\i (01:10:06) xname_flush 
\t (01:10:06) Net "P1_B3" dehighlighted.
\i (01:10:06) done 
\i (01:10:06) xhilite 
\i (01:10:06) xNet P1_B4 
\i (01:10:06) xname_flush 
\i (01:10:06) trapsize 2109
\i (01:10:06) setwindow cmgr
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Bus "P1_" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Bus "P1_" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Bus "P1_" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Bus "P1_" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:07) cm expand ( row ( Bus "P1_" ) )
\i (01:10:07) cm expand ( row ( Design "STANDARD" ) )
\t (01:10:07) Net "P1_B4" highlighted.
\i (01:10:07) setwindow pcb
\i (01:10:07) done 
\i (01:10:07) generaledit 
\i (01:10:08) roam start
\i (01:10:08) roam x -48
\i (01:10:08) roam y 16
\i (01:10:08) roam x -112
\i (01:10:08) roam y 64
\i (01:10:08) roam x -16
\i (01:10:08) roam y 16
\i (01:10:09) roam x -48
\i (01:10:09) roam x -16
\i (01:10:09) roam y 16
\i (01:10:09) roam x -48
\i (01:10:09) roam x -48
\i (01:10:09) roam y 16
\i (01:10:10) roam y -16
\i (01:10:10) roam y -32
\i (01:10:10) roam end
\i (01:10:10) zoom in 1 
\i (01:10:10) setwindow pcb
\i (01:10:10) zoom in -57.1326 -51.2651
\i (01:10:10) trapsize 1054
\i (01:10:11) zoom in 1 
\i (01:10:11) setwindow pcb
\i (01:10:11) zoom in -57.1325 -51.2650
\i (01:10:11) trapsize 527
\t (01:10:11) Pick to complete the window.
\i (01:10:12) roam start
\i (01:10:12) roam x -16
\i (01:10:12) roam x -80
\i (01:10:12) roam x -80
\i (01:10:12) roam y 16
\i (01:10:12) roam x -80
\i (01:10:12) roam y 16
\i (01:10:12) roam x -80
\i (01:10:12) roam x -16
\i (01:10:12) roam x -32
\i (01:10:12) roam x -80
\i (01:10:12) roam x -64
\i (01:10:12) roam y 16
\i (01:10:12) roam x -32
\i (01:10:12) roam end
\i (01:10:13) prepopup -62.2355 -49.7573
\i (01:10:14) cancel 
\i (01:10:14) generaledit 
\i (01:10:15) roam start
\i (01:10:15) roam x -16
\i (01:10:15) roam x -224
\i (01:10:15) roam y 32
\i (01:10:15) roam x -96
\i (01:10:15) roam y 16
\i (01:10:15) roam x -80
\i (01:10:15) roam x -96
\i (01:10:15) roam y 16
\i (01:10:15) roam x -16
\i (01:10:15) roam x -96
\i (01:10:15) roam y 16
\i (01:10:15) roam x -80
\i (01:10:15) roam x -48
\i (01:10:15) roam y 16
\i (01:10:15) roam x -48
\i (01:10:15) roam x -32
\i (01:10:15) roam x -32
\i (01:10:15) roam y -16
\i (01:10:16) roam x -32
\i (01:10:16) roam y -48
\i (01:10:16) roam x -32
\i (01:10:16) roam y -48
\i (01:10:16) roam x -32
\i (01:10:16) roam y -96
\i (01:10:16) roam x -16
\i (01:10:16) roam y -80
\i (01:10:16) roam x -16
\i (01:10:16) roam y -64
\i (01:10:16) roam x -32
\i (01:10:16) roam y -48
\i (01:10:16) roam x -32
\i (01:10:16) roam y -64
\i (01:10:16) roam x -32
\i (01:10:16) roam y -48
\i (01:10:16) roam x -16
\i (01:10:16) roam y -32
\i (01:10:16) roam x -48
\i (01:10:16) roam y -16
\i (01:10:16) roam y -16
\i (01:10:16) roam x -16
\i (01:10:16) roam x -48
\i (01:10:16) roam x -80
\i (01:10:16) roam y -16
\i (01:10:16) roam x -16
\i (01:10:16) roam x -16
\i (01:10:17) roam x -64
\i (01:10:17) roam x -48
\i (01:10:17) roam end
\i (01:10:17) zoom in 1 
\i (01:10:17) setwindow pcb
\i (01:10:17) zoom in -71.6508 -44.8337
\i (01:10:17) trapsize 264
\i (01:10:17) zoom in 1 
\i (01:10:17) setwindow pcb
\i (01:10:17) zoom in -71.7088 -44.8073
\i (01:10:17) trapsize 132
\i (01:10:17) zoom in 1 
\i (01:10:17) setwindow pcb
\i (01:10:17) zoom in -71.7167 -44.7994
\i (01:10:17) trapsize 66
\i (01:10:18) zoom out 1 
\i (01:10:18) setwindow pcb
\i (01:10:18) zoom out -71.8551 -44.7506
\i (01:10:18) trapsize 132
\i (01:10:18) zoom out 1 
\i (01:10:18) setwindow pcb
\i (01:10:18) zoom out -71.8816 -44.7294
\i (01:10:18) trapsize 264
\i (01:10:19) zoom in 1 
\i (01:10:19) setwindow pcb
\i (01:10:19) zoom in -72.2348 -44.1179
\i (01:10:19) trapsize 132
\i (01:10:24) delete 
\i (01:10:26) pick grid -72.7304 -43.7040
\t (01:10:26) last pick:  -72.7202  -43.7134
\t (01:10:26) Connect Line "P1_B4, Etch/3-Sig"
\i (01:10:26) setwindow cmgr
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Bus "P1_" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Bus "P1_" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Bus "P1_" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Bus "P1_" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) cm expand ( row ( Bus "P1_" ) )
\i (01:10:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:26) setwindow pcb
\i (01:10:26) prepopup -72.6197 -43.4747
\i (01:10:27) done 
\i (01:10:27) generaledit 
\i (01:10:27) zoom out 1 
\i (01:10:27) setwindow pcb
\i (01:10:27) zoom out -72.6328 -43.5300
\i (01:10:27) trapsize 264
\i (01:10:27) zoom out 1 
\i (01:10:27) setwindow pcb
\i (01:10:27) zoom out -72.6329 -43.5300
\i (01:10:27) trapsize 527
\i (01:10:27) zoom out 1 
\i (01:10:27) setwindow pcb
\i (01:10:27) zoom out -72.6329 -43.5300
\i (01:10:27) trapsize 1054
\i (01:10:28) roam start
\i (01:10:28) roam x 16
\i (01:10:28) roam x 528
\i (01:10:28) roam y 80
\i (01:10:28) roam x 160
\i (01:10:28) roam y 48
\i (01:10:28) roam x 16
\i (01:10:28) roam y 16
\i (01:10:29) roam x 16
\i (01:10:29) roam x 32
\i (01:10:29) roam y 16
\i (01:10:29) roam x 80
\i (01:10:29) roam y 32
\i (01:10:29) roam x 80
\i (01:10:29) roam y 16
\i (01:10:29) roam x 64
\i (01:10:29) roam x 32
\i (01:10:29) roam y -32
\i (01:10:29) roam y -16
\i (01:10:29) roam x -64
\i (01:10:29) roam x -48
\i (01:10:29) roam y -16
\i (01:10:29) roam x -96
\i (01:10:29) roam x -32
\i (01:10:29) roam end
\i (01:10:30) zoom in 1 
\i (01:10:30) setwindow pcb
\i (01:10:30) zoom in -54.0164 -49.1632
\i (01:10:30) trapsize 527
\i (01:10:30) zoom in 1 
\i (01:10:30) setwindow pcb
\i (01:10:30) zoom in -54.0164 -49.1738
\i (01:10:30) trapsize 264
\i (01:10:30) zoom in 1 
\i (01:10:30) setwindow pcb
\i (01:10:30) zoom in -53.8741 -49.2054
\i (01:10:30) trapsize 132
\i (01:10:31) zoom in 1 
\i (01:10:31) setwindow pcb
\i (01:10:31) zoom in -53.0701 -49.2792
\i (01:10:31) trapsize 66
\i (01:10:31) zoom out 1 
\i (01:10:31) setwindow pcb
\i (01:10:31) zoom out -53.0701 -49.2792
\i (01:10:31) trapsize 132
\i (01:10:33) delete 
\i (01:10:34) pick grid -53.2467 -49.2949
\t (01:10:34) last pick:  -53.2384  -49.3014
\t (01:10:34) Connect Line "P1_B4, Etch/Top"
\i (01:10:36) pick grid -53.5630 -49.6218
\t (01:10:36) last pick:  -53.5686  -49.6316
\t (01:10:36) Via "P1_B4, Via16c8, (-53.4659 -49.4809)"
\i (01:10:36) pick grid -53.7370 -49.4214
\t (01:10:36) last pick:  -53.7464  -49.4284
\t (01:10:36) Connect Line "P1_B4, Etch/6-Sig"
\i (01:10:37) prepopup -53.0253 -49.3793
\i (01:10:37) done 
\i (01:10:37) generaledit 
\i (01:10:38) zoom out 1 
\i (01:10:38) setwindow pcb
\i (01:10:38) zoom out -53.2573 -49.4873
\i (01:10:38) trapsize 264
\i (01:10:38) zoom out 1 
\i (01:10:38) setwindow pcb
\i (01:10:38) zoom out -53.2572 -49.4874
\i (01:10:38) trapsize 527
\i (01:10:38) zoom out 1 
\i (01:10:38) setwindow pcb
\i (01:10:38) zoom out -53.2573 -49.4874
\i (01:10:38) trapsize 1054
\i (01:10:39) roam start
\i (01:10:39) roam x 32
\i (01:10:39) roam y -32
\i (01:10:39) roam x 80
\i (01:10:39) roam y -64
\i (01:10:39) roam x 96
\i (01:10:39) roam y -64
\i (01:10:39) roam x 48
\i (01:10:39) roam y -80
\i (01:10:39) roam x 64
\i (01:10:39) roam y -80
\i (01:10:39) roam x 112
\i (01:10:39) roam y -80
\i (01:10:39) roam x 80
\i (01:10:39) roam y -64
\i (01:10:39) roam x 48
\i (01:10:39) roam y -32
\i (01:10:39) roam x 32
\i (01:10:39) roam y -32
\i (01:10:39) roam x 48
\i (01:10:39) roam y -32
\i (01:10:39) roam x 32
\i (01:10:39) roam y -32
\i (01:10:39) roam x 96
\i (01:10:39) roam y -32
\i (01:10:39) roam x 48
\i (01:10:39) roam y -32
\i (01:10:39) roam x 48
\i (01:10:39) roam y -32
\i (01:10:39) roam x 32
\i (01:10:39) roam y -32
\i (01:10:39) roam x 32
\i (01:10:39) roam y -32
\i (01:10:39) roam x 32
\i (01:10:39) roam y -32
\i (01:10:40) roam x 16
\i (01:10:40) roam y -16
\i (01:10:40) roam x 48
\i (01:10:40) roam y -64
\i (01:10:40) roam x 48
\i (01:10:40) roam y -64
\i (01:10:40) roam x 32
\i (01:10:40) roam y -32
\i (01:10:40) roam x 32
\i (01:10:40) roam y -32
\i (01:10:40) roam x 48
\i (01:10:40) roam y -32
\i (01:10:40) roam x 32
\i (01:10:40) roam y -48
\i (01:10:40) roam x 16
\i (01:10:40) roam y -64
\i (01:10:40) roam x 48
\i (01:10:40) roam y -80
\i (01:10:40) roam x 16
\i (01:10:40) roam y -48
\i (01:10:40) roam x 16
\i (01:10:40) roam y -16
\i (01:10:40) roam x 32
\i (01:10:40) roam y -16
\i (01:10:40) roam x 32
\i (01:10:40) roam y -16
\i (01:10:40) roam x 32
\i (01:10:40) roam y -16
\i (01:10:40) roam x 32
\i (01:10:40) roam y -16
\i (01:10:40) roam x 16
\i (01:10:40) roam y -16
\i (01:10:41) roam end
\i (01:10:41) zoom in 1 
\i (01:10:41) setwindow pcb
\i (01:10:41) zoom in -17.1121 -15.2323
\i (01:10:41) trapsize 527
\i (01:10:42) zoom in 1 
\i (01:10:42) setwindow pcb
\i (01:10:42) zoom in -17.1121 -15.2323
\i (01:10:42) trapsize 264
\i (01:10:42) zoom in 1 
\i (01:10:42) setwindow pcb
\i (01:10:42) zoom in -18.4881 -15.6646
\i (01:10:42) trapsize 132
\i (01:10:42) zoom in 1 
\i (01:10:42) setwindow pcb
\i (01:10:42) zoom in -18.4880 -15.6646
\i (01:10:42) trapsize 66
\i (01:10:42) zoom out 1 
\i (01:10:42) setwindow pcb
\i (01:10:42) zoom out -18.5249 -15.7147
\i (01:10:42) trapsize 132
\i (01:10:43) zoom out 1 
\i (01:10:43) setwindow pcb
\i (01:10:43) zoom out -18.5249 -15.7146
\i (01:10:43) trapsize 264
\i (01:10:43) pick grid -18.8466 -15.9361
\t (01:10:43) last pick:  -18.8468  -15.9258
\i (01:10:44) zoom in 1 
\i (01:10:44) setwindow pcb
\i (01:10:44) zoom in -18.8466 -15.9572
\i (01:10:44) trapsize 132
\i (01:10:44) zoom in 1 
\i (01:10:44) setwindow pcb
\i (01:10:44) zoom in -18.8465 -15.9572
\i (01:10:44) trapsize 66
\i (01:10:44) zoom out 1 
\i (01:10:44) setwindow pcb
\i (01:10:44) zoom out -18.8439 -15.9598
\i (01:10:44) trapsize 132
\i (01:10:44) zoom out 1 
\i (01:10:44) setwindow pcb
\i (01:10:44) zoom out -18.8439 -15.9599
\i (01:10:44) trapsize 264
\i (01:10:46) delete 
\i (01:10:47) pick grid -18.7489 -16.4923
\t (01:10:47) last pick:  -18.7452  -16.4846
\t (01:10:47) Via "P1_B4, Via16c8, (-18.8976 -16.3322)"
\i (01:10:48) pick grid -18.6382 -16.0811
\t (01:10:48) last pick:  -18.6436  -16.0782
\t (01:10:48) Connect Line "P1_B4, Etch/Top"
\i (01:10:48) prepopup -18.0372 -16.1180
\i (01:10:49) done 
\i (01:10:49) generaledit 
\i (01:10:50) prepopup -18.1110 -16.1812
\i (01:10:51) pick grid -18.1585 -16.4659
\t (01:10:51) last pick:  -18.1610  -16.4592
\i (01:10:51) zoom out 1 
\i (01:10:51) setwindow pcb
\i (01:10:51) zoom out -18.1743 -16.4554
\i (01:10:51) trapsize 527
\i (01:10:52) xdehilite 
\i (01:10:52) xNet P1_B4 
\i (01:10:52) xname_flush 
\t (01:10:52) Net "P1_B4" dehighlighted.
\i (01:10:52) done 
\i (01:10:52) generaledit 
\i (01:10:53) xhilite 
\i (01:10:53) xNet P1_B5 
\i (01:10:53) xname_flush 
\i (01:10:53) trapsize 2617
\i (01:10:53) setwindow cmgr
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Bus "P1_" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Bus "P1_" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Bus "P1_" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Bus "P1_" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:10:53) cm expand ( row ( Bus "P1_" ) )
\i (01:10:53) cm expand ( row ( Design "STANDARD" ) )
\t (01:10:53) Net "P1_B5" highlighted.
\i (01:10:53) setwindow pcb
\i (01:10:53) done 
\i (01:10:53) generaledit 
\i (01:10:59) roam start
\i (01:10:59) roam x -96
\i (01:10:59) roam x -224
\i (01:10:59) roam x -80
\i (01:10:59) roam x -32
\i (01:10:59) roam end
\i (01:11:00) zoom in 1 
\i (01:11:00) setwindow pcb
\i (01:11:00) zoom in -74.4459 -50.6596
\i (01:11:00) trapsize 1308
\i (01:11:00) zoom in 1 
\i (01:11:00) setwindow pcb
\i (01:11:00) zoom in -74.4459 -50.6596
\i (01:11:00) trapsize 654
\i (01:11:00) zoom in 1 
\i (01:11:00) setwindow pcb
\i (01:11:00) zoom in -74.4459 -50.6596
\i (01:11:00) trapsize 327
\i (01:11:00) zoom out 1 
\i (01:11:00) setwindow pcb
\i (01:11:00) zoom out -73.1245 -50.2933
\i (01:11:00) trapsize 654
\i (01:11:01) zoom in 1 
\i (01:11:01) setwindow pcb
\i (01:11:01) zoom in -72.2349 -43.2284
\i (01:11:01) trapsize 327
\i (01:11:02) zoom in 1 
\i (01:11:02) setwindow pcb
\i (01:11:02) zoom in -71.9798 -43.5816
\i (01:11:02) trapsize 164
\i (01:11:02) zoom in 1 
\i (01:11:02) setwindow pcb
\i (01:11:02) zoom in -71.9896 -43.5816
\i (01:11:02) trapsize 82
\i (01:11:02) roam start
\i (01:11:02) roam y -80
\i (01:11:03) roam x 16
\i (01:11:03) roam y -96
\i (01:11:03) roam y -32
\i (01:11:03) roam x 16
\i (01:11:03) roam y -32
\i (01:11:03) roam x 32
\i (01:11:03) roam y -48
\i (01:11:03) roam end
\i (01:11:03) zoom out 1 
\i (01:11:03) setwindow pcb
\i (01:11:03) zoom out -72.0837 -43.3339
\i (01:11:03) trapsize 164
\i (01:11:03) zoom out 1 
\i (01:11:03) setwindow pcb
\i (01:11:03) zoom out -72.0837 -43.3339
\i (01:11:03) trapsize 327
\i (01:11:05) delete 
\i (01:11:06) pick grid -72.1033 -43.5562
\t (01:11:06) last pick:  -72.1106  -43.5610
\t (01:11:06) Connect Line "P1_B5, Etch/3-Sig"
\i (01:11:06) setwindow cmgr
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Bus "P1_" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Bus "P1_" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Bus "P1_" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Bus "P1_" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:06) cm expand ( row ( Bus "P1_" ) )
\i (01:11:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:11:07) setwindow pcb
\i (01:11:07) prepopup -72.4369 -43.7721
\i (01:11:07) done 
\i (01:11:07) generaledit 
\i (01:11:08) zoom out 1 
\i (01:11:08) setwindow pcb
\i (01:11:08) zoom out -72.3781 -43.7852
\i (01:11:08) trapsize 654
\i (01:11:08) zoom out 1 
\i (01:11:08) setwindow pcb
\i (01:11:08) zoom out -72.3780 -43.7851
\i (01:11:08) trapsize 1308
\i (01:11:08) zoom out 1 
\i (01:11:08) setwindow pcb
\i (01:11:08) zoom out -72.1686 -43.8113
\i (01:11:08) trapsize 2617
\i (01:11:09) zoom in 1 
\i (01:11:09) setwindow pcb
\i (01:11:09) zoom in -50.5552 -48.1026
\i (01:11:09) trapsize 1308
\i (01:11:09) zoom in 1 
\i (01:11:09) setwindow pcb
\i (01:11:09) zoom in -50.5814 -48.2596
\i (01:11:09) trapsize 654
\i (01:11:10) zoom in 1 
\i (01:11:10) setwindow pcb
\i (01:11:10) zoom in -51.3663 -47.9717
\i (01:11:10) trapsize 327
\i (01:11:10) zoom in 1 
\i (01:11:10) setwindow pcb
\i (01:11:10) zoom in -51.3663 -47.9717
\i (01:11:10) trapsize 164
\i (01:11:11) zoom in 1 
\i (01:11:11) setwindow pcb
\i (01:11:11) zoom in -51.6280 -47.9128
\i (01:11:11) trapsize 82
\i (01:11:11) zoom out 1 
\i (01:11:11) setwindow pcb
\i (01:11:11) zoom out -51.6329 -47.9144
\i (01:11:11) trapsize 164
\i (01:11:13) delete 
\i (01:11:14) pick grid -52.3001 -48.2872
\t (01:11:14) last pick:  -52.2986  -48.2854
\t (01:11:14) Connect Line "P1_B5, Etch/Top"
\i (01:11:14) pick grid -52.3557 -48.5587
\t (01:11:14) last pick:  -52.3494  -48.5648
\t (01:11:14) Via "P1_B5, Via16c8, (-52.4659 -48.4809)"
\i (01:11:15) pick grid -52.4735 -48.1760
\t (01:11:15) last pick:  -52.4764  -48.1838
\t (01:11:15) Connect Line "P1_B5, Etch/6-Sig"
\i (01:11:15) prepopup -52.8529 -48.3886
\i (01:11:16) done 
\i (01:11:16) generaledit 
\i (01:11:16) zoom out 1 
\i (01:11:16) setwindow pcb
\i (01:11:16) zoom out -52.8529 -48.3886
\i (01:11:16) trapsize 327
\i (01:11:17) zoom out 1 
\i (01:11:17) setwindow pcb
\i (01:11:17) zoom out -52.8725 -48.3821
\i (01:11:17) trapsize 654
\i (01:11:17) zoom out 1 
\i (01:11:17) setwindow pcb
\i (01:11:17) zoom out -52.8724 -48.3822
\i (01:11:17) trapsize 1308
\i (01:11:17) zoom out 1 
\i (01:11:17) setwindow pcb
\i (01:11:17) zoom out -41.7779 -42.3639
\i (01:11:17) trapsize 2617
\i (01:11:18) roam start
\i (01:11:18) roam x 16
\i (01:11:18) roam y -80
\i (01:11:18) roam x 144
\i (01:11:18) roam y -144
\i (01:11:18) roam x 96
\i (01:11:18) roam y -96
\i (01:11:18) roam x 64
\i (01:11:18) roam y -80
\i (01:11:18) roam x 48
\i (01:11:18) roam y -80
\i (01:11:18) roam x 80
\i (01:11:18) roam y -64
\i (01:11:18) roam x 96
\i (01:11:18) roam y -48
\i (01:11:18) roam x 48
\i (01:11:18) roam end
\i (01:11:19) zoom in 1 
\i (01:11:19) setwindow pcb
\i (01:11:19) zoom in -17.1397 -17.7487
\i (01:11:19) trapsize 1308
\i (01:11:19) zoom in 1 
\i (01:11:19) setwindow pcb
\i (01:11:19) zoom in -17.1397 -17.7487
\i (01:11:19) trapsize 654
\i (01:11:19) zoom in 1 
\i (01:11:19) setwindow pcb
\i (01:11:19) zoom in -17.1397 -17.7487
\i (01:11:19) trapsize 327
\i (01:11:19) roam start
\i (01:11:20) roam x -32
\i (01:11:20) roam y -96
\i (01:11:20) roam x -16
\i (01:11:20) roam y -64
\i (01:11:20) roam x -16
\i (01:11:20) roam y -16
\i (01:11:20) roam end
\i (01:11:20) zoom in 1 
\i (01:11:20) setwindow pcb
\i (01:11:20) zoom in -18.8876 -16.4088
\i (01:11:20) trapsize 164
\i (01:11:20) zoom in 1 
\i (01:11:20) setwindow pcb
\i (01:11:20) zoom in -18.9007 -16.3925
\i (01:11:20) trapsize 82
\i (01:11:21) zoom out 1 
\i (01:11:21) setwindow pcb
\i (01:11:21) zoom out -18.9138 -16.3793
\i (01:11:21) trapsize 164
\i (01:11:21) zoom out 1 
\i (01:11:21) setwindow pcb
\i (01:11:21) zoom out -18.9170 -16.3794
\i (01:11:21) trapsize 327
\i (01:11:22) delete 
\i (01:11:24) pick grid -19.2114 -17.3999
\t (01:11:24) last pick:  -19.2024  -17.3990
\t (01:11:24) Via "P1_B5, Via16c8, (-19.3167 -17.2974)"
\i (01:11:25) pick grid -19.3357 -16.6607
\t (01:11:25) last pick:  -19.3294  -16.6624
\t (01:11:25) Connect Line "P1_B5, Etch/Top"
\i (01:11:26) prepopup -18.8778 -16.3728
\i (01:11:26) done 
\i (01:11:26) generaledit 
\i (01:11:27) prepopup -19.4535 -17.8447
\i (01:11:28) pick grid -19.7282 -17.9428
\t (01:11:28) last pick:  -19.7358  -17.9324
\i (01:11:29) drc update 
\t (01:11:29) Performing DRC...
\t (01:11:29) Multithreaded DRC update (8 threads).
\t (01:11:29) No DRC errors detected.
\i (01:11:30) generaledit 
\i (01:12:04) xdehilite 
\i (01:12:04) xNet P1_B5 
\i (01:12:04) xname_flush 
\t (01:12:04) Net "P1_B5" dehighlighted.
\i (01:12:04) done 
\i (01:12:04) generaledit 
\i (01:12:06) xhilite 
\i (01:12:06) xNet P1_B6 
\i (01:12:06) xname_flush 
\i (01:12:06) trapsize 2169
\i (01:12:06) setwindow cmgr
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Bus "P1_" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Bus "P1_" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Bus "P1_" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Bus "P1_" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:06) cm expand ( row ( Bus "P1_" ) )
\i (01:12:06) cm expand ( row ( Design "STANDARD" ) )
\t (01:12:06) Net "P1_B6" highlighted.
\i (01:12:06) setwindow pcb
\i (01:12:06) done 
\i (01:12:07) generaledit 
\i (01:12:10) pick grid -48.3633 -49.5142
\t (01:12:10) last pick:  -48.3616  -49.5046
\i (01:12:11) roam start
\i (01:12:11) roam x -64
\i (01:12:11) roam x -80
\i (01:12:11) roam x -128
\i (01:12:11) roam x -96
\i (01:12:11) roam x -32
\i (01:12:11) roam end
\i (01:12:12) zoom in 1 
\i (01:12:12) setwindow pcb
\i (01:12:12) zoom in -65.8566 -46.1744
\i (01:12:12) trapsize 1084
\i (01:12:12) zoom in 1 
\i (01:12:12) setwindow pcb
\i (01:12:12) zoom in -65.8566 -46.1744
\i (01:12:12) trapsize 542
\i (01:12:13) zoom out 1 
\i (01:12:13) setwindow pcb
\i (01:12:13) zoom out -69.5325 -44.0057
\i (01:12:13) trapsize 1084
\i (01:12:13) zoom in 1 
\i (01:12:13) setwindow pcb
\i (01:12:13) zoom in -73.9784 -41.6851
\i (01:12:13) trapsize 542
\i (01:12:14) zoom in 1 
\i (01:12:14) setwindow pcb
\i (01:12:14) zoom in -72.5362 -40.7959
\i (01:12:14) trapsize 271
\i (01:12:14) zoom in 1 
\i (01:12:14) setwindow pcb
\i (01:12:14) zoom in -72.5362 -40.7959
\i (01:12:14) trapsize 136
\i (01:12:15) zoom out 1 
\i (01:12:15) setwindow pcb
\i (01:12:15) zoom out -72.1187 -40.8149
\i (01:12:15) trapsize 271
\i (01:12:22) zoom in 1 
\i (01:12:22) setwindow pcb
\i (01:12:22) zoom in -71.4410 -40.6684
\i (01:12:22) trapsize 136
\i (01:12:22) zoom in 1 
\i (01:12:22) setwindow pcb
\i (01:12:22) zoom in -71.4410 -40.6684
\i (01:12:22) trapsize 68
\i (01:12:23) zoom out 1 
\i (01:12:23) setwindow pcb
\i (01:12:23) zoom out -71.4396 -40.6806
\i (01:12:23) trapsize 136
\i (01:12:25) zoom out 1 
\i (01:12:25) setwindow pcb
\i (01:12:25) zoom out -71.3447 -40.7023
\i (01:12:25) trapsize 271
\i (01:12:28) xdehilite 
\i (01:12:28) xNet P1_B6 
\i (01:12:28) xname_flush 
\t (01:12:28) Net "P1_B6" dehighlighted.
\i (01:12:28) done 
\i (01:12:28) generaledit 
\i (01:12:32) xhilite 
\i (01:12:32) xNet P1_B6 
\i (01:12:32) xname_flush 
\i (01:12:32) trapsize 2169
\i (01:12:32) setwindow cmgr
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Bus "P1_" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Bus "P1_" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Bus "P1_" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Bus "P1_" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:32) cm expand ( row ( Bus "P1_" ) )
\i (01:12:32) cm expand ( row ( Design "STANDARD" ) )
\t (01:12:32) Net "P1_B6" highlighted.
\i (01:12:32) setwindow pcb
\i (01:12:32) done 
\i (01:12:32) generaledit 
\i (01:12:36) pick grid -71.9153 -41.4466
\t (01:12:36) last pick:  -71.9074  -41.4528
\i (01:12:36) zoom in 1 
\i (01:12:36) setwindow pcb
\i (01:12:36) zoom in -71.9153 -41.1864
\i (01:12:36) trapsize 1084
\i (01:12:36) zoom in 1 
\i (01:12:36) setwindow pcb
\i (01:12:36) zoom in -71.9153 -41.1864
\i (01:12:36) trapsize 542
\i (01:12:36) zoom in 1 
\i (01:12:36) setwindow pcb
\i (01:12:36) zoom in -71.9153 -41.1863
\i (01:12:36) trapsize 271
\i (01:12:36) zoom in 1 
\i (01:12:36) setwindow pcb
\i (01:12:36) zoom in -71.9153 -41.1808
\i (01:12:36) trapsize 136
\i (01:12:36) zoom in 1 
\i (01:12:36) setwindow pcb
\i (01:12:36) zoom in -71.9153 -41.1808
\i (01:12:36) trapsize 68
\i (01:12:37) zoom out 1 
\i (01:12:37) setwindow pcb
\i (01:12:37) zoom out -71.6808 -41.1021
\i (01:12:37) trapsize 136
\i (01:12:38) delete 
\i (01:12:40) pick grid -71.5425 -40.8284
\t (01:12:40) last pick:  -71.5518  -40.8178
\t (01:12:40) Via "P1_B6, Via16c8, (-71.5831 -40.9194)"
\i (01:12:40) setwindow cmgr
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Bus "P1_" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Bus "P1_" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Bus "P1_" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Bus "P1_" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) cm expand ( row ( Bus "P1_" ) )
\i (01:12:40) cm expand ( row ( Design "STANDARD" ) )
\i (01:12:40) setwindow pcb
\i (01:12:40) pick grid -71.3012 -40.9205
\t (01:12:40) last pick:  -71.2978  -40.9194
\t (01:12:40) Connect Line "P1_B6, Etch/3-Sig"
\i (01:12:41) prepopup -71.3338 -40.6901
\i (01:12:41) done 
\i (01:12:41) generaledit 
\i (01:12:41) zoom out 1 
\i (01:12:41) setwindow pcb
\i (01:12:41) zoom out -71.3609 -40.6874
\i (01:12:41) trapsize 271
\i (01:12:41) zoom out 1 
\i (01:12:41) setwindow pcb
\i (01:12:41) zoom out -71.3609 -40.6874
\i (01:12:41) trapsize 542
\i (01:12:41) zoom out 1 
\i (01:12:41) setwindow pcb
\i (01:12:41) zoom out -71.3608 -40.6875
\i (01:12:41) trapsize 1084
\i (01:12:43) zoom in 1 
\i (01:12:43) setwindow pcb
\i (01:12:43) zoom in -49.8478 -47.0849
\i (01:12:43) trapsize 542
\i (01:12:43) zoom in 1 
\i (01:12:43) setwindow pcb
\i (01:12:43) zoom in -49.9021 -47.0090
\i (01:12:43) trapsize 271
\i (01:12:43) zoom in 1 
\i (01:12:43) setwindow pcb
\i (01:12:43) zoom in -49.9237 -46.9818
\i (01:12:43) trapsize 136
\i (01:12:45) delete 
\i (01:12:47) pick grid -51.1327 -46.0791
\t (01:12:47) last pick:  -51.1302  -46.0756
\t (01:12:47) Connect Line "P1_B6, Etch/Top"
\i (01:12:49) pick grid -51.6694 -46.5236
\t (01:12:49) last pick:  -51.6636  -46.5328
\t (01:12:49) Via "P1_B6, Via16c8, (-51.4659 -46.4809)"
\i (01:12:50) pick grid -51.2032 -46.6836
\t (01:12:50) last pick:  -51.2064  -46.6852
\t (01:12:50) Connect Line "P1_B6, Etch/6-Sig"
\i (01:12:50) prepopup -50.6474 -46.2688
\i (01:12:51) done 
\i (01:12:51) generaledit 
\i (01:12:51) zoom out 1 
\i (01:12:51) setwindow pcb
\i (01:12:51) zoom out -50.8264 -46.2255
\i (01:12:51) trapsize 271
\i (01:12:51) zoom out 1 
\i (01:12:51) setwindow pcb
\i (01:12:51) zoom out -50.8263 -46.2254
\i (01:12:51) trapsize 542
\i (01:12:52) zoom out 1 
\i (01:12:52) setwindow pcb
\i (01:12:52) zoom out -48.6902 -45.0435
\i (01:12:52) trapsize 1084
\i (01:12:52) zoom out 1 
\i (01:12:52) setwindow pcb
\i (01:12:52) zoom out -48.6902 -44.5664
\i (01:12:52) trapsize 2169
\i (01:12:52) zoom out 1 
\i (01:12:52) setwindow pcb
\i (01:12:52) zoom out -49.0805 -43.8290
\i (01:12:52) trapsize 4337
\i (01:12:53) roam start
\i (01:12:53) roam x 32
\i (01:12:53) roam y -64
\i (01:12:53) roam x 96
\i (01:12:53) roam y -48
\i (01:12:53) roam x 96
\i (01:12:53) roam y -48
\i (01:12:53) roam x 144
\i (01:12:53) roam y -64
\i (01:12:53) roam x 32
\i (01:12:53) roam y -16
\i (01:12:53) roam x 64
\i (01:12:53) roam y -32
\i (01:12:53) roam end
\i (01:12:54) zoom in 1 
\i (01:12:54) setwindow pcb
\i (01:12:54) zoom in -16.8058 -14.1503
\i (01:12:54) trapsize 2169
\i (01:12:54) zoom in 1 
\i (01:12:54) setwindow pcb
\i (01:12:54) zoom in -16.8058 -14.1503
\i (01:12:54) trapsize 1084
\i (01:12:54) zoom in 1 
\i (01:12:54) setwindow pcb
\i (01:12:54) zoom in -16.8057 -14.1503
\i (01:12:54) trapsize 542
\i (01:12:55) zoom in 1 
\i (01:12:55) setwindow pcb
\i (01:12:55) zoom in -16.9033 -14.6057
\i (01:12:55) trapsize 271
\i (01:12:55) zoom in 1 
\i (01:12:55) setwindow pcb
\i (01:12:55) zoom in -16.9033 -14.6165
\i (01:12:55) trapsize 136
\i (01:12:55) zoom out 1 
\i (01:12:55) setwindow pcb
\i (01:12:55) zoom out -17.3696 -14.9634
\i (01:12:55) trapsize 271
\i (01:12:55) zoom out 1 
\i (01:12:55) setwindow pcb
\i (01:12:55) zoom out -17.5647 -14.9960
\i (01:12:55) trapsize 542
\i (01:12:56) zoom in 1 
\i (01:12:56) setwindow pcb
\i (01:12:56) zoom in -19.7768 -17.3165
\i (01:12:56) trapsize 271
\i (01:12:58) delete 
\i (01:12:59) pick grid -18.7520 -16.8990
\t (01:12:59) last pick:  -18.7452  -16.8910
\t (01:12:59) Via "P1_B6, Via16c8, (-18.8976 -16.9164)"
\i (01:13:00) pick grid -19.2237 -16.5845
\t (01:13:00) last pick:  -19.2278  -16.5862
\t (01:13:00) Connect Line "P1_B6, Etch/Bottom"
\i (01:13:00) prepopup -18.8822 -16.1671
\i (01:13:00) done 
\i (01:13:00) generaledit 
\i (01:13:30) pick grid -18.8334 -17.9508
\t (01:13:30) last pick:  -18.8214  -17.9578
\i (01:13:32) xdehilite 
\i (01:13:32) xNet P1_B6 
\i (01:13:32) xname_flush 
\t (01:13:32) Net "P1_B6" dehighlighted.
\i (01:13:32) done 
\i (01:13:32) xhilite 
\i (01:13:32) xNet P1_B7 
\i (01:13:32) xname_flush 
\i (01:13:32) trapsize 2716
\i (01:13:32) setwindow cmgr
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Bus "P1_" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Bus "P1_" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Bus "P1_" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Bus "P1_" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:32) cm expand ( row ( Bus "P1_" ) )
\i (01:13:32) cm expand ( row ( Design "STANDARD" ) )
\t (01:13:32) Net "P1_B7" highlighted.
\i (01:13:32) setwindow pcb
\i (01:13:32) done 
\i (01:13:32) generaledit 
\i (01:13:34) pick grid -73.8833 -40.8223
\t (01:13:34) last pick:  -73.8886  -40.8178
\i (01:13:34) zoom in 1 
\i (01:13:34) setwindow pcb
\i (01:13:34) zoom in -73.8833 -40.7680
\i (01:13:34) trapsize 1358
\i (01:13:34) zoom in 1 
\i (01:13:34) setwindow pcb
\i (01:13:34) zoom in -73.8832 -40.7680
\i (01:13:34) trapsize 679
\i (01:13:34) zoom in 1 
\i (01:13:34) setwindow pcb
\i (01:13:34) zoom in -73.8832 -40.7680
\i (01:13:34) trapsize 340
\i (01:13:34) zoom in 1 
\i (01:13:34) setwindow pcb
\i (01:13:34) zoom in -73.8832 -40.7680
\i (01:13:34) trapsize 170
\i (01:13:35) zoom out 1 
\i (01:13:35) setwindow pcb
\i (01:13:35) zoom out -73.8934 -40.7543
\i (01:13:35) trapsize 340
\i (01:13:35) roam start
\i (01:13:35) roam x -16
\i (01:13:35) roam x -192
\i (01:13:35) roam x -96
\i (01:13:35) roam x -80
\i (01:13:35) roam y 16
\i (01:13:35) roam x -80
\i (01:13:35) roam x -48
\i (01:13:35) roam y 16
\i (01:13:35) roam x -16
\i (01:13:36) roam end
\i (01:13:37) zoom in 1 
\i (01:13:37) setwindow pcb
\i (01:13:37) zoom in -72.7869 -41.6170
\i (01:13:37) trapsize 170
\i (01:13:42) delete 
\i (01:13:43) pick grid -73.0348 -41.3352
\t (01:13:43) last pick:  -73.0250  -41.3258
\t (01:13:43) Via "P1_B7, Via16c8, (-73.0868 -41.2027)"
\i (01:13:43) setwindow cmgr
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Bus "P1_" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Bus "P1_" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Bus "P1_" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Bus "P1_" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) cm expand ( row ( Bus "P1_" ) )
\i (01:13:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:13:43) setwindow pcb
\i (01:13:43) pick grid -73.5610 -41.0737
\t (01:13:43) last pick:  -73.5584  -41.0718
\t (01:13:44) Connect Line "P1_B7, Etch/3-Sig"
\i (01:13:44) prepopup -73.0653 -40.9549
\i (01:13:45) done 
\i (01:13:45) generaledit 
\i (01:13:45) zoom out 1 
\i (01:13:45) setwindow pcb
\i (01:13:45) zoom out -73.0857 -40.9990
\i (01:13:45) trapsize 340
\i (01:13:45) zoom out 1 
\i (01:13:45) setwindow pcb
\i (01:13:45) zoom out -73.0857 -41.0127
\i (01:13:45) trapsize 679
\i (01:13:45) zoom out 1 
\i (01:13:45) setwindow pcb
\i (01:13:45) zoom out -73.0857 -41.0262
\i (01:13:45) trapsize 1358
\i (01:13:45) zoom out 1 
\i (01:13:45) setwindow pcb
\i (01:13:45) zoom out -73.0857 -41.0533
\i (01:13:45) trapsize 2716
\i (01:13:46) zoom in 1 
\i (01:13:46) setwindow pcb
\i (01:13:46) zoom in -47.9336 -50.1798
\i (01:13:46) trapsize 1358
\i (01:13:46) zoom in 1 
\i (01:13:46) setwindow pcb
\i (01:13:46) zoom in -47.9335 -50.1797
\i (01:13:46) trapsize 679
\i (01:13:47) zoom in 1 
\i (01:13:47) setwindow pcb
\i (01:13:47) zoom in -50.8534 -49.7587
\i (01:13:47) trapsize 340
\i (01:13:47) zoom in 1 
\i (01:13:47) setwindow pcb
\i (01:13:47) zoom in -50.8534 -49.7518
\i (01:13:47) trapsize 170
\i (01:13:49) delete 
\i (01:13:50) pick grid -52.2726 -49.2900
\t (01:13:50) last pick:  -52.2732  -49.3014
\t (01:13:50) Connect Line "P1_B7, Etch/Top"
\i (01:13:51) pick grid -52.3507 -49.5175
\t (01:13:51) last pick:  -52.3494  -49.5300
\t (01:13:51) Via "P1_B7, Via16c8, (-52.4659 -49.4809)"
\i (01:13:51) pick grid -52.6630 -49.6873
\t (01:13:51) last pick:  -52.6542  -49.6824
\t (01:13:51) Connect Line "P1_B7, Etch/6-Sig"
\i (01:13:52) prepopup -52.9652 -49.5447
\i (01:13:52) done 
\i (01:13:52) generaledit 
\i (01:13:53) zoom out 1 
\i (01:13:53) setwindow pcb
\i (01:13:53) zoom out -53.0026 -49.5243
\i (01:13:53) trapsize 340
\i (01:13:53) zoom out 1 
\i (01:13:53) setwindow pcb
\i (01:13:53) zoom out -53.0025 -49.5243
\i (01:13:53) trapsize 679
\i (01:13:53) zoom out 1 
\i (01:13:53) setwindow pcb
\i (01:13:53) zoom out -53.0026 -49.5242
\i (01:13:53) trapsize 1358
\i (01:13:53) zoom out 1 
\i (01:13:53) setwindow pcb
\i (01:13:53) zoom out -53.0026 -49.5243
\i (01:13:53) trapsize 2716
\i (01:13:53) zoom out 1 
\i (01:13:53) setwindow pcb
\i (01:13:53) zoom out -53.0025 -49.5243
\i (01:13:53) trapsize 5432
\i (01:13:53) zoom in 1 
\i (01:13:53) setwindow pcb
\i (01:13:53) zoom in -18.2351 -15.9519
\i (01:13:53) trapsize 2716
\i (01:13:54) zoom in 1 
\i (01:13:54) setwindow pcb
\i (01:13:54) zoom in -18.2351 -15.9519
\i (01:13:54) trapsize 1358
\i (01:13:54) zoom in 1 
\i (01:13:54) setwindow pcb
\i (01:13:54) zoom in -18.2351 -15.9247
\i (01:13:54) trapsize 679
\i (01:13:54) zoom in 1 
\i (01:13:54) setwindow pcb
\i (01:13:54) zoom in -18.1264 -15.8976
\i (01:13:54) trapsize 340
\i (01:13:55) zoom in 1 
\i (01:13:55) setwindow pcb
\i (01:13:55) zoom in -18.1061 -15.8840
\i (01:13:55) trapsize 170
\i (01:13:55) zoom out 1 
\i (01:13:55) setwindow pcb
\i (01:13:55) zoom out -18.1026 -15.8840
\i (01:13:55) trapsize 340
\i (01:13:57) delete 
\i (01:13:58) pick grid -18.3879 -17.3847
\t (01:13:58) last pick:  -18.3896  -17.3736
\t (01:13:58) Via "P1_B7, Via16c8, (-18.4785 -17.3482)"
\i (01:13:58) pick grid -18.4218 -16.8890
\t (01:13:58) last pick:  -18.4150  -16.8910
\t (01:13:58) Connect Line "P1_B7, Etch/Bottom"
\i (01:13:58) prepopup -18.1909 -16.6241
\i (01:13:59) done 
\i (01:13:59) generaledit 
\i (01:13:59) zoom out 1 
\i (01:13:59) setwindow pcb
\i (01:13:59) zoom out -18.2521 -16.6173
\i (01:13:59) trapsize 679
\i (01:13:59) zoom out 1 
\i (01:13:59) setwindow pcb
\i (01:13:59) zoom out -18.2521 -16.6173
\i (01:13:59) trapsize 1358
\i (01:13:59) zoom out 1 
\i (01:13:59) setwindow pcb
\i (01:13:59) zoom out -18.2520 -16.6174
\i (01:13:59) trapsize 2716
\i (01:13:59) zoom out 1 
\i (01:13:59) setwindow pcb
\i (01:13:59) zoom out -18.2521 -16.6174
\i (01:13:59) trapsize 5432
\i (01:14:00) zoom in 1 
\i (01:14:00) setwindow pcb
\i (01:14:00) zoom in -66.0572 -51.4935
\i (01:14:00) trapsize 2716
\i (01:14:00) zoom in 1 
\i (01:14:00) setwindow pcb
\i (01:14:00) zoom in -71.4353 -49.7007
\i (01:14:00) trapsize 1358
\i (01:14:01) zoom out 1 
\i (01:14:01) setwindow pcb
\i (01:14:01) zoom out -74.1515 -47.2561
\i (01:14:01) trapsize 2716
\i (01:14:01) zoom in 1 
\i (01:14:01) setwindow pcb
\i (01:14:01) zoom in -78.6061 -41.1174
\i (01:14:01) trapsize 1358
\i (01:14:01) zoom in 1 
\i (01:14:01) setwindow pcb
\i (01:14:01) zoom in -78.6061 -41.1174
\i (01:14:01) trapsize 679
\i (01:14:02) zoom in 1 
\i (01:14:02) setwindow pcb
\i (01:14:02) zoom in -74.7762 -40.4654
\i (01:14:02) trapsize 340
\i (01:14:04) xdehilite 
\i (01:14:04) xNet P1_B7 
\i (01:14:04) xname_flush 
\t (01:14:04) Net "P1_B7" dehighlighted.
\i (01:14:04) done 
\i (01:14:04) xhilite 
\i (01:14:05) xNet P1_B8 
\i (01:14:05) xname_flush 
\i (01:14:05) trapsize 2680
\i (01:14:05) setwindow cmgr
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Bus "P1_" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Bus "P1_" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Bus "P1_" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Bus "P1_" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:05) cm expand ( row ( Bus "P1_" ) )
\i (01:14:05) cm expand ( row ( Design "STANDARD" ) )
\t (01:14:05) Net "P1_B8" highlighted.
\i (01:14:05) setwindow pcb
\i (01:14:05) done 
\i (01:14:05) generaledit 
\i (01:14:07) pick grid -51.0445 -50.1756
\t (01:14:07) last pick:  -51.0540  -50.1650
\i (01:14:07) zoom in 1 
\i (01:14:07) setwindow pcb
\i (01:14:07) zoom in -61.1733 -50.0684
\i (01:14:07) trapsize 1340
\i (01:14:07) zoom in 1 
\i (01:14:07) setwindow pcb
\i (01:14:07) zoom in -61.1732 -50.0684
\i (01:14:07) trapsize 670
\i (01:14:09) zoom out 1 
\i (01:14:09) setwindow pcb
\i (01:14:09) zoom out -60.8918 -45.3389
\i (01:14:09) trapsize 1340
\i (01:14:09) roam start
\i (01:14:09) roam x -80
\i (01:14:09) roam x -352
\i (01:14:10) roam x -128
\i (01:14:10) roam x -32
\i (01:14:10) roam x -32
\i (01:14:10) roam x -32
\i (01:14:10) roam y -32
\i (01:14:10) roam x 16
\i (01:14:10) roam y -32
\i (01:14:10) roam x 16
\i (01:14:10) roam x 16
\i (01:14:10) roam y -16
\i (01:14:10) roam x 16
\i (01:14:10) roam y -16
\i (01:14:10) roam end
\i (01:14:10) zoom in 1 
\i (01:14:10) setwindow pcb
\i (01:14:10) zoom in -73.1369 -41.0254
\i (01:14:10) trapsize 670
\i (01:14:10) zoom in 1 
\i (01:14:10) setwindow pcb
\i (01:14:10) zoom in -73.1503 -41.0254
\i (01:14:10) trapsize 335
\i (01:14:11) zoom in 1 
\i (01:14:11) setwindow pcb
\i (01:14:11) zoom in -73.1570 -41.0254
\i (01:14:11) trapsize 167
\i (01:14:11) zoom in 1 
\i (01:14:11) setwindow pcb
\i (01:14:11) zoom in -73.1603 -41.0253
\i (01:14:11) trapsize 84
\i (01:14:11) zoom out 1 
\i (01:14:11) setwindow pcb
\i (01:14:11) zoom out -73.0213 -40.9517
\i (01:14:11) trapsize 167
\i (01:14:11) zoom out 1 
\i (01:14:11) setwindow pcb
\i (01:14:11) zoom out -73.0213 -40.9516
\i (01:14:11) trapsize 335
\i (01:14:11) roam start
\i (01:14:12) roam x 80
\i (01:14:12) roam y -48
\i (01:14:12) roam x 64
\i (01:14:12) roam y -32
\i (01:14:12) roam x 80
\i (01:14:12) roam y -16
\i (01:14:12) roam x 16
\i (01:14:12) roam y -16
\i (01:14:12) roam end
\i (01:14:12) zoom in 1 
\i (01:14:12) setwindow pcb
\i (01:14:12) zoom in -71.7619 -40.2466
\i (01:14:12) trapsize 167
\i (01:14:12) zoom in 1 
\i (01:14:12) setwindow pcb
\i (01:14:12) zoom in -71.7385 -40.2466
\i (01:14:12) trapsize 84
\i (01:14:13) zoom out 1 
\i (01:14:13) setwindow pcb
\i (01:14:13) zoom out -71.7317 -40.2399
\i (01:14:13) trapsize 167
\i (01:14:13) zoom out 1 
\i (01:14:13) setwindow pcb
\i (01:14:13) zoom out -71.7318 -40.2399
\i (01:14:13) trapsize 335
\i (01:14:14) roam start
\i (01:14:14) roam x 80
\i (01:14:14) roam y -32
\i (01:14:14) roam x 16
\i (01:14:14) roam x 32
\i (01:14:14) roam y -16
\i (01:14:15) roam end
\i (01:14:15) zoom in 1 
\i (01:14:15) setwindow pcb
\i (01:14:15) zoom in -71.3734 -39.9786
\i (01:14:15) trapsize 167
\i (01:14:15) zoom in 1 
\i (01:14:15) setwindow pcb
\i (01:14:15) zoom in -71.3733 -39.9820
\i (01:14:15) trapsize 84
\i (01:14:16) zoom out 1 
\i (01:14:16) setwindow pcb
\i (01:14:16) zoom out -71.9678 -40.1126
\i (01:14:16) trapsize 167
\i (01:14:16) zoom out 1 
\i (01:14:16) setwindow pcb
\i (01:14:16) zoom out -71.9276 -40.1528
\i (01:14:16) trapsize 335
\i (01:14:17) delete 
\i (01:14:18) pick grid -71.7132 -40.1662
\t (01:14:18) last pick:  -71.7042  -40.1574
\t (01:14:18) Via "P1_B8, Via16c8, (-71.6534 -40.2336)"
\i (01:14:18) setwindow cmgr
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Bus "P1_" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Bus "P1_" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Bus "P1_" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Bus "P1_" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:18) cm expand ( row ( Bus "P1_" ) )
\i (01:14:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:14:19) setwindow pcb
\i (01:14:19) pick grid -71.9208 -40.5882
\t (01:14:19) last pick:  -71.9328  -40.5892
\t (01:14:19) Connect Line "P1_B8, Etch/3-Sig"
\i (01:14:20) prepopup -71.9744 -40.0992
\i (01:14:20) done 
\i (01:14:20) generaledit 
\i (01:14:20) zoom out 1 
\i (01:14:20) setwindow pcb
\i (01:14:20) zoom out -71.9007 -40.3202
\i (01:14:20) trapsize 670
\i (01:14:20) zoom out 1 
\i (01:14:20) setwindow pcb
\i (01:14:20) zoom out -71.8070 -40.4141
\i (01:14:20) trapsize 1340
\i (01:14:21) zoom out 1 
\i (01:14:21) setwindow pcb
\i (01:14:21) zoom out -71.6194 -40.4676
\i (01:14:21) trapsize 2680
\i (01:14:22) zoom in 1 
\i (01:14:22) setwindow pcb
\i (01:14:22) zoom in -47.9862 -46.1482
\i (01:14:22) trapsize 1340
\i (01:14:22) zoom in 1 
\i (01:14:22) setwindow pcb
\i (01:14:22) zoom in -51.2552 -47.5683
\i (01:14:22) trapsize 670
\i (01:14:22) zoom in 1 
\i (01:14:22) setwindow pcb
\i (01:14:22) zoom in -51.2820 -47.5951
\i (01:14:22) trapsize 335
\i (01:14:23) zoom in 1 
\i (01:14:23) setwindow pcb
\i (01:14:23) zoom in -51.3020 -47.5615
\i (01:14:23) trapsize 167
\i (01:14:24) copy 
\t (01:14:25) Select the element(s) to copy.
\i (01:14:26) delete 
\i (01:14:27) pick grid -51.2685 -47.3069
\t (01:14:27) last pick:  -51.2572  -47.2948
\t (01:14:27) Connect Line "P1_B8, Etch/Top"
\i (01:14:28) pick grid -51.3958 -47.5782
\t (01:14:28) last pick:  -51.3842  -47.5742
\t (01:14:28) Via "P1_B8, Via16c8, (-51.4659 -47.4809)"
\i (01:14:29) pick grid -51.7508 -47.6553
\t (01:14:29) last pick:  -51.7398  -47.6504
\t (01:14:29) Connect Line "P1_B8, Etch/6-Sig"
\i (01:14:30) prepopup -51.0139 -47.4342
\i (01:14:30) done 
\i (01:14:30) generaledit 
\i (01:14:31) zoom out 1 
\i (01:14:31) setwindow pcb
\i (01:14:31) zoom out -51.0374 -47.4409
\i (01:14:31) trapsize 335
\i (01:14:31) zoom out 1 
\i (01:14:31) setwindow pcb
\i (01:14:31) zoom out -50.9971 -47.4141
\i (01:14:31) trapsize 670
\i (01:14:32) roam start
\i (01:14:32) roam y -16
\i (01:14:32) roam x 16
\i (01:14:32) roam y -16
\i (01:14:32) zoom out 1 
\i (01:14:32) setwindow pcb
\i (01:14:32) zoom out -50.9288 -46.7109
\i (01:14:32) trapsize 1340
\i (01:14:32) roam x 112
\i (01:14:32) roam y -80
\i (01:14:32) roam x 112
\i (01:14:32) roam y -80
\i (01:14:32) roam x 80
\i (01:14:32) roam y -64
\i (01:14:32) roam x 128
\i (01:14:32) roam y -80
\i (01:14:32) roam x 64
\i (01:14:32) roam y -48
\i (01:14:33) roam x 80
\i (01:14:33) roam y -48
\i (01:14:33) roam x 32
\i (01:14:33) roam y -16
\i (01:14:33) roam x 48
\i (01:14:33) roam y -48
\i (01:14:33) roam x 32
\i (01:14:33) roam y -48
\i (01:14:33) roam x 32
\i (01:14:33) roam y -64
\i (01:14:33) roam x 16
\i (01:14:33) roam y -80
\i (01:14:33) roam x 16
\i (01:14:33) roam y -96
\i (01:14:33) roam y -32
\i (01:14:33) roam y -16
\i (01:14:33) roam x 48
\i (01:14:33) roam y -16
\i (01:14:33) roam x 80
\i (01:14:33) roam y -48
\i (01:14:33) roam x 64
\i (01:14:33) roam y -16
\i (01:14:33) roam x 48
\i (01:14:33) roam y -16
\i (01:14:33) roam x 48
\i (01:14:33) roam y -16
\i (01:14:33) roam x 32
\i (01:14:33) roam y -16
\i (01:14:33) roam x -16
\i (01:14:33) roam x -64
\i (01:14:34) roam x -16
\i (01:14:34) roam x -16
\i (01:14:34) roam y -16
\i (01:14:34) roam y -16
\i (01:14:34) roam y -16
\i (01:14:34) roam end
\i (01:14:35) zoom in 1 
\i (01:14:35) setwindow pcb
\i (01:14:35) zoom in -17.2205 -16.2448
\i (01:14:35) trapsize 670
\i (01:14:35) zoom in 1 
\i (01:14:35) setwindow pcb
\i (01:14:35) zoom in -17.2339 -16.2314
\i (01:14:35) trapsize 335
\i (01:14:35) zoom in 1 
\i (01:14:35) setwindow pcb
\i (01:14:35) zoom in -17.2339 -16.1912
\i (01:14:35) trapsize 167
\i (01:14:37) delete 
\i (01:14:38) pick grid -17.6124 -16.5865
\t (01:14:38) last pick:  -17.6022  -16.5862
\t (01:14:38) Connect Line "P1_B8, Etch/Bottom"
\i (01:14:39) pick grid -17.4449 -17.2362
\t (01:14:39) last pick:  -17.4498  -17.2466
\t (01:14:39) Via "Not On A Net, Via16c8, (-17.6281 -17.3228)"
\i (01:14:39) prepopup -17.3880 -16.6434
\i (01:14:40) done 
\i (01:14:40) generaledit 
\i (01:14:40) pick grid -17.6526 -16.6434
\t (01:14:40) last pick:  -17.6530  -16.6370
\i (01:14:40) zoom out 1 
\i (01:14:40) setwindow pcb
\i (01:14:40) zoom out -17.6526 -16.6434
\i (01:14:40) trapsize 335
\i (01:14:41) zoom out 1 
\i (01:14:41) setwindow pcb
\i (01:14:41) zoom out -17.6525 -16.6434
\i (01:14:41) trapsize 670
\i (01:14:41) zoom out 1 
\i (01:14:41) setwindow pcb
\i (01:14:41) zoom out -17.6526 -16.6433
\i (01:14:41) trapsize 1340
\i (01:14:41) zoom out 1 
\i (01:14:41) setwindow pcb
\i (01:14:41) zoom out -17.7062 -16.6433
\i (01:14:41) trapsize 2680
\i (01:14:41) zoom out 1 
\i (01:14:41) setwindow pcb
\i (01:14:41) zoom out -17.7062 -16.6433
\i (01:14:41) trapsize 5359
\i (01:14:43) drc update 
\t (01:14:43) Performing DRC...
\t (01:14:43) Multithreaded DRC update (8 threads).
\t (01:14:43) No DRC errors detected.
\i (01:14:44) generaledit 
\i (01:14:45) save 
\i (01:14:46) fillin yes 
\i (01:14:46) generaledit 
\i (01:14:46) pick grid 14.2337 -26.9326
\t (01:14:46) last pick:  14.2240  -26.9240
\i (01:15:11) xdehilite 
\i (01:15:11) xNet P1_B8 
\i (01:15:11) xname_flush 
\t (01:15:11) Net "P1_B8" dehighlighted.
\i (01:15:12) done 
\i (01:15:12) generaledit 
\i (01:15:14) xhilite 
\i (01:15:14) xNet P1_B6 
\i (01:15:14) xname_flush 
\i (01:15:14) trapsize 1902
\i (01:15:14) setwindow cmgr
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Bus "P1_" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Bus "P1_" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Bus "P1_" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Bus "P1_" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:14) cm expand ( row ( Bus "P1_" ) )
\i (01:15:14) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:14) Net "P1_B6" highlighted.
\i (01:15:14) setwindow pcb
\i (01:15:14) done 
\i (01:15:14) generaledit 
\i (01:15:16) xdehilite 
\i (01:15:16) xNet P1_B6 
\i (01:15:16) xname_flush 
\t (01:15:16) Net "P1_B6" dehighlighted.
\i (01:15:16) done 
\i (01:15:16) xhilite 
\i (01:15:16) xNet P1_B7 
\i (01:15:16) xname_flush 
\i (01:15:16) trapsize 1971
\i (01:15:16) setwindow cmgr
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Bus "P1_" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Bus "P1_" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Bus "P1_" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Bus "P1_" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:16) cm expand ( row ( Bus "P1_" ) )
\i (01:15:16) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:16) Net "P1_B7" highlighted.
\i (01:15:16) setwindow pcb
\i (01:15:16) done 
\i (01:15:16) generaledit 
\i (01:15:18) xdehilite 
\i (01:15:19) xNet P1_B7 
\i (01:15:19) xname_flush 
\t (01:15:19) Net "P1_B7" dehighlighted.
\i (01:15:19) done 
\i (01:15:19) xhilite 
\i (01:15:19) xNet P1_B8 
\i (01:15:19) xname_flush 
\i (01:15:19) trapsize 1937
\i (01:15:19) setwindow cmgr
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Bus "P1_" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Bus "P1_" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Bus "P1_" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Bus "P1_" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:19) cm expand ( row ( Bus "P1_" ) )
\i (01:15:19) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:19) Net "P1_B8" highlighted.
\i (01:15:19) setwindow pcb
\i (01:15:19) done 
\i (01:15:19) generaledit 
\i (01:15:22) xdehilite 
\i (01:15:22) xNet P1_B8 
\i (01:15:22) xname_flush 
\t (01:15:22) Net "P1_B8" dehighlighted.
\i (01:15:22) done 
\i (01:15:22) xhilite 
\i (01:15:22) xNet P1_B9 
\i (01:15:22) xname_flush 
\i (01:15:22) trapsize 2640
\i (01:15:22) setwindow cmgr
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Bus "P1_" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Bus "P1_" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Bus "P1_" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Bus "P1_" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:22) cm expand ( row ( Bus "P1_" ) )
\i (01:15:22) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:22) Net "P1_B9" highlighted.
\i (01:15:22) setwindow pcb
\i (01:15:22) done 
\i (01:15:23) generaledit 
\i (01:15:26) xdehilite 
\i (01:15:26) xNet P1_B9 
\i (01:15:26) xname_flush 
\t (01:15:26) Net "P1_B9" dehighlighted.
\i (01:15:26) done 
\i (01:15:26) xhilite 
\i (01:15:26) xNet P1_B8 
\i (01:15:26) xname_flush 
\i (01:15:26) trapsize 1937
\i (01:15:26) setwindow cmgr
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Bus "P1_" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Bus "P1_" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Bus "P1_" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Bus "P1_" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:26) cm expand ( row ( Bus "P1_" ) )
\i (01:15:26) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:26) Net "P1_B8" highlighted.
\i (01:15:26) setwindow pcb
\i (01:15:26) done 
\i (01:15:26) generaledit 
\i (01:15:28) xdehilite 
\i (01:15:28) xNet P1_B8 
\i (01:15:28) xname_flush 
\t (01:15:28) Net "P1_B8" dehighlighted.
\i (01:15:28) done 
\i (01:15:28) xhilite 
\i (01:15:28) xNet P1_B7 
\i (01:15:28) xname_flush 
\i (01:15:28) trapsize 1971
\i (01:15:28) setwindow cmgr
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Bus "P1_" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Bus "P1_" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Bus "P1_" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Bus "P1_" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:28) cm expand ( row ( Bus "P1_" ) )
\i (01:15:28) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:28) Net "P1_B7" highlighted.
\i (01:15:28) setwindow pcb
\i (01:15:28) done 
\i (01:15:28) generaledit 
\i (01:15:29) xdehilite 
\i (01:15:29) xNet P1_B7 
\i (01:15:29) xname_flush 
\t (01:15:29) Net "P1_B7" dehighlighted.
\i (01:15:29) done 
\i (01:15:29) xhilite 
\i (01:15:29) xNet P1_B6 
\i (01:15:29) xname_flush 
\i (01:15:29) trapsize 1902
\i (01:15:29) setwindow cmgr
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Bus "P1_" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Bus "P1_" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Bus "P1_" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Bus "P1_" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:29) cm expand ( row ( Bus "P1_" ) )
\i (01:15:29) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:29) Net "P1_B6" highlighted.
\i (01:15:29) setwindow pcb
\i (01:15:29) done 
\i (01:15:29) generaledit 
\i (01:15:30) xdehilite 
\i (01:15:30) xNet P1_B6 
\i (01:15:30) xname_flush 
\t (01:15:30) Net "P1_B6" dehighlighted.
\i (01:15:30) done 
\i (01:15:30) xhilite 
\i (01:15:30) xNet P1_B9 
\i (01:15:30) xname_flush 
\i (01:15:30) trapsize 2640
\i (01:15:30) setwindow cmgr
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Bus "P1_" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Bus "P1_" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Bus "P1_" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Bus "P1_" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:30) cm expand ( row ( Bus "P1_" ) )
\i (01:15:30) cm expand ( row ( Design "STANDARD" ) )
\t (01:15:30) Net "P1_B9" highlighted.
\i (01:15:30) setwindow pcb
\i (01:15:30) done 
\i (01:15:31) generaledit 
\i (01:15:33) pick grid -56.9201 -53.5124
\t (01:15:33) last pick:  -56.9214  -53.5178
\i (01:15:34) zoom in 1 
\i (01:15:34) setwindow pcb
\i (01:15:34) zoom in -71.7044 -44.1139
\i (01:15:34) trapsize 1320
\i (01:15:34) zoom in 1 
\i (01:15:34) setwindow pcb
\i (01:15:34) zoom in -71.7044 -44.1138
\i (01:15:34) trapsize 660
\i (01:15:35) roam start
\i (01:15:35) roam x -112
\i (01:15:35) roam x -208
\i (01:15:35) roam y 16
\i (01:15:35) roam x -16
\i (01:15:35) roam x 48
\i (01:15:35) roam y -80
\i (01:15:35) roam x 32
\i (01:15:35) roam y -16
\i (01:15:36) roam end
\i (01:15:36) zoom in 1 
\i (01:15:36) setwindow pcb
\i (01:15:36) zoom in -73.7314 -39.9680
\i (01:15:36) trapsize 330
\i (01:15:36) zoom in 1 
\i (01:15:36) setwindow pcb
\i (01:15:36) zoom in -73.7314 -39.9679
\i (01:15:36) trapsize 165
\i (01:15:36) zoom in 1 
\i (01:15:36) setwindow pcb
\i (01:15:36) zoom in -73.7315 -39.9678
\i (01:15:36) trapsize 83
\i (01:15:37) zoom out 1 
\i (01:15:37) setwindow pcb
\i (01:15:37) zoom out -73.3156 -40.0916
\i (01:15:37) trapsize 165
\i (01:15:38) delete 
\i (01:15:39) pick grid -72.7976 -40.0816
\t (01:15:39) last pick:  -72.7964  -40.0812
\t (01:15:39) Via "P1_B9, Via16c8, (-72.8980 -40.1574)"
\i (01:15:39) setwindow cmgr
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Bus "P1_" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Bus "P1_" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Bus "P1_" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Bus "P1_" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:39) cm expand ( row ( Bus "P1_" ) )
\i (01:15:39) cm expand ( row ( Design "STANDARD" ) )
\i (01:15:40) setwindow pcb
\i (01:15:40) pick grid -72.7481 -40.4281
\t (01:15:40) last pick:  -72.7456  -40.4368
\t (01:15:40) Connect Line "P1_B9, Etch/3-Sig"
\i (01:15:40) prepopup -73.1540 -40.4314
\i (01:15:41) done 
\i (01:15:41) generaledit 
\i (01:15:41) zoom out 1 
\i (01:15:41) setwindow pcb
\i (01:15:41) zoom out -73.1540 -40.4314
\i (01:15:41) trapsize 330
\i (01:15:41) zoom out 1 
\i (01:15:41) setwindow pcb
\i (01:15:41) zoom out -73.1540 -40.4315
\i (01:15:41) trapsize 660
\i (01:15:41) zoom out 1 
\i (01:15:41) setwindow pcb
\i (01:15:41) zoom out -73.1541 -40.4315
\i (01:15:41) trapsize 1320
\i (01:15:41) zoom out 1 
\i (01:15:41) setwindow pcb
\i (01:15:41) zoom out -73.1540 -40.4315
\i (01:15:41) trapsize 2640
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in -44.2184 -48.2461
\i (01:15:42) trapsize 1320
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in -48.7066 -48.9853
\i (01:15:42) trapsize 660
\i (01:15:42) zoom in 1 
\i (01:15:42) setwindow pcb
\i (01:15:42) zoom in -48.7066 -48.9853
\i (01:15:42) trapsize 330
\i (01:15:43) zoom in 1 
\i (01:15:43) setwindow pcb
\i (01:15:43) zoom in -51.0034 -48.4242
\i (01:15:43) trapsize 165
\i (01:15:43) zoom in 1 
\i (01:15:43) setwindow pcb
\i (01:15:43) zoom in -51.0034 -48.4242
\i (01:15:43) trapsize 83
\i (01:15:44) delete 
\i (01:15:45) pick grid -51.2591 -48.2691
\t (01:15:45) last pick:  -51.2572  -48.2600
\t (01:15:45) Connect Line "P1_B9, Etch/Top"
\i (01:15:45) pick grid -51.4736 -48.2394
\t (01:15:45) last pick:  -51.4858  -48.2346
\t (01:15:45) Connect Line "P1_B9, Etch/6-Sig"
\i (01:15:46) pick grid -51.2938 -48.4836
\t (01:15:46) last pick:  -51.2826  -48.4886
\t (01:15:46) Via "Not On A Net, Via16c8, (-51.4659 -48.4809)"
\i (01:15:47) prepopup -51.1321 -48.3895
\i (01:15:48) done 
\i (01:15:48) generaledit 
\i (01:15:48) zoom out 1 
\i (01:15:48) setwindow pcb
\i (01:15:48) zoom out -51.1271 -48.3879
\i (01:15:48) trapsize 165
\i (01:15:48) zoom out 1 
\i (01:15:48) setwindow pcb
\i (01:15:48) zoom out -51.1272 -48.3879
\i (01:15:48) trapsize 330
\i (01:15:48) zoom out 1 
\i (01:15:48) setwindow pcb
\i (01:15:48) zoom out -51.1272 -48.3878
\i (01:15:48) trapsize 660
\i (01:15:48) zoom out 1 
\i (01:15:48) setwindow pcb
\i (01:15:48) zoom out -51.1273 -48.3878
\i (01:15:48) trapsize 1320
\i (01:15:49) roam start
\i (01:15:49) roam x 32
\i (01:15:49) roam y -48
\i (01:15:49) roam x 96
\i (01:15:49) roam y -112
\i (01:15:49) roam x 96
\i (01:15:49) roam y -80
\i (01:15:50) roam x 64
\i (01:15:50) roam y -64
\i (01:15:50) roam x 96
\i (01:15:50) roam y -64
\i (01:15:50) roam x 48
\i (01:15:50) roam y -32
\i (01:15:50) roam x 32
\i (01:15:50) roam y -16
\i (01:15:50) roam y -16
\i (01:15:50) roam x 48
\i (01:15:50) roam y -16
\i (01:15:50) roam x 112
\i (01:15:50) roam y -80
\i (01:15:50) roam x 48
\i (01:15:50) roam y -64
\i (01:15:50) roam x 32
\i (01:15:50) roam y -48
\i (01:15:50) roam x 32
\i (01:15:50) roam y -32
\i (01:15:50) roam x 16
\i (01:15:50) roam y -32
\i (01:15:50) roam x 16
\i (01:15:50) roam y -32
\i (01:15:50) roam x 16
\i (01:15:50) roam y -32
\i (01:15:50) roam x 48
\i (01:15:50) roam y -32
\i (01:15:50) roam x 48
\i (01:15:50) roam y -32
\i (01:15:51) roam end
\i (01:15:51) zoom in 1 
\i (01:15:51) setwindow pcb
\i (01:15:51) zoom in -16.2245 -15.7528
\i (01:15:51) trapsize 660
\i (01:15:51) zoom in 1 
\i (01:15:51) setwindow pcb
\i (01:15:51) zoom in -16.2245 -15.7528
\i (01:15:51) trapsize 330
\i (01:15:52) zoom in 1 
\i (01:15:52) setwindow pcb
\i (01:15:52) zoom in -16.4950 -15.7330
\i (01:15:52) trapsize 165
\i (01:15:52) zoom in 1 
\i (01:15:52) setwindow pcb
\i (01:15:52) zoom in -16.4917 -15.7132
\i (01:15:52) trapsize 83
\i (01:15:52) zoom out 1 
\i (01:15:52) setwindow pcb
\i (01:15:52) zoom out -16.4966 -15.7132
\i (01:15:52) trapsize 165
\i (01:15:53) delete 
\i (01:15:55) pick grid -16.5957 -17.4754
\t (01:15:55) last pick:  -16.5862  -17.4752
\t (01:15:55) Via "P1_B9, Via16c8, (-16.7899 -17.4498)"
\i (01:15:56) pick grid -16.7706 -17.0002
\t (01:15:56) last pick:  -16.7640  -16.9926
\t (01:15:56) Connect Line "P1_B9, Etch/Bottom"
\i (01:15:56) prepopup -16.3680 -16.7262
\i (01:15:57) done 
\i (01:15:57) generaledit 
\i (01:15:57) zoom out 1 
\i (01:15:57) setwindow pcb
\i (01:15:57) zoom out -16.3680 -16.7262
\i (01:15:57) trapsize 330
\i (01:15:58) zoom out 1 
\i (01:15:58) setwindow pcb
\i (01:15:58) zoom out -16.3679 -16.7263
\i (01:15:58) trapsize 660
\i (01:15:58) zoom out 1 
\i (01:15:58) setwindow pcb
\i (01:15:58) zoom out -16.5000 -16.7263
\i (01:15:58) trapsize 1320
\i (01:15:58) zoom out 1 
\i (01:15:58) setwindow pcb
\i (01:15:58) zoom out -16.4999 -16.7262
\i (01:15:58) trapsize 2640
\i (01:16:00) drc update 
\t (01:16:00) Performing DRC...
\t (01:16:00) Multithreaded DRC update (8 threads).
\t (01:16:00) No DRC errors detected.
\i (01:16:00) generaledit 
\i (01:16:01) save 
\i (01:16:02) fillin yes 
\i (01:16:03) generaledit 
\i (01:16:03) zoom out 1 
\i (01:16:03) setwindow pcb
\i (01:16:03) zoom out -19.7736 -18.7855
\i (01:16:03) trapsize 5280
\i (01:16:03) zoom out 1 
\i (01:16:03) setwindow pcb
\i (01:16:03) zoom out -19.7735 -18.7855
\i (01:16:03) trapsize 10560
\i (01:16:04) zoom in 1 
\i (01:16:04) setwindow pcb
\i (01:16:04) zoom in -20.8296 -13.5053
\i (01:16:04) trapsize 5280
\i (01:16:04) zoom in 1 
\i (01:16:04) setwindow pcb
\i (01:16:04) zoom in -20.8296 -13.5053
\i (01:16:04) trapsize 2640
\i (01:16:04) zoom in 1 
\i (01:16:04) setwindow pcb
\i (01:16:04) zoom in -20.8296 -13.5053
\i (01:16:04) trapsize 1320
\i (01:16:04) zoom in 1 
\i (01:16:04) setwindow pcb
\i (01:16:04) zoom in -20.8295 -13.5052
\i (01:16:04) trapsize 660
\i (01:16:05) zoom in 1 
\i (01:16:05) setwindow pcb
\i (01:16:05) zoom in -17.2258 -16.1585
\i (01:16:05) trapsize 330
\i (01:16:05) zoom in 1 
\i (01:16:05) setwindow pcb
\i (01:16:05) zoom in -17.2258 -16.1584
\i (01:16:05) trapsize 165
\i (01:16:06) xdehilite 
\i (01:16:06) xNet P1_B9 
\i (01:16:06) xname_flush 
\t (01:16:06) Net "P1_B9" dehighlighted.
\i (01:16:06) done 
\i (01:16:06) generaledit 
\i (01:16:58) pick grid -17.3346 -16.4488
\t (01:16:58) last pick:  -17.3228  -16.4592
\i (01:17:04) pick grid -17.7241 -16.2970
\t (01:17:04) last pick:  -17.7292  -16.3068
\i (01:17:04) zoom out 1 
\i (01:17:04) setwindow pcb
\i (01:17:04) zoom out -17.6350 -16.2112
\i (01:17:04) trapsize 330
\i (01:17:04) zoom out 1 
\i (01:17:04) setwindow pcb
\i (01:17:04) zoom out -17.6349 -16.2045
\i (01:17:04) trapsize 660
\i (01:17:04) zoom out 1 
\i (01:17:04) setwindow pcb
\i (01:17:04) zoom out -17.6349 -16.1386
\i (01:17:04) trapsize 1320
\i (01:17:04) zoom out 1 
\i (01:17:04) setwindow pcb
\i (01:17:04) zoom out -17.6085 -16.0593
\i (01:17:04) trapsize 2640
\i (01:17:04) zoom out 1 
\i (01:17:04) setwindow pcb
\i (01:17:04) zoom out -17.4501 -15.6370
\i (01:17:04) trapsize 5280
\i (01:17:05) zoom out 1 
\i (01:17:05) setwindow pcb
\i (01:17:05) zoom out -51.4546 -29.2599
\i (01:17:05) trapsize 10560
\i (01:17:06) roam start
\i (01:17:06) roam x -112
\i (01:17:06) roam y 32
\i (01:17:06) roam x -160
\i (01:17:06) roam y 48
\i (01:17:06) roam y 32
\i (01:17:06) roam y 16
\i (01:17:06) roam y 16
\i (01:17:06) roam y -16
\i (01:17:06) roam end
\i (01:17:06) zoom in 1 
\i (01:17:06) setwindow pcb
\i (01:17:06) zoom in -47.5097 -42.7875
\i (01:17:06) trapsize 5280
\i (01:17:14) pick grid -69.2641 -43.7379
\t (01:17:14) last pick:  -69.2658  -43.7388
\i (01:17:14) zoom in 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom in -76.5508 -44.2659
\i (01:17:14) trapsize 2640
\i (01:17:14) zoom in 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom in -76.5508 -44.2658
\i (01:17:14) trapsize 1320
\i (01:17:14) zoom in 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom in -76.5508 -44.2658
\i (01:17:14) trapsize 660
\i (01:17:14) zoom in 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom in -76.5772 -44.2658
\i (01:17:14) trapsize 330
\i (01:17:14) zoom out 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom out -76.5838 -44.2328
\i (01:17:14) trapsize 660
\i (01:17:14) zoom out 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom out -76.5838 -44.2327
\i (01:17:14) trapsize 1320
\i (01:17:14) zoom out 1 
\i (01:17:14) setwindow pcb
\i (01:17:14) zoom out -76.5837 -44.1799
\i (01:17:14) trapsize 2640
\i (01:17:18) xhilite 
\i (01:17:18) xNet P1_A2 
\i (01:17:18) xname_flush 
\i (01:17:18) trapsize 2895
\i (01:17:18) setwindow cmgr
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Bus "P1_" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Bus "P1_" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Bus "P1_" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Bus "P1_" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\i (01:17:18) cm expand ( row ( Bus "P1_" ) )
\i (01:17:18) cm expand ( row ( Design "STANDARD" ) )
\t (01:17:18) Net "P1_A2" highlighted.
\i (01:17:18) setwindow pcb
\i (01:17:18) done 
\i (01:17:18) generaledit 
\i (01:17:21) pick grid -52.0497 -51.5461
\t (01:17:21) last pick:  -52.0446  -51.5366
\i (01:17:22) zoom in 1 
\i (01:17:22) setwindow pcb
\i (01:17:22) zoom in -60.2708 -47.2619
\i (01:17:22) trapsize 1447
\i (01:17:22) zoom in 1 
\i (01:17:22) setwindow pcb
\i (01:17:22) zoom in -60.2998 -47.0303
\i (01:17:22) trapsize 724
\i (01:17:22) zoom in 1 
\i (01:17:22) setwindow pcb
\i (01:17:22) zoom in -60.2997 -47.0303
\i (01:17:22) trapsize 362
\i (01:17:23) zoom out 1 
\i (01:17:23) setwindow pcb
\i (01:17:23) zoom out -60.1043 -46.3645
\i (01:17:23) trapsize 724
\i (01:17:24) roam start
\i (01:17:24) roam x -16
\i (01:17:25) roam x -112
\i (01:17:25) roam y -16
\i (01:17:25) roam x -16
\i (01:17:25) roam x -112
\i (01:17:25) roam y -48
\i (01:17:25) roam x -48
\i (01:17:25) roam y -80
\i (01:17:25) roam y -64
\i (01:17:25) roam x 16
\i (01:17:25) roam y -64
\i (01:17:25) roam x 48
\i (01:17:25) roam y -64
\i (01:17:25) roam x 16
\i (01:17:25) roam y -16
\i (01:17:25) roam y -16
\i (01:17:25) roam x -32
\i (01:17:25) roam y -16
\i (01:17:25) roam x -96
\i (01:17:25) roam x -128
\i (01:17:25) roam x -64
\i (01:17:25) roam y 32
\i (01:17:25) roam end
\i (01:18:01) zoom out 1 
\i (01:18:01) setwindow pcb
\i (01:18:01) zoom out -60.2327 -39.1735
\i (01:18:01) trapsize 1447
\i (01:18:01) zoom out 1 
\i (01:18:01) setwindow pcb
\i (01:18:01) zoom out -59.5958 -39.4050
\i (01:18:01) trapsize 2895
\i (01:18:01) zoom out 1 
\i (01:18:01) setwindow pcb
\i (01:18:01) zoom out -59.3064 -39.5207
\i (01:18:01) trapsize 5789
\i (01:18:01) zoom out 1 
\i (01:18:01) setwindow pcb
\i (01:18:01) zoom out -59.3064 -39.5207
\i (01:18:01) trapsize 11579
\i (01:18:02) zoom out 1 
\i (01:18:02) setwindow pcb
\i (01:18:02) zoom out -26.7258 -39.7523
\i (01:18:02) trapsize 22396
\i (01:18:02) zoom in 1 
\i (01:18:02) setwindow pcb
\i (01:18:02) zoom in -12.4418 -2.1527
\i (01:18:02) trapsize 11198
\i (01:18:02) zoom in 1 
\i (01:18:02) setwindow pcb
\i (01:18:02) zoom in -12.4418 -2.1527
\i (01:18:02) trapsize 5599
\i (01:18:02) zoom in 1 
\i (01:18:02) setwindow pcb
\i (01:18:02) zoom in -12.5537 -2.1526
\i (01:18:02) trapsize 2800
\i (01:18:03) zoom in 1 
\i (01:18:03) setwindow pcb
\i (01:18:03) zoom in -12.5537 -2.1526
\i (01:18:03) trapsize 1400
\i (01:18:03) zoom in 1 
\i (01:18:03) setwindow pcb
\i (01:18:03) zoom in -17.2569 -9.1514
\i (01:18:03) trapsize 700
\i (01:18:04) zoom out 1 
\i (01:18:04) setwindow pcb
\i (01:18:04) zoom out -18.9646 -9.6833
\i (01:18:04) trapsize 1400
\i (01:18:04) zoom out 1 
\i (01:18:04) setwindow pcb
\i (01:18:04) zoom out -18.9645 -9.6834
\i (01:18:04) trapsize 2800
\i (01:18:04) zoom in 1 
\i (01:18:04) setwindow pcb
\i (01:18:04) zoom in -22.5479 -13.8266
\i (01:18:04) trapsize 1400
\i (01:18:05) zoom in 1 
\i (01:18:05) setwindow pcb
\i (01:18:05) zoom in -22.7439 -17.1861
\i (01:18:05) trapsize 700
\i (01:18:05) zoom in 1 
\i (01:18:05) setwindow pcb
\i (01:18:05) zoom in -22.7859 -17.1721
\i (01:18:05) trapsize 350
\i (01:18:06) zoom in 1 
\i (01:18:06) setwindow pcb
\i (01:18:06) zoom in -21.7851 -15.9193
\i (01:18:06) trapsize 175
\i (01:18:12) setwindow form.find
\i (01:18:12) FORM find symbols YES 
\i (01:18:16) setwindow pcb
\i (01:18:16) zoom out 1 
\i (01:18:16) setwindow pcb
\i (01:18:16) zoom out -19.6155 -15.6568
\i (01:18:16) trapsize 350
\i (01:18:16) zoom out 1 
\i (01:18:16) setwindow pcb
\i (01:18:16) zoom out -19.6085 -15.6497
\i (01:18:16) trapsize 700
\i (01:18:20) prepopup -19.8605 -16.0837
\i (01:18:20) pick grid -20.0984 -16.4476
\t (01:18:20) last pick:  -20.0914  -16.4592
\i (01:18:22) setwindow form.find
\i (01:18:22) FORM find symbols NO 
\i (01:18:22) FORM find all_off  
\i (01:19:12) setwindow pcb
\i (01:19:12) pick grid -19.4685 -16.6576
\t (01:19:12) last pick:  -19.4564  -16.6624
\i (01:19:12) zoom out 1 
\i (01:19:12) setwindow pcb
\i (01:19:12) zoom out -23.2340 -16.6996
\i (01:19:12) trapsize 1400
\i (01:19:12) zoom out 1 
\i (01:19:12) setwindow pcb
\i (01:19:12) zoom out -23.2340 -16.6996
\i (01:19:12) trapsize 2800
\i (01:19:12) zoom out 1 
\i (01:19:12) setwindow pcb
\i (01:19:12) zoom out -23.2340 -16.6996
\i (01:19:12) trapsize 5599
\i (01:19:12) zoom out 1 
\i (01:19:12) setwindow pcb
\i (01:19:12) zoom out -23.2339 -16.6996
\i (01:19:12) trapsize 11198
\i (01:19:13) zoom in 1 
\i (01:19:13) setwindow pcb
\i (01:19:13) zoom in -60.6366 -37.5288
\i (01:19:13) trapsize 5599
\i (01:19:13) zoom in 1 
\i (01:19:13) setwindow pcb
\i (01:19:13) zoom in -62.8762 -37.5288
\i (01:19:13) trapsize 2800
\i (01:19:13) zoom in 1 
\i (01:19:13) setwindow pcb
\i (01:19:13) zoom in -64.7799 -38.0887
\i (01:19:13) trapsize 1400
\i (01:19:14) zoom out 1 
\i (01:19:14) setwindow pcb
\i (01:19:14) zoom out -65.9557 -37.8367
\i (01:19:14) trapsize 2800
\i (01:19:14) roam start
\i (01:19:14) roam x -112
\i (01:19:14) roam y 64
\i (01:19:15) roam x -240
\i (01:19:15) roam y 96
\i (01:19:15) roam x -144
\i (01:19:15) roam y 48
\i (01:19:15) roam x -48
\i (01:19:15) roam y 32
\i (01:19:15) roam end
\i (01:19:15) zoom in 1 
\i (01:19:15) setwindow pcb
\i (01:19:15) zoom in -73.8021 -42.0127
\i (01:19:15) trapsize 1400
\i (01:19:15) zoom in 1 
\i (01:19:15) setwindow pcb
\i (01:19:15) zoom in -73.8020 -42.0127
\i (01:19:15) trapsize 700
\i (01:19:15) zoom in 1 
\i (01:19:15) setwindow pcb
\i (01:19:15) zoom in -73.8020 -42.0127
\i (01:19:15) trapsize 350
\i (01:19:16) roam start
\i (01:19:16) roam x 64
\i (01:19:16) roam y -32
\i (01:19:16) roam x 16
\i (01:19:16) roam y -16
\i (01:19:17) roam x 112
\i (01:19:17) roam y -16
\i (01:19:17) roam x 112
\i (01:19:17) roam y -32
\i (01:19:17) roam x 64
\i (01:19:17) roam x 96
\i (01:19:17) roam y -16
\i (01:19:17) roam x 48
\i (01:19:17) roam y -16
\i (01:19:17) roam x 16
\i (01:19:17) roam x 48
\i (01:19:17) roam x 64
\i (01:19:17) roam y 16
\i (01:19:17) roam x 80
\i (01:19:17) roam y 16
\i (01:19:17) roam x 64
\i (01:19:17) roam x 32
\i (01:19:17) roam y 16
\i (01:19:17) roam x 48
\i (01:19:17) roam x 48
\i (01:19:17) roam y 16
\i (01:19:18) roam end
\i (01:19:19) delete 
\i (01:19:22) pick grid -71.0025 -39.4020
\t (01:19:22) last pick:  -70.9930  -39.3954
\t (01:19:22) Cannot edit Connect Line "Gnd, Etch/Top". Net "Gnd" has the FIXED property.
\t (01:19:22) Cannot edit Connect Line "P5v, Etch/Bottom". Net "P5v" has the FIXED property.
\t (01:19:22) Connect Line "P1_A2, Etch/3-Sig"
\i (01:19:22) setwindow cmgr
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Bus "P1_" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Bus "P1_" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Bus "P1_" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Bus "P1_" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:22) cm expand ( row ( Bus "P1_" ) )
\i (01:19:22) cm expand ( row ( Design "STANDARD" ) )
\i (01:19:23) setwindow pcb
\i (01:19:23) prepopup -69.9666 -39.2551
\i (01:19:24) done 
\i (01:19:24) generaledit 
\i (01:19:25) zoom out 1 
\i (01:19:25) setwindow pcb
\i (01:19:25) zoom out -69.3227 -40.6828
\i (01:19:25) trapsize 700
\i (01:19:25) zoom out 1 
\i (01:19:25) setwindow pcb
\i (01:19:25) zoom out -69.2107 -40.7529
\i (01:19:25) trapsize 1400
\i (01:19:25) zoom out 1 
\i (01:19:25) setwindow pcb
\i (01:19:25) zoom out -69.1828 -40.7529
\i (01:19:25) trapsize 2800
\i (01:19:28) zoom in 1 
\i (01:19:28) setwindow pcb
\i (01:19:28) zoom in -50.4814 -47.8079
\i (01:19:28) trapsize 1400
\i (01:19:28) zoom in 1 
\i (01:19:28) setwindow pcb
\i (01:19:28) zoom in -50.5094 -47.8359
\i (01:19:28) trapsize 700
\i (01:19:29) zoom in 1 
\i (01:19:29) setwindow pcb
\i (01:19:29) zoom in -56.7245 -44.7703
\i (01:19:29) trapsize 350
\i (01:19:29) zoom in 1 
\i (01:19:29) setwindow pcb
\i (01:19:29) zoom in -56.7035 -44.7562
\i (01:19:29) trapsize 175
\i (01:19:32) delete 
\i (01:19:33) pick grid -56.2205 -44.6757
\t (01:19:33) last pick:  -56.2102  -44.6786
\t (01:19:33) Connect Line "P1_A2, Etch/Top"
\i (01:19:34) pick grid -56.3605 -44.3572
\t (01:19:34) last pick:  -56.3626  -44.3484
\t (01:19:34) Via "P1_A2, Via16c8, (-56.4659 -44.4811)"
\i (01:19:35) pick grid -56.6475 -44.6897
\t (01:19:35) last pick:  -56.6420  -44.6786
\t (01:19:35) Connect Line "P1_A2, Etch/6-Sig"
\i (01:19:35) prepopup -56.0665 -44.4237
\i (01:19:36) done 
\i (01:19:36) generaledit 
\i (01:19:36) zoom out 1 
\i (01:19:36) setwindow pcb
\i (01:19:36) zoom out -56.0665 -44.4237
\i (01:19:36) trapsize 350
\i (01:19:36) zoom out 1 
\i (01:19:36) setwindow pcb
\i (01:19:36) zoom out -56.0666 -44.4237
\i (01:19:36) trapsize 700
\i (01:19:36) zoom out 1 
\i (01:19:36) setwindow pcb
\i (01:19:36) zoom out -56.0666 -44.4238
\i (01:19:36) trapsize 1400
\i (01:19:37) zoom out 1 
\i (01:19:37) setwindow pcb
\i (01:19:37) zoom out -46.4919 -43.0799
\i (01:19:37) trapsize 2800
\i (01:19:37) zoom out 1 
\i (01:19:37) setwindow pcb
\i (01:19:37) zoom out -46.2120 -43.2479
\i (01:19:37) trapsize 5599
\i (01:19:38) zoom in 1 
\i (01:19:38) setwindow pcb
\i (01:19:38) zoom in -41.9566 -47.5033
\i (01:19:38) trapsize 2800
\i (01:19:38) zoom in 1 
\i (01:19:38) setwindow pcb
\i (01:19:38) zoom in -41.9566 -47.5033
\i (01:19:38) trapsize 1400
\i (01:19:38) zoom in 1 
\i (01:19:38) setwindow pcb
\i (01:19:38) zoom in -41.9566 -47.5033
\i (01:19:38) trapsize 700
\i (01:19:39) zoom out 1 
\i (01:19:39) setwindow pcb
\i (01:19:39) zoom out -42.1105 -47.5033
\i (01:19:39) trapsize 1400
\i (01:19:40) zoom out 1 
\i (01:19:40) setwindow pcb
\i (01:19:40) zoom out -48.8016 -45.6275
\i (01:19:40) trapsize 2800
\i (01:19:40) roam start
\i (01:19:40) roam x 32
\i (01:19:40) roam y -48
\i (01:19:40) roam x 80
\i (01:19:40) roam y -80
\i (01:19:40) roam x 48
\i (01:19:40) roam y -64
\i (01:19:40) roam x 80
\i (01:19:40) roam y -48
\i (01:19:40) roam x 64
\i (01:19:40) roam y -48
\i (01:19:40) roam x 80
\i (01:19:40) roam y -32
\i (01:19:40) roam x 128
\i (01:19:40) roam y -32
\i (01:19:40) roam x 96
\i (01:19:40) roam y -32
\i (01:19:40) roam x 48
\i (01:19:40) roam y -32
\i (01:19:40) roam x 32
\i (01:19:40) roam y -16
\i (01:19:41) roam x 32
\i (01:19:41) roam y -48
\i (01:19:41) roam x -32
\i (01:19:41) roam x -80
\i (01:19:41) roam x -32
\i (01:19:41) roam y -16
\i (01:19:41) roam x 64
\i (01:19:41) roam y -16
\i (01:19:41) roam x 80
\i (01:19:41) roam y -16
\i (01:19:41) roam y -16
\i (01:19:41) roam end
\i (01:19:42) zoom in 1 
\i (01:19:42) setwindow pcb
\i (01:19:42) zoom in -17.8100 -16.1443
\i (01:19:42) trapsize 1400
\i (01:19:42) zoom in 1 
\i (01:19:42) setwindow pcb
\i (01:19:42) zoom in -17.8100 -16.1443
\i (01:19:42) trapsize 700
\i (01:19:42) zoom in 1 
\i (01:19:42) setwindow pcb
\i (01:19:42) zoom in -17.8099 -16.1443
\i (01:19:42) trapsize 350
\i (01:19:42) zoom out 1 
\i (01:19:42) setwindow pcb
\i (01:19:42) zoom out -18.6357 -15.7173
\i (01:19:42) trapsize 700
\i (01:19:43) zoom out 1 
\i (01:19:43) setwindow pcb
\i (01:19:43) zoom out -18.6358 -15.7174
\i (01:19:43) trapsize 1400
\i (01:19:44) zoom in 1 
\i (01:19:44) setwindow pcb
\i (01:19:44) zoom in -11.6088 -15.9694
\i (01:19:44) trapsize 700
\i (01:19:44) zoom out 1 
\i (01:19:44) setwindow pcb
\i (01:19:44) zoom out -17.0400 -15.2415
\i (01:19:44) trapsize 1400
\i (01:19:46) drc window 
\t (01:19:46) Select items to DRC.
\i (01:19:48) drc update 
\t (01:19:48) Performing DRC...
\t (01:19:48) Multithreaded DRC update (8 threads).
\t (01:19:48) DRC done; 1 errors detected.
\i (01:19:48) generaledit 
\i (01:19:50) zoom out 1 
\i (01:19:50) setwindow pcb
\i (01:19:50) zoom out -13.5126 -17.4532
\i (01:19:50) trapsize 2800
\i (01:19:50) zoom out 1 
\i (01:19:50) setwindow pcb
\i (01:19:50) zoom out -13.5125 -17.4531
\i (01:19:50) trapsize 5599
\i (01:19:51) zoom out 1 
\i (01:19:51) setwindow pcb
\i (01:19:51) zoom out -58.0822 -25.4039
\i (01:19:51) trapsize 11198
\i (01:19:52) zoom in 1 
\i (01:19:52) setwindow pcb
\i (01:19:52) zoom in -49.0345 -14.6535
\i (01:19:52) trapsize 5599
\i (01:19:52) zoom in 1 
\i (01:19:52) setwindow pcb
\i (01:19:52) zoom in -49.0344 -14.6535
\i (01:19:52) trapsize 2800
\i (01:19:52) zoom in 1 
\i (01:19:52) setwindow pcb
\i (01:19:52) zoom in -49.0344 -14.6535
\i (01:19:52) trapsize 1400
\i (01:19:52) zoom out 1 
\i (01:19:52) setwindow pcb
\i (01:19:52) zoom out -32.5447 -12.5258
\i (01:19:52) trapsize 2800
\i (01:19:53) zoom in 1 
\i (01:19:53) setwindow pcb
\i (01:19:53) zoom in -21.3463 -11.6298
\i (01:19:53) trapsize 1400
\i (01:19:54) zoom in 1 
\i (01:19:54) setwindow pcb
\i (01:19:54) zoom in -21.0383 -10.9019
\i (01:19:54) trapsize 700
\i (01:19:54) zoom in 1 
\i (01:19:54) setwindow pcb
\i (01:19:54) zoom in -21.0383 -10.8739
\i (01:19:54) trapsize 350
\i (01:19:54) zoom in 1 
\i (01:19:54) setwindow pcb
\i (01:19:54) zoom in -21.0663 -10.8669
\i (01:19:54) trapsize 175
\i (01:20:02) reports 'Design Rules Check (DRC) Report' 
\i (01:20:02) reports "Design Rules Check (DRC) Report"
\i (01:20:02) generaledit 
\i (01:20:14) pick grid -22.4101 -12.4277
\t (01:20:14) last pick:  -22.4028  -12.4206
\i (01:20:14) zoom out 1 
\i (01:20:14) setwindow pcb
\i (01:20:14) zoom out -22.4101 -12.4277
\i (01:20:14) trapsize 350
\i (01:20:15) zoom out 1 
\i (01:20:15) setwindow pcb
\i (01:20:15) zoom out -22.4100 -12.4277
\i (01:20:15) trapsize 700
\i (01:20:16) zoom in 1 
\i (01:20:16) setwindow pcb
\i (01:20:16) zoom in -22.3260 -12.3996
\i (01:20:16) trapsize 350
\i (01:20:17) zoom in 1 
\i (01:20:17) setwindow pcb
\i (01:20:17) zoom in -22.7040 -12.5955
\i (01:20:17) trapsize 175
\i (01:20:17) zoom in 1 
\i (01:20:17) setwindow pcb
\i (01:20:17) zoom in -22.7039 -12.5955
\i (01:20:17) trapsize 87
\i (01:20:17) zoom out 1 
\i (01:20:17) setwindow pcb
\i (01:20:17) zoom out -22.6899 -12.6059
\i (01:20:17) trapsize 175
\i (01:20:17) zoom out 1 
\i (01:20:17) setwindow pcb
\i (01:20:17) zoom out -22.6899 -12.6060
\i (01:20:17) trapsize 350
\i (01:20:19) setwindow form.find
\i (01:20:19) FORM find pins YES 
\i (01:20:47) setwindow pcb
\i (01:20:47) pick grid -22.3540 -12.3890
\t (01:20:47) last pick:  -22.3520  -12.3952
\i (01:20:48) zoom in 1 
\i (01:20:48) setwindow pcb
\i (01:20:48) zoom in -22.4800 -12.4660
\i (01:20:48) trapsize 175
\i (01:20:48) zoom in 1 
\i (01:20:48) setwindow pcb
\i (01:20:48) zoom in -22.4799 -12.4660
\i (01:20:48) trapsize 87
\i (01:21:23) xdehilite 
\i (01:21:23) xNet P1_A2 
\i (01:21:23) xname_flush 
\t (01:21:23) Net "P1_A2" dehighlighted.
\i (01:21:23) done 
\i (01:21:23) generaledit 
\i (01:21:28) prepopup -21.9410 -12.1772
\i (01:21:30) pick grid -22.0477 -12.2840
\t (01:21:30) last pick:  -22.0472  -12.2936
\i (01:21:30) zoom out 1 
\i (01:21:30) setwindow pcb
\i (01:21:30) zoom out -22.0810 -12.2717
\i (01:21:30) trapsize 175
\i (01:21:30) zoom out 1 
\i (01:21:30) setwindow pcb
\i (01:21:30) zoom out -22.0810 -12.2717
\i (01:21:30) trapsize 350
\i (01:21:33) zoom in 1 
\i (01:21:33) setwindow pcb
\i (01:21:33) zoom in -22.6828 -12.7617
\i (01:21:33) trapsize 175
\i (01:21:33) zoom in 1 
\i (01:21:33) setwindow pcb
\i (01:21:33) zoom in -22.7003 -12.7582
\i (01:21:33) trapsize 87
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out -22.8683 -12.7704
\i (01:21:34) trapsize 175
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out -22.8683 -12.7704
\i (01:21:34) trapsize 350
\i (01:21:34) zoom out 1 
\i (01:21:34) setwindow pcb
\i (01:21:34) zoom out -22.8682 -12.7704
\i (01:21:34) trapsize 700
\i (01:21:36) zoom out 1 
\i (01:21:36) setwindow pcb
\i (01:21:36) zoom out -22.8683 -12.7704
\i (01:21:36) trapsize 1400
\i (01:21:37) zoom out 1 
\i (01:21:37) setwindow pcb
\i (01:21:37) zoom out -22.8682 -12.7704
\i (01:21:37) trapsize 2800
\i (01:21:37) zoom in 1 
\i (01:21:37) setwindow pcb
\i (01:21:37) zoom in -7.8064 -13.9462
\i (01:21:37) trapsize 1400
\i (01:21:37) zoom in 1 
\i (01:21:37) setwindow pcb
\i (01:21:37) zoom in -7.8064 -13.9462
\i (01:21:37) trapsize 700
\i (01:21:38) zoom in 1 
\i (01:21:38) setwindow pcb
\i (01:21:38) zoom in -7.8064 -13.9461
\i (01:21:38) trapsize 350
\i (01:21:38) zoom in 1 
\i (01:21:38) setwindow pcb
\i (01:21:38) zoom in -7.8064 -13.9461
\i (01:21:38) trapsize 175
\i (01:21:39) zoom out 1 
\i (01:21:39) setwindow pcb
\i (01:21:39) zoom out -7.8064 -13.9461
\i (01:21:39) trapsize 350
\i (01:21:39) zoom out 1 
\i (01:21:39) setwindow pcb
\i (01:21:39) zoom out -7.8064 -13.9461
\i (01:21:39) trapsize 700
\i (01:21:39) zoom out 1 
\i (01:21:39) setwindow pcb
\i (01:21:39) zoom out -7.8064 -13.9460
\i (01:21:39) trapsize 1400
\i (01:21:39) zoom out 1 
\i (01:21:39) setwindow pcb
\i (01:21:39) zoom out -7.7504 -13.8621
\i (01:21:39) trapsize 2800
\i (01:21:41) xhilite 
\i (01:21:41) xNet Mux_Dataen 
\i (01:21:41) xname_flush 
\i (01:21:41) trapsize 2359
\i (01:21:41) setwindow cmgr
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Bus "P1_" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Bus "P1_" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Bus "P1_" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Bus "P1_" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:41) cm expand ( row ( Bus "P1_" ) )
\i (01:21:41) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:41) Net "Mux_Dataen" highlighted.
\i (01:21:41) setwindow pcb
\i (01:21:41) done 
\i (01:21:42) generaledit 
\i (01:21:43) xdehilite 
\i (01:21:43) xNet Mux_Dataen 
\i (01:21:43) xname_flush 
\t (01:21:43) Net "Mux_Dataen" dehighlighted.
\i (01:21:43) done 
\i (01:21:43) xhilite 
\i (01:21:43) xNet Mux_Vsync 
\i (01:21:43) xname_flush 
\i (01:21:43) trapsize 2154
\i (01:21:43) setwindow cmgr
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Bus "P1_" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Bus "P1_" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Bus "P1_" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Bus "P1_" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:43) cm expand ( row ( Bus "P1_" ) )
\i (01:21:43) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:43) Net "Mux_Vsync" highlighted.
\i (01:21:43) setwindow pcb
\i (01:21:43) done 
\i (01:21:44) generaledit 
\i (01:21:44) xdehilite 
\i (01:21:44) xNet Mux_Vsync 
\i (01:21:44) xname_flush 
\t (01:21:44) Net "Mux_Vsync" dehighlighted.
\i (01:21:44) done 
\i (01:21:44) generaledit 
\i (01:21:45) xhilite 
\i (01:21:45) xNet P1_A9 
\i (01:21:45) xname_flush 
\i (01:21:45) trapsize 2791
\i (01:21:45) setwindow cmgr
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Bus "P1_" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Bus "P1_" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Bus "P1_" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Bus "P1_" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:45) cm expand ( row ( Bus "P1_" ) )
\i (01:21:45) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:45) Net "P1_A9" highlighted.
\i (01:21:45) setwindow pcb
\i (01:21:45) done 
\i (01:21:46) generaledit 
\i (01:21:47) xdehilite 
\i (01:21:47) xNet P1_A9 
\i (01:21:47) xname_flush 
\t (01:21:47) Net "P1_A9" dehighlighted.
\i (01:21:47) done 
\i (01:21:47) xhilite 
\i (01:21:47) xNet P1_A8 
\i (01:21:47) xname_flush 
\i (01:21:47) trapsize 2773
\i (01:21:47) setwindow cmgr
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Bus "P1_" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Bus "P1_" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Bus "P1_" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Bus "P1_" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:47) cm expand ( row ( Bus "P1_" ) )
\i (01:21:47) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:47) Net "P1_A8" highlighted.
\i (01:21:47) setwindow pcb
\i (01:21:47) done 
\i (01:21:47) generaledit 
\i (01:21:48) xdehilite 
\i (01:21:49) xNet P1_A8 
\i (01:21:49) xname_flush 
\t (01:21:49) Net "P1_A8" dehighlighted.
\i (01:21:49) done 
\i (01:21:49) xhilite 
\i (01:21:49) xNet P1_A7 
\i (01:21:49) xname_flush 
\i (01:21:49) trapsize 2807
\i (01:21:49) setwindow cmgr
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Bus "P1_" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Bus "P1_" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Bus "P1_" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Bus "P1_" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:49) cm expand ( row ( Bus "P1_" ) )
\i (01:21:49) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:49) Net "P1_A7" highlighted.
\i (01:21:49) setwindow pcb
\i (01:21:49) done 
\i (01:21:49) generaledit 
\i (01:21:49) xdehilite 
\i (01:21:49) xNet P1_A7 
\i (01:21:49) xname_flush 
\t (01:21:50) Net "P1_A7" dehighlighted.
\i (01:21:50) done 
\i (01:21:50) xhilite 
\i (01:21:50) xNet P1_A6 
\i (01:21:50) xname_flush 
\i (01:21:50) trapsize 2822
\i (01:21:50) setwindow cmgr
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Bus "P1_" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Bus "P1_" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Bus "P1_" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Bus "P1_" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:50) cm expand ( row ( Bus "P1_" ) )
\i (01:21:50) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:50) Net "P1_A6" highlighted.
\i (01:21:50) setwindow pcb
\i (01:21:50) done 
\i (01:21:50) generaledit 
\i (01:21:51) xdehilite 
\i (01:21:51) xNet P1_A6 
\i (01:21:51) xname_flush 
\t (01:21:51) Net "P1_A6" dehighlighted.
\i (01:21:51) done 
\i (01:21:51) xhilite 
\i (01:21:51) xNet P1_A5 
\i (01:21:51) xname_flush 
\i (01:21:51) trapsize 2838
\i (01:21:51) setwindow cmgr
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Bus "P1_" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Bus "P1_" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Bus "P1_" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Bus "P1_" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:51) cm expand ( row ( Bus "P1_" ) )
\i (01:21:51) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:51) Net "P1_A5" highlighted.
\i (01:21:51) setwindow pcb
\i (01:21:51) done 
\i (01:21:51) generaledit 
\i (01:21:52) xdehilite 
\i (01:21:52) xNet P1_A5 
\i (01:21:52) xname_flush 
\t (01:21:52) Net "P1_A5" dehighlighted.
\i (01:21:52) done 
\i (01:21:53) xhilite 
\i (01:21:53) xNet P1_A2 
\i (01:21:53) xname_flush 
\i (01:21:53) trapsize 2293
\i (01:21:53) setwindow cmgr
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Bus "P1_" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Bus "P1_" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Bus "P1_" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Bus "P1_" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:53) cm expand ( row ( Bus "P1_" ) )
\i (01:21:53) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:53) Net "P1_A2" highlighted.
\i (01:21:53) setwindow pcb
\i (01:21:53) done 
\i (01:21:53) generaledit 
\i (01:21:53) xdehilite 
\i (01:21:54) xNet P1_A2 
\i (01:21:54) xname_flush 
\t (01:21:54) Net "P1_A2" dehighlighted.
\i (01:21:54) done 
\i (01:21:54) xhilite 
\i (01:21:54) xNet P1_A3 
\i (01:21:54) xname_flush 
\i (01:21:54) trapsize 2877
\i (01:21:54) setwindow cmgr
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Bus "P1_" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Bus "P1_" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Bus "P1_" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Bus "P1_" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:54) cm expand ( row ( Bus "P1_" ) )
\i (01:21:54) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:54) Net "P1_A3" highlighted.
\i (01:21:54) setwindow pcb
\i (01:21:54) done 
\i (01:21:54) generaledit 
\i (01:21:55) xdehilite 
\i (01:21:55) xNet P1_A3 
\i (01:21:55) xname_flush 
\t (01:21:55) Net "P1_A3" dehighlighted.
\i (01:21:55) done 
\i (01:21:55) xhilite 
\i (01:21:55) xNet P1_A2 
\i (01:21:55) xname_flush 
\i (01:21:55) trapsize 2293
\i (01:21:55) setwindow cmgr
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Bus "P1_" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Bus "P1_" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Bus "P1_" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Bus "P1_" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:21:55) cm expand ( row ( Bus "P1_" ) )
\i (01:21:55) cm expand ( row ( Design "STANDARD" ) )
\t (01:21:55) Net "P1_A2" highlighted.
\i (01:21:55) setwindow pcb
\i (01:21:55) done 
\i (01:21:56) generaledit 
\i (01:21:56) xdehilite 
\i (01:21:56) xNet P1_A2 
\i (01:21:56) xname_flush 
\t (01:21:56) Net "P1_A2" dehighlighted.
\i (01:21:56) done 
\i (01:21:56) generaledit 
\i (01:22:23) zoom in 1 
\i (01:22:23) setwindow pcb
\i (01:22:23) zoom in -22.0992 -12.2537
\i (01:22:23) trapsize 1146
\i (01:22:23) zoom in 1 
\i (01:22:23) setwindow pcb
\i (01:22:23) zoom in -22.0992 -12.2536
\i (01:22:23) trapsize 573
\i (01:22:24) zoom in 1 
\i (01:22:24) setwindow pcb
\i (01:22:24) zoom in -22.2711 -12.3567
\i (01:22:24) trapsize 287
\i (01:22:24) zoom in 1 
\i (01:22:24) setwindow pcb
\i (01:22:24) zoom in -22.2711 -12.3567
\i (01:22:24) trapsize 143
\i (01:22:24) zoom in 1 
\i (01:22:24) setwindow pcb
\i (01:22:24) zoom in -22.2711 -12.3567
\i (01:22:24) trapsize 72
\i (01:22:24) zoom out 1 
\i (01:22:24) setwindow pcb
\i (01:22:24) zoom out -22.5003 -12.4742
\i (01:22:24) trapsize 143
\i (01:22:27) pick grid -22.4144 -12.5171
\t (01:22:27) last pick:  -22.4028  -12.5222
\i (01:23:51) setwindow text
\i (01:23:51) close 
\i (01:23:55) setwindow pcb
\i (01:23:55) xhilite 
\i (01:23:55) xNet P1_A5 
\i (01:23:55) xname_flush 
\i (01:23:55) trapsize 2838
\i (01:23:55) setwindow cmgr
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Bus "P1_" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Bus "P1_" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Bus "P1_" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Bus "P1_" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:55) cm expand ( row ( Bus "P1_" ) )
\i (01:23:55) cm expand ( row ( Design "STANDARD" ) )
\t (01:23:55) Net "P1_A5" highlighted.
\i (01:23:55) setwindow pcb
\i (01:23:55) done 
\i (01:23:55) generaledit 
\i (01:23:58) xdehilite 
\i (01:23:58) xNet P1_A5 
\i (01:23:58) xname_flush 
\t (01:23:58) Net "P1_A5" dehighlighted.
\i (01:23:58) done 
\i (01:23:58) xhilite 
\i (01:23:58) xNet P1_A4 
\i (01:23:58) xname_flush 
\i (01:23:58) trapsize 2859
\i (01:23:58) setwindow cmgr
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Bus "P1_" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Bus "P1_" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Bus "P1_" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Bus "P1_" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\i (01:23:58) cm expand ( row ( Bus "P1_" ) )
\i (01:23:58) cm expand ( row ( Design "STANDARD" ) )
\t (01:23:58) Net "P1_A4" highlighted.
\i (01:23:58) setwindow pcb
\i (01:23:58) done 
\i (01:23:58) generaledit 
\i (01:24:00) xdehilite 
\i (01:24:00) xNet P1_A4 
\i (01:24:00) xname_flush 
\t (01:24:00) Net "P1_A4" dehighlighted.
\i (01:24:00) done 
\i (01:24:00) xhilite 
\i (01:24:00) xNet P1_A2 
\i (01:24:00) xname_flush 
\i (01:24:00) trapsize 2293
\i (01:24:00) setwindow cmgr
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Bus "P1_" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Bus "P1_" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Bus "P1_" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Bus "P1_" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:00) cm expand ( row ( Bus "P1_" ) )
\i (01:24:00) cm expand ( row ( Design "STANDARD" ) )
\t (01:24:00) Net "P1_A2" highlighted.
\i (01:24:00) setwindow pcb
\i (01:24:00) done 
\i (01:24:00) generaledit 
\i (01:24:02) xdehilite 
\i (01:24:02) xNet P1_A2 
\i (01:24:02) xname_flush 
\t (01:24:02) Net "P1_A2" dehighlighted.
\i (01:24:02) done 
\i (01:24:02) xhilite 
\i (01:24:02) xNet P1_A3 
\i (01:24:02) xname_flush 
\i (01:24:02) trapsize 2877
\i (01:24:02) setwindow cmgr
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Bus "P1_" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Bus "P1_" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Bus "P1_" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Bus "P1_" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:02) cm expand ( row ( Bus "P1_" ) )
\i (01:24:02) cm expand ( row ( Design "STANDARD" ) )
\t (01:24:02) Net "P1_A3" highlighted.
\i (01:24:02) setwindow pcb
\i (01:24:02) done 
\i (01:24:02) generaledit 
\i (01:24:04) xdehilite 
\i (01:24:04) xNet P1_A3 
\i (01:24:04) xname_flush 
\t (01:24:04) Net "P1_A3" dehighlighted.
\i (01:24:04) done 
\i (01:24:04) xhilite 
\i (01:24:04) xNet P1_A2 
\i (01:24:04) xname_flush 
\i (01:24:04) trapsize 2293
\i (01:24:04) setwindow cmgr
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Bus "P1_" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Bus "P1_" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Bus "P1_" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Bus "P1_" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:04) cm expand ( row ( Bus "P1_" ) )
\i (01:24:04) cm expand ( row ( Design "STANDARD" ) )
\t (01:24:04) Net "P1_A2" highlighted.
\i (01:24:04) setwindow pcb
\i (01:24:04) done 
\i (01:24:04) generaledit 
\i (01:24:08) pick grid -55.4808 -44.7640
\t (01:24:08) last pick:  -55.4736  -44.7548
\i (01:24:08) zoom in 1 
\i (01:24:08) setwindow pcb
\i (01:24:08) zoom in -55.9852 -45.3601
\i (01:24:08) trapsize 1146
\i (01:24:08) zoom in 1 
\i (01:24:08) setwindow pcb
\i (01:24:08) zoom in -55.9852 -45.3600
\i (01:24:08) trapsize 573
\i (01:24:08) zoom in 1 
\i (01:24:08) setwindow pcb
\i (01:24:08) zoom in -55.9852 -45.3600
\i (01:24:08) trapsize 287
\i (01:24:08) zoom in 1 
\i (01:24:08) setwindow pcb
\i (01:24:08) zoom in -55.9852 -45.3600
\i (01:24:08) trapsize 143
\i (01:24:09) zoom out 1 
\i (01:24:09) setwindow pcb
\i (01:24:09) zoom out -55.9565 -45.2740
\i (01:24:09) trapsize 287
\i (01:24:09) zoom out 1 
\i (01:24:09) setwindow pcb
\i (01:24:09) zoom out -55.9565 -45.2682
\i (01:24:09) trapsize 573
\i (01:24:10) roam start
\i (01:24:10) roam x 16
\i (01:24:10) roam x 192
\i (01:24:10) roam y -80
\i (01:24:10) roam x 80
\i (01:24:10) roam y -48
\i (01:24:10) roam x 64
\i (01:24:10) roam y -48
\i (01:24:10) roam x 48
\i (01:24:10) roam y -80
\i (01:24:10) roam x 80
\i (01:24:10) roam y -128
\i (01:24:10) roam x 64
\i (01:24:10) roam y -112
\i (01:24:10) roam x 96
\i (01:24:10) roam y -80
\i (01:24:10) roam x 80
\i (01:24:10) roam y -48
\i (01:24:10) roam x 32
\i (01:24:10) roam y -16
\i (01:24:10) roam x 64
\i (01:24:10) roam y -32
\i (01:24:10) roam x 48
\i (01:24:10) roam y -16
\i (01:24:10) roam x 112
\i (01:24:10) roam y -32
\i (01:24:10) roam x 48
\i (01:24:10) roam y -16
\i (01:24:11) roam x 64
\i (01:24:11) roam y -16
\i (01:24:11) roam x 32
\i (01:24:11) roam y -16
\i (01:24:11) roam x 32
\i (01:24:11) roam x 32
\i (01:24:11) roam y -32
\i (01:24:11) roam x 48
\i (01:24:11) roam y -32
\i (01:24:11) roam x 32
\i (01:24:11) roam y -32
\i (01:24:11) roam x 48
\i (01:24:11) roam y -32
\i (01:24:11) roam x 48
\i (01:24:11) roam y -16
\i (01:24:11) roam x 32
\i (01:24:11) roam y -16
\i (01:24:11) roam x 64
\i (01:24:11) roam y -16
\i (01:24:11) roam x 64
\i (01:24:11) roam y -32
\i (01:24:11) roam x 128
\i (01:24:11) roam y -48
\i (01:24:11) roam x 96
\i (01:24:11) roam y -48
\i (01:24:11) roam x 32
\i (01:24:11) roam y -16
\i (01:24:11) roam x 16
\i (01:24:11) roam x 16
\i (01:24:11) roam y -16
\i (01:24:11) roam x 96
\i (01:24:11) roam y -32
\i (01:24:11) roam x 128
\i (01:24:11) roam y -48
\i (01:24:11) roam x 96
\i (01:24:11) roam y -64
\i (01:24:11) roam x 48
\i (01:24:11) roam y -32
\i (01:24:11) roam x 16
\i (01:24:11) roam y -16
\i (01:24:12) roam y -16
\i (01:24:12) roam x 16
\i (01:24:12) roam x 32
\i (01:24:12) roam y -48
\i (01:24:12) roam x 80
\i (01:24:12) roam y -64
\i (01:24:12) roam x 80
\i (01:24:12) roam y -64
\i (01:24:12) roam x 48
\i (01:24:12) roam y -64
\i (01:24:12) roam x 32
\i (01:24:12) roam y -48
\i (01:24:12) roam x 16
\i (01:24:12) roam x 16
\i (01:24:12) roam y -16
\i (01:24:12) roam x 16
\i (01:24:12) roam x 32
\i (01:24:12) roam x 48
\i (01:24:12) roam y -16
\i (01:24:12) roam x 64
\i (01:24:12) roam x 64
\i (01:24:12) roam y -32
\i (01:24:12) roam x 16
\i (01:24:12) roam x 32
\i (01:24:12) roam y -16
\i (01:24:12) roam x 48
\i (01:24:12) roam x 80
\i (01:24:12) roam y -16
\i (01:24:12) roam x 128
\i (01:24:12) roam y -16
\i (01:24:12) roam x 112
\i (01:24:12) roam y -16
\i (01:24:12) roam x 16
\i (01:24:12) roam y -16
\i (01:24:12) roam x 16
\i (01:24:12) roam end
\i (01:24:14) roam start
\i (01:24:14) roam x 32
\i (01:24:14) roam y -96
\i (01:24:14) roam x 32
\i (01:24:14) roam y -112
\i (01:24:14) roam x 16
\i (01:24:14) roam y -48
\i (01:24:14) roam x 32
\i (01:24:14) roam y -48
\i (01:24:14) roam x 32
\i (01:24:14) roam y -64
\i (01:24:14) roam x 16
\i (01:24:14) roam y -32
\i (01:24:14) roam x 16
\i (01:24:14) roam y -32
\i (01:24:14) roam end
\i (01:24:15) xdehilite 
\i (01:24:15) xNet P1_A2 
\i (01:24:15) xname_flush 
\t (01:24:15) Net "P1_A2" dehighlighted.
\i (01:24:15) done 
\i (01:24:15) generaledit 
\i (01:24:16) xhilite 
\i (01:24:16) xNet P1_B9 
\i (01:24:16) xname_flush 
\i (01:24:16) trapsize 1959
\i (01:24:16) setwindow cmgr
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Bus "P1_" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Bus "P1_" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Bus "P1_" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Bus "P1_" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:16) cm expand ( row ( Bus "P1_" ) )
\i (01:24:16) cm expand ( row ( Design "STANDARD" ) )
\t (01:24:16) Net "P1_B9" highlighted.
\i (01:24:16) setwindow pcb
\i (01:24:16) done 
\i (01:24:16) generaledit 
\i (01:24:19) roam start
\i (01:24:19) roam x 16
\i (01:24:19) roam y -48
\i (01:24:19) roam x 128
\i (01:24:19) roam y -96
\i (01:24:19) roam x 96
\i (01:24:19) roam y -64
\i (01:24:19) roam x 80
\i (01:24:19) roam y -64
\i (01:24:19) roam x 112
\i (01:24:19) roam y -80
\i (01:24:19) roam x 96
\i (01:24:19) roam y -64
\i (01:24:19) roam x 48
\i (01:24:19) roam y -32
\i (01:24:19) roam end
\i (01:24:19) zoom in 1 
\i (01:24:19) setwindow pcb
\i (01:24:19) zoom in -18.0545 -15.9225
\i (01:24:19) trapsize 979
\i (01:24:20) zoom in 1 
\i (01:24:20) setwindow pcb
\i (01:24:20) zoom in -17.9565 -15.8833
\i (01:24:20) trapsize 490
\i (01:24:20) zoom in 1 
\i (01:24:20) setwindow pcb
\i (01:24:20) zoom in -17.7900 -15.8245
\i (01:24:20) trapsize 245
\i (01:24:21) zoom out 1 
\i (01:24:21) setwindow pcb
\i (01:24:21) zoom out -16.9574 -15.9273
\i (01:24:21) trapsize 490
\i (01:24:26) xdehilite 
\i (01:24:27) xNet P1_B9 
\i (01:24:27) xname_flush 
\t (01:24:27) Net "P1_B9" dehighlighted.
\i (01:24:27) done 
\i (01:24:27) xhilite 
\i (01:24:27) xNet P1_A5 
\i (01:24:27) xname_flush 
\i (01:24:27) trapsize 2838
\i (01:24:27) setwindow cmgr
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Bus "P1_" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Bus "P1_" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Bus "P1_" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Bus "P1_" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:27) cm expand ( row ( Bus "P1_" ) )
\i (01:24:27) cm expand ( row ( Design "STANDARD" ) )
\t (01:24:27) Net "P1_A5" highlighted.
\i (01:24:27) setwindow pcb
\i (01:24:27) done 
\i (01:24:27) generaledit 
\i (01:24:39) pick grid -63.3439 -46.9071
\t (01:24:39) last pick:  -63.3476  -46.9138
\i (01:24:39) zoom in 1 
\i (01:24:39) setwindow pcb
\i (01:24:39) zoom in -58.1790 -46.7368
\i (01:24:39) trapsize 1419
\i (01:24:39) zoom in 1 
\i (01:24:39) setwindow pcb
\i (01:24:39) zoom in -58.1790 -46.7368
\i (01:24:39) trapsize 709
\i (01:24:39) zoom in 1 
\i (01:24:39) setwindow pcb
\i (01:24:39) zoom in -58.1790 -46.7368
\i (01:24:39) trapsize 355
\i (01:24:41) roam start
\i (01:24:41) roam x -80
\i (01:24:41) roam y 16
\i (01:24:41) roam x -128
\i (01:24:41) roam y 32
\i (01:24:41) roam x -112
\i (01:24:41) roam y 16
\i (01:24:41) roam x -112
\i (01:24:41) roam y 16
\i (01:24:41) roam x -80
\i (01:24:41) roam y 16
\i (01:24:41) roam x -96
\i (01:24:41) roam x -32
\i (01:24:41) roam y 16
\i (01:24:41) roam x -48
\i (01:24:41) roam x -48
\i (01:24:41) roam x -80
\i (01:24:41) roam y 16
\i (01:24:41) roam x -64
\i (01:24:41) roam x -64
\i (01:24:42) roam x -16
\i (01:24:42) roam y -16
\i (01:24:42) roam x -128
\i (01:24:42) roam y -16
\i (01:24:42) roam x -208
\i (01:24:42) roam y -16
\i (01:24:42) roam x -112
\i (01:24:42) roam y -16
\i (01:24:42) roam x -48
\i (01:24:42) roam x -48
\i (01:24:42) roam x -80
\i (01:24:42) roam x -64
\i (01:24:42) roam x -16
\i (01:24:42) roam y -16
\i (01:24:42) roam x 16
\i (01:24:42) roam y -48
\i (01:24:42) roam x 32
\i (01:24:42) roam y -64
\i (01:24:42) roam x 48
\i (01:24:42) roam y -80
\i (01:24:42) roam x 64
\i (01:24:42) roam y -128
\i (01:24:42) roam x 32
\i (01:24:42) roam y -80
\i (01:24:42) roam y -64
\i (01:24:42) roam y -32
\i (01:24:43) roam x 16
\i (01:24:43) roam y -48
\i (01:24:43) roam x 48
\i (01:24:43) roam y -128
\i (01:24:43) roam x 16
\i (01:24:43) roam y -144
\i (01:24:43) roam x -112
\i (01:24:43) roam y -96
\i (01:24:43) roam x -112
\i (01:24:43) roam y -64
\i (01:24:43) roam x -32
\i (01:24:43) roam x -32
\i (01:24:43) roam x -32
\i (01:24:43) roam x -16
\i (01:24:43) roam y 16
\i (01:24:43) roam y 48
\i (01:24:43) roam x -144
\i (01:24:43) roam y 32
\i (01:24:43) roam x -144
\i (01:24:43) roam y 48
\i (01:24:43) roam x -96
\i (01:24:43) roam y 32
\i (01:24:43) roam x -48
\i (01:24:43) roam y 32
\i (01:24:43) roam x -16
\i (01:24:43) roam y -32
\i (01:24:43) roam x -16
\i (01:24:43) roam y -64
\i (01:24:43) roam x -32
\i (01:24:43) roam y -64
\i (01:24:43) roam x -32
\i (01:24:43) roam y -16
\i (01:24:43) roam x -48
\i (01:24:43) roam y -16
\i (01:24:44) roam x -16
\i (01:24:44) roam x -32
\i (01:24:44) roam y 16
\i (01:24:44) roam x -32
\i (01:24:44) roam y 16
\i (01:24:44) roam x -48
\i (01:24:44) roam y 16
\i (01:24:44) roam x -48
\i (01:24:44) roam y 16
\i (01:24:44) roam x -32
\i (01:24:44) roam y 16
\i (01:24:44) roam y 16
\i (01:24:45) roam x 16
\i (01:24:45) roam y -16
\i (01:24:45) roam y -16
\i (01:24:45) roam x -48
\i (01:24:45) roam y 16
\i (01:24:45) roam x -64
\i (01:24:45) roam x -16
\i (01:24:46) roam x 48
\i (01:24:46) roam y 16
\i (01:24:46) roam x 80
\i (01:24:46) roam x 48
\i (01:24:46) roam x 16
\i (01:24:46) roam x -16
\i (01:24:46) roam x -16
\i (01:24:46) roam y 16
\i (01:24:46) roam x -16
\i (01:24:47) roam end
\i (01:24:47) zoom in 1 
\i (01:24:47) setwindow pcb
\i (01:24:47) zoom in -75.5700 -41.0422
\i (01:24:47) trapsize 177
\i (01:24:48) zoom in 1 
\i (01:24:48) setwindow pcb
\i (01:24:48) zoom in -75.5699 -41.0422
\i (01:24:48) trapsize 89
\i (01:24:48) zoom out 1 
\i (01:24:48) setwindow pcb
\i (01:24:48) zoom out -75.5752 -41.0351
\i (01:24:48) trapsize 177
\i (01:24:48) zoom out 1 
\i (01:24:48) setwindow pcb
\i (01:24:48) zoom out -75.5752 -41.0351
\i (01:24:48) trapsize 355
\i (01:24:49) zoom out 1 
\i (01:24:49) setwindow pcb
\i (01:24:49) zoom out -75.5752 -41.0352
\i (01:24:49) trapsize 709
\i (01:24:52) xdehilite 
\i (01:24:52) xNet P1_A5 
\i (01:24:52) xname_flush 
\t (01:24:52) Net "P1_A5" dehighlighted.
\i (01:24:52) done 
\i (01:24:52) generaledit 
\i (01:24:55) xhilite 
\i (01:24:55) xNet P1_A5 
\i (01:24:55) xname_flush 
\i (01:24:55) trapsize 2838
\i (01:24:55) setwindow cmgr
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Bus "P1_" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Bus "P1_" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Bus "P1_" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Bus "P1_" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\i (01:24:55) cm expand ( row ( Bus "P1_" ) )
\i (01:24:55) cm expand ( row ( Design "STANDARD" ) )
\t (01:24:55) Net "P1_A5" highlighted.
\i (01:24:55) setwindow pcb
\i (01:24:55) done 
\i (01:24:55) generaledit 
\i (01:24:57) pick grid -77.7604 -42.3665
\t (01:24:57) last pick:  -77.7494  -42.3672
\i (01:24:57) zoom in 1 
\i (01:24:57) setwindow pcb
\i (01:24:57) zoom in -76.5684 -40.1530
\i (01:24:57) trapsize 1419
\i (01:24:57) zoom in 1 
\i (01:24:57) setwindow pcb
\i (01:24:57) zoom in -76.5684 -40.1529
\i (01:24:57) trapsize 709
\i (01:24:58) zoom in 1 
\i (01:24:58) setwindow pcb
\i (01:24:58) zoom in -76.5684 -40.1529
\i (01:24:58) trapsize 355
\i (01:24:58) zoom in 1 
\i (01:24:58) setwindow pcb
\i (01:24:58) zoom in -76.5684 -40.1529
\i (01:24:58) trapsize 177
\i (01:24:58) zoom in 1 
\i (01:24:58) setwindow pcb
\i (01:24:58) zoom in -76.5684 -40.1529
\i (01:24:58) trapsize 89
\i (01:24:59) zoom out 1 
\i (01:24:59) setwindow pcb
\i (01:24:59) zoom out -76.2970 -40.2841
\i (01:24:59) trapsize 177
\i (01:25:00) roam start
\i (01:25:00) roam x 64
\i (01:25:00) roam y -16
\i (01:25:00) roam x 96
\i (01:25:00) roam x 32
\i (01:25:00) roam x 48
\i (01:25:00) roam x 32
\i (01:25:00) roam x 16
\i (01:25:00) roam x 32
\i (01:25:00) roam x 32
\i (01:25:00) roam y 16
\i (01:25:01) roam x 32
\i (01:25:01) roam x 32
\i (01:25:01) roam y 16
\i (01:25:01) roam end
\i (01:25:09) reports 'Design Rules Check (DRC) Report' 
\i (01:25:09) reports "Design Rules Check (DRC) Report"
\i (01:25:09) generaledit 
\i (01:25:42) setwindow cmgr
\i (01:25:42) cm select ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:25:42) cm select ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:25:42) cm select ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:25:44) cm select ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:25:44) cm select ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:25:44) cm select ( worksheet 144:Properties 14:Net "36:General Properties" "37:General Properties" )
\i (01:25:48) cm select ( frame ( workbook 53:Electrical 66:Net 25:Routing ) )
\i (01:25:48) cm select tab "30:Relative Propagation Delay"
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:25:48) cm expand ( row ( "Match Group" "P67-M" ) )
\i (01:26:53) setwindow pcb
\i (01:26:53) pick grid -73.1951 -40.5261
\t (01:26:53) last pick:  -73.2028  -40.5384
\i (01:26:53) zoom out 1 
\i (01:26:53) setwindow pcb
\i (01:26:53) zoom out -73.1915 -40.5261
\i (01:26:53) trapsize 355
\i (01:26:53) zoom out 1 
\i (01:26:53) setwindow pcb
\i (01:26:53) zoom out -73.1916 -40.5262
\i (01:26:53) trapsize 709
\i (01:26:53) zoom out 1 
\i (01:26:53) setwindow pcb
\i (01:26:53) zoom out -70.8504 -38.3410
\i (01:26:53) trapsize 1419
\i (01:26:53) zoom out 1 
\i (01:26:53) setwindow pcb
\i (01:26:53) zoom out -70.8787 -38.3694
\i (01:26:53) trapsize 2838
\i (01:26:54) zoom out 1 
\i (01:26:54) setwindow pcb
\i (01:26:54) zoom out -70.8787 -38.3693
\i (01:26:54) trapsize 5676
\i (01:26:54) zoom out 1 
\i (01:26:54) setwindow pcb
\i (01:26:54) zoom out -70.8786 -38.3693
\i (01:26:54) trapsize 11351
\i (01:26:55) zoom in 1 
\i (01:26:55) setwindow pcb
\i (01:26:55) zoom in -16.4023 -5.6773
\i (01:26:55) trapsize 5676
\i (01:26:55) zoom in 1 
\i (01:26:55) setwindow pcb
\i (01:26:55) zoom in -16.5158 -5.9043
\i (01:26:55) trapsize 2838
\i (01:26:55) zoom in 1 
\i (01:26:55) setwindow pcb
\i (01:26:55) zoom in -24.6320 -14.7584
\i (01:26:55) trapsize 1419
\i (01:26:55) zoom in 1 
\i (01:26:55) setwindow pcb
\i (01:26:55) zoom in -23.3266 -14.3894
\i (01:26:56) trapsize 709
\i (01:26:56) zoom in 1 
\i (01:26:56) setwindow pcb
\i (01:26:56) zoom in -22.0495 -12.6015
\i (01:26:56) trapsize 355
\i (01:26:56) zoom in 1 
\i (01:26:56) setwindow pcb
\i (01:26:56) zoom in -22.1204 -12.3886
\i (01:26:56) trapsize 177
\i (01:26:57) zoom in 1 
\i (01:26:57) setwindow pcb
\i (01:26:57) zoom in -22.5035 -12.5234
\i (01:26:57) trapsize 89
\i (01:26:58) zoom out 1 
\i (01:26:58) setwindow pcb
\i (01:26:58) zoom out -22.5035 -12.5234
\i (01:26:58) trapsize 177
\i (01:26:59) zoom out 1 
\i (01:26:59) setwindow pcb
\i (01:26:59) zoom out -22.4928 -12.5269
\i (01:26:59) trapsize 355
\i (01:26:59) zoom out 1 
\i (01:26:59) setwindow pcb
\i (01:26:59) zoom out -22.4928 -12.5269
\i (01:26:59) trapsize 709
\i (01:27:28) setwindow cmgr
\i (01:27:28) cm startTransaction ( Design "STANDARD" ) ( "Match Group" "P67-M" ) TS_PERF
\i (01:27:28) cm putValue ( "Pin Pair" "U6.P6:U7.AA16" ) RELATIVE_PROPAGATION_DELAY 4 ( "Match Group" "P67-M" )
\i (01:27:28) cm putValue ( "Pin Pair" "U6.P6:U7.AA16" ) RELATIVE_PROPAGATION_DELAY_SCOPE 4 ( "Match Group" "P67-M" )
\i (01:27:28) cm remove ( "Pin Pair" "U6.P6:U7.AA16" ) from ( "Match Group" "P67-M" )
\i (01:27:28) cm commitTransaction ( Design "STANDARD" ) ( "Match Group" "P67-M" ) TS_PERF
\i (01:27:28) cm endUndoBlock
\i (01:27:53) setwindow pcb
\i (01:27:53) pick grid -22.6064 -15.9465
\t (01:27:53) last pick:  -22.6060  -15.9512
\i (01:27:54) xdehilite 
\i (01:27:54) xNet P1_A5 
\i (01:27:54) xname_flush 
\t (01:27:54) Net "P1_A5" dehighlighted.
\i (01:27:54) done 
\i (01:27:55) generaledit 
\i (01:27:56) xhilite 
\i (01:27:56) xNet Mux_Dataen 
\i (01:27:56) xname_flush 
\i (01:27:56) trapsize 2359
\i (01:27:56) setwindow cmgr
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Bus "P1_" ) )
\i (01:27:56) cm expand ( row ( Bus "P1_" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Bus "P1_" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Bus "P1_" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Bus "P1_" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\i (01:27:56) cm expand ( row ( Bus "P1_" ) )
\i (01:27:56) cm expand ( row ( Design "STANDARD" ) )
\t (01:27:56) Net "Mux_Dataen" highlighted.
\i (01:27:56) setwindow pcb
\i (01:27:56) done 
\i (01:27:57) generaledit 
\i (01:28:01) setwindow form.find
\i (01:28:01) FORM find all_off  
\i (01:28:02) setwindow pcb
\i (01:28:02) pick grid -57.8401 -43.7458
\t (01:28:02) last pick:  -57.8358  -43.7388
\i (01:28:02) zoom in 1 
\i (01:28:02) setwindow pcb
\i (01:28:02) zoom in -64.9646 -40.9149
\i (01:28:02) trapsize 1180
\i (01:28:02) zoom in 1 
\i (01:28:02) setwindow pcb
\i (01:28:02) zoom in -64.9646 -40.9149
\i (01:28:02) trapsize 590
\i (01:28:02) zoom in 1 
\i (01:28:02) setwindow pcb
\i (01:28:02) zoom in -64.9646 -40.9148
\i (01:28:02) trapsize 295
\i (01:28:04) roam start
\i (01:28:04) roam x -32
\i (01:28:04) roam x -576
\i (01:28:04) roam y -48
\i (01:28:04) roam x -176
\i (01:28:04) roam y -64
\i (01:28:04) roam x -80
\i (01:28:04) roam y -64
\i (01:28:04) roam x -80
\i (01:28:04) roam y -48
\i (01:28:04) roam x -48
\i (01:28:04) roam y -48
\i (01:28:04) roam x -16
\i (01:28:04) roam y -48
\i (01:28:04) roam y -32
\i (01:28:04) roam y -48
\i (01:28:04) roam y -32
\i (01:28:04) roam x -64
\i (01:28:04) roam y -16
\i (01:28:04) roam x -144
\i (01:28:04) roam x -144
\i (01:28:04) roam x -288
\i (01:28:04) roam y 48
\i (01:28:04) roam x -176
\i (01:28:04) roam y 64
\i (01:28:04) roam x -112
\i (01:28:04) roam y 64
\i (01:28:04) roam x -64
\i (01:28:04) roam y 16
\i (01:28:04) roam y 16
\i (01:28:04) roam x -48
\i (01:28:04) roam y -64
\i (01:28:04) roam x -176
\i (01:28:04) roam y -192
\i (01:28:04) roam x -240
\i (01:28:04) roam y -224
\i (01:28:05) roam x -192
\i (01:28:05) roam y -160
\i (01:28:05) roam x -48
\i (01:28:05) roam y -16
\i (01:28:05) roam y -16
\i (01:28:05) roam x -16
\i (01:28:05) roam x -48
\i (01:28:05) roam y 64
\i (01:28:05) roam x -32
\i (01:28:05) roam y 96
\i (01:28:05) roam x -80
\i (01:28:05) roam y 144
\i (01:28:05) roam x -32
\i (01:28:05) roam y 32
\i (01:28:05) roam x -80
\i (01:28:05) roam y 16
\i (01:28:05) roam x -112
\i (01:28:05) roam y 32
\i (01:28:05) roam x -80
\i (01:28:05) roam y 32
\i (01:28:05) roam x -80
\i (01:28:05) roam y 32
\i (01:28:05) roam x -112
\i (01:28:05) roam x -304
\i (01:28:05) roam y 16
\i (01:28:05) roam x -80
\i (01:28:05) roam x -32
\i (01:28:05) roam y 16
\i (01:28:05) roam x -64
\i (01:28:05) roam y 32
\i (01:28:05) roam y 16
\i (01:28:05) roam x 48
\i (01:28:05) roam x 112
\i (01:28:06) roam x 80
\i (01:28:06) roam x 48
\i (01:28:06) roam x 64
\i (01:28:06) roam x 112
\i (01:28:06) roam x 16
\i (01:28:06) roam x -48
\i (01:28:06) roam y 16
\i (01:28:06) roam x -80
\i (01:28:06) roam y 16
\i (01:28:06) roam x -48
\i (01:28:06) roam y 16
\i (01:28:06) roam x -32
\i (01:28:06) roam y 16
\i (01:28:06) roam end
\i (01:28:07) zoom in 1 
\i (01:28:07) setwindow pcb
\i (01:28:07) zoom in -83.3853 -37.9268
\i (01:28:07) trapsize 147
\i (01:28:07) zoom in 1 
\i (01:28:07) setwindow pcb
\i (01:28:07) zoom in -83.3853 -37.9267
\i (01:28:07) trapsize 74
\i (01:28:10) pick grid -84.2523 -38.0446
\t (01:28:10) last pick:  -84.2518  -38.0492
\i (01:28:11) delete 
\i (01:28:13) pick grid -83.9604 -38.1611
\t (01:28:13) last pick:  -83.9724  -38.1508
\t (01:28:13) Connect Line "Mux_Dataen, Etch/3-Sig"
\i (01:28:13) setwindow cmgr
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Bus "P1_" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Bus "P1_" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Bus "P1_" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Bus "P1_" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:13) cm expand ( row ( Bus "P1_" ) )
\i (01:28:13) cm expand ( row ( Design "STANDARD" ) )
\i (01:28:14) setwindow pcb
\i (01:28:14) prepopup -83.5903 -38.1537
\i (01:28:14) done 
\i (01:28:14) generaledit 
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -83.6301 -38.1611
\i (01:28:15) trapsize 147
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -83.6241 -38.1582
\i (01:28:15) trapsize 295
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -83.6065 -38.1404
\i (01:28:15) trapsize 590
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -83.5593 -38.1051
\i (01:28:15) trapsize 1180
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -78.6522 -37.4209
\i (01:28:15) trapsize 2359
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -73.9811 -37.9399
\i (01:28:15) trapsize 4718
\i (01:28:15) zoom out 1 
\i (01:28:15) setwindow pcb
\i (01:28:15) zoom out -68.9795 -38.6948
\i (01:28:15) trapsize 9437
\i (01:28:16) zoom in 1 
\i (01:28:16) setwindow pcb
\i (01:28:16) zoom in -40.3416 -64.9292
\i (01:28:16) trapsize 4718
\i (01:28:16) zoom in 1 
\i (01:28:16) setwindow pcb
\i (01:28:16) zoom in -40.3417 -64.9292
\i (01:28:16) trapsize 2359
\i (01:28:16) zoom in 1 
\i (01:28:16) setwindow pcb
\i (01:28:16) zoom in -40.2944 -64.9291
\i (01:28:16) trapsize 1180
\i (01:28:19) roam start
\i (01:28:19) roam x 16
\i (01:28:19) roam y -96
\i (01:28:19) roam y -32
\i (01:28:19) roam x 16
\i (01:28:19) roam y -32
\i (01:28:19) roam x 16
\i (01:28:19) roam y -48
\i (01:28:20) roam x 16
\i (01:28:20) roam y -16
\i (01:28:20) roam x 16
\i (01:28:20) roam y -16
\i (01:28:20) roam x 16
\i (01:28:20) roam y -48
\i (01:28:20) roam y -32
\i (01:28:20) roam x -32
\i (01:28:20) roam y -48
\i (01:28:20) roam x -96
\i (01:28:20) roam x -192
\i (01:28:20) roam x -96
\i (01:28:20) roam x -96
\i (01:28:20) roam x -64
\i (01:28:20) roam y -16
\i (01:28:20) roam x 32
\i (01:28:20) roam x 80
\i (01:28:20) roam y -16
\i (01:28:20) roam x 64
\i (01:28:20) roam y -16
\i (01:28:21) roam x 16
\i (01:28:21) roam end
\i (01:28:21) zoom in 1 
\i (01:28:21) setwindow pcb
\i (01:28:21) zoom in -55.0159 -40.1914
\i (01:28:21) trapsize 590
\i (01:28:21) zoom in 1 
\i (01:28:21) setwindow pcb
\i (01:28:21) zoom in -55.0985 -40.1206
\i (01:28:21) trapsize 295
\i (01:28:21) zoom in 1 
\i (01:28:21) setwindow pcb
\i (01:28:21) zoom in -55.0985 -40.1147
\i (01:28:21) trapsize 147
\i (01:28:22) zoom out 1 
\i (01:28:22) setwindow pcb
\i (01:28:22) zoom out -56.8590 -40.7546
\i (01:28:22) trapsize 295
\i (01:28:25) delete 
\i (01:28:27) pick grid -57.6965 -40.5599
\t (01:28:27) last pick:  -57.7088  -40.5638
\t (01:28:27) Connect Line "Mux_Dataen, Etch/Top"
\i (01:28:27) pick grid -57.2482 -40.7428
\t (01:28:27) last pick:  -57.2516  -40.7416
\t (01:28:27) Via "Mux_Dataen, Via16c8, (-57.3786 -40.8178)"
\i (01:28:28) pick grid -56.5994 -40.9551
\t (01:28:28) last pick:  -56.5912  -40.9448
\t (01:28:28) Connect Line "Mux_Dataen, Etch/Bottom"
\i (01:28:29) prepopup -56.7410 -41.1320
\i (01:28:29) done 
\i (01:28:29) generaledit 
\i (01:28:31) roam start
\i (01:28:31) roam x -16
\i (01:28:31) roam y 16
\i (01:28:31) roam x -32
\i (01:28:31) roam y 16
\i (01:28:32) roam x -16
\i (01:28:32) roam y 16
\i (01:28:32) roam x -16
\i (01:28:32) roam y 16
\i (01:28:32) roam y 16
\i (01:28:32) roam y 16
\i (01:28:32) roam end
\i (01:28:33) zoom in 1 
\i (01:28:33) setwindow pcb
\i (01:28:33) zoom in -54.9588 -43.6905
\i (01:28:33) trapsize 147
\i (01:28:33) zoom in 1 
\i (01:28:33) setwindow pcb
\i (01:28:33) zoom in -54.9882 -43.5490
\i (01:28:33) trapsize 74
\i (01:28:33) zoom in 1 
\i (01:28:33) setwindow pcb
\i (01:28:33) zoom in -54.9882 -43.5490
\i (01:28:33) trapsize 37
\i (01:28:33) zoom out 1 
\i (01:28:33) setwindow pcb
\i (01:28:33) zoom out -54.9882 -43.5489
\i (01:28:33) trapsize 74
\i (01:28:35) delete 
\i (01:28:36) pick grid -55.1798 -43.3101
\t (01:28:36) last pick:  -55.1688  -43.3070
\t (01:28:36) Connect Line "Mux_Dataen, Etch/Top"
\i (01:28:37) pick grid -55.2874 -43.4871
\t (01:28:37) last pick:  -55.2958  -43.4848
\t (01:28:37) Via "Mux_Dataen, Via16c8, (-55.4659 -43.4809)"
\i (01:28:38) pick grid -55.2742 -43.6301
\t (01:28:38) last pick:  -55.2704  -43.6372
\t (01:28:38) Connect Line "Mux_Dataen, Etch/6-Sig"
\i (01:28:38) prepopup -55.1326 -43.4295
\i (01:28:38) done 
\i (01:28:39) generaledit 
\i (01:28:39) zoom out 1 
\i (01:28:39) setwindow pcb
\i (01:28:39) zoom out -55.1533 -43.3986
\i (01:28:39) trapsize 147
\i (01:28:39) zoom out 1 
\i (01:28:39) setwindow pcb
\i (01:28:39) zoom out -55.1532 -43.3986
\i (01:28:39) trapsize 295
\i (01:28:39) zoom out 1 
\i (01:28:39) setwindow pcb
\i (01:28:39) zoom out -55.1532 -43.3985
\i (01:28:39) trapsize 590
\i (01:28:40) zoom in 1 
\i (01:28:40) setwindow pcb
\i (01:28:40) zoom in -58.3264 -40.1075
\i (01:28:40) trapsize 295
\i (01:28:40) zoom in 1 
\i (01:28:40) setwindow pcb
\i (01:28:40) zoom in -58.3323 -40.0957
\i (01:28:40) trapsize 147
\i (01:28:41) zoom out 1 
\i (01:28:41) setwindow pcb
\i (01:28:41) zoom out -58.0462 -40.2107
\i (01:28:41) trapsize 295
\i (01:28:41) zoom out 1 
\i (01:28:41) setwindow pcb
\i (01:28:41) zoom out -57.7690 -40.6767
\i (01:28:41) trapsize 590
\i (01:28:42) pick grid -57.2382 -40.4525
\t (01:28:42) last pick:  -57.2262  -40.4622
\i (01:28:44) zoom in 1 
\i (01:28:44) setwindow pcb
\i (01:28:44) zoom in -55.2211 -43.6020
\i (01:28:44) trapsize 295
\i (01:28:44) zoom in 1 
\i (01:28:44) setwindow pcb
\i (01:28:44) zoom in -55.1798 -43.5843
\i (01:28:44) trapsize 147
\i (01:28:45) zoom out 1 
\i (01:28:45) setwindow pcb
\i (01:28:45) zoom out -55.0205 -43.1891
\i (01:28:45) trapsize 295
\i (01:28:45) zoom out 1 
\i (01:28:45) setwindow pcb
\i (01:28:45) zoom out -55.0205 -43.1891
\i (01:28:45) trapsize 590
\i (01:28:46) setwindow form.find
\i (01:28:46) FORM find pins YES 
\i (01:29:11) FORM find all_on  
\i (01:29:13) FORM find all_off  
\i (01:29:17) FORM find all_on  
\i (01:29:18) setwindow pcb
\i (01:29:18) pick grid -57.6629 -40.3463
\t (01:29:18) last pick:  -57.6580  -40.3352
\i (01:29:20) delete 
\t (01:29:20) Selected item not valid for current operation, ignored: Pin "Tp3.1 (Mux_Dataen)"
\t (01:29:20) No valid items selected for the current operation, exiting.
\i (01:29:20) generaledit 
\i (01:29:21) pick grid -57.6511 -40.2638
\t (01:29:21) last pick:  -57.6580  -40.2590
\i (01:29:21) prepopup -57.4388 -40.3581
\i (01:29:22) pick grid -57.4388 -40.3109
\t (01:29:22) last pick:  -57.4294  -40.3098
\i (01:29:22) prepopup -57.4388 -40.3109
\i (01:29:24) delete 
\i (01:29:26) pick grid -57.6393 -40.3227
\t (01:29:26) last pick:  -57.6326  -40.3352
\i (01:29:26) prepopup -57.4624 -40.3463
\i (01:29:27) done 
\i (01:29:27) generaledit 
\i (01:29:28) zoom in 1 
\i (01:29:28) setwindow pcb
\i (01:29:28) zoom in -57.4742 -40.4171
\i (01:29:28) trapsize 295
\i (01:29:30) xdehilite 
\i (01:29:31) xNet Mux_Dataen 
\i (01:29:31) xname_flush 
\t (01:29:31) Net "Mux_Dataen" dehighlighted.
\i (01:29:31) done 
\i (01:29:31) generaledit 
\i (01:29:32) pick grid -57.2855 -40.4053
\t (01:29:32) last pick:  -57.2770  -40.4114
\i (01:29:34) zoom out 1 
\i (01:29:34) setwindow pcb
\i (01:29:34) zoom out -57.6099 -40.3404
\i (01:29:34) trapsize 590
\i (01:29:38) zoom in 1 
\i (01:29:38) setwindow pcb
\i (01:29:38) zoom in -57.4801 -40.3641
\i (01:29:38) trapsize 295
\i (01:29:38) zoom in 1 
\i (01:29:38) setwindow pcb
\i (01:29:38) zoom in -57.4919 -40.3464
\i (01:29:38) trapsize 147
\i (01:29:40) zoom out 1 
\i (01:29:40) setwindow pcb
\i (01:29:40) zoom out -57.5184 -40.3050
\i (01:29:40) trapsize 295
\i (01:29:43) zoom in 1 
\i (01:29:43) setwindow pcb
\i (01:29:43) zoom in -57.5185 -40.3051
\i (01:29:43) trapsize 147
\i (01:29:43) zoom out 1 
\i (01:29:43) setwindow pcb
\i (01:29:43) zoom out -55.9909 -41.6144
\i (01:29:43) trapsize 295
\i (01:29:45) roam start
\i (01:29:45) roam x -96
\i (01:29:45) roam y -64
\i (01:29:45) roam y -16
\i (01:29:45) roam x 80
\i (01:29:45) roam y 48
\i (01:29:45) roam x 112
\i (01:29:45) roam y 64
\i (01:29:45) roam x 64
\i (01:29:45) roam y 48
\i (01:29:45) roam x 32
\i (01:29:45) roam y 32
\i (01:29:45) roam x 32
\i (01:29:45) roam y 48
\i (01:29:45) roam x 64
\i (01:29:45) roam y 96
\i (01:29:46) roam x 32
\i (01:29:46) roam y 48
\i (01:29:46) roam y -32
\i (01:29:46) roam x -48
\i (01:29:46) roam y -32
\i (01:29:46) roam x -48
\i (01:29:46) roam y -32
\i (01:29:46) roam x -48
\i (01:29:46) roam y -16
\i (01:29:46) roam x 16
\i (01:29:46) roam y 32
\i (01:29:46) roam end
\i (01:29:47) zoom in 1 
\i (01:29:47) setwindow pcb
\i (01:29:47) zoom in -54.7524 -43.0064
\i (01:29:47) trapsize 147
\i (01:29:47) zoom out 1 
\i (01:29:47) setwindow pcb
\i (01:29:47) zoom out -55.9408 -42.2160
\i (01:29:47) trapsize 295
\i (01:29:48) roam start
\i (01:29:48) roam x -64
\i (01:29:48) roam y -96
\i (01:29:48) roam x -48
\i (01:29:48) roam y -48
\i (01:29:48) roam x -48
\i (01:29:48) roam y -48
\i (01:29:48) roam x -80
\i (01:29:48) roam y -80
\i (01:29:48) roam x -32
\i (01:29:48) roam y -32
\i (01:29:48) roam x -16
\i (01:29:48) roam y -16
\i (01:29:48) roam end
\i (01:29:49) zoom in 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom in -57.7603 -40.2048
\i (01:29:49) trapsize 147
\i (01:29:49) zoom in 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom in -57.7603 -40.2048
\i (01:29:49) trapsize 74
\i (01:29:49) zoom in 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom in -57.7868 -40.2004
\i (01:29:49) trapsize 37
\i (01:29:49) zoom out 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom out -57.8929 -40.1915
\i (01:29:49) trapsize 74
\i (01:29:49) zoom out 1 
\i (01:29:49) setwindow pcb
\i (01:29:49) zoom out -57.9121 -40.1916
\i (01:29:49) trapsize 147
\i (01:29:52) pick grid -57.5996 -40.2476
\t (01:29:52) last pick:  -57.6072  -40.2590
\i (01:29:54) show element 
\i (01:29:54) generaledit 
\i (01:30:02) setwindow text
\i (01:30:02) close 
\i (01:30:03) setwindow pcb
\i (01:30:03) pick grid -57.2192 -40.3891
\t (01:30:03) last pick:  -57.2262  -40.3860
\i (01:30:08) pick grid -57.5701 -40.3626
\t (01:30:08) last pick:  -57.5818  -40.3606
\i (01:30:08) zoom out 1 
\i (01:30:08) setwindow pcb
\i (01:30:08) zoom out -57.5642 -40.3714
\i (01:30:08) trapsize 295
\i (01:30:21) xhilite 
\i (01:30:21) xrefdes Tp3 
\i (01:30:21) xname_flush 
\i (01:30:21) trapsize 573
\i (01:30:21) setwindow cmgr
\i (01:30:21) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:21) cm expand ( row ( "Part Definition" "TESTPOINT_TP_TESTPOINT:TP:Testpoint:" ) )
\t (01:30:21) Symbol "Tp3" highlighted.
\i (01:30:21) setwindow pcb
\i (01:30:21) done 
\i (01:30:21) generaledit 
\i (01:30:24) xdehilite 
\i (01:30:24) xrefdes Tp3 
\i (01:30:24) xname_flush 
\t (01:30:24) Symbol "Tp3" dehighlighted.
\i (01:30:24) done 
\i (01:30:24) xhilite 
\i (01:30:24) xrefdes Tp2 
\i (01:30:24) xname_flush 
\i (01:30:24) trapsize 227
\i (01:30:24) setwindow cmgr
\i (01:30:24) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:24) cm expand ( row ( "Part Definition" "TESTPOINT_TP_TESTPOINT:TP:Testpoint:" ) )
\t (01:30:24) Symbol "Tp2" highlighted.
\i (01:30:24) setwindow pcb
\i (01:30:24) done 
\i (01:30:24) generaledit 
\i (01:30:27) xdehilite 
\i (01:30:28) xrefdes Tp2 
\i (01:30:28) xname_flush 
\t (01:30:28) Symbol "Tp2" dehighlighted.
\i (01:30:28) done 
\i (01:30:28) generaledit 
\i (01:30:29) xhilite 
\i (01:30:29) xrefdes Tp3 
\i (01:30:29) xname_flush 
\i (01:30:29) trapsize 573
\i (01:30:29) setwindow cmgr
\i (01:30:29) cm expand ( row ( Design "STANDARD" ) )
\i (01:30:29) cm expand ( row ( "Part Definition" "TESTPOINT_TP_TESTPOINT:TP:Testpoint:" ) )
\t (01:30:29) Symbol "Tp3" highlighted.
\i (01:30:29) setwindow pcb
\i (01:30:29) done 
\i (01:30:29) generaledit 
\i (01:30:33) pick grid -57.2637 -40.4744
\t (01:30:33) last pick:  -57.2516  -40.4622
\i (01:30:34) pick grid -57.6418 -40.3483
\t (01:30:34) last pick:  -57.6326  -40.3606
\i (01:30:36) delete 
\t (01:30:36) Selected item not valid for current operation, ignored: Pin "Tp3.1 (Mux_Dataen)"
\t (01:30:36) No valid items selected for the current operation, exiting.
\i (01:30:36) generaledit 
\i (01:30:37) pick grid -57.6991 -40.3369
\t (01:30:37) last pick:  -57.7088  -40.3352
\i (01:30:37) prepopup -57.4585 -40.3941
\i (01:30:38) pick grid -57.3782 -40.2108
\t (01:30:38) last pick:  -57.3786  -40.2082
\i (01:30:38) zoom in 1 
\i (01:30:38) setwindow pcb
\i (01:30:38) zoom in -57.7106 -40.4056
\i (01:30:38) trapsize 286
\i (01:30:39) zoom in 1 
\i (01:30:39) setwindow pcb
\i (01:30:39) zoom in -57.7105 -40.4056
\i (01:30:39) trapsize 143
\i (01:30:51) pick grid -57.4326 -40.5631
\t (01:30:51) last pick:  -57.4294  -40.5638
\i (01:30:56) setwindow text
\i (01:30:56) close 
\i (01:30:57) setwindow pcb
\i (01:30:57) xdehilite 
\i (01:30:57) xrefdes Tp3 
\i (01:30:57) xname_flush 
\t (01:30:57) Symbol "Tp3" dehighlighted.
\i (01:30:57) done 
\i (01:30:57) generaledit 
\i (01:31:03) setwindow cmgr
\i (01:31:03) cm select ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:31:03) cm select ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:31:03) cm select ( worksheet 53:Electrical 66:Net 25:Routing "30:Relative Propagation Delay" )
\i (01:31:05) cm select ( frame ( workbook 144:Properties 38:Component "39:Component Properties" ) )
\i (01:31:05) cm select tab 147:Swapping
\i (01:31:05) cm select tab 40:General
\i (01:31:17) setwindow pcb
\i (01:31:17) pick grid -57.4212 -40.4657
\t (01:31:17) last pick:  -57.4294  -40.4622
\i (01:31:19) pick grid -57.6246 -40.3225
\t (01:31:19) last pick:  -57.6326  -40.3098
\i (01:31:19) prepopup -57.6246 -40.3225
\i (01:31:40) pick grid -56.7164 -40.8353
\t (01:31:40) last pick:  -56.7182  -40.8432
\i (01:31:41) zoom out 1 
\i (01:31:41) setwindow pcb
\i (01:31:41) zoom out -57.4154 -40.6176
\i (01:31:41) trapsize 286
\i (01:31:42) zoom out 1 
\i (01:31:42) setwindow pcb
\i (01:31:42) zoom out -57.4326 -40.5946
\i (01:31:42) trapsize 573
\i (01:31:42) zoom out 1 
\i (01:31:42) setwindow pcb
\i (01:31:42) zoom out -57.4327 -40.5946
\i (01:31:42) trapsize 1146
\i (01:31:44) zoom in 1 
\i (01:31:44) setwindow pcb
\i (01:31:44) zoom in -54.8427 -44.7887
\i (01:31:44) trapsize 573
\i (01:31:44) zoom in 1 
\i (01:31:44) setwindow pcb
\i (01:31:44) zoom in -54.8657 -44.8230
\i (01:31:44) trapsize 286
\i (01:31:44) zoom in 1 
\i (01:31:44) setwindow pcb
\i (01:31:44) zoom in -56.2121 -44.7714
\i (01:31:44) trapsize 143
\i (01:31:45) zoom in 1 
\i (01:31:45) setwindow pcb
\i (01:31:45) zoom in -56.2321 -44.8487
\i (01:31:45) trapsize 72
\i (01:31:48) zoom out 1 
\i (01:31:48) setwindow pcb
\i (01:31:48) zoom out -55.8554 -44.7570
\i (01:31:48) trapsize 143
\i (01:31:48) zoom out 1 
\i (01:31:48) setwindow pcb
\i (01:31:48) zoom out -55.8554 -44.7569
\i (01:31:48) trapsize 286
\i (01:31:48) zoom out 1 
\i (01:31:48) setwindow pcb
\i (01:31:48) zoom out -55.8555 -44.7569
\i (01:31:49) trapsize 573
\i (01:31:49) zoom out 1 
\i (01:31:49) setwindow pcb
\i (01:31:49) zoom out -55.8553 -44.7570
\i (01:31:49) trapsize 1146
\i (01:31:49) zoom in 1 
\i (01:31:49) setwindow pcb
\i (01:31:49) zoom in -50.2400 -48.2866
\i (01:31:49) trapsize 573
\i (01:31:49) zoom in 1 
\i (01:31:49) setwindow pcb
\i (01:31:49) zoom in -50.1597 -48.4012
\i (01:31:49) trapsize 286
\i (01:31:50) zoom out 1 
\i (01:31:50) setwindow pcb
\i (01:31:50) zoom out -51.1395 -48.2407
\i (01:31:50) trapsize 573
\i (01:31:52) zoom in 1 
\i (01:31:52) setwindow pcb
\i (01:31:52) zoom in -46.8420 -48.5730
\i (01:31:52) trapsize 286
\i (01:31:52) zoom in 1 
\i (01:31:52) setwindow pcb
\i (01:31:52) zoom in -46.8420 -48.5730
\i (01:31:52) trapsize 143
\i (01:31:53) zoom out 1 
\i (01:31:53) setwindow pcb
\i (01:31:53) zoom out -47.4465 -48.4784
\i (01:31:53) trapsize 286
\i (01:31:53) zoom out 1 
\i (01:31:53) setwindow pcb
\i (01:31:53) zoom out -47.4522 -48.4727
\i (01:31:53) trapsize 573
\i (01:31:53) zoom out 1 
\i (01:31:53) setwindow pcb
\i (01:31:53) zoom out -47.4522 -48.4611
\i (01:31:53) trapsize 1146
\i (01:32:06) xhilite 
\i (01:32:06) xNet Mux_Dataen 
\i (01:32:06) xname_flush 
\i (01:32:06) trapsize 2107
\i (01:32:06) setwindow cmgr
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Bus "P1_" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Bus "P1_" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Bus "P1_" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Bus "P1_" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:06) cm expand ( row ( Bus "P1_" ) )
\i (01:32:06) cm expand ( row ( Design "STANDARD" ) )
\t (01:32:06) Net "Mux_Dataen" highlighted.
\i (01:32:06) setwindow pcb
\i (01:32:06) done 
\i (01:32:06) generaledit 
\i (01:32:09) roam start
\i (01:32:09) roam x 128
\i (01:32:09) roam y -32
\i (01:32:09) roam x 288
\i (01:32:09) roam y -32
\i (01:32:09) roam x 224
\i (01:32:09) roam y -32
\i (01:32:09) roam x 112
\i (01:32:09) roam y -16
\i (01:32:09) roam x 112
\i (01:32:09) roam y -16
\i (01:32:09) roam x 32
\i (01:32:09) roam x -32
\i (01:32:10) roam end
\i (01:32:11) zoom in 1 
\i (01:32:11) setwindow pcb
\i (01:32:11) zoom in -25.8227 -16.5160
\i (01:32:11) trapsize 1053
\i (01:32:11) zoom in 1 
\i (01:32:11) setwindow pcb
\i (01:32:11) zoom in -25.8649 -16.4527
\i (01:32:11) trapsize 527
\i (01:32:12) zoom in 1 
\i (01:32:12) setwindow pcb
\i (01:32:12) zoom in -25.9386 -15.1360
\i (01:32:12) trapsize 263
\i (01:32:12) zoom in 1 
\i (01:32:12) setwindow pcb
\i (01:32:12) zoom in -25.8965 -15.1150
\i (01:32:12) trapsize 132
\i (01:32:13) zoom in 1 
\i (01:32:13) setwindow pcb
\i (01:32:13) zoom in -25.5252 -15.3546
\i (01:32:13) trapsize 66
\i (01:32:13) zoom in 1 
\i (01:32:13) setwindow pcb
\i (01:32:13) zoom in -25.5252 -15.3546
\i (01:32:13) trapsize 33
\i (01:32:13) zoom out 1 
\i (01:32:13) setwindow pcb
\i (01:32:13) zoom out -25.5252 -15.3546
\i (01:32:13) trapsize 66
\i (01:32:13) zoom out 1 
\i (01:32:13) setwindow pcb
\i (01:32:13) zoom out -25.5251 -15.3546
\i (01:32:13) trapsize 132
\i (01:32:15) delete 
\i (01:32:16) pick grid -25.3619 -15.3968
\t (01:32:16) last pick:  -25.3492  -15.3924
\t (01:32:16) Connect Line "Mux_Dataen, Etch/Top"
\i (01:32:17) pick grid -25.8438 -15.4284
\t (01:32:17) last pick:  -25.8318  -15.4178
\t (01:32:17) Via "Not On A Net, Via16c8, (-25.7210 -15.4340)"
\i (01:32:18) prepopup -25.4567 -15.5074
\i (01:32:18) done 
\i (01:32:18) generaledit 
\i (01:32:19) zoom out 1 
\i (01:32:19) setwindow pcb
\i (01:32:19) zoom out -25.5120 -15.5285
\i (01:32:19) trapsize 263
\i (01:32:19) zoom out 1 
\i (01:32:19) setwindow pcb
\i (01:32:19) zoom out -25.5120 -15.5284
\i (01:32:19) trapsize 527
\i (01:32:19) zoom out 1 
\i (01:32:19) setwindow pcb
\i (01:32:19) zoom out -25.5121 -15.5283
\i (01:32:19) trapsize 1053
\i (01:32:19) zoom out 1 
\i (01:32:19) setwindow pcb
\i (01:32:19) zoom out -25.5753 -15.5705
\i (01:32:19) trapsize 2107
\i (01:32:22) xdehilite 
\i (01:32:22) xNet Mux_Dataen 
\i (01:32:22) xname_flush 
\t (01:32:22) Net "Mux_Dataen" dehighlighted.
\i (01:32:22) done 
\i (01:32:22) generaledit 
\i (01:32:23) xhilite 
\i (01:32:23) xNet Mux_Dataen 
\i (01:32:23) xname_flush 
\i (01:32:23) trapsize 2107
\i (01:32:23) setwindow cmgr
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Bus "P1_" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Bus "P1_" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Bus "P1_" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Bus "P1_" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:23) cm expand ( row ( Bus "P1_" ) )
\i (01:32:23) cm expand ( row ( Design "STANDARD" ) )
\t (01:32:23) Net "Mux_Dataen" highlighted.
\i (01:32:23) setwindow pcb
\i (01:32:23) done 
\i (01:32:23) generaledit 
\i (01:32:27) roam start
\i (01:32:27) roam x 32
\i (01:32:27) roam y -48
\i (01:32:27) roam x 64
\i (01:32:27) roam y -48
\i (01:32:27) roam x 48
\i (01:32:27) roam y -48
\i (01:32:27) roam x 64
\i (01:32:27) roam y -32
\i (01:32:27) roam x 32
\i (01:32:27) roam y -32
\i (01:32:27) roam x 32
\i (01:32:27) roam y -16
\i (01:32:27) roam x 16
\i (01:32:27) roam x 16
\i (01:32:27) roam x -48
\i (01:32:27) roam y 32
\i (01:32:27) roam x -80
\i (01:32:27) roam y 48
\i (01:32:27) roam x -128
\i (01:32:27) roam y 64
\i (01:32:27) roam x -80
\i (01:32:27) roam y 128
\i (01:32:28) roam x -64
\i (01:32:28) roam y 176
\i (01:32:28) roam x -16
\i (01:32:28) roam y 48
\i (01:32:28) roam y 32
\i (01:32:28) roam y 16
\i (01:32:28) roam x 48
\i (01:32:28) roam x 80
\i (01:32:28) roam y -16
\i (01:32:28) roam x 64
\i (01:32:28) roam x 16
\i (01:32:28) roam x 32
\i (01:32:28) roam y 32
\i (01:32:28) roam x 64
\i (01:32:28) roam y 80
\i (01:32:28) roam x 32
\i (01:32:28) roam y 80
\i (01:32:29) roam y 16
\i (01:32:29) roam y 32
\i (01:32:29) roam x -16
\i (01:32:29) roam y 32
\i (01:32:29) roam x -32
\i (01:32:29) roam x -96
\i (01:32:29) roam x -208
\i (01:32:29) roam x -64
\i (01:32:29) roam y -16
\i (01:32:29) roam y -16
\i (01:32:29) roam y -32
\i (01:32:29) roam y -32
\i (01:32:29) roam x 16
\i (01:32:29) roam y -32
\i (01:32:30) roam x 16
\i (01:32:30) roam y -32
\i (01:32:30) roam x 64
\i (01:32:30) roam y -64
\i (01:32:30) roam x 32
\i (01:32:30) roam y -16
\i (01:32:30) roam y -16
\i (01:32:30) roam x 64
\i (01:32:30) roam y -16
\i (01:32:30) roam x 128
\i (01:32:30) roam y -32
\i (01:32:30) roam x 16
\i (01:32:30) roam y -32
\i (01:32:30) roam x 16
\i (01:32:30) roam y -32
\i (01:32:31) roam y -16
\i (01:32:31) roam x -16
\i (01:32:31) roam y -16
\i (01:32:31) roam x -64
\i (01:32:32) roam end
\i (01:32:34) xdehilite 
\i (01:32:34) xNet Mux_Dataen 
\i (01:32:34) xname_flush 
\t (01:32:34) Net "Mux_Dataen" dehighlighted.
\i (01:32:34) done 
\i (01:32:34) generaledit 
\i (01:32:42) xhilite 
\i (01:32:42) xNet P1_A5 
\i (01:32:42) xname_flush 
\i (01:32:42) trapsize 2838
\i (01:32:42) setwindow cmgr
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Bus "P1_" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Bus "P1_" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Bus "P1_" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Bus "P1_" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:42) cm expand ( row ( Bus "P1_" ) )
\i (01:32:42) cm expand ( row ( Design "STANDARD" ) )
\t (01:32:42) Net "P1_A5" highlighted.
\i (01:32:42) setwindow pcb
\i (01:32:42) done 
\i (01:32:42) generaledit 
\i (01:32:47) pick grid -54.4897 -50.4829
\t (01:32:47) last pick:  -54.4830  -50.4952
\i (01:32:47) setwindow cmgr
\i (01:32:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:47) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:47) setwindow pcb
\i (01:32:47) zoom in 1 
\i (01:32:47) setwindow pcb
\i (01:32:47) zoom in -59.8817 -46.7936
\i (01:32:47) trapsize 1419
\i (01:32:47) zoom in 1 
\i (01:32:47) setwindow pcb
\i (01:32:47) zoom in -59.8817 -46.7936
\i (01:32:47) trapsize 709
\i (01:32:48) roam start
\i (01:32:48) roam x -32
\i (01:32:48) roam x -288
\i (01:32:48) roam x -64
\i (01:32:48) roam x -16
\i (01:32:49) roam x -80
\i (01:32:49) roam x -64
\i (01:32:49) roam y -16
\i (01:32:49) roam x -48
\i (01:32:49) roam x -80
\i (01:32:49) roam x -16
\i (01:32:49) roam x -16
\i (01:32:49) roam y -32
\i (01:32:49) roam y -48
\i (01:32:49) roam y -64
\i (01:32:49) roam y -48
\i (01:32:49) roam x 16
\i (01:32:49) roam y -32
\i (01:32:49) roam x 32
\i (01:32:49) roam y -16
\i (01:32:49) roam x 32
\i (01:32:49) roam y -16
\i (01:32:49) roam x -96
\i (01:32:49) roam y -16
\i (01:32:49) roam x -112
\i (01:32:49) roam x -80
\i (01:32:49) roam x -96
\i (01:32:49) roam x -32
\i (01:32:49) roam x -16
\i (01:32:50) roam x -16
\i (01:32:50) roam x -32
\i (01:32:50) roam y -16
\i (01:32:50) roam x -48
\i (01:32:50) roam y -16
\i (01:32:50) roam x -64
\i (01:32:50) roam y -32
\i (01:32:50) roam x -16
\i (01:32:50) roam y -32
\i (01:32:50) roam x -16
\i (01:32:50) roam y -16
\i (01:32:50) roam x 16
\i (01:32:50) roam x 16
\i (01:32:50) roam y 16
\i (01:32:50) roam x 16
\i (01:32:50) roam y 16
\i (01:32:50) roam end
\i (01:32:50) zoom in 1 
\i (01:32:50) setwindow pcb
\i (01:32:50) zoom in -72.9865 -41.1264
\i (01:32:50) trapsize 355
\i (01:32:50) zoom in 1 
\i (01:32:50) setwindow pcb
\i (01:32:50) zoom in -72.9865 -41.1122
\i (01:32:50) trapsize 177
\i (01:32:51) zoom out 1 
\i (01:32:51) setwindow pcb
\i (01:32:51) zoom out -73.0397 -41.0732
\i (01:32:51) trapsize 355
\i (01:32:53) delete 
\t (01:32:53) Cannot edit Horizontal Line Segment "Dmd_Pwr_En, Etch/4--Sig". Net "Dmd_Pwr_En" has the FIXED property.
\t (01:32:53) Selected item not valid for current operation, ignored: Horizontal Line Segment "Dmd_Pwr_En, Etch/4--Sig"
\t (01:32:53) No valid items selected for the current operation, exiting.
\i (01:32:53) generaledit 
\i (01:32:53) setwindow cmgr
\i (01:32:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:53) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) setwindow pcb
\i (01:32:54) pick grid -72.5999 -39.9806
\t (01:32:54) last pick:  -72.5932  -39.9796
\i (01:32:54) setwindow cmgr
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Bus "P1_" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Bus "P1_" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Bus "P1_" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Bus "P1_" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:54) cm expand ( row ( Bus "P1_" ) )
\i (01:32:54) cm expand ( row ( Design "STANDARD" ) )
\i (01:32:55) setwindow pcb
\i (01:32:55) prepopup -72.8837 -40.5978
\i (01:32:56) pick grid -72.8624 -40.4701
\t (01:32:56) last pick:  -72.8726  -40.4622
\i (01:32:59) setwindow form.find
\i (01:32:59) FORM find all_off  
\i (01:33:00) setwindow pcb
\i (01:33:00) pick grid -72.7134 -40.7184
\t (01:33:00) last pick:  -72.7202  -40.7162
\i (01:33:04) undo 
\i (01:33:05) trapsize 355
\i (01:33:05) generaledit 
\i (01:33:08) pick grid -72.9759 -40.6120
\t (01:33:08) last pick:  -72.9742  -40.6146
\i (01:33:09) delete 
\i (01:33:11) pick grid -72.4297 -40.8178
\t (01:33:11) last pick:  -72.4408  -40.8178
\t (01:33:11) Connect Line "P1_A5, Etch/3-Sig"
\i (01:33:11) prepopup -72.8199 -40.6688
\i (01:33:12) done 
\i (01:33:12) generaledit 
\i (01:33:12) zoom out 1 
\i (01:33:12) setwindow pcb
\i (01:33:12) zoom out -72.8199 -40.6688
\i (01:33:12) trapsize 709
\i (01:33:13) zoom out 1 
\i (01:33:13) setwindow pcb
\i (01:33:13) zoom out -72.8198 -40.6687
\i (01:33:13) trapsize 1419
\i (01:33:13) roam start
\i (01:33:13) roam x 80
\i (01:33:13) roam y 16
\i (01:33:13) roam x 80
\i (01:33:13) roam x 112
\i (01:33:13) roam y 16
\i (01:33:14) roam x 96
\i (01:33:14) roam y 16
\i (01:33:14) roam x 48
\i (01:33:14) roam y 16
\i (01:33:14) roam x 80
\i (01:33:14) roam y 16
\i (01:33:14) roam x 48
\i (01:33:14) roam y 16
\i (01:33:14) roam end
\i (01:33:14) zoom in 1 
\i (01:33:14) setwindow pcb
\i (01:33:14) zoom in -55.8771 -45.7833
\i (01:33:14) trapsize 709
\i (01:33:14) zoom in 1 
\i (01:33:14) setwindow pcb
\i (01:33:14) zoom in -55.8771 -45.7974
\i (01:33:14) trapsize 355
\i (01:33:15) zoom in 1 
\i (01:33:15) setwindow pcb
\i (01:33:15) zoom in -55.8700 -45.8116
\i (01:33:15) trapsize 177
\i (01:33:15) zoom out 1 
\i (01:33:15) setwindow pcb
\i (01:33:15) zoom out -55.9090 -45.8293
\i (01:33:15) trapsize 355
\i (01:33:15) zoom in 1 
\i (01:33:15) setwindow pcb
\i (01:33:15) zoom in -55.9516 -46.4111
\i (01:33:15) trapsize 177
\i (01:33:17) delete 
\i (01:33:18) pick grid -56.2566 -46.3118
\t (01:33:18) last pick:  -56.2610  -46.3042
\t (01:33:18) Connect Line "P1_A5, Etch/Top"
\i (01:33:19) pick grid -56.4163 -46.6523
\t (01:33:19) last pick:  -56.4134  -46.6598
\t (01:33:19) Via "P1_A5, Via16c8, (-56.4659 -46.4809)"
\i (01:33:20) pick grid -56.7923 -46.4821
\t (01:33:20) last pick:  -56.7944  -46.4820
\t (01:33:20) Connect Line "P1_A5, Etch/6-Sig"
\i (01:33:20) prepopup -56.4447 -45.6094
\i (01:33:20) done 
\i (01:33:21) generaledit 
\i (01:33:21) zoom out 1 
\i (01:33:21) setwindow pcb
\i (01:33:21) zoom out -56.4518 -45.6094
\i (01:33:21) trapsize 355
\i (01:33:21) zoom out 1 
\i (01:33:21) setwindow pcb
\i (01:33:21) zoom out -56.4517 -45.6094
\i (01:33:21) trapsize 709
\i (01:33:21) zoom out 1 
\i (01:33:21) setwindow pcb
\i (01:33:21) zoom out -56.4659 -45.6095
\i (01:33:21) trapsize 1419
\i (01:33:21) zoom out 1 
\i (01:33:21) setwindow pcb
\i (01:33:21) zoom out -56.4659 -45.6095
\i (01:33:21) trapsize 2838
\i (01:33:22) roam start
\i (01:33:22) roam x 64
\i (01:33:22) roam y -64
\i (01:33:22) roam x 144
\i (01:33:22) roam y -112
\i (01:33:22) roam x 144
\i (01:33:22) roam y -112
\i (01:33:22) roam x 256
\i (01:33:22) roam y -112
\i (01:33:22) roam x 112
\i (01:33:22) roam y -32
\i (01:33:22) roam x 48
\i (01:33:22) roam y -16
\i (01:33:22) roam x 64
\i (01:33:22) roam y -48
\i (01:33:22) roam x 32
\i (01:33:22) roam y -64
\i (01:33:22) roam x -48
\i (01:33:22) roam x -144
\i (01:33:22) roam y 48
\i (01:33:23) roam x -112
\i (01:33:23) roam y 32
\i (01:33:23) roam x -96
\i (01:33:23) roam y 48
\i (01:33:23) roam x -80
\i (01:33:23) roam y 16
\i (01:33:23) roam x 64
\i (01:33:23) roam x 32
\i (01:33:23) roam y -16
\i (01:33:23) roam x 16
\i (01:33:23) roam x 16
\i (01:33:23) roam y -16
\i (01:33:23) roam end
\i (01:33:24) zoom in 1 
\i (01:33:24) setwindow pcb
\i (01:33:24) zoom in -17.4239 -13.3748
\i (01:33:24) trapsize 1419
\i (01:33:24) zoom in 1 
\i (01:33:24) setwindow pcb
\i (01:33:24) zoom in -17.1968 -13.2045
\i (01:33:24) trapsize 709
\i (01:33:25) zoom in 1 
\i (01:33:25) setwindow pcb
\i (01:33:25) zoom in -12.8549 -15.9004
\i (01:33:25) trapsize 355
\i (01:33:25) zoom in 1 
\i (01:33:25) setwindow pcb
\i (01:33:25) zoom in -12.8548 -15.9075
\i (01:33:25) trapsize 177
\i (01:33:26) zoom in 1 
\i (01:33:26) setwindow pcb
\i (01:33:26) zoom in -12.8619 -15.9501
\i (01:33:26) trapsize 89
\i (01:33:27) delete 
\i (01:33:28) pick grid -13.0127 -15.8383
\t (01:33:28) last pick:  -13.0048  -15.8496
\t (01:33:28) Connect Line "P1_A5, Etch/Top"
\i (01:33:29) pick grid -12.8938 -16.0689
\t (01:33:29) last pick:  -12.9032  -16.0782
\t (01:33:29) Via "Not On A Net, Via16c8, (-13.0170 -16.0996)"
\i (01:33:29) prepopup -12.7626 -15.9146
\i (01:33:30) done 
\i (01:33:30) generaledit 
\i (01:33:30) zoom out 1 
\i (01:33:30) setwindow pcb
\i (01:33:30) zoom out -12.9169 -15.9217
\i (01:33:30) trapsize 177
\i (01:33:30) zoom out 1 
\i (01:33:30) setwindow pcb
\i (01:33:30) zoom out -12.9168 -15.9216
\i (01:33:30) trapsize 355
\i (01:33:31) zoom out 1 
\i (01:33:31) setwindow pcb
\i (01:33:31) zoom out -13.0657 -15.8649
\i (01:33:31) trapsize 709
\i (01:33:32) zoom in 1 
\i (01:33:32) setwindow pcb
\i (01:33:32) zoom in -11.0793 -16.6878
\i (01:33:32) trapsize 355
\i (01:33:33) zoom in 1 
\i (01:33:33) setwindow pcb
\i (01:33:33) zoom in -11.0438 -16.6097
\i (01:33:33) trapsize 177
\i (01:33:33) zoom out 1 
\i (01:33:33) setwindow pcb
\i (01:33:33) zoom out -11.0651 -16.5281
\i (01:33:33) trapsize 355
\i (01:33:33) zoom out 1 
\i (01:33:33) setwindow pcb
\i (01:33:33) zoom out -11.0651 -16.5280
\i (01:33:33) trapsize 709
\i (01:33:37) xdehilite 
\i (01:33:37) xNet P1_A5 
\i (01:33:37) xname_flush 
\t (01:33:37) Net "P1_A5" dehighlighted.
\i (01:33:37) done 
\i (01:33:37) xhilite 
\i (01:33:37) xNet Mux_Dataen 
\i (01:33:37) xname_flush 
\i (01:33:37) trapsize 2107
\t (01:33:37) Net "Mux_Dataen" highlighted.
\i (01:33:37) done 
\i (01:33:37) generaledit 
\i (01:33:39) roam start
\i (01:33:39) roam x 32
\i (01:33:39) roam y -48
\i (01:33:39) roam x 64
\i (01:33:39) roam y -32
\i (01:33:39) roam x 80
\i (01:33:39) roam y -32
\i (01:33:39) roam x 96
\i (01:33:39) roam y -48
\i (01:33:39) roam x 96
\i (01:33:39) roam y -48
\i (01:33:39) roam x 80
\i (01:33:39) roam y -64
\i (01:33:39) roam x 32
\i (01:33:39) roam y -48
\i (01:33:39) roam x 16
\i (01:33:39) roam y -16
\i (01:33:39) roam y -16
\i (01:33:39) roam x 32
\i (01:33:39) roam y -16
\i (01:33:39) roam x 48
\i (01:33:39) roam x 32
\i (01:33:40) roam x -32
\i (01:33:40) roam y 16
\i (01:33:40) roam end
\i (01:33:40) zoom in 1 
\i (01:33:40) setwindow pcb
\i (01:33:40) zoom in -24.1794 -15.9683
\i (01:33:40) trapsize 1053
\i (01:33:40) zoom in 1 
\i (01:33:40) setwindow pcb
\i (01:33:40) zoom in -24.3690 -16.0946
\i (01:33:40) trapsize 527
\i (01:33:40) zoom in 1 
\i (01:33:40) setwindow pcb
\i (01:33:40) zoom in -24.3690 -16.0946
\i (01:33:40) trapsize 263
\i (01:33:41) zoom out 1 
\i (01:33:41) setwindow pcb
\i (01:33:41) zoom out -24.6271 -15.7575
\i (01:33:41) trapsize 527
\i (01:33:41) zoom out 1 
\i (01:33:41) setwindow pcb
\i (01:33:41) zoom out -24.6271 -15.7575
\i (01:33:41) trapsize 1053
\i (01:33:41) zoom out 1 
\i (01:33:41) setwindow pcb
\i (01:33:41) zoom out -24.6271 -15.7575
\i (01:33:41) trapsize 2107
\i (01:33:43) drc update 
\t (01:33:43) Performing DRC...
\t (01:33:43) Multithreaded DRC update (8 threads).
\t (01:33:43) DRC done; 2 errors detected.
\i (01:33:43) generaledit 
\i (01:33:48) reports 'Design Rules Check (DRC) Report' 
\i (01:33:48) reports "Design Rules Check (DRC) Report"
\i (01:33:48) generaledit 
\i (01:33:58) pick grid -14.5989 -13.0608
\t (01:33:58) last pick:  -14.6050  -13.0556
\i (01:33:58) zoom in 1 
\i (01:33:58) setwindow pcb
\i (01:33:58) zoom in -14.5568 -11.5018
\i (01:33:58) trapsize 1053
\i (01:33:58) zoom in 1 
\i (01:33:58) setwindow pcb
\i (01:33:58) zoom in -14.5357 -11.4807
\i (01:33:58) trapsize 527
\i (01:33:58) zoom in 1 
\i (01:33:58) setwindow pcb
\i (01:33:58) zoom in -14.5251 -11.4807
\i (01:33:58) trapsize 263
\i (01:33:59) zoom in 1 
\i (01:33:59) setwindow pcb
\i (01:33:59) zoom in -14.4882 -11.4965
\i (01:33:59) trapsize 132
\i (01:33:59) zoom out 1 
\i (01:33:59) setwindow pcb
\i (01:33:59) zoom out -14.3829 -11.4965
\i (01:33:59) trapsize 263
\i (01:33:59) zoom out 1 
\i (01:33:59) setwindow pcb
\i (01:33:59) zoom out -14.3828 -11.4965
\i (01:33:59) trapsize 527
\i (01:35:13) drc update 
\t (01:35:13) Performing DRC...
\t (01:35:13) Multithreaded DRC update (8 threads).
\t (01:35:13) No DRC errors detected.
\i (01:35:13) generaledit 
\i (01:35:15) pick grid -17.0901 -16.2999
\t (01:35:15) last pick:  -17.0942  -16.3068
\i (01:35:15) zoom in 1 
\i (01:35:15) setwindow pcb
\i (01:35:15) zoom in -17.0690 -16.1103
\i (01:35:15) trapsize 263
\i (01:35:15) zoom in 1 
\i (01:35:15) setwindow pcb
\i (01:35:15) zoom in -17.0690 -16.1103
\i (01:35:15) trapsize 132
\i (01:35:16) zoom out 1 
\i (01:35:16) setwindow pcb
\i (01:35:16) zoom out -17.0585 -16.1208
\i (01:35:16) trapsize 263
\i (01:35:16) zoom out 1 
\i (01:35:16) setwindow pcb
\i (01:35:16) zoom out -17.0531 -16.1260
\i (01:35:16) trapsize 527
\i (01:38:14) setwindow text
\i (01:38:14) close 
\i (01:38:16) setwindow pcb
\i (01:38:16) pick grid -17.0111 -16.3157
\t (01:38:16) last pick:  -17.0180  -16.3068
\i (01:38:17) save 
\i (01:38:18) fillin yes 
\i (01:38:19) generaledit 
\i (01:39:37) xdehilite 
\i (01:39:37) xNet Mux_Dataen 
\i (01:39:37) xname_flush 
\t (01:39:37) Net "Mux_Dataen" dehighlighted.
\i (01:39:37) done 
\i (01:39:37) generaledit 
\i (01:39:42) xhilite 
\i (01:39:42) xNet P1_A2 
\i (01:39:42) xname_flush 
\i (01:39:42) trapsize 2293
\t (01:39:42) Net "P1_A2" highlighted.
\i (01:39:42) done 
\i (01:39:42) generaledit 
\i (01:39:43) xdehilite 
\i (01:39:43) xNet P1_A2 
\i (01:39:43) xname_flush 
\t (01:39:43) Net "P1_A2" dehighlighted.
\i (01:39:43) done 
\i (01:39:44) generaledit 
\i (01:39:44) xhilite 
\i (01:39:44) xNet P1_A3 
\i (01:39:44) xname_flush 
\i (01:39:44) trapsize 2877
\t (01:39:44) Net "P1_A3" highlighted.
\i (01:39:44) done 
\i (01:39:44) generaledit 
\i (01:39:49) pick grid -53.1472 -43.9018
\t (01:39:49) last pick:  -53.1368  -43.8912
\i (01:39:49) zoom in 1 
\i (01:39:49) setwindow pcb
\i (01:39:49) zoom in -53.1472 -43.9018
\i (01:39:49) trapsize 1439
\i (01:39:49) zoom in 1 
\i (01:39:49) setwindow pcb
\i (01:39:49) zoom in -53.1471 -43.9018
\i (01:39:49) trapsize 719
\i (01:39:49) zoom in 1 
\i (01:39:49) setwindow pcb
\i (01:39:49) zoom in -53.1471 -43.9017
\i (01:39:49) trapsize 360
\i (01:39:51) zoom out 1 
\i (01:39:51) setwindow pcb
\i (01:39:51) zoom out -55.6574 -44.6642
\i (01:39:51) trapsize 719
\i (01:39:51) zoom out 1 
\i (01:39:51) setwindow pcb
\i (01:39:51) zoom out -55.6430 -44.6498
\i (01:39:51) trapsize 1439
\i (01:39:52) roam start
\i (01:39:52) roam x -48
\i (01:39:52) roam x -112
\i (01:39:52) roam y -16
\i (01:39:52) roam x -80
\i (01:39:52) roam x -16
\i (01:39:52) roam x -48
\i (01:39:52) roam x -48
\i (01:39:52) roam y -16
\i (01:39:52) roam x -64
\i (01:39:52) roam y -32
\i (01:39:52) roam x -16
\i (01:39:52) roam y -16
\i (01:39:52) roam x -32
\i (01:39:52) roam y -16
\i (01:39:53) roam x -48
\i (01:39:53) roam y -16
\i (01:39:53) roam x -96
\i (01:39:53) roam x -32
\i (01:39:53) roam x -32
\i (01:39:53) roam y 16
\i (01:39:53) roam y 16
\i (01:39:53) roam x -32
\i (01:39:53) roam x -48
\i (01:39:53) roam end
\i (01:39:54) zoom in 1 
\i (01:39:54) setwindow pcb
\i (01:39:54) zoom in -78.4530 -41.3413
\i (01:39:54) trapsize 719
\i (01:39:54) zoom in 1 
\i (01:39:54) setwindow pcb
\i (01:39:54) zoom in -78.3091 -40.8809
\i (01:39:54) trapsize 360
\i (01:39:54) zoom in 1 
\i (01:39:54) setwindow pcb
\i (01:39:54) zoom in -78.3019 -40.8737
\i (01:39:54) trapsize 180
\i (01:39:55) roam start
\i (01:39:55) roam x 64
\i (01:39:55) roam y -48
\i (01:39:55) roam x 112
\i (01:39:55) roam y -48
\i (01:39:55) roam x 96
\i (01:39:55) roam y -32
\i (01:39:55) roam x 64
\i (01:39:55) roam y -16
\i (01:39:55) roam x 64
\i (01:39:55) roam x 32
\i (01:39:55) roam y -16
\i (01:39:55) roam x 16
\i (01:39:55) roam end
\i (01:39:56) pick grid -75.5866 -39.1582
\t (01:39:56) last pick:  -75.5904  -39.1668
\i (01:39:57) delete 
\i (01:39:58) pick grid -75.1802 -39.8164
\t (01:39:58) last pick:  -75.1840  -39.8272
\t (01:39:58) Connect Line "P1_A3, Etch/3-Sig"
\i (01:39:59) prepopup -75.4355 -39.2482
\i (01:40:00) done 
\i (01:40:00) generaledit 
\i (01:40:01) roam start
\i (01:40:01) roam x 80
\i (01:40:01) roam x 16
\i (01:40:01) roam x 128
\i (01:40:01) roam x 80
\i (01:40:01) roam x 144
\i (01:40:01) roam x 96
\i (01:40:01) roam x 32
\i (01:40:01) roam y 32
\i (01:40:01) roam x 48
\i (01:40:01) roam y 16
\i (01:40:01) roam x 80
\i (01:40:01) roam y 48
\i (01:40:01) roam x 64
\i (01:40:01) roam y 16
\i (01:40:01) roam x 112
\i (01:40:01) roam y 64
\i (01:40:01) roam x 32
\i (01:40:01) roam y 32
\i (01:40:01) roam x 32
\i (01:40:01) roam y 32
\i (01:40:01) roam x 16
\i (01:40:01) roam y 32
\i (01:40:01) roam y 48
\i (01:40:01) roam x 16
\i (01:40:01) roam y 32
\i (01:40:01) roam x 16
\i (01:40:01) roam y 64
\i (01:40:01) roam x 32
\i (01:40:01) roam y 64
\i (01:40:02) roam x 96
\i (01:40:02) roam y 32
\i (01:40:02) roam x 64
\i (01:40:02) roam x 96
\i (01:40:02) roam x 96
\i (01:40:02) roam x 96
\i (01:40:02) roam x 32
\i (01:40:02) roam end
\i (01:40:02) zoom out 1 
\i (01:40:02) setwindow pcb
\i (01:40:02) zoom out -70.2062 -41.0968
\i (01:40:02) trapsize 360
\i (01:40:02) zoom out 1 
\i (01:40:02) setwindow pcb
\i (01:40:02) zoom out -70.2207 -41.0464
\i (01:40:02) trapsize 719
\i (01:40:03) zoom out 1 
\i (01:40:03) setwindow pcb
\i (01:40:03) zoom out -69.0410 -41.4491
\i (01:40:03) trapsize 1439
\i (01:40:04) zoom in 1 
\i (01:40:04) setwindow pcb
\i (01:40:04) zoom in -52.8137 -43.7796
\i (01:40:04) trapsize 719
\i (01:40:05) zoom in 1 
\i (01:40:05) setwindow pcb
\i (01:40:05) zoom in -54.1947 -44.3118
\i (01:40:05) trapsize 360
\i (01:40:05) zoom in 1 
\i (01:40:05) setwindow pcb
\i (01:40:05) zoom in -54.1947 -44.3118
\i (01:40:05) trapsize 180
\i (01:40:06) zoom in 1 
\i (01:40:06) setwindow pcb
\i (01:40:06) zoom in -54.0472 -44.3441
\i (01:40:06) trapsize 90
\i (01:40:07) delete 
\i (01:40:08) pick grid -54.2792 -44.3495
\t (01:40:08) last pick:  -54.2798  -44.3484
\t (01:40:08) Connect Line "P1_A3, Etch/Top"
\i (01:40:09) pick grid -54.4032 -44.5905
\t (01:40:09) last pick:  -54.4068  -44.6024
\t (01:40:09) Via "P1_A3, Via16c8, (-54.4659 -44.4809)"
\i (01:40:09) pick grid -54.6640 -44.6804
\t (01:40:09) last pick:  -54.6608  -44.6786
\t (01:40:09) Connect Line "P1_A3, Etch/6-Sig"
\i (01:40:10) prepopup -54.8978 -44.4448
\i (01:40:10) done 
\i (01:40:10) generaledit 
\i (01:40:10) zoom out 1 
\i (01:40:10) setwindow pcb
\i (01:40:10) zoom out -54.9229 -44.4125
\i (01:40:10) trapsize 180
\i (01:40:10) zoom out 1 
\i (01:40:10) setwindow pcb
\i (01:40:10) zoom out -54.9229 -44.4124
\i (01:40:10) trapsize 360
\i (01:40:10) zoom out 1 
\i (01:40:10) setwindow pcb
\i (01:40:10) zoom out -54.9229 -44.4124
\i (01:40:10) trapsize 719
\i (01:40:10) zoom out 1 
\i (01:40:10) setwindow pcb
\i (01:40:10) zoom out -54.9229 -44.4124
\i (01:40:10) trapsize 1439
\i (01:40:10) zoom out 1 
\i (01:40:10) setwindow pcb
\i (01:40:10) zoom out -54.9230 -44.4124
\i (01:40:10) trapsize 2877
\i (01:40:12) roam start
\i (01:40:12) roam x 48
\i (01:40:12) roam y -64
\i (01:40:12) roam x 272
\i (01:40:12) roam y -176
\i (01:40:12) roam x 160
\i (01:40:12) roam y -96
\i (01:40:12) roam x 96
\i (01:40:12) roam y -64
\i (01:40:12) roam x 80
\i (01:40:12) roam y -48
\i (01:40:12) roam x 64
\i (01:40:12) roam y -32
\i (01:40:12) roam x 32
\i (01:40:12) roam y -32
\i (01:40:12) roam x -32
\i (01:40:12) roam x -16
\i (01:40:12) roam y 16
\i (01:40:12) roam x -32
\i (01:40:12) roam y 16
\i (01:40:13) roam end
\i (01:40:13) zoom in 1 
\i (01:40:13) setwindow pcb
\i (01:40:13) zoom in -7.3578 -16.4537
\i (01:40:13) trapsize 1439
\i (01:40:13) zoom in 1 
\i (01:40:13) setwindow pcb
\i (01:40:13) zoom in -7.3577 -16.4536
\i (01:40:13) trapsize 719
\i (01:40:14) zoom in 1 
\i (01:40:14) setwindow pcb
\i (01:40:14) zoom in -12.1626 -15.0869
\i (01:40:14) trapsize 360
\i (01:40:14) zoom in 1 
\i (01:40:14) setwindow pcb
\i (01:40:14) zoom in -12.1626 -15.0941
\i (01:40:14) trapsize 180
\i (01:40:16) zoom out 1 
\i (01:40:16) setwindow pcb
\i (01:40:16) zoom out -11.7094 -15.7234
\i (01:40:16) trapsize 360
\i (01:40:19) delete 
\i (01:40:21) pick grid -11.8173 -16.0975
\t (01:40:21) last pick:  -11.8110  -16.1036
\t (01:40:21) Via "P1_A3, Via16c8, (-11.9420 -16.0996)"
\i (01:40:21) pick grid -11.9037 -15.8386
\t (01:40:21) last pick:  -11.9126  -15.8496
\t (01:40:21) Connect Line "P1_A3, Etch/Top"
\i (01:40:22) prepopup -11.7023 -15.8817
\i (01:40:22) done 
\i (01:40:22) generaledit 
\i (01:40:22) pick grid -11.8461 -16.2054
\t (01:40:22) last pick:  -11.8364  -16.2052
\i (01:40:23) zoom out 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom out -11.8461 -16.2054
\i (01:40:23) trapsize 719
\i (01:40:23) zoom out 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom out -11.8461 -16.2054
\i (01:40:23) trapsize 1439
\i (01:40:23) zoom out 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom out -11.8461 -16.2054
\i (01:40:23) trapsize 2877
\i (01:40:23) zoom out 1 
\i (01:40:23) setwindow pcb
\i (01:40:23) zoom out -11.8462 -16.2054
\i (01:40:23) trapsize 5754
\i (01:40:24) xdehilite 
\i (01:40:24) xNet P1_A3 
\i (01:40:24) xname_flush 
\t (01:40:24) Net "P1_A3" dehighlighted.
\i (01:40:24) done 
\i (01:40:24) xhilite 
\i (01:40:24) xNet P1_A4 
\i (01:40:24) xname_flush 
\i (01:40:24) trapsize 2859
\t (01:40:24) Net "P1_A4" highlighted.
\i (01:40:24) done 
\i (01:40:24) generaledit 
\i (01:40:28) pick grid -72.8665 -40.1174
\t (01:40:28) last pick:  -72.8726  -40.1066
\i (01:40:30) setwindow form.find
\i (01:40:30) FORM find all_off  
\i (01:40:32) FORM find all_on  
\i (01:40:33) setwindow pcb
\i (01:40:33) pick grid -5.5655 -66.3631
\t (01:40:33) last pick:  -5.5626  -66.3702
\i (01:40:35) setwindow form.find
\i (01:40:35) FORM find all_off  
\i (01:40:36) setwindow pcb
\i (01:40:36) zoom in 1 
\i (01:40:36) setwindow pcb
\i (01:40:36) zoom in -74.1244 -39.4312
\i (01:40:36) trapsize 1430
\i (01:40:36) zoom in 1 
\i (01:40:36) setwindow pcb
\i (01:40:36) zoom in -74.1244 -39.4026
\i (01:40:36) trapsize 715
\i (01:40:37) zoom in 1 
\i (01:40:37) setwindow pcb
\i (01:40:37) zoom in -74.1244 -39.3597
\i (01:40:37) trapsize 357
\i (01:40:38) roam start
\i (01:40:38) roam x -96
\i (01:40:38) roam x -160
\i (01:40:38) roam y 32
\i (01:40:38) roam x -144
\i (01:40:38) roam y 16
\i (01:40:38) roam x -96
\i (01:40:38) roam x -80
\i (01:40:38) roam y 16
\i (01:40:38) roam end
\i (01:40:40) zoom in 1 
\i (01:40:40) setwindow pcb
\i (01:40:40) zoom in -76.3118 -39.9358
\i (01:40:40) trapsize 179
\i (01:40:40) zoom in 1 
\i (01:40:40) setwindow pcb
\i (01:40:40) zoom in -76.3225 -39.9357
\i (01:40:40) trapsize 89
\i (01:40:41) delete 
\i (01:40:43) pick grid -76.2438 -40.0679
\t (01:40:43) last pick:  -76.2508  -40.0558
\t (01:40:43) Connect Line "P1_A4, Etch/3-Sig"
\i (01:40:44) prepopup -76.2581 -39.4014
\i (01:40:44) done 
\i (01:40:44) generaledit 
\i (01:40:45) zoom out 1 
\i (01:40:45) setwindow pcb
\i (01:40:45) zoom out -76.2671 -39.4211
\i (01:40:45) trapsize 179
\i (01:40:45) zoom out 1 
\i (01:40:45) setwindow pcb
\i (01:40:45) zoom out -76.2491 -39.4496
\i (01:40:45) trapsize 357
\i (01:40:45) zoom out 1 
\i (01:40:45) setwindow pcb
\i (01:40:45) zoom out -76.2207 -39.4854
\i (01:40:45) trapsize 715
\i (01:40:45) zoom out 1 
\i (01:40:45) setwindow pcb
\i (01:40:45) zoom out -76.1778 -39.5139
\i (01:40:45) trapsize 1429
\i (01:40:45) zoom out 1 
\i (01:40:45) setwindow pcb
\i (01:40:45) zoom out -75.7775 -41.7153
\i (01:40:45) trapsize 2859
\i (01:40:45) zoom out 1 
\i (01:40:45) setwindow pcb
\i (01:40:45) zoom out -75.7776 -42.2299
\i (01:40:45) trapsize 5718
\i (01:40:46) zoom in 1 
\i (01:40:46) setwindow pcb
\i (01:40:46) zoom in -42.7277 -39.8284
\i (01:40:46) trapsize 2859
\i (01:40:46) zoom in 1 
\i (01:40:46) setwindow pcb
\i (01:40:46) zoom in -43.0136 -39.8855
\i (01:40:46) trapsize 1429
\i (01:40:46) zoom in 1 
\i (01:40:46) setwindow pcb
\i (01:40:46) zoom in -43.2709 -39.9999
\i (01:40:46) trapsize 715
\i (01:40:46) zoom out 1 
\i (01:40:46) setwindow pcb
\i (01:40:46) zoom out -45.6867 -42.2156
\i (01:40:46) trapsize 1429
\i (01:40:46) zoom out 1 
\i (01:40:46) setwindow pcb
\i (01:40:46) zoom out -45.6867 -42.2155
\i (01:40:46) trapsize 2859
\i (01:40:48) zoom in 1 
\i (01:40:48) setwindow pcb
\i (01:40:48) zoom in -57.6373 -45.1317
\i (01:40:48) trapsize 1429
\i (01:40:48) zoom in 1 
\i (01:40:48) setwindow pcb
\i (01:40:48) zoom in -56.9797 -45.1317
\i (01:40:48) trapsize 715
\i (01:40:48) zoom in 1 
\i (01:40:48) setwindow pcb
\i (01:40:48) zoom in -55.7074 -45.3318
\i (01:40:48) trapsize 357
\i (01:40:49) zoom in 1 
\i (01:40:49) setwindow pcb
\i (01:40:49) zoom in -55.0499 -45.2103
\i (01:40:49) trapsize 179
\i (01:40:50) delete 
\i (01:40:51) pick grid -55.1964 -45.2818
\t (01:40:51) last pick:  -55.1942  -45.2882
\t (01:40:51) Connect Line "P1_A4, Etch/Top"
\i (01:40:52) pick grid -55.3393 -45.5140
\t (01:40:52) last pick:  -55.3466  -45.5168
\t (01:40:52) Via "P1_A4, Via16c8, (-55.4659 -45.4809)"
\i (01:40:52) pick grid -55.7217 -45.1531
\t (01:40:52) last pick:  -55.7276  -45.1612
\t (01:40:52) Connect Line "P1_A4, Etch/6-Sig"
\i (01:40:53) prepopup -55.8218 -45.3818
\i (01:40:54) done 
\i (01:40:54) generaledit 
\i (01:40:56) zoom out 1 
\i (01:40:56) setwindow pcb
\i (01:40:56) zoom out -55.8253 -45.3604
\i (01:40:56) trapsize 357
\i (01:40:56) zoom out 1 
\i (01:40:56) setwindow pcb
\i (01:40:56) zoom out -55.8254 -45.3603
\i (01:40:56) trapsize 715
\i (01:40:57) zoom out 1 
\i (01:40:57) setwindow pcb
\i (01:40:57) zoom out -53.9672 -43.9308
\i (01:40:57) trapsize 1429
\i (01:40:57) roam start
\i (01:40:57) roam x 64
\i (01:40:57) roam y -64
\i (01:40:57) roam x 176
\i (01:40:57) roam y -128
\i (01:40:58) roam x 176
\i (01:40:58) roam y -128
\i (01:40:58) roam x 80
\i (01:40:58) roam y -64
\i (01:40:58) roam x 112
\i (01:40:58) roam y -80
\i (01:40:58) roam x 48
\i (01:40:58) roam y -16
\i (01:40:58) roam x 32
\i (01:40:58) roam y -16
\i (01:40:58) roam x 48
\i (01:40:58) roam y -32
\i (01:40:58) roam x 128
\i (01:40:58) roam y -48
\i (01:40:58) roam x 96
\i (01:40:58) roam y -32
\i (01:40:58) roam x 64
\i (01:40:58) roam y -32
\i (01:40:58) roam x 32
\i (01:40:58) roam y -16
\i (01:40:58) roam x 16
\i (01:40:58) roam x 32
\i (01:40:58) roam y -32
\i (01:40:58) roam x 32
\i (01:40:58) roam y -48
\i (01:40:58) roam x 48
\i (01:40:58) roam y -48
\i (01:40:58) roam y -16
\i (01:40:58) roam x 16
\i (01:40:58) roam y -16
\i (01:40:59) roam end
\i (01:41:00) zoom in 1 
\i (01:41:00) setwindow pcb
\i (01:41:00) zoom in -12.0141 -16.2858
\i (01:41:00) trapsize 715
\i (01:41:00) zoom in 1 
\i (01:41:00) setwindow pcb
\i (01:41:00) zoom in -12.0284 -16.2858
\i (01:41:00) trapsize 357
\i (01:41:01) roam start
\i (01:41:02) roam x 16
\i (01:41:02) roam y -16
\i (01:41:02) roam x 16
\i (01:41:02) roam y -16
\i (01:41:02) roam end
\i (01:41:02) zoom in 1 
\i (01:41:02) setwindow pcb
\i (01:41:02) zoom in -11.7508 -15.6292
\i (01:41:02) trapsize 179
\i (01:41:02) zoom in 1 
\i (01:41:02) setwindow pcb
\i (01:41:02) zoom in -11.7508 -15.6292
\i (01:41:02) trapsize 89
\i (01:41:03) zoom out 1 
\i (01:41:03) setwindow pcb
\i (01:41:03) zoom out -11.7561 -15.6327
\i (01:41:03) trapsize 179
\i (01:41:04) delete 
\i (01:41:04) pick grid -12.3459 -16.9943
\t (01:41:04) last pick:  -12.3444  -16.9926
\t (01:41:04) Via "P1_A4, Via16c8, (-12.4420 -16.8656)"
\i (01:41:05) pick grid -12.4138 -16.6262
\t (01:41:05) last pick:  -12.4206  -16.6370
\t (01:41:05) Connect Line "P1_A4, Etch/Top"
\i (01:41:05) prepopup -12.1207 -16.2795
\i (01:41:06) done 
\i (01:41:06) generaledit 
\i (01:41:06) pick grid -12.1422 -16.3331
\t (01:41:06) last pick:  -12.1412  -16.3322
\i (01:41:08) xdehilite 
\i (01:41:08) xNet P1_A4 
\i (01:41:08) xname_flush 
\t (01:41:08) Net "P1_A4" dehighlighted.
\i (01:41:08) done 
\i (01:41:08) generaledit 
\i (01:41:10) xhilite 
\i (01:41:10) xNet P1_A5 
\i (01:41:10) xname_flush 
\i (01:41:10) trapsize 2293
\t (01:41:10) Net "P1_A5" highlighted.
\i (01:41:10) done 
\i (01:41:10) generaledit 
\i (01:41:12) xdehilite 
\i (01:41:12) xNet P1_A5 
\i (01:41:12) xname_flush 
\t (01:41:12) Net "P1_A5" dehighlighted.
\i (01:41:12) done 
\i (01:41:12) xhilite 
\i (01:41:12) xNet P1_A4 
\i (01:41:12) xname_flush 
\i (01:41:12) trapsize 2288
\t (01:41:12) Net "P1_A4" highlighted.
\i (01:41:12) done 
\i (01:41:12) generaledit 
\i (01:41:13) xdehilite 
\i (01:41:13) xNet P1_A4 
\i (01:41:13) xname_flush 
\t (01:41:13) Net "P1_A4" dehighlighted.
\i (01:41:13) done 
\i (01:41:13) xhilite 
\i (01:41:13) xNet P1_A3 
\i (01:41:13) xname_flush 
\i (01:41:13) trapsize 2288
\t (01:41:13) Net "P1_A3" highlighted.
\i (01:41:14) done 
\i (01:41:14) generaledit 
\i (01:41:14) xdehilite 
\i (01:41:14) xNet P1_A3 
\i (01:41:14) xname_flush 
\t (01:41:14) Net "P1_A3" dehighlighted.
\i (01:41:14) done 
\i (01:41:15) generaledit 
\i (01:41:15) xhilite 
\i (01:41:15) xNet P1_A2 
\i (01:41:15) xname_flush 
\i (01:41:15) trapsize 2293
\t (01:41:15) Net "P1_A2" highlighted.
\i (01:41:15) done 
\i (01:41:15) generaledit 
\i (01:41:17) xdehilite 
\i (01:41:17) xNet P1_A2 
\i (01:41:17) xname_flush 
\t (01:41:17) Net "P1_A2" dehighlighted.
\i (01:41:17) done 
\i (01:41:17) generaledit 
\i (01:41:19) xhilite 
\i (01:41:19) xNet P1_B9 
\i (01:41:19) xname_flush 
\i (01:41:19) trapsize 1959
\t (01:41:19) Net "P1_B9" highlighted.
\i (01:41:19) done 
\i (01:41:19) generaledit 
\i (01:41:20) xdehilite 
\i (01:41:20) xNet P1_B9 
\i (01:41:20) xname_flush 
\t (01:41:20) Net "P1_B9" dehighlighted.
\i (01:41:20) done 
\i (01:41:20) generaledit 
\i (01:41:21) xhilite 
\i (01:41:21) xNet P1_A6 
\i (01:41:21) xname_flush 
\i (01:41:21) trapsize 2822
\t (01:41:21) Net "P1_A6" highlighted.
\i (01:41:21) done 
\i (01:41:21) generaledit 
\i (01:41:25) roam start
\i (01:41:25) roam x -112
\i (01:41:25) roam x -48
\i (01:41:25) roam x -16
\i (01:41:25) roam end
\i (01:41:25) zoom in 1 
\i (01:41:25) setwindow pcb
\i (01:41:25) zoom in -80.7643 -39.3945
\i (01:41:25) trapsize 1411
\i (01:41:25) zoom in 1 
\i (01:41:25) setwindow pcb
\i (01:41:25) zoom in -80.7643 -39.3945
\i (01:41:25) trapsize 705
\i (01:41:25) zoom in 1 
\i (01:41:25) setwindow pcb
\i (01:41:25) zoom in -80.7502 -39.3803
\i (01:41:25) trapsize 353
\i (01:41:26) zoom in 1 
\i (01:41:26) setwindow pcb
\i (01:41:26) zoom in -79.9037 -39.3592
\i (01:41:26) trapsize 176
\i (01:41:26) zoom in 1 
\i (01:41:26) setwindow pcb
\i (01:41:26) zoom in -79.9037 -39.3450
\i (01:41:26) trapsize 88
\i (01:41:26) zoom out 1 
\i (01:41:26) setwindow pcb
\i (01:41:26) zoom out -79.9037 -39.3432
\i (01:41:26) trapsize 176
\i (01:41:27) roam start
\i (01:41:27) roam x 32
\i (01:41:27) roam y -64
\i (01:41:27) roam x 32
\i (01:41:27) roam y -48
\i (01:41:27) roam x 16
\i (01:41:27) roam y -32
\i (01:41:27) roam x 16
\i (01:41:27) roam y -16
\i (01:41:27) roam x 48
\i (01:41:27) roam y -48
\i (01:41:27) roam x 48
\i (01:41:27) roam y -48
\i (01:41:27) roam x 32
\i (01:41:27) roam y -32
\i (01:41:27) roam x 16
\i (01:41:27) roam y -16
\i (01:41:27) roam x 32
\i (01:41:27) roam y -16
\i (01:41:27) roam x 48
\i (01:41:27) roam y -16
\i (01:41:27) roam x 32
\i (01:41:27) roam y -16
\i (01:41:27) roam x 48
\i (01:41:27) roam x 32
\i (01:41:27) roam x 64
\i (01:41:27) roam end
\i (01:41:29) delete 
\i (01:41:31) pick grid -79.3366 -37.7844
\t (01:41:31) last pick:  -79.3242  -37.7952
\t (01:41:31) Connect Line "P1_A6, Etch/3-Sig"
\i (01:41:32) prepopup -79.3507 -38.1195
\i (01:41:33) done 
\i (01:41:33) generaledit 
\i (01:41:33) zoom out 1 
\i (01:41:33) setwindow pcb
\i (01:41:33) zoom out -79.3472 -38.1230
\i (01:41:33) trapsize 353
\i (01:41:33) zoom out 1 
\i (01:41:33) setwindow pcb
\i (01:41:33) zoom out -79.3471 -38.1231
\i (01:41:33) trapsize 705
\i (01:41:33) zoom out 1 
\i (01:41:33) setwindow pcb
\i (01:41:33) zoom out -79.3471 -38.1230
\i (01:41:33) trapsize 1411
\i (01:41:33) zoom out 1 
\i (01:41:33) setwindow pcb
\i (01:41:33) zoom out -79.3472 -38.1230
\i (01:41:33) trapsize 2822
\i (01:41:34) zoom in 1 
\i (01:41:34) setwindow pcb
\i (01:41:34) zoom in -57.8466 -43.9355
\i (01:41:34) trapsize 1411
\i (01:41:34) zoom in 1 
\i (01:41:34) setwindow pcb
\i (01:41:34) zoom in -57.8466 -43.9354
\i (01:41:34) trapsize 705
\i (01:41:35) zoom in 1 
\i (01:41:35) setwindow pcb
\i (01:41:35) zoom in -52.6972 -44.5844
\i (01:41:35) trapsize 353
\i (01:41:35) zoom in 1 
\i (01:41:35) setwindow pcb
\i (01:41:35) zoom in -52.6972 -44.5844
\i (01:41:35) trapsize 176
\i (01:41:37) delete 
\i (01:41:38) pick grid -53.2191 -44.2775
\t (01:41:38) last pick:  -53.2130  -44.2722
\t (01:41:38) Connect Line "P1_A6, Etch/Top"
\i (01:41:38) pick grid -53.3461 -44.5314
\t (01:41:38) last pick:  -53.3400  -44.5262
\t (01:41:38) Via "P1_A6, Via16c8, (-53.4659 -44.4809)"
\i (01:41:40) pick grid -53.6917 -44.7219
\t (01:41:40) last pick:  -53.6956  -44.7294
\t (01:41:40) Connect Line "P1_A6, Etch/6-Sig"
\i (01:41:40) prepopup -53.0534 -44.4115
\i (01:41:40) done 
\i (01:41:40) generaledit 
\i (01:41:41) zoom out 1 
\i (01:41:41) setwindow pcb
\i (01:41:41) zoom out -53.0534 -44.4115
\i (01:41:41) trapsize 353
\i (01:41:41) zoom out 1 
\i (01:41:41) setwindow pcb
\i (01:41:41) zoom out -53.0533 -44.4116
\i (01:41:41) trapsize 705
\i (01:41:41) zoom out 1 
\i (01:41:41) setwindow pcb
\i (01:41:41) zoom out -53.0533 -44.4115
\i (01:41:41) trapsize 1411
\i (01:41:41) zoom out 1 
\i (01:41:41) setwindow pcb
\i (01:41:41) zoom out -53.0815 -44.4115
\i (01:41:41) trapsize 2822
\i (01:41:42) roam start
\i (01:41:42) roam x 80
\i (01:41:42) roam y -64
\i (01:41:42) roam x 192
\i (01:41:42) roam y -128
\i (01:41:42) roam x 160
\i (01:41:42) roam y -128
\i (01:41:42) roam x 96
\i (01:41:42) roam y -96
\i (01:41:42) roam x 64
\i (01:41:42) roam y -48
\i (01:41:42) roam x 48
\i (01:41:42) roam y -48
\i (01:41:42) roam x 64
\i (01:41:42) roam y -16
\i (01:41:42) roam x 32
\i (01:41:42) roam y -16
\i (01:41:42) roam x 48
\i (01:41:42) roam y -16
\i (01:41:42) roam y 16
\i (01:41:42) roam end
\i (01:41:43) zoom in 1 
\i (01:41:43) setwindow pcb
\i (01:41:43) zoom in -12.8733 -16.5479
\i (01:41:43) trapsize 1411
\i (01:41:43) zoom in 1 
\i (01:41:43) setwindow pcb
\i (01:41:43) zoom in -12.8733 -16.5479
\i (01:41:43) trapsize 705
\i (01:41:43) zoom in 1 
\i (01:41:43) setwindow pcb
\i (01:41:43) zoom in -12.8733 -16.5479
\i (01:41:43) trapsize 353
\i (01:41:45) delete 
\i (01:41:47) pick grid -14.2206 -16.9781
\t (01:41:47) last pick:  -14.2240  -16.9672
\t (01:41:47) Via "P1_A6, Via16c8, (-14.2880 -16.8656)"
\i (01:41:47) pick grid -14.2770 -16.5479
\t (01:41:47) last pick:  -14.2748  -16.5354
\t (01:41:47) Connect Line "P1_A6, Etch/Top"
\i (01:41:47) prepopup -13.6140 -16.2516
\i (01:41:48) done 
\i (01:41:48) generaledit 
\i (01:41:48) zoom out 1 
\i (01:41:48) setwindow pcb
\i (01:41:48) zoom out -13.7198 -16.1881
\i (01:41:48) trapsize 705
\i (01:41:48) zoom out 1 
\i (01:41:48) setwindow pcb
\i (01:41:48) zoom out -13.7197 -16.1881
\i (01:41:48) trapsize 1411
\i (01:41:48) zoom out 1 
\i (01:41:48) setwindow pcb
\i (01:41:48) zoom out -13.7197 -16.1881
\i (01:41:48) trapsize 2822
\i (01:41:48) zoom out 1 
\i (01:41:48) setwindow pcb
\i (01:41:48) zoom out -13.7198 -16.1881
\i (01:41:48) trapsize 5643
\i (01:41:48) zoom out 1 
\i (01:41:48) setwindow pcb
\i (01:41:48) zoom out -13.7198 -16.1880
\i (01:41:48) trapsize 11286
\i (01:41:51) drc update 
\t (01:41:51) Performing DRC...
\t (01:41:51) Multithreaded DRC update (8 threads).
\t (01:41:51) No DRC errors detected.
\i (01:41:51) generaledit 
\i (01:41:53) save 
\i (01:41:53) fillin yes 
\i (01:41:54) generaledit 
\i (01:41:54) pick grid 46.0982 -19.5739
\t (01:41:54) last pick:  46.1010  -19.5834
\i (01:41:55) zoom in 1 
\i (01:41:55) setwindow pcb
\i (01:41:55) zoom in -37.1954 -21.8312
\i (01:41:55) trapsize 5643
\i (01:41:55) zoom in 1 
\i (01:41:55) setwindow pcb
\i (01:41:55) zoom in -37.1954 -21.8312
\i (01:41:55) trapsize 2822
\i (01:41:55) zoom in 1 
\i (01:41:55) setwindow pcb
\i (01:41:55) zoom in -37.1954 -21.8312
\i (01:41:55) trapsize 1411
\i (01:41:55) zoom out 1 
\i (01:41:55) setwindow pcb
\i (01:41:55) zoom out -30.4236 -20.6179
\i (01:41:55) trapsize 2822
\i (01:41:56) zoom in 1 
\i (01:41:56) setwindow pcb
\i (01:41:56) zoom in -14.2275 -15.1440
\i (01:41:56) trapsize 1411
\i (01:41:56) zoom in 1 
\i (01:41:56) setwindow pcb
\i (01:41:56) zoom in -14.2275 -15.1439
\i (01:41:56) trapsize 705
\i (01:41:57) zoom in 1 
\i (01:41:57) setwindow pcb
\i (01:41:57) zoom in -14.2275 -15.1439
\i (01:41:57) trapsize 353
\i (01:41:57) zoom out 1 
\i (01:41:57) setwindow pcb
\i (01:41:57) zoom out -14.2486 -15.1298
\i (01:41:57) trapsize 705
\i (01:41:57) zoom out 1 
\i (01:41:57) setwindow pcb
\i (01:41:57) zoom out -14.2486 -15.1298
\i (01:41:57) trapsize 1411
\i (01:41:57) zoom out 1 
\i (01:41:57) setwindow pcb
\i (01:41:57) zoom out -14.2485 -15.1297
\i (01:41:57) trapsize 2822
\i (01:41:57) zoom out 1 
\i (01:41:57) setwindow pcb
\i (01:41:57) zoom out -14.2485 -15.1297
\i (01:41:57) trapsize 5643
\i (01:41:58) zoom in 1 
\i (01:41:58) setwindow pcb
\i (01:41:58) zoom in -61.6515 -42.1042
\i (01:41:58) trapsize 2822
\i (01:41:58) zoom in 1 
\i (01:41:58) setwindow pcb
\i (01:41:58) zoom in -61.6515 -42.1042
\i (01:41:58) trapsize 1411
\i (01:41:59) zoom out 1 
\i (01:41:59) setwindow pcb
\i (01:41:59) zoom out -61.7079 -42.1041
\i (01:41:59) trapsize 2822
\i (01:41:59) zoom out 1 
\i (01:41:59) setwindow pcb
\i (01:41:59) zoom out -61.7078 -42.1042
\i (01:41:59) trapsize 5643
\i (01:41:59) zoom out 1 
\i (01:41:59) setwindow pcb
\i (01:41:59) zoom out -61.7079 -42.1041
\i (01:41:59) trapsize 11286
\i (01:42:00) zoom in 1 
\i (01:42:00) setwindow pcb
\i (01:42:00) zoom in 21.3600 -28.5605
\i (01:42:00) trapsize 5643
\i (01:42:00) zoom in 1 
\i (01:42:00) setwindow pcb
\i (01:42:00) zoom in 21.3601 -28.5605
\i (01:42:00) trapsize 2822
\i (01:42:00) pick grid 21.3601 -28.5604
\t (01:42:00) last pick:  21.3614  -28.5496
\i (01:42:02) xdehilite 
\i (01:42:02) xNet P1_A6 
\i (01:42:02) xname_flush 
\t (01:42:02) Net "P1_A6" dehighlighted.
\i (01:42:02) done 
\i (01:42:02) xhilite 
\i (01:42:02) xNet P1_A7 
\i (01:42:02) xname_flush 
\i (01:42:02) trapsize 2807
\t (01:42:02) Net "P1_A7" highlighted.
\i (01:42:02) done 
\i (01:42:02) generaledit 
\i (01:42:06) pick grid -79.2399 -39.0438
\t (01:42:06) last pick:  -79.2480  -39.0398
\i (01:42:06) zoom in 1 
\i (01:42:06) setwindow pcb
\i (01:42:06) zoom in -79.2960 -38.8754
\i (01:42:06) trapsize 1403
\i (01:42:06) zoom in 1 
\i (01:42:06) setwindow pcb
\i (01:42:06) zoom in -79.2960 -38.8754
\i (01:42:06) trapsize 702
\i (01:42:07) zoom in 1 
\i (01:42:07) setwindow pcb
\i (01:42:07) zoom in -79.2258 -38.8614
\i (01:42:07) trapsize 351
\i (01:42:07) zoom in 1 
\i (01:42:07) setwindow pcb
\i (01:42:07) zoom in -79.2398 -38.8614
\i (01:42:07) trapsize 175
\i (01:42:08) roam start
\i (01:42:08) roam x 96
\i (01:42:08) roam y -64
\i (01:42:08) roam x 64
\i (01:42:08) roam y -48
\i (01:42:08) roam x 48
\i (01:42:08) roam y -32
\i (01:42:08) roam x 32
\i (01:42:08) roam y -16
\i (01:42:08) roam x 32
\i (01:42:08) roam y -16
\i (01:42:08) roam end
\i (01:42:09) roam start
\i (01:42:09) roam x -112
\i (01:42:09) roam y -16
\i (01:42:09) roam x -80
\i (01:42:09) roam x -16
\i (01:42:09) roam end
\i (01:42:10) delete 
\i (01:42:11) pick grid -79.1152 -38.1064
\t (01:42:11) last pick:  -79.1210  -38.1000
\t (01:42:11) Connect Line "P1_A7, Etch/3-Sig"
\i (01:42:12) prepopup -79.1258 -38.3379
\i (01:42:12) done 
\i (01:42:12) generaledit 
\i (01:42:13) zoom out 1 
\i (01:42:13) setwindow pcb
\i (01:42:13) zoom out -79.1924 -38.3625
\i (01:42:13) trapsize 351
\i (01:42:13) zoom out 1 
\i (01:42:13) setwindow pcb
\i (01:42:13) zoom out -79.1925 -38.3624
\i (01:42:13) trapsize 702
\i (01:42:14) zoom out 1 
\i (01:42:14) setwindow pcb
\i (01:42:14) zoom out -66.6175 -39.0783
\i (01:42:14) trapsize 1403
\i (01:42:14) zoom out 1 
\i (01:42:14) setwindow pcb
\i (01:42:14) zoom out -66.7860 -38.9659
\i (01:42:14) trapsize 2807
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in -53.4252 -46.2639
\i (01:42:16) trapsize 1403
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in -53.4252 -46.2639
\i (01:42:16) trapsize 702
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in -53.4251 -46.2639
\i (01:42:16) trapsize 351
\i (01:42:16) zoom in 1 
\i (01:42:16) setwindow pcb
\i (01:42:16) zoom in -53.6567 -45.3306
\i (01:42:16) trapsize 175
\i (01:42:18) delete 
\i (01:42:19) pick grid -54.2637 -45.3130
\t (01:42:19) last pick:  -54.2544  -45.3136
\t (01:42:19) Connect Line "P1_A7, Etch/Top"
\i (01:42:20) pick grid -54.4286 -45.5797
\t (01:42:20) last pick:  -54.4322  -45.5676
\t (01:42:20) Via "P1_A7, Via16c8, (-54.4659 -45.4809)"
\i (01:42:20) pick grid -54.6742 -45.6884
\t (01:42:20) last pick:  -54.6862  -45.6946
\t (01:42:20) Connect Line "P1_A7, Etch/6-Sig"
\i (01:42:21) prepopup -54.1971 -45.4990
\i (01:42:21) done 
\i (01:42:21) generaledit 
\i (01:42:21) zoom out 1 
\i (01:42:21) setwindow pcb
\i (01:42:21) zoom out -54.1971 -45.5025
\i (01:42:21) trapsize 351
\i (01:42:22) zoom out 1 
\i (01:42:22) setwindow pcb
\i (01:42:22) zoom out -54.1969 -45.5025
\i (01:42:22) trapsize 702
\i (01:42:22) zoom out 1 
\i (01:42:22) setwindow pcb
\i (01:42:22) zoom out -54.1970 -45.5024
\i (01:42:22) trapsize 1403
\i (01:42:22) zoom out 1 
\i (01:42:22) setwindow pcb
\i (01:42:22) zoom out -54.1970 -45.5024
\i (01:42:22) trapsize 2807
\i (01:42:22) zoom in 1 
\i (01:42:22) setwindow pcb
\i (01:42:22) zoom in -48.5271 -42.8639
\i (01:42:22) trapsize 1403
\i (01:42:22) zoom in 1 
\i (01:42:22) setwindow pcb
\i (01:42:22) zoom in -48.5270 -42.8639
\i (01:42:22) trapsize 702
\i (01:42:23) zoom out 1 
\i (01:42:23) setwindow pcb
\i (01:42:23) zoom out -48.5270 -42.8639
\i (01:42:23) trapsize 1403
\i (01:42:23) zoom out 1 
\i (01:42:23) setwindow pcb
\i (01:42:23) zoom out -48.5270 -42.8639
\i (01:42:23) trapsize 2807
\i (01:42:23) roam start
\i (01:42:23) roam x 64
\i (01:42:23) roam y -64
\i (01:42:24) roam x 64
\i (01:42:24) roam y -80
\i (01:42:24) roam x 96
\i (01:42:24) roam y -80
\i (01:42:24) roam x 80
\i (01:42:24) roam y -48
\i (01:42:24) roam x 64
\i (01:42:24) roam y -48
\i (01:42:24) roam x 96
\i (01:42:24) roam y -48
\i (01:42:24) roam x 112
\i (01:42:24) roam y -48
\i (01:42:24) roam x 32
\i (01:42:24) roam y -16
\i (01:42:24) roam x 48
\i (01:42:24) roam x 48
\i (01:42:24) roam x 32
\i (01:42:24) roam end
\i (01:42:25) zoom in 1 
\i (01:42:25) setwindow pcb
\i (01:42:25) zoom in -14.5829 -15.1932
\i (01:42:25) trapsize 1403
\i (01:42:25) zoom in 1 
\i (01:42:25) setwindow pcb
\i (01:42:25) zoom in -14.5829 -15.1932
\i (01:42:25) trapsize 702
\i (01:42:25) zoom in 1 
\i (01:42:25) setwindow pcb
\i (01:42:25) zoom in -14.5828 -15.1932
\i (01:42:25) trapsize 351
\i (01:42:25) zoom in 1 
\i (01:42:25) setwindow pcb
\i (01:42:25) zoom in -14.6038 -15.1651
\i (01:42:25) trapsize 175
\i (01:42:27) delete 
\i (01:42:28) pick grid -14.7512 -16.2142
\t (01:42:28) last pick:  -14.7574  -16.2052
\t (01:42:28) Via "P1_A7, Via16c8, (-14.8630 -16.0996)"
\i (01:42:29) pick grid -14.8108 -15.8458
\t (01:42:29) last pick:  -14.8082  -15.8496
\t (01:42:29) Connect Line "P1_A7, Etch/Top"
\i (01:42:29) prepopup -14.5582 -15.8774
\i (01:42:30) done 
\i (01:42:30) generaledit 
\i (01:42:30) pick grid -14.5582 -15.8774
\t (01:42:30) last pick:  -14.5542  -15.8750
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out -14.5161 -15.9125
\i (01:42:31) trapsize 351
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out -14.5161 -15.9124
\i (01:42:31) trapsize 702
\i (01:42:31) zoom out 1 
\i (01:42:31) setwindow pcb
\i (01:42:31) zoom out -14.5020 -15.9124
\i (01:42:31) trapsize 1403
\i (01:42:32) xdehilite 
\i (01:42:32) xNet P1_A7 
\i (01:42:32) xname_flush 
\t (01:42:32) Net "P1_A7" dehighlighted.
\i (01:42:32) done 
\i (01:42:33) generaledit 
\i (01:42:34) xhilite 
\i (01:42:34) xNet P1_A7 
\i (01:42:34) xname_flush 
\i (01:42:34) trapsize 2288
\t (01:42:34) Net "P1_A7" highlighted.
\i (01:42:34) done 
\i (01:42:34) generaledit 
\i (01:42:35) xdehilite 
\i (01:42:35) xNet P1_A7 
\i (01:42:35) xname_flush 
\t (01:42:35) Net "P1_A7" dehighlighted.
\i (01:42:35) done 
\i (01:42:35) xhilite 
\i (01:42:35) xNet P1_A8 
\i (01:42:35) xname_flush 
\i (01:42:35) trapsize 2773
\t (01:42:36) Net "P1_A8" highlighted.
\i (01:42:36) done 
\i (01:42:36) generaledit 
\i (01:42:38) pick grid -65.2218 -46.6325
\t (01:42:38) last pick:  -65.2272  -46.6344
\i (01:42:39) zoom in 1 
\i (01:42:39) setwindow pcb
\i (01:42:39) zoom in -65.6100 -46.6325
\i (01:42:39) trapsize 1387
\i (01:42:39) zoom in 1 
\i (01:42:39) setwindow pcb
\i (01:42:39) zoom in -65.6377 -46.6324
\i (01:42:39) trapsize 693
\i (01:42:40) zoom out 1 
\i (01:42:40) setwindow pcb
\i (01:42:40) zoom out -65.6515 -46.3274
\i (01:42:40) trapsize 1387
\i (01:42:40) zoom out 1 
\i (01:42:40) setwindow pcb
\i (01:42:40) zoom out -65.6517 -46.3273
\i (01:42:40) trapsize 2773
\i (01:42:41) zoom in 1 
\i (01:42:41) setwindow pcb
\i (01:42:41) zoom in -80.4608 -38.7841
\i (01:42:41) trapsize 1387
\i (01:42:41) zoom in 1 
\i (01:42:41) setwindow pcb
\i (01:42:41) zoom in -80.4607 -38.7841
\i (01:42:41) trapsize 693
\i (01:42:41) zoom in 1 
\i (01:42:41) setwindow pcb
\i (01:42:41) zoom in -80.3637 -40.1845
\i (01:42:41) trapsize 347
\i (01:42:42) zoom in 1 
\i (01:42:42) setwindow pcb
\i (01:42:42) zoom in -75.3926 -40.6005
\i (01:42:42) trapsize 173
\i (01:42:44) delete 
\i (01:42:46) pick grid -75.6595 -40.3821
\t (01:42:46) last pick:  -75.6666  -40.3860
\t (01:42:46) Connect Line "P1_A8, Etch/3-Sig"
\i (01:42:47) prepopup -75.4862 -39.2347
\i (01:42:47) done 
\i (01:42:47) generaledit 
\i (01:42:48) zoom out 1 
\i (01:42:48) setwindow pcb
\i (01:42:48) zoom out -75.5451 -39.4288
\i (01:42:48) trapsize 347
\i (01:42:48) zoom out 1 
\i (01:42:48) setwindow pcb
\i (01:42:48) zoom out -75.5452 -39.4427
\i (01:42:48) trapsize 693
\i (01:42:48) zoom out 1 
\i (01:42:48) setwindow pcb
\i (01:42:48) zoom out -75.5313 -39.4704
\i (01:42:48) trapsize 1387
\i (01:42:49) zoom out 1 
\i (01:42:49) setwindow pcb
\i (01:42:49) zoom out -63.9670 -45.4329
\i (01:42:49) trapsize 2773
\i (01:42:49) zoom in 1 
\i (01:42:49) setwindow pcb
\i (01:42:49) zoom in -54.6488 -46.5976
\i (01:42:49) trapsize 1387
\i (01:42:50) zoom in 1 
\i (01:42:50) setwindow pcb
\i (01:42:50) zoom in -54.6488 -46.5975
\i (01:42:50) trapsize 693
\i (01:42:50) zoom in 1 
\i (01:42:50) setwindow pcb
\i (01:42:50) zoom in -54.8984 -46.5559
\i (01:42:50) trapsize 347
\i (01:42:50) zoom in 1 
\i (01:42:50) setwindow pcb
\i (01:42:50) zoom in -54.9053 -46.5420
\i (01:42:50) trapsize 173
\i (01:42:51) delete 
\i (01:42:52) pick grid -55.2173 -46.2716
\t (01:42:52) last pick:  -55.2196  -46.2788
\t (01:42:52) Connect Line "P1_A8, Etch/Top"
\i (01:42:53) pick grid -55.2901 -46.4345
\t (01:42:53) last pick:  -55.2958  -46.4312
\t (01:42:53) Via "P1_A8, Via16c8, (-55.4659 -46.4809)"
\i (01:42:54) pick grid -55.4600 -46.7708
\t (01:42:54) last pick:  -55.4482  -46.7614
\t (01:42:54) Connect Line "P1_A8, Etch/6-Sig"
\i (01:42:55) prepopup -55.1618 -46.4622
\i (01:42:55) done 
\i (01:42:55) generaledit 
\i (01:42:56) zoom out 1 
\i (01:42:56) setwindow pcb
\i (01:42:56) zoom out -55.3005 -46.4796
\i (01:42:56) trapsize 347
\i (01:42:56) zoom out 1 
\i (01:42:56) setwindow pcb
\i (01:42:56) zoom out -55.3005 -46.4795
\i (01:42:56) trapsize 693
\i (01:42:56) zoom out 1 
\i (01:42:56) setwindow pcb
\i (01:42:56) zoom out -55.3005 -46.4795
\i (01:42:56) trapsize 1387
\i (01:42:56) zoom out 1 
\i (01:42:56) setwindow pcb
\i (01:42:56) zoom out -55.3283 -46.4795
\i (01:42:56) trapsize 2773
\i (01:42:56) roam start
\i (01:42:56) roam x 48
\i (01:42:56) roam y -64
\i (01:42:57) roam x 112
\i (01:42:57) roam y -80
\i (01:42:57) roam x 48
\i (01:42:57) roam y -48
\i (01:42:57) roam x 64
\i (01:42:57) roam y -32
\i (01:42:57) roam x 80
\i (01:42:57) roam y -32
\i (01:42:57) roam x 48
\i (01:42:57) roam y -32
\i (01:42:57) roam x 64
\i (01:42:57) roam y -32
\i (01:42:57) roam x 80
\i (01:42:57) roam y -32
\i (01:42:57) roam x 48
\i (01:42:57) roam y -16
\i (01:42:57) roam x 32
\i (01:42:57) roam x 32
\i (01:42:57) roam y -16
\i (01:42:57) roam x 64
\i (01:42:57) roam y -16
\i (01:42:57) roam x 32
\i (01:42:57) roam y -32
\i (01:42:57) roam y -32
\i (01:42:57) roam x 16
\i (01:42:57) roam y -32
\i (01:42:57) roam y -16
\i (01:42:57) roam y -16
\i (01:42:58) roam end
\i (01:42:58) zoom in 1 
\i (01:42:58) setwindow pcb
\i (01:42:58) zoom in -12.4683 -15.4814
\i (01:42:58) trapsize 1387
\i (01:42:58) zoom in 1 
\i (01:42:58) setwindow pcb
\i (01:42:58) zoom in -12.4683 -15.4814
\i (01:42:58) trapsize 693
\i (01:42:58) zoom in 1 
\i (01:42:58) setwindow pcb
\i (01:42:58) zoom in -13.6192 -15.4814
\i (01:42:58) trapsize 347
\i (01:42:59) zoom in 1 
\i (01:42:59) setwindow pcb
\i (01:42:59) zoom in -15.0336 -16.1608
\i (01:42:59) trapsize 173
\i (01:43:01) delete 
\i (01:43:02) pick grid -15.3907 -17.0205
\t (01:43:02) last pick:  -15.3924  -17.0180
\t (01:43:02) Via "P1_A8, Via16c8, (-15.3630 -16.8656)"
\i (01:43:02) pick grid -15.3941 -16.6184
\t (01:43:02) last pick:  -15.3924  -16.6116
\t (01:43:02) Connect Line "P1_A8, Etch/Top"
\i (01:43:02) prepopup -15.8795 -16.6045
\i (01:43:03) done 
\i (01:43:03) generaledit 
\i (01:43:04) pick grid -15.8552 -16.7085
\t (01:43:04) last pick:  -15.8496  -16.7132
\i (01:43:04) zoom out 1 
\i (01:43:04) setwindow pcb
\i (01:43:04) zoom out -15.8552 -16.7085
\i (01:43:04) trapsize 347
\i (01:43:04) zoom out 1 
\i (01:43:04) setwindow pcb
\i (01:43:04) zoom out -15.8552 -16.7086
\i (01:43:04) trapsize 693
\i (01:43:04) zoom out 1 
\i (01:43:04) setwindow pcb
\i (01:43:04) zoom out -15.8552 -16.7085
\i (01:43:04) trapsize 1387
\i (01:43:04) zoom out 1 
\i (01:43:04) setwindow pcb
\i (01:43:04) zoom out -15.8553 -16.7085
\i (01:43:04) trapsize 2773
\i (01:43:06) xdehilite 
\i (01:43:06) xNet P1_A8 
\i (01:43:06) xname_flush 
\t (01:43:06) Net "P1_A8" dehighlighted.
\i (01:43:06) done 
\i (01:43:06) generaledit 
\i (01:43:07) xhilite 
\i (01:43:07) xNet P1_A8 
\i (01:43:07) xname_flush 
\i (01:43:07) trapsize 2288
\t (01:43:07) Net "P1_A8" highlighted.
\i (01:43:08) done 
\i (01:43:08) generaledit 
\i (01:43:09) xdehilite 
\i (01:43:09) xNet P1_A8 
\i (01:43:09) xname_flush 
\t (01:43:09) Net "P1_A8" dehighlighted.
\i (01:43:09) done 
\i (01:43:09) xhilite 
\i (01:43:09) xNet P1_A9 
\i (01:43:09) xname_flush 
\i (01:43:09) trapsize 2791
\t (01:43:09) Net "P1_A9" highlighted.
\i (01:43:09) done 
\i (01:43:09) generaledit 
\i (01:43:10) xdehilite 
\i (01:43:10) xNet P1_A9 
\i (01:43:10) xname_flush 
\t (01:43:10) Net "P1_A9" dehighlighted.
\i (01:43:10) done 
\i (01:43:10) xhilite 
\i (01:43:11) xNet P1_A8 
\i (01:43:11) xname_flush 
\i (01:43:11) trapsize 2288
\t (01:43:11) Net "P1_A8" highlighted.
\i (01:43:11) done 
\i (01:43:11) generaledit 
\i (01:43:12) roam start
\i (01:43:12) roam x 32
\i (01:43:12) roam y -64
\i (01:43:12) roam x 16
\i (01:43:12) roam x 80
\i (01:43:12) roam y -48
\i (01:43:12) roam x 64
\i (01:43:12) roam y -32
\i (01:43:12) roam x 80
\i (01:43:12) roam y -16
\i (01:43:12) roam x 64
\i (01:43:12) roam y -16
\i (01:43:12) roam x 80
\i (01:43:12) roam y -32
\i (01:43:12) roam x 80
\i (01:43:12) roam y -16
\i (01:43:12) roam y -16
\i (01:43:12) roam x -32
\i (01:43:12) roam x -176
\i (01:43:12) roam x -112
\i (01:43:12) roam y -16
\i (01:43:13) roam x -32
\i (01:43:13) roam x 80
\i (01:43:13) roam y -16
\i (01:43:13) roam x 16
\i (01:43:13) roam end
\i (01:43:13) zoom in 1 
\i (01:43:13) setwindow pcb
\i (01:43:13) zoom in -15.2600 -14.8769
\i (01:43:13) trapsize 1144
\i (01:43:13) zoom in 1 
\i (01:43:13) setwindow pcb
\i (01:43:13) zoom in -15.2600 -14.8769
\i (01:43:13) trapsize 572
\i (01:43:13) zoom in 1 
\i (01:43:13) setwindow pcb
\i (01:43:13) zoom in -15.2600 -14.8769
\i (01:43:13) trapsize 286
\i (01:43:15) zoom out 1 
\i (01:43:15) setwindow pcb
\i (01:43:15) zoom out -15.2657 -14.8768
\i (01:43:15) trapsize 572
\i (01:43:15) zoom out 1 
\i (01:43:15) setwindow pcb
\i (01:43:15) zoom out -15.2657 -14.8768
\i (01:43:15) trapsize 1144
\i (01:43:15) pick grid -16.7985 -17.6218
\t (01:43:15) last pick:  -16.7894  -17.6276
\i (01:43:17) xdehilite 
\i (01:43:17) xNet P1_A8 
\i (01:43:17) xname_flush 
\t (01:43:17) Net "P1_A8" dehighlighted.
\i (01:43:17) done 
\i (01:43:17) generaledit 
\i (01:43:17) xhilite 
\i (01:43:17) xNet P1_A9 
\i (01:43:17) xname_flush 
\i (01:43:17) trapsize 2791
\t (01:43:17) Net "P1_A9" highlighted.
\i (01:43:18) done 
\i (01:43:18) generaledit 
\i (01:43:20) pick grid -82.4746 -39.6878
\t (01:43:20) last pick:  -82.4738  -39.7002
\i (01:43:20) zoom in 1 
\i (01:43:20) setwindow pcb
\i (01:43:20) zoom in -82.4746 -39.6878
\i (01:43:20) trapsize 1395
\i (01:43:20) zoom in 1 
\i (01:43:20) setwindow pcb
\i (01:43:20) zoom in -82.4745 -39.6878
\i (01:43:20) trapsize 698
\i (01:43:20) zoom in 1 
\i (01:43:20) setwindow pcb
\i (01:43:20) zoom in -82.4745 -39.6877
\i (01:43:20) trapsize 349
\i (01:43:20) zoom in 1 
\i (01:43:20) setwindow pcb
\i (01:43:20) zoom in -82.4746 -39.6877
\i (01:43:20) trapsize 174
\i (01:43:21) zoom in 1 
\i (01:43:21) setwindow pcb
\i (01:43:21) zoom in -82.4746 -39.6877
\i (01:43:21) trapsize 87
\i (01:43:21) zoom out 1 
\i (01:43:21) setwindow pcb
\i (01:43:21) zoom out -82.4746 -39.6877
\i (01:43:21) trapsize 174
\i (01:43:22) zoom out 1 
\i (01:43:22) setwindow pcb
\i (01:43:22) zoom out -82.4746 -39.6877
\i (01:43:22) trapsize 349
\i (01:43:22) zoom out 1 
\i (01:43:22) setwindow pcb
\i (01:43:22) zoom out -82.4747 -39.6876
\i (01:43:22) trapsize 698
\i (01:43:23) zoom in 1 
\i (01:43:23) setwindow pcb
\i (01:43:23) zoom in -71.1718 -43.4412
\i (01:43:23) trapsize 349
\i (01:43:23) zoom in 1 
\i (01:43:23) setwindow pcb
\i (01:43:23) zoom in -71.1508 -43.4412
\i (01:43:23) trapsize 174
\i (01:43:25) delete 
\i (01:43:27) pick grid -71.5974 -43.1063
\t (01:43:27) last pick:  -71.6026  -43.1038
\t (01:43:27) Connect Line "P1_A9, Etch/3-Sig"
\i (01:43:27) prepopup -72.2427 -42.8551
\i (01:43:28) done 
\i (01:43:28) generaledit 
\i (01:43:28) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out -72.2706 -42.8446
\i (01:43:28) trapsize 349
\i (01:43:28) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out -72.2707 -42.8446
\i (01:43:28) trapsize 698
\i (01:43:28) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out -72.2708 -42.8447
\i (01:43:28) trapsize 1395
\i (01:43:28) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out -72.2708 -42.8447
\i (01:43:28) trapsize 2791
\i (01:43:28) zoom out 1 
\i (01:43:28) setwindow pcb
\i (01:43:28) zoom out -72.3824 -42.8446
\i (01:43:28) trapsize 5582
\i (01:43:29) zoom in 1 
\i (01:43:29) setwindow pcb
\i (01:43:29) zoom in -50.9487 -51.7753
\i (01:43:29) trapsize 2791
\i (01:43:29) zoom in 1 
\i (01:43:29) setwindow pcb
\i (01:43:29) zoom in -51.0045 -51.5520
\i (01:43:29) trapsize 1395
\i (01:43:29) zoom in 1 
\i (01:43:29) setwindow pcb
\i (01:43:29) zoom in -51.0045 -51.5520
\i (01:43:29) trapsize 698
\i (01:43:30) zoom in 1 
\i (01:43:30) setwindow pcb
\i (01:43:30) zoom in -55.6931 -46.7657
\i (01:43:30) trapsize 349
\i (01:43:30) zoom in 1 
\i (01:43:30) setwindow pcb
\i (01:43:30) zoom in -55.9512 -47.0587
\i (01:43:30) trapsize 174
\i (01:43:30) zoom in 1 
\i (01:43:30) setwindow pcb
\i (01:43:30) zoom in -55.9512 -47.0587
\i (01:43:30) trapsize 87
\i (01:43:31) zoom out 1 
\i (01:43:31) setwindow pcb
\i (01:43:31) zoom out -55.9634 -47.0569
\i (01:43:31) trapsize 174
\i (01:43:32) delete 
\i (01:43:34) pick grid -56.2601 -47.3465
\t (01:43:34) last pick:  -56.2610  -47.3456
\t (01:43:34) Connect Line "P1_A9, Etch/Top"
\i (01:43:34) pick grid -56.3159 -47.5697
\t (01:43:34) last pick:  -56.3118  -47.5742
\t (01:43:34) Via "P1_A9, Via16c8, (-56.4659 -47.4809)"
\i (01:43:35) pick grid -56.8043 -47.5593
\t (01:43:35) last pick:  -56.7944  -47.5488
\t (01:43:35) Connect Line "P1_A9, Etch/6-Sig"
\i (01:43:35) prepopup -56.6647 -47.7232
\i (01:43:36) done 
\i (01:43:36) generaledit 
\i (01:43:36) zoom out 1 
\i (01:43:36) setwindow pcb
\i (01:43:36) zoom out -56.6647 -47.7232
\i (01:43:36) trapsize 349
\i (01:43:36) zoom out 1 
\i (01:43:36) setwindow pcb
\i (01:43:36) zoom out -56.6649 -47.7232
\i (01:43:36) trapsize 698
\i (01:43:36) zoom out 1 
\i (01:43:36) setwindow pcb
\i (01:43:36) zoom out -56.6648 -47.7233
\i (01:43:36) trapsize 1395
\i (01:43:36) zoom out 1 
\i (01:43:36) setwindow pcb
\i (01:43:36) zoom out -56.6648 -47.7233
\i (01:43:36) trapsize 2791
\i (01:43:38) roam start
\i (01:43:38) roam x 32
\i (01:43:38) roam y -64
\i (01:43:38) roam x 192
\i (01:43:38) roam y -128
\i (01:43:38) roam x 144
\i (01:43:38) roam y -96
\i (01:43:38) roam x 64
\i (01:43:38) roam y -64
\i (01:43:38) roam x 16
\i (01:43:38) roam y -16
\i (01:43:38) roam x 64
\i (01:43:38) roam y -48
\i (01:43:38) roam x 64
\i (01:43:38) roam y -16
\i (01:43:38) roam x 48
\i (01:43:38) roam y -48
\i (01:43:38) roam end
\i (01:43:39) zoom in 1 
\i (01:43:39) setwindow pcb
\i (01:43:39) zoom in -16.0300 -15.3765
\i (01:43:39) trapsize 1395
\i (01:43:39) zoom in 1 
\i (01:43:39) setwindow pcb
\i (01:43:39) zoom in -15.8346 -15.3764
\i (01:43:39) trapsize 698
\i (01:43:39) zoom in 1 
\i (01:43:39) setwindow pcb
\i (01:43:39) zoom in -15.6671 -15.4880
\i (01:43:39) trapsize 349
\i (01:43:39) zoom in 1 
\i (01:43:39) setwindow pcb
\i (01:43:39) zoom in -15.6671 -15.4879
\i (01:43:39) trapsize 174
\i (01:43:39) zoom in 1 
\i (01:43:39) setwindow pcb
\i (01:43:39) zoom in -15.6671 -15.4879
\i (01:43:39) trapsize 87
\i (01:43:40) zoom out 1 
\i (01:43:40) setwindow pcb
\i (01:43:40) zoom out -15.8659 -15.4443
\i (01:43:40) trapsize 174
\i (01:43:40) zoom out 1 
\i (01:43:40) setwindow pcb
\i (01:43:40) zoom out -15.8694 -15.4268
\i (01:43:40) trapsize 349
\i (01:43:41) delete 
\i (01:43:42) pick grid -15.9812 -15.8315
\t (01:43:42) last pick:  -15.9766  -15.8242
\t (01:43:42) Connect Line "P1_A9, Etch/Top"
\i (01:43:42) pick grid -15.9184 -16.0548
\t (01:43:42) last pick:  -15.9258  -16.0528
\t (01:43:42) Via "Not On A Net, Via16c8, (-15.9380 -16.0996)"
\i (01:43:43) prepopup -15.2905 -16.0966
\i (01:43:43) done 
\i (01:43:43) generaledit 
\i (01:43:44) pick grid -15.2905 -16.0966
\t (01:43:44) last pick:  -15.2908  -16.1036
\i (01:43:45) xdehilite 
\i (01:43:45) xNet P1_A9 
\i (01:43:45) xname_flush 
\t (01:43:45) Net "P1_A9" dehighlighted.
\i (01:43:45) done 
\i (01:43:45) generaledit 
\i (01:43:46) drc update 
\t (01:43:46) Performing DRC...
\t (01:43:46) Multithreaded DRC update (8 threads).
\t (01:43:47) No DRC errors detected.
\i (01:43:47) generaledit 
\i (01:43:48) pick grid -14.8509 -16.2990
\t (01:43:48) last pick:  -14.8590  -16.3068
\i (01:43:49) save 
\i (01:43:50) fillin yes 
\i (01:43:50) generaledit 
\i (01:43:50) pick grid -13.9509 -16.7595
\t (01:43:50) last pick:  -13.9446  -16.7640
\i (01:44:15) pick grid -12.8904 -16.6688
\t (01:44:15) last pick:  -12.8778  -16.6624
\i (01:44:16) zoom out 1 
\i (01:44:16) setwindow pcb
\i (01:44:16) zoom out -12.8904 -16.6688
\i (01:44:16) trapsize 698
\i (01:44:16) zoom out 1 
\i (01:44:16) setwindow pcb
\i (01:44:16) zoom out -12.8903 -16.6687
\i (01:44:16) trapsize 1395
\i (01:44:18) xhilite 
\i (01:44:18) xNet P1_A8 
\i (01:44:18) xname_flush 
\i (01:44:18) trapsize 2288
\t (01:44:18) Net "P1_A8" highlighted.
\i (01:44:18) done 
\i (01:44:19) generaledit 
\i (01:44:19) xdehilite 
\i (01:44:19) xNet P1_A8 
\i (01:44:19) xname_flush 
\t (01:44:19) Net "P1_A8" dehighlighted.
\i (01:44:19) done 
\i (01:44:19) xhilite 
\i (01:44:19) xNet P1_A9 
\i (01:44:19) xname_flush 
\i (01:44:19) trapsize 2293
\t (01:44:19) Net "P1_A9" highlighted.
\i (01:44:19) done 
\i (01:44:19) generaledit 
\i (01:44:21) xdehilite 
\i (01:44:21) xNet P1_A9 
\i (01:44:21) xname_flush 
\t (01:44:21) Net "P1_A9" dehighlighted.
\i (01:44:21) done 
\i (01:44:21) generaledit 
\i (01:44:24) xhilite 
\i (01:44:24) xNet Mux_Pclk 
\i (01:44:24) xname_flush 
\i (01:44:24) trapsize 2133
\t (01:44:24) Net "Mux_Pclk" highlighted.
\i (01:44:24) done 
\i (01:44:24) generaledit 
\i (01:44:30) pick grid -59.5491 -36.6874
\t (01:44:30) last pick:  -59.5376  -36.6776
\i (01:44:30) zoom in 1 
\i (01:44:30) setwindow pcb
\i (01:44:30) zoom in -59.5491 -36.6874
\i (01:44:30) trapsize 1066
\i (01:44:30) zoom in 1 
\i (01:44:30) setwindow pcb
\i (01:44:30) zoom in -59.5491 -36.6874
\i (01:44:30) trapsize 533
\i (01:44:30) zoom in 1 
\i (01:44:30) setwindow pcb
\i (01:44:30) zoom in -59.5491 -36.6874
\i (01:44:30) trapsize 267
\i (01:44:31) zoom in 1 
\i (01:44:31) setwindow pcb
\i (01:44:31) zoom in -59.5490 -36.6874
\i (01:44:31) trapsize 133
\i (01:44:32) zoom out 1 
\i (01:44:32) setwindow pcb
\i (01:44:32) zoom out -58.7919 -36.6153
\i (01:44:32) trapsize 267
\i (01:44:32) zoom out 1 
\i (01:44:32) setwindow pcb
\i (01:44:32) zoom out -58.7865 -36.6101
\i (01:44:32) trapsize 533
\i (01:44:32) zoom out 1 
\i (01:44:32) setwindow pcb
\i (01:44:32) zoom out -58.7864 -36.6100
\i (01:44:32) trapsize 1066
\i (01:44:33) roam start
\i (01:44:34) roam x -112
\i (01:44:34) roam x -64
\i (01:44:34) roam x -128
\i (01:44:34) roam x -128
\i (01:44:34) roam x -32
\i (01:44:34) roam x -48
\i (01:44:34) roam x -32
\i (01:44:34) roam x -32
\i (01:44:34) roam x -32
\i (01:44:34) roam x -48
\i (01:44:34) roam y -16
\i (01:44:34) roam x -48
\i (01:44:34) roam x -48
\i (01:44:34) roam x -48
\i (01:44:34) roam x -48
\i (01:44:34) roam x -64
\i (01:44:34) roam x -48
\i (01:44:34) roam x -64
\i (01:44:34) roam x -32
\i (01:44:34) roam x -16
\i (01:44:34) roam x -16
\i (01:44:34) roam y 32
\i (01:44:34) roam x 16
\i (01:44:34) roam y 32
\i (01:44:35) roam y 80
\i (01:44:35) roam x 16
\i (01:44:35) roam y 48
\i (01:44:35) roam end
\i (01:44:36) zoom in 1 
\i (01:44:36) setwindow pcb
\i (01:44:36) zoom in -83.4587 -36.2484
\i (01:44:36) trapsize 533
\i (01:44:36) zoom in 1 
\i (01:44:36) setwindow pcb
\i (01:44:36) zoom in -83.4587 -36.2484
\i (01:44:36) trapsize 267
\i (01:44:37) zoom out 1 
\i (01:44:37) setwindow pcb
\i (01:44:37) zoom out -84.3972 -38.5625
\i (01:44:37) trapsize 533
\i (01:44:38) zoom in 1 
\i (01:44:38) setwindow pcb
\i (01:44:38) zoom in -84.4398 -38.9571
\i (01:44:38) trapsize 267
\i (01:44:38) zoom in 1 
\i (01:44:38) setwindow pcb
\i (01:44:38) zoom in -84.4398 -38.9571
\i (01:44:38) trapsize 133
\i (01:44:40) delete 
\i (01:44:40) pick grid -84.7997 -38.3785
\t (01:44:40) last pick:  -84.8106  -38.3794
\t (01:44:40) Via "Mux_Pclk, Via16c8, (-84.7090 -38.3032)"
\i (01:44:41) pick grid -84.6238 -38.0639
\t (01:44:41) last pick:  -84.6328  -38.0746
\t (01:44:41) Connect Line "Mux_Pclk, Etch/3-Sig"
\i (01:44:42) prepopup -84.2532 -38.1012
\i (01:44:42) done 
\i (01:44:42) generaledit 
\i (01:44:43) zoom out 1 
\i (01:44:43) setwindow pcb
\i (01:44:43) zoom out -84.2718 -38.1919
\i (01:44:43) trapsize 267
\i (01:44:43) zoom out 1 
\i (01:44:43) setwindow pcb
\i (01:44:43) zoom out -84.2719 -38.1919
\i (01:44:43) trapsize 533
\i (01:44:43) zoom out 1 
\i (01:44:43) setwindow pcb
\i (01:44:43) zoom out -84.2718 -38.1918
\i (01:44:43) trapsize 1066
\i (01:44:43) zoom out 1 
\i (01:44:43) setwindow pcb
\i (01:44:43) zoom out -84.2718 -38.1919
\i (01:44:43) trapsize 2133
\i (01:44:44) zoom in 1 
\i (01:44:44) setwindow pcb
\i (01:44:44) zoom in -57.4830 -36.8268
\i (01:44:44) trapsize 1066
\i (01:44:44) zoom in 1 
\i (01:44:44) setwindow pcb
\i (01:44:44) zoom in -57.4830 -36.8268
\i (01:44:44) trapsize 533
\i (01:44:44) zoom in 1 
\i (01:44:44) setwindow pcb
\i (01:44:44) zoom in -57.4830 -36.8268
\i (01:44:44) trapsize 267
\i (01:44:45) zoom in 1 
\i (01:44:45) setwindow pcb
\i (01:44:45) zoom in -57.5256 -36.7574
\i (01:44:45) trapsize 133
\i (01:44:46) delete 
\i (01:44:47) pick grid -58.8933 -36.6588
\t (01:44:47) last pick:  -58.9026  -36.6522
\t (01:44:47) Connect Line "Mux_Pclk, Etch/Top"
\i (01:44:48) pick grid -58.5893 -37.0054
\t (01:44:48) last pick:  -58.5978  -37.0078
\t (01:44:48) Via "Mux_Pclk, Via16c8, (-58.6486 -36.8808)"
\i (01:44:48) pick grid -58.3574 -36.9174
\t (01:44:48) last pick:  -58.3692  -36.9062
\t (01:44:48) Connect Line "Mux_Pclk, Etch/3-Sig"
\i (01:44:48) prepopup -58.4027 -36.6508
\i (01:44:49) done 
\i (01:44:49) generaledit 
\i (01:44:49) zoom out 1 
\i (01:44:49) setwindow pcb
\i (01:44:49) zoom out -58.5200 -36.6908
\i (01:44:49) trapsize 267
\i (01:44:49) zoom out 1 
\i (01:44:49) setwindow pcb
\i (01:44:49) zoom out -58.5200 -36.6907
\i (01:44:49) trapsize 533
\i (01:44:49) zoom out 1 
\i (01:44:49) setwindow pcb
\i (01:44:49) zoom out -58.5200 -36.6907
\i (01:44:49) trapsize 1066
\i (01:44:49) zoom out 1 
\i (01:44:49) setwindow pcb
\i (01:44:49) zoom out -58.5200 -36.6908
\i (01:44:49) trapsize 2133
\i (01:44:50) zoom in 1 
\i (01:44:50) setwindow pcb
\i (01:44:50) zoom in -48.2823 -42.1509
\i (01:44:50) trapsize 1066
\i (01:44:50) zoom in 1 
\i (01:44:50) setwindow pcb
\i (01:44:50) zoom in -48.2822 -42.1508
\i (01:44:50) trapsize 533
\i (01:44:50) zoom in 1 
\i (01:44:50) setwindow pcb
\i (01:44:50) zoom in -48.2822 -42.1508
\i (01:44:50) trapsize 267
\i (01:44:51) zoom in 1 
\i (01:44:51) setwindow pcb
\i (01:44:51) zoom in -53.2198 -42.4493
\i (01:44:51) trapsize 133
\i (01:44:53) delete 
\i (01:44:54) pick grid -53.2597 -42.2627
\t (01:44:54) last pick:  -53.2638  -42.2656
\t (01:44:54) Connect Line "Mux_Pclk, Etch/Top"
\i (01:44:55) pick grid -53.3930 -42.5800
\t (01:44:55) last pick:  -53.3908  -42.5704
\t (01:44:55) Via "Mux_Pclk, Via16c8, (-53.4659 -42.4809)"
\i (01:44:55) pick grid -53.4544 -42.2120
\t (01:44:55) last pick:  -53.4670  -42.2148
\t (01:44:55) Connect Line "Mux_Pclk, Etch/6-Sig"
\i (01:44:56) prepopup -52.7558 -42.2387
\i (01:44:56) done 
\i (01:44:56) generaledit 
\i (01:44:58) zoom out 1 
\i (01:44:58) setwindow pcb
\i (01:44:58) zoom out -52.5932 -42.1560
\i (01:44:58) trapsize 267
\i (01:44:58) zoom out 1 
\i (01:44:58) setwindow pcb
\i (01:44:58) zoom out -52.5932 -42.1561
\i (01:44:58) trapsize 533
\i (01:44:58) roam start
\i (01:44:58) roam x 16
\i (01:44:58) roam y -16
\i (01:44:58) roam x 128
\i (01:44:58) roam y -96
\i (01:44:59) roam x 48
\i (01:44:59) roam y -64
\i (01:44:59) roam x 48
\i (01:44:59) roam y -80
\i (01:44:59) roam x 96
\i (01:44:59) roam y -112
\i (01:44:59) roam x 176
\i (01:44:59) roam y -160
\i (01:44:59) roam x 128
\i (01:44:59) roam y -160
\i (01:44:59) roam x 80
\i (01:44:59) roam y -96
\i (01:44:59) roam x 32
\i (01:44:59) roam y -64
\i (01:44:59) roam x 16
\i (01:44:59) roam y -32
\i (01:44:59) roam x 48
\i (01:44:59) roam y -32
\i (01:44:59) roam x 48
\i (01:44:59) roam y -16
\i (01:44:59) roam x 112
\i (01:44:59) roam y -48
\i (01:44:59) roam x 80
\i (01:44:59) roam y -48
\i (01:44:59) roam x 64
\i (01:44:59) roam y -16
\i (01:44:59) roam x 32
\i (01:44:59) roam y -16
\i (01:44:59) roam x 32
\i (01:44:59) roam y -16
\i (01:44:59) roam x 32
\i (01:44:59) roam y -32
\i (01:44:59) roam x 48
\i (01:44:59) roam y -48
\i (01:44:59) roam x 64
\i (01:44:59) roam y -64
\i (01:44:59) roam x 48
\i (01:44:59) roam y -64
\i (01:44:59) roam x 32
\i (01:44:59) roam y -48
\i (01:44:59) roam x 16
\i (01:44:59) roam y -32
\i (01:44:59) roam x 16
\i (01:44:59) roam y -32
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -32
\i (01:45:00) roam x 48
\i (01:45:00) roam y -48
\i (01:45:00) roam x 80
\i (01:45:00) roam y -80
\i (01:45:00) roam x 32
\i (01:45:00) roam y -32
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 32
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 32
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 32
\i (01:45:00) roam y -16
\i (01:45:00) roam x 48
\i (01:45:00) roam y -16
\i (01:45:00) roam x 48
\i (01:45:00) roam y -16
\i (01:45:00) roam x 48
\i (01:45:00) roam y -32
\i (01:45:00) roam x 48
\i (01:45:00) roam y -32
\i (01:45:00) roam x 64
\i (01:45:00) roam y -32
\i (01:45:00) roam x 64
\i (01:45:00) roam y -48
\i (01:45:00) roam x 64
\i (01:45:00) roam y -32
\i (01:45:00) roam x 32
\i (01:45:00) roam y -32
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:00) roam x 16
\i (01:45:00) roam y -16
\i (01:45:01) roam end
\i (01:45:02) zoom in 1 
\i (01:45:02) setwindow pcb
\i (01:45:02) zoom in -25.5512 -17.5750
\i (01:45:02) trapsize 267
\i (01:45:02) zoom in 1 
\i (01:45:02) setwindow pcb
\i (01:45:02) zoom in -25.5511 -17.5750
\i (01:45:02) trapsize 133
\i (01:45:04) delete 
\i (01:45:05) pick grid -26.0390 -17.3057
\t (01:45:05) last pick:  -26.0350  -17.2974
\t (01:45:05) Via "Mux_Pclk, Via16c8, (-26.1366 -17.1450)"
\i (01:45:05) pick grid -25.8763 -17.1831
\t (01:45:05) last pick:  -25.8826  -17.1704
\t (01:45:05) Connect Line "Mux_Pclk, Etch/Top"
\i (01:45:06) prepopup -25.8523 -17.3404
\i (01:45:06) done 
\i (01:45:06) generaledit 
\i (01:45:07) roam start
\i (01:45:07) roam x 64
\i (01:45:07) roam y -48
\i (01:45:07) roam x 48
\i (01:45:07) roam y -32
\i (01:45:07) roam x 48
\i (01:45:07) roam y -16
\i (01:45:07) roam x 48
\i (01:45:07) roam y -16
\i (01:45:07) roam x 96
\i (01:45:07) roam y -32
\i (01:45:07) roam x 112
\i (01:45:07) roam y -32
\i (01:45:07) roam x 64
\i (01:45:07) roam y -16
\i (01:45:07) roam x 32
\i (01:45:07) roam y -32
\i (01:45:07) roam x 48
\i (01:45:07) roam x 64
\i (01:45:07) roam y -32
\i (01:45:07) roam x 64
\i (01:45:07) roam y -64
\i (01:45:07) roam x 48
\i (01:45:07) roam y -32
\i (01:45:07) roam x 32
\i (01:45:07) roam y -32
\i (01:45:07) roam x 32
\i (01:45:07) roam y -16
\i (01:45:07) roam x 16
\i (01:45:07) roam y -32
\i (01:45:07) roam x 16
\i (01:45:07) roam y -32
\i (01:45:07) roam x 16
\i (01:45:07) roam y -32
\i (01:45:07) roam x 16
\i (01:45:07) roam y -32
\i (01:45:08) roam x 16
\i (01:45:08) roam y -32
\i (01:45:08) roam x 32
\i (01:45:08) roam y -48
\i (01:45:08) roam x 32
\i (01:45:08) roam y -48
\i (01:45:08) roam x 16
\i (01:45:08) roam y -16
\i (01:45:08) roam x 32
\i (01:45:08) roam y -48
\i (01:45:08) roam x 32
\i (01:45:08) roam y -16
\i (01:45:08) roam x 32
\i (01:45:08) roam y -32
\i (01:45:08) roam x 16
\i (01:45:08) roam y -16
\i (01:45:08) roam end
\i (01:45:09) pick grid -23.1171 -15.9460
\t (01:45:09) last pick:  -23.1140  -15.9512
\i (01:45:10) xdehilite 
\i (01:45:10) xNet Mux_Pclk 
\i (01:45:10) xname_flush 
\t (01:45:10) Net "Mux_Pclk" dehighlighted.
\i (01:45:10) done 
\i (01:45:10) generaledit 
\i (01:45:10) xhilite 
\i (01:45:11) xNet Mux_Hsync 
\i (01:45:11) xname_flush 
\i (01:45:11) trapsize 2202
\t (01:45:11) Net "Mux_Hsync" highlighted.
\i (01:45:11) done 
\i (01:45:11) generaledit 
\i (01:45:14) pick grid -87.2010 -39.8323
\t (01:45:14) last pick:  -87.1982  -39.8272
\i (01:45:15) zoom in 1 
\i (01:45:15) setwindow pcb
\i (01:45:15) zoom in -87.2010 -39.8323
\i (01:45:15) trapsize 1101
\i (01:45:15) zoom in 1 
\i (01:45:15) setwindow pcb
\i (01:45:15) zoom in -87.2010 -39.8323
\i (01:45:15) trapsize 551
\i (01:45:15) zoom in 1 
\i (01:45:15) setwindow pcb
\i (01:45:15) zoom in -87.2010 -39.8322
\i (01:45:15) trapsize 275
\i (01:45:16) roam start
\i (01:45:16) roam x 80
\i (01:45:16) roam y -48
\i (01:45:16) roam x 32
\i (01:45:16) roam x 32
\i (01:45:16) roam y -16
\i (01:45:16) roam x 48
\i (01:45:16) roam y -16
\i (01:45:17) roam end
\i (01:45:17) zoom in 1 
\i (01:45:17) setwindow pcb
\i (01:45:17) zoom in -82.2390 -38.2026
\i (01:45:17) trapsize 138
\i (01:45:17) zoom in 1 
\i (01:45:17) setwindow pcb
\i (01:45:17) zoom in -82.2418 -38.1971
\i (01:45:17) trapsize 69
\i (01:45:18) zoom out 1 
\i (01:45:18) setwindow pcb
\i (01:45:18) zoom out -82.2445 -38.1957
\i (01:45:18) trapsize 138
\i (01:45:19) delete 
\i (01:45:19) pick grid -82.9602 -37.7636
\t (01:45:19) last pick:  -82.9564  -37.7698
\t (01:45:19) Connect Line "Mux_Hsync, Etch/3-Sig"
\i (01:45:20) prepopup -82.8886 -38.0939
\i (01:45:20) done 
\i (01:45:20) generaledit 
\i (01:45:21) zoom out 1 
\i (01:45:21) setwindow pcb
\i (01:45:21) zoom out -82.8969 -38.1021
\i (01:45:21) trapsize 275
\i (01:45:21) zoom out 1 
\i (01:45:21) setwindow pcb
\i (01:45:21) zoom out -82.8968 -38.1021
\i (01:45:21) trapsize 551
\i (01:45:21) zoom out 1 
\i (01:45:21) setwindow pcb
\i (01:45:21) zoom out -82.8968 -38.1021
\i (01:45:21) trapsize 1101
\i (01:45:22) roam start
\i (01:45:22) roam x 80
\i (01:45:22) roam x 144
\i (01:45:22) roam y -32
\i (01:45:22) roam x 16
\i (01:45:22) roam x 32
\i (01:45:22) roam x 32
\i (01:45:22) roam x 48
\i (01:45:22) roam x 32
\i (01:45:22) roam x 32
\i (01:45:22) roam end
\i (01:45:23) zoom in 1 
\i (01:45:23) setwindow pcb
\i (01:45:23) zoom in -57.0572 -36.1595
\i (01:45:23) trapsize 551
\i (01:45:23) zoom in 1 
\i (01:45:23) setwindow pcb
\i (01:45:23) zoom in -57.0572 -36.1595
\i (01:45:23) trapsize 275
\i (01:45:23) zoom in 1 
\i (01:45:23) setwindow pcb
\i (01:45:23) zoom in -57.0682 -36.1649
\i (01:45:23) trapsize 138
\i (01:45:25) delete 
\i (01:45:26) pick grid -57.6160 -36.6603
\t (01:45:26) last pick:  -57.6072  -36.6522
\t (01:45:26) Connect Line "Mux_Hsync, Etch/Top"
\i (01:45:26) pick grid -57.3683 -36.7539
\t (01:45:26) last pick:  -57.3786  -36.7538
\t (01:45:26) Via "Mux_Hsync, Via16c8, (-57.4294 -36.8046)"
\i (01:45:27) pick grid -57.5637 -37.0264
\t (01:45:27) last pick:  -57.5564  -37.0332
\t (01:45:27) Connect Line "Mux_Hsync, Etch/Bottom"
\i (01:45:28) prepopup -57.9628 -36.7787
\i (01:45:28) done 
\i (01:45:28) generaledit 
\i (01:45:29) zoom out 1 
\i (01:45:29) setwindow pcb
\i (01:45:29) zoom out -58.1665 -36.7980
\i (01:45:29) trapsize 275
\i (01:45:29) zoom out 1 
\i (01:45:29) setwindow pcb
\i (01:45:29) zoom out -58.1664 -36.7979
\i (01:45:29) trapsize 551
\i (01:45:29) zoom out 1 
\i (01:45:29) setwindow pcb
\i (01:45:29) zoom out -58.1665 -36.7979
\i (01:45:29) trapsize 1101
\i (01:45:29) zoom out 1 
\i (01:45:29) setwindow pcb
\i (01:45:29) zoom out -56.1185 -41.2242
\i (01:45:29) trapsize 2202
\i (01:45:30) zoom in 1 
\i (01:45:30) setwindow pcb
\i (01:45:30) zoom in -55.1497 -44.8355
\i (01:45:30) trapsize 1101
\i (01:45:30) zoom in 1 
\i (01:45:30) setwindow pcb
\i (01:45:30) zoom in -55.1497 -44.8355
\i (01:45:30) trapsize 551
\i (01:45:30) zoom in 1 
\i (01:45:30) setwindow pcb
\i (01:45:30) zoom in -55.1497 -44.8355
\i (01:45:30) trapsize 275
\i (01:45:33) save 
\i (01:45:34) fillin yes 
\i (01:45:34) generaledit 
\i (01:45:35) drc update 
\t (01:45:35) Performing DRC...
\t (01:45:35) Multithreaded DRC update (8 threads).
\t (01:45:36) No DRC errors detected.
\i (01:45:36) generaledit 
\i (01:45:37) save 
\i (01:45:38) fillin yes 
\i (01:45:38) generaledit 
\i (01:45:40) exit 
\t (01:45:41)     Journal end - Wed Jun 25 19:33:53 2014
