--------------------------------------------------------------------------------
Release 14.6 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-06-08)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 3832 paths analyzed, 573 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.081ns.
--------------------------------------------------------------------------------

Paths for end point sq_c_anim/x_8 (SLICE_X3Y39.D2), 15 paths
--------------------------------------------------------------------------------
Slack (setup path):     4.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_3 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.017ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.455 - 0.484)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_3 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y17.BQ       Tcko                  0.408   display/v_count<4>
                                                       display/v_count_3
    SLICE_X4Y17.D2       net (fanout=11)       0.820   display/v_count<3>
    SLICE_X4Y17.D        Tilo                  0.205   display/v_count<4>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X3Y27.B4       net (fanout=10)       1.500   N35
    SLICE_X3Y27.B        Tilo                  0.259   sq_c_anim/y<3>
                                                       display/o_animate_rstpot_2
    SLICE_X3Y39.D2       net (fanout=16)       1.503   display/o_animate_rstpot2
    SLICE_X3Y39.CLK      Tas                   0.322   sq_c_anim/x<8>
                                                       sq_c_anim/x_8_dpot1
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      5.017ns (1.194ns logic, 3.823ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_7 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.025ns (0.455 - 0.480)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_7 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y17.BQ       Tcko                  0.447   display/v_count<9>
                                                       display/v_count_7
    SLICE_X4Y17.D1       net (fanout=14)       0.655   display/v_count<7>
    SLICE_X4Y17.D        Tilo                  0.205   display/v_count<4>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X3Y27.B4       net (fanout=10)       1.500   N35
    SLICE_X3Y27.B        Tilo                  0.259   sq_c_anim/y<3>
                                                       display/o_animate_rstpot_2
    SLICE_X3Y39.D2       net (fanout=16)       1.503   display/o_animate_rstpot2
    SLICE_X3Y39.CLK      Tas                   0.322   sq_c_anim/x<8>
                                                       sq_c_anim/x_8_dpot1
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      4.891ns (1.233ns logic, 3.658ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.095ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/h_count_0 (FF)
  Destination:          sq_c_anim/x_8 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.853ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.455 - 0.472)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/h_count_0 to sq_c_anim/x_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y23.AQ       Tcko                  0.391   display/h_count<0>
                                                       display/h_count_0
    SLICE_X4Y17.D4       net (fanout=8)        0.673   display/h_count<0>
    SLICE_X4Y17.D        Tilo                  0.205   display/v_count<4>
                                                       display/GND_2_o_GND_2_o_equal_15_o<9>_SW1
    SLICE_X3Y27.B4       net (fanout=10)       1.500   N35
    SLICE_X3Y27.B        Tilo                  0.259   sq_c_anim/y<3>
                                                       display/o_animate_rstpot_2
    SLICE_X3Y39.D2       net (fanout=16)       1.503   display/o_animate_rstpot2
    SLICE_X3Y39.CLK      Tas                   0.322   sq_c_anim/x<8>
                                                       sq_c_anim/x_8_dpot1
                                                       sq_c_anim/x_8
    -------------------------------------------------  ---------------------------
    Total                                      4.853ns (1.177ns logic, 3.676ns route)
                                                       (24.3% logic, 75.7% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/y_7 (SLICE_X13Y25.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_a_anim/y_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.906ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.246 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_a_anim/y_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.AQ       Tcko                  0.408   display/v_count<0>
                                                       display/v_count_0
    SLICE_X7Y18.B2       net (fanout=8)        0.752   display/v_count<0>
    SLICE_X7Y18.B        Tilo                  0.259   sq_b_anim/y_dir_glue_set
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X13Y31.D1      net (fanout=15)       2.057   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X13Y31.D       Tilo                  0.259   sq_a_anim/y<8>
                                                       sq_a_anim/_n00801
    SLICE_X13Y25.SR      net (fanout=5)        0.725   sq_a_anim/_n0080
    SLICE_X13Y25.CLK     Tsrck                 0.446   sq_a_anim/y<7>
                                                       sq_a_anim/y_7
    -------------------------------------------------  ---------------------------
    Total                                      4.906ns (1.372ns logic, 3.534ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.100ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_a_anim/y_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.814ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_a_anim/y_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y17.AQ       Tcko                  0.408   display/v_count<4>
                                                       display/v_count_1
    SLICE_X7Y18.B1       net (fanout=8)        0.660   display/v_count<1>
    SLICE_X7Y18.B        Tilo                  0.259   sq_b_anim/y_dir_glue_set
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X13Y31.D1      net (fanout=15)       2.057   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X13Y31.D       Tilo                  0.259   sq_a_anim/y<8>
                                                       sq_a_anim/_n00801
    SLICE_X13Y25.SR      net (fanout=5)        0.725   sq_a_anim/_n0080
    SLICE_X13Y25.CLK     Tsrck                 0.446   sq_a_anim/y<7>
                                                       sq_a_anim/y_7
    -------------------------------------------------  ---------------------------
    Total                                      4.814ns (1.372ns logic, 3.442ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.271ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_a_anim/y_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.643ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_a_anim/y_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y17.AMUX     Tshcko                0.455   display/v_count<4>
                                                       display/v_count_2
    SLICE_X7Y18.B5       net (fanout=8)        0.442   display/v_count<2>
    SLICE_X7Y18.B        Tilo                  0.259   sq_b_anim/y_dir_glue_set
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X13Y31.D1      net (fanout=15)       2.057   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X13Y31.D       Tilo                  0.259   sq_a_anim/y<8>
                                                       sq_a_anim/_n00801
    SLICE_X13Y25.SR      net (fanout=5)        0.725   sq_a_anim/_n0080
    SLICE_X13Y25.CLK     Tsrck                 0.446   sq_a_anim/y<7>
                                                       sq_a_anim/y_7
    -------------------------------------------------  ---------------------------
    Total                                      4.643ns (1.419ns logic, 3.224ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------

Paths for end point sq_a_anim/y_1 (SLICE_X12Y25.SR), 21 paths
--------------------------------------------------------------------------------
Slack (setup path):     5.011ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_0 (FF)
  Destination:          sq_a_anim/y_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.904ns (Levels of Logic = 2)
  Clock Path Skew:      -0.050ns (0.246 - 0.296)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_0 to sq_a_anim/y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y18.AQ       Tcko                  0.408   display/v_count<0>
                                                       display/v_count_0
    SLICE_X7Y18.B2       net (fanout=8)        0.752   display/v_count<0>
    SLICE_X7Y18.B        Tilo                  0.259   sq_b_anim/y_dir_glue_set
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X13Y31.D1      net (fanout=15)       2.057   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X13Y31.D       Tilo                  0.259   sq_a_anim/y<8>
                                                       sq_a_anim/_n00801
    SLICE_X12Y25.SR      net (fanout=5)        0.725   sq_a_anim/_n0080
    SLICE_X12Y25.CLK     Tsrck                 0.444   sq_a_anim/y<3>
                                                       sq_a_anim/y_1
    -------------------------------------------------  ---------------------------
    Total                                      4.904ns (1.370ns logic, 3.534ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.102ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_1 (FF)
  Destination:          sq_a_anim/y_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.812ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_1 to sq_a_anim/y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y17.AQ       Tcko                  0.408   display/v_count<4>
                                                       display/v_count_1
    SLICE_X7Y18.B1       net (fanout=8)        0.660   display/v_count<1>
    SLICE_X7Y18.B        Tilo                  0.259   sq_b_anim/y_dir_glue_set
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X13Y31.D1      net (fanout=15)       2.057   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X13Y31.D       Tilo                  0.259   sq_a_anim/y<8>
                                                       sq_a_anim/_n00801
    SLICE_X12Y25.SR      net (fanout=5)        0.725   sq_a_anim/_n0080
    SLICE_X12Y25.CLK     Tsrck                 0.444   sq_a_anim/y<3>
                                                       sq_a_anim/y_1
    -------------------------------------------------  ---------------------------
    Total                                      4.812ns (1.370ns logic, 3.442ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     5.273ns (requirement - (data path - clock path skew + uncertainty))
  Source:               display/v_count_2 (FF)
  Destination:          sq_a_anim/y_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.641ns (Levels of Logic = 2)
  Clock Path Skew:      -0.051ns (0.246 - 0.297)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: display/v_count_2 to sq_a_anim/y_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y17.AMUX     Tshcko                0.455   display/v_count<4>
                                                       display/v_count_2
    SLICE_X7Y18.B5       net (fanout=8)        0.442   display/v_count<2>
    SLICE_X7Y18.B        Tilo                  0.259   sq_b_anim/y_dir_glue_set
                                                       display/Mmux_v_count[9]_v_count[9]_mux_28_OUT4111
    SLICE_X13Y31.D1      net (fanout=15)       2.057   display/Mmux_v_count[9]_v_count[9]_mux_28_OUT411
    SLICE_X13Y31.D       Tilo                  0.259   sq_a_anim/y<8>
                                                       sq_a_anim/_n00801
    SLICE_X12Y25.SR      net (fanout=5)        0.725   sq_a_anim/_n0080
    SLICE_X12Y25.CLK     Tsrck                 0.444   sq_a_anim/y<3>
                                                       sq_a_anim/y_1
    -------------------------------------------------  ---------------------------
    Total                                      4.641ns (1.417ns logic, 3.224ns route)
                                                       (30.5% logic, 69.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point cnt_13 (SLICE_X7Y17.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.436ns (requirement - (clock path skew + uncertainty - data path))
  Source:               cnt_13 (FF)
  Destination:          cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.436ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: cnt_13 to cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y17.AQ       Tcko                  0.198   cnt_15
                                                       cnt_13
    SLICE_X7Y17.A6       net (fanout=2)        0.023   cnt_13
    SLICE_X7Y17.CLK      Tah         (-Th)    -0.215   cnt_15
                                                       Madd_n0070_xor<14>11_INV_0
                                                       cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.436ns (0.413ns logic, 0.023ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/x_dir (SLICE_X9Y28.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/x_dir (FF)
  Destination:          sq_b_anim/x_dir (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/x_dir to sq_b_anim/x_dir
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y28.DQ       Tcko                  0.198   sq_b_anim/x_dir
                                                       sq_b_anim/x_dir
    SLICE_X9Y28.D6       net (fanout=10)       0.025   sq_b_anim/x_dir
    SLICE_X9Y28.CLK      Tah         (-Th)    -0.215   sq_b_anim/x_dir
                                                       sq_b_anim/x_dir_glue_rst
                                                       sq_b_anim/x_dir
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Paths for end point sq_b_anim/y_7 (SLICE_X8Y16.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sq_b_anim/y_7 (FF)
  Destination:          sq_b_anim/y_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 10.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sq_b_anim/y_7 to sq_b_anim/y_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X8Y16.DQ       Tcko                  0.200   sq_b_anim/y<7>
                                                       sq_b_anim/y_7
    SLICE_X8Y16.D6       net (fanout=9)        0.053   sq_b_anim/y<7>
    SLICE_X8Y16.CLK      Tah         (-Th)    -0.190   sq_b_anim/y<7>
                                                       sq_b_anim/y_7_dpot1
                                                       sq_b_anim/y_7
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.390ns logic, 0.053ns route)
                                                       (88.0% logic, 12.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 8.270ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_1/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.570ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: display/h_count<3>/CLK
  Logical resource: display/h_count_2/CK
  Location pin: SLICE_X4Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.081|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 3832 paths, 0 nets, and 912 connections

Design statistics:
   Minimum period:   5.081ns{1}   (Maximum frequency: 196.812MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Feb 24 13:33:08 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



