// Seed: 3891817922
module module_0 (
    input tri1 id_0,
    input tri id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    output tri0 id_5,
    output wire id_6,
    output wire id_7,
    input tri0 id_8,
    input supply1 id_9,
    input tri0 id_10
);
endmodule
module module_1 (
    input  wand id_0,
    output tri1 id_1,
    input  tri1 id_2
);
  assign id_1 = -1;
  and primCall (id_1, id_2, id_0);
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_0,
      id_2,
      id_1,
      id_1,
      id_1,
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_3 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input wor id_1,
    input tri id_2,
    input supply0 id_3,
    input supply0 id_4,
    output supply1 id_5,
    input supply1 id_6,
    input tri0 id_7
    , id_14,
    input tri id_8,
    output supply1 id_9,
    output tri id_10,
    input supply0 id_11,
    input supply0 id_12
);
  assign id_9 = -1;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_6,
      id_7,
      id_8,
      id_9,
      id_10,
      id_5,
      id_4,
      id_2,
      id_12
  );
  assign modCall_1.id_9 = 0;
  wire id_15;
  ;
endmodule
