

================================================================
== Vitis HLS Report for 'matrixmul'
================================================================
* Date:           Sat Jul 19 17:21:14 2025

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MM_ColPipeline
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.425 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |       31|       31|  0.310 us|  0.310 us|   27|   27|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |           |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Row_Col  |       29|       29|         6|          3|          1|     9|       yes|
        +-----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     2|       -|       -|    -|
|Expression       |        -|     -|       0|     133|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     0|       0|      40|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|     141|    -|
|Register         |        -|     -|      29|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     2|      29|     314|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +---------------------+------------------+---------+----+---+----+-----+
    |       Instance      |      Module      | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------+------------------+---------+----+---+----+-----+
    |mul_8s_8s_16_1_1_U1  |mul_8s_8s_16_1_1  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+
    |Total                |                  |        0|   0|  0|  40|    0|
    +---------------------+------------------+---------+----+---+----+-----+

    * DSP: 
    +---------------------------------+------------------------------+--------------+
    |             Instance            |            Module            |  Expression  |
    +---------------------------------+------------------------------+--------------+
    |mac_muladd_8s_8s_16ns_16_4_1_U3  |mac_muladd_8s_8s_16ns_16_4_1  |  i0 + i1 * i2|
    |mac_muladd_8s_8s_16s_16_4_1_U2   |mac_muladd_8s_8s_16s_16_4_1   |  i0 + i1 * i2|
    +---------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln19_1_fu_313_p2   |         +|   0|  0|  12|           4|           1|
    |add_ln19_fu_182_p2     |         +|   0|  0|   9|           2|           1|
    |add_ln26_1_fu_270_p2   |         +|   0|  0|  10|           3|           2|
    |add_ln26_2_fu_237_p2   |         +|   0|  0|  12|           4|           3|
    |add_ln28_fu_300_p2     |         +|   0|  0|  12|           4|           4|
    |empty_5_fu_253_p2      |         +|   0|  0|  12|           4|           1|
    |empty_6_fu_222_p2      |         +|   0|  0|  12|           4|           2|
    |j_fu_308_p2            |         +|   0|  0|   9|           2|           1|
    |empty_fu_216_p2        |         -|   0|  0|  12|           4|           4|
    |ap_condition_178       |       and|   0|  0|   2|           1|           1|
    |ap_condition_387       |       and|   0|  0|   2|           1|           1|
    |ap_condition_392       |       and|   0|  0|   2|           1|           1|
    |icmp_ln19_fu_325_p2    |      icmp|   0|  0|  12|           4|           5|
    |icmp_ln21_fu_319_p2    |      icmp|   0|  0|   9|           2|           2|
    |i_fu_196_p3            |    select|   0|  0|   2|           1|           2|
    |select_ln19_fu_188_p3  |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 133|          43|          34|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------+----+-----------+-----+-----------+
    |                 Name                | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------+----+-----------+-----+-----------+
    |a_Addr_A_orig                        |  20|          4|   32|        128|
    |ap_NS_fsm                            |  20|          4|    1|          4|
    |ap_done_int                          |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0              |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg     |   9|          2|    1|          2|
    |ap_phi_mux_icmp_ln214_phi_fu_154_p4  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i2_load             |   9|          2|    2|          4|
    |ap_sig_allocacmp_j3_load             |   9|          2|    2|          4|
    |b_Addr_A_orig                        |  20|          4|   32|        128|
    |i2_fu_72                             |   9|          2|    2|          4|
    |indvar_flatten1_fu_68                |   9|          2|    4|          8|
    |j3_fu_76                             |   9|          2|    2|          4|
    +-------------------------------------+----+-----------+-----+-----------+
    |Total                                | 141|         30|   81|        292|
    +-------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |add_ln28_reg_461                  |  4|   0|    4|          0|
    |ap_CS_fsm                         |  3|   0|    3|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    |empty_reg_404                     |  4|   0|    4|          0|
    |i2_fu_72                          |  2|   0|    2|          0|
    |icmp_ln19_reg_476                 |  1|   0|    1|          0|
    |icmp_ln21_reg_471                 |  1|   0|    1|          0|
    |indvar_flatten1_fu_68             |  4|   0|    4|          0|
    |j3_fu_76                          |  2|   0|    2|          0|
    |select_ln19_reg_397               |  2|   0|    2|          0|
    |zext_ln26_reg_416                 |  2|   0|    4|          2|
    +----------------------------------+---+----+-----+-----------+
    |Total                             | 29|   0|   31|          2|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|     matrixmul|  return value|
|a_Addr_A      |  out|   32|        bram|             a|         array|
|a_EN_A        |  out|    1|        bram|             a|         array|
|a_WEN_A       |  out|    1|        bram|             a|         array|
|a_Din_A       |  out|    8|        bram|             a|         array|
|a_Dout_A      |   in|    8|        bram|             a|         array|
|a_Clk_A       |  out|    1|        bram|             a|         array|
|a_Rst_A       |  out|    1|        bram|             a|         array|
|b_Addr_A      |  out|   32|        bram|             b|         array|
|b_EN_A        |  out|    1|        bram|             b|         array|
|b_WEN_A       |  out|    1|        bram|             b|         array|
|b_Din_A       |  out|    8|        bram|             b|         array|
|b_Dout_A      |   in|    8|        bram|             b|         array|
|b_Clk_A       |  out|    1|        bram|             b|         array|
|b_Rst_A       |  out|    1|        bram|             b|         array|
|res_address0  |  out|    4|   ap_memory|           res|         array|
|res_ce0       |  out|    1|   ap_memory|           res|         array|
|res_we0       |  out|    1|   ap_memory|           res|         array|
|res_d0        |  out|   16|   ap_memory|           res|         array|
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 6


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 3, D = 6, States = { 1 2 3 4 5 6 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.42>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten1 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i2 = alloca i32 1"   --->   Operation 10 'alloca' 'i2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%j3 = alloca i32 1"   --->   Operation 11 'alloca' 'j3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%spectopmodule_ln4 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2" [../files/matrixmul.cpp:4]   --->   Operation 12 'spectopmodule' 'spectopmodule_ln4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %a, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %a, i64 666, i64 207, i64 4294967295"   --->   Operation 14 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %a"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %b, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i8 %b, i64 666, i64 207, i64 4294967295"   --->   Operation 17 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %b"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %res, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %res"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %j3"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 22 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 0, i2 %i2"   --->   Operation 22 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 23 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %indvar_flatten1"   --->   Operation 23 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 24 [1/1] (0.42ns)   --->   "%br_ln0 = br void %for.inc25"   --->   Operation 24 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%icmp_ln214 = phi i1 0, void %entry, i1 %icmp_ln21, void %for.inc25" [../files/matrixmul.cpp:21]   --->   Operation 25 'phi' 'icmp_ln214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%i2_load = load i2 %i2" [../files/matrixmul.cpp:19]   --->   Operation 26 'load' 'i2_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j3_load = load i2 %j3" [../files/matrixmul.cpp:19]   --->   Operation 27 'load' 'j3_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.54ns)   --->   "%add_ln19 = add i2 %i2_load, i2 1" [../files/matrixmul.cpp:19]   --->   Operation 28 'add' 'add_ln19' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.17ns)   --->   "%select_ln19 = select i1 %icmp_ln214, i2 0, i2 %j3_load" [../files/matrixmul.cpp:19]   --->   Operation 29 'select' 'select_ln19' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.17ns)   --->   "%i = select i1 %icmp_ln214, i2 %add_ln19, i2 %i2_load" [../files/matrixmul.cpp:19]   --->   Operation 30 'select' 'i' <Predicate = true> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%select_ln19_1_cast = zext i2 %i" [../files/matrixmul.cpp:19]   --->   Operation 31 'zext' 'select_ln19_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%p_shl = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i2.i2, i2 %i, i2 0" [../files/matrixmul.cpp:19]   --->   Operation 32 'bitconcatenate' 'p_shl' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%empty = sub i4 %p_shl, i4 %select_ln19_1_cast" [../files/matrixmul.cpp:19]   --->   Operation 33 'sub' 'empty' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.79ns)   --->   "%empty_6 = add i4 %empty, i4 2" [../files/matrixmul.cpp:19]   --->   Operation 34 'add' 'empty_6' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%p_cast7 = zext i4 %empty_6" [../files/matrixmul.cpp:19]   --->   Operation 35 'zext' 'p_cast7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%a_addr_2 = getelementptr i8 %a, i64 0, i64 %p_cast7" [../files/matrixmul.cpp:19]   --->   Operation 36 'getelementptr' 'a_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [2/2] (0.67ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../files/matrixmul.cpp:19]   --->   Operation 37 'load' 'a_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i2 %select_ln19" [../files/matrixmul.cpp:26]   --->   Operation 38 'zext' 'zext_ln26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.79ns)   --->   "%add_ln26_2 = add i4 %zext_ln26, i4 6" [../files/matrixmul.cpp:26]   --->   Operation 39 'add' 'add_ln26_2' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 40 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%b_addr_2 = getelementptr i8 %b, i64 0, i64 %zext_ln26_3" [../files/matrixmul.cpp:26]   --->   Operation 41 'getelementptr' 'b_addr_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [2/2] (0.67ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 42 'load' 'b_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln19 = store i2 %i, i2 %i2" [../files/matrixmul.cpp:19]   --->   Operation 43 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.67>
ST_2 : Operation 44 [1/1] (0.79ns)   --->   "%empty_5 = add i4 %empty, i4 1" [../files/matrixmul.cpp:19]   --->   Operation 44 'add' 'empty_5' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%p_cast6 = zext i4 %empty_5" [../files/matrixmul.cpp:19]   --->   Operation 45 'zext' 'p_cast6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%a_addr_1 = getelementptr i8 %a, i64 0, i64 %p_cast6" [../files/matrixmul.cpp:19]   --->   Operation 46 'getelementptr' 'a_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [2/2] (0.67ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../files/matrixmul.cpp:19]   --->   Operation 47 'load' 'a_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 48 [1/2] (0.67ns)   --->   "%a_load_2 = load i4 %a_addr_2" [../files/matrixmul.cpp:19]   --->   Operation 48 'load' 'a_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%conv_2 = sext i8 %a_load_2" [../files/matrixmul.cpp:19]   --->   Operation 49 'sext' 'conv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %select_ln19" [../files/matrixmul.cpp:26]   --->   Operation 50 'zext' 'zext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%add_ln26_1 = add i3 %zext_ln26_1, i3 3" [../files/matrixmul.cpp:26]   --->   Operation 51 'add' 'add_ln26_1' <Predicate = true> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i3 %add_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 52 'zext' 'zext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%b_addr_1 = getelementptr i8 %b, i64 0, i64 %zext_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 53 'getelementptr' 'b_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (0.67ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 54 'load' 'b_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 55 [1/2] (0.67ns)   --->   "%b_load_2 = load i4 %b_addr_2" [../files/matrixmul.cpp:26]   --->   Operation 55 'load' 'b_load_2' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln26_2 = sext i8 %b_load_2" [../files/matrixmul.cpp:26]   --->   Operation 56 'sext' 'sext_ln26_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [3/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 57 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 1.67>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%indvar_flatten1_load = load i4 %indvar_flatten1" [../files/matrixmul.cpp:19]   --->   Operation 58 'load' 'indvar_flatten1_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%p_cast = zext i4 %empty" [../files/matrixmul.cpp:19]   --->   Operation 59 'zext' 'p_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%a_addr = getelementptr i8 %a, i64 0, i64 %p_cast" [../files/matrixmul.cpp:19]   --->   Operation 60 'getelementptr' 'a_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [2/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:19]   --->   Operation 61 'load' 'a_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 62 [1/2] (0.67ns)   --->   "%a_load_1 = load i4 %a_addr_1" [../files/matrixmul.cpp:19]   --->   Operation 62 'load' 'a_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%conv_1 = sext i8 %a_load_1" [../files/matrixmul.cpp:19]   --->   Operation 63 'sext' 'conv_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %select_ln19" [../files/matrixmul.cpp:21]   --->   Operation 64 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%b_addr = getelementptr i8 %b, i64 0, i64 %zext_ln21" [../files/matrixmul.cpp:26]   --->   Operation 65 'getelementptr' 'b_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.79ns)   --->   "%add_ln28 = add i4 %empty, i4 %zext_ln26" [../files/matrixmul.cpp:28]   --->   Operation 66 'add' 'add_ln28' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [2/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 67 'load' 'b_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 68 [1/2] (0.67ns)   --->   "%b_load_1 = load i4 %b_addr_1" [../files/matrixmul.cpp:26]   --->   Operation 68 'load' 'b_load_1' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%sext_ln26_1 = sext i8 %b_load_1" [../files/matrixmul.cpp:26]   --->   Operation 69 'sext' 'sext_ln26_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [3/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 70 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [2/3] (0.99ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 71 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 72 [1/1] (0.54ns)   --->   "%j = add i2 %select_ln19, i2 1" [../files/matrixmul.cpp:21]   --->   Operation 72 'add' 'j' <Predicate = true> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 73 [1/1] (0.79ns)   --->   "%add_ln19_1 = add i4 %indvar_flatten1_load, i4 1" [../files/matrixmul.cpp:19]   --->   Operation 73 'add' 'add_ln19_1' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 74 [1/1] (0.54ns)   --->   "%icmp_ln21 = icmp_eq  i2 %j, i2 3" [../files/matrixmul.cpp:21]   --->   Operation 74 'icmp' 'icmp_ln21' <Predicate = true> <Delay = 0.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 75 [1/1] (0.79ns)   --->   "%icmp_ln19 = icmp_eq  i4 %indvar_flatten1_load, i4 8" [../files/matrixmul.cpp:19]   --->   Operation 75 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.42ns)   --->   "%store_ln21 = store i2 %j, i2 %j3" [../files/matrixmul.cpp:21]   --->   Operation 76 'store' 'store_ln21' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 77 [1/1] (0.42ns)   --->   "%store_ln19 = store i4 %add_ln19_1, i4 %indvar_flatten1" [../files/matrixmul.cpp:19]   --->   Operation 77 'store' 'store_ln19' <Predicate = true> <Delay = 0.42>
ST_3 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln19 = br i1 %icmp_ln19, void %for.inc25, void %for.end27" [../files/matrixmul.cpp:19]   --->   Operation 78 'br' 'br_ln19' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.97>
ST_4 : Operation 79 [1/2] (0.67ns)   --->   "%a_load = load i4 %a_addr" [../files/matrixmul.cpp:19]   --->   Operation 79 'load' 'a_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%conv = sext i8 %a_load" [../files/matrixmul.cpp:19]   --->   Operation 80 'sext' 'conv' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 81 [1/2] (0.67ns)   --->   "%b_load = load i4 %b_addr" [../files/matrixmul.cpp:26]   --->   Operation 81 'load' 'b_load' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM_1P">   --->   Core 87 'RAM_1P' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 8> <Depth = 9> <RAM>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i8 %b_load" [../files/matrixmul.cpp:26]   --->   Operation 82 'sext' 'sext_ln26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (1.65ns)   --->   "%mul_ln26 = mul i16 %sext_ln26, i16 %conv" [../files/matrixmul.cpp:26]   --->   Operation 83 'mul' 'mul_ln26' <Predicate = true> <Delay = 1.65> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 84 [2/3] (0.99ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 84 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 85 [1/3] (0.00ns) (grouped into DSP with root node add_ln26)   --->   "%mul_ln26_2 = mul i16 %sext_ln26_2, i16 %conv_2" [../files/matrixmul.cpp:26]   --->   Operation 85 'mul' 'mul_ln26_2' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 86 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 86 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 87 [1/3] (0.00ns) (grouped into DSP with root node tmp)   --->   "%mul_ln26_1 = mul i16 %sext_ln26_1, i16 %conv_1" [../files/matrixmul.cpp:26]   --->   Operation 87 'mul' 'mul_ln26_1' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 88 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln26 = add i16 %mul_ln26, i16 %mul_ln26_2" [../files/matrixmul.cpp:26]   --->   Operation 88 'add' 'add_ln26' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 89 [2/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i16 %add_ln26, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 89 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 1.32>
ST_6 : Operation 90 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @Row_Col_str"   --->   Operation 90 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 91 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9, i64 9, i64 9"   --->   Operation 91 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 92 [1/1] (0.00ns)   --->   "%zext_ln28 = zext i4 %add_ln28" [../files/matrixmul.cpp:28]   --->   Operation 92 'zext' 'zext_ln28' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%res_addr = getelementptr i16 %res, i64 0, i64 %zext_ln28" [../files/matrixmul.cpp:28]   --->   Operation 93 'getelementptr' 'res_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [/home/jam/Downloads/HLS_Erosion_dilation/vitis_workspace/MM_ColPipeline/hls_config.cfg:15]   --->   Operation 94 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/2] (0.64ns) (root node of the DSP)   --->   "%tmp = add i16 %add_ln26, i16 %mul_ln26_1" [../files/matrixmul.cpp:26]   --->   Operation 95 'add' 'tmp' <Predicate = true> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 124 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : '' 'add' 'sub' 'mul' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 96 [1/1] (0.67ns)   --->   "%store_ln28 = store i16 %tmp, i4 %res_addr" [../files/matrixmul.cpp:28]   --->   Operation 96 'store' 'store_ln28' <Predicate = true> <Delay = 0.67> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 0.67> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 9> <RAM>
ST_6 : Operation 97 [1/1] (0.42ns)   --->   "%ret_ln31 = ret" [../files/matrixmul.cpp:31]   --->   Operation 97 'ret' 'ret_ln31' <Predicate = (icmp_ln19)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ b]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=bram:ce=0
Port [ res]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten1       (alloca           ) [ 0111000]
i2                    (alloca           ) [ 0100000]
j3                    (alloca           ) [ 0111000]
spectopmodule_ln4     (spectopmodule    ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specmemcore_ln0       (specmemcore      ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
specinterface_ln0     (specinterface    ) [ 0000000]
specbitsmap_ln0       (specbitsmap      ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
store_ln0             (store            ) [ 0000000]
br_ln0                (br               ) [ 0000000]
icmp_ln214            (phi              ) [ 0100000]
i2_load               (load             ) [ 0000000]
j3_load               (load             ) [ 0000000]
add_ln19              (add              ) [ 0000000]
select_ln19           (select           ) [ 0011000]
i                     (select           ) [ 0000000]
select_ln19_1_cast    (zext             ) [ 0000000]
p_shl                 (bitconcatenate   ) [ 0000000]
empty                 (sub              ) [ 0011000]
empty_6               (add              ) [ 0000000]
p_cast7               (zext             ) [ 0000000]
a_addr_2              (getelementptr    ) [ 0010000]
zext_ln26             (zext             ) [ 0011000]
add_ln26_2            (add              ) [ 0000000]
zext_ln26_3           (zext             ) [ 0000000]
b_addr_2              (getelementptr    ) [ 0010000]
store_ln19            (store            ) [ 0000000]
empty_5               (add              ) [ 0000000]
p_cast6               (zext             ) [ 0000000]
a_addr_1              (getelementptr    ) [ 0001000]
a_load_2              (load             ) [ 0000000]
conv_2                (sext             ) [ 0101100]
zext_ln26_1           (zext             ) [ 0000000]
add_ln26_1            (add              ) [ 0000000]
zext_ln26_2           (zext             ) [ 0000000]
b_addr_1              (getelementptr    ) [ 0001000]
b_load_2              (load             ) [ 0000000]
sext_ln26_2           (sext             ) [ 0101100]
indvar_flatten1_load  (load             ) [ 0000000]
p_cast                (zext             ) [ 0000000]
a_addr                (getelementptr    ) [ 0100100]
a_load_1              (load             ) [ 0000000]
conv_1                (sext             ) [ 0110110]
zext_ln21             (zext             ) [ 0000000]
b_addr                (getelementptr    ) [ 0100100]
add_ln28              (add              ) [ 0111111]
b_load_1              (load             ) [ 0000000]
sext_ln26_1           (sext             ) [ 0110110]
j                     (add              ) [ 0000000]
add_ln19_1            (add              ) [ 0000000]
icmp_ln21             (icmp             ) [ 0101000]
icmp_ln19             (icmp             ) [ 0111111]
store_ln21            (store            ) [ 0000000]
store_ln19            (store            ) [ 0000000]
br_ln19               (br               ) [ 0101000]
a_load                (load             ) [ 0000000]
conv                  (sext             ) [ 0000000]
b_load                (load             ) [ 0000000]
sext_ln26             (sext             ) [ 0000000]
mul_ln26              (mul              ) [ 0010010]
mul_ln26_2            (mul              ) [ 0010010]
mul_ln26_1            (mul              ) [ 0001001]
add_ln26              (add              ) [ 0001001]
specloopname_ln0      (specloopname     ) [ 0000000]
speclooptripcount_ln0 (speclooptripcount) [ 0000000]
zext_ln28             (zext             ) [ 0000000]
res_addr              (getelementptr    ) [ 0000000]
specpipeline_ln15     (specpipeline     ) [ 0000000]
tmp                   (add              ) [ 0000000]
store_ln28            (store            ) [ 0000000]
ret_ln31              (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="a">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="a"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="b">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="b"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="res">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="res"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Col_str"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten1_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten1/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="i2_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="1" slack="0"/>
<pin id="74" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i2/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="j3_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="1" slack="0"/>
<pin id="78" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="a_addr_2_gep_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="8" slack="0"/>
<pin id="82" dir="0" index="1" bw="1" slack="0"/>
<pin id="83" dir="0" index="2" bw="4" slack="0"/>
<pin id="84" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_2/1 "/>
</bind>
</comp>

<comp id="87" class="1004" name="grp_access_fu_87">
<pin_list>
<pin id="88" dir="0" index="0" bw="4" slack="0"/>
<pin id="89" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="90" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="91" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="a_load_2/1 a_load_1/2 a_load/3 "/>
</bind>
</comp>

<comp id="93" class="1004" name="b_addr_2_gep_fu_93">
<pin_list>
<pin id="94" dir="0" index="0" bw="8" slack="0"/>
<pin id="95" dir="0" index="1" bw="1" slack="0"/>
<pin id="96" dir="0" index="2" bw="4" slack="0"/>
<pin id="97" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_2/1 "/>
</bind>
</comp>

<comp id="100" class="1004" name="grp_access_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="4" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="103" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="104" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="b_load_2/1 b_load_1/2 b_load/3 "/>
</bind>
</comp>

<comp id="106" class="1004" name="a_addr_1_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="4" slack="0"/>
<pin id="110" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr_1/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="b_addr_1_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="8" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="3" slack="0"/>
<pin id="118" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr_1/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="a_addr_gep_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="8" slack="0"/>
<pin id="124" dir="0" index="1" bw="1" slack="0"/>
<pin id="125" dir="0" index="2" bw="4" slack="0"/>
<pin id="126" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="a_addr/3 "/>
</bind>
</comp>

<comp id="130" class="1004" name="b_addr_gep_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="8" slack="0"/>
<pin id="132" dir="0" index="1" bw="1" slack="0"/>
<pin id="133" dir="0" index="2" bw="2" slack="0"/>
<pin id="134" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="b_addr/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="res_addr_gep_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="1" slack="0"/>
<pin id="141" dir="0" index="2" bw="4" slack="0"/>
<pin id="142" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="res_addr/6 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln28_access_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="16" slack="0"/>
<pin id="148" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="149" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln28/6 "/>
</bind>
</comp>

<comp id="151" class="1005" name="icmp_ln214_reg_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="153" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln214 (phireg) "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln214_phi_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="1" slack="1"/>
<pin id="158" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="159" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="icmp_ln214/1 "/>
</bind>
</comp>

<comp id="161" class="1004" name="store_ln0_store_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="1" slack="0"/>
<pin id="163" dir="0" index="1" bw="2" slack="0"/>
<pin id="164" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="166" class="1004" name="store_ln0_store_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="1" slack="0"/>
<pin id="168" dir="0" index="1" bw="2" slack="0"/>
<pin id="169" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="171" class="1004" name="store_ln0_store_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="4" slack="0"/>
<pin id="174" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="176" class="1004" name="i2_load_load_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="2" slack="0"/>
<pin id="178" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i2_load/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="j3_load_load_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="2" slack="0"/>
<pin id="181" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j3_load/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="add_ln19_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="2" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="select_ln19_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="0" index="1" bw="2" slack="0"/>
<pin id="191" dir="0" index="2" bw="2" slack="0"/>
<pin id="192" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln19/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="i_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="0" index="1" bw="2" slack="0"/>
<pin id="199" dir="0" index="2" bw="2" slack="0"/>
<pin id="200" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="select_ln19_1_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="2" slack="0"/>
<pin id="206" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="select_ln19_1_cast/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="p_shl_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="4" slack="0"/>
<pin id="210" dir="0" index="1" bw="2" slack="0"/>
<pin id="211" dir="0" index="2" bw="1" slack="0"/>
<pin id="212" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="empty_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="4" slack="0"/>
<pin id="218" dir="0" index="1" bw="2" slack="0"/>
<pin id="219" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="empty_6_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="4" slack="0"/>
<pin id="224" dir="0" index="1" bw="3" slack="0"/>
<pin id="225" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_6/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_cast7_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="4" slack="0"/>
<pin id="230" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast7/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="zext_ln26_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="2" slack="0"/>
<pin id="235" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="add_ln26_2_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="2" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="0"/>
<pin id="240" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/1 "/>
</bind>
</comp>

<comp id="243" class="1004" name="zext_ln26_3_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="4" slack="0"/>
<pin id="245" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/1 "/>
</bind>
</comp>

<comp id="248" class="1004" name="store_ln19_store_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="2" slack="0"/>
<pin id="250" dir="0" index="1" bw="2" slack="0"/>
<pin id="251" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/1 "/>
</bind>
</comp>

<comp id="253" class="1004" name="empty_5_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="4" slack="1"/>
<pin id="255" dir="0" index="1" bw="1" slack="0"/>
<pin id="256" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="empty_5/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="p_cast6_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="4" slack="0"/>
<pin id="260" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast6/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="conv_2_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="0"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_2/2 "/>
</bind>
</comp>

<comp id="267" class="1004" name="zext_ln26_1_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="2" slack="1"/>
<pin id="269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="add_ln26_1_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="3" slack="0"/>
<pin id="273" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="zext_ln26_2_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="3" slack="0"/>
<pin id="278" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sext_ln26_2_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="8" slack="0"/>
<pin id="283" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_2/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="indvar_flatten1_load_load_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="4" slack="2"/>
<pin id="287" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten1_load/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_cast_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="2"/>
<pin id="290" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_cast/3 "/>
</bind>
</comp>

<comp id="292" class="1004" name="conv_1_fu_292">
<pin_list>
<pin id="293" dir="0" index="0" bw="8" slack="0"/>
<pin id="294" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln21_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="2" slack="2"/>
<pin id="298" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln28_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="2"/>
<pin id="302" dir="0" index="1" bw="2" slack="2"/>
<pin id="303" dir="1" index="2" bw="4" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln28/3 "/>
</bind>
</comp>

<comp id="304" class="1004" name="sext_ln26_1_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="8" slack="0"/>
<pin id="306" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26_1/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="j_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="2" slack="2"/>
<pin id="310" dir="0" index="1" bw="1" slack="0"/>
<pin id="311" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln19_1_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="4" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln19_1/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="icmp_ln21_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="2" slack="0"/>
<pin id="321" dir="0" index="1" bw="2" slack="0"/>
<pin id="322" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="icmp_ln19_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="4" slack="0"/>
<pin id="327" dir="0" index="1" bw="4" slack="0"/>
<pin id="328" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln19/3 "/>
</bind>
</comp>

<comp id="331" class="1004" name="store_ln21_store_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="2" slack="0"/>
<pin id="333" dir="0" index="1" bw="2" slack="2"/>
<pin id="334" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln21/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="store_ln19_store_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="4" slack="0"/>
<pin id="338" dir="0" index="1" bw="4" slack="2"/>
<pin id="339" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln19/3 "/>
</bind>
</comp>

<comp id="341" class="1004" name="conv_fu_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="8" slack="0"/>
<pin id="343" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="conv/4 "/>
</bind>
</comp>

<comp id="345" class="1004" name="sext_ln26_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="8" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/4 "/>
</bind>
</comp>

<comp id="349" class="1004" name="mul_ln26_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="0"/>
<pin id="351" dir="0" index="1" bw="8" slack="0"/>
<pin id="352" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln26/4 "/>
</bind>
</comp>

<comp id="355" class="1004" name="zext_ln28_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="4" slack="3"/>
<pin id="357" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln28/6 "/>
</bind>
</comp>

<comp id="359" class="1007" name="grp_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="8" slack="0"/>
<pin id="361" dir="0" index="1" bw="8" slack="0"/>
<pin id="362" dir="0" index="2" bw="16" slack="0"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_2/2 add_ln26/4 "/>
</bind>
</comp>

<comp id="367" class="1007" name="grp_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="8" slack="0"/>
<pin id="369" dir="0" index="1" bw="8" slack="0"/>
<pin id="370" dir="0" index="2" bw="16" slack="0"/>
<pin id="371" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26_1/3 tmp/5 "/>
</bind>
</comp>

<comp id="376" class="1005" name="indvar_flatten1_reg_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="4" slack="0"/>
<pin id="378" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten1 "/>
</bind>
</comp>

<comp id="383" class="1005" name="i2_reg_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="2" slack="0"/>
<pin id="385" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="i2 "/>
</bind>
</comp>

<comp id="390" class="1005" name="j3_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="2" slack="0"/>
<pin id="392" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="j3 "/>
</bind>
</comp>

<comp id="397" class="1005" name="select_ln19_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="2" slack="1"/>
<pin id="399" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="select_ln19 "/>
</bind>
</comp>

<comp id="404" class="1005" name="empty_reg_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="4" slack="1"/>
<pin id="406" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="411" class="1005" name="a_addr_2_reg_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="4" slack="1"/>
<pin id="413" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_2 "/>
</bind>
</comp>

<comp id="416" class="1005" name="zext_ln26_reg_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="4" slack="2"/>
<pin id="418" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="421" class="1005" name="b_addr_2_reg_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="4" slack="1"/>
<pin id="423" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="a_addr_1_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="4" slack="1"/>
<pin id="428" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr_1 "/>
</bind>
</comp>

<comp id="431" class="1005" name="conv_2_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="16" slack="1"/>
<pin id="433" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_2 "/>
</bind>
</comp>

<comp id="436" class="1005" name="b_addr_1_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="1"/>
<pin id="438" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr_1 "/>
</bind>
</comp>

<comp id="441" class="1005" name="sext_ln26_2_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="16" slack="1"/>
<pin id="443" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_2 "/>
</bind>
</comp>

<comp id="446" class="1005" name="a_addr_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_addr "/>
</bind>
</comp>

<comp id="451" class="1005" name="conv_1_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="16" slack="1"/>
<pin id="453" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="conv_1 "/>
</bind>
</comp>

<comp id="456" class="1005" name="b_addr_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="b_addr "/>
</bind>
</comp>

<comp id="461" class="1005" name="add_ln28_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="3"/>
<pin id="463" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="add_ln28 "/>
</bind>
</comp>

<comp id="466" class="1005" name="sext_ln26_1_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="16" slack="1"/>
<pin id="468" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="sext_ln26_1 "/>
</bind>
</comp>

<comp id="471" class="1005" name="icmp_ln21_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln21 "/>
</bind>
</comp>

<comp id="476" class="1005" name="icmp_ln19_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="1"/>
<pin id="478" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln19 "/>
</bind>
</comp>

<comp id="480" class="1005" name="mul_ln26_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="1"/>
<pin id="482" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln26 "/>
</bind>
</comp>

<comp id="485" class="1005" name="add_ln26_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="1"/>
<pin id="487" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="71"><net_src comp="6" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="75"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="79"><net_src comp="6" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="85"><net_src comp="0" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="86"><net_src comp="46" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="92"><net_src comp="80" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="98"><net_src comp="2" pin="0"/><net_sink comp="93" pin=0"/></net>

<net id="99"><net_src comp="46" pin="0"/><net_sink comp="93" pin=1"/></net>

<net id="105"><net_src comp="93" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="46" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="113"><net_src comp="106" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="46" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="121"><net_src comp="114" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="127"><net_src comp="0" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="46" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="129"><net_src comp="122" pin="3"/><net_sink comp="87" pin=0"/></net>

<net id="135"><net_src comp="2" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="136"><net_src comp="46" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="137"><net_src comp="130" pin="3"/><net_sink comp="100" pin=0"/></net>

<net id="143"><net_src comp="4" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="144"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="150"><net_src comp="138" pin="3"/><net_sink comp="145" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="165"><net_src comp="34" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="170"><net_src comp="34" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="175"><net_src comp="36" pin="0"/><net_sink comp="171" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="187"><net_src comp="40" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="193"><net_src comp="154" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="194"><net_src comp="34" pin="0"/><net_sink comp="188" pin=1"/></net>

<net id="195"><net_src comp="179" pin="1"/><net_sink comp="188" pin=2"/></net>

<net id="201"><net_src comp="154" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="182" pin="2"/><net_sink comp="196" pin=1"/></net>

<net id="203"><net_src comp="176" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="204" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="196" pin="3"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="34" pin="0"/><net_sink comp="208" pin=2"/></net>

<net id="220"><net_src comp="208" pin="3"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="204" pin="1"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="216" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="44" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="231"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="232"><net_src comp="228" pin="1"/><net_sink comp="80" pin=2"/></net>

<net id="236"><net_src comp="188" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="241"><net_src comp="233" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="242"><net_src comp="48" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="246"><net_src comp="237" pin="2"/><net_sink comp="243" pin=0"/></net>

<net id="247"><net_src comp="243" pin="1"/><net_sink comp="93" pin=2"/></net>

<net id="252"><net_src comp="196" pin="3"/><net_sink comp="248" pin=0"/></net>

<net id="257"><net_src comp="50" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="266"><net_src comp="87" pin="3"/><net_sink comp="263" pin=0"/></net>

<net id="274"><net_src comp="267" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="279"><net_src comp="270" pin="2"/><net_sink comp="276" pin=0"/></net>

<net id="280"><net_src comp="276" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="284"><net_src comp="100" pin="3"/><net_sink comp="281" pin=0"/></net>

<net id="291"><net_src comp="288" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="295"><net_src comp="87" pin="3"/><net_sink comp="292" pin=0"/></net>

<net id="299"><net_src comp="296" pin="1"/><net_sink comp="130" pin=2"/></net>

<net id="307"><net_src comp="100" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="312"><net_src comp="40" pin="0"/><net_sink comp="308" pin=1"/></net>

<net id="317"><net_src comp="285" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="50" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="308" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="54" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="285" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="56" pin="0"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="308" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="340"><net_src comp="313" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="344"><net_src comp="87" pin="3"/><net_sink comp="341" pin=0"/></net>

<net id="348"><net_src comp="100" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="354"><net_src comp="341" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="358"><net_src comp="355" pin="1"/><net_sink comp="138" pin=2"/></net>

<net id="364"><net_src comp="281" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="263" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="366"><net_src comp="349" pin="2"/><net_sink comp="359" pin=2"/></net>

<net id="372"><net_src comp="304" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="373"><net_src comp="292" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="374"><net_src comp="359" pin="3"/><net_sink comp="367" pin=2"/></net>

<net id="375"><net_src comp="367" pin="3"/><net_sink comp="145" pin=1"/></net>

<net id="379"><net_src comp="68" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="380"><net_src comp="376" pin="1"/><net_sink comp="171" pin=1"/></net>

<net id="381"><net_src comp="376" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="382"><net_src comp="376" pin="1"/><net_sink comp="336" pin=1"/></net>

<net id="386"><net_src comp="72" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="387"><net_src comp="383" pin="1"/><net_sink comp="166" pin=1"/></net>

<net id="388"><net_src comp="383" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="389"><net_src comp="383" pin="1"/><net_sink comp="248" pin=1"/></net>

<net id="393"><net_src comp="76" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="395"><net_src comp="390" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="396"><net_src comp="390" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="400"><net_src comp="188" pin="3"/><net_sink comp="397" pin=0"/></net>

<net id="401"><net_src comp="397" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="402"><net_src comp="397" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="403"><net_src comp="397" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="407"><net_src comp="216" pin="2"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="409"><net_src comp="404" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="410"><net_src comp="404" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="414"><net_src comp="80" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="415"><net_src comp="411" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="419"><net_src comp="233" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="420"><net_src comp="416" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="424"><net_src comp="93" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="425"><net_src comp="421" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="429"><net_src comp="106" pin="3"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="434"><net_src comp="263" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="439"><net_src comp="114" pin="3"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="444"><net_src comp="281" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="449"><net_src comp="122" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="87" pin=0"/></net>

<net id="454"><net_src comp="292" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="367" pin=1"/></net>

<net id="459"><net_src comp="130" pin="3"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="100" pin=0"/></net>

<net id="464"><net_src comp="300" pin="2"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="355" pin=0"/></net>

<net id="469"><net_src comp="304" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="367" pin=0"/></net>

<net id="474"><net_src comp="319" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="479"><net_src comp="325" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="483"><net_src comp="349" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="359" pin=0"/></net>

<net id="488"><net_src comp="359" pin="3"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="367" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: res | {6 }
 - Input state : 
	Port: matrixmul : a | {1 2 3 4 }
	Port: matrixmul : b | {1 2 3 4 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		icmp_ln214 : 1
		i2_load : 1
		j3_load : 1
		add_ln19 : 2
		select_ln19 : 2
		i : 3
		select_ln19_1_cast : 4
		p_shl : 4
		empty : 5
		empty_6 : 6
		p_cast7 : 7
		a_addr_2 : 8
		a_load_2 : 9
		zext_ln26 : 3
		add_ln26_2 : 4
		zext_ln26_3 : 5
		b_addr_2 : 6
		b_load_2 : 7
		store_ln19 : 4
	State 2
		p_cast6 : 1
		a_addr_1 : 2
		a_load_1 : 3
		conv_2 : 1
		add_ln26_1 : 1
		zext_ln26_2 : 2
		b_addr_1 : 3
		b_load_1 : 4
		sext_ln26_2 : 1
		mul_ln26_2 : 2
	State 3
		a_addr : 1
		a_load : 2
		conv_1 : 1
		b_addr : 1
		b_load : 2
		sext_ln26_1 : 1
		mul_ln26_1 : 2
		add_ln19_1 : 1
		icmp_ln21 : 1
		icmp_ln19 : 1
		store_ln21 : 1
		store_ln19 : 2
		br_ln19 : 2
	State 4
		conv : 1
		sext_ln26 : 1
		mul_ln26 : 2
		add_ln26 : 3
	State 5
		tmp : 1
	State 6
		res_addr : 1
		store_ln28 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|          |      add_ln19_fu_182      |    0    |    0    |    9    |
|          |       empty_6_fu_222      |    0    |    0    |    12   |
|          |     add_ln26_2_fu_237     |    0    |    0    |    12   |
|    add   |       empty_5_fu_253      |    0    |    0    |    12   |
|          |     add_ln26_1_fu_270     |    0    |    0    |    10   |
|          |      add_ln28_fu_300      |    0    |    0    |    12   |
|          |          j_fu_308         |    0    |    0    |    9    |
|          |     add_ln19_1_fu_313     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    mul   |      mul_ln26_fu_349      |    0    |    0    |    40   |
|----------|---------------------------|---------|---------|---------|
|   icmp   |      icmp_ln21_fu_319     |    0    |    0    |    9    |
|          |      icmp_ln19_fu_325     |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|    sub   |        empty_fu_216       |    0    |    0    |    12   |
|----------|---------------------------|---------|---------|---------|
|  select  |     select_ln19_fu_188    |    0    |    0    |    2    |
|          |          i_fu_196         |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|  muladd  |         grp_fu_359        |    1    |    0    |    0    |
|          |         grp_fu_367        |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          | select_ln19_1_cast_fu_204 |    0    |    0    |    0    |
|          |       p_cast7_fu_228      |    0    |    0    |    0    |
|          |      zext_ln26_fu_233     |    0    |    0    |    0    |
|          |     zext_ln26_3_fu_243    |    0    |    0    |    0    |
|   zext   |       p_cast6_fu_258      |    0    |    0    |    0    |
|          |     zext_ln26_1_fu_267    |    0    |    0    |    0    |
|          |     zext_ln26_2_fu_276    |    0    |    0    |    0    |
|          |       p_cast_fu_288       |    0    |    0    |    0    |
|          |      zext_ln21_fu_296     |    0    |    0    |    0    |
|          |      zext_ln28_fu_355     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_208       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |       conv_2_fu_263       |    0    |    0    |    0    |
|          |     sext_ln26_2_fu_281    |    0    |    0    |    0    |
|   sext   |       conv_1_fu_292       |    0    |    0    |    0    |
|          |     sext_ln26_1_fu_304    |    0    |    0    |    0    |
|          |        conv_fu_341        |    0    |    0    |    0    |
|          |      sext_ln26_fu_345     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    2    |    0    |   165   |
|----------|---------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    a_addr_1_reg_426   |    4   |
|    a_addr_2_reg_411   |    4   |
|     a_addr_reg_446    |    4   |
|    add_ln26_reg_485   |   16   |
|    add_ln28_reg_461   |    4   |
|    b_addr_1_reg_436   |    4   |
|    b_addr_2_reg_421   |    4   |
|     b_addr_reg_456    |    4   |
|     conv_1_reg_451    |   16   |
|     conv_2_reg_431    |   16   |
|     empty_reg_404     |    4   |
|       i2_reg_383      |    2   |
|   icmp_ln19_reg_476   |    1   |
|   icmp_ln214_reg_151  |    1   |
|   icmp_ln21_reg_471   |    1   |
|indvar_flatten1_reg_376|    4   |
|       j3_reg_390      |    2   |
|    mul_ln26_reg_480   |   16   |
|  select_ln19_reg_397  |    2   |
|  sext_ln26_1_reg_466  |   16   |
|  sext_ln26_2_reg_441  |   16   |
|   zext_ln26_reg_416   |    4   |
+-----------------------+--------+
|         Total         |   145  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
|  grp_access_fu_87 |  p0  |   6  |   4  |   24   ||    0    ||    31   |
| grp_access_fu_100 |  p0  |   6  |   4  |   24   ||    0    ||    31   |
|     grp_fu_359    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_359    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|     grp_fu_367    |  p0  |   3  |   8  |   24   ||    0    ||    14   |
|     grp_fu_367    |  p1  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   128  ||  3.052  ||    0    ||   108   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    2   |    -   |    0   |   165  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    0   |   108  |
|  Register |    -   |    -   |   145  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    3   |   145  |   273  |
+-----------+--------+--------+--------+--------+
