<?xml version="1.0"?>
<dblpperson name="Moon Gi Seok" pid="09/9281" n="14">
<person key="homepages/09/9281" mdate="2011-03-15">
<author pid="09/9281">Moon Gi Seok</author>
</person>
<r><article key="journals/access/SeokSCP20" mdate="2020-02-06">
<author orcid="0000-0002-8159-9910" pid="09/9281">Moon Gi Seok</author>
<author orcid="0000-0002-1326-9485" pid="08/5556">Hessam S. Sarjoughian</author>
<author orcid="0000-0002-4826-7949" pid="50/7543">Changbeom Choi</author>
<author orcid="0000-0002-5560-873X" pid="119/5645">Daejin Park</author>
<title>Fast and Cycle-Accurate Simulation of RTL NoC Designs Using Test-Driven Cellular Automata.</title>
<pages>2670-2686</pages>
<year>2020</year>
<volume>8</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2019.2962253</ee>
<url>db/journals/access/access8.html#SeokSCP20</url>
</article>
</r>
<r><article key="journals/access/SeokCSP20" mdate="2020-12-29">
<author orcid="0000-0002-8159-9910" pid="09/9281">Moon Gi Seok</author>
<author orcid="0000-0002-0183-3835" pid="83/3179">Wentong Cai 0001</author>
<author orcid="0000-0002-1326-9485" pid="08/5556">Hessam S. Sarjoughian</author>
<author orcid="0000-0002-5560-873X" pid="119/5645">Daejin Park</author>
<title>Adaptive Abstraction-Level Conversion Framework for Accelerated Discrete-Event Simulation in Smart Semiconductor Manufacturing.</title>
<pages>165247-165262</pages>
<year>2020</year>
<volume>8</volume>
<journal>IEEE Access</journal>
<ee type="oa">https://doi.org/10.1109/ACCESS.2020.3022275</ee>
<url>db/journals/access/access8.html#SeokCSP20</url>
</article>
</r>
<r><inproceedings key="conf/coolchips/KwonSP20" mdate="2020-06-06">
<author pid="258/6581">Jisu Kwon</author>
<author pid="09/9281">Moon Gi Seok</author>
<author pid="119/5645">Daejin Park</author>
<title>User Insensible Sliding Firmware Update Technique for Flash-Area/Time-Cost Reduction toward Low-Power Embedded Software Replacement.</title>
<pages>1-3</pages>
<year>2020</year>
<booktitle>COOL CHIPS</booktitle>
<ee>https://doi.org/10.1109/COOLCHIPS49199.2020.9097638</ee>
<crossref>conf/coolchips/2020</crossref>
<url>db/conf/coolchips/coolchips2020.html#KwonSP20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/pads/SeokC0SP20" mdate="2021-04-09">
<author pid="09/9281">Moon Gi Seok</author>
<author pid="212/5668">Chew Wye Chan</author>
<author orcid="0000-0002-0183-3835" pid="83/3179">Wentong Cai 0001</author>
<author pid="08/5556">Hessam S. Sarjoughian</author>
<author pid="119/5645">Daejin Park</author>
<title>Runtime Abstraction-Level Conversion of Discrete-Event Wafer-fabrication Models for Simulation Acceleration.</title>
<pages>83-92</pages>
<year>2020</year>
<booktitle>SIGSIM-PADS</booktitle>
<ee>https://doi.org/10.1145/3384441.3395982</ee>
<crossref>conf/pads/2020</crossref>
<url>db/conf/pads/pads2020.html#SeokC0SP20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/springsim/ZhangSS20" mdate="2020-09-22">
<author pid="94/3019">Chao Zhang</author>
<author pid="08/5556">Hessam S. Sarjoughian</author>
<author pid="09/9281">Moon Gi Seok</author>
<title>A Framework for Composable Cellular Automata Devs Modeling, Simulation, And Visualization.</title>
<pages>1-12</pages>
<year>2020</year>
<booktitle>SpringSim</booktitle>
<ee>https://doi.org/10.22360/SpringSim.2020.TMS.005</ee>
<crossref>conf/springsim/2020</crossref>
<url>db/conf/springsim/springsim2020.html#ZhangSS20</url>
</inproceedings>
</r>
<r><inproceedings key="conf/aspdac/SeokSP19" mdate="2019-01-20">
<author pid="09/9281">Moon Gi Seok</author>
<author pid="08/5556">Hessam S. Sarjoughian</author>
<author pid="119/5645">Daejin Park</author>
<title>A high-level modeling and simulation approach using test-driven cellular automata for fast performance analysis of RTL NoC designs.</title>
<pages>382-387</pages>
<year>2019</year>
<booktitle>ASP-DAC</booktitle>
<ee>https://doi.org/10.1145/3287624.3287648</ee>
<crossref>conf/aspdac/2019</crossref>
<url>db/conf/aspdac/aspdac2019.html#SeokSP19</url>
</inproceedings>
</r>
<r><article key="journals/ieicet/SeokKP17" mdate="2020-04-11">
<author pid="09/9281">Moon Gi Seok</author>
<author pid="23/5196">Tag Gon Kim</author>
<author pid="119/5645">Daejin Park</author>
<title>An HLA-Based Formal Co-Simulation Approach for Rapid Prototyping of Heterogeneous Mixed-Signal SoCs.</title>
<pages>1374-1383</pages>
<year>2017</year>
<volume>100-A</volume>
<journal>IEICE Trans. Fundam. Electron. Commun. Comput. Sci.</journal>
<number>7</number>
<ee>https://doi.org/10.1587/transfun.E100.A.1374</ee>
<ee>http://search.ieice.org/bin/summary.php?id=e100-a_7_1374</ee>
<url>db/journals/ieicet/ieicet100a.html#SeokKP17</url>
</article>
</r>
<r><article key="journals/tvlsi/SeokKCP17" mdate="2020-03-11">
<author pid="09/9281">Moon Gi Seok</author>
<author pid="23/5196">Tag Gon Kim</author>
<author pid="50/7543">Chang Beom Choi</author>
<author orcid="0000-0002-5560-873X" pid="119/5645">Daejin Park</author>
<title>An HLA-Based Distributed Cosimulation Framework in Mixed-Signal System-on-Chip Design.</title>
<pages>760-764</pages>
<year>2017</year>
<volume>25</volume>
<journal>IEEE Trans. Very Large Scale Integr. Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TVLSI.2016.2594948</ee>
<url>db/journals/tvlsi/tvlsi25.html#SeokKCP17</url>
</article>
</r>
<r><inproceedings key="conf/csa2/ChoiKSCP17" mdate="2019-08-08">
<author pid="79/1343">Kiho Choi</author>
<author pid="215/3100">Seongseop Kim</author>
<author pid="09/9281">Moon Gi Seok</author>
<author pid="61/4769">Jeonghun Cho</author>
<author pid="119/5645">Daejin Park</author>
<title>Maximum Stack Memory Monitoring Method Assisted by Static Analysis of the Stack Usage Profile.</title>
<pages>756-765</pages>
<year>2017</year>
<booktitle>CSA/CUTE</booktitle>
<ee>https://doi.org/10.1007/978-981-10-7605-3_121</ee>
<crossref>conf/csa2/2017</crossref>
<url>db/conf/csa2/csa2017.html#ChoiKSCP17</url>
</inproceedings>
</r>
<r><article key="journals/cse/SeokKCP16" mdate="2020-03-12">
<author pid="09/9281">Moon Gi Seok</author>
<author pid="23/5196">Tag Gon Kim</author>
<author pid="50/7543">Chang Beom Choi</author>
<author pid="119/5645">Daejin Park</author>
<title>A Scalable Modeling and Simulation Environment for Chemical Gas Emergencies.</title>
<pages>25-33</pages>
<year>2016</year>
<volume>18</volume>
<journal>Comput. Sci. Eng.</journal>
<number>4</number>
<ee>https://doi.org/10.1109/MCSE.2016.76</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/MCSE.2016.76</ee>
<url>db/journals/cse/cse18.html#SeokKCP16</url>
</article>
</r>
<r><article key="journals/ieiceee/AnSP16" mdate="2021-02-12">
<author pid="198/5521">Joonghyun An</author>
<author pid="09/9281">Moon Gi Seok</author>
<author pid="119/5645">Daejin Park</author>
<title>Automatic on-chip backup clock changer for protecting abnormal MCU operations in unsafe clock frequency.</title>
<pages>20160808</pages>
<year>2016</year>
<volume>13</volume>
<journal>IEICE Electron. Express</journal>
<number>24</number>
<ee type="oa">https://doi.org/10.1587/elex.13.20160808</ee>
<url>db/journals/ieiceee/ieiceee13.html#AnSP16</url>
</article>
</r>
<r><article key="journals/ijspm/ChoiSCKK15" mdate="2020-04-16">
<author pid="50/7543">Chang Beom Choi</author>
<author pid="09/9281">Moon Gi Seok</author>
<author pid="151/4607">Seon Han Choi</author>
<author pid="23/5196">Tag Gon Kim</author>
<author pid="01/7293">Soohan Kim</author>
<title>Military serious game federation development and execution process based on interoperation between game application and constructive simulators.</title>
<pages>103-116</pages>
<year>2015</year>
<volume>10</volume>
<journal>Int. J. Simul. Process. Model.</journal>
<number>2</number>
<ee>https://doi.org/10.1504/IJSPM.2015.070462</ee>
<url>db/journals/ijspm/ijspm10.html#ChoiSCKK15</url>
</article>
</r>
<r><inproceedings key="conf/vlsi/SeokPCK14" mdate="2017-05-24">
<author pid="09/9281">Moon Gi Seok</author>
<author pid="119/5645">Daejin Park</author>
<author pid="85/2429">Geun Rae Cho</author>
<author pid="23/5196">Tag Gon Kim</author>
<title>Framework for simulation of the Verilog/SPICE mixed model: Interoperation of Verilog and SPICE simulators using HLA/RTI for model reusability.</title>
<pages>1-6</pages>
<year>2014</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2014.7004185</ee>
<crossref>conf/vlsi/2014soc</crossref>
<url>db/conf/vlsi/vlsisoc2014.html#SeokPCK14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/dsrt/AhnSSK10" mdate="2017-05-26">
<author pid="67/3019">Jung Hyun Ahn</author>
<author pid="09/9281">Moon Gi Seok</author>
<author pid="05/875">Chang Ho Sung</author>
<author pid="23/5196">Tag Gon Kim</author>
<title>Hierarchical Federation Composition for Information Hiding in HLA-Based Distributed Simulation.</title>
<pages>223-226</pages>
<year>2010</year>
<booktitle>DS-RT</booktitle>
<ee>https://doi.org/10.1109/DS-RT.2010.35</ee>
<ee>http://doi.ieeecomputersociety.org/10.1109/DS-RT.2010.35</ee>
<crossref>conf/dsrt/2010</crossref>
<url>db/conf/dsrt/dsrt2010.html#AhnSSK10</url>
</inproceedings>
</r>
<coauthors n="17" nc="1">
<co c="0"><na f="a/Ahn:Jung_Hyun" pid="67/3019">Jung Hyun Ahn</na></co>
<co c="0"><na f="a/An:Joonghyun" pid="198/5521">Joonghyun An</na></co>
<co c="0"><na f="c/Cai_0001:Wentong" pid="83/3179">Wentong Cai 0001</na></co>
<co c="0"><na f="c/Chan:Chew_Wye" pid="212/5668">Chew Wye Chan</na></co>
<co c="0"><na f="c/Cho:Geun_Rae" pid="85/2429">Geun Rae Cho</na></co>
<co c="0"><na f="c/Cho:Jeonghun" pid="61/4769">Jeonghun Cho</na></co>
<co c="0" n="2"><na f="c/Choi:Chang_Beom" pid="50/7543">Chang Beom Choi</na><na>Changbeom Choi</na></co>
<co c="0"><na f="c/Choi:Kiho" pid="79/1343">Kiho Choi</na></co>
<co c="0"><na f="c/Choi:Seon_Han" pid="151/4607">Seon Han Choi</na></co>
<co c="0"><na f="k/Kim:Seongseop" pid="215/3100">Seongseop Kim</na></co>
<co c="0"><na f="k/Kim:Soohan" pid="01/7293">Soohan Kim</na></co>
<co c="0"><na f="k/Kim:Tag_Gon" pid="23/5196">Tag Gon Kim</na></co>
<co c="0"><na f="k/Kwon:Jisu" pid="258/6581">Jisu Kwon</na></co>
<co c="0"><na f="p/Park:Daejin" pid="119/5645">Daejin Park</na></co>
<co c="0"><na f="s/Sarjoughian:Hessam_S=" pid="08/5556">Hessam S. Sarjoughian</na></co>
<co c="0"><na f="s/Sung:Chang_Ho" pid="05/875">Chang Ho Sung</na></co>
<co c="0"><na f="z/Zhang:Chao" pid="94/3019">Chao Zhang</na></co>
</coauthors>
</dblpperson>

