// Seed: 137725604
module module_0;
  wire id_1;
  module_3 modCall_1 ();
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  always @(posedge 1, posedge id_3) begin : LABEL_0
    #1 id_4 = 1;
  end
  module_0 modCall_1 ();
endmodule
module module_2 (
    output tri1 id_0,
    output wire id_1
);
  wire id_4;
  module_0 modCall_1 ();
endmodule
module module_3 ();
  wire id_1;
endmodule
