# OpenFile sync_tb.v 
vsim work.sync_tb
# vsim work.sync_tb 
# Loading work.sync_tb
# ALTERA version supports only a single HDL
# ** Fatal: (vsim-3039) sync_tb.v(18): Instantiation of 'sync' failed.
#    Time: 0 ps  Iteration: 0  Instance: /sync_tb File: sync_tb.v
# FATAL ERROR while loading design
# Error loading design
vsim work.sync
# vsim work.sync 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.sync(rtl)
run -all
add wave -position end  sim:/sync/I_CLK
add wave -position end  sim:/sync/I_START_EN
add wave -position end  sim:/sync/I_CLR_EN
add wave -position end  sim:/sync/I_RSTN
add wave -position end  sim:/sync/O_START_EN
add wave -position end  sim:/sync/O_CLR_EN
add wave -position end  sim:/sync/start_en1_reg
add wave -position end  sim:/sync/start_en2_reg
add wave -position end  sim:/sync/start_en1_and_en2_w
add wave -position end  sim:/sync/start_buf_w
add wave -position end  sim:/sync/start_buf_reg
add wave -position end  sim:/sync/start_en_w
add wave -position end  sim:/sync/start_en_reg
add wave -position end  sim:/sync/clear_en1_reg
add wave -position end  sim:/sync/clear_en2_reg
add wave -position end  sim:/sync/clear_en_w
add wave -position end  sim:/sync/clear_w
add wave -position end  sim:/sync/clear_en_reg
run -all
vsim work.sync_tb
# vsim work.sync_tb 
# Loading work.sync_tb
# ALTERA version supports only a single HDL
# ** Fatal: (vsim-3039) sync_tb.v(18): Instantiation of 'sync' failed.
#    Time: 0 ps  Iteration: 0  Instance: /sync_tb File: sync_tb.v
# FATAL ERROR while loading design
# Error loading design
