Library {
  Name			  "wlan80211g_lib"
  Version		  7.5
  MdlSubVersion		  0
  Description		  "Library blocks for IEEE 802.11a model"
  SavedCharacterEncoding  "US-ASCII"
  LibraryType		  "BlockLibrary"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  MaxMDLFileLineLength	  120
  Created		  "Fri Feb 14 18:23:31 2003"
  Creator		  "The MathWorks Inc."
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "User"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Sun Sep 23 23:02:17 2012"
  RTWModifiedTimeStamp	  270342134
  ModelVersionFormat	  "1.%<AutoIncrement:42>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks on
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  RecordCoverage	  off
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock off
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.10.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.10.0"
	  StartTime		  "0.0"
	  StopTime		  "10.0"
	  AbsTol		  "auto"
	  FixedStep		  "auto"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "ode45"
	  SolverName		  "ode45"
	  SolverJacobianMethodControl "auto"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.10.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  DSMLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "logsout"
	  DSMLoggingName	  "dsmout"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "OptimizeModelRefInitCode"
	    Cell		    "NoFixptDivByZeroProtection"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  off
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  BitfieldContainerType	  "uint_T"
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  off
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero off
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  MaxStackSize		  "Inherit from target"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.10.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "error"
	  MultiTaskCondExecSysMsg "error"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "Warning"
	  BusNameAdapt		  "WarnAndRepair"
	  NonBusSignalsTreatedAsBus "none"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.10.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.10.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  EnableParallelModelReferenceBuilds off
	  ParallelModelReferenceMATLABWorkerInit "None"
	  ModelReferenceNumInstancesAllowed "Multi"
	  PropagateVarSize	  "Infer from blocks in model"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	  PropagateSignalLabelsOutOfModel off
	  SupportModelReferenceSimTargetCustomCode off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.10.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.10.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    6
	    Cell		    "IncludeHyperlinkInReport"
	    Cell		    "GenerateTraceInfo"
	    Cell		    "GenerateTraceReport"
	    Cell		    "GenerateTraceReportSl"
	    Cell		    "GenerateTraceReportSf"
	    Cell		    "GenerateTraceReportEml"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  off
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  CustomRebuildMode	  "OnUpdate"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		Cell			"CustomSymbolStrGlobalVar"
		Cell			"CustomSymbolStrType"
		Cell			"CustomSymbolStrField"
		Cell			"CustomSymbolStrFcn"
		Cell			"CustomSymbolStrBlkIO"
		Cell			"CustomSymbolStrTmpVar"
		Cell			"CustomSymbolStrMacro"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.10.0"
	      Array {
		Type			"Cell"
		Dimension		16
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"GenerateTestInterfaces"
		Cell			"ModelStepFunctionPrototypeControlCompliant"
		Cell			"CPPClassGenCompliant"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		Cell			"PortableWordSizes"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_table_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTCodeCoverageTool     "None"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 520, 285, 1400, 915 ] "
    }
    PropName		    "ConfigurationSets"
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Constant
      Value		      "1"
      VectorParams1D	      on
      SamplingMode	      "Sample based"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit from 'Constant value'"
      OutDataType	      "fixdt(1,16,0)"
      ConRadixGroup	      "Use specified scaling"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit from 'Constant value'"
      LockScale		      off
      SampleTime	      "inf"
      FramePeriod	      "inf"
      PreserveConstantTs      off
    }
    Block {
      BlockType		      EnablePort
      StatesWhenEnabling      "held"
      PropagateVarSize	      "Only when enabling"
      ShowOutputPort	      off
      ZeroCross		      on
    }
    Block {
      BlockType		      Gain
      Gain		      "1"
      Multiplication	      "Element-wise(K.*u)"
      ParamMin		      "[]"
      ParamMax		      "[]"
      ParameterDataTypeMode   "Same as input"
      ParameterDataType	      "fixdt(1,16,0)"
      ParameterScalingMode    "Best Precision: Matrix-wise"
      ParameterScaling	      "[]"
      ParamDataTypeStr	      "Inherit: Same as input"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchInputForFeedbackSignals off
      Interpolate	      on
    }
    Block {
      BlockType		      LookupNDDirect
      NumberOfTableDimensions "2"
      InputsSelectThisObjectFromTable "Element"
      TableIsInput	      off
      Table		      "[4 5 6;16 19 20;10 18 23]"
      ActionForOutOfRangeInput "Warning"
      SampleTime	      "-1"
      TableMin		      "[]"
      TableMax		      "[]"
      TableDataTypeStr	      "Inherit: Inherit from 'Table data'"
      LockScale		      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
  }
  System {
    Name		    "wlan80211g_lib"
    Location		    [2, 82, 1014, 722]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    200
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    28
    Block {
      BlockType		      SubSystem
      Name		      "Demodulator"
      SID		      1
      Ports		      [1, 2, 1]
      Position		      [205, 60, 295, 100]
      ShowName		      off
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "QAM Demodulator-Decoder."
      MaskDescription	      "Demodulator has option to zero-pad output, so that a bank of different modulators can sha"
      "re the same output frame size."
      MaskPromptString	      "Number of symbols per frame:|Modulation:|Code:|Trellis:|Puncture vector:|Viterbi trace b"
      "ack depth:"
      MaskStyleString	      "edit,edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,on,on,on,on,on"
      MaskCallbackString      "|||||"
      MaskEnableString	      "on,on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on,on"
      MaskVariables	      "numSymbols=@1;modulation=&2;code=&3;trellisStructure=@4;punctureVector=@5;vtbd=@6;"
      MaskInitialization      "% number of bits per symbol\nswitch modulation\n	case 'BPSK', Nb1 = 1;\n	case 'QPSK', N"
      "b1 = 2;\n	case '16-QAM', Nb1 = 4;\n	case '64-QAM', Nb1 = 6;\n    case 'DQPSK', Nb1 = 8;\n    case 'OQPSK', Nb1 ="
      " 16;\nend\n\nmodOrder = 2.^Nb1;\nNb = numSymbols * Nb1; % tx bits per block\ncodeRate = str2num(strvcat(code)).'"
      ";\nbitsPerBlock = Nb .* codeRate;\n\n% interleaver\ninterleaverRows = 16;\nif rem(Nb, interleaverRows)\n	error('"
      "commblks:commwlan80211a_lib:InvalidNumTxBits',...\n          'Number of transmitted bits per block must be multi"
      "ple of 16.')\nend\ninterleaverCols = Nb / interleaverRows;\ninterleaverElements = [...\n            2*floor( [0:"
      "Nb-1]/2 ) + ...\n            mod( ([0:Nb-1] + Nb - floor( interleaverRows*[0:Nb-1]/Nb ) ), 2 ) ...\n            "
      "+ 1]';"
      MaskDisplay	      "disp(['Demodulator\\n' modulation ' ' code])\nport_label('input', 1, ' ')\nport_label('output"
      "', 1, ' ')\nport_label('output', 2, 'err')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "960|OQPSK|3/4|poly2trellis(7, [171 133])|[1 1 1 0 0 1].'|34"
      System {
	Name			"Demodulator"
	Location		[42, 544, 920, 790]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "rxsig"
	  SID			  2
	  Position		  [30, 78, 60, 92]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  3
	  Ports			  []
	  Position		  [30, 15, 50, 35]
	}
	Block {
	  BlockType		  Reference
	  Name			  "General Block\nDeinterleaver"
	  SID			  4
	  Ports			  [1, 1]
	  Position		  [355, 60, 430, 110]
	  ShowName		  off
	  LibraryVersion	  "1.60"
	  SourceBlock		  "commblkintrlv2/General Block\nDeinterleaver"
	  SourceType		  "General Block Deinterleaver"
	  elements		  "interleaverElements"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nDeinterleaver"
	  SID			  5
	  Ports			  [1, 1]
	  Position		  [480, 65, 555, 105]
	  NamePlacement		  "alternate"
	  ShowName		  off
	  LibraryVersion	  "1.60"
	  SourceBlock		  "commblkintrlv2/Matrix\nDeinterleaver"
	  SourceType		  "Matrix Deinterleaver"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Nrows			  "interleaverRows"
	  Ncols			  "interleaverCols"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rectangular QAM\nDemodulator\nBaseband"
	  SID			  6
	  Ports			  [1, 1]
	  Position		  [105, 62, 180, 108]
	  ShowName		  off
	  LibraryVersion	  "1.421"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag0"
	  SourceBlock		  "commdigbbndam3/Rectangular QAM\nDemodulator\nBaseband"
	  SourceType		  "Rectangular QAM Demodulator Baseband"
	  M			  "modOrder"
	  PowType		  "Average Power"
	  MinDist		  "2"
	  AvgPow		  "1"
	  PeakPow		  "1"
	  Ph			  "0"
	  Dec			  "Gray"
	  Mapping		  "[0:15]"
	  OutType		  "Bit"
	  DecType		  "Hard decision"
	  VarSource		  "Dialog"
	  Variance		  "1"
	  outDtype1		  "double"
	  outDtype2		  "double"
	  derotateFactorDTMode	  "Same word length as input"
	  derotateFactorWordLen	  "16"
	  denormFactorDTMode	  "Same word length as input"
	  denormFactorWordLen	  "16"
	  prodOutDTMode		  "Inherit via internal rule"
	  prodOutWordLen	  "32"
	  prodOutRoundingMode	  "Floor"
	  prodOutOverflowMode	  "Wrap"
	  sumDTMode		  "Inherit via internal rule"
	  sumWordLen		  "32"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rectangular QAM\nModulator\nBaseband1"
	  SID			  7
	  Ports			  [1, 1]
	  Position		  [230, 137, 305, 183]
	  ShowName		  off
	  LibraryVersion	  "1.421"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag1"
	  SourceBlock		  "commdigbbndam3/Rectangular QAM\nModulator\nBaseband"
	  SourceType		  "Rectangular QAM Modulator Baseband"
	  M			  "modOrder"
	  InType		  "Bit"
	  Enc			  "Gray"
	  Mapping		  "[0:15]"
	  PowType		  "Average Power"
	  MinDist		  "2"
	  AvgPow		  "1"
	  PeakPow		  "1"
	  Ph			  "0"
	  outDtype		  "double"
	  outWordLen		  "16"
	  outUDDataType		  "sfix(16)"
	  outFracLenMode	  "Best precision"
	  outFracLen		  "15"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  8
	  Ports			  [2, 1]
	  Position		  [340, 150, 360, 170]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Unipolar to\nBipolar\nConverter2"
	  SID			  9
	  Ports			  [1, 1]
	  Position		  [250, 63, 310, 107]
	  ShowName		  off
	  LibraryVersion	  "1.258"
	  SourceBlock		  "commutil2/Unipolar to\nBipolar\nConverter"
	  SourceType		  "Unipolar to Bipolar Converter"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  M			  "2"
	  polarity		  "Negative"
	  dataType		  "Inherit via internal rule"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Viterbi Decoder1"
	  SID			  10
	  Ports			  [1, 1]
	  Position		  [615, 66, 695, 104]
	  ShowName		  off
	  LibraryVersion	  "1.204"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag2"
	  SourceBlock		  "commcnvcod2/Viterbi Decoder"
	  SourceType		  "Viterbi Decoder"
	  trellis		  "trellisStructure"
	  isPunctured		  on
	  punctureVector	  "punctureVector"
	  erasures		  off
	  dectype		  "Unquantized"
	  runSigValErrCheck	  off
	  nsdecb		  "4"
	  smWordLength		  "16"
	  tbdepth		  "vtbd"
	  opmode		  "Continuous"
	  reset			  off
	  outDataType		  "double"
	}
	Block {
	  BlockType		  Outport
	  Name			  "rxdata"
	  SID			  11
	  Position		  [765, 78, 795, 92]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutputWhenDisabled	  "reset"
	  InitialOutput		  "0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "symerr"
	  SID			  12
	  Position		  [400, 153, 430, 167]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutputWhenDisabled	  "reset"
	  InitialOutput		  "0"
	}
	Line {
	  SrcBlock		  "Rectangular QAM\nDemodulator\nBaseband"
	  SrcPort		  1
	  Points		  [0, 0; 20, 0]
	  Branch {
	    DstBlock		    "Unipolar to\nBipolar\nConverter2"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 75]
	    DstBlock		    "Rectangular QAM\nModulator\nBaseband1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "rxsig"
	  SrcPort		  1
	  Points		  [0, 0; 15, 0]
	  Branch {
	    DstBlock		    "Rectangular QAM\nDemodulator\nBaseband"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 120; 270, 0]
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	}
	Line {
	  SrcBlock		  "Unipolar to\nBipolar\nConverter2"
	  SrcPort		  1
	  DstBlock		  "General Block\nDeinterleaver"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Viterbi Decoder1"
	  SrcPort		  1
	  DstBlock		  "rxdata"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rectangular QAM\nModulator\nBaseband1"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "symerr"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Matrix\nDeinterleaver"
	  SrcPort		  1
	  DstBlock		  "Viterbi Decoder1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "General Block\nDeinterleaver"
	  SrcPort		  1
	  DstBlock		  "Matrix\nDeinterleaver"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Modulator"
      SID		      13
      Ports		      [1, 1, 1]
      Position		      [35, 55, 125, 95]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskType		      "Modulator-Coder."
      MaskDescription	      "Modulator gates incoming bits so that a bank of different modulators can share the same i"
      "nput frame size."
      MaskPromptString	      "Number of symbols per frame:|Modulation:|Code:|Trellis:|Puncture vector:"
      MaskStyleString	      "edit,edit,edit,edit,edit"
      MaskTunableValueString  "on,off,off,on,on"
      MaskCallbackString      "||||"
      MaskEnableString	      "on,on,on,on,on"
      MaskVisibilityString    "on,on,on,on,on"
      MaskToolTipString	      "on,on,on,on,on"
      MaskVariables	      "numSymbols=@1;modulation=&2;code=&3;trellisStructure=@4;punctureVector=@5;"
      MaskInitialization      "% number of bits per symbol\nswitch modulation\n	case 'BPSK', Nb1 = 1;\n	case 'QPSK', N"
      "b1 = 2;\n	case '16-QAM', Nb1 = 4;\n	case '64-QAM', Nb1 = 6;\n    case 'DQPSK', Nb1 = 8;\n    case 'OQPSK', Nb1 ="
      " 16;\n        \nend\n\nmodOrder = 2.^Nb1;\nNb = numSymbols * Nb1; % tx bits per block\ncodeRate = str2num(strvca"
      "t(code)).';\nbitsPerBlock = Nb .* codeRate;\n\n% interleaver\ninterleaverRows = 16;\nif rem(Nb, interleaverRows)"
      "\n	error('commblks:commwlan80211a_lib:InvalidNumTxBits',...\n          'Number of transmitted bits per block mus"
      "t be multiple of 16.')\nend\ninterleaverCols = Nb / interleaverRows;\ninterleaverElements = [...\n            2*"
      "floor( [0:Nb-1]/2 ) + ...\n            mod( ([0:Nb-1] + Nb - floor( interleaverRows*[0:Nb-1]/Nb ) ), 2 ) ...\n  "
      "          + 1]';"
      MaskDisplay	      "disp(['Modulator\\n' modulation ' ' code])"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "960|OQPSK|3/4|poly2trellis(7, [171 133])|[1 1 1 0 0 1].'"
      System {
	Name			"Modulator"
	Location		[133, 595, 954, 787]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "txdata"
	  SID			  14
	  Position		  [30, 83, 60, 97]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  EnablePort
	  Name			  "Enable"
	  SID			  15
	  Ports			  []
	  Position		  [355, 15, 375, 35]
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convolutional\nEncoder1"
	  SID			  16
	  Ports			  [1, 1]
	  Position		  [185, 69, 260, 111]
	  ShowName		  off
	  LibraryVersion	  "1.204"
	  SourceBlock		  "commcnvcod2/Convolutional\nEncoder"
	  SourceType		  "Convolutional Encoder"
	  trellis		  "trellisStructure"
	  opMode		  "Continuous"
	  hasIniStPort		  off
	  hasFinStPort		  off
	  usePuncVector		  on
	  punctureVector	  "punctureVector"
	  reset			  "Unused parameter value"
	}
	Block {
	  BlockType		  Gain
	  Name			  "Gain1"
	  SID			  17
	  Position		  [690, 75, 710, 105]
	  ShowName		  off
	  ParameterDataType	  "sfix(16)"
	  ParameterScaling	  "2^0"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "General Block\nInterleaver"
	  SID			  18
	  Ports			  [1, 1]
	  Position		  [455, 66, 520, 114]
	  ShowName		  off
	  LibraryVersion	  "1.60"
	  SourceBlock		  "commblkintrlv2/General Block\nInterleaver"
	  SourceType		  "General Block Interleaver"
	  elements		  "interleaverElements"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Matrix\nInterleaver"
	  SID			  19
	  Ports			  [1, 1]
	  Position		  [325, 73, 395, 107]
	  ShowName		  off
	  LibraryVersion	  "1.60"
	  SourceBlock		  "commblkintrlv2/Matrix\nInterleaver"
	  SourceType		  "Matrix Interleaver"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  Nrows			  "interleaverRows"
	  Ncols			  "interleaverCols"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Rectangular QAM\nModulator\nBaseband"
	  SID			  20
	  Ports			  [1, 1]
	  Position		  [575, 68, 650, 112]
	  ShowName		  off
	  LibraryVersion	  "1.421"
	  DialogController	  "commDDGCreate"
	  DialogControllerArgs	  "DataTag3"
	  SourceBlock		  "commdigbbndam3/Rectangular QAM\nModulator\nBaseband"
	  SourceType		  "Rectangular QAM Modulator Baseband"
	  M			  "modOrder"
	  InType		  "Bit"
	  Enc			  "Gray"
	  Mapping		  "[0:15]"
	  PowType		  "Average Power"
	  MinDist		  "2"
	  AvgPow		  "1"
	  PeakPow		  "1"
	  Ph			  "0"
	  outDtype		  "double"
	  outWordLen		  "16"
	  outUDDataType		  "sfix(16)"
	  outFracLenMode	  "Best precision"
	  outFracLen		  "15"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Zero Pad"
	  SID			  21
	  Ports			  [1, 1]
	  Position		  [100, 72, 125, 108]
	  ShowName		  off
	  AttributesFormatString  "\\n"
	  LibraryVersion	  "1.673"
	  SourceBlock		  "dspsigops/Pad"
	  SourceType		  "Pad"
	  padAlong		  "Columns"
	  dimsToPad		  "1"
	  valSrc		  "Specify via dialog"
	  padVal		  "0"
	  spec			  "Output size"
	  padNumOutRowsSpecMethod "User-specified"
	  numOutRows		  "bitsPerBlock"
	  padNumOutColsSpecMethod "User-specified"
	  numOutCols		  "1"
	  isVarDimsMode		  off
	  padBeginning		  "0"
	  padEnd		  "0"
	  outSizeMode		  "User-specified"
	  outSize		  "1"
	  padSigAt		  "End"
	  trunc_flag		  "None"
	  outputMode		  "Same as input"
	  outputWordLength	  "0"
	  outputFracLength	  "0"
	  accumMode		  "Same as input"
	  accumWordLength	  "0"
	  accumFracLength	  "0"
	  roundingMode		  "Floor"
	  overflowMode		  off
	  LockScale		  off
	  truncOrWrapMode	  "Truncate"
	  wrap_flag		  "None"
	}
	Block {
	  BlockType		  Outport
	  Name			  "txsig"
	  SID			  22
	  Position		  [745, 83, 775, 97]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "General Block\nInterleaver"
	  SrcPort		  1
	  DstBlock		  "Rectangular QAM\nModulator\nBaseband"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Matrix\nInterleaver"
	  SrcPort		  1
	  DstBlock		  "General Block\nInterleaver"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convolutional\nEncoder1"
	  SrcPort		  1
	  DstBlock		  "Matrix\nInterleaver"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Zero Pad"
	  SrcPort		  1
	  DstBlock		  "Convolutional\nEncoder1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "txdata"
	  SrcPort		  1
	  DstBlock		  "Zero Pad"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gain1"
	  SrcPort		  1
	  DstBlock		  "txsig"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Rectangular QAM\nModulator\nBaseband"
	  SrcPort		  1
	  DstBlock		  "Gain1"
	  DstPort		  1
	}
      }
    }
    Block {
      BlockType		      SubSystem
      Name		      "Select value"
      SID		      23
      Ports		      [1, 1]
      Position		      [145, 137, 225, 173]
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDescription	      "Using MATLAB-style indexing, output value of selected element of vector."
      MaskPromptString	      "Vector"
      MaskStyleString	      "edit"
      MaskTunableValueString  "on"
      MaskEnableString	      "on"
      MaskVisibilityString    "on"
      MaskToolTipString	      "on"
      MaskVariables	      "vector=@1;"
      MaskDisplay	      "disp('Select\\nValue')"
      MaskIconFrame	      on
      MaskIconOpaque	      off
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      MaskValueString	      "[0 1 2 3]"
      System {
	Name			"Select value"
	Location		[480, 610, 791, 775]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "idx"
	  SID			  24
	  Position		  [25, 48, 55, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Constant
	  Name			  "Constant"
	  SID			  25
	  Position		  [40, 100, 70, 130]
	  ShowName		  off
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  LookupNDDirect
	  Name			  "Direct Look-Up\nTable (n-D)"
	  SID			  26
	  Ports			  [1, 1]
	  Position		  [160, 27, 215, 83]
	  ShowName		  off
	  NumberOfTableDimensions "1"
	  Table			  "vector"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  27
	  Ports			  [2, 1]
	  Position		  [100, 45, 120, 65]
	  ShowName		  off
	  IconShape		  "round"
	  Inputs		  "|+-"
	  InputSameDT		  off
	  OutDataTypeMode	  "Inherit via internal rule"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  OutDataTypeStr	  "Inherit: Inherit via internal rule"
	}
	Block {
	  BlockType		  Outport
	  Name			  "val"
	  SID			  28
	  Position		  [240, 48, 270, 62]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  SrcBlock		  "Constant"
	  SrcPort		  1
	  Points		  [35, 0]
	  DstBlock		  "Sum"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "Direct Look-Up\nTable (n-D)"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Direct Look-Up\nTable (n-D)"
	  SrcPort		  1
	  DstBlock		  "val"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "idx"
	  SrcPort		  1
	  DstBlock		  "Sum"
	  DstPort		  1
	}
      }
    }
    Annotation {
      Name		      "Library blocks for IEEE 802.11g model"
      Position		      [176, 36]
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
  }
}
MatData {
  NumRecords		  4
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    -     0         0    #0   %)104U-;V1U;&%T;W(    "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    .     0         0    #@   %9I=&5R8FE$96-O9&5R   "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    -     0         0    #0   %)104U-;V1U;&%T;W(    "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    <     8    (     0         %    \"     $    !     0         .    0     8    (    !     "
    "     %    \"     $    /     0         0    #P   %)104U$96UO9'5L871O<@ "
  }
}
