# SystemVerilog Daily Practice ğŸš€

Welcome to my **SystemVerilog Daily Practice** repository! Here, I will be posting SystemVerilog code snippets, modules, testbenches, and experiments every day as I enhance my skills in **RTL design, verification, and digital circuit modeling**.

## ğŸ”¥ What Youâ€™ll Find Here
-Fundamentals of SystemVerilog for Verification of RTL
-Fundamentals of OOP's for FPGA Engineer
-Fundamentals of Constraint Random Verification Methodology
-Fundamentals of Layered Testbench architecture
-Creating Generator, Driver, Monitor, Scoreboard, Environment Classes
-Array, Queue, Dynamic array, Task, and Methods of SV
-Interprocess Communication and Randomization of SV

## ğŸ› ï¸ Topics Covered
- Combinational & Sequential Circuits
- State Machines
- Arithmetic Units (Multipliers, ALUs, Compressors)
- Memory Design
- Testbench Development & Simulation


## ğŸ’¡ Why This Repository?
I am passionate about **VLSI frontend design** and actively improving my SystemVerilog expertise. This repository serves as a **daily coding log** to track my progress and share my learnings with the community.

## ğŸ” How to Use
- Clone the repository:  
  ```bash
  git clone https://github.com/dilshadkhan0910/systemverilog-daily.git
  ```
- Explore different modules & testbenches
- Run simulations using **Xilinx Vivado, ModelSim, or other EDA tools**
- Feel free to contribute or discuss improvements!

## ğŸš€ Connect With Me
If you have suggestions, feedback, or want to discuss anything related to **SystemVerilog, RTL design, or VLSI**, feel free to reach out!

ğŸ“© **Email**: dilshadkhan0910@gmail.com  
 

Happy coding! ğŸ¯

