
*** Running vivado
    with args -log TopModule.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source TopModule.tcl



****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source TopModule.tcl -notrace
Command: synth_design -top TopModule -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 6224
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1016.781 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'TopModule' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/TopModule.v:23]
INFO: [Synth 8-6157] synthesizing module 'count_1M' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/count_1M.v:23]
INFO: [Synth 8-6157] synthesizing module 'bcd' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bcd' (1#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/bcd.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count_1M' (2#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/count_1M.v:23]
INFO: [Synth 8-6157] synthesizing module 'enable_clock' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/enable_clock.v:23]
INFO: [Synth 8-6155] done synthesizing module 'enable_clock' (3#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/enable_clock.v:23]
INFO: [Synth 8-6157] synthesizing module 'ss_decoder' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/ss_decoder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ss_decoder' (4#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/ss_decoder.v:3]
INFO: [Synth 8-6157] synthesizing module 'count6' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/count6.v:23]
INFO: [Synth 8-6155] done synthesizing module 'count6' (5#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/count6.v:23]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (3) of module 'count6' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/TopModule.v:102]
WARNING: [Synth 8-689] width (4) of port connection 'Q' does not match port width (3) of module 'count6' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/TopModule.v:104]
INFO: [Synth 8-6157] synthesizing module 'swatch_control' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/swatch_control.v:23]
	Parameter S0 bound to: 1'b0 
	Parameter S1 bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'swatch_control' (6#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/swatch_control.v:23]
INFO: [Synth 8-6157] synthesizing module 'pulse_debounce' [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/pulse_debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'pulse_debounce' (7#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/pulse_debounce.v:23]
INFO: [Synth 8-6155] done synthesizing module 'TopModule' (8#1) [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/sources_1/new/TopModule.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1016.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.781 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1016.781 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1016.781 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.srcs/constrs_1/new/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopModule_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopModule_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1064.262 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1064.262 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1064.262 ; gain = 47.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1064.262 ; gain = 47.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1064.262 ; gain = 47.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 1064.262 ; gain = 47.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 18    
	   2 Input    3 Bit       Adders := 3     
+---Registers : 
	                4 Bit    Registers := 18    
	                3 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   8 Input    8 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 18    
	   2 Input    3 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 21    
	  16 Input    1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:28 . Memory (MB): peak = 1064.262 ; gain = 47.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1064.262 ; gain = 47.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.102 ; gain = 54.320
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:00:38 . Memory (MB): peak = 1071.719 ; gain = 54.938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |BUFG |     1|
|2     |LUT1 |    18|
|3     |LUT2 |     4|
|4     |LUT3 |    30|
|5     |LUT4 |    63|
|6     |LUT5 |    18|
|7     |LUT6 |    15|
|8     |FDCE |     4|
|9     |FDRE |    81|
|10    |IBUF |     3|
|11    |OBUF |    16|
+------+-----+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:28 ; elapsed = 00:00:39 . Memory (MB): peak = 1078.484 ; gain = 14.223
Synthesis Optimization Complete : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 1078.484 ; gain = 61.703
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1090.562 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1090.562 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 1090.562 ; gain = 73.781
INFO: [Common 17-1381] The checkpoint 'C:/Users/ddoihyun/24-2/DigitalSystemDesign/Lab07_StopWatch/Lab07_StopWatch.runs/synth_1/TopModule.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TopModule_utilization_synth.rpt -pb TopModule_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Jan  4 14:19:24 2025...
