
---------- Begin Simulation Statistics ----------
final_tick                                  445560500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  95459                       # Simulator instruction rate (inst/s)
host_mem_usage                                 695364                       # Number of bytes of host memory used
host_op_rate                                   179153                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     3.14                       # Real time elapsed on the host
host_tick_rate                              141962281                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      299594                       # Number of instructions simulated
sim_ops                                        562283                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000446                       # Number of seconds simulated
sim_ticks                                   445560500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                    419519                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   269222                       # number of cc regfile writes
system.cpu.committedInsts                      299594                       # Number of Instructions Simulated
system.cpu.committedOps                        562283                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.974432                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.974432                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                     38933                       # number of floating regfile reads
system.cpu.fp_regfile_writes                    22617                       # number of floating regfile writes
system.cpu.idleCycles                          142889                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                11646                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                    82076                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.929763                       # Inst execution rate
system.cpu.iew.exec_refs                       165126                       # number of memory reference insts executed
system.cpu.iew.exec_stores                      40148                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  192845                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                138474                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                436                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                51847                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts             1049553                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                124978                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts             18102                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                828532                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    884                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                 11377                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  10325                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 14372                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            117                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         9605                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect           2041                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                   1047660                       # num instructions consuming a value
system.cpu.iew.wb_count                        804260                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.588081                       # average fanout of values written-back
system.cpu.iew.wb_producers                    616109                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.902525                       # insts written-back per cycle
system.cpu.iew.wb_sent                         808625                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                  1165818                       # number of integer regfile reads
system.cpu.int_regfile_writes                  658502                       # number of integer regfile writes
system.cpu.ipc                               0.336199                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.336199                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             13795      1.63%      1.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                638945     75.47%     77.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   87      0.01%     77.11% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  3059      0.36%     77.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                2466      0.29%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 684      0.08%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.84% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 1484      0.18%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                 4873      0.58%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.59% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 4251      0.50%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                2601      0.31%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.40% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                778      0.09%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              26      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             14      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               121680     14.37%     93.87% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               35809      4.23%     98.10% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           10023      1.18%     99.28% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite           6059      0.72%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 846634                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                   45063                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads               80750                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses        30569                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes              79847                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      176642                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.208640                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  135741     76.85%     76.85% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                     23      0.01%     76.86% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                     822      0.47%     77.32% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                  2123      1.20%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.53% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                   648      0.37%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                     13      0.01%     78.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.90% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   1026      0.58%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     79.48% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    302      0.17%     79.65% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    61      0.03%     79.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     79.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     79.69% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   21      0.01%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 5      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                7      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     79.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16465      9.32%     89.03% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 12966      7.34%     96.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              2483      1.41%     97.77% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             3936      2.23%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                 964418                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads            2571686                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses       773691                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes           1457082                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                    1048995                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                    846634                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 558                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          487263                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             34293                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved             79                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined       760689                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples        748233                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.131511                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.620614                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              462874     61.86%     61.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1               43856      5.86%     67.72% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               41714      5.58%     73.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              112506     15.04%     88.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4               58915      7.87%     96.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5               24203      3.23%     99.44% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                4014      0.54%     99.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                 135      0.02%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                  16      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          748233                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.950076                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads              3264                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores             2087                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads               138474                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               51847                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 1608868                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    347                       # number of misc regfile writes
system.cpu.numCycles                           891122                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            1566                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                    94                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests           13                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5658                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         12852                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                  164604                       # Number of BP lookups
system.cpu.branchPred.condPredicted            129967                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             10984                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                51550                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   47589                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             92.316198                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                    5377                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 17                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            5567                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                721                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             4846                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          853                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts          451018                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             479                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              9967                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples       681060                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     0.825600                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     1.982640                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0          524242     76.97%     76.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1           49047      7.20%     84.18% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2           25064      3.68%     87.86% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3           25874      3.80%     91.66% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4           10029      1.47%     93.13% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5            5133      0.75%     93.88% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6            4206      0.62%     94.50% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7            5251      0.77%     95.27% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8           32214      4.73%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total       681060                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted               299594                       # Number of instructions committed
system.cpu.commit.opsCommitted                 562283                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                      106114                       # Number of memory references committed
system.cpu.commit.loads                         75413                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                          88                       # Number of memory barriers committed
system.cpu.commit.branches                      63540                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                      21525                       # Number of committed floating point instructions.
system.cpu.commit.integer                      547773                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                  2241                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass         5565      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu       436805     77.68%     78.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult           47      0.01%     78.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         2841      0.51%     79.19% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd          946      0.17%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.36% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt          560      0.10%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         1274      0.23%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu         2404      0.43%     80.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     80.11% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         2786      0.50%     80.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc         2280      0.41%     81.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     81.01% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          661      0.12%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     81.13% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead        70542     12.55%     93.67% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite        25533      4.54%     98.21% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead         4871      0.87%     99.08% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite         5168      0.92%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total       562283                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples         32214                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data       119303                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           119303                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       119303                       # number of overall hits
system.cpu.dcache.overall_hits::total          119303                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        16823                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          16823                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        16823                       # number of overall misses
system.cpu.dcache.overall_misses::total         16823                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1018342450                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1018342450                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1018342450                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1018342450                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       136126                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       136126                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       136126                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       136126                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.123584                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.123584                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.123584                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.123584                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60532.749807                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60532.749807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60532.749807                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60532.749807                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets       106947                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1161                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    92.116279                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks         3648                       # number of writebacks
system.cpu.dcache.writebacks::total              3648                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        12148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        12148                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        12148                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        12148                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data         4675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         4675                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data         4675                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         4675                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    308826950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    308826950                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    308826950                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    308826950                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.034343                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.034343                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.034343                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.034343                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66059.240642                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66059.240642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 66059.240642                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 66059.240642                       # average overall mshr miss latency
system.cpu.dcache.replacements                   3648                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89645                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15774                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    952085500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    952085500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data       105419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total       105419                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.149631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.149631                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 60357.899074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 60357.899074                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        12141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        12141                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data         3633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         3633                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    243895500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    243895500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.034462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.034462                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 67133.360859                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 67133.360859                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        29658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          29658                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         1049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         1049                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data     66256950                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     66256950                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        30707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        30707                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.034162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.034162                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 63162.011439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 63162.011439                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         1042                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data     64931450                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     64931450                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.033934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.033934                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 62314.251440                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 62314.251440                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           878.654250                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              123978                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              4672                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             26.536387                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            149000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   878.654250                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.858061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.858061                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          368                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          579                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            276924                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           276924                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                   115567                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles                368283                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                    230171                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                 23887                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                  10325                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved                40649                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1635                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts                1151828                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                 80097                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                      111975                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                       40156                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          1280                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           256                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles              91828                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                         754705                       # Number of instructions fetch has processed
system.cpu.fetch.branches                      164604                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              53687                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                        637910                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                   23776                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  633                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5898                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles           33                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           43                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                    227419                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                  1972                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples             748233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.922230                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             2.856921                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                   465700     62.24%     62.24% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                    26827      3.59%     65.83% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                    24565      3.28%     69.11% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                    27492      3.67%     72.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                    34268      4.58%     77.36% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                    38556      5.15%     82.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                    31698      4.24%     86.75% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                    33213      4.44%     91.19% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                    65914      8.81%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total               748233                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.184715                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.846915                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst       224010                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           224010                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       224010                       # number of overall hits
system.cpu.icache.overall_hits::total          224010                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3408                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3408                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3408                       # number of overall misses
system.cpu.icache.overall_misses::total          3408                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    203411999                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    203411999                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    203411999                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    203411999                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       227418                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       227418                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       227418                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       227418                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.014986                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.014986                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.014986                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.014986                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59686.619425                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59686.619425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59686.619425                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59686.619425                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets          406                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               7                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           58                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         2007                       # number of writebacks
system.cpu.icache.writebacks::total              2007                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          886                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          886                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          886                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          886                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         2522                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2522                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         2522                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2522                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    162098999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    162098999                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    162098999                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    162098999                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.011090                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.011090                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.011090                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.011090                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 64273.988501                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 64273.988501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 64273.988501                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 64273.988501                       # average overall mshr miss latency
system.cpu.icache.replacements                   2007                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       224010                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          224010                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3408                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3408                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    203411999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    203411999                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       227418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       227418                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.014986                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.014986                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59686.619425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59686.619425                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          886                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          886                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         2522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2522                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    162098999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    162098999                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.011090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.011090                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 64273.988501                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 64273.988501                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           469.871359                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              226532                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2522                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             89.822363                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   469.871359                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.917717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.917717                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          122                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          302                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           88                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            457358                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           457358                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                      228149                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1064                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                        5231                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                   63061                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                   27                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 117                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                  21146                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                    4                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   1120                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON    445560500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                  10325                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                   148282                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                  290609                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           7675                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                    220148                       # Number of cycles rename is running
system.cpu.rename.unblockCycles                 71194                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts                1081732                       # Number of instructions processed by rename
system.cpu.rename.squashedInsts                 30971                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                  4445                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                  16797                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                  45986                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents             796                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands             1297010                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                     2752388                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                  1596667                       # Number of integer rename lookups
system.cpu.rename.fpLookups                     77230                       # Number of floating rename lookups
system.cpu.rename.committedMaps                681985                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                   615016                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     416                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                 378                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                     65305                       # count of insts added to the skid buffer
system.cpu.rob.reads                          1658806                       # The number of ROB reads
system.cpu.rob.writes                         2094081                       # The number of ROB writes
system.cpu.thread_0.numInsts                   299594                       # Number of Instructions committed
system.cpu.thread_0.numOps                     562283                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples      5629.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2373.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4613.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000033925750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          341                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          341                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               18762                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               5271                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        7191                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       5646                       # Number of write requests accepted
system.mem_ctrls.readBursts                      7191                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     5646                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    205                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.41                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.92                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  7191                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 5646                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    4850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1510                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     450                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     116                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      30                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                      17                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       7                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     56                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    310                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    365                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    359                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    358                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    353                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    350                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    382                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    354                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    342                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          341                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      20.463343                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.927665                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     30.049312                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31            320     93.84%     93.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            17      4.99%     98.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95             2      0.59%     99.41% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127            1      0.29%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::544-575            1      0.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           341                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          341                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.434018                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.403800                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.048480                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              283     82.99%     82.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                3      0.88%     83.87% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               33      9.68%     93.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               14      4.11%     97.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                5      1.47%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.29%     99.41% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.59%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           341                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                   13120                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                  460224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               361344                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                   1032.91                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    810.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                     445555000                       # Total gap between requests
system.mem_ctrls.avgGap                      34708.65                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       151872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data       295232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       358656                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 340856067.806728839874                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 662608108.214260458946                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 804954658.233842492104                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2519                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data         4672                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         5646                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     84270750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    158536500                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks  10617940500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     33454.05                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     33933.33                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   1880612.91                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       161216                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data       299008                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total        460224                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       161216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       161216                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks        65088                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total        65088                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2519                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data         4672                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total           7191                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         1017                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          1017                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    361827406                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    671082827                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total       1032910233                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    361827406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    361827406                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    146081172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       146081172                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    146081172                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    361827406                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    671082827                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total      1178991405                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                 6986                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                5604                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0          414                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1          398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2          475                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3          494                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4          649                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5          579                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6          359                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7          220                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8          459                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9          578                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11          360                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12          469                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13          505                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14          386                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15          304                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          374                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          274                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          319                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          560                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          266                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          181                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          377                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          253                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          323                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          411                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          436                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          317                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          224                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               111819750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat              34930000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          242807250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                16006.26                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           34756.26                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits                5140                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               3941                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            73.58                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         3502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   229.866362                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   150.945069                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   247.920670                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1347     38.46%     38.46% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1116     31.87%     70.33% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          389     11.11%     81.44% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          198      5.65%     87.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          126      3.60%     90.69% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767           72      2.06%     92.75% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895           63      1.80%     94.55% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           31      0.89%     95.43% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          160      4.57%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         3502                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead                447104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             358656                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW             1003.464176                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              804.954658                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                   14.13                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                7.84                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               6.29                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               72.13                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        13258980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy         7035930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy       25618320                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      14349780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy    197524380                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy      4759200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy     297581070                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   667.880277                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE     10690500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT    420050000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        11795280                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy         6254160                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy       24261720                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      14903100                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 35034480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy    198709980                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy      3760800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy     294719520                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   661.457916                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE      8134000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF     14820000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT    422606500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6154                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1017                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4638                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                3                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1040                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1040                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          3632                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side_port::system.mem_ctrls.port         7048                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side_port::total         7048                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::system.mem_ctrls.port        12995                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side_port::total        12995                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  20043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::system.mem_ctrls.port       289664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side_port::total       289664                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::system.mem_ctrls.port       532480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side_port::total       532480                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                  822144                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                3                       # Total snoops (count)
system.membus.snoopTraffic                        192                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              7197                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.002223                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.047101                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7181     99.78%     99.78% # Request fanout histogram
system.membus.snoop_fanout::1                      16      0.22%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                7197                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED    445560500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            37696000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               8.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy           13413000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy           24834250                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              5.6                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
