
****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:19 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source build_project.tcl
# set_param general.maxThreads 8
# set_part xc7a35tcpg236-1
INFO: [Coretcl 2-1500] The part has been set to 'xc7a35tcpg236-1' for the current project only. Run set_part -help for more details. To evaluate different speed grades in the current design, use the set_speed_grade command, or use the open_checkpoint -part command to change the part used by an existing checkpoint design.
# read_verilog -sv  clk_gen.sv
# read_verilog -sv  fn_aes_ghash_multiplication.sv
# read_verilog -sv  fn_aes_encrypt_stage.sv
# read_verilog -sv  fn_aes_key_expansion.sv
# read_verilog -sv  aes_pipeline_stage1.sv
# read_verilog -sv  aes_pipeline_stage12.sv
# read_verilog -sv  aes_pipeline_stage13.sv
# read_verilog -sv  aes_pipeline_stage14.sv
# read_verilog -sv  aes_pipeline_stage2.sv
# read_verilog -sv  aes_pipeline_stage3.sv
# read_verilog -sv  aes_pipeline_stage4.sv
# read_verilog -sv  aes_pipeline_stage5.sv
# read_verilog -sv  aes_pipeline_stage6.sv
# read_verilog -sv  aes_pipeline_stage7.sv
# read_verilog -sv  aes_pipeline_stage8.sv
# read_verilog -sv  gcm_aes.sv
# read_verilog -sv  display.sv
# read_verilog -sv  aes.sv
# read_xdc constraints_artix_7.xdc
# synth_design -top aes
Command: synth_design -top aes
Starting synth_design
Using part: xc7a35tcpg236-1
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 12258 
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/AES_GCM/aes_pipeline_stage12.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/AES_GCM/aes_pipeline_stage13.sv:4]
WARNING: [Synth 8-1935] empty port in module declaration [/home/yu/projects/AES_GCM/aes_pipeline_stage14.sv:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1098.688 ; gain = 166.305 ; free physical = 28022 ; free virtual = 68516
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'aes' [/home/yu/projects/AES_GCM/aes.sv:4]
INFO: [Synth 8-638] synthesizing module 'clk_gen' [/home/yu/projects/AES_GCM/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'IBUF' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-256] done synthesizing module 'IBUF' (1#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:14146]
INFO: [Synth 8-638] synthesizing module 'MMCME2_ADV' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 50.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 11.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-256] done synthesizing module 'MMCME2_ADV' (2#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:20414]
INFO: [Synth 8-638] synthesizing module 'BUFG' [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'BUFG' (3#1) [/home/yu/Vivado/Vivado/2016.4/scripts/rt/data/unisim_comp.v:607]
INFO: [Synth 8-256] done synthesizing module 'clk_gen' (4#1) [/home/yu/projects/AES_GCM/clk_gen.sv:1]
INFO: [Synth 8-638] synthesizing module 'gcm_aes' [/home/yu/projects/AES_GCM/gcm_aes.sv:9]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage1' [/home/yu/projects/AES_GCM/aes_pipeline_stage1.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage1' (5#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage1.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage2' [/home/yu/projects/AES_GCM/aes_pipeline_stage2.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage2' (6#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage2.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage3' [/home/yu/projects/AES_GCM/aes_pipeline_stage3.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage3' (7#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage3.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage4' [/home/yu/projects/AES_GCM/aes_pipeline_stage4.sv:1]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/fn_aes_key_expansion.sv:10]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage4' (8#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage4.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage5' [/home/yu/projects/AES_GCM/aes_pipeline_stage5.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage5' (9#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage5.sv:1]
WARNING: [Synth 8-350] instance 'stage5' of module 'aes_pipeline_stage5' requires 17 connections, but only 16 given [/home/yu/projects/AES_GCM/gcm_aes.sv:204]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage6' [/home/yu/projects/AES_GCM/aes_pipeline_stage6.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage6' (10#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage6.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage7' [/home/yu/projects/AES_GCM/aes_pipeline_stage7.sv:1]
WARNING: [Synth 8-3936] Found unconnected internal register 'r_key_schedule_reg' and it is trimmed from '1408' to '256' bits. [/home/yu/projects/AES_GCM/aes_pipeline_stage7.sv:57]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage7' (11#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage7.sv:1]
INFO: [Synth 8-638] synthesizing module 'aes_pipeline_stage8' [/home/yu/projects/AES_GCM/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'aes_pipeline_stage8' (12#1) [/home/yu/projects/AES_GCM/aes_pipeline_stage8.sv:1]
INFO: [Synth 8-256] done synthesizing module 'gcm_aes' (13#1) [/home/yu/projects/AES_GCM/gcm_aes.sv:9]
WARNING: [Synth 8-689] width (1) of port connection 'i_aad' does not match port width (128) of module 'gcm_aes' [/home/yu/projects/AES_GCM/aes.sv:58]
INFO: [Synth 8-638] synthesizing module 'display' [/home/yu/projects/AES_GCM/display.sv:3]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/display.sv:35]
INFO: [Synth 8-226] default block is never used [/home/yu/projects/AES_GCM/display.sv:48]
INFO: [Synth 8-256] done synthesizing module 'display' (14#1) [/home/yu/projects/AES_GCM/display.sv:3]
WARNING: [Synth 8-3848] Net i_plain_text in module/entity aes does not have driver. [/home/yu/projects/AES_GCM/aes.sv:58]
INFO: [Synth 8-256] done synthesizing module 'aes' (15#1) [/home/yu/projects/AES_GCM/aes.sv:4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[0]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[1]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[2]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[3]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[4]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[5]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[6]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[7]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[8]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[9]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[10]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[11]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[12]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[13]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[14]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[15]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[16]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[17]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[18]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[19]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[20]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[21]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[22]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[23]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[24]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[25]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[26]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[27]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[28]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[29]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[30]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[31]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[32]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[33]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[34]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[35]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[36]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[37]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[38]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[39]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[40]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[41]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[42]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[43]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[44]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[45]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[46]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[47]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[48]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[49]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[50]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[51]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[52]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[53]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[54]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[55]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[56]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[57]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[58]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[59]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[60]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[61]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[62]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[63]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[64]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[65]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[66]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[67]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[68]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[69]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[70]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[71]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[72]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[73]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[74]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[75]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[76]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[77]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[78]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[79]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[80]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[81]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[82]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[83]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[84]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[85]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[86]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[87]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[88]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[89]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[90]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[91]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[92]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[93]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[94]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[95]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[96]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[97]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[98]
WARNING: [Synth 8-3331] design aes_pipeline_stage7 has unconnected port i_key_schedule[99]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 1811.195 ; gain = 878.812 ; free physical = 27251 ; free virtual = 67763
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin gcm_aes_instance:i_aad[127] to constant 0 [/home/yu/projects/AES_GCM/aes.sv:49]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 1811.195 ; gain = 878.812 ; free physical = 27250 ; free virtual = 67762
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/yu/projects/AES_GCM/constraints_artix_7.xdc]
Finished Parsing XDC File [/home/yu/projects/AES_GCM/constraints_artix_7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/yu/projects/AES_GCM/constraints_artix_7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/aes_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/aes_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2000.742 ; gain = 0.000 ; free physical = 27208 ; free virtual = 67720
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2000.742 ; gain = 1068.359 ; free physical = 27206 ; free virtual = 67718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 2000.742 ; gain = 1068.359 ; free physical = 27206 ; free virtual = 67718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:00:34 . Memory (MB): peak = 2000.742 ; gain = 1068.359 ; free physical = 27206 ; free virtual = 67718
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:24 ; elapsed = 00:01:25 . Memory (MB): peak = 2015.789 ; gain = 1083.406 ; free physical = 27081 ; free virtual = 67593
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage8__GB0 |           1|     29720|
|3     |aes_pipeline_stage8__GB1 |           1|     12149|
|4     |aes_pipeline_stage8__GB2 |           1|     11065|
|5     |gcm_aes__GCB0            |           1|     30555|
|6     |aes_pipeline_stage4      |           1|     18737|
|7     |gcm_aes__GCB2            |           1|     24402|
|8     |aes_pipeline_stage5      |           1|     18737|
|9     |aes__GC0                 |           1|       295|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage4.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage5.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage2.sv:55]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage3.sv:61]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage6.sv:58]
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 287   
	   3 Input    128 Bit         XORs := 1     
	   2 Input     32 Bit         XORs := 7     
	   3 Input     32 Bit         XORs := 3     
	   4 Input      8 Bit         XORs := 432   
+---Registers : 
	             1408 Bit    Registers := 5     
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 47    
	               96 Bit    Registers := 2     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                8 Bit    Registers := 208   
	                1 Bit    Registers := 11    
+---ROMs : 
	                              ROMs := 208   
+---Muxes : 
	   2 Input    128 Bit        Muxes := 259   
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage4.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage5.sv:58]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage2.sv:55]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage3.sv:61]
INFO: [Synth 8-3538] Detected potentially large (wide) register r_key_schedule_reg [/home/yu/projects/AES_GCM/aes_pipeline_stage6.sv:58]
Hierarchical RTL Component report 
Module aes 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module aes_pipeline_stage4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_pipeline_stage5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module aes_pipeline_stage8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    128 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 256   
+---Registers : 
	              128 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input    128 Bit        Muxes := 258   
Module aes_pipeline_stage1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     32 Bit         XORs := 7     
	   3 Input     32 Bit         XORs := 3     
+---Registers : 
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module aes_pipeline_stage2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---XORs : 
	   2 Input    128 Bit         XORs := 2     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 4     
	               96 Bit    Registers := 1     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 2     
+---ROMs : 
	                              ROMs := 16    
+---Muxes : 
	   2 Input    128 Bit        Muxes := 1     
Module aes_pipeline_stage3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 8     
	   4 Input      8 Bit         XORs := 96    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 16    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 16    
Module aes_pipeline_stage7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 3     
	   3 Input    128 Bit         XORs := 1     
	   4 Input      8 Bit         XORs := 32    
+---Registers : 
	              256 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 32    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 32    
Module aes_pipeline_stage6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input    128 Bit         XORs := 6     
	   4 Input      8 Bit         XORs := 80    
+---Registers : 
	             1408 Bit    Registers := 1     
	              128 Bit    Registers := 6     
	                8 Bit    Registers := 48    
	                1 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 48    
Module display 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 1     
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 4 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[30]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[29]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[28]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[27]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[26]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[25]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[24]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[23]' (FD) to 'i_6/u/count_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[7]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[8]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[6]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[4]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[2]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[3]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[14]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[11]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[12]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[16]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[17]' (FD) to 'i_6/u/count_reg[22]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[22]' (FD) to 'i_6/u/count_reg[21]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[21]' (FD) to 'i_6/u/count_reg[20]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[20]' (FD) to 'i_6/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[0]' (FD) to 'i_6/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[1]' (FD) to 'i_6/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[5]' (FD) to 'i_6/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[10]' (FD) to 'i_6/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[9]' (FD) to 'i_6/u/count_reg[19]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[19]' (FD) to 'i_6/u/count_reg[18]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[18]' (FD) to 'i_6/u/count_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_6/u/count_reg[15]' (FD) to 'i_6/u/count_reg[13]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_6/\u/count_reg[13] )
INFO: [Synth 8-4471] merging register 'stage1/r_cipher_key_reg[0:127]' into 'stage1/r_cipher_key_reg[0:127]' [/home/yu/projects/AES_GCM/aes_pipeline_stage1.sv:46]
INFO: [Synth 8-3886] merging instance 'B[1]__2' (FD) to 'stage1/r_cipher_key_reg[106]'
INFO: [Synth 8-3886] merging instance 'B[0]__2' (FD) to 'stage1/r_cipher_key_reg[107]'
INFO: [Synth 8-3886] merging instance 'C[3]__1' (FD) to 'stage1/r_cipher_key_reg[108]'
INFO: [Synth 8-3886] merging instance 'C[2]__1' (FD) to 'stage1/r_cipher_key_reg[109]'
INFO: [Synth 8-3886] merging instance 'C[1]__1' (FD) to 'stage1/r_cipher_key_reg[110]'
INFO: [Synth 8-3886] merging instance 'C[0]__1' (FD) to 'stage1/r_cipher_key_reg[111]'
INFO: [Synth 8-3886] merging instance 'B[1]__1' (FD) to 'stage1/r_cipher_key_reg[114]'
INFO: [Synth 8-3886] merging instance 'B[0]__1' (FD) to 'stage1/r_cipher_key_reg[115]'
INFO: [Synth 8-3886] merging instance 'C[3]__0' (FD) to 'stage1/r_cipher_key_reg[116]'
INFO: [Synth 8-3886] merging instance 'C[2]__0' (FD) to 'stage1/r_cipher_key_reg[117]'
INFO: [Synth 8-3886] merging instance 'C[1]__0' (FD) to 'stage1/r_cipher_key_reg[118]'
INFO: [Synth 8-3886] merging instance 'C[0]__0' (FD) to 'stage1/r_cipher_key_reg[119]'
INFO: [Synth 8-3886] merging instance 'B[1]__0' (FD) to 'stage1/r_cipher_key_reg[122]'
INFO: [Synth 8-3886] merging instance 'B[0]__0' (FD) to 'stage1/r_cipher_key_reg[123]'
INFO: [Synth 8-3886] merging instance 'B[1]' (FD) to 'stage1/r_cipher_key_reg[98]'
INFO: [Synth 8-3886] merging instance 'B[0]' (FD) to 'stage1/r_cipher_key_reg[99]'
INFO: [Synth 8-3886] merging instance 'C[3]' (FD) to 'stage1/r_cipher_key_reg[100]'
INFO: [Synth 8-3886] merging instance 'C[2]' (FD) to 'stage1/r_cipher_key_reg[101]'
INFO: [Synth 8-3886] merging instance 'C[1]' (FD) to 'stage1/r_cipher_key_reg[102]'
INFO: [Synth 8-3886] merging instance 'C[0]' (FD) to 'stage1/r_cipher_key_reg[103]'
INFO: [Synth 8-3886] merging instance 'B[2]__2' (FD) to 'stage1/r_cipher_key_reg[105]'
INFO: [Synth 8-3886] merging instance 'B[3]__2' (FD) to 'stage1/r_cipher_key_reg[104]'
INFO: [Synth 8-3886] merging instance 'stage1/r_cipher_key_reg[97]' (FD) to 'B[2]'
INFO: [Synth 8-3886] merging instance 'stage1/r_cipher_key_reg[96]' (FD) to 'B[3]'
INFO: [Synth 8-3886] merging instance 'B[2]__1' (FD) to 'stage1/r_cipher_key_reg[113]'
INFO: [Synth 8-3886] merging instance 'B[3]__1' (FD) to 'stage1/r_cipher_key_reg[112]'
INFO: [Synth 8-3886] merging instance 'B[2]__0' (FD) to 'stage1/r_cipher_key_reg[121]'
INFO: [Synth 8-3886] merging instance 'B[3]__0' (FD) to 'stage1/r_cipher_key_reg[120]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1407] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1406] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1405] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1404] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1403] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1402] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1401] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1400] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1399] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1398] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1397] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1396] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1395] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1394] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1393] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1392] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1391] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1390] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1389] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1388] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1387] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1386] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1385] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1384] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1383] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1382] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1381] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1380] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1379] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1378] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1377] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1376] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1375] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1374] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1373] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1372] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1371] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1370] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1369] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1368] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1367] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1366] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1365] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1364] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1363] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1362] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1361] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1360] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1359] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1358] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1357] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1356] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1355] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1354] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1353] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1352] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1351] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1350] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1349] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1348] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1347] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1346] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1345] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1344] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1343] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1342] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1341] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1340] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1339] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1338] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1337] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1336] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1335] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1334] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1333] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1332] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1331] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1330] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1329] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1328] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1327] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1326] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1325] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1324] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1323] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1322] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1321] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1320] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1319] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1318] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1317] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1316] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1315] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1314] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1313] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1312] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1311] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1310] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\stage2/r_key_schedule_reg[1309] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[448]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[449]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[450]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[451]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[452]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[453]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[454]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[455]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[456]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[457]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[458]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[459]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[460]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[461]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[462]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[463]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[464]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[465]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[466]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[467]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[468]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[469]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[470]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[471]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[472]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[473]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[474]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[475]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[476]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[477]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[478]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[479]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[480]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[481]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[482]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[483]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[484]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[485]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[486]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[487]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[488]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[489]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[490]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[491]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[492]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[493]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[494]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[495]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[496]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[497]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[498]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[499]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[500]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[501]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[502]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[503]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[504]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[505]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[506]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[507]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[508]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[509]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[510]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[511]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[512]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[513]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[514]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[515]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[516]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[517]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[518]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[519]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[520]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[521]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[522]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[523]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[524]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[525]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[526]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[527]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[528]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[529]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[530]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[531]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[532]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[533]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[534]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[535]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[536]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[537]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[538]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[539]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[540]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[541]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[542]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[543]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[544]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[545]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[546]) is unused and will be removed from module aes_pipeline_stage3.
WARNING: [Synth 8-3332] Sequential element (r_key_schedule_reg[547]) is unused and will be removed from module aes_pipeline_stage3.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:58 ; elapsed = 00:02:31 . Memory (MB): peak = 2035.727 ; gain = 1103.344 ; free physical = 23636 ; free virtual = 64157
---------------------------------------------------------------------------------
WARNING: [Synth 8-5835] Resources of type BRAM have been overutilized. Used = 208, Available = 100. Will try to implement using LUT-RAM. 
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------+-----------------------------+---------------+----------------+
|Module Name         | RTL Object                  | Depth x Width | Implemented As | 
+--------------------+-----------------------------+---------------+----------------+
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage1 | sbox                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage2 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage3 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage4 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage5 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | r_h_reg_rep_bsel            | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage6 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | r_encrypted_j0_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | r_encrypted_cb_reg_rep_bsel | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | Block RAM      | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_3                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | gf_table_2                  | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
|aes_pipeline_stage7 | SBOX                        | 256x8         | LUT            | 
+--------------------+-----------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+-------------------------+------------+----------+
|      |RTL Partition            |Replication |Instances |
+------+-------------------------+------------+----------+
|1     |clk_gen__GC0             |           1|         3|
|2     |aes_pipeline_stage8__GB0 |           1|     20062|
|3     |aes_pipeline_stage8__GB1 |           1|      8212|
|4     |aes_pipeline_stage8__GB2 |           1|      7679|
|5     |gcm_aes__GCB0            |           1|     17753|
|6     |aes_pipeline_stage4      |           1|     10673|
|7     |gcm_aes__GCB2            |           1|     13906|
|8     |aes_pipeline_stage5      |           1|     10673|
|9     |aes__GC0                 |           1|        98|
+------+-------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:04 ; elapsed = 00:02:37 . Memory (MB): peak = 2118.094 ; gain = 1185.711 ; free physical = 23552 ; free virtual = 64073
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[2]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[90]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[3]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[91]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[4]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[92]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[5]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[93]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[6]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[94]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[7]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[95]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[82]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[90]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[83]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[91]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[84]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[92]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[85]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[93]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[86]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[94]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[87]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[95]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[42]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[90]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[43]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[91]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[44]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[92]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[45]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[93]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[46]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[94]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[47]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[95]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[90]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[74]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[91]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[75]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[92]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[76]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[93]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[77]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[94]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[78]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[95]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[79]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[50]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[74]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[51]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[75]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[52]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[76]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[53]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[77]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[54]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[78]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[55]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[79]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[10]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[74]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[11]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[75]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[12]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[76]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[13]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[77]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[14]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[78]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[15]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[79]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[66]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[74]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[67]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[75]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[68]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[76]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[69]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[77]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[70]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[78]'
INFO: [Synth 8-3886] merging instance 'gcm_aes_instancei_4/stage1/r_iv_reg[71]' (FD) to 'gcm_aes_instancei_4/stage1/r_iv_reg[79]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:03:59 ; elapsed = 00:04:33 . Memory (MB): peak = 2762.523 ; gain = 1830.141 ; free physical = 22906 ; free virtual = 63427
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |clk_gen__GC0        |           1|         3|
|2     |gcm_aes__GCB0       |           1|     15575|
|3     |aes_pipeline_stage4 |           1|      8309|
|4     |gcm_aes__GCB2       |           1|      8734|
|5     |aes_pipeline_stage5 |           1|      8117|
|6     |aes__GC0            |           1|        98|
|7     |aes_GT0             |           1|     35103|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage4/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_h_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__2 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__3 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__4 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__5 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__6 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__7 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__8 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__9 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__10 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__11 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__12 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/r_encrypted_cb_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__13 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__14 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__15 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__16 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__17 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__18 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage5/sel__19 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/r_encrypted_j0_reg_rep_bsel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance gcm_aes_instance/stage7/sel (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__0'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__0' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__1'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__1' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__2'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__2' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__3'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__3' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__4'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__4' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__5'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__5' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__6'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__6' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__7'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__7' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__8'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__8' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__9'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__9' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__10'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__10' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__11'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__11' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__12'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__12' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__13'
INFO: [Synth 8-223] decloning instance 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__13' (RAMB18E1) to 'gcm_aes_instancei_4/gcm_aes_instance/stage2/sel__14'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:09 ; elapsed = 00:04:50 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22713 ; free virtual = 63242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |gcm_aes__GCB0 |           1|      7946|
|2     |aes_GT0       |           1|     10187|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:13 ; elapsed = 00:04:53 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22713 ; free virtual = 63242
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:13 ; elapsed = 00:04:54 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22713 ; free virtual = 63242
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:15 ; elapsed = 00:04:56 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22714 ; free virtual = 63242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:15 ; elapsed = 00:04:56 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22714 ; free virtual = 63242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:16 ; elapsed = 00:04:57 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22714 ; free virtual = 63242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:16 ; elapsed = 00:04:57 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22714 ; free virtual = 63242
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                    | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|aes         | gcm_aes_instance/stage7/r_plain_text_reg[0] | 7      | 4     | NO           | YES                | YES               | 4      | 0       | 
|aes         | gcm_aes_instance/stage8/r_new_instance_reg  | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+------------+---------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |BUFG       |     2|
|2     |CARRY4     |    94|
|3     |LUT1       |   180|
|4     |LUT2       |   676|
|5     |LUT3       |   451|
|6     |LUT4       |  3857|
|7     |LUT5       |  4150|
|8     |LUT6       | 14185|
|9     |MMCME2_ADV |     1|
|10    |MUXF7      |  3776|
|11    |MUXF8      |  1657|
|12    |RAMB18E1   |    83|
|13    |RAMB18E1_1 |     8|
|14    |SRL16E     |     5|
|15    |FDRE       |  1329|
|16    |FDSE       |     8|
|17    |IBUF       |    18|
|18    |OBUF       |    12|
+------+-----------+------+

Report Instance Areas: 
+------+-------------------+--------------------+------+
|      |Instance           |Module              |Cells |
+------+-------------------+--------------------+------+
|1     |top                |                    | 30492|
|2     |  clk_gen_instance |clk_gen             |     4|
|3     |  gcm_aes_instance |gcm_aes             | 30383|
|4     |    stage1         |aes_pipeline_stage1 |   424|
|5     |    stage2         |aes_pipeline_stage2 |   929|
|6     |    stage3         |aes_pipeline_stage3 |  3248|
|7     |    stage4         |aes_pipeline_stage4 |  3832|
|8     |    stage5         |aes_pipeline_stage5 |  3768|
|9     |    stage6         |aes_pipeline_stage6 |  1913|
|10    |    stage7         |aes_pipeline_stage7 |   610|
|11    |    stage8         |aes_pipeline_stage8 | 10187|
|12    |  u                |display             |    76|
+------+-------------------+--------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:16 ; elapsed = 00:04:57 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 22714 ; free virtual = 63242
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2552 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:07 ; elapsed = 00:04:51 . Memory (MB): peak = 2774.449 ; gain = 1566.434 ; free physical = 26307 ; free virtual = 66836
Synthesis Optimization Complete : Time (s): cpu = 00:04:16 ; elapsed = 00:05:00 . Memory (MB): peak = 2774.449 ; gain = 1842.066 ; free physical = 26323 ; free virtual = 66836
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 204 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/yu/projects/AES_GCM/constraints_artix_7.xdc]
Finished Parsing XDC File [/home/yu/projects/AES_GCM/constraints_artix_7.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
442 Infos, 209 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:18 ; elapsed = 00:05:02 . Memory (MB): peak = 2818.551 ; gain = 1817.664 ; free physical = 26323 ; free virtual = 66836
# exec mkdir -p -- ./reports
# report_timing -setup  -file ./reports/synth_aes_setup_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
# report_timing -hold   -file ./reports/synth_aes_hold_report.txt
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type min -sort_by slack.
# report_timing_summary -file ./reports/synth_timing_report_aes.txt -delay_type min_max -max_path 50
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
# report_utilization    -file ./reports/synth_utilization_report.txt
report_utilization: Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 26319 ; free virtual = 66832
# report_utilization -hierarchical  -file ./reports/synth_utilization_report_submodule.txt
report_utilization: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.33 . Memory (MB): peak = 2889.609 ; gain = 0.000 ; free physical = 26319 ; free virtual = 66832
# place_design
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2953.641 ; gain = 0.000 ; free physical = 26321 ; free virtual = 66833
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2953.641 ; gain = 0.000 ; free physical = 26321 ; free virtual = 66833

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device
ERROR: [Place 30-640] Place Check : This design requires more Slice LUTs cells than are available in the target device. This design requires 22239 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
ERROR: [Place 30-640] Place Check : This design requires more LUT as Logic cells than are available in the target device. This design requires 22234 of such cell types but only 20800 compatible sites are available in the target device. Please analyze your synthesis results and constraints to ensure the design is mapped to Xilinx primitives as expected. If so, please consider targeting a larger device. Please set tcl parameter "drc.disableLUTOverUtilError" to 1 to change this error to warning.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10ac59266

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 2953.641 ; gain = 0.000 ; free physical = 26321 ; free virtual = 66834
Phase 1 Placer Initialization | Checksum: 10ac59266

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2953.641 ; gain = 0.000 ; free physical = 26321 ; free virtual = 66834
ERROR: [Place 30-99] Placer failed with error: 'IO Clock Placer stopped due to earlier errors. Implementation Feasibility check failed, Please see the previously displayed individual error or warning messages for more details.'
Please review all ERROR, CRITICAL WARNING, and WARNING messages during placement to understand the cause for failure.
Ending Placer Task | Checksum: 10ac59266

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 2953.641 ; gain = 0.000 ; free physical = 26321 ; free virtual = 66834
INFO: [Common 17-83] Releasing license: Implementation
11 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
place_design failed
ERROR: [Common 17-69] Command failed: Placer could not place all instances
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:25:23 2018...
