
---------- Begin Simulation Statistics ----------
final_tick                               1770780388000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 527690                       # Simulator instruction rate (inst/s)
host_mem_usage                                8790944                       # Number of bytes of host memory used
host_op_rate                                  1027205                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  2842.58                       # Real time elapsed on the host
host_tick_rate                               40748557                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1500000003                       # Number of instructions simulated
sim_ops                                    2919909267                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.115831                       # Number of seconds simulated
sim_ticks                                115830912250                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                             0                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                           0                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                   130                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       948454                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1896993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.committedInsts                   0                       # Number of instructions committed
system.switch_cpus.committedOps                     0                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.dtb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.dtb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.dtb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.rdAccesses                   0                       # TLB accesses on read requests
system.switch_cpus.itb.rdMisses                     0                       # TLB misses on read requests
system.switch_cpus.itb.wrAccesses                   0                       # TLB accesses on write requests
system.switch_cpus.itb.wrMisses                     0                       # TLB misses on write requests
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                        0                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles                  0                       # Number of busy cycles
system.switch_cpus.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls                   0                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses             0                       # Number of integer alu accesses
system.switch_cpus.num_int_insts                    0                       # number of integer instructions
system.switch_cpus.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus.num_load_insts                   0                       # Number of load instructions
system.switch_cpus.num_mem_refs                     0                       # number of memory refs
system.switch_cpus.num_store_insts                  0                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses             0                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts                    0                       # number of vector instructions
system.switch_cpus.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0                       # Class of executed instruction
system.switch_cpus.op_class::IntAlu                 0                       # Class of executed instruction
system.switch_cpus.op_class::IntMult                0                       # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0                       # Class of executed instruction
system.switch_cpus.op_class::FloatAdd               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCmp               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatCvt               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMult              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatDiv               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMisc              0                       # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAlu                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0                       # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0                       # Class of executed instruction
system.switch_cpus.op_class::MemRead                0                       # Class of executed instruction
system.switch_cpus.op_class::MemWrite               0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0                       # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus.op_class::total                  0                       # Class of executed instruction
system.switch_cpus_1.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.branchPred.BTBHitPct          nan                       # BTB Hit Percentage
system.switch_cpus_1.branchPred.BTBHits             0                       # Number of BTB hits
system.switch_cpus_1.branchPred.BTBLookups            0                       # Number of BTB lookups
system.switch_cpus_1.branchPred.RASInCorrect           54                       # Number of incorrect RAS predictions.
system.switch_cpus_1.branchPred.condIncorrect      1338839                       # Number of conditional branches incorrect
system.switch_cpus_1.branchPred.condPredicted     46261767                       # Number of conditional branches predicted
system.switch_cpus_1.branchPred.indirectHits     29947941                       # Number of indirect target hits.
system.switch_cpus_1.branchPred.indirectLookups     31736876                       # Number of indirect predictor lookups.
system.switch_cpus_1.branchPred.indirectMisses      1788935                       # Number of indirect misses.
system.switch_cpus_1.branchPred.lookups      51558791                       # Number of BP lookups
system.switch_cpus_1.branchPred.usedRAS       2634015                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.branchPredindirectMispredicted       613279                       # Number of mispredicted indirect branches.
system.switch_cpus_1.cc_regfile_reads       241132533                       # number of cc regfile reads
system.switch_cpus_1.cc_regfile_writes      170694557                       # number of cc regfile writes
system.switch_cpus_1.commit.amos                    0                       # Number of atomic instructions committed
system.switch_cpus_1.commit.branchMispredicts      1339004                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.branches         44257305                       # Number of branches committed
system.switch_cpus_1.commit.bw_lim_events     34652872                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.commitNonSpecStalls          364                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_1.commit.commitSquashedInsts     61084060                       # The number of squashed insts skipped by commit
system.switch_cpus_1.commit.committedInsts    250000000                       # Number of instructions committed
system.switch_cpus_1.commit.committedOps    476010561                       # Number of ops (including micro ops) committed
system.switch_cpus_1.commit.committed_per_cycle::samples    222153234                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::mean     2.142713                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::stdev     3.006878                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::0    118478054     53.33%     53.33% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::1     20450890      9.21%     62.54% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::2     14345198      6.46%     68.99% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::3     15062619      6.78%     75.78% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::4      5661746      2.55%     78.32% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::5      5136964      2.31%     80.64% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::6      2427599      1.09%     81.73% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::7      5937292      2.67%     84.40% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::8     34652872     15.60%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.committed_per_cycle::total    222153234                       # Number of insts commited each cycle
system.switch_cpus_1.commit.fp_insts         82476731                       # Number of committed floating point instructions.
system.switch_cpus_1.commit.function_calls      2222042                       # Number of function calls committed.
system.switch_cpus_1.commit.int_insts       410695819                       # Number of committed integer instructions.
system.switch_cpus_1.commit.loads            63094157                       # Number of loads committed
system.switch_cpus_1.commit.membars               120                       # Number of memory barriers committed
system.switch_cpus_1.commit.op_class_0::No_OpClass       838678      0.18%      0.18% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntAlu    337036423     70.80%     70.98% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntMult       188400      0.04%     71.02% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IntDiv      1154674      0.24%     71.26% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatAdd     13325401      2.80%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCmp            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatCvt           96      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMult            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMultAcc            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatDiv            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMisc            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatSqrt            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAdd            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAddAcc            0      0.00%     74.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAlu      4970712      1.04%     75.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCmp            0      0.00%     75.11% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdCvt       232550      0.05%     75.16% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMisc      2034394      0.43%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMult            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdMultAcc            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShift            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShiftAcc            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdDiv            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSqrt            0      0.00%     75.58% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAdd     10725862      2.25%     77.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatAlu            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCmp            0      0.00%     77.84% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatCvt     14940669      3.14%     80.97% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatDiv       387380      0.08%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMisc            0      0.00%     81.06% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMult      5073504      1.07%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAdd            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceAlu            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdReduceCmp            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAes            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdAesMix            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha1Hash2            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdSha256Hash2            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma2            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdShaSigma3            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::SimdPredAlu            0      0.00%     82.12% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemRead     49001394     10.29%     92.42% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::MemWrite     19593538      4.12%     96.53% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemRead     14092763      2.96%     99.49% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::FloatMemWrite      2414123      0.51%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_1.commit.op_class_0::total    476010561                       # Class of committed instruction
system.switch_cpus_1.commit.refs             85101818                       # Number of memory references committed
system.switch_cpus_1.commit.swp_count               0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.vec_insts               0                       # Number of committed Vector instructions.
system.switch_cpus_1.committedInsts         250000000                       # Number of Instructions Simulated
system.switch_cpus_1.committedOps           476010561                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_1.cpi                     0.926647                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               0.926647                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.BlockedCycles     98576096                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DecodedInsts    553193778                       # Number of instructions handled by decode
system.switch_cpus_1.decode.IdleCycles       44466693                       # Number of cycles decode is idle
system.switch_cpus_1.decode.RunCycles        78114576                       # Number of cycles decode is running
system.switch_cpus_1.decode.SquashCycles      1342667                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.UnblockCycles      8153327                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.rdAccesses          67707544                       # TLB accesses on read requests
system.switch_cpus_1.dtb.rdMisses              163518                       # TLB misses on read requests
system.switch_cpus_1.dtb.wrAccesses          23214398                       # TLB accesses on write requests
system.switch_cpus_1.dtb.wrMisses               38740                       # TLB misses on write requests
system.switch_cpus_1.fetch.Branches          51558791                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines        39038580                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles           180361134                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes       426386                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.IcacheWaitRetryStallCycles          296                       # Number of stall cycles due to full MSHR
system.switch_cpus_1.fetch.Insts            296559284                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.MiscStallCycles          286                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_1.fetch.PendingTrapStallCycles         1390                       # Number of stall cycles due to pending traps
system.switch_cpus_1.fetch.SquashCycles       2685334                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.222561                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles     48947591                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches     32581956                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.280139                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples    230653364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     2.441097                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.348915                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0      134880773     58.48%     58.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1       11117435      4.82%     63.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2        4934805      2.14%     65.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3        7868464      3.41%     68.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4        4584385      1.99%     70.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5        6343286      2.75%     73.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6        6710895      2.91%     76.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7        5571083      2.42%     78.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8       48642238     21.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total    230653364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fp_regfile_reads       135798579                       # number of floating regfile reads
system.switch_cpus_1.fp_regfile_writes       81705195                       # number of floating regfile writes
system.switch_cpus_1.idleCycles               1008460                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.branchMispredicts      1662451                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.exec_branches       46707455                       # Number of branches executed
system.switch_cpus_1.iew.exec_nop                   0                       # number of nop insts executed
system.switch_cpus_1.iew.exec_rate           2.215498                       # Inst execution rate
system.switch_cpus_1.iew.exec_refs           91591351                       # number of memory reference insts executed
system.switch_cpus_1.iew.exec_stores         23210199                       # Number of stores executed
system.switch_cpus_1.iew.exec_swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.iewBlockCycles      35026922                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts     70710180                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts        18631                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts        83859                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts     24327096                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts    537144060                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts     68381152                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts      3477674                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts    513246266                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents       396804                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents     12184949                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles      1342667                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles     12813237                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread0.cacheBlocked       184880                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread0.forwLoads      6197216                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread0.ignoredResponses        13354                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread0.memOrderViolation         2481                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread0.rescheduledLoads         8004                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread0.squashedLoads      7616014                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread0.squashedStores      2319433                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents         2481                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect      1276581                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect       385870                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.iew.wb_consumers       622638432                       # num instructions consuming a value
system.switch_cpus_1.iew.wb_count           511318729                       # cumulative count of insts written-back
system.switch_cpus_1.iew.wb_fanout           0.619124                       # average fanout of values written-back
system.switch_cpus_1.iew.wb_producers       385490094                       # num instructions producing a value
system.switch_cpus_1.iew.wb_rate             2.207177                       # insts written-back per cycle
system.switch_cpus_1.iew.wb_sent            511913909                       # cumulative count of insts sent to commit
system.switch_cpus_1.int_regfile_reads      630256729                       # number of integer regfile reads
system.switch_cpus_1.int_regfile_writes     354101125                       # number of integer regfile writes
system.switch_cpus_1.ipc                     1.079159                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               1.079159                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.FU_type_0::No_OpClass      1234712      0.24%      0.24% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntAlu    364611090     70.56%     70.80% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntMult       197166      0.04%     70.84% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IntDiv      1188981      0.23%     71.07% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatAdd     15429693      2.99%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCmp            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatCvt         2890      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMult            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMultAcc            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatDiv            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMisc            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatSqrt            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAdd            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAddAcc            0      0.00%     74.06% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAlu      5619832      1.09%     75.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCmp            0      0.00%     75.14% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdCvt       270834      0.05%     75.20% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMisc      2296412      0.44%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMult            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdMultAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShift            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShiftAcc            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdDiv            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSqrt            0      0.00%     75.64% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAdd     11937080      2.31%     77.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatAlu            0      0.00%     77.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCmp            0      0.00%     77.95% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatCvt     15867821      3.07%     81.02% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatDiv       389529      0.08%     81.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMisc            0      0.00%     81.10% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMult      5298613      1.03%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAdd            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceAlu            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdReduceCmp            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAes            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdAesMix            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha1Hash2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma2            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdShaSigma3            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::SimdPredAlu            0      0.00%     82.12% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemRead     52617816     10.18%     92.31% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::MemWrite     20743013      4.01%     96.32% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemRead     16312004      3.16%     99.48% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::FloatMemWrite      2706458      0.52%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.FU_type_0::total    516723944                       # Type of FU issued
system.switch_cpus_1.iq.fp_alu_accesses      94226257                       # Number of floating point alu accesses
system.switch_cpus_1.iq.fp_inst_queue_reads    187876694                       # Number of floating instruction queue reads
system.switch_cpus_1.iq.fp_inst_queue_wakeup_accesses     92179659                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_1.iq.fp_inst_queue_writes    121497785                       # Number of floating instruction queue writes
system.switch_cpus_1.iq.fu_busy_cnt           5415584                       # FU busy when requested
system.switch_cpus_1.iq.fu_busy_rate         0.010481                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntAlu       4536462     83.77%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntMult            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IntDiv             0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatAdd            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCmp            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatCvt            1      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMult            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMultAcc            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatDiv            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMisc            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatSqrt            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAdd            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAddAcc            0      0.00%     83.77% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAlu         3502      0.06%     83.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCmp            0      0.00%     83.83% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdCvt         5866      0.11%     83.94% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMisc         3108      0.06%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMult            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdMultAcc            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShift            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShiftAcc            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdDiv            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSqrt            0      0.00%     84.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAdd        58506      1.08%     85.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatAlu            0      0.00%     85.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCmp            0      0.00%     85.08% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatCvt       535394      9.89%     94.96% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatDiv          115      0.00%     94.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMisc            0      0.00%     94.97% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMult         5000      0.09%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatMultAcc            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatSqrt            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAdd            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceAlu            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdReduceCmp            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAes            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdAesMix            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha1Hash2            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdSha256Hash2            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma2            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdShaSigma3            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::SimdPredAlu            0      0.00%     95.06% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemRead       178102      3.29%     98.35% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::MemWrite        51727      0.96%     99.30% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemRead        18476      0.34%     99.64% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::FloatMemWrite        19325      0.36%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.int_alu_accesses    426678559                       # Number of integer alu accesses
system.switch_cpus_1.iq.int_inst_queue_reads   1082014379                       # Number of integer instruction queue reads
system.switch_cpus_1.iq.int_inst_queue_wakeup_accesses    419139070                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_1.iq.int_inst_queue_writes    476781154                       # Number of integer instruction queue writes
system.switch_cpus_1.iq.iqInstsAdded        537088755                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued       516723944                       # Number of instructions issued
system.switch_cpus_1.iq.iqNonSpecInstsAdded        55305                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_1.iq.iqSquashedInstsExamined     61133437                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued       374241                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedNonSpecRemoved        54941                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_1.iq.iqSquashedOperandsExamined     74997427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.iq.issued_per_cycle::samples    230653364                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::mean     2.240262                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::stdev     2.472684                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::0    100253582     43.47%     43.47% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::1     16070856      6.97%     50.43% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::2     20331859      8.81%     59.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::3     21847624      9.47%     68.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::4     21306315      9.24%     77.96% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::5     17894319      7.76%     85.72% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::6     17226383      7.47%     93.18% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::7      9388063      4.07%     97.25% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::8      6334363      2.75%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.issued_per_cycle::total    230653364                       # Number of insts issued each cycle
system.switch_cpus_1.iq.rate                 2.230510                       # Inst issue rate
system.switch_cpus_1.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_1.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_1.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_1.itb.rdAccesses                 0                       # TLB accesses on read requests
system.switch_cpus_1.itb.rdMisses                   0                       # TLB misses on read requests
system.switch_cpus_1.itb.wrAccesses          39038805                       # TLB accesses on write requests
system.switch_cpus_1.itb.wrMisses                 607                       # TLB misses on write requests
system.switch_cpus_1.memDep0.conflictingLoads      3392609                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores      2022950                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads     70710180                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores     24327096                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.misc_regfile_reads     199408655                       # number of misc regfile reads
system.switch_cpus_1.misc_regfile_writes           54                       # number of misc regfile writes
system.switch_cpus_1.numCycles              231661824                       # number of cpu cycles simulated
system.switch_cpus_1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_1.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_1.rename.BlockCycles      66680764                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.CommittedMaps    569520564                       # Number of HB maps that are committed
system.switch_cpus_1.rename.IQFullEvents      6520631                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.IdleCycles       47421298                       # Number of cycles rename is idle
system.switch_cpus_1.rename.LQFullEvents     10100248                       # Number of times rename has blocked due to LQ full
system.switch_cpus_1.rename.ROBFullEvents      2269060                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RenameLookups   1303624573                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RenamedInsts    548031125                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RenamedOperands    647430014                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RunCycles        82771040                       # Number of cycles rename is running
system.switch_cpus_1.rename.SQFullEvents     12225539                       # Number of times rename has blocked due to SQ full
system.switch_cpus_1.rename.SquashCycles      1342667                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.UnblockCycles     32429999                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.UndoneMaps       77909363                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.fp_rename_lookups    160713120                       # Number of floating rename lookups
system.switch_cpus_1.rename.int_rename_lookups    672806052                       # Number of integer rename lookups
system.switch_cpus_1.rename.serializeStallCycles         7591                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.serializingInsts          225                       # count of serializing insts renamed
system.switch_cpus_1.rename.skidInsts        31836174                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.tempSerializingInsts          223                       # count of temporary serializing insts renamed
system.switch_cpus_1.rob.rob_reads          724564251                       # The number of ROB reads
system.switch_cpus_1.rob.rob_writes        1082705292                       # The number of ROB writes
system.switch_cpus_1.timesIdled                187521                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.tol2bus.snoop_filter.hit_multi_requests          267                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            4                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1882617                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        98749                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3765236                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          98753                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp             846722                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       174264                       # Transaction distribution
system.membus.trans_dist::CleanEvict           774190                       # Transaction distribution
system.membus.trans_dist::ReadExReq            101817                       # Transaction distribution
system.membus.trans_dist::ReadExResp           101817                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        846722                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2845532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2845532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2845532                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     71859392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     71859392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                71859392                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            948539                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  948539    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              948539                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2828136500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               2.4                       # Layer utilization (%)
system.membus.respLayer1.occupancy         5016435000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.3                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_1.power_state.pwrStateResidencyTicks::OFF 1770780388000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.power_state.numTransitions            1                       # Number of power state transitions
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1770780388000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1699778                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       507346                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       485937                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         1862007                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           182840                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          182840                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        485938                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1213840                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side      1457811                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      4190042                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5647853                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side     62199872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    110704768                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              172904640                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          972675                       # Total snoops (count)
system.tol2bus.snoopTraffic                  11153024                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          2855292                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.034681                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.182978                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2756272     96.53%     96.53% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  99016      3.47%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      4      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            2855292                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2701637000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        2095041957                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.8                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         728925463                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.6                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.switch_cpus_1.inst       482931                       # number of demand (read+write) hits
system.l2.demand_hits::.switch_cpus_1.data       451144                       # number of demand (read+write) hits
system.l2.demand_hits::total                   934075                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus_1.inst       482931                       # number of overall hits
system.l2.overall_hits::.switch_cpus_1.data       451144                       # number of overall hits
system.l2.overall_hits::total                  934075                       # number of overall hits
system.l2.demand_misses::.switch_cpus_1.inst         3005                       # number of demand (read+write) misses
system.l2.demand_misses::.switch_cpus_1.data       945536                       # number of demand (read+write) misses
system.l2.demand_misses::total                 948541                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus_1.inst         3005                       # number of overall misses
system.l2.overall_misses::.switch_cpus_1.data       945536                       # number of overall misses
system.l2.overall_misses::total                948541                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus_1.inst    247941000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.switch_cpus_1.data  74473079000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      74721020000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.inst    247941000                       # number of overall miss cycles
system.l2.overall_miss_latency::.switch_cpus_1.data  74473079000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     74721020000                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus_1.inst       485936                       # number of demand (read+write) accesses
system.l2.demand_accesses::.switch_cpus_1.data      1396680                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1882616                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.inst       485936                       # number of overall (read+write) accesses
system.l2.overall_accesses::.switch_cpus_1.data      1396680                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1882616                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus_1.inst     0.006184                       # miss rate for demand accesses
system.l2.demand_miss_rate::.switch_cpus_1.data     0.676988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.503842                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus_1.inst     0.006184                       # miss rate for overall accesses
system.l2.overall_miss_rate::.switch_cpus_1.data     0.676988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.503842                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus_1.inst 82509.484193                       # average overall miss latency
system.l2.demand_avg_miss_latency::.switch_cpus_1.data 78762.817069                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 78774.686598                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.inst 82509.484193                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus_1.data 78762.817069                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 78774.686598                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              174264                       # number of writebacks
system.l2.writebacks::total                    174264                       # number of writebacks
system.l2.demand_mshr_hits::.switch_cpus_1.data            2                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   2                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.switch_cpus_1.data            2                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  2                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.switch_cpus_1.inst         3005                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.switch_cpus_1.data       945534                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            948539                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.inst         3005                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.switch_cpus_1.data       945534                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           948539                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus_1.inst    217891000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.switch_cpus_1.data  65017618000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  65235509000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.inst    217891000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus_1.data  65017618000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  65235509000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus_1.inst     0.006184                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.switch_cpus_1.data     0.676987                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.503841                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.inst     0.006184                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.switch_cpus_1.data     0.676987                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.503841                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 72509.484193                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.switch_cpus_1.data 68762.855698                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 68774.725130                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 72509.484193                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus_1.data 68762.855698                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 68774.725130                       # average overall mshr miss latency
system.l2.replacements                         972673                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       333082                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           333082                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       333082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       333082                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       485935                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           485935                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       485935                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       485935                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks        74526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         74526                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.switch_cpus_1.data            1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.switch_cpus_1.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.switch_cpus_1.data        81023                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 81023                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus_1.data       101817                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              101817                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus_1.data   8081768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    8081768500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus_1.data       182840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            182840                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus_1.data     0.556864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.556864                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus_1.data 79375.433376                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79375.433376                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus_1.data       101817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         101817                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus_1.data   7063598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   7063598500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus_1.data     0.556864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.556864                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus_1.data 69375.433376                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69375.433376                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.switch_cpus_1.inst       482931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             482931                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.switch_cpus_1.inst         3005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             3005                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.switch_cpus_1.inst    247941000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    247941000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.switch_cpus_1.inst       485936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         485936                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.switch_cpus_1.inst     0.006184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006184                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.switch_cpus_1.inst 82509.484193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82509.484193                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.switch_cpus_1.inst         3005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         3005                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.switch_cpus_1.inst    217891000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    217891000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.switch_cpus_1.inst     0.006184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006184                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_1.inst 72509.484193                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72509.484193                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus_1.data       370121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            370121                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus_1.data       843719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          843719                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus_1.data  66391310500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  66391310500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus_1.data      1213840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1213840                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus_1.data     0.695083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.695083                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus_1.data 78688.888718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78688.888718                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.switch_cpus_1.data            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            2                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.switch_cpus_1.data       843717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       843717                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus_1.data  57954019500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  57954019500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus_1.data     0.695081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.695081                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_1.data 68688.931834                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68688.931834                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                        16384                       # Cycle average of tags in use
system.l2.tags.total_refs                    33709469                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    989057                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.082433                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     166.280931                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst         7.517882                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data        29.167518                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data  1727.489019                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.inst    42.292981                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus_1.data 14411.251669                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010149                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.000459                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.001780                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.105438                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.inst     0.002581                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus_1.data     0.879593                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           90                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          929                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9216                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6137                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  61214321                       # Number of tag accesses
system.l2.tags.data_accesses                 61214321                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.switch_cpus_1.inst       192320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.switch_cpus_1.data     60514176                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           60706496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.switch_cpus_1.inst       192320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        192320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     11152896                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        11152896                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.switch_cpus_1.inst         3005                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.switch_cpus_1.data       945534                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              948539                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       174264                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             174264                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.switch_cpus_1.inst      1660351                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.switch_cpus_1.data    522435461                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             524095812                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.switch_cpus_1.inst      1660351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1660351                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       96286007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             96286007                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       96286007                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.inst      1660351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.switch_cpus_1.data    522435461                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            620381819                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    174254.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.inst::samples      3005.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.switch_cpus_1.data::samples    944859.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024228644500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        10459                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        10459                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             2067662                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             164005                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      948539                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     174264                       # Number of write requests accepted
system.mem_ctrls.readBursts                    948539                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   174264                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    675                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    10                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             60487                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             59520                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             59475                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             59034                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             59528                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             60046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             58953                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             58675                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             59159                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             58942                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            58728                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            58973                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            58194                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            60246                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            58505                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            59399                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             11742                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             11181                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             10952                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10578                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             11033                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             11491                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             10499                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10559                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10603                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             10778                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10650                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            10968                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10802                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            11105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            10677                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10616                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.20                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.29                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   8483119750                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 4739320000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             26255569750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      8949.72                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                27699.72                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   783579                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  109475                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 82.67                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.82                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                948539                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               174264                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  633393                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  230228                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   69619                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   14586                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      31                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3286                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   7941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  10367                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  10587                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  10585                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  10554                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  10634                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  10886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10732                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  11446                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10840                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10828                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10981                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10539                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  10500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  10463                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     24                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      6                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       229043                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    313.539728                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.799253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   365.139212                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127       110139     48.09%     48.09% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255        40889     17.85%     65.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        13590      5.93%     71.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         9439      4.12%     75.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         5931      2.59%     78.58% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         3590      1.57%     80.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3635      1.59%     81.74% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2535      1.11%     82.84% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        39295     17.16%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       229043                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        10459                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      90.626159                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1822.182145                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-4095        10450     99.91%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-8191            6      0.06%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::102400-106495            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::110592-114687            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         10459                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        10459                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.658763                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.629378                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.011935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             7137     68.24%     68.24% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              183      1.75%     69.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2830     27.06%     97.05% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              227      2.17%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               57      0.54%     99.76% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               19      0.18%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.02%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         10459                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               60663296                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   43200                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                11150976                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                60706496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             11152896                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       523.72                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        96.27                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    524.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     96.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         4.84                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.09                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.75                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  115862362000                       # Total gap between requests
system.mem_ctrls.avgGap                     103190.29                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.switch_cpus_1.inst       192320                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.switch_cpus_1.data     60470976                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     11150976                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.switch_cpus_1.inst 1660351.250492719701                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.switch_cpus_1.data 522062503.224392950535                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 96269430.874658420682                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.inst         3005                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.switch_cpus_1.data       945534                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       174264                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.inst     94122750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.switch_cpus_1.data  26161447000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 2724764659750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.inst     31322.05                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.switch_cpus_1.data     27668.44                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  15635843.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    79.59                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            799601460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            424998255                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          3371122440                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy          449958780                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     9143384640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy      37500721800                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      12899515200                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        64589302575                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        557.617145                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  33098923000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   3867760000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  78864229250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            835772700                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            444219930                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          3396626520                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy          459542700                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     9143384640.000002                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy      36648437850                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      13617228000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        64545212340                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        557.236502                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  34956089500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   3867760000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  77007062750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst   1374462584                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    343523364                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus_1.inst     38525916                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1756511864                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   1374462584                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    343523364                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus_1.inst     38525916                       # number of overall hits
system.cpu.icache.overall_hits::total      1756511864                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst      9660286                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus.inst      2430431                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::.switch_cpus_1.inst       512657                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total       12603374                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst      9660286                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus.inst      2430431                       # number of overall misses
system.cpu.icache.overall_misses::.switch_cpus_1.inst       512657                       # number of overall misses
system.cpu.icache.overall_misses::total      12603374                       # number of overall misses
system.cpu.icache.demand_miss_latency::.switch_cpus.inst  31615097000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::.switch_cpus_1.inst   6920284994                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  38535381994                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus.inst  31615097000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::.switch_cpus_1.inst   6920284994                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  38535381994                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst   1384122870                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    345953795                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus_1.inst     39038573                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1769115238                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   1384122870                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    345953795                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus_1.inst     39038573                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1769115238                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.006979                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus.inst     0.007025                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::.switch_cpus_1.inst     0.013132                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.007124                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.006979                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus.inst     0.007025                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::.switch_cpus_1.inst     0.013132                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.007124                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.switch_cpus.inst 13008.020800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::.switch_cpus_1.inst 13498.859850                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total  3057.544908                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus.inst 13008.020800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.switch_cpus_1.inst 13498.859850                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total  3057.544908                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2458                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               108                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    22.759259                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks     12576398                       # number of writebacks
system.cpu.icache.writebacks::total          12576398                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.switch_cpus_1.inst        26719                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        26719                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.switch_cpus_1.inst        26719                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        26719                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.switch_cpus.inst      2430431                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::.switch_cpus_1.inst       485938                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      2916369                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus.inst      2430431                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::.switch_cpus_1.inst       485938                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      2916369                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus.inst  29184666000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::.switch_cpus_1.inst   6176457495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  35361123495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus.inst  29184666000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.switch_cpus_1.inst   6176457495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  35361123495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus.inst     0.007025                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::.switch_cpus_1.inst     0.012448                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001648                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus.inst     0.007025                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::.switch_cpus_1.inst     0.012448                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001648                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus.inst 12008.020800                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.switch_cpus_1.inst 12710.381767                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12125.051218                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus.inst 12008.020800                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.switch_cpus_1.inst 12710.381767                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12125.051218                       # average overall mshr miss latency
system.cpu.icache.replacements               12576398                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   1374462584                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    343523364                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus_1.inst     38525916                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1756511864                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst      9660286                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus.inst      2430431                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::.switch_cpus_1.inst       512657                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total      12603374                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.switch_cpus.inst  31615097000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::.switch_cpus_1.inst   6920284994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  38535381994                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst   1384122870                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    345953795                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus_1.inst     39038573                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1769115238                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.006979                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus.inst     0.007025                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::.switch_cpus_1.inst     0.013132                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.007124                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus.inst 13008.020800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::.switch_cpus_1.inst 13498.859850                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total  3057.544908                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.switch_cpus_1.inst        26719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        26719                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus.inst      2430431                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::.switch_cpus_1.inst       485938                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      2916369                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus.inst  29184666000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::.switch_cpus_1.inst   6176457495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  35361123495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus.inst     0.007025                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::.switch_cpus_1.inst     0.012448                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001648                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus.inst 12008.020800                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.inst 12710.381767                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12125.051218                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.998052                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1769088519                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs          12576655                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            140.664471                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   222.358429                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus.inst    18.821029                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_blocks::.switch_cpus_1.inst    14.818594                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.868588                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus.inst     0.073520                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::.switch_cpus_1.inst     0.057885                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999992                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        3550807131                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       3550807131                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    395501982                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data     99075929                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus_1.data     76634300                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        571212211                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    395501982                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data     99075929                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus_1.data     76634300                       # number of overall hits
system.cpu.dcache.overall_hits::total       571212211                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      2966347                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data       705679                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus_1.data      6800563                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total       10472589                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      2966347                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data       705679                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus_1.data      6800563                       # number of overall misses
system.cpu.dcache.overall_misses::total      10472589                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data  11198065500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::.switch_cpus_1.data 381569864140                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 392767929640                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data  11198065500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus_1.data 381569864140                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 392767929640                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    398468329                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data     99781608                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus_1.data     83434863                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    581684800                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    398468329                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data     99781608                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus_1.data     83434863                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    581684800                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.007444                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.007072                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus_1.data     0.081507                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.018004                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.007444                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.007072                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus_1.data     0.081507                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.018004                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 15868.497575                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus_1.data 56108.569855                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 37504.377345                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 15868.497575                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus_1.data 56108.569855                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 37504.377345                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      7440095                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         5955                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs            214288                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              51                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    34.720073                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   116.764706                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2668574                       # number of writebacks
system.cpu.dcache.writebacks::total           2668574                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.switch_cpus_1.data      5403882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      5403882                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.switch_cpus_1.data      5403882                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      5403882                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data       705679                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::.switch_cpus_1.data      1396681                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2102360                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data       705679                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus_1.data      1396681                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2102360                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data  10492386500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus_1.data  81461229643                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91953616143                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data  10492386500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus_1.data  81461229643                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91953616143                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.007072                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus_1.data     0.016740                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003614                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.007072                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus_1.data     0.016740                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003614                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 14868.497575                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus_1.data 58324.864191                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 43738.282760                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 14868.497575                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus_1.data 58324.864191                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 43738.282760                       # average overall mshr miss latency
system.cpu.dcache.replacements                5068450                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    220825644                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data     55182668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus_1.data     54809905                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       330818217                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      1843504                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data       449503                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus_1.data      6613215                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       8906222                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data   6114416500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus_1.data 371906373500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 378020790000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    222669148                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data     55632171                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus_1.data     61423120                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    339724439                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.008279                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.008080                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus_1.data     0.107667                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.026216                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 13602.615555                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus_1.data 56236.849021                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42444.573019                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.switch_cpus_1.data      5398965                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      5398965                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data       449503                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus_1.data      1214250                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1663753                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data   5664913500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus_1.data  72235256000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  77900169500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.008080                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus_1.data     0.019769                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004897                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 12602.615555                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_1.data 59489.607577                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 46821.955843                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    174676338                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data     43893261                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus_1.data     21824395                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      240393994                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data      1122843                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data       256176                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus_1.data       187348                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total      1566367                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data   5083649000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus_1.data   9663490640                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  14747139640                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    175799181                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data     44149437                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus_1.data     22011743                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    241960361                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006387                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.005802                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus_1.data     0.008511                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006474                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 19844.360908                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus_1.data 51580.431283                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total  9414.868699                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.switch_cpus_1.data         4917                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         4917                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data       256176                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus_1.data       182431                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       438607                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data   4827473000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus_1.data   9225973643                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  14053446643                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.005802                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus_1.data     0.008288                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001813                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 18844.360908                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_1.data 50572.400760                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 32041.090642                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999074                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           576280918                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           5068706                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            113.693893                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   169.939467                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data    69.451283                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus_1.data    16.608323                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.663826                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.271294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus_1.data     0.064876                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999996                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           39                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            4                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses        1168438306                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses       1168438306                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1770780388000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.numTransitions               2                       # Number of power state transitions
system.cpu.power_state.pwrStateResidencyTicks::ON 1169538804500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::OFF 601241583500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
