module top_module (
    output logic out);

    
    assign out = '0;
endmodule
