set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) MCD.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ASIC.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) ASIC_PKG.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) MC68K.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) CDC.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) CDDA.vhd ]
set_global_assignment -name VERILOG_FILE [file join $::quartus(qip_path) CDDA_FIFO.v ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) PCM.vhd ]
set_global_assignment -name VHDL_FILE [file join $::quartus(qip_path) CDC.vhd ]