var pipelineJSON={"1492484112":{"nodes":[{"name":"Entry", "id":1495225088, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"Exit", "id":1496104608, "subtype":"exit", "start":"1.00", "end":"1.00", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}], "links":[]}, "1492490528":{"nodes":[{"name":"ST", "id":1492147952, "subtype":"load/store", "start":"6.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":209}]], "type":"inst"}, {"name":"WR", "id":1492148528, "subtype":"default", "start":"7.00", "end":"7.00", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.streamer", "Stall-free":"Yes", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":215}]], "type":"inst"}, {"name":"+", "id":1492312592, "subtype":"default", "start":"6.00", "end":"6.00", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":211}]], "type":"inst"}, {"name":"out0", "id":1492313936, "subtype":"default", "start":"0.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'out0\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":1495224704, "subtype":"exit", "start":"7.00", "end":"10.00", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}, {"name":"Entry", "id":1495225280, "subtype":"entry", "details":[{"type":"table", "Instruction":"Cluster Entry", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}, {"name":"LD", "id":1495225664, "subtype":"load/store", "start":"2.00", "end":"6.00", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":209}]], "type":"inst"}, {"name":"in0", "id":1495226048, "subtype":"default", "start":"0.00", "end":"2.00", "details":[{"type":"table", "Instruction":"Input Synchronization for \'in0\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}], "links":[{"from":1492147952, "to":1492148528, "details":[{"type":"table", "Width":"1"}]}, {"from":1492312592, "to":1492147952, "details":[{"type":"table", "Width":"32"}]}, {"from":1492313936, "to":1492147952, "details":[{"type":"table", "Width":"64"}]}, {"from":1495225280, "to":1492313936, "details":[{"type":"table", "Width":"16"}]}, {"from":1495225280, "to":1495226048, "details":[{"type":"table", "Width":"16"}]}, {"from":1495225664, "to":1492147952, "details":[{"type":"table", "Width":"64"}]}, {"from":1495225664, "to":1492312592, "details":[{"type":"table", "Width":"64"}]}, {"from":1495226048, "to":1495225664, "details":[{"type":"table", "Width":"64"}]}]}};
var treeJSON={"nodes":[{"name":"streamer", "id":1485901992, "type":"component", "children":[{"name":"streamer.B0.runOnce", "id":1486665328, "type":"bb"}, {"name":"streamer.B1.start", "id":1486664656, "type":"bb", "children":[{"name":"Cluster 0", "id":1492484112, "type":"cluster"}, {"name":"Cluster 1", "id":1492490528, "type":"cluster"}]}]}], "links":[]};
var new_lmvJSON={"nodes":[{"name":"streamer", "id":1485901992, "type":"component", "children":[{"name":"Local Memory", "id":1, "type":"memtype", "children":[{"name":"in0", "id":2, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"201"}]}], "Requested size":"12 bytes", "Implemented size":"16 bytes = (2 words per bank) x (8 bytes per word)", "Memory Usage":"4 MLABs", "Number of banks":"1", "Bank width (word size)":"8 bytes", "Bank depth":"2 words", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'in0\' occupies memory words [0-1].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":201}]], "type":"memsys", "children":[{"name":"Bank 0", "id":3, "details":[{"type":"table", "Memory Usage":"4 MLABs", "Bank width":"8 bytes", "Bank depth":"2 words", "Implemented bank size":"16 bytes = (2 words) x (8 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'in0\' occupies memory words [0-1].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":201}]], "type":"bank", "children":[{"name":"Replicate 0", "id":4, "padding":"0", "depth":"2", "details":[{"type":"table", "Implemented size":"16 bytes = (2 words) x (8 bytes per word)", "Memory Usage":"4 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'in0\' occupies memory words [0-1].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":201}]], "type":"replicate", "children":[{"name":"R", "id":5, "type":"port"}, {"name":"W", "id":8, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"8 bytes", "Depth per copy (including padding)":"2 words", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'in0\' occupies memory words [0-1].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td></td><td>0</td><td>0</td><td>0</td></tr><tr><td>Word address bit</td><td>b<sub>3</sub></td><td></td><td></td><td></td></tr></table>"}]}}]}]}, {"name":"out0", "id":10, "details":[{"type":"table", "Declared at":[{"type":"text", "text":"%L", "links":[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":"202"}]}], "Requested size":"12 bytes", "Implemented size":"16 bytes = (1 word per bank) x (16 bytes per word)", "Memory Usage":"8 MLABs", "Number of banks":"1", "Bank width (word size)":"16 bytes", "Bank depth":"1 word", "Number of replicates":"1", "Number of private copies":"1", "RAM Mode":"Simple dual-port", "Pump configuration":"Single-pumped", "Additional information":"In each private copy:</br>  Variable \'out0\' occupies memory words [0-0].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":202}]], "type":"memsys", "children":[{"name":"Bank 0", "id":11, "details":[{"type":"table", "Memory Usage":"8 MLABs", "Bank width":"16 bytes", "Bank depth":"1 word", "Implemented bank size":"16 bytes = (1 word) x (16 bytes per word)", "Number of active ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'out0\' occupies memory words [0-0].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":202}]], "type":"bank", "children":[{"name":"Replicate 0", "id":12, "padding":"0", "depth":"1", "details":[{"type":"table", "Implemented size":"16 bytes = (1 word) x (16 bytes per word)", "Memory Usage":"8 MLABs", "Number of physical ports":"2", "Number of read ports":"1", "Number of write ports":"1", "Additional information":"In each private copy:</br>  Variable \'out0\' occupies memory words [0-0].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":202}]], "type":"replicate", "children":[{"name":"W", "id":13, "type":"port"}, {"name":"R", "id":16, "type":"port"}], "copies":{"num":1, "details":[{"type":"table", "Width":"16 bytes", "Depth per copy (including padding)":"1 word", "Number of private copies":"1", "Additional information":"In each private copy:</br>  Variable \'out0\' occupies memory words [0-0].", "Address bit information":"<table><tr><td>Byte address</td><td>b<sub>3</sub></td><td>b<sub>2</sub></td><td>b<sub>1</sub></td><td>b<sub>0</sub></td></tr><tr><td>Sub-word bits</td><td>0</td><td>0</td><td>0</td><td>0</td></tr></table>"}]}}]}]}]}, {"name":"Load", "id":1486618424, "details":[{"type":"table", "Width":"64 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Loads from":"in0", "Start cycle":"2", "Latency":"3", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":209}]], "type":"inst"}, {"name":"SHARE", "id":6, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"in0 LD", "id":7, "details":[{"type":"table", "Data width":"64 bits", "Size":"12 bytes", "Latency":"3", "Component":"streamer"}], "type":"interface"}, {"name":"in0 ST", "id":9, "details":[{"type":"table", "Data width":"64 bits", "Size":"12 bytes", "Latency":"3", "Component":"streamer"}], "type":"interface"}, {"name":"Store", "id":1489888408, "details":[{"type":"table", "Width":"128 bits", "Stall-free":"Yes", "Type":"Pipelined never-stall", "Stores to":"out0", "Start cycle":"6", "Latency":"1", "Reference":[{"type":"text", "text":"See %L for more information", "links":[{"guide":"Reference Manual", "link":"https://www.intel.com/content/www/us/en/programmable/documentation/ewa1462824960255.html"}]}]}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":209}]], "type":"inst"}, {"name":"SHARE", "id":14, "details":[{"type":"table", "Additional Information":"Mutually exclusive accesses, no stalls"}], "type":"arb"}, {"name":"out0 LD", "id":17, "details":[{"type":"table", "Data width":"128 bits", "Size":"12 bytes", "Latency":"3", "Component":"streamer"}], "type":"interface"}, {"name":"out0 ST", "id":15, "details":[{"type":"table", "Data width":"128 bits", "Size":"12 bytes", "Latency":"3", "Component":"streamer"}], "type":"interface"}]}], "links":[{"from":5, "to":6}, {"from":6, "to":1486618424}, {"from":7, "to":6}, {"from":9, "to":8}, {"from":14, "to":13}, {"from":1489888408, "to":14}, {"from":15, "to":14}, {"from":17, "to":16}]};
var systemJSON={"nodes":[{"name":"streamer", "id":1485901992, "type":"component", "children":[{"name":"Stream Read", "id":1489912032, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"No", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":201}]], "type":"inst"}, {"name":"Non-Blocking Stream Write", "id":1489906336, "details":[{"type":"table", "Basic Block":"streamer.B1.start", "Width":"1 bit", "Depth":"0", "Stall-free":"Yes", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":215}]], "type":"inst"}]}, {"name":"call.streamer", "id":1485929600, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Valid":"Yes", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}, {"name":"return.streamer", "id":1485931392, "details":[{"type":"table", "Width":"1 bit", "Depth":"0", "Ready Latency":"0", "Bits per Symbol":"1 bit", "Uses Packets":"No", "Uses Ready":"No", "Uses Empty":"No", "First symbol in high order bits":"No"}], "type":"stream"}], "links":[{"from":1485929600, "to":1489912032}, {"from":1489906336, "to":1485931392}, {"from":1489912032, "to":1489906336}]};
var blockJSON={"1486664656":{"nodes":[{"name":"Cluster 0", "id":1492484112, "start":"1.00", "end":"1.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Logic", "id":1486573680, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"0"}], "type":"inst"}]}, {"name":"Cluster 1", "id":1492490528, "start":"1.00", "end":"10.00", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_streamers_c1_enter_streamer3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"Logic", "id":1486572048, "subtype":"entry", "details":[{"type":"table", "Cluster Logic Start Cycle":"1", "Cluster Logic Latency":"6"}], "type":"inst"}, {"name":"Exit", "id":1490447200, "subtype":"exit", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}, {"name":"RD", "id":1496106336, "start":"1.00", "end":"1.00", "subtype":"default", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.streamer", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":201}]], "type":"inst"}], "links":[{"from":1486572048, "to":1490447200}, {"from":1496106336, "to":1486572048, "details":[{"type":"table", "Width":"1"}]}]}, "1486665328":{"nodes":[{"name":"?", "id":1496106528, "start":"1.00", "end":"2.00", "subtype":"pop", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}, {"name":"Feedback", "id":1496528224, "start":"1.00", "end":"2.00", "subtype":"push", "details":[{"type":"table", "Instruction":"Feedback Write", "Variable":"Unknown variable", "Feedback FIFO Depth":"1", "Feedback FIFO Width":"1", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}], "links":[{"from":1496528224, "to":1496106528, "details":[{"type":"table", "Width":"1"}]}]}};
var scheduleJSON={"1485901992":{"nodes":[{"name":"streamer.B0.runOnce", "id":1486665328, "start":"0", "end":"2", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"?", "id":1496106528, "start":"1", "end":"2", "details":[{"type":"table", "Instruction":"Feedback Read", "Variable":"Unknown variable", "Start Cycle":"1", "Latency":"1"}], "type":"inst"}]}, {"name":"streamer.B1.start", "id":1486664656, "start":"2", "end":"12", "details":[{"type":"table"}], "type":"bb", "children":[{"name":"Cluster 0", "id":1492484112, "start":"3", "end":"3", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c0_in_wt_entry_streamers_c0_enter1_streamer0", "Cluster Type":"Stall-Enable", "Cluster Start Cycle":"1", "Cluster Latency":"0"}], "type":"cluster", "children":[{"name":"Exit", "id":1496104608, "start":"3", "end":"3", "details":[{"type":"table", "Start Cycle":"1", "Latency":"0"}], "type":"inst"}]}, {"name":"RD", "id":1496106336, "start":"3", "end":"3", "details":[{"type":"table", "Instruction":"Stream Read", "Width":"1 bit", "Depth":"0", "Stream Name":"call.streamer", "Stall-free":"No", "Start Cycle":"1", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":201}]], "type":"inst"}, {"name":"Cluster 1", "id":1492490528, "start":"3", "end":"12", "details":[{"type":"table", "Cluster Name":"i_sfc_s_c1_in_wt_entry_streamers_c1_enter_streamer3", "Cluster Type":"Stall-Free", "Cluster Start Cycle":"1", "Cluster Latency":"9"}], "type":"cluster", "children":[{"name":"in0", "id":1495226048, "start":"2", "end":"4", "details":[{"type":"table", "Instruction":"Input Synchronization for \'in0\'", "Start Cycle":"0", "Latency":"2"}], "type":"inst"}, {"name":"LD", "id":1495225664, "start":"4", "end":"8", "details":[{"type":"table", "Instruction":"Load", "Width":"64 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"2", "Latency":"4"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":209}]], "type":"inst"}, {"name":"+", "id":1492312592, "start":"8", "end":"8", "details":[{"type":"table", "Instruction":"32-bit Integer Add", "Start Cycle":"6", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":211}]], "type":"inst"}, {"name":"out0", "id":1492313936, "start":"2", "end":"8", "details":[{"type":"table", "Instruction":"Input Synchronization for \'out0\'", "Start Cycle":"0", "Latency":"6"}], "type":"inst"}, {"name":"ST", "id":1492147952, "start":"8", "end":"9", "details":[{"type":"table", "Instruction":"Store", "Width":"128 bits", "LSU Style":"Pipelined never-stall", "Stall-free":"Yes", "Global Memory":"No", "Start Cycle":"6", "Latency":"1"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":209}]], "type":"inst"}, {"name":"WR", "id":1492148528, "start":"9", "end":"9", "details":[{"type":"table", "Instruction":"Non-Blocking Stream Write", "Width":"1 bit", "Depth":"0", "Stream Name":"return.streamer", "Stall-free":"Yes", "Start Cycle":"7", "Latency":"0"}], "debug":[[{"filename":"D:\\project\\ip\\hls\\main\\main.cpp", "line":215}]], "type":"inst"}, {"name":"Exit", "id":1495224704, "start":"9", "end":"12", "details":[{"type":"table", "Start Cycle":"7", "Latency":"3", "Exit FIFO Depth":"32", "Exit FIFO Width":"8", "Details":"Exit FIFO depth is sized to accommodate all data that may be in-flight in the stall-free cluster; this depth will be equal to or greater than the latency of the cluster.  The width of the FIFO depends on the amount of data that needs to pass from the stall-free logic cluster to the stall-able logic below it."}], "type":"inst"}]}]}], "links":[{"from":1496106336, "to":1492490528}, {"from":1492312592, "to":1492147952}, {"from":1486665328, "to":1486664656}, {"from":1495225664, "to":1492147952}, {"from":1495225664, "to":1492312592}, {"from":1495226048, "to":1495225664}, {"from":1492313936, "to":1492147952}, {"from":1492147952, "to":1492148528}]}};
var bottleneckJSON={"bottlenecks":[]};
var gmvJSON={"nodes":[{"name":"0", "id":1, "details":[{"type":"table", "Interleaving":"Yes", "Interleave Size":"4095 MBs", "Channels":"1 channel", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>", "Channel 0_Width (bits)":"64"}], "type":"memsys", "children":[{"name":"0", "id":3, "type":"bb"}]}, {"name":"Memory Controller", "id":2, "parent":"1", "bw":"0.00", "num_channels":"1", "interleave":"1", "details":[{"type":"table", "Maximum bandwidth the BSP can deliver":"0.00 MB/s<br><small><i> Note: Realistic maximum bandwidth is about 90% of the above due to loss from interconnect and memory controller.</i></small>"}], "type":"bb"}, {"name":"Global Memory Interconnect", "id":4, "parent":"1", "type":"bb", "children":[{"name":"SHARE", "id":5, "type":"arb"}]}], "links":[{"from":3, "to":2}, {"from":2, "to":3}, {"from":5, "to":2}]};
