<stg><name>matrix_vector_produc.1</name>


<trans_list>

<trans id="197" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="2" to="23">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="254" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="255" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="256" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="257" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="258" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="259" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="260" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="261" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="262" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="263" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="264" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="265" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="22" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="29" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:0  %v3_63_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_63_read)

]]></Node>
<StgValue><ssdm name="v3_63_read_1"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:1  %v3_55_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_55_read)

]]></Node>
<StgValue><ssdm name="v3_55_read_1"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:2  %v3_47_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_47_read)

]]></Node>
<StgValue><ssdm name="v3_47_read_1"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:3  %v3_39_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_39_read)

]]></Node>
<StgValue><ssdm name="v3_39_read_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:4  %v3_31_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_31_read)

]]></Node>
<StgValue><ssdm name="v3_31_read_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:5  %v3_23_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_23_read)

]]></Node>
<StgValue><ssdm name="v3_23_read_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:6  %v3_15_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_15_read)

]]></Node>
<StgValue><ssdm name="v3_15_read_1"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:7  %v3_7_read_1 = call double @_ssdm_op_Read.ap_auto.double(double %v3_7_read)

]]></Node>
<StgValue><ssdm name="v3_7_read_1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:8  %v2_2_read11 = call double @_ssdm_op_Read.ap_auto.double(double %v2_2_read)

]]></Node>
<StgValue><ssdm name="v2_2_read11"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:9  %v2_1_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v2_1_read)

]]></Node>
<StgValue><ssdm name="v2_1_read_2"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:10  %v2_0_read_2 = call double @_ssdm_op_Read.ap_auto.double(double %v2_0_read)

]]></Node>
<StgValue><ssdm name="v2_0_read_2"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:11  %v0_2_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v0_2_read)

]]></Node>
<StgValue><ssdm name="v0_2_read_3"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:12  %v0_1_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v0_1_read)

]]></Node>
<StgValue><ssdm name="v0_1_read_3"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
:13  %v0_0_read_3 = call double @_ssdm_op_Read.ap_auto.double(double %v0_0_read)

]]></Node>
<StgValue><ssdm name="v0_0_read_3"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:14  br label %1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:0  %v2_0_0 = phi double [ %v2_0_read_2, %0 ], [ %v13_7, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="v2_0_0"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:1  %v2_1_0 = phi double [ %v2_1_read_2, %0 ], [ %v13_7_1, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="v2_1_0"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
:2  %v2_2_0 = phi double [ %v2_2_read11, %0 ], [ %v13_7_2, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="v2_2_0"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:3  %v5_0 = phi i4 [ 0, %0 ], [ %v5, %hls_label_4_end ]

]]></Node>
<StgValue><ssdm name="v5_0"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %icmp_ln121 = icmp eq i4 %v5_0, -8

]]></Node>
<StgValue><ssdm name="icmp_ln121"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:6  %v5 = add i4 %v5_0, 1

]]></Node>
<StgValue><ssdm name="v5"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln121, label %.preheader.preheader, label %hls_label_4_begin

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="3" op_0_bw="4">
<![CDATA[
hls_label_4_begin:2  %trunc_ln124 = trunc i4 %v5_0 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln124"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="6" op_1_bw="3" op_2_bw="3">
<![CDATA[
hls_label_4_begin:3  %shl_ln = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %trunc_ln124, i3 0)

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="10" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="56" st_id="3" stage="9" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="57" st_id="4" stage="8" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="58" st_id="5" stage="7" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="59" st_id="6" stage="6" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="60" st_id="7" stage="5" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="61" st_id="8" stage="4" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="62" st_id="9" stage="3" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>

<operation id="63" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0" op_6_bw="3" op_7_bw="0" op_8_bw="3" op_9_bw="0" op_10_bw="3" op_11_bw="0" op_12_bw="3" op_13_bw="0" op_14_bw="3" op_15_bw="0">
<![CDATA[
hls_label_4_begin:18  switch i3 %trunc_ln124, label %branch191 [
    i3 0, label %hls_label_4_end
    i3 1, label %branch143
    i3 2, label %branch151
    i3 3, label %branch159
    i3 -4, label %branch167
    i3 -3, label %branch175
    i3 -2, label %branch183
  ]

]]></Node>
<StgValue><ssdm name="switch_ln128"/></StgValue>
</operation>

<operation id="64" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
branch183:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="65" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
branch175:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="66" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
branch167:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="67" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
branch159:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="68" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
branch151:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="0">
<![CDATA[
branch143:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
<literal name="trunc_ln124" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
branch191:0  br label %hls_label_4_end

]]></Node>
<StgValue><ssdm name="br_ln128"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="2" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:6  %or_ln124 = or i6 %shl_ln, 7

]]></Node>
<StgValue><ssdm name="or_ln124"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="14" op_0_bw="6">
<![CDATA[
hls_label_4_begin:7  %zext_ln127_4 = zext i6 %or_ln124 to i14

]]></Node>
<StgValue><ssdm name="zext_ln127_4"/></StgValue>
</operation>

<operation id="74" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
hls_label_4_begin:8  %mul_ln127 = mul i14 86, %zext_ln127_4

]]></Node>
<StgValue><ssdm name="mul_ln127"/></StgValue>
</operation>

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="6" op_0_bw="6" op_1_bw="14" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_begin:9  %udiv_ln = call i6 @_ssdm_op_PartSelect.i6.i14.i32.i32(i14 %mul_ln127, i32 8, i32 13)

]]></Node>
<StgValue><ssdm name="udiv_ln"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:10  %zext_ln127_1 = zext i6 %udiv_ln to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_1"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:11  %v1_1_addr = getelementptr [64 x double]* %v1_1, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="v1_1_addr"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:12  %v1_1_load = load double* %v1_1_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_1_load"/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:13  %v1_2_addr = getelementptr [64 x double]* %v1_2, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="v1_2_addr"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:14  %v1_2_load = load double* %v1_2_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_2_load"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_begin:15  %v1_0_addr = getelementptr [64 x double]* %v1_0, i64 0, i64 %zext_ln127_1

]]></Node>
<StgValue><ssdm name="v1_0_addr"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:16  %v1_0_load = load double* %v1_0_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_0_load"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="7" op_0_bw="7" op_1_bw="1" op_2_bw="6">
<![CDATA[
hls_label_4_end:3  %or_ln = call i7 @_ssdm_op_BitConcatenate.i7.i1.i6(i1 true, i6 %or_ln124)

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="16" op_0_bw="7">
<![CDATA[
hls_label_4_end:4  %zext_ln127_5 = zext i7 %or_ln to i16

]]></Node>
<StgValue><ssdm name="zext_ln127_5"/></StgValue>
</operation>

<operation id="85" st_id="10" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
hls_label_4_end:5  %mul_ln127_1 = mul i16 %zext_ln127_5, 171

]]></Node>
<StgValue><ssdm name="mul_ln127_1"/></StgValue>
</operation>

<operation id="86" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="7" op_0_bw="7" op_1_bw="16" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:6  %udiv_ln127_1 = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %mul_ln127_1, i32 9, i32 15)

]]></Node>
<StgValue><ssdm name="udiv_ln127_1"/></StgValue>
</operation>

<operation id="87" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="7">
<![CDATA[
hls_label_4_end:7  %zext_ln127_2 = zext i7 %udiv_ln127_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_2"/></StgValue>
</operation>

<operation id="88" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:8  %v1_2_addr_1 = getelementptr [64 x double]* %v1_2, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="v1_2_addr_1"/></StgValue>
</operation>

<operation id="89" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:9  %v1_2_load_1 = load double* %v1_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="v1_2_load_1"/></StgValue>
</operation>

<operation id="90" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:10  %v1_0_addr_1 = getelementptr [64 x double]* %v1_0, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="v1_0_addr_1"/></StgValue>
</operation>

<operation id="91" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:11  %v1_0_load_1 = load double* %v1_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="v1_0_load_1"/></StgValue>
</operation>

<operation id="92" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:12  %v1_1_addr_1 = getelementptr [64 x double]* %v1_1, i64 0, i64 %zext_ln127_2

]]></Node>
<StgValue><ssdm name="v1_1_addr_1"/></StgValue>
</operation>

<operation id="93" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:13  %v1_1_load_1 = load double* %v1_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="v1_1_load_1"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="94" st_id="11" stage="1" lat="10">
<core>DivnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
hls_label_4_begin:4  %urem_ln127 = urem i6 %shl_ln, 3

]]></Node>
<StgValue><ssdm name="urem_ln127"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
hls_label_4_begin:5  %zext_ln127 = zext i6 %urem_ln127 to i32

]]></Node>
<StgValue><ssdm name="zext_ln127"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:12  %v1_1_load = load double* %v1_1_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_1_load"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:14  %v1_2_load = load double* %v1_2_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_2_load"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_begin:16  %v1_0_load = load double* %v1_0_addr, align 8

]]></Node>
<StgValue><ssdm name="v1_0_load"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32">
<![CDATA[
hls_label_4_begin:17  %tmp_s = call double @_ssdm_op_Mux.ap_auto.3double.i32(double %v1_1_load, double %v1_2_load, double %v1_0_load, i32 %zext_ln127)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:9  %v1_2_load_1 = load double* %v1_2_addr_1, align 8

]]></Node>
<StgValue><ssdm name="v1_2_load_1"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:11  %v1_0_load_1 = load double* %v1_0_addr_1, align 8

]]></Node>
<StgValue><ssdm name="v1_0_load_1"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:13  %v1_1_load_1 = load double* %v1_1_addr_1, align 8

]]></Node>
<StgValue><ssdm name="v1_1_load_1"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32">
<![CDATA[
hls_label_4_end:14  %tmp_66 = call double @_ssdm_op_Mux.ap_auto.3double.i32(double %v1_2_load_1, double %v1_0_load_1, double %v1_1_load_1, i32 %zext_ln127)

]]></Node>
<StgValue><ssdm name="tmp_66"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:15  %icmp_ln128 = icmp eq i3 %trunc_ln124, 0

]]></Node>
<StgValue><ssdm name="icmp_ln128"/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:16  %select_ln128 = select i1 %icmp_ln128, double %v3_7_read_1, double %v3_63_read_1

]]></Node>
<StgValue><ssdm name="select_ln128"/></StgValue>
</operation>

<operation id="106" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:17  %icmp_ln128_1 = icmp eq i3 %trunc_ln124, 1

]]></Node>
<StgValue><ssdm name="icmp_ln128_1"/></StgValue>
</operation>

<operation id="107" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:18  %select_ln128_1 = select i1 %icmp_ln128_1, double %v3_15_read_1, double %select_ln128

]]></Node>
<StgValue><ssdm name="select_ln128_1"/></StgValue>
</operation>

<operation id="108" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:19  %icmp_ln128_2 = icmp eq i3 %trunc_ln124, 2

]]></Node>
<StgValue><ssdm name="icmp_ln128_2"/></StgValue>
</operation>

<operation id="109" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:20  %select_ln128_2 = select i1 %icmp_ln128_2, double %v3_23_read_1, double %select_ln128_1

]]></Node>
<StgValue><ssdm name="select_ln128_2"/></StgValue>
</operation>

<operation id="110" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:21  %icmp_ln128_3 = icmp eq i3 %trunc_ln124, 3

]]></Node>
<StgValue><ssdm name="icmp_ln128_3"/></StgValue>
</operation>

<operation id="111" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:22  %select_ln128_3 = select i1 %icmp_ln128_3, double %v3_31_read_1, double %select_ln128_2

]]></Node>
<StgValue><ssdm name="select_ln128_3"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:23  %icmp_ln128_4 = icmp eq i3 %trunc_ln124, -4

]]></Node>
<StgValue><ssdm name="icmp_ln128_4"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:24  %select_ln128_4 = select i1 %icmp_ln128_4, double %v3_39_read_1, double %select_ln128_3

]]></Node>
<StgValue><ssdm name="select_ln128_4"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:25  %icmp_ln128_5 = icmp eq i3 %trunc_ln124, -3

]]></Node>
<StgValue><ssdm name="icmp_ln128_5"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:26  %select_ln128_5 = select i1 %icmp_ln128_5, double %v3_47_read_1, double %select_ln128_4

]]></Node>
<StgValue><ssdm name="select_ln128_5"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
hls_label_4_end:27  %icmp_ln128_6 = icmp eq i3 %trunc_ln124, -2

]]></Node>
<StgValue><ssdm name="icmp_ln128_6"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:28  %select_ln128_6 = select i1 %icmp_ln128_6, double %v3_55_read_1, double %select_ln128_5

]]></Node>
<StgValue><ssdm name="select_ln128_6"/></StgValue>
</operation>

<operation id="118" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="8" op_0_bw="8" op_1_bw="2" op_2_bw="6">
<![CDATA[
hls_label_4_end:31  %or_ln127_1 = call i8 @_ssdm_op_BitConcatenate.i8.i2.i6(i2 -2, i6 %or_ln124)

]]></Node>
<StgValue><ssdm name="or_ln127_1"/></StgValue>
</operation>

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="18" op_0_bw="8">
<![CDATA[
hls_label_4_end:32  %zext_ln127_6 = zext i8 %or_ln127_1 to i18

]]></Node>
<StgValue><ssdm name="zext_ln127_6"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="18" op_1_bw="18">
<![CDATA[
hls_label_4_end:33  %mul_ln127_2 = mul i18 %zext_ln127_6, 342

]]></Node>
<StgValue><ssdm name="mul_ln127_2"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="8" op_1_bw="18" op_2_bw="32" op_3_bw="32">
<![CDATA[
hls_label_4_end:34  %udiv_ln127_2 = call i8 @_ssdm_op_PartSelect.i8.i18.i32.i32(i18 %mul_ln127_2, i32 10, i32 17)

]]></Node>
<StgValue><ssdm name="udiv_ln127_2"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="64" op_0_bw="8">
<![CDATA[
hls_label_4_end:35  %zext_ln127_3 = zext i8 %udiv_ln127_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln127_3"/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:36  %v1_0_addr_2 = getelementptr [64 x double]* %v1_0, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="v1_0_addr_2"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:37  %v1_0_load_2 = load double* %v1_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="v1_0_load_2"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:38  %v1_1_addr_2 = getelementptr [64 x double]* %v1_1, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="v1_1_addr_2"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:39  %v1_1_load_2 = load double* %v1_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="v1_1_load_2"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
hls_label_4_end:40  %v1_2_addr_2 = getelementptr [64 x double]* %v1_2, i64 0, i64 %zext_ln127_3

]]></Node>
<StgValue><ssdm name="v1_2_addr_2"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:41  %v1_2_load_2 = load double* %v1_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="v1_2_load_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0" op_4_bw="64" op_5_bw="0" op_6_bw="64" op_7_bw="0" op_8_bw="64" op_9_bw="0" op_10_bw="64" op_11_bw="0" op_12_bw="64" op_13_bw="0" op_14_bw="64" op_15_bw="0">
<![CDATA[
hls_label_4_end:0  %phi_ln128 = phi double [ %v3_15_read_1, %branch143 ], [ %v3_23_read_1, %branch151 ], [ %v3_31_read_1, %branch159 ], [ %v3_39_read_1, %branch167 ], [ %v3_47_read_1, %branch175 ], [ %v3_55_read_1, %branch183 ], [ %v3_63_read_1, %branch191 ], [ %v3_7_read_1, %hls_label_4_begin ]

]]></Node>
<StgValue><ssdm name="phi_ln128"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:1  %v11_7 = fmul double %tmp_s, %phi_ln128

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:29  %v11_7_1 = fmul double %tmp_66, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_1"/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:37  %v1_0_load_2 = load double* %v1_0_addr_2, align 8

]]></Node>
<StgValue><ssdm name="v1_0_load_2"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:39  %v1_1_load_2 = load double* %v1_1_addr_2, align 8

]]></Node>
<StgValue><ssdm name="v1_1_load_2"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="64" op_0_bw="6">
<![CDATA[
hls_label_4_end:41  %v1_2_load_2 = load double* %v1_2_addr_2, align 8

]]></Node>
<StgValue><ssdm name="v1_2_load_2"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="32">
<![CDATA[
hls_label_4_end:42  %tmp_67 = call double @_ssdm_op_Mux.ap_auto.3double.i32(double %v1_0_load_2, double %v1_1_load_2, double %v1_2_load_2, i32 %zext_ln127)

]]></Node>
<StgValue><ssdm name="tmp_67"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="136" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:1  %v11_7 = fmul double %tmp_s, %phi_ln128

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:29  %v11_7_1 = fmul double %tmp_66, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="5" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:43  %v11_7_2 = fmul double %tmp_67, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="139" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:1  %v11_7 = fmul double %tmp_s, %phi_ln128

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="140" st_id="14" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:29  %v11_7_1 = fmul double %tmp_66, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_1"/></StgValue>
</operation>

<operation id="141" st_id="14" stage="4" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:43  %v11_7_2 = fmul double %tmp_67, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="142" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:1  %v11_7 = fmul double %tmp_s, %phi_ln128

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="143" st_id="15" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:29  %v11_7_1 = fmul double %tmp_66, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_1"/></StgValue>
</operation>

<operation id="144" st_id="15" stage="3" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:43  %v11_7_2 = fmul double %tmp_67, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="145" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:1  %v11_7 = fmul double %tmp_s, %phi_ln128

]]></Node>
<StgValue><ssdm name="v11_7"/></StgValue>
</operation>

<operation id="146" st_id="16" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:29  %v11_7_1 = fmul double %tmp_66, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_1"/></StgValue>
</operation>

<operation id="147" st_id="16" stage="2" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:43  %v11_7_2 = fmul double %tmp_67, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_2"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="148" st_id="17" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:2  %v13_7 = fadd double %v11_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7"/></StgValue>
</operation>

<operation id="149" st_id="17" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:30  %v13_7_1 = fadd double %v11_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_1"/></StgValue>
</operation>

<operation id="150" st_id="17" stage="1" lat="5">
<core>DMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:43  %v11_7_2 = fmul double %tmp_67, %select_ln128_6

]]></Node>
<StgValue><ssdm name="v11_7_2"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="151" st_id="18" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:2  %v13_7 = fadd double %v11_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:30  %v13_7_1 = fadd double %v11_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_1"/></StgValue>
</operation>

<operation id="153" st_id="18" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:44  %v13_7_2 = fadd double %v11_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_2"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="154" st_id="19" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:2  %v13_7 = fadd double %v11_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7"/></StgValue>
</operation>

<operation id="155" st_id="19" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:30  %v13_7_1 = fadd double %v11_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_1"/></StgValue>
</operation>

<operation id="156" st_id="19" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:44  %v13_7_2 = fadd double %v11_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_2"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="157" st_id="20" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:2  %v13_7 = fadd double %v11_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:30  %v13_7_1 = fadd double %v11_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_1"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:44  %v13_7_2 = fadd double %v11_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="160" st_id="21" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:2  %v13_7 = fadd double %v11_7, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7"/></StgValue>
</operation>

<operation id="161" st_id="21" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:30  %v13_7_1 = fadd double %v11_7_1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_1"/></StgValue>
</operation>

<operation id="162" st_id="21" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:44  %v13_7_2 = fadd double %v11_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_2"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="163" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
hls_label_4_begin:0  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str7)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="164" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
hls_label_4_begin:1  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln122"/></StgValue>
</operation>

<operation id="165" st_id="22" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
hls_label_4_end:44  %v13_7_2 = fadd double %v11_7_2, 0.000000e+00

]]></Node>
<StgValue><ssdm name="v13_7_2"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
hls_label_4_end:45  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str7, i32 %tmp)

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln121" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="0">
<![CDATA[
hls_label_4_end:46  br label %1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="168" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:0  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="169" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:0  %v2_0_1 = phi double [ %v2_0_2, %branch0.i ], [ %v2_0_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="v2_0_1"/></StgValue>
</operation>

<operation id="170" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:1  %v2_1_1 = phi double [ %v2_1_2, %branch0.i ], [ %v2_1_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="v2_1_1"/></StgValue>
</operation>

<operation id="171" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="64" op_1_bw="0" op_2_bw="64" op_3_bw="0">
<![CDATA[
.preheader:2  %v2_2_1 = phi double [ %v2_2_2, %branch0.i ], [ %v2_2_0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="v2_2_1"/></StgValue>
</operation>

<operation id="172" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader:3  %i_0_i = phi i2 [ %i, %branch0.i ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="173" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:4  %empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_51"/></StgValue>
</operation>

<operation id="174" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:5  %icmp_ln47 = icmp eq i2 %i_0_i, -1

]]></Node>
<StgValue><ssdm name="icmp_ln47"/></StgValue>
</operation>

<operation id="175" st_id="24" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:6  %i = add i2 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="176" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:7  br i1 %icmp_ln47, label %add_bias_to_activations.1.exit, label %branch0.i

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>

<operation id="177" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
branch0.i:1  %tmp_64 = call double @_ssdm_op_Mux.ap_auto.3double.i2(double %v2_0_1, double %v2_1_1, double %v2_2_1, i2 %i_0_i)

]]></Node>
<StgValue><ssdm name="tmp_64"/></StgValue>
</operation>

<operation id="178" st_id="24" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="64" op_0_bw="64" op_1_bw="64" op_2_bw="64" op_3_bw="64" op_4_bw="2">
<![CDATA[
branch0.i:2  %tmp_65 = call double @_ssdm_op_Mux.ap_auto.3double.i2(double %v0_0_read_3, double %v0_1_read_3, double %v0_2_read_3, i2 %i_0_i)

]]></Node>
<StgValue><ssdm name="tmp_65"/></StgValue>
</operation>

<operation id="179" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
add_bias_to_activations.1.exit:0  %mrv = insertvalue { double, double, double } undef, double %v2_0_1, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="180" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
add_bias_to_activations.1.exit:1  %mrv_1 = insertvalue { double, double, double } %mrv, double %v2_1_1, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="181" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="192" op_0_bw="192" op_1_bw="64">
<![CDATA[
add_bias_to_activations.1.exit:2  %mrv_2 = insertvalue { double, double, double } %mrv_1, double %v2_2_1, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="182" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln47" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="192">
<![CDATA[
add_bias_to_activations.1.exit:3  ret { double, double, double } %mrv_2

]]></Node>
<StgValue><ssdm name="ret_ln137"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="183" st_id="25" stage="5" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch0.i:3  %activations_2_assig = fadd double %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="activations_2_assig"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="184" st_id="26" stage="4" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch0.i:3  %activations_2_assig = fadd double %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="activations_2_assig"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="185" st_id="27" stage="3" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch0.i:3  %activations_2_assig = fadd double %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="activations_2_assig"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="186" st_id="28" stage="2" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch0.i:3  %activations_2_assig = fadd double %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="activations_2_assig"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
branch0.i:0  call void (...)* @_ssdm_op_SpecLoopName([6 x i8]* @p_str4) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln47"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="5">
<core>DAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="64" op_0_bw="64" op_1_bw="64">
<![CDATA[
branch0.i:3  %activations_2_assig = fadd double %tmp_64, %tmp_65

]]></Node>
<StgValue><ssdm name="activations_2_assig"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0.i:4  %icmp_ln48 = icmp eq i2 %i_0_i, 0

]]></Node>
<StgValue><ssdm name="icmp_ln48"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:5  %select_ln48 = select i1 %icmp_ln48, double %v2_2_1, double %activations_2_assig

]]></Node>
<StgValue><ssdm name="select_ln48"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
branch0.i:6  %icmp_ln48_1 = icmp eq i2 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="icmp_ln48_1"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="143" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:7  %v2_2_2 = select i1 %icmp_ln48_1, double %v2_2_1, double %select_ln48

]]></Node>
<StgValue><ssdm name="v2_2_2"/></StgValue>
</operation>

<operation id="193" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="144" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:8  %v2_1_2 = select i1 %icmp_ln48_1, double %activations_2_assig, double %v2_1_1

]]></Node>
<StgValue><ssdm name="v2_1_2"/></StgValue>
</operation>

<operation id="194" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="145" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:9  %select_ln48_1 = select i1 %icmp_ln48, double %activations_2_assig, double %v2_0_1

]]></Node>
<StgValue><ssdm name="select_ln48_1"/></StgValue>
</operation>

<operation id="195" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="146" bw="64" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
branch0.i:10  %v2_0_2 = select i1 %icmp_ln48_1, double %v2_0_1, double %select_ln48_1

]]></Node>
<StgValue><ssdm name="v2_0_2"/></StgValue>
</operation>

<operation id="196" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch0.i:11  br label %.preheader

]]></Node>
<StgValue><ssdm name="br_ln47"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
