#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x5fbad77e3720 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x5fbad77f5760 .scope module, "tb0" "tb0" 3 1;
 .timescale 0 0;
v0x5fbad7836bb0_0 .var "a", 3 0;
v0x5fbad7836c90_0 .var "b", 3 0;
v0x5fbad7836d30_0 .net "cout", 0 0, L_0x5fbad78372e0;  1 drivers
v0x5fbad7836dd0_0 .net "s", 3 0, L_0x5fbad78373f0;  1 drivers
v0x5fbad7836e70_0 .var "sub_notadd", 0 0;
v0x5fbad7836f60_0 .var "testing_val", 4 0;
v0x5fbad7837000_0 .var "verdict", 0 0;
S_0x5fbad77f5b10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 19, 3 19 0, S_0x5fbad77f5760;
 .timescale 0 0;
v0x5fbad77f4f60_0 .var/2s "i", 31 0;
S_0x5fbad77f5ec0 .scope module, "testing" "main" 3 8, 4 9 0, S_0x5fbad77f5760;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 1 "cout";
    .port_info 3 /OUTPUT 4 "s";
    .port_info 4 /INPUT 1 "sub_notadd";
L_0x5fbad78370a0 .functor BUFZ 4, v0x5fbad7836c90_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5fbad7837160 .functor BUFZ 4, v0x5fbad7836bb0_0, C4<0000>, C4<0000>, C4<0000>;
L_0x5fbad7837220 .functor BUFZ 1, v0x5fbad7836e70_0, C4<0>, C4<0>, C4<0>;
L_0x5fbad78372e0 .functor BUFZ 1, L_0x5fbad78392a0, C4<0>, C4<0>, C4<0>;
L_0x5fbad78373f0 .functor BUFZ 4, L_0x5fbad783fc30, C4<0000>, C4<0000>, C4<0000>;
v0x5fbad7835c10_0 .net "a", 3 0, v0x5fbad7836bb0_0;  1 drivers
v0x5fbad7835d10_0 .net "b", 3 0, v0x5fbad7836c90_0;  1 drivers
v0x5fbad7835df0_0 .net "cout", 0 0, L_0x5fbad78372e0;  alias, 1 drivers
v0x5fbad7835e90_0 .net "s", 3 0, L_0x5fbad78373f0;  alias, 1 drivers
v0x5fbad7835f70_0 .net "s_logisimBus21", 3 0, L_0x5fbad78370a0;  1 drivers
v0x5fbad78360a0_0 .net "s_logisimBus22", 3 0, L_0x5fbad7837160;  1 drivers
v0x5fbad7836180_0 .net "s_logisimBus23", 3 0, L_0x5fbad783fc30;  1 drivers
v0x5fbad7836260_0 .net "s_logisimNet0", 0 0, L_0x5fbad78380d0;  1 drivers
v0x5fbad7836350_0 .net "s_logisimNet12", 0 0, L_0x5fbad783ae30;  1 drivers
v0x5fbad7836480_0 .net "s_logisimNet14", 0 0, L_0x5fbad783e590;  1 drivers
v0x5fbad7836570_0 .net "s_logisimNet17", 0 0, L_0x5fbad78386f0;  1 drivers
v0x5fbad7836660_0 .net "s_logisimNet2", 0 0, L_0x5fbad783c990;  1 drivers
v0x5fbad7836750_0 .net "s_logisimNet20", 0 0, L_0x5fbad78392a0;  1 drivers
v0x5fbad78367f0_0 .net "s_logisimNet3", 0 0, L_0x5fbad7837900;  1 drivers
v0x5fbad78368e0_0 .net "s_logisimNet7", 0 0, L_0x5fbad7838cc0;  1 drivers
v0x5fbad78369d0_0 .net "s_logisimNet8", 0 0, L_0x5fbad7837220;  1 drivers
v0x5fbad7836a70_0 .net "sub_notadd", 0 0, v0x5fbad7836e70_0;  1 drivers
L_0x5fbad7837a10 .part L_0x5fbad78370a0, 1, 1;
L_0x5fbad78381e0 .part L_0x5fbad78370a0, 0, 1;
L_0x5fbad7838800 .part L_0x5fbad78370a0, 3, 1;
L_0x5fbad7838dd0 .part L_0x5fbad78370a0, 2, 1;
L_0x5fbad783a890 .part L_0x5fbad7837160, 3, 1;
L_0x5fbad783c400 .part L_0x5fbad7837160, 2, 1;
L_0x5fbad783df20 .part L_0x5fbad7837160, 0, 1;
L_0x5fbad783faf0 .part L_0x5fbad7837160, 1, 1;
L_0x5fbad783fc30 .concat8 [ 1 1 1 1], L_0x5fbad783c920, L_0x5fbad783e520, L_0x5fbad783adc0, L_0x5fbad7839200;
S_0x5fbad77ec790 .scope module, "GATES_1" "XOR_GATE_ONEHOT" 4 77, 5 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7822140 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad78374b0 .functor BUFZ 1, L_0x5fbad7837a10, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837520 .functor BUFZ 1, L_0x5fbad7837220, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837590 .functor NOT 1, L_0x5fbad7837520, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837650 .functor AND 1, L_0x5fbad78374b0, L_0x5fbad7837590, C4<1>, C4<1>;
L_0x5fbad7837790 .functor NOT 1, L_0x5fbad78374b0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837800 .functor AND 1, L_0x5fbad7837790, L_0x5fbad7837520, C4<1>, C4<1>;
L_0x5fbad7837900 .functor OR 1, L_0x5fbad7837650, L_0x5fbad7837800, C4<0>, C4<0>;
v0x5fbad77fdf30_0 .net *"_ivl_10", 0 0, L_0x5fbad7837800;  1 drivers
v0x5fbad780fea0_0 .net *"_ivl_4", 0 0, L_0x5fbad7837590;  1 drivers
v0x5fbad7806ed0_0 .net *"_ivl_6", 0 0, L_0x5fbad7837650;  1 drivers
v0x5fbad7822360_0 .net *"_ivl_8", 0 0, L_0x5fbad7837790;  1 drivers
v0x5fbad7822440_0 .net "input1", 0 0, L_0x5fbad7837a10;  1 drivers
v0x5fbad7822550_0 .net "input2", 0 0, L_0x5fbad7837220;  alias, 1 drivers
v0x5fbad7822610_0 .net "result", 0 0, L_0x5fbad7837900;  alias, 1 drivers
v0x5fbad78226d0_0 .net "s_realInput1", 0 0, L_0x5fbad78374b0;  1 drivers
v0x5fbad7822790_0 .net "s_realInput2", 0 0, L_0x5fbad7837520;  1 drivers
S_0x5fbad77ecb40 .scope module, "GATES_2" "XOR_GATE_ONEHOT" 4 82, 5 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad78228d0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad7837b50 .functor BUFZ 1, L_0x5fbad78381e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837be0 .functor BUFZ 1, L_0x5fbad7837220, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837d60 .functor NOT 1, L_0x5fbad7837be0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837e20 .functor AND 1, L_0x5fbad7837b50, L_0x5fbad7837d60, C4<1>, C4<1>;
L_0x5fbad7837f60 .functor NOT 1, L_0x5fbad7837b50, C4<0>, C4<0>, C4<0>;
L_0x5fbad7837fd0 .functor AND 1, L_0x5fbad7837f60, L_0x5fbad7837be0, C4<1>, C4<1>;
L_0x5fbad78380d0 .functor OR 1, L_0x5fbad7837e20, L_0x5fbad7837fd0, C4<0>, C4<0>;
v0x5fbad7822a10_0 .net *"_ivl_10", 0 0, L_0x5fbad7837fd0;  1 drivers
v0x5fbad7822b10_0 .net *"_ivl_4", 0 0, L_0x5fbad7837d60;  1 drivers
v0x5fbad7822bf0_0 .net *"_ivl_6", 0 0, L_0x5fbad7837e20;  1 drivers
v0x5fbad7822cb0_0 .net *"_ivl_8", 0 0, L_0x5fbad7837f60;  1 drivers
v0x5fbad7822d90_0 .net "input1", 0 0, L_0x5fbad78381e0;  1 drivers
v0x5fbad7822ea0_0 .net "input2", 0 0, L_0x5fbad7837220;  alias, 1 drivers
v0x5fbad7822f40_0 .net "result", 0 0, L_0x5fbad78380d0;  alias, 1 drivers
v0x5fbad7822fe0_0 .net "s_realInput1", 0 0, L_0x5fbad7837b50;  1 drivers
v0x5fbad78230a0_0 .net "s_realInput2", 0 0, L_0x5fbad7837be0;  1 drivers
S_0x5fbad77ecef0 .scope module, "GATES_3" "XOR_GATE_ONEHOT" 4 87, 5 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad78231e0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad78382d0 .functor BUFZ 1, L_0x5fbad7838800, C4<0>, C4<0>, C4<0>;
L_0x5fbad7838340 .functor BUFZ 1, L_0x5fbad7837220, C4<0>, C4<0>, C4<0>;
L_0x5fbad78383b0 .functor NOT 1, L_0x5fbad7838340, C4<0>, C4<0>, C4<0>;
L_0x5fbad7838470 .functor AND 1, L_0x5fbad78382d0, L_0x5fbad78383b0, C4<1>, C4<1>;
L_0x5fbad7838580 .functor NOT 1, L_0x5fbad78382d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad78385f0 .functor AND 1, L_0x5fbad7838580, L_0x5fbad7838340, C4<1>, C4<1>;
L_0x5fbad78386f0 .functor OR 1, L_0x5fbad7838470, L_0x5fbad78385f0, C4<0>, C4<0>;
v0x5fbad7823320_0 .net *"_ivl_10", 0 0, L_0x5fbad78385f0;  1 drivers
v0x5fbad7823400_0 .net *"_ivl_4", 0 0, L_0x5fbad78383b0;  1 drivers
v0x5fbad78234e0_0 .net *"_ivl_6", 0 0, L_0x5fbad7838470;  1 drivers
v0x5fbad78235a0_0 .net *"_ivl_8", 0 0, L_0x5fbad7838580;  1 drivers
v0x5fbad7823680_0 .net "input1", 0 0, L_0x5fbad7838800;  1 drivers
v0x5fbad7823790_0 .net "input2", 0 0, L_0x5fbad7837220;  alias, 1 drivers
v0x5fbad7823880_0 .net "result", 0 0, L_0x5fbad78386f0;  alias, 1 drivers
v0x5fbad7823940_0 .net "s_realInput1", 0 0, L_0x5fbad78382d0;  1 drivers
v0x5fbad7823a00_0 .net "s_realInput2", 0 0, L_0x5fbad7838340;  1 drivers
S_0x5fbad77e3400 .scope module, "GATES_4" "XOR_GATE_ONEHOT" 4 92, 5 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7823bd0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad78388f0 .functor BUFZ 1, L_0x5fbad7838dd0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7838960 .functor BUFZ 1, L_0x5fbad7837220, C4<0>, C4<0>, C4<0>;
L_0x5fbad78389d0 .functor NOT 1, L_0x5fbad7838960, C4<0>, C4<0>, C4<0>;
L_0x5fbad7838a40 .functor AND 1, L_0x5fbad78388f0, L_0x5fbad78389d0, C4<1>, C4<1>;
L_0x5fbad7838b50 .functor NOT 1, L_0x5fbad78388f0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7838bc0 .functor AND 1, L_0x5fbad7838b50, L_0x5fbad7838960, C4<1>, C4<1>;
L_0x5fbad7838cc0 .functor OR 1, L_0x5fbad7838a40, L_0x5fbad7838bc0, C4<0>, C4<0>;
v0x5fbad7823d10_0 .net *"_ivl_10", 0 0, L_0x5fbad7838bc0;  1 drivers
v0x5fbad7823e10_0 .net *"_ivl_4", 0 0, L_0x5fbad78389d0;  1 drivers
v0x5fbad7823ef0_0 .net *"_ivl_6", 0 0, L_0x5fbad7838a40;  1 drivers
v0x5fbad7823fb0_0 .net *"_ivl_8", 0 0, L_0x5fbad7838b50;  1 drivers
v0x5fbad7824090_0 .net "input1", 0 0, L_0x5fbad7838dd0;  1 drivers
v0x5fbad78241a0_0 .net "input2", 0 0, L_0x5fbad7837220;  alias, 1 drivers
v0x5fbad7824240_0 .net "result", 0 0, L_0x5fbad7838cc0;  alias, 1 drivers
v0x5fbad7824300_0 .net "s_realInput1", 0 0, L_0x5fbad78388f0;  1 drivers
v0x5fbad78243c0_0 .net "s_realInput2", 0 0, L_0x5fbad7838960;  1 drivers
S_0x5fbad7824590 .scope module, "fa1" "fulladder" 4 113, 6 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "s1";
L_0x5fbad783c530 .functor BUFZ 1, L_0x5fbad78380d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783c6e0 .functor BUFZ 1, L_0x5fbad7837220, C4<0>, C4<0>, C4<0>;
L_0x5fbad783c800 .functor BUFZ 1, L_0x5fbad783df20, C4<0>, C4<0>, C4<0>;
L_0x5fbad783c920 .functor BUFZ 1, L_0x5fbad783d880, C4<0>, C4<0>, C4<0>;
L_0x5fbad783c990 .functor BUFZ 1, L_0x5fbad783ce50, C4<0>, C4<0>, C4<0>;
v0x5fbad7827fd0_0 .net "a", 0 0, L_0x5fbad7837220;  alias, 1 drivers
v0x5fbad7828100_0 .net "b", 0 0, L_0x5fbad78380d0;  alias, 1 drivers
v0x5fbad78281c0_0 .net "c", 0 0, L_0x5fbad783df20;  1 drivers
v0x5fbad7828260_0 .net "s0", 0 0, L_0x5fbad783c920;  1 drivers
v0x5fbad7828300_0 .net "s1", 0 0, L_0x5fbad783c990;  alias, 1 drivers
v0x5fbad78283a0_0 .net "s_logisimNet0", 0 0, L_0x5fbad783c530;  1 drivers
v0x5fbad7828440_0 .net "s_logisimNet1", 0 0, L_0x5fbad783c6e0;  1 drivers
v0x5fbad78284e0_0 .net "s_logisimNet2", 0 0, L_0x5fbad783c800;  1 drivers
v0x5fbad7828580_0 .net "s_logisimNet3", 0 0, L_0x5fbad783d060;  1 drivers
v0x5fbad78286b0_0 .net "s_logisimNet4", 0 0, L_0x5fbad783cb00;  1 drivers
v0x5fbad7828750_0 .net "s_logisimNet5", 0 0, L_0x5fbad783d2d0;  1 drivers
v0x5fbad7828840_0 .net "s_logisimNet6", 0 0, L_0x5fbad783ce50;  1 drivers
v0x5fbad78288e0_0 .net "s_logisimNet7", 0 0, L_0x5fbad783ddd0;  1 drivers
v0x5fbad78289d0_0 .net "s_logisimNet8", 0 0, L_0x5fbad783d880;  1 drivers
S_0x5fbad78247f0 .scope module, "GATES_1" "AND_GATE" 6 62, 7 9 0, S_0x5fbad7824590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad78249d0 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783ca00 .functor BUFZ 1, L_0x5fbad783c530, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ca70 .functor BUFZ 1, L_0x5fbad783c800, C4<0>, C4<0>, C4<0>;
L_0x5fbad783cb00 .functor AND 1, L_0x5fbad783ca00, L_0x5fbad783ca70, C4<1>, C4<1>;
v0x5fbad7824b30_0 .net "input1", 0 0, L_0x5fbad783c530;  alias, 1 drivers
v0x5fbad7824c10_0 .net "input2", 0 0, L_0x5fbad783c800;  alias, 1 drivers
v0x5fbad7824cd0_0 .net "result", 0 0, L_0x5fbad783cb00;  alias, 1 drivers
v0x5fbad7824d70_0 .net "s_realInput1", 0 0, L_0x5fbad783ca00;  1 drivers
v0x5fbad7824e30_0 .net "s_realInput2", 0 0, L_0x5fbad783ca70;  1 drivers
S_0x5fbad7824fc0 .scope module, "GATES_2" "OR_GATE_3_INPUTS" 6 67, 8 9 0, S_0x5fbad7824590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /INPUT 1 "input3";
    .port_info 3 /OUTPUT 1 "result";
P_0x5fbad78251a0 .param/l "BubblesMask" 0 8 17, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783cb70 .functor BUFZ 1, L_0x5fbad783d060, C4<0>, C4<0>, C4<0>;
L_0x5fbad783cc00 .functor BUFZ 1, L_0x5fbad783d2d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783cc90 .functor BUFZ 1, L_0x5fbad783cb00, C4<0>, C4<0>, C4<0>;
L_0x5fbad783cd90 .functor OR 1, L_0x5fbad783cb70, L_0x5fbad783cc00, C4<0>, C4<0>;
L_0x5fbad783ce50 .functor OR 1, L_0x5fbad783cd90, L_0x5fbad783cc90, C4<0>, C4<0>;
v0x5fbad7825290_0 .net *"_ivl_6", 0 0, L_0x5fbad783cd90;  1 drivers
v0x5fbad7825370_0 .net "input1", 0 0, L_0x5fbad783d060;  alias, 1 drivers
v0x5fbad7825430_0 .net "input2", 0 0, L_0x5fbad783d2d0;  alias, 1 drivers
v0x5fbad78254d0_0 .net "input3", 0 0, L_0x5fbad783cb00;  alias, 1 drivers
v0x5fbad7825570_0 .net "result", 0 0, L_0x5fbad783ce50;  alias, 1 drivers
v0x5fbad7825660_0 .net "s_realInput1", 0 0, L_0x5fbad783cb70;  1 drivers
v0x5fbad7825720_0 .net "s_realInput2", 0 0, L_0x5fbad783cc00;  1 drivers
v0x5fbad78257e0_0 .net "s_realInput3", 0 0, L_0x5fbad783cc90;  1 drivers
S_0x5fbad7825920 .scope module, "GATES_3" "AND_GATE" 6 73, 7 9 0, S_0x5fbad7824590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7825b00 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783cf60 .functor BUFZ 1, L_0x5fbad783c6e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783cfd0 .functor BUFZ 1, L_0x5fbad783c530, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d060 .functor AND 1, L_0x5fbad783cf60, L_0x5fbad783cfd0, C4<1>, C4<1>;
v0x5fbad7825c40_0 .net "input1", 0 0, L_0x5fbad783c6e0;  alias, 1 drivers
v0x5fbad7825d20_0 .net "input2", 0 0, L_0x5fbad783c530;  alias, 1 drivers
v0x5fbad7825de0_0 .net "result", 0 0, L_0x5fbad783d060;  alias, 1 drivers
v0x5fbad7825eb0_0 .net "s_realInput1", 0 0, L_0x5fbad783cf60;  1 drivers
v0x5fbad7825f50_0 .net "s_realInput2", 0 0, L_0x5fbad783cfd0;  1 drivers
S_0x5fbad7826080 .scope module, "GATES_4" "AND_GATE" 6 78, 7 9 0, S_0x5fbad7824590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7826260 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783d1b0 .functor BUFZ 1, L_0x5fbad783c6e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d240 .functor BUFZ 1, L_0x5fbad783c800, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d2d0 .functor AND 1, L_0x5fbad783d1b0, L_0x5fbad783d240, C4<1>, C4<1>;
v0x5fbad78263a0_0 .net "input1", 0 0, L_0x5fbad783c6e0;  alias, 1 drivers
v0x5fbad7826460_0 .net "input2", 0 0, L_0x5fbad783c800;  alias, 1 drivers
v0x5fbad7826530_0 .net "result", 0 0, L_0x5fbad783d2d0;  alias, 1 drivers
v0x5fbad7826630_0 .net "s_realInput1", 0 0, L_0x5fbad783d1b0;  1 drivers
v0x5fbad78266d0_0 .net "s_realInput2", 0 0, L_0x5fbad783d240;  1 drivers
S_0x5fbad7826800 .scope module, "GATES_5" "XOR_GATE_ONEHOT" 6 83, 5 9 0, S_0x5fbad7824590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7826a30 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783d420 .functor BUFZ 1, L_0x5fbad783ddd0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d4b0 .functor BUFZ 1, L_0x5fbad783c800, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d540 .functor NOT 1, L_0x5fbad783d4b0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d600 .functor AND 1, L_0x5fbad783d420, L_0x5fbad783d540, C4<1>, C4<1>;
L_0x5fbad783d710 .functor NOT 1, L_0x5fbad783d420, C4<0>, C4<0>, C4<0>;
L_0x5fbad783d780 .functor AND 1, L_0x5fbad783d710, L_0x5fbad783d4b0, C4<1>, C4<1>;
L_0x5fbad783d880 .functor OR 1, L_0x5fbad783d600, L_0x5fbad783d780, C4<0>, C4<0>;
v0x5fbad7826b70_0 .net *"_ivl_10", 0 0, L_0x5fbad783d780;  1 drivers
v0x5fbad7826c70_0 .net *"_ivl_4", 0 0, L_0x5fbad783d540;  1 drivers
v0x5fbad7826d50_0 .net *"_ivl_6", 0 0, L_0x5fbad783d600;  1 drivers
v0x5fbad7826e10_0 .net *"_ivl_8", 0 0, L_0x5fbad783d710;  1 drivers
v0x5fbad7826ef0_0 .net "input1", 0 0, L_0x5fbad783ddd0;  alias, 1 drivers
v0x5fbad7827000_0 .net "input2", 0 0, L_0x5fbad783c800;  alias, 1 drivers
v0x5fbad78270f0_0 .net "result", 0 0, L_0x5fbad783d880;  alias, 1 drivers
v0x5fbad78271b0_0 .net "s_realInput1", 0 0, L_0x5fbad783d420;  1 drivers
v0x5fbad7827270_0 .net "s_realInput2", 0 0, L_0x5fbad783d4b0;  1 drivers
S_0x5fbad7827440 .scope module, "GATES_6" "XOR_GATE_ONEHOT" 6 88, 5 9 0, S_0x5fbad7824590;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad78275d0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783d990 .functor BUFZ 1, L_0x5fbad783c6e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783da00 .functor BUFZ 1, L_0x5fbad783c530, C4<0>, C4<0>, C4<0>;
L_0x5fbad783da90 .functor NOT 1, L_0x5fbad783da00, C4<0>, C4<0>, C4<0>;
L_0x5fbad783db50 .functor AND 1, L_0x5fbad783d990, L_0x5fbad783da90, C4<1>, C4<1>;
L_0x5fbad783dc60 .functor NOT 1, L_0x5fbad783d990, C4<0>, C4<0>, C4<0>;
L_0x5fbad783dcd0 .functor AND 1, L_0x5fbad783dc60, L_0x5fbad783da00, C4<1>, C4<1>;
L_0x5fbad783ddd0 .functor OR 1, L_0x5fbad783db50, L_0x5fbad783dcd0, C4<0>, C4<0>;
v0x5fbad7827710_0 .net *"_ivl_10", 0 0, L_0x5fbad783dcd0;  1 drivers
v0x5fbad7827810_0 .net *"_ivl_4", 0 0, L_0x5fbad783da90;  1 drivers
v0x5fbad78278f0_0 .net *"_ivl_6", 0 0, L_0x5fbad783db50;  1 drivers
v0x5fbad78279b0_0 .net *"_ivl_8", 0 0, L_0x5fbad783dc60;  1 drivers
v0x5fbad7827a90_0 .net "input1", 0 0, L_0x5fbad783c6e0;  alias, 1 drivers
v0x5fbad7827bd0_0 .net "input2", 0 0, L_0x5fbad783c530;  alias, 1 drivers
v0x5fbad7827cc0_0 .net "result", 0 0, L_0x5fbad783ddd0;  alias, 1 drivers
v0x5fbad7827d60_0 .net "s_realInput1", 0 0, L_0x5fbad783d990;  1 drivers
v0x5fbad7827e00_0 .net "s_realInput2", 0 0, L_0x5fbad783da00;  1 drivers
S_0x5fbad7828ad0 .scope module, "fa2" "fulladder" 4 119, 6 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "s1";
L_0x5fbad783e0a0 .functor BUFZ 1, L_0x5fbad7837900, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e250 .functor BUFZ 1, L_0x5fbad783c990, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e400 .functor BUFZ 1, L_0x5fbad783faf0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e520 .functor BUFZ 1, L_0x5fbad783f450, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e590 .functor BUFZ 1, L_0x5fbad783ea90, C4<0>, C4<0>, C4<0>;
v0x5fbad782c5d0_0 .net "a", 0 0, L_0x5fbad783c990;  alias, 1 drivers
v0x5fbad782c670_0 .net "b", 0 0, L_0x5fbad7837900;  alias, 1 drivers
v0x5fbad782c710_0 .net "c", 0 0, L_0x5fbad783faf0;  1 drivers
v0x5fbad782c7b0_0 .net "s0", 0 0, L_0x5fbad783e520;  1 drivers
v0x5fbad782c850_0 .net "s1", 0 0, L_0x5fbad783e590;  alias, 1 drivers
v0x5fbad782c8f0_0 .net "s_logisimNet0", 0 0, L_0x5fbad783e0a0;  1 drivers
v0x5fbad782c990_0 .net "s_logisimNet1", 0 0, L_0x5fbad783e250;  1 drivers
v0x5fbad782ca30_0 .net "s_logisimNet2", 0 0, L_0x5fbad783e400;  1 drivers
v0x5fbad782cad0_0 .net "s_logisimNet3", 0 0, L_0x5fbad783ec00;  1 drivers
v0x5fbad782cc00_0 .net "s_logisimNet4", 0 0, L_0x5fbad783e790;  1 drivers
v0x5fbad782ccf0_0 .net "s_logisimNet5", 0 0, L_0x5fbad783ee70;  1 drivers
v0x5fbad782cde0_0 .net "s_logisimNet6", 0 0, L_0x5fbad783ea90;  1 drivers
v0x5fbad782ce80_0 .net "s_logisimNet7", 0 0, L_0x5fbad783f9a0;  1 drivers
v0x5fbad782cf70_0 .net "s_logisimNet8", 0 0, L_0x5fbad783f450;  1 drivers
S_0x5fbad7828d30 .scope module, "GATES_1" "AND_GATE" 6 62, 7 9 0, S_0x5fbad7828ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7828f30 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783e690 .functor BUFZ 1, L_0x5fbad783e0a0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e700 .functor BUFZ 1, L_0x5fbad783e400, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e790 .functor AND 1, L_0x5fbad783e690, L_0x5fbad783e700, C4<1>, C4<1>;
v0x5fbad7829090_0 .net "input1", 0 0, L_0x5fbad783e0a0;  alias, 1 drivers
v0x5fbad7829170_0 .net "input2", 0 0, L_0x5fbad783e400;  alias, 1 drivers
v0x5fbad7829230_0 .net "result", 0 0, L_0x5fbad783e790;  alias, 1 drivers
v0x5fbad78292d0_0 .net "s_realInput1", 0 0, L_0x5fbad783e690;  1 drivers
v0x5fbad7829390_0 .net "s_realInput2", 0 0, L_0x5fbad783e700;  1 drivers
S_0x5fbad7829520 .scope module, "GATES_2" "OR_GATE_3_INPUTS" 6 67, 8 9 0, S_0x5fbad7828ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /INPUT 1 "input3";
    .port_info 3 /OUTPUT 1 "result";
P_0x5fbad7829700 .param/l "BubblesMask" 0 8 17, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783e800 .functor BUFZ 1, L_0x5fbad783ec00, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e890 .functor BUFZ 1, L_0x5fbad783ee70, C4<0>, C4<0>, C4<0>;
L_0x5fbad783e920 .functor BUFZ 1, L_0x5fbad783e790, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ea20 .functor OR 1, L_0x5fbad783e800, L_0x5fbad783e890, C4<0>, C4<0>;
L_0x5fbad783ea90 .functor OR 1, L_0x5fbad783ea20, L_0x5fbad783e920, C4<0>, C4<0>;
v0x5fbad7829860_0 .net *"_ivl_6", 0 0, L_0x5fbad783ea20;  1 drivers
v0x5fbad7829940_0 .net "input1", 0 0, L_0x5fbad783ec00;  alias, 1 drivers
v0x5fbad7829a00_0 .net "input2", 0 0, L_0x5fbad783ee70;  alias, 1 drivers
v0x5fbad7829aa0_0 .net "input3", 0 0, L_0x5fbad783e790;  alias, 1 drivers
v0x5fbad7829b40_0 .net "result", 0 0, L_0x5fbad783ea90;  alias, 1 drivers
v0x5fbad7829c30_0 .net "s_realInput1", 0 0, L_0x5fbad783e800;  1 drivers
v0x5fbad7829cf0_0 .net "s_realInput2", 0 0, L_0x5fbad783e890;  1 drivers
v0x5fbad7829db0_0 .net "s_realInput3", 0 0, L_0x5fbad783e920;  1 drivers
S_0x5fbad7829ef0 .scope module, "GATES_3" "AND_GATE" 6 73, 7 9 0, S_0x5fbad7828ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782a0d0 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783eb00 .functor BUFZ 1, L_0x5fbad783e250, C4<0>, C4<0>, C4<0>;
L_0x5fbad783eb70 .functor BUFZ 1, L_0x5fbad783e0a0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ec00 .functor AND 1, L_0x5fbad783eb00, L_0x5fbad783eb70, C4<1>, C4<1>;
v0x5fbad782a210_0 .net "input1", 0 0, L_0x5fbad783e250;  alias, 1 drivers
v0x5fbad782a2f0_0 .net "input2", 0 0, L_0x5fbad783e0a0;  alias, 1 drivers
v0x5fbad782a3b0_0 .net "result", 0 0, L_0x5fbad783ec00;  alias, 1 drivers
v0x5fbad782a4b0_0 .net "s_realInput1", 0 0, L_0x5fbad783eb00;  1 drivers
v0x5fbad782a550_0 .net "s_realInput2", 0 0, L_0x5fbad783eb70;  1 drivers
S_0x5fbad782a680 .scope module, "GATES_4" "AND_GATE" 6 78, 7 9 0, S_0x5fbad7828ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782a860 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783ed50 .functor BUFZ 1, L_0x5fbad783e250, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ede0 .functor BUFZ 1, L_0x5fbad783e400, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ee70 .functor AND 1, L_0x5fbad783ed50, L_0x5fbad783ede0, C4<1>, C4<1>;
v0x5fbad782a9a0_0 .net "input1", 0 0, L_0x5fbad783e250;  alias, 1 drivers
v0x5fbad782aa60_0 .net "input2", 0 0, L_0x5fbad783e400;  alias, 1 drivers
v0x5fbad782ab30_0 .net "result", 0 0, L_0x5fbad783ee70;  alias, 1 drivers
v0x5fbad782ac30_0 .net "s_realInput1", 0 0, L_0x5fbad783ed50;  1 drivers
v0x5fbad782acd0_0 .net "s_realInput2", 0 0, L_0x5fbad783ede0;  1 drivers
S_0x5fbad782ae00 .scope module, "GATES_5" "XOR_GATE_ONEHOT" 6 83, 5 9 0, S_0x5fbad7828ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782b030 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783efc0 .functor BUFZ 1, L_0x5fbad783f9a0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f050 .functor BUFZ 1, L_0x5fbad783e400, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f0e0 .functor NOT 1, L_0x5fbad783f050, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f1a0 .functor AND 1, L_0x5fbad783efc0, L_0x5fbad783f0e0, C4<1>, C4<1>;
L_0x5fbad783f2e0 .functor NOT 1, L_0x5fbad783efc0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f350 .functor AND 1, L_0x5fbad783f2e0, L_0x5fbad783f050, C4<1>, C4<1>;
L_0x5fbad783f450 .functor OR 1, L_0x5fbad783f1a0, L_0x5fbad783f350, C4<0>, C4<0>;
v0x5fbad782b170_0 .net *"_ivl_10", 0 0, L_0x5fbad783f350;  1 drivers
v0x5fbad782b270_0 .net *"_ivl_4", 0 0, L_0x5fbad783f0e0;  1 drivers
v0x5fbad782b350_0 .net *"_ivl_6", 0 0, L_0x5fbad783f1a0;  1 drivers
v0x5fbad782b410_0 .net *"_ivl_8", 0 0, L_0x5fbad783f2e0;  1 drivers
v0x5fbad782b4f0_0 .net "input1", 0 0, L_0x5fbad783f9a0;  alias, 1 drivers
v0x5fbad782b600_0 .net "input2", 0 0, L_0x5fbad783e400;  alias, 1 drivers
v0x5fbad782b6f0_0 .net "result", 0 0, L_0x5fbad783f450;  alias, 1 drivers
v0x5fbad782b7b0_0 .net "s_realInput1", 0 0, L_0x5fbad783efc0;  1 drivers
v0x5fbad782b870_0 .net "s_realInput2", 0 0, L_0x5fbad783f050;  1 drivers
S_0x5fbad782ba40 .scope module, "GATES_6" "XOR_GATE_ONEHOT" 6 88, 5 9 0, S_0x5fbad7828ad0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782bbd0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783f560 .functor BUFZ 1, L_0x5fbad783e250, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f5d0 .functor BUFZ 1, L_0x5fbad783e0a0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f660 .functor NOT 1, L_0x5fbad783f5d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f720 .functor AND 1, L_0x5fbad783f560, L_0x5fbad783f660, C4<1>, C4<1>;
L_0x5fbad783f830 .functor NOT 1, L_0x5fbad783f560, C4<0>, C4<0>, C4<0>;
L_0x5fbad783f8a0 .functor AND 1, L_0x5fbad783f830, L_0x5fbad783f5d0, C4<1>, C4<1>;
L_0x5fbad783f9a0 .functor OR 1, L_0x5fbad783f720, L_0x5fbad783f8a0, C4<0>, C4<0>;
v0x5fbad782bd10_0 .net *"_ivl_10", 0 0, L_0x5fbad783f8a0;  1 drivers
v0x5fbad782be10_0 .net *"_ivl_4", 0 0, L_0x5fbad783f660;  1 drivers
v0x5fbad782bef0_0 .net *"_ivl_6", 0 0, L_0x5fbad783f720;  1 drivers
v0x5fbad782bfb0_0 .net *"_ivl_8", 0 0, L_0x5fbad783f830;  1 drivers
v0x5fbad782c090_0 .net "input1", 0 0, L_0x5fbad783e250;  alias, 1 drivers
v0x5fbad782c1d0_0 .net "input2", 0 0, L_0x5fbad783e0a0;  alias, 1 drivers
v0x5fbad782c2c0_0 .net "result", 0 0, L_0x5fbad783f9a0;  alias, 1 drivers
v0x5fbad782c360_0 .net "s_realInput1", 0 0, L_0x5fbad783f560;  1 drivers
v0x5fbad782c400_0 .net "s_realInput2", 0 0, L_0x5fbad783f5d0;  1 drivers
S_0x5fbad782d070 .scope module, "fa3" "fulladder" 4 107, 6 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "s1";
L_0x5fbad783a9d0 .functor BUFZ 1, L_0x5fbad7838cc0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ab80 .functor BUFZ 1, L_0x5fbad783e590, C4<0>, C4<0>, C4<0>;
L_0x5fbad783aca0 .functor BUFZ 1, L_0x5fbad783c400, C4<0>, C4<0>, C4<0>;
L_0x5fbad783adc0 .functor BUFZ 1, L_0x5fbad783bd60, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ae30 .functor BUFZ 1, L_0x5fbad783b330, C4<0>, C4<0>, C4<0>;
v0x5fbad7830ba0_0 .net "a", 0 0, L_0x5fbad783e590;  alias, 1 drivers
v0x5fbad7830c40_0 .net "b", 0 0, L_0x5fbad7838cc0;  alias, 1 drivers
v0x5fbad7830ce0_0 .net "c", 0 0, L_0x5fbad783c400;  1 drivers
v0x5fbad7830d80_0 .net "s0", 0 0, L_0x5fbad783adc0;  1 drivers
v0x5fbad7830e20_0 .net "s1", 0 0, L_0x5fbad783ae30;  alias, 1 drivers
v0x5fbad7830ec0_0 .net "s_logisimNet0", 0 0, L_0x5fbad783a9d0;  1 drivers
v0x5fbad7830f60_0 .net "s_logisimNet1", 0 0, L_0x5fbad783ab80;  1 drivers
v0x5fbad7831000_0 .net "s_logisimNet2", 0 0, L_0x5fbad783aca0;  1 drivers
v0x5fbad78310a0_0 .net "s_logisimNet3", 0 0, L_0x5fbad783b540;  1 drivers
v0x5fbad78311d0_0 .net "s_logisimNet4", 0 0, L_0x5fbad783b030;  1 drivers
v0x5fbad78312c0_0 .net "s_logisimNet5", 0 0, L_0x5fbad783b7b0;  1 drivers
v0x5fbad78313b0_0 .net "s_logisimNet6", 0 0, L_0x5fbad783b330;  1 drivers
v0x5fbad7831450_0 .net "s_logisimNet7", 0 0, L_0x5fbad783c2b0;  1 drivers
v0x5fbad7831540_0 .net "s_logisimNet8", 0 0, L_0x5fbad783bd60;  1 drivers
S_0x5fbad782d2d0 .scope module, "GATES_1" "AND_GATE" 6 62, 7 9 0, S_0x5fbad782d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782d4d0 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783af30 .functor BUFZ 1, L_0x5fbad783a9d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783afa0 .functor BUFZ 1, L_0x5fbad783aca0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b030 .functor AND 1, L_0x5fbad783af30, L_0x5fbad783afa0, C4<1>, C4<1>;
v0x5fbad782d630_0 .net "input1", 0 0, L_0x5fbad783a9d0;  alias, 1 drivers
v0x5fbad782d710_0 .net "input2", 0 0, L_0x5fbad783aca0;  alias, 1 drivers
v0x5fbad782d7d0_0 .net "result", 0 0, L_0x5fbad783b030;  alias, 1 drivers
v0x5fbad782d870_0 .net "s_realInput1", 0 0, L_0x5fbad783af30;  1 drivers
v0x5fbad782d930_0 .net "s_realInput2", 0 0, L_0x5fbad783afa0;  1 drivers
S_0x5fbad782dac0 .scope module, "GATES_2" "OR_GATE_3_INPUTS" 6 67, 8 9 0, S_0x5fbad782d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /INPUT 1 "input3";
    .port_info 3 /OUTPUT 1 "result";
P_0x5fbad782dca0 .param/l "BubblesMask" 0 8 17, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783b0a0 .functor BUFZ 1, L_0x5fbad783b540, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b130 .functor BUFZ 1, L_0x5fbad783b7b0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b1c0 .functor BUFZ 1, L_0x5fbad783b030, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b2c0 .functor OR 1, L_0x5fbad783b0a0, L_0x5fbad783b130, C4<0>, C4<0>;
L_0x5fbad783b330 .functor OR 1, L_0x5fbad783b2c0, L_0x5fbad783b1c0, C4<0>, C4<0>;
v0x5fbad782de00_0 .net *"_ivl_6", 0 0, L_0x5fbad783b2c0;  1 drivers
v0x5fbad782dee0_0 .net "input1", 0 0, L_0x5fbad783b540;  alias, 1 drivers
v0x5fbad782dfa0_0 .net "input2", 0 0, L_0x5fbad783b7b0;  alias, 1 drivers
v0x5fbad782e040_0 .net "input3", 0 0, L_0x5fbad783b030;  alias, 1 drivers
v0x5fbad782e0e0_0 .net "result", 0 0, L_0x5fbad783b330;  alias, 1 drivers
v0x5fbad782e1d0_0 .net "s_realInput1", 0 0, L_0x5fbad783b0a0;  1 drivers
v0x5fbad782e290_0 .net "s_realInput2", 0 0, L_0x5fbad783b130;  1 drivers
v0x5fbad782e350_0 .net "s_realInput3", 0 0, L_0x5fbad783b1c0;  1 drivers
S_0x5fbad782e490 .scope module, "GATES_3" "AND_GATE" 6 73, 7 9 0, S_0x5fbad782d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782e670 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783b440 .functor BUFZ 1, L_0x5fbad783ab80, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b4b0 .functor BUFZ 1, L_0x5fbad783a9d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b540 .functor AND 1, L_0x5fbad783b440, L_0x5fbad783b4b0, C4<1>, C4<1>;
v0x5fbad782e7b0_0 .net "input1", 0 0, L_0x5fbad783ab80;  alias, 1 drivers
v0x5fbad782e890_0 .net "input2", 0 0, L_0x5fbad783a9d0;  alias, 1 drivers
v0x5fbad782e980_0 .net "result", 0 0, L_0x5fbad783b540;  alias, 1 drivers
v0x5fbad782ea80_0 .net "s_realInput1", 0 0, L_0x5fbad783b440;  1 drivers
v0x5fbad782eb20_0 .net "s_realInput2", 0 0, L_0x5fbad783b4b0;  1 drivers
S_0x5fbad782ec50 .scope module, "GATES_4" "AND_GATE" 6 78, 7 9 0, S_0x5fbad782d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782ee30 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783b690 .functor BUFZ 1, L_0x5fbad783ab80, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b720 .functor BUFZ 1, L_0x5fbad783aca0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b7b0 .functor AND 1, L_0x5fbad783b690, L_0x5fbad783b720, C4<1>, C4<1>;
v0x5fbad782ef70_0 .net "input1", 0 0, L_0x5fbad783ab80;  alias, 1 drivers
v0x5fbad782f030_0 .net "input2", 0 0, L_0x5fbad783aca0;  alias, 1 drivers
v0x5fbad782f100_0 .net "result", 0 0, L_0x5fbad783b7b0;  alias, 1 drivers
v0x5fbad782f200_0 .net "s_realInput1", 0 0, L_0x5fbad783b690;  1 drivers
v0x5fbad782f2a0_0 .net "s_realInput2", 0 0, L_0x5fbad783b720;  1 drivers
S_0x5fbad782f3d0 .scope module, "GATES_5" "XOR_GATE_ONEHOT" 6 83, 5 9 0, S_0x5fbad782d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad782f600 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783b900 .functor BUFZ 1, L_0x5fbad783c2b0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783b990 .functor BUFZ 1, L_0x5fbad783aca0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783ba20 .functor NOT 1, L_0x5fbad783b990, C4<0>, C4<0>, C4<0>;
L_0x5fbad783bae0 .functor AND 1, L_0x5fbad783b900, L_0x5fbad783ba20, C4<1>, C4<1>;
L_0x5fbad783bbf0 .functor NOT 1, L_0x5fbad783b900, C4<0>, C4<0>, C4<0>;
L_0x5fbad783bc60 .functor AND 1, L_0x5fbad783bbf0, L_0x5fbad783b990, C4<1>, C4<1>;
L_0x5fbad783bd60 .functor OR 1, L_0x5fbad783bae0, L_0x5fbad783bc60, C4<0>, C4<0>;
v0x5fbad782f740_0 .net *"_ivl_10", 0 0, L_0x5fbad783bc60;  1 drivers
v0x5fbad782f840_0 .net *"_ivl_4", 0 0, L_0x5fbad783ba20;  1 drivers
v0x5fbad782f920_0 .net *"_ivl_6", 0 0, L_0x5fbad783bae0;  1 drivers
v0x5fbad782f9e0_0 .net *"_ivl_8", 0 0, L_0x5fbad783bbf0;  1 drivers
v0x5fbad782fac0_0 .net "input1", 0 0, L_0x5fbad783c2b0;  alias, 1 drivers
v0x5fbad782fbd0_0 .net "input2", 0 0, L_0x5fbad783aca0;  alias, 1 drivers
v0x5fbad782fcc0_0 .net "result", 0 0, L_0x5fbad783bd60;  alias, 1 drivers
v0x5fbad782fd80_0 .net "s_realInput1", 0 0, L_0x5fbad783b900;  1 drivers
v0x5fbad782fe40_0 .net "s_realInput2", 0 0, L_0x5fbad783b990;  1 drivers
S_0x5fbad7830010 .scope module, "GATES_6" "XOR_GATE_ONEHOT" 6 88, 5 9 0, S_0x5fbad782d070;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad78301a0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783be70 .functor BUFZ 1, L_0x5fbad783ab80, C4<0>, C4<0>, C4<0>;
L_0x5fbad783bee0 .functor BUFZ 1, L_0x5fbad783a9d0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783bf70 .functor NOT 1, L_0x5fbad783bee0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783c030 .functor AND 1, L_0x5fbad783be70, L_0x5fbad783bf70, C4<1>, C4<1>;
L_0x5fbad783c140 .functor NOT 1, L_0x5fbad783be70, C4<0>, C4<0>, C4<0>;
L_0x5fbad783c1b0 .functor AND 1, L_0x5fbad783c140, L_0x5fbad783bee0, C4<1>, C4<1>;
L_0x5fbad783c2b0 .functor OR 1, L_0x5fbad783c030, L_0x5fbad783c1b0, C4<0>, C4<0>;
v0x5fbad78302e0_0 .net *"_ivl_10", 0 0, L_0x5fbad783c1b0;  1 drivers
v0x5fbad78303e0_0 .net *"_ivl_4", 0 0, L_0x5fbad783bf70;  1 drivers
v0x5fbad78304c0_0 .net *"_ivl_6", 0 0, L_0x5fbad783c030;  1 drivers
v0x5fbad7830580_0 .net *"_ivl_8", 0 0, L_0x5fbad783c140;  1 drivers
v0x5fbad7830660_0 .net "input1", 0 0, L_0x5fbad783ab80;  alias, 1 drivers
v0x5fbad78307a0_0 .net "input2", 0 0, L_0x5fbad783a9d0;  alias, 1 drivers
v0x5fbad7830890_0 .net "result", 0 0, L_0x5fbad783c2b0;  alias, 1 drivers
v0x5fbad7830930_0 .net "s_realInput1", 0 0, L_0x5fbad783be70;  1 drivers
v0x5fbad78309d0_0 .net "s_realInput2", 0 0, L_0x5fbad783bee0;  1 drivers
S_0x5fbad7831640 .scope module, "fa4" "fulladder" 4 101, 6 9 0, S_0x5fbad77f5ec0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /OUTPUT 1 "s0";
    .port_info 4 /OUTPUT 1 "s1";
L_0x5fbad7838ec0 .functor BUFZ 1, L_0x5fbad78386f0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7838fc0 .functor BUFZ 1, L_0x5fbad783ae30, C4<0>, C4<0>, C4<0>;
L_0x5fbad78390e0 .functor BUFZ 1, L_0x5fbad783a890, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839200 .functor BUFZ 1, L_0x5fbad783a1f0, C4<0>, C4<0>, C4<0>;
L_0x5fbad78392a0 .functor BUFZ 1, L_0x5fbad7839790, C4<0>, C4<0>, C4<0>;
v0x5fbad7835170_0 .net "a", 0 0, L_0x5fbad783ae30;  alias, 1 drivers
v0x5fbad7835210_0 .net "b", 0 0, L_0x5fbad78386f0;  alias, 1 drivers
v0x5fbad78352b0_0 .net "c", 0 0, L_0x5fbad783a890;  1 drivers
v0x5fbad7835350_0 .net "s0", 0 0, L_0x5fbad7839200;  1 drivers
v0x5fbad78353f0_0 .net "s1", 0 0, L_0x5fbad78392a0;  alias, 1 drivers
v0x5fbad7835490_0 .net "s_logisimNet0", 0 0, L_0x5fbad7838ec0;  1 drivers
v0x5fbad7835530_0 .net "s_logisimNet1", 0 0, L_0x5fbad7838fc0;  1 drivers
v0x5fbad78355d0_0 .net "s_logisimNet2", 0 0, L_0x5fbad78390e0;  1 drivers
v0x5fbad7835670_0 .net "s_logisimNet3", 0 0, L_0x5fbad78399a0;  1 drivers
v0x5fbad78357a0_0 .net "s_logisimNet4", 0 0, L_0x5fbad7839410;  1 drivers
v0x5fbad7835890_0 .net "s_logisimNet5", 0 0, L_0x5fbad7839c10;  1 drivers
v0x5fbad7835980_0 .net "s_logisimNet6", 0 0, L_0x5fbad7839790;  1 drivers
v0x5fbad7835a20_0 .net "s_logisimNet7", 0 0, L_0x5fbad783a740;  1 drivers
v0x5fbad7835b10_0 .net "s_logisimNet8", 0 0, L_0x5fbad783a1f0;  1 drivers
S_0x5fbad78318a0 .scope module, "GATES_1" "AND_GATE" 6 62, 7 9 0, S_0x5fbad7831640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7831aa0 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad7839310 .functor BUFZ 1, L_0x5fbad7838ec0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839380 .functor BUFZ 1, L_0x5fbad78390e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839410 .functor AND 1, L_0x5fbad7839310, L_0x5fbad7839380, C4<1>, C4<1>;
v0x5fbad7831c00_0 .net "input1", 0 0, L_0x5fbad7838ec0;  alias, 1 drivers
v0x5fbad7831ce0_0 .net "input2", 0 0, L_0x5fbad78390e0;  alias, 1 drivers
v0x5fbad7831da0_0 .net "result", 0 0, L_0x5fbad7839410;  alias, 1 drivers
v0x5fbad7831e40_0 .net "s_realInput1", 0 0, L_0x5fbad7839310;  1 drivers
v0x5fbad7831f00_0 .net "s_realInput2", 0 0, L_0x5fbad7839380;  1 drivers
S_0x5fbad7832090 .scope module, "GATES_2" "OR_GATE_3_INPUTS" 6 67, 8 9 0, S_0x5fbad7831640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /INPUT 1 "input3";
    .port_info 3 /OUTPUT 1 "result";
P_0x5fbad7832270 .param/l "BubblesMask" 0 8 17, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad7839480 .functor BUFZ 1, L_0x5fbad78399a0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839510 .functor BUFZ 1, L_0x5fbad7839c10, C4<0>, C4<0>, C4<0>;
L_0x5fbad78395a0 .functor BUFZ 1, L_0x5fbad7839410, C4<0>, C4<0>, C4<0>;
L_0x5fbad78396a0 .functor OR 1, L_0x5fbad7839480, L_0x5fbad7839510, C4<0>, C4<0>;
L_0x5fbad7839790 .functor OR 1, L_0x5fbad78396a0, L_0x5fbad78395a0, C4<0>, C4<0>;
v0x5fbad78323d0_0 .net *"_ivl_6", 0 0, L_0x5fbad78396a0;  1 drivers
v0x5fbad78324b0_0 .net "input1", 0 0, L_0x5fbad78399a0;  alias, 1 drivers
v0x5fbad7832570_0 .net "input2", 0 0, L_0x5fbad7839c10;  alias, 1 drivers
v0x5fbad7832610_0 .net "input3", 0 0, L_0x5fbad7839410;  alias, 1 drivers
v0x5fbad78326b0_0 .net "result", 0 0, L_0x5fbad7839790;  alias, 1 drivers
v0x5fbad78327a0_0 .net "s_realInput1", 0 0, L_0x5fbad7839480;  1 drivers
v0x5fbad7832860_0 .net "s_realInput2", 0 0, L_0x5fbad7839510;  1 drivers
v0x5fbad7832920_0 .net "s_realInput3", 0 0, L_0x5fbad78395a0;  1 drivers
S_0x5fbad7832a60 .scope module, "GATES_3" "AND_GATE" 6 73, 7 9 0, S_0x5fbad7831640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7832c40 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad78398a0 .functor BUFZ 1, L_0x5fbad7838fc0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839910 .functor BUFZ 1, L_0x5fbad7838ec0, C4<0>, C4<0>, C4<0>;
L_0x5fbad78399a0 .functor AND 1, L_0x5fbad78398a0, L_0x5fbad7839910, C4<1>, C4<1>;
v0x5fbad7832d80_0 .net "input1", 0 0, L_0x5fbad7838fc0;  alias, 1 drivers
v0x5fbad7832e60_0 .net "input2", 0 0, L_0x5fbad7838ec0;  alias, 1 drivers
v0x5fbad7832f50_0 .net "result", 0 0, L_0x5fbad78399a0;  alias, 1 drivers
v0x5fbad7833050_0 .net "s_realInput1", 0 0, L_0x5fbad78398a0;  1 drivers
v0x5fbad78330f0_0 .net "s_realInput2", 0 0, L_0x5fbad7839910;  1 drivers
S_0x5fbad7833220 .scope module, "GATES_4" "AND_GATE" 6 78, 7 9 0, S_0x5fbad7831640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7833400 .param/l "BubblesMask" 0 7 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad7839af0 .functor BUFZ 1, L_0x5fbad7838fc0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839b80 .functor BUFZ 1, L_0x5fbad78390e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839c10 .functor AND 1, L_0x5fbad7839af0, L_0x5fbad7839b80, C4<1>, C4<1>;
v0x5fbad7833540_0 .net "input1", 0 0, L_0x5fbad7838fc0;  alias, 1 drivers
v0x5fbad7833600_0 .net "input2", 0 0, L_0x5fbad78390e0;  alias, 1 drivers
v0x5fbad78336d0_0 .net "result", 0 0, L_0x5fbad7839c10;  alias, 1 drivers
v0x5fbad78337d0_0 .net "s_realInput1", 0 0, L_0x5fbad7839af0;  1 drivers
v0x5fbad7833870_0 .net "s_realInput2", 0 0, L_0x5fbad7839b80;  1 drivers
S_0x5fbad78339a0 .scope module, "GATES_5" "XOR_GATE_ONEHOT" 6 83, 5 9 0, S_0x5fbad7831640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7833bd0 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad7839d60 .functor BUFZ 1, L_0x5fbad783a740, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839df0 .functor BUFZ 1, L_0x5fbad78390e0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839e80 .functor NOT 1, L_0x5fbad7839df0, C4<0>, C4<0>, C4<0>;
L_0x5fbad7839f40 .functor AND 1, L_0x5fbad7839d60, L_0x5fbad7839e80, C4<1>, C4<1>;
L_0x5fbad783a080 .functor NOT 1, L_0x5fbad7839d60, C4<0>, C4<0>, C4<0>;
L_0x5fbad783a0f0 .functor AND 1, L_0x5fbad783a080, L_0x5fbad7839df0, C4<1>, C4<1>;
L_0x5fbad783a1f0 .functor OR 1, L_0x5fbad7839f40, L_0x5fbad783a0f0, C4<0>, C4<0>;
v0x5fbad7833d10_0 .net *"_ivl_10", 0 0, L_0x5fbad783a0f0;  1 drivers
v0x5fbad7833e10_0 .net *"_ivl_4", 0 0, L_0x5fbad7839e80;  1 drivers
v0x5fbad7833ef0_0 .net *"_ivl_6", 0 0, L_0x5fbad7839f40;  1 drivers
v0x5fbad7833fb0_0 .net *"_ivl_8", 0 0, L_0x5fbad783a080;  1 drivers
v0x5fbad7834090_0 .net "input1", 0 0, L_0x5fbad783a740;  alias, 1 drivers
v0x5fbad78341a0_0 .net "input2", 0 0, L_0x5fbad78390e0;  alias, 1 drivers
v0x5fbad7834290_0 .net "result", 0 0, L_0x5fbad783a1f0;  alias, 1 drivers
v0x5fbad7834350_0 .net "s_realInput1", 0 0, L_0x5fbad7839d60;  1 drivers
v0x5fbad7834410_0 .net "s_realInput2", 0 0, L_0x5fbad7839df0;  1 drivers
S_0x5fbad78345e0 .scope module, "GATES_6" "XOR_GATE_ONEHOT" 6 88, 5 9 0, S_0x5fbad7831640;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input1";
    .port_info 1 /INPUT 1 "input2";
    .port_info 2 /OUTPUT 1 "result";
P_0x5fbad7834770 .param/l "BubblesMask" 0 5 16, C4<00000000000000000000000000000000000000000000000000000000000000000>;
L_0x5fbad783a300 .functor BUFZ 1, L_0x5fbad7838fc0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783a370 .functor BUFZ 1, L_0x5fbad7838ec0, C4<0>, C4<0>, C4<0>;
L_0x5fbad783a400 .functor NOT 1, L_0x5fbad783a370, C4<0>, C4<0>, C4<0>;
L_0x5fbad783a4c0 .functor AND 1, L_0x5fbad783a300, L_0x5fbad783a400, C4<1>, C4<1>;
L_0x5fbad783a5d0 .functor NOT 1, L_0x5fbad783a300, C4<0>, C4<0>, C4<0>;
L_0x5fbad783a640 .functor AND 1, L_0x5fbad783a5d0, L_0x5fbad783a370, C4<1>, C4<1>;
L_0x5fbad783a740 .functor OR 1, L_0x5fbad783a4c0, L_0x5fbad783a640, C4<0>, C4<0>;
v0x5fbad78348b0_0 .net *"_ivl_10", 0 0, L_0x5fbad783a640;  1 drivers
v0x5fbad78349b0_0 .net *"_ivl_4", 0 0, L_0x5fbad783a400;  1 drivers
v0x5fbad7834a90_0 .net *"_ivl_6", 0 0, L_0x5fbad783a4c0;  1 drivers
v0x5fbad7834b50_0 .net *"_ivl_8", 0 0, L_0x5fbad783a5d0;  1 drivers
v0x5fbad7834c30_0 .net "input1", 0 0, L_0x5fbad7838fc0;  alias, 1 drivers
v0x5fbad7834d70_0 .net "input2", 0 0, L_0x5fbad7838ec0;  alias, 1 drivers
v0x5fbad7834e60_0 .net "result", 0 0, L_0x5fbad783a740;  alias, 1 drivers
v0x5fbad7834f00_0 .net "s_realInput1", 0 0, L_0x5fbad783a300;  1 drivers
v0x5fbad7834fa0_0 .net "s_realInput2", 0 0, L_0x5fbad783a370;  1 drivers
    .scope S_0x5fbad77f5760;
T_0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x5fbad7837000_0, 0, 1;
    %fork t_1, S_0x5fbad77f5b10;
    %jmp t_0;
    .scope S_0x5fbad77f5b10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x5fbad77f4f60_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x5fbad77f4f60_0;
    %cmpi/s 200, 0, 32;
    %jmp/0xz T_0.1, 5;
    %vpi_func 3 20 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0x5fbad7836bb0_0, 0;
    %vpi_func 3 21 "$urandom" 32 {0 0 0};
    %pad/u 4;
    %assign/vec4 v0x5fbad7836c90_0, 0;
    %vpi_func 3 22 "$urandom" 32 {0 0 0};
    %pad/u 1;
    %assign/vec4 v0x5fbad7836e70_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5fbad7836e70_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.2, 8;
    %load/vec4 v0x5fbad7836bb0_0;
    %pad/u 5;
    %load/vec4 v0x5fbad7836e70_0;
    %load/vec4 v0x5fbad7836c90_0;
    %concat/vec4; draw_concat_vec4
    %inv;
    %add;
    %addi 1, 0, 5;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x5fbad7836bb0_0;
    %pad/u 5;
    %load/vec4 v0x5fbad7836c90_0;
    %pad/u 5;
    %add;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x5fbad7836f60_0, 0;
    %delay 1, 0;
    %load/vec4 v0x5fbad7836f60_0;
    %load/vec4 v0x5fbad7836d30_0;
    %load/vec4 v0x5fbad7836dd0_0;
    %concat/vec4; draw_concat_vec4
    %cmp/ne;
    %jmp/0xz  T_0.4, 4;
    %load/vec4 v0x5fbad7836e70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %load/vec4 v0x5fbad7836d30_0;
    %load/vec4 v0x5fbad7836dd0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 28 "$display", v0x5fbad7836bb0_0, " - ", v0x5fbad7836c90_0, " = %b", S<0,vec4,u5>, "! but should have been %b", v0x5fbad7836f60_0 {1 0 0};
    %jmp T_0.7;
T_0.6 ;
    %load/vec4 v0x5fbad7836d30_0;
    %load/vec4 v0x5fbad7836dd0_0;
    %concat/vec4; draw_concat_vec4
    %vpi_call/w 3 29 "$display", v0x5fbad7836bb0_0, " + ", v0x5fbad7836c90_0, " = %b", S<0,vec4,u5>, "! but should have been %b", v0x5fbad7836f60_0 {1 0 0};
T_0.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x5fbad7837000_0, 0, 1;
T_0.4 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x5fbad77f4f60_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x5fbad77f4f60_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
    .scope S_0x5fbad77f5760;
t_0 %join;
    %load/vec4 v0x5fbad7837000_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call/w 3 33 "$display", "ACCEPTED" {0 0 0};
    %jmp T_0.9;
T_0.8 ;
    %vpi_call/w 3 34 "$display", "FAILED" {0 0 0};
T_0.9 ;
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "-";
    "tb0.v";
    "/home/mahdigmk/logisim_evolution_workspace/bench//main/verilog/circuit/main.v";
    "/home/mahdigmk/logisim_evolution_workspace/bench//main/verilog/gates/XOR_GATE_ONEHOT.v";
    "/home/mahdigmk/logisim_evolution_workspace/bench//main/verilog/circuit/fulladder.v";
    "/home/mahdigmk/logisim_evolution_workspace/bench//main/verilog/gates/AND_GATE.v";
    "/home/mahdigmk/logisim_evolution_workspace/bench//main/verilog/gates/OR_GATE_3_INPUTS.v";
