<img align="right" src="../psi_logo.png">

***
# psi_common_axilite_slave_ipif
- VHDL source: [psi_common_axi_slave_ipif.vhd](../../hdl/psi_common_axilite_slave_ipif.vhd)
- Testbench: [psi_common_axi_slave_ipif_tb.vhd](../../testbench/psi_common_axilite_slave_ipif_tb/psi_common_axilite_slave_ipif_tb.vhd)


### 1 Description

This entity is equal to [psi_common_axi_slave_ipif](./ch10_5_axi_slave_ipif.md) but it does only implement the AXILite protocol (e.g. no bursts, no exclusive access, no pending transfers, etc.). See [psi_common_axi_slave_ipif](./ch10_5_axi_slave_ipif.md) for details.

***
[Index](../psi_common_index.md) **|** Previous: [Interfaces > axi slave ipif](../ch10_interfaces/ch10_5_axi_slave_ipif.md) **|**
Next: [Interfaces > SPI Master cfg](../ch10_interfaces/ch10_7_spi_master_cfg.md)
