$comment
	File created using the following command:
		vcd file carry_ripple_4bit_adder.msim.vcd -direction
$end
$date
	Sun Jul 21 18:37:53 2019
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module carry_ripple_4bit_adder_vhd_vec_tst $end
$var wire 1 ! A [3] $end
$var wire 1 " A [2] $end
$var wire 1 # A [1] $end
$var wire 1 $ A [0] $end
$var wire 1 % B [3] $end
$var wire 1 & B [2] $end
$var wire 1 ' B [1] $end
$var wire 1 ( B [0] $end
$var wire 1 ) CARRY_IN $end
$var wire 1 * CARRY_OUT $end
$var wire 1 + S [3] $end
$var wire 1 , S [2] $end
$var wire 1 - S [1] $end
$var wire 1 . S [0] $end

$scope module i1 $end
$var wire 1 / gnd $end
$var wire 1 0 vcc $end
$var wire 1 1 unknown $end
$var wire 1 2 devoe $end
$var wire 1 3 devclrn $end
$var wire 1 4 devpor $end
$var wire 1 5 ww_devoe $end
$var wire 1 6 ww_devclrn $end
$var wire 1 7 ww_devpor $end
$var wire 1 8 ww_A [3] $end
$var wire 1 9 ww_A [2] $end
$var wire 1 : ww_A [1] $end
$var wire 1 ; ww_A [0] $end
$var wire 1 < ww_B [3] $end
$var wire 1 = ww_B [2] $end
$var wire 1 > ww_B [1] $end
$var wire 1 ? ww_B [0] $end
$var wire 1 @ ww_CARRY_IN $end
$var wire 1 A ww_S [3] $end
$var wire 1 B ww_S [2] $end
$var wire 1 C ww_S [1] $end
$var wire 1 D ww_S [0] $end
$var wire 1 E ww_CARRY_OUT $end
$var wire 1 F \S[0]~output_o\ $end
$var wire 1 G \S[1]~output_o\ $end
$var wire 1 H \S[2]~output_o\ $end
$var wire 1 I \S[3]~output_o\ $end
$var wire 1 J \CARRY_OUT~output_o\ $end
$var wire 1 K \CARRY_IN~input_o\ $end
$var wire 1 L \A[0]~input_o\ $end
$var wire 1 M \B[0]~input_o\ $end
$var wire 1 N \FA1|ha2|Mux1~0_combout\ $end
$var wire 1 O \A[1]~input_o\ $end
$var wire 1 P \B[1]~input_o\ $end
$var wire 1 Q \FA2|Mux1~0_combout\ $end
$var wire 1 R \A[2]~input_o\ $end
$var wire 1 S \B[2]~input_o\ $end
$var wire 1 T \FA2|Mux0~0_combout\ $end
$var wire 1 U \FA3|ha2|Mux1~0_combout\ $end
$var wire 1 V \A[3]~input_o\ $end
$var wire 1 W \B[3]~input_o\ $end
$var wire 1 X \FA4|Mux1~0_combout\ $end
$var wire 1 Y \FA4|Mux0~0_combout\ $end
$var wire 1 Z \ALT_INV_B[3]~input_o\ $end
$var wire 1 [ \ALT_INV_A[3]~input_o\ $end
$var wire 1 \ \ALT_INV_B[2]~input_o\ $end
$var wire 1 ] \ALT_INV_A[2]~input_o\ $end
$var wire 1 ^ \ALT_INV_B[1]~input_o\ $end
$var wire 1 _ \ALT_INV_A[1]~input_o\ $end
$var wire 1 ` \ALT_INV_B[0]~input_o\ $end
$var wire 1 a \ALT_INV_A[0]~input_o\ $end
$var wire 1 b \ALT_INV_CARRY_IN~input_o\ $end
$var wire 1 c \FA2|ALT_INV_Mux0~0_combout\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0)
0*
0/
10
x1
12
13
14
15
16
17
0@
0E
1F
1G
1H
1I
0J
0K
1L
0M
1N
1O
0P
1Q
1R
0S
0T
1U
1V
0W
1X
0Y
1Z
0[
1\
0]
1^
0_
1`
0a
1b
1c
1!
1"
1#
1$
0%
0&
0'
0(
18
19
1:
1;
0<
0=
0>
0?
1A
1B
1C
1D
1+
1,
1-
1.
$end
#50000
0"
1&
1'
09
1>
1=
1S
1P
0R
1]
0^
0\
0Q
1T
0c
0U
0X
1Y
0G
0C
0-
1J
0I
0H
1E
0A
0B
1*
0,
0+
#100000
0&
0#
0$
1%
1(
1)
1?
0=
1<
0;
0:
1@
1K
0O
0L
1W
0S
1M
0`
1\
0Z
1a
1_
0b
1U
0N
0F
1H
0D
1B
0.
1,
#150000
1&
1$
0%
0'
0!
0>
1=
0<
1;
08
0V
1L
0W
1S
0P
1^
0\
1Z
0a
1[
1N
0U
1X
0Y
1Q
0T
1c
1U
0X
1G
0J
1I
0H
1F
1C
0E
1A
0B
1D
1.
1-
0,
1+
0*
0I
1H
0A
1B
1,
0+
#200000
0&
1'
0(
0?
1>
0=
0S
1P
0M
1`
0^
1\
0U
0N
0Q
1T
0c
1U
0G
0F
0H
0C
0D
0B
0.
0-
0,
1H
1B
1,
#250000
1(
0$
0)
1"
1?
0;
19
0@
0K
1R
0L
1M
0`
1a
0]
1b
0U
1X
1N
1Q
0T
1c
1U
0X
1G
1F
1I
0H
1C
1D
1A
0B
1.
1-
0,
1+
0I
1H
0A
1B
1,
0+
#300000
0(
1$
1)
0'
1%
1!
1#
0?
0>
1<
1;
1:
18
1@
1K
1V
1O
1L
1W
0P
0M
1`
1^
0Z
0a
0_
0[
0b
1Y
0N
0Q
1T
0c
0U
1X
0G
0F
1J
0C
0D
1E
0.
0-
1*
1I
0H
1A
0B
0,
1+
#350000
1(
0$
0)
0!
0"
1&
1?
1=
0;
09
08
0@
0K
0V
0R
0L
1S
1M
0`
0\
1a
1]
1[
1b
0X
1N
1Q
0T
1c
1U
1X
0Y
1G
1F
0I
1C
1D
0A
1.
1-
0+
0J
1I
1H
0E
1A
1B
0*
1,
1+
#400000
0(
1$
1!
1'
0#
0?
1>
1;
0:
18
1V
0O
1L
1P
0M
1`
0^
0a
1_
0[
0X
1Y
1J
0I
1E
0A
1*
0+
#450000
1(
0$
0!
0'
1)
1"
0&
0%
1?
0>
0=
0<
0;
19
08
1@
1K
0V
1R
0L
0W
0S
0P
1M
0`
1^
1\
1Z
1a
0]
1[
0b
0Y
0N
0F
0J
0D
0E
0.
0*
#500000
1!
1'
0)
0"
09
18
1>
0@
0K
1P
1V
0R
1]
0[
0^
1b
1N
0U
1X
1I
0H
1F
1A
0B
1D
1.
0,
1+
#550000
0!
0'
1"
0(
1$
1&
1;
19
08
0?
0>
1=
1S
0P
0M
0V
1R
1L
0a
0]
1[
1`
1^
0\
0Q
0G
0C
0-
#600000
1'
0"
1(
0$
1)
1?
1>
0;
09
1@
1K
0R
0L
1P
1M
0`
0^
1a
1]
0b
1U
0X
0N
1T
0c
0U
1X
0F
0I
1H
0D
0A
1B
0.
1,
0+
1I
0H
1A
0B
0,
1+
#650000
0'
1"
1$
1!
0&
1%
0>
0=
1<
1;
19
18
1V
1R
1L
1W
0S
0P
1^
1\
0Z
0a
0]
0[
1N
1Y
1Q
0T
1c
1U
0X
1G
1J
1F
1C
1E
1D
1.
1-
1*
0I
1H
0A
1B
1,
0+
#700000
0"
0!
1&
1#
1:
09
08
1=
1S
0V
0R
1O
0_
1]
1[
0\
1X
0Y
0Q
1T
0c
0U
0X
1Y
0G
0J
1I
0C
0E
1A
0-
1+
0*
1J
0I
0H
1E
0A
0B
1*
0,
0+
#750000
0&
0#
0%
0(
0?
0=
0<
0:
0O
0W
0S
0M
1`
1\
1Z
1_
1U
0Y
0N
1Q
0T
1c
0U
1G
0F
0J
1H
1C
0D
0E
1B
0.
1-
1,
0*
0H
0B
0,
#800000
1&
1#
1%
1(
1"
1'
0)
1?
1>
1=
1<
1:
19
0@
0K
1R
1O
1W
1S
1P
1M
0`
0^
0\
0Z
0_
0]
1b
1Y
1T
0c
1U
1J
1E
1*
1H
1B
1,
#850000
0#
0%
0(
0"
0'
1)
0:
09
0?
0>
0<
1@
1K
0W
0P
0M
0R
0O
1_
1]
1`
1^
1Z
0b
0U
1X
0Y
0T
1c
1U
0X
0J
1I
0H
0E
1A
0B
0*
0,
1+
0I
1H
0A
1B
1,
0+
#900000
1%
1"
1'
0$
1>
1<
0;
19
1R
0L
1W
1P
0^
0Z
1a
0]
0U
1N
1Y
1J
1F
0H
1E
1D
0B
1*
1.
0,
#950000
0%
0"
1#
0&
1!
0=
0<
1:
09
18
1V
0R
1O
0W
0S
1\
1Z
0_
1]
0[
0Q
1T
1X
0Y
0c
1U
0J
1I
0G
0E
1A
0C
0*
0-
1+
1H
1B
1,
#1000000
