

================================================================
== Vivado HLS Report for 'state_table'
================================================================
* Date:           Mon Mar  1 13:04:21 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     4.010|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      75|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        6|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     324|    -|
|Register         |        0|      -|     332|      96|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        6|      0|     332|     495|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |    ~0   |      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |          Memory         |               Module              | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |state_table_req_old_1_U  |state_table_state_table_req_old_1  |        1|  0|   0|    0|   500|   24|     1|        12000|
    |state_table_resp_eps_U   |state_table_state_table_req_old_1  |        1|  0|   0|    0|   500|   24|     1|        12000|
    |state_table_resp_old_U   |state_table_state_table_req_old_1  |        1|  0|   0|    0|   500|   24|     1|        12000|
    |state_table_req_next_U   |state_table_state_table_req_old_1  |        1|  0|   0|    0|   500|   24|     1|        12000|
    |state_table_req_old_s_U  |state_table_state_table_req_old_1  |        1|  0|   0|    0|   500|   24|     1|        12000|
    |state_table_retryCou_U   |state_table_state_table_retryCou   |        1|  0|   0|    0|   500|    3|     1|         1500|
    +-------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total                    |                                   |        6|  0|   0|    0|  3000|  123|     6|        61500|
    +-------------------------+-----------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |tmp_max_forward_V_fu_624_p2       |     +    |      0|  0|  31|          24|           2|
    |ap_block_state2_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter2  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_289                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_304                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_341                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_359                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_364                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_534                  |    and   |      0|  0|   2|           1|           1|
    |ap_condition_536                  |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op104_write_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op116_write_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op128_write_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op132_write_state4   |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op18_read_state2     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op25_read_state3     |    and   |      0|  0|   2|           1|           1|
    |tmp_14_nbreadreq_fu_134_p3        |    and   |      0|  0|   2|           1|           0|
    |tmp_9_nbreadreq_fu_120_p3         |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_106_p3           |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  75|          46|          22|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_done                         |   9|          2|    1|          2|
    |qpi2stateTable_upd_r_1_blk_n    |   9|          2|    1|          2|
    |rxIbh2stateTable_upd_1_blk_n    |   9|          2|    1|          2|
    |stateTable2qpi_rsp_V_blk_n      |   9|          2|    1|          2|
    |stateTable2rxIbh_rsp_1_blk_n    |   9|          2|    1|          2|
    |stateTable2rxIbh_rsp_1_din      |  15|          3|   75|        225|
    |stateTable2txIbh_rsp_1_blk_n    |   9|          2|    1|          2|
    |state_table_req_next_address0   |  21|          4|    9|         36|
    |state_table_req_next_address1   |  15|          3|    9|         27|
    |state_table_req_next_d1         |  15|          3|   24|         72|
    |state_table_req_old_1_address0  |  21|          4|    9|         36|
    |state_table_req_old_1_address1  |  15|          3|    9|         27|
    |state_table_req_old_1_d1        |  15|          3|   24|         72|
    |state_table_req_old_s_address0  |  21|          4|    9|         36|
    |state_table_resp_eps_address0   |  21|          4|    9|         36|
    |state_table_resp_eps_address1   |  15|          3|    9|         27|
    |state_table_resp_eps_d1         |  15|          3|   24|         72|
    |state_table_resp_old_address0   |  21|          4|    9|         36|
    |state_table_retryCou_address0   |  21|          4|    9|         36|
    |state_table_retryCou_address1   |  15|          3|    9|         27|
    |state_table_retryCou_d1         |  15|          3|    3|          9|
    |txIbh2stateTable_upd_1_blk_n    |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 324|         65|  247|        788|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_done_reg                                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |p_Val2_s_reg_647                             |  16|   0|   16|          0|
    |p_Val2_s_reg_647_pp0_iter1_reg               |  16|   0|   16|          0|
    |tmp_11_reg_663                               |   1|   0|    1|          0|
    |tmp_12_reg_667                               |   1|   0|    1|          0|
    |tmp_13_reg_685                               |   1|   0|    1|          0|
    |tmp_13_reg_685_pp0_iter2_reg                 |   1|   0|    1|          0|
    |tmp_14_reg_689                               |   1|   0|    1|          0|
    |tmp_15_reg_693                               |   1|   0|    1|          0|
    |tmp_9_reg_671                                |   1|   0|    1|          0|
    |tmp_9_reg_671_pp0_iter2_reg                  |   1|   0|    1|          0|
    |tmp_epsn_V_load_new_s_reg_652                |  24|   0|   24|          0|
    |tmp_epsn_V_load_new_s_reg_652_pp0_iter1_reg  |  24|   0|   24|          0|
    |tmp_psn_V_load_new_i_reg_680                 |  24|   0|   24|          0|
    |tmp_reg_643                                  |   1|   0|    1|          0|
    |tmp_retryCounter_V_l_reg_658                 |   3|   0|    3|          0|
    |tmp_retryCounter_V_l_reg_658_pp0_iter1_reg   |   3|   0|    3|          0|
    |trunc_ln321_reg_675                          |  16|   0|   16|          0|
    |tmp_11_reg_663                               |  64|  32|    1|          0|
    |tmp_12_reg_667                               |  64|  32|    1|          0|
    |tmp_reg_643                                  |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        | 332|  96|  143|          0|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |       state_table      | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |       state_table      | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |       state_table      | return value |
|ap_done                         | out |    1| ap_ctrl_hs |       state_table      | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |       state_table      | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |       state_table      | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |       state_table      | return value |
|rxIbh2stateTable_upd_1_dout     |  in |   45|   ap_fifo  | rxIbh2stateTable_upd_1 |    pointer   |
|rxIbh2stateTable_upd_1_empty_n  |  in |    1|   ap_fifo  | rxIbh2stateTable_upd_1 |    pointer   |
|rxIbh2stateTable_upd_1_read     | out |    1|   ap_fifo  | rxIbh2stateTable_upd_1 |    pointer   |
|txIbh2stateTable_upd_1_dout     |  in |   41|   ap_fifo  | txIbh2stateTable_upd_1 |    pointer   |
|txIbh2stateTable_upd_1_empty_n  |  in |    1|   ap_fifo  | txIbh2stateTable_upd_1 |    pointer   |
|txIbh2stateTable_upd_1_read     | out |    1|   ap_fifo  | txIbh2stateTable_upd_1 |    pointer   |
|qpi2stateTable_upd_r_1_dout     |  in |   68|   ap_fifo  | qpi2stateTable_upd_r_1 |    pointer   |
|qpi2stateTable_upd_r_1_empty_n  |  in |    1|   ap_fifo  | qpi2stateTable_upd_r_1 |    pointer   |
|qpi2stateTable_upd_r_1_read     | out |    1|   ap_fifo  | qpi2stateTable_upd_r_1 |    pointer   |
|stateTable2qpi_rsp_V_din        | out |  123|   ap_fifo  |  stateTable2qpi_rsp_V  |    pointer   |
|stateTable2qpi_rsp_V_full_n     |  in |    1|   ap_fifo  |  stateTable2qpi_rsp_V  |    pointer   |
|stateTable2qpi_rsp_V_write      | out |    1|   ap_fifo  |  stateTable2qpi_rsp_V  |    pointer   |
|stateTable2txIbh_rsp_1_din      | out |  123|   ap_fifo  | stateTable2txIbh_rsp_1 |    pointer   |
|stateTable2txIbh_rsp_1_full_n   |  in |    1|   ap_fifo  | stateTable2txIbh_rsp_1 |    pointer   |
|stateTable2txIbh_rsp_1_write    | out |    1|   ap_fifo  | stateTable2txIbh_rsp_1 |    pointer   |
|stateTable2rxIbh_rsp_1_din      | out |   75|   ap_fifo  | stateTable2rxIbh_rsp_1 |    pointer   |
|stateTable2rxIbh_rsp_1_full_n   |  in |    1|   ap_fifo  | stateTable2rxIbh_rsp_1 |    pointer   |
|stateTable2rxIbh_rsp_1_write    | out |    1|   ap_fifo  | stateTable2rxIbh_rsp_1 |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

