Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Apr 18 15:14:48 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.11 2016-07-27
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/debounce_ps2_clk/result_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.grant_rnw_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_valid_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/m_atarget_hot_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/splitter_aw/m_ready_d_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 12 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 392 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.388     -102.394                     30                 1302        0.047        0.000                      0                 1302        2.000        0.000                       0                   395  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0_1  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 4.000}        8.000           125.000         
sys_clock                          {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 5.000}        10.000          100.000         
  clk_out2_design_1_clk_wiz_0_0    {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       -6.388     -102.379                     30                  976        0.118        0.000                      0                  976        4.020        0.000                       0                   366  
  clk_out2_design_1_clk_wiz_0_0_1       15.899        0.000                      0                   62        0.188        0.000                      0                   62        9.500        0.000                       0                    25  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                    5.845        0.000                       0                     3  
sys_clock                                                                                                                                                                            2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         -6.388     -102.394                     30                  976        0.118        0.000                      0                  976        4.020        0.000                       0                   366  
  clk_out2_design_1_clk_wiz_0_0         15.898        0.000                      0                   62        0.188        0.000                      0                   62        9.500        0.000                       0                    25  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                      5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0_1        0.494        0.000                      0                  264        0.315        0.000                      0                  264  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       -6.388     -102.394                     30                  976        0.047        0.000                      0                  976  
clk_out2_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1        0.493        0.000                      0                  264        0.314        0.000                      0                  264  
clk_out2_design_1_clk_wiz_0_0    clk_out2_design_1_clk_wiz_0_0_1       15.898        0.000                      0                   62        0.108        0.000                      0                   62  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         -6.388     -102.394                     30                  976        0.047        0.000                      0                  976  
clk_out2_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0          0.494        0.000                      0                  264        0.315        0.000                      0                  264  
clk_out2_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0          0.493        0.000                      0                  264        0.314        0.000                      0                  264  
clk_out2_design_1_clk_wiz_0_0_1  clk_out2_design_1_clk_wiz_0_0         15.898        0.000                      0                   62        0.108        0.000                      0                   62  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -6.388ns,  Total Violation     -102.379ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.388ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.236ns  (logic 12.729ns (78.399%)  route 3.507ns (21.601%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.872 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[2]
                         net (fo=1, routed)           0.411    15.283    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.313    15.596 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.596    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.071     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 -6.388    

Slack (VIOLATED) :        -6.330ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 12.825ns (79.027%)  route 3.404ns (20.973%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.978 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.307    15.285    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X32Y29         LUT3 (Prop_lut3_I2_O)        0.303    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.071     9.177    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.081     9.258    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.330    

Slack (VIOLATED) :        -6.250ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 12.709ns (78.946%)  route 3.389ns (21.054%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.866 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.293    15.159    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.299    15.458 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.458    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.071     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.250    

Slack (VIOLATED) :        -6.224ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 12.598ns (78.567%)  route 3.437ns (21.433%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.774 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.315    15.089    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    15.395 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.395    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.071     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -6.224    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.616ns (78.609%)  route 3.433ns (21.391%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.795 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.311    15.106    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.303    15.409 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.409    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.071     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.081     9.221    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 12.500ns (78.409%)  route 3.442ns (21.591%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.683 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.320    15.003    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.302 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.302    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.071     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.029     9.168    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -6.134    

Slack (VIOLATED) :        -6.096ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 12.520ns (78.468%)  route 3.436ns (21.532%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.700 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.313    15.013    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.302    15.315 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.315    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.071     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079     9.219    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -6.096    

Slack (VIOLATED) :        -5.745ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 12.132ns (77.991%)  route 3.424ns (22.009%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    14.308 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.301    14.609    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    14.915 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.915    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.071     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -5.745    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 12.215ns (79.941%)  route 3.065ns (20.059%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.758    11.914    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.301    12.215 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.215    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.616 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.616    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.838 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.315    13.152    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    14.031 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.306    14.338    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.640 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.640    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.071     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.032     9.171    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.364ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.225ns  (logic 11.999ns (78.813%)  route 3.226ns (21.187%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.071ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.123ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.641    11.796    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.301    12.097 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.097    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.345 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/O[2]
                         net (fo=1, routed)           0.588    12.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_5
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.637 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.311    14.281    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.584 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.584    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.071     9.139    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081     9.220    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -5.364    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.326    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.828    -0.769    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.521    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121    -0.400    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588    -0.507    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855    -0.742    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075    -0.432    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.312    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.509    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.075    -0.434    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.082%)  route 0.239ns (62.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.555    -0.540    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/Q
                         net (fo=16, routed)          0.239    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[6]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.284    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.868%)  route 0.241ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.556    -0.539    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/Q
                         net (fo=16, routed)          0.241    -0.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[1]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.284    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.992%)  route 0.227ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.227    -0.152    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.283    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.559    -0.536    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y32         FDSE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.395 f  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087    -0.308    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/Pr_out
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/rst_clk_wiz_0_100M/U0/SEQ_n_4
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.825    -0.772    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.523    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.120    -0.403    design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.413%)  route 0.217ns (60.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y41         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.173    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.249    -0.471    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.316    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.305    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.496    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092    -0.404    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y25         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/Q
                         net (fo=32, routed)          0.260    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[15]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.286    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y25     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y25     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_arvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_awvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_rready_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.899ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.899ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.766ns (20.746%)  route 2.926ns (79.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.552     2.967    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.079    19.229    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.867    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 15.899    

Slack (MET) :             16.068ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.766ns (21.737%)  route 2.758ns (78.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.793     1.816    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.940 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8/O
                         net (fo=2, routed)           0.859     2.799    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.079    19.229    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    18.867    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 16.068    

Slack (MET) :             16.141ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.201%)  route 2.684ns (77.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.885     1.908    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.032 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9/O
                         net (fo=2, routed)           0.694     2.726    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.079    19.229    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.867    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 16.141    

Slack (MET) :             16.278ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.038%)  route 2.710ns (77.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.770     2.752    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.079    19.263    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233    19.030    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 16.278    

Slack (MET) :             16.327ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.856%)  route 2.739ns (78.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.799     2.781    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.079    19.175    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.067    19.108    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.108    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                 16.327    

Slack (MET) :             16.354ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.663%)  route 2.471ns (76.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.097     0.891    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20/O
                         net (fo=4, routed)           0.837     1.852    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.976 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5/O
                         net (fo=2, routed)           0.537     2.513    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.079    19.229    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    18.867    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 16.354    

Slack (MET) :             16.358ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.689%)  route 2.766ns (78.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.391     2.807    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.495    18.629    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.646    19.275    
                         clock uncertainty           -0.079    19.196    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.031    19.165    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.165    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 16.358    

Slack (MET) :             16.386ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.893%)  route 2.440ns (76.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.798     1.821    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.945 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7/O
                         net (fo=2, routed)           0.536     2.481    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.079    19.229    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    18.867    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.867    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 16.386    

Slack (MET) :             16.469ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.321%)  route 2.519ns (76.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.579     2.561    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.079    19.263    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -0.233    19.030    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.030    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.469    

Slack (MET) :             16.474ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.079ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.658     2.640    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.079    19.175    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.061    19.114    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.114    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 16.474    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.026%)  route 0.171ns (50.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.171    -0.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.387    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.153    -0.217    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.520    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.120    -0.400    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.373 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.200    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]_0[0]
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.416    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.046%)  route 0.236ns (55.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.236    -0.158    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11/O
                         net (fo=2, routed)           0.000    -0.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11_n_0
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.269    -0.501    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.381    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.640%)  route 0.240ns (56.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.240    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X32Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.402    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.800%)  route 0.203ns (52.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.203    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13/O
                         net (fo=2, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.826    -0.771    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.092    -0.443    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.725%)  route 0.320ns (63.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.124    -0.270    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16/O
                         net (fo=2, routed)           0.197    -0.028    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096    -0.335    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.202%)  route 0.253ns (54.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.253    -0.117    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.120    -0.403    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.866%)  route 0.238ns (56.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.238    -0.157    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.112 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3/O
                         net (fo=2, routed)           0.000    -0.112    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3_n_0
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.825    -0.772    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.536    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.092    -0.444    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.245    -0.124    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.236    -0.534    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.121    -0.413    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -6.388ns,  Total Violation     -102.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.118ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.388ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.236ns  (logic 12.729ns (78.399%)  route 3.507ns (21.601%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.872 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[2]
                         net (fo=1, routed)           0.411    15.283    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.313    15.596 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.596    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 -6.388    

Slack (VIOLATED) :        -6.331ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 12.825ns (79.027%)  route 3.404ns (20.973%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.978 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.307    15.285    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X32Y29         LUT3 (Prop_lut3_I2_O)        0.303    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.081     9.258    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.331    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 12.709ns (78.946%)  route 3.389ns (21.054%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.866 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.293    15.159    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.299    15.458 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.458    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.251    

Slack (VIOLATED) :        -6.225ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 12.598ns (78.567%)  route 3.437ns (21.433%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.774 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.315    15.089    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    15.395 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.395    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -6.225    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.616ns (78.609%)  route 3.433ns (21.391%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.795 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.311    15.106    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.303    15.409 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.409    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.072     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.081     9.221    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 12.500ns (78.409%)  route 3.442ns (21.591%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.683 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.320    15.003    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.302 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.302    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.029     9.168    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -6.134    

Slack (VIOLATED) :        -6.097ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 12.520ns (78.468%)  route 3.436ns (21.532%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.700 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.313    15.013    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.302    15.315 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.315    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.072     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079     9.219    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -6.097    

Slack (VIOLATED) :        -5.746ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 12.132ns (77.991%)  route 3.424ns (22.009%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    14.308 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.301    14.609    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    14.915 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.915    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -5.746    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 12.215ns (79.941%)  route 3.065ns (20.059%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.758    11.914    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.301    12.215 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.215    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.616 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.616    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.838 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.315    13.152    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    14.031 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.306    14.338    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.640 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.640    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.032     9.171    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.225ns  (logic 11.999ns (78.813%)  route 3.226ns (21.187%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.641    11.796    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.301    12.097 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.097    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.345 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/O[2]
                         net (fo=1, routed)           0.588    12.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_5
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.637 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.311    14.281    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.584 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.584    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081     9.220    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -5.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.326    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.828    -0.769    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.521    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121    -0.400    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588    -0.507    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855    -0.742    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075    -0.432    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.312    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.509    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.075    -0.434    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.434    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.082%)  route 0.239ns (62.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.555    -0.540    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/Q
                         net (fo=16, routed)          0.239    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[6]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.284    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.868%)  route 0.241ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.556    -0.539    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/Q
                         net (fo=16, routed)          0.241    -0.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[1]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.284    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.284    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.992%)  route 0.227ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.227    -0.152    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.283    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.283    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.559    -0.536    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y32         FDSE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.395 f  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087    -0.308    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/Pr_out
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/rst_clk_wiz_0_100M/U0/SEQ_n_4
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.825    -0.772    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.523    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.120    -0.403    design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.413%)  route 0.217ns (60.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y41         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.173    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.249    -0.471    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.316    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          0.316    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.305    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.496    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092    -0.404    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.404    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y25         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/Q
                         net (fo=32, routed)          0.260    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[15]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.286    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.286    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.144    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y3      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_2/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y5      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y8      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X1Y6      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_6/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y7      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X0Y4      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         10.000      6.637      RAMB36_X2Y4      design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y24     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y25     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X40Y25     design_1_i/keyboard_subordinate_0/U0/keyboard_subordinate_v1_0_S00_AXI_inst/Inst_keyboard/count_idle_reg[5]/C
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X30Y34     design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X38Y33     design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/POR_SRL_I/CLK
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_l_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_r_down_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/alt_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_arvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X31Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_awvalid_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y30     design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/axi_rready_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.188ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.898ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.766ns (20.746%)  route 2.926ns (79.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.552     2.967    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 15.898    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.766ns (21.737%)  route 2.758ns (78.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.793     1.816    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.940 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8/O
                         net (fo=2, routed)           0.859     2.799    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.201%)  route 2.684ns (77.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.885     1.908    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.032 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9/O
                         net (fo=2, routed)           0.694     2.726    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.038%)  route 2.710ns (77.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.770     2.752    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.080    19.262    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233    19.029    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.326ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.856%)  route 2.739ns (78.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.799     2.781    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.067    19.107    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                 16.326    

Slack (MET) :             16.352ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.663%)  route 2.471ns (76.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.097     0.891    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20/O
                         net (fo=4, routed)           0.837     1.852    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.976 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5/O
                         net (fo=2, routed)           0.537     2.513    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 16.352    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.689%)  route 2.766ns (78.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.391     2.807    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.495    18.629    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.646    19.275    
                         clock uncertainty           -0.080    19.195    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.031    19.164    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.384ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.893%)  route 2.440ns (76.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.798     1.821    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.945 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7/O
                         net (fo=2, routed)           0.536     2.481    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 16.384    

Slack (MET) :             16.468ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.321%)  route 2.519ns (76.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.579     2.561    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.080    19.262    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -0.233    19.029    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.468    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.658     2.640    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.061    19.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 16.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.188ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.026%)  route 0.171ns (50.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.171    -0.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.387    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.387    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.188    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.153    -0.217    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.520    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.120    -0.400    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.373 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.200    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]_0[0]
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.236    -0.537    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.416    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.416    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.046%)  route 0.236ns (55.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.236    -0.158    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11/O
                         net (fo=2, routed)           0.000    -0.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11_n_0
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.269    -0.501    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.381    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.640%)  route 0.240ns (56.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.240    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X32Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.402    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.402    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.800%)  route 0.203ns (52.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.203    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13/O
                         net (fo=2, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.826    -0.771    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.535    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.092    -0.443    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.443    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.725%)  route 0.320ns (63.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.124    -0.270    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16/O
                         net (fo=2, routed)           0.197    -0.028    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096    -0.335    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.335    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.202%)  route 0.253ns (54.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.253    -0.117    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.523    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.120    -0.403    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.403    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.330    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.866%)  route 0.238ns (56.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.238    -0.157    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.112 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3/O
                         net (fo=2, routed)           0.000    -0.112    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3_n_0
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.825    -0.772    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.536    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.092    -0.444    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.333ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.245    -0.124    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.236    -0.534    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.121    -0.413    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.413    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.333    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         20.000      18.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       20.000      193.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X36Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_sync_reg_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y18     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y17     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X33Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X32Y15     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X34Y16     design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 4.133ns (48.835%)  route 4.330ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.840     7.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.124     7.339 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.490     7.829    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_sig_13
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.529     8.663    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.199     8.766    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.323    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 4.133ns (49.019%)  route 4.298ns (50.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.805     7.180    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.304 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.493     7.797    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.535     8.669    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.199     8.772    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.329    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 4.009ns (49.321%)  route 4.119ns (50.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          4.119     7.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 4.009ns (49.272%)  route 4.127ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          4.127     7.502    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.266    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 4.133ns (50.594%)  route 4.036ns (49.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.546     6.921    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.045 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.490     7.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_sig_12
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.199     8.778    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.335    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 4.009ns (51.082%)  route 3.839ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          3.839     7.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 4.009ns (51.461%)  route 3.781ns (48.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.781     7.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.199     8.778    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.212    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 4.133ns (52.355%)  route 3.761ns (47.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.271     6.646    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.770 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.490     7.260    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_sig_14
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.537     8.671    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.331    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 4.009ns (51.667%)  route 3.750ns (48.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          3.750     7.125    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 4.009ns (51.475%)  route 3.779ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.779     7.154    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.538     8.672    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKBWRCLK
                         clock pessimism              0.302     8.974    
                         clock uncertainty           -0.199     8.775    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.260    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  1.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.725%)  route 0.293ns (30.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.718%)  route 0.293ns (30.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.646%)  route 0.294ns (30.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.597%)  route 0.294ns (30.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.592%)  route 0.294ns (30.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.536%)  route 0.295ns (30.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.521%)  route 0.295ns (30.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.674ns (68.378%)  route 0.312ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.541    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.199     0.018    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.201    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.674ns (68.280%)  route 0.313ns (31.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.313     0.542    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.199     0.018    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.201    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.674ns (66.520%)  route 0.339ns (33.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          0.339     0.568    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :           30  Failing Endpoints,  Worst Slack       -6.388ns,  Total Violation     -102.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.388ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.236ns  (logic 12.729ns (78.399%)  route 3.507ns (21.601%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.872 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[2]
                         net (fo=1, routed)           0.411    15.283    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.313    15.596 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.596    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 -6.388    

Slack (VIOLATED) :        -6.331ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 12.825ns (79.027%)  route 3.404ns (20.973%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.978 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.307    15.285    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X32Y29         LUT3 (Prop_lut3_I2_O)        0.303    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.081     9.258    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.331    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 12.709ns (78.946%)  route 3.389ns (21.054%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.866 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.293    15.159    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.299    15.458 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.458    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.251    

Slack (VIOLATED) :        -6.225ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 12.598ns (78.567%)  route 3.437ns (21.433%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.774 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.315    15.089    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    15.395 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.395    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -6.225    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.616ns (78.609%)  route 3.433ns (21.391%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.795 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.311    15.106    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.303    15.409 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.409    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.072     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.081     9.221    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 12.500ns (78.409%)  route 3.442ns (21.591%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.683 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.320    15.003    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.302 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.302    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.029     9.168    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -6.134    

Slack (VIOLATED) :        -6.097ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 12.520ns (78.468%)  route 3.436ns (21.532%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.700 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.313    15.013    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.302    15.315 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.315    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.072     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079     9.219    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -6.097    

Slack (VIOLATED) :        -5.746ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 12.132ns (77.991%)  route 3.424ns (22.009%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    14.308 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.301    14.609    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    14.915 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.915    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -5.746    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 12.215ns (79.941%)  route 3.065ns (20.059%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.758    11.914    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.301    12.215 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.215    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.616 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.616    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.838 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.315    13.152    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    14.031 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.306    14.338    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.640 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.640    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.032     9.171    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        15.225ns  (logic 11.999ns (78.813%)  route 3.226ns (21.187%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.641    11.796    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.301    12.097 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.097    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.345 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/O[2]
                         net (fo=1, routed)           0.588    12.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_5
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.637 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.311    14.281    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.584 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.584    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081     9.220    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -5.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.326    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.828    -0.769    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121    -0.328    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588    -0.507    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855    -0.742    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075    -0.360    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.312    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.072    -0.437    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.075    -0.362    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.082%)  route 0.239ns (62.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.555    -0.540    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/Q
                         net (fo=16, routed)          0.239    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[6]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.072    -0.396    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.868%)  route 0.241ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.556    -0.539    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/Q
                         net (fo=16, routed)          0.241    -0.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[1]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.072    -0.396    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.992%)  route 0.227ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.227    -0.152    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.072    -0.395    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.212    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.559    -0.536    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y32         FDSE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.395 f  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087    -0.308    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/Pr_out
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/rst_clk_wiz_0_100M/U0/SEQ_n_4
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.825    -0.772    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.120    -0.331    design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.413%)  route 0.217ns (60.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y41         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.173    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.249    -0.471    
                         clock uncertainty            0.072    -0.400    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.245    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.305    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.496    
                         clock uncertainty            0.072    -0.424    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092    -0.332    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y25         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/Q
                         net (fo=32, routed)          0.260    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[15]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.072    -0.395    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 4.133ns (48.835%)  route 4.330ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.840     7.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.124     7.339 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.490     7.829    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_sig_13
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.529     8.663    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.200     8.765    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.322    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 4.133ns (49.019%)  route 4.298ns (50.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.805     7.180    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.304 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.493     7.797    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.535     8.669    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.200     8.771    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.328    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 4.009ns (49.321%)  route 4.119ns (50.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          4.119     7.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 4.009ns (49.272%)  route 4.127ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          4.127     7.502    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.265    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 4.133ns (50.594%)  route 4.036ns (49.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.546     6.921    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.045 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.490     7.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_sig_12
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.200     8.777    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.334    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 4.009ns (51.082%)  route 3.839ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          3.839     7.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 4.009ns (51.461%)  route 3.781ns (48.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.781     7.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.200     8.777    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.211    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 4.133ns (52.355%)  route 3.761ns (47.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.271     6.646    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.770 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.490     7.260    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_sig_14
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.537     8.671    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.330    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 4.009ns (51.667%)  route 3.750ns (48.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          3.750     7.125    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 4.009ns (51.475%)  route 3.779ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.779     7.154    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.538     8.672    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKBWRCLK
                         clock pessimism              0.302     8.974    
                         clock uncertainty           -0.200     8.774    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.259    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.725%)  route 0.293ns (30.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.718%)  route 0.293ns (30.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.646%)  route 0.294ns (30.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.597%)  route 0.294ns (30.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.592%)  route 0.294ns (30.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.536%)  route 0.295ns (30.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.521%)  route 0.295ns (30.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.674ns (68.378%)  route 0.312ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.541    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.200     0.019    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.202    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.674ns (68.280%)  route 0.313ns (31.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.313     0.542    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.200     0.019    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.202    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.674ns (66.520%)  route 0.339ns (33.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          0.339     0.568    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       15.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.898ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.766ns (20.746%)  route 2.926ns (79.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.552     2.967    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 15.898    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.766ns (21.737%)  route 2.758ns (78.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.793     1.816    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.940 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8/O
                         net (fo=2, routed)           0.859     2.799    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.201%)  route 2.684ns (77.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.885     1.908    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.032 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9/O
                         net (fo=2, routed)           0.694     2.726    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.038%)  route 2.710ns (77.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.770     2.752    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.080    19.262    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233    19.029    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.326ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.856%)  route 2.739ns (78.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.799     2.781    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.067    19.107    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                 16.326    

Slack (MET) :             16.352ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.663%)  route 2.471ns (76.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.097     0.891    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20/O
                         net (fo=4, routed)           0.837     1.852    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.976 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5/O
                         net (fo=2, routed)           0.537     2.513    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 16.352    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.689%)  route 2.766ns (78.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.391     2.807    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.495    18.629    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.646    19.275    
                         clock uncertainty           -0.080    19.195    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.031    19.164    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.384ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.893%)  route 2.440ns (76.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.798     1.821    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.945 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7/O
                         net (fo=2, routed)           0.536     2.481    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 16.384    

Slack (MET) :             16.468ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.321%)  route 2.519ns (76.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.579     2.561    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.080    19.262    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -0.233    19.029    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.468    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.658     2.640    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.061    19.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 16.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.026%)  route 0.171ns (50.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.171    -0.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
                         clock uncertainty            0.080    -0.351    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.307    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.153    -0.217    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.080    -0.440    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.120    -0.320    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.373 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.200    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]_0[0]
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.336    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.046%)  route 0.236ns (55.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.236    -0.158    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11/O
                         net (fo=2, routed)           0.000    -0.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11_n_0
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.269    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.301    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.640%)  route 0.240ns (56.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.240    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X32Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.322    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.800%)  route 0.203ns (52.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.203    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13/O
                         net (fo=2, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.826    -0.771    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.080    -0.455    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.725%)  route 0.320ns (63.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.124    -0.270    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16/O
                         net (fo=2, routed)           0.197    -0.028    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
                         clock uncertainty            0.080    -0.351    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096    -0.255    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.202%)  route 0.253ns (54.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.253    -0.117    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.120    -0.323    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.866%)  route 0.238ns (56.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.238    -0.157    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.112 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3/O
                         net (fo=2, routed)           0.000    -0.112    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3_n_0
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.825    -0.772    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.536    
                         clock uncertainty            0.080    -0.456    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.245    -0.124    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.080    -0.454    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.121    -0.333    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.253    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           30  Failing Endpoints,  Worst Slack       -6.388ns,  Total Violation     -102.394ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.388ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.236ns  (logic 12.729ns (78.399%)  route 3.507ns (21.601%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    14.872 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/CO[2]
                         net (fo=1, routed)           0.411    15.283    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[29]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.313    15.596 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[30]_i_1/O
                         net (fo=1, routed)           0.000    15.596    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[30]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[30]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.596    
  -------------------------------------------------------------------
                         slack                                 -6.388    

Slack (VIOLATED) :        -6.331ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.229ns  (logic 12.825ns (79.027%)  route 3.404ns (20.973%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.978 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.307    15.285    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[28]
    SLICE_X32Y29         LUT3 (Prop_lut3_I2_O)        0.303    15.588 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000    15.588    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X32Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X32Y29         FDRE (Setup_fdre_C_D)        0.081     9.258    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                          9.258    
                         arrival time                         -15.588    
  -------------------------------------------------------------------
                         slack                                 -6.331    

Slack (VIOLATED) :        -6.251ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.098ns  (logic 12.709ns (78.946%)  route 3.389ns (21.054%))
  Logic Levels:           12  (CARRY4=6 DSP48E1=2 LUT1=1 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.374ns = ( 8.626 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    13.127 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000    13.127    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_0
    SLICE_X31Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.366 f  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5/O[2]
                         net (fo=2, routed)           0.576    13.941    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__5_n_5
    SLICE_X33Y27         LUT1 (Prop_lut1_I0_O)        0.302    14.243 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1/O
                         net (fo=1, routed)           0.000    14.243    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_i_1_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    14.644 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000    14.644    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1_n_0
    SLICE_X33Y28         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.866 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__2/O[0]
                         net (fo=1, routed)           0.293    15.159    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X33Y29         LUT3 (Prop_lut3_I2_O)        0.299    15.458 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000    15.458    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.492     8.626    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X33Y29         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism              0.622     9.248    
                         clock uncertainty           -0.072     9.177    
    SLICE_X33Y29         FDRE (Setup_fdre_C_D)        0.031     9.208    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                          9.208    
                         arrival time                         -15.458    
  -------------------------------------------------------------------
                         slack                                 -6.251    

Slack (VIOLATED) :        -6.225ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.035ns  (logic 12.598ns (78.567%)  route 3.437ns (21.433%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    14.774 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.315    15.089    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[26]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    15.395 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[27]_i_1/O
                         net (fo=1, routed)           0.000    15.395    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[27]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[27]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -15.395    
  -------------------------------------------------------------------
                         slack                                 -6.225    

Slack (VIOLATED) :        -6.188ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        16.049ns  (logic 12.616ns (78.609%)  route 3.433ns (21.391%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    14.795 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.311    15.106    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[24]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.303    15.409 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[25]_i_1/O
                         net (fo=1, routed)           0.000    15.409    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[25]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.072     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.081     9.221    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[25]
  -------------------------------------------------------------------
                         required time                          9.221    
                         arrival time                         -15.409    
  -------------------------------------------------------------------
                         slack                                 -6.188    

Slack (VIOLATED) :        -6.134ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.942ns  (logic 12.500ns (78.409%)  route 3.442ns (21.591%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    14.683 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.320    15.003    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[23]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.299    15.302 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[24]_i_1/O
                         net (fo=1, routed)           0.000    15.302    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[24]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.029     9.168    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[24]
  -------------------------------------------------------------------
                         required time                          9.168    
                         arrival time                         -15.302    
  -------------------------------------------------------------------
                         slack                                 -6.134    

Slack (VIOLATED) :        -6.097ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 12.520ns (78.468%)  route 3.436ns (21.532%))
  Logic Levels:           10  (CARRY4=5 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.377ns = ( 8.623 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    14.461 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000    14.461    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0_n_0
    SLICE_X33Y27         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.700 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__1/O[2]
                         net (fo=1, routed)           0.313    15.013    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[25]
    SLICE_X34Y27         LUT3 (Prop_lut3_I2_O)        0.302    15.315 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[26]_i_1/O
                         net (fo=1, routed)           0.000    15.315    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[26]
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.489     8.623    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y27         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]/C
                         clock pessimism              0.588     9.211    
                         clock uncertainty           -0.072     9.140    
    SLICE_X34Y27         FDRE (Setup_fdre_C_D)        0.079     9.219    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[26]
  -------------------------------------------------------------------
                         required time                          9.219    
                         arrival time                         -15.315    
  -------------------------------------------------------------------
                         slack                                 -6.097    

Slack (VIOLATED) :        -5.746ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.556ns  (logic 12.132ns (77.991%)  route 3.424ns (22.009%))
  Logic Levels:           9  (CARRY4=4 DSP48E1=2 LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[1])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[1]
                         net (fo=2, routed)           0.763    10.701    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_104
    SLICE_X32Y25         LUT2 (Prop_lut2_I0_O)        0.124    10.825 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2/O
                         net (fo=1, routed)           0.000    10.825    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_i_2_n_0
    SLICE_X32Y25         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    11.205 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/CO[3]
                         net (fo=1, routed)           0.000    11.205    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_0
    SLICE_X32Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.528 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0/O[1]
                         net (fo=3, routed)           0.743    12.271    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry__0_n_6
    SLICE_X31Y26         LUT4 (Prop_lut4_I3_O)        0.306    12.577 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7/O
                         net (fo=1, routed)           0.000    12.577    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_i_7_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.157 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[2]
                         net (fo=1, routed)           0.601    13.758    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_5
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.550    14.308 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.301    14.609    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[22]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.306    14.915 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[23]_i_1/O
                         net (fo=1, routed)           0.000    14.915    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[23]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.031     9.170    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[23]
  -------------------------------------------------------------------
                         required time                          9.170    
                         arrival time                         -14.915    
  -------------------------------------------------------------------
                         slack                                 -5.746    

Slack (VIOLATED) :        -5.469ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.280ns  (logic 12.215ns (79.941%)  route 3.065ns (20.059%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.758    11.914    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I0_O)        0.301    12.215 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5/O
                         net (fo=1, routed)           0.000    12.215    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_5_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.616 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.616    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_0
    SLICE_X31Y26         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.838 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4/O[0]
                         net (fo=1, routed)           0.315    13.152    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__4_n_7
    SLICE_X33Y26         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.879    14.031 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.306    14.338    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X35Y26         LUT3 (Prop_lut3_I2_O)        0.302    14.640 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000    14.640    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X35Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X35Y26         FDRE (Setup_fdre_C_D)        0.032     9.171    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                          9.171    
                         arrival time                         -14.640    
  -------------------------------------------------------------------
                         slack                                 -5.469    

Slack (VIOLATED) :        -5.365ns  (required time - arrival time)
  Source:                 design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        15.225ns  (logic 11.999ns (78.813%)  route 3.226ns (21.187%))
  Logic Levels:           8  (CARRY4=4 DSP48E1=2 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.378ns = ( 8.622 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.640ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.753    -0.640    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/m00_axi_aclk
    DSP48_X1Y11          DSP48E1                                      r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y11          DSP48E1 (Prop_dsp48e1_CLK_P[16])
                                                      4.009     3.369 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4/P[16]
                         net (fo=1, routed)           0.959     4.328    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R4_n_89
    DSP48_X1Y9           DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.036     8.364 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0/PCOUT[47]
                         net (fo=1, routed)           0.056     8.419    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__0_n_106
    DSP48_X1Y10          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     9.937 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1/P[0]
                         net (fo=2, routed)           0.671    10.609    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3__1_n_105
    SLICE_X32Y25         CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.547    11.156 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry/O[2]
                         net (fo=3, routed)           0.641    11.796    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R3_carry_n_5
    SLICE_X31Y25         LUT4 (Prop_lut4_I3_O)        0.301    12.097 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6/O
                         net (fo=1, routed)           0.000    12.097    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_i_6_n_0
    SLICE_X31Y25         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.248    12.345 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3/O[2]
                         net (fo=1, routed)           0.588    12.934    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/R1__0_carry__3_n_5
    SLICE_X33Y25         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.703    13.637 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000    13.637    design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry_n_0
    SLICE_X33Y26         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    13.971 r  design_1_i/videomemlab_master_0/U0/videomemlab_master_v1_0_M00_AXI_inst/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.311    14.281    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[20]
    SLICE_X34Y26         LUT3 (Prop_lut3_I2_O)        0.303    14.584 r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[21]_i_1/O
                         net (fo=1, routed)           0.000    14.584    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[21]
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.488     8.622    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X34Y26         FDRE                                         r  design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]/C
                         clock pessimism              0.588     9.210    
                         clock uncertainty           -0.072     9.139    
    SLICE_X34Y26         FDRE (Setup_fdre_C_D)        0.081     9.220    design_1_i/videomemlab_master_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[21]
  -------------------------------------------------------------------
                         required time                          9.220    
                         arrival time                         -14.584    
  -------------------------------------------------------------------
                         slack                                 -5.365    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.561    -0.534    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X33Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.393 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.066    -0.326    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X32Y35         LUT5 (Prop_lut5_I1_O)        0.045    -0.281 r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.281    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.828    -0.769    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X32Y35         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.521    
                         clock uncertainty            0.072    -0.449    
    SLICE_X32Y35         FDRE (Hold_fdre_C_D)         0.121    -0.328    design_1_i/rst_clk_wiz_0_100M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.281    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.742ns
    Source Clock Delay      (SCD):    -0.507ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.588    -0.507    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141    -0.366 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.310    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/s_level_out_d1_cdc_to
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.855    -0.742    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/slowest_sync_clk
    SLICE_X37Y34         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.507    
                         clock uncertainty            0.072    -0.435    
    SLICE_X37Y34         FDRE (Hold_fdre_C_D)         0.075    -0.360    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_HIGH_EXT.ACT_HI_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.235ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/Q
                         net (fo=1, routed)           0.056    -0.312    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/s_level_out_d1_cdc_to
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2/C
                         clock pessimism              0.235    -0.509    
                         clock uncertainty            0.072    -0.437    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.075    -0.362    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_s_level_out_d2
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.312    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.141ns (37.082%)  route 0.239ns (62.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.540ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.555    -0.540    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y22         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.399 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[6]/Q
                         net (fo=16, routed)          0.239    -0.159    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[6]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.072    -0.396    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183    -0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.159    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.141ns (36.868%)  route 0.241ns (63.132%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.737ns
    Source Clock Delay      (SCD):    -0.539ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.556    -0.539    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X29Y20         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141    -0.398 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[1]/Q
                         net (fo=16, routed)          0.241    -0.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[1]
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.860    -0.737    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2/CLKARDCLK
                         clock pessimism              0.269    -0.467    
                         clock uncertainty            0.072    -0.396    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[1])
                                                      0.183    -0.213    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_2
  -------------------------------------------------------------------
                         required time                          0.213    
                         arrival time                          -0.156    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.164ns (41.992%)  route 0.227ns (58.008%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X32Y24         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.164    -0.379 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[9]/Q
                         net (fo=16, routed)          0.227    -0.152    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[9]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.072    -0.395    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183    -0.212    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.212    
                         arrival time                          -0.152    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.559    -0.536    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/slowest_sync_clk
    SLICE_X31Y32         FDSE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y32         FDSE (Prop_fdse_C_Q)         0.141    -0.395 f  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/pr_reg/Q
                         net (fo=2, routed)           0.087    -0.308    design_1_i/rst_clk_wiz_0_100M/U0/SEQ/Pr_out
    SLICE_X30Y32         LUT1 (Prop_lut1_I0_O)        0.045    -0.263 r  design_1_i/rst_clk_wiz_0_100M/U0/SEQ/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_i_1/O
                         net (fo=1, routed)           0.000    -0.263    design_1_i/rst_clk_wiz_0_100M/U0/SEQ_n_4
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.825    -0.772    design_1_i/rst_clk_wiz_0_100M/U0/slowest_sync_clk
    SLICE_X30Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                         clock pessimism              0.249    -0.523    
                         clock uncertainty            0.072    -0.451    
    SLICE_X30Y32         FDRE (Hold_fdre_C_D)         0.120    -0.331    design_1_i/rst_clk_wiz_0_100M/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.263    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.141ns (39.413%)  route 0.217ns (60.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.249ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.564    -0.531    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y41         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.390 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_data_reg[7]/Q
                         net (fo=2, routed)           0.217    -0.173    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7_1[7]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.876    -0.721    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKARDCLK
                         clock pessimism              0.249    -0.471    
                         clock uncertainty            0.072    -0.400    
    RAMB36_X2Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.155    -0.245    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          0.245    
                         arrival time                          -0.173    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.186ns (74.680%)  route 0.063ns (25.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.744ns
    Source Clock Delay      (SCD):    -0.509ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.586    -0.509    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X36Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.368 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/AUX_LPF[2].asr_lpf_reg[2]/Q
                         net (fo=2, routed)           0.063    -0.305    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/p_1_in
    SLICE_X37Y32         LUT5 (Prop_lut5_I1_O)        0.045    -0.260 r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX/lpf_asr_i_1/O
                         net (fo=1, routed)           0.000    -0.260    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/ACTIVE_LOW_AUX.ACT_LO_AUX_n_0
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.853    -0.744    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/slowest_sync_clk
    SLICE_X37Y32         FDRE                                         r  design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg/C
                         clock pessimism              0.248    -0.496    
                         clock uncertainty            0.072    -0.424    
    SLICE_X37Y32         FDRE (Hold_fdre_C_D)         0.092    -0.332    design_1_i/rst_clk_wiz_0_50M/U0/EXT_LPF/lpf_asr_reg
  -------------------------------------------------------------------
                         required time                          0.332    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.141ns (35.199%)  route 0.260ns (64.801%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.736ns
    Source Clock Delay      (SCD):    -0.543ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.552    -0.543    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X33Y25         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.402 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/bram_address_reg[15]/Q
                         net (fo=32, routed)          0.260    -0.142    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/Q[15]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.861    -0.736    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKARDCLK
                         clock pessimism              0.269    -0.466    
                         clock uncertainty            0.072    -0.395    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                      0.180    -0.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                          0.215    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.072    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.494ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.315ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 4.133ns (48.835%)  route 4.330ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.840     7.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.124     7.339 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.490     7.829    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_sig_13
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.529     8.663    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.199     8.766    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.323    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.323    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.532ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 4.133ns (49.019%)  route 4.298ns (50.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.805     7.180    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.304 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.493     7.797    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.535     8.669    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.199     8.772    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.329    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                          8.329    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.721ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 4.009ns (49.321%)  route 4.119ns (50.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          4.119     7.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.721    

Slack (MET) :             0.764ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 4.009ns (49.272%)  route 4.127ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          4.127     7.502    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.266    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.266    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.800ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 4.133ns (50.594%)  route 4.036ns (49.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.546     6.921    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.045 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.490     7.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_sig_12
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.199     8.778    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.335    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.335    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  0.800    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 4.009ns (51.082%)  route 3.839ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          3.839     7.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.056ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 4.009ns (51.461%)  route 3.781ns (48.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.781     7.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.199     8.778    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.212    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.212    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.056    

Slack (MET) :             1.071ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 4.133ns (52.355%)  route 3.761ns (47.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.271     6.646    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.770 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.490     7.260    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_sig_14
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.537     8.671    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.199     8.774    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.331    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          8.331    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  1.071    

Slack (MET) :             1.090ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 4.009ns (51.667%)  route 3.750ns (48.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          3.750     7.125    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.199     8.781    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.215    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.090    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 4.009ns (51.475%)  route 3.779ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.779     7.154    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.538     8.672    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKBWRCLK
                         clock pessimism              0.302     8.974    
                         clock uncertainty           -0.199     8.775    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.260    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.260    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  1.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.725%)  route 0.293ns (30.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.718%)  route 0.293ns (30.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.646%)  route 0.294ns (30.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.597%)  route 0.294ns (30.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.592%)  route 0.294ns (30.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.536%)  route 0.295ns (30.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.521%)  route 0.295ns (30.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.339ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.674ns (68.378%)  route 0.312ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.541    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.199     0.018    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.201    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.339    

Slack (MET) :             0.341ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.674ns (68.280%)  route 0.313ns (31.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.313     0.542    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.199     0.018    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.201    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.201    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.674ns (66.520%)  route 0.339ns (33.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.199ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.141ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          0.339     0.568    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.199     0.023    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.206    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.206    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.362    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        0.493ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.314ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.463ns  (logic 4.133ns (48.835%)  route 4.330ns (51.165%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.337ns = ( 8.663 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.840     7.215    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y27          LUT1 (Prop_lut1_I0_O)        0.124     7.339 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_gate_33/O
                         net (fo=1, routed)           0.490     7.829    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4_ENBWREN_cooolgate_en_sig_13
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.529     8.663    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y5          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4/CLKBWRCLK
                         clock pessimism              0.302     8.965    
                         clock uncertainty           -0.200     8.765    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.322    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_4
  -------------------------------------------------------------------
                         required time                          8.322    
                         arrival time                          -7.829    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 4.133ns (49.019%)  route 4.298ns (50.981%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.395ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 8.669 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.805     7.180    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X35Y37         LUT1 (Prop_lut1_I0_O)        0.124     7.304 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_gate_39/O
                         net (fo=1, routed)           0.493     7.797    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7_ENBWREN_cooolgate_en_sig_16
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.535     8.669    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7/CLKBWRCLK
                         clock pessimism              0.302     8.971    
                         clock uncertainty           -0.200     8.771    
    RAMB36_X2Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.328    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_7
  -------------------------------------------------------------------
                         required time                          8.328    
                         arrival time                          -7.797    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.720ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.128ns  (logic 4.009ns (49.321%)  route 4.119ns (50.679%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          4.119     7.494    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.494    
  -------------------------------------------------------------------
                         slack                                  0.720    

Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.136ns  (logic 4.009ns (49.272%)  route 4.127ns (50.728%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          4.127     7.502    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.265    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.265    
                         arrival time                          -7.502    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.799ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        8.169ns  (logic 4.133ns (50.594%)  route 4.036ns (49.406%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.546     6.921    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X6Y37          LUT1 (Prop_lut1_I0_O)        0.124     7.045 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           0.490     7.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3_ENBWREN_cooolgate_en_sig_12
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.200     8.777    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.334    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.334    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                  0.799    

Slack (MET) :             1.000ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.848ns  (logic 4.009ns (51.082%)  route 3.839ns (48.918%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          3.839     7.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                     -0.566     8.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.214    
  -------------------------------------------------------------------
                         slack                                  1.000    

Slack (MET) :             1.055ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.790ns  (logic 4.009ns (51.461%)  route 3.781ns (48.539%))
  Logic Levels:           0  
  Clock Path Skew:        -0.389ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.325ns = ( 8.675 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[3])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[3]
                         net (fo=16, routed)          3.781     7.156    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[3]
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/ADDRBWRADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.541     8.675    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y7          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3/CLKBWRCLK
                         clock pessimism              0.302     8.977    
                         clock uncertainty           -0.200     8.777    
    RAMB36_X0Y7          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[3])
                                                     -0.566     8.211    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_3
  -------------------------------------------------------------------
                         required time                          8.211    
                         arrival time                          -7.156    
  -------------------------------------------------------------------
                         slack                                  1.055    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.894ns  (logic 4.133ns (52.355%)  route 3.761ns (47.645%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 8.671 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.271     6.646    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    SLICE_X26Y42         LUT1 (Prop_lut1_I0_O)        0.124     6.770 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_gate_35/O
                         net (fo=1, routed)           0.490     7.260    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5_ENBWREN_cooolgate_en_sig_14
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.537     8.671    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X1Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5/CLKBWRCLK
                         clock pessimism              0.302     8.973    
                         clock uncertainty           -0.200     8.773    
    RAMB36_X1Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443     8.330    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_5
  -------------------------------------------------------------------
                         required time                          8.330    
                         arrival time                          -7.260    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.089ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.759ns  (logic 4.009ns (51.667%)  route 3.750ns (48.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.386ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.322ns = ( 8.678 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          3.750     7.125    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.544     8.678    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X0Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3/CLKBWRCLK
                         clock pessimism              0.302     8.980    
                         clock uncertainty           -0.200     8.780    
    RAMB36_X0Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                     -0.566     8.214    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_3
  -------------------------------------------------------------------
                         required time                          8.214    
                         arrival time                          -7.125    
  -------------------------------------------------------------------
                         slack                                  1.089    

Slack (MET) :             1.105ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@10.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        7.788ns  (logic 4.009ns (51.475%)  route 3.779ns (48.525%))
  Logic Levels:           0  
  Clock Path Skew:        -0.392ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 8.672 - 10.000 ) 
    Source Clock Delay      (SCD):    -0.634ns
    Clock Pessimism Removal (CPR):    0.302ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.759    -0.634    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[15])
                                                      4.009     3.375 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[15]
                         net (fo=24, routed)          3.779     7.154    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[15]
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/ADDRBWRADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    10.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    12.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105     5.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599     7.043    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     7.134 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         1.538     8.672    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y8          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7/CLKBWRCLK
                         clock pessimism              0.302     8.974    
                         clock uncertainty           -0.200     8.774    
    RAMB36_X2Y8          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ADDRBWRADDR[15])
                                                     -0.515     8.259    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_7
  -------------------------------------------------------------------
                         required time                          8.259    
                         arrival time                          -7.154    
  -------------------------------------------------------------------
                         slack                                  1.105    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.725%)  route 0.293ns (30.275%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[9])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[9]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[9]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[9])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.967ns  (logic 0.674ns (69.718%)  route 0.293ns (30.282%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[1])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[1]
                         net (fo=16, routed)          0.293     0.522    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[1]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[1])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.522    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.315ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.646%)  route 0.294ns (30.354%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[2])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[2]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[2]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[2])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.315    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.597%)  route 0.294ns (30.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[11])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[11]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[11]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[11])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.674ns (69.592%)  route 0.294ns (30.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[4])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[4]
                         net (fo=16, routed)          0.294     0.523    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[4]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[4])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.523    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.536%)  route 0.295ns (30.464%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[0])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[0]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[0]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[0])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.317ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.969ns  (logic 0.674ns (69.521%)  route 0.295ns (30.479%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[14])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[14]
                         net (fo=16, routed)          0.295     0.524    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[14]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[14])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.524    
  -------------------------------------------------------------------
                         slack                                  0.317    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.986ns  (logic 0.674ns (68.378%)  route 0.312ns (31.622%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[13])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[13]
                         net (fo=16, routed)          0.312     0.541    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[13]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.200     0.019    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[13])
                                                      0.183     0.202    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.541    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.987ns  (logic 0.674ns (68.280%)  route 0.313ns (31.720%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.733ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[12])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[12]
                         net (fo=16, routed)          0.313     0.542    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[12]
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/ADDRBWRADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.864    -0.733    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y4          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1/CLKBWRCLK
                         clock pessimism              0.552    -0.181    
                         clock uncertainty            0.200     0.019    
    RAMB36_X2Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[12])
                                                      0.183     0.202    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_1_1
  -------------------------------------------------------------------
                         required time                         -0.202    
                         arrival time                           0.542    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        1.013ns  (logic 0.674ns (66.520%)  route 0.339ns (33.480%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.445ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.200ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.649    -0.445    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y6           DSP48E1 (Prop_dsp48e1_CLK_P[6])
                                                      0.674     0.229 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/P[6]
                         net (fo=16, routed)          0.339     0.568    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/P[6]
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=368, routed)         0.869    -0.728    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/s00_axi_aclk
    RAMB36_X2Y3          RAMB36E1                                     r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1/CLKBWRCLK
                         clock pessimism              0.552    -0.176    
                         clock uncertainty            0.200     0.024    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.183     0.207    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_bram_0/ram_reg_0_1
  -------------------------------------------------------------------
                         required time                         -0.207    
                         arrival time                           0.568    
  -------------------------------------------------------------------
                         slack                                  0.361    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0_1
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       15.898ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             15.898ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.692ns  (logic 0.766ns (20.746%)  route 2.926ns (79.254%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.552     2.967    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[1])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.967    
  -------------------------------------------------------------------
                         slack                                 15.898    

Slack (MET) :             16.066ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 0.766ns (21.737%)  route 2.758ns (78.263%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.793     1.816    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.940 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8/O
                         net (fo=2, routed)           0.859     2.799    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_8_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[3])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.799    
  -------------------------------------------------------------------
                         slack                                 16.066    

Slack (MET) :             16.140ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.450ns  (logic 0.766ns (22.201%)  route 2.684ns (77.799%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.885     1.908    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.032 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9/O
                         net (fo=2, routed)           0.694     2.726    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_9_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[2])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.726    
  -------------------------------------------------------------------
                         slack                                 16.140    

Slack (MET) :             16.277ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 0.766ns (22.038%)  route 2.710ns (77.962%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.770     2.752    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.080    19.262    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[6])
                                                     -0.233    19.029    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -2.752    
  -------------------------------------------------------------------
                         slack                                 16.277    

Slack (MET) :             16.326ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.505ns  (logic 0.766ns (21.856%)  route 2.739ns (78.144%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.799     2.781    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.067    19.107    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         19.107    
                         arrival time                          -2.781    
  -------------------------------------------------------------------
                         slack                                 16.326    

Slack (MET) :             16.352ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.237ns  (logic 0.766ns (23.663%)  route 2.471ns (76.337%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]/Q
                         net (fo=5, routed)           1.097     0.891    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[5]
    SLICE_X34Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.015 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20/O
                         net (fo=4, routed)           0.837     1.852    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_20_n_0
    SLICE_X33Y17         LUT6 (Prop_lut6_I0_O)        0.124     1.976 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5/O
                         net (fo=2, routed)           0.537     2.513    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_5_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[6])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.513    
  -------------------------------------------------------------------
                         slack                                 16.352    

Slack (MET) :             16.357ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 0.766ns (21.689%)  route 2.766ns (78.311%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.371ns = ( 18.629 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.646ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           1.269     2.292    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X34Y17         LUT6 (Prop_lut6_I2_O)        0.124     2.416 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10/O
                         net (fo=2, routed)           0.391     2.807    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_10_n_0
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.495    18.629    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]/C
                         clock pessimism              0.646    19.275    
                         clock uncertainty           -0.080    19.195    
    SLICE_X34Y17         FDRE (Setup_fdre_C_D)       -0.031    19.164    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         19.164    
                         arrival time                          -2.807    
  -------------------------------------------------------------------
                         slack                                 16.357    

Slack (MET) :             16.384ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.206ns  (logic 0.766ns (23.893%)  route 2.440ns (76.107%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.725ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.668    -0.725    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y17         FDRE (Prop_fdre_C_Q)         0.518    -0.207 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]/Q
                         net (fo=8, routed)           1.106     0.899    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[2]
    SLICE_X34Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.023 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21/O
                         net (fo=8, routed)           0.798     1.821    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_21_n_0
    SLICE_X35Y16         LUT6 (Prop_lut6_I2_O)        0.124     1.945 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7/O
                         net (fo=2, routed)           0.536     2.481    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_7_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/A[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.588    19.308    
                         clock uncertainty           -0.080    19.228    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_A[4])
                                                     -0.362    18.866    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         18.866    
                         arrival time                          -2.481    
  -------------------------------------------------------------------
                         slack                                 16.384    

Slack (MET) :             16.468ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.285ns  (logic 0.766ns (23.321%)  route 2.519ns (76.679%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.280ns = ( 18.720 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.622ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT3 (Prop_lut3_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14/O
                         net (fo=2, routed)           0.579     2.561    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_14_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.586    18.720    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.622    19.342    
                         clock uncertainty           -0.080    19.262    
    DSP48_X1Y6           DSP48E1 (Setup_dsp48e1_CLK_C[4])
                                                     -0.233    19.029    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                         19.029    
                         arrival time                          -2.561    
  -------------------------------------------------------------------
                         slack                                 16.468    

Slack (MET) :             16.473ns  (required time - arrival time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@20.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        3.364ns  (logic 0.766ns (22.773%)  route 2.598ns (77.227%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.370ns = ( 18.630 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.724ns
    Clock Pessimism Removal (CPR):    0.624ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.742    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.254 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.494    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.393 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.669    -0.724    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.518    -0.206 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]/Q
                         net (fo=4, routed)           0.906     0.700    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[5]
    SLICE_X32Y17         LUT6 (Prop_lut6_I0_O)        0.124     0.824 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27/O
                         net (fo=4, routed)           1.034     1.858    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_27_n_0
    SLICE_X33Y16         LUT6 (Prop_lut6_I0_O)        0.124     1.982 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12/O
                         net (fo=2, routed)           0.658     2.640    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_12_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.387    21.387 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.549    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105    15.444 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599    17.043    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    17.134 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          1.496    18.630    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]/C
                         clock pessimism              0.624    19.254    
                         clock uncertainty           -0.080    19.174    
    SLICE_X33Y16         FDRE (Setup_fdre_C_D)       -0.061    19.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         19.113    
                         arrival time                          -2.640    
  -------------------------------------------------------------------
                         slack                                 16.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.164ns (49.026%)  route 0.171ns (50.974%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.171    -0.199    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CEC
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
                         clock uncertainty            0.080    -0.351    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_CEC)
                                                      0.044    -0.307    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.199    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.209ns (57.686%)  route 0.153ns (42.314%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]/Q
                         net (fo=5, routed)           0.153    -0.217    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[4]
    SLICE_X32Y15         LUT6 (Prop_lut6_I1_O)        0.045    -0.172 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.172    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.080    -0.440    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.120    -0.320    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                          -0.172    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.209ns (54.778%)  route 0.173ns (45.222%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.537ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.558    -0.537    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164    -0.373 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/Q
                         net (fo=10, routed)          0.173    -0.200    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]_0[0]
    SLICE_X32Y18         LUT6 (Prop_lut6_I0_O)        0.045    -0.155 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.155    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[0]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]/C
                         clock pessimism              0.236    -0.537    
                         clock uncertainty            0.080    -0.457    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.336    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.336    
                         arrival time                          -0.155    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.186ns (44.046%)  route 0.236ns (55.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.269ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]/Q
                         net (fo=11, routed)          0.236    -0.158    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[9]
    SLICE_X34Y16         LUT6 (Prop_lut6_I5_O)        0.045    -0.113 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11/O
                         net (fo=2, routed)           0.000    -0.113    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_11_n_0
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X34Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]/C
                         clock pessimism              0.269    -0.501    
                         clock uncertainty            0.080    -0.421    
    SLICE_X34Y16         FDRE (Hold_fdre_C_D)         0.120    -0.301    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          0.301    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.186ns (43.640%)  route 0.240ns (56.360%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]/Q
                         net (fo=13, routed)          0.240    -0.153    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[7]
    SLICE_X32Y18         LUT6 (Prop_lut6_I4_O)        0.045    -0.108 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.108    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[2]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.121    -0.322    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.322    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.800%)  route 0.203ns (52.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.771ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.203    -0.190    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X33Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.145 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13/O
                         net (fo=2, routed)           0.000    -0.145    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_13_n_0
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.826    -0.771    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.535    
                         clock uncertainty            0.080    -0.455    
    SLICE_X33Y16         FDRE (Hold_fdre_C_D)         0.092    -0.363    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.145    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.186ns (36.725%)  route 0.320ns (63.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.682ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y16         FDRE (Prop_fdre_C_Q)         0.141    -0.394 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]/Q
                         net (fo=12, routed)          0.124    -0.270    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[8]
    SLICE_X32Y16         LUT6 (Prop_lut6_I3_O)        0.045    -0.225 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16/O
                         net (fo=2, routed)           0.197    -0.028    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_16_n_0
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/C[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.916    -0.682    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    DSP48_X1Y6           DSP48E1                                      r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address/CLK
                         clock pessimism              0.250    -0.431    
                         clock uncertainty            0.080    -0.351    
    DSP48_X1Y6           DSP48E1 (Hold_dsp48e1_CLK_C[2])
                                                      0.096    -0.255    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address
  -------------------------------------------------------------------
                         required time                          0.255    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.209ns (45.202%)  route 0.253ns (54.798%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.535ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.560    -0.535    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y16         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDRE (Prop_fdre_C_Q)         0.164    -0.371 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.253    -0.117    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[6]
    SLICE_X32Y18         LUT6 (Prop_lut6_I1_O)        0.045    -0.072 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.072    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg[1]_i_1_n_0
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.824    -0.773    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y18         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]/C
                         clock pessimism              0.250    -0.523    
                         clock uncertainty            0.080    -0.443    
    SLICE_X32Y18         FDRE (Hold_fdre_C_D)         0.120    -0.323    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/h_count_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                          -0.072    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.186ns (43.866%)  route 0.238ns (56.134%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.772ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.559    -0.536    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y17         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]/Q
                         net (fo=12, routed)          0.238    -0.157    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[6]
    SLICE_X33Y17         LUT4 (Prop_lut4_I1_O)        0.045    -0.112 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3/O
                         net (fo=2, routed)           0.000    -0.112    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/vga_address_i_3_n_0
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.825    -0.772    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X33Y17         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]/C
                         clock pessimism              0.236    -0.536    
                         clock uncertainty            0.080    -0.456    
    SLICE_X33Y17         FDRE (Hold_fdre_C_D)         0.092    -0.364    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/v_count_reg_reg[8]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.209ns (45.997%)  route 0.245ns (54.003%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.770ns
    Source Clock Delay      (SCD):    -0.534ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.665    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.602 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.120    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.094 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.561    -0.534    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y15         FDRE (Prop_fdre_C_Q)         0.164    -0.370 f  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/Q
                         net (fo=13, routed)          0.245    -0.124    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg
    SLICE_X32Y15         LUT1 (Prop_lut1_I0_O)        0.045    -0.079 r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_next
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.893    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.154 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.626    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.597 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=24, routed)          0.827    -0.770    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/I_CLK_50
    SLICE_X32Y15         FDRE                                         r  design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg/C
                         clock pessimism              0.236    -0.534    
                         clock uncertainty            0.080    -0.454    
    SLICE_X32Y15         FDRE (Hold_fdre_C_D)         0.121    -0.333    design_1_i/vga_bram_0/U0/vga_bram_v1_0_S00_AXI_inst/Inst_vga/mod2_reg_reg
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.253    





