{"vcs1":{"timestamp_begin":1683342251.332288096, "rt":11.89, "ut":0.24, "st":0.22}}
{"vcselab":{"timestamp_begin":1683342263.280815827, "rt":5.79, "ut":0.26, "st":0.14}}
{"link":{"timestamp_begin":1683342269.121857035, "rt":1.08, "ut":0.07, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683342251.025046495}
{"VCS_COMP_START_TIME": 1683342251.025046495}
{"VCS_COMP_END_TIME": 1683342270.272236846}
{"VCS_USER_OPTIONS": "+lint=all -sverilog TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339700}}
{"stitch_vcselab": {"peak_mem": 222668}}
