  ===== Simulator configuration =====
  L1_BLOCKSIZE:                    32
  L1_SIZE:                       4096
  L1_ASSOC:                         4
  L1_REPLACEMENT_POLICY:            0
  L1_WRITE_POLICY:                  1
  trace_file:          perl_trace.txt
  ===================================

===== L1 contents =====
set   0:  10007a    10006d    10007b    100075  
set   1:  1000b4    10007b    100073    100035  
set   2:  100035    10007b    1000b3    1000b4  
set   3:  1000b0    1000a1    100035    10007b  
set   4:  100035    10006f    1000b4    10007b  
set   5:  10007b    100058    10007a    10006f  
set   6:  100079    1000a1    10006f    10007a  
set   7:  100035    1000a1    10007a    1000b3  
set   8:  10007b    10007a    1000b4    1000a1  
set   9:  10007a    10006f    100079    10007b  
set  10:  1000b2    1000ad    1000ae    10007a  
set  11:  10002e    1000b2    1000a9    10007a  
set  12:  1ec0cf    1000a9    100035    10007a  
set  13:  10007a    1000ad    1ec0cf    10006f  
set  14:  1000b2    1000b3    1000ad    10007a  
set  15:  10007a    1000ad    1000b2    1000b3  
set  16:  10006f    1000b3    1000b0    1000ad  
set  17:  1000b2    1000b1    1000ad    1000af  
set  18:  1000b1    1000b3    1000b2    1000ad  
set  19:  1000ab    1000b3    1000ad    1ec0cf  
set  20:  1000b3    1000ad    1000aa    10007a  
set  21:  1000ad    1000b2    100008    10007a  
set  22:  1ec0cf    10007a    100008    1000b3  
set  23:  1000b2    1000b3    100064    1ec0cf  
set  24:  1000b0    1000a0    1000af    100077  
set  25:  1000ab    1000b1    1000b2    1000b0  
set  26:  10004e    1000b3    100031    10004c  
set  27:  1000b3    1ec0cf    10004e    100031  
set  28:  10007a    1000b0    1000af    1000a0  
set  29:  1ec0ce    1000b0    10007a    1000b3  
set  30:  1000b3    1ec0ce    1000b1    1000b2  
set  31:  100074    1000b3    100077    1000b1  

  ====== Simulation results (raw) ======
  a. number of L1 reads:           70107
  b. number of L1 read misses:      4739
  c. number of L1 writes:          29893
  d. number of L1 write misses:     6850
  e. L1 miss rate:                0.1159
  f. number of writebacks from L1:     0
  g. total memory traffic:         34632

  ==== Simulation results (performance) ====
  1. average access time:         2.8532 ns