Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Wed Dec 17 13:48:34 2025
| Host         : LAPTOP-JIVQAT26 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   12          
TIMING-20  Warning   Non-clocked latch               20          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (32)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (6)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (32)
-------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_onehot_currentState_reg[0]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_onehot_currentState_reg[1]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_onehot_currentState_reg[2]/Q (HIGH)

 There are 9 register/latch pins with no clock driven by root clock pin: Inst_RgbLed/FSM_onehot_currentState_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: Inst_RgbLed/FSM_onehot_currentState_reg[4]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.560        0.000                      0                  116        0.067        0.000                      0                  116        4.020        0.000                       0                    78  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.560        0.000                      0                  116        0.067        0.000                      0                  116        4.020        0.000                       0                    78  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.560ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.067ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.959%)  route 3.123ns (79.041%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     9.278    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    15.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[4]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    Inst_RgbLed/clkCnt_reg[4]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.959%)  route 3.123ns (79.041%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     9.278    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    15.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[5]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    Inst_RgbLed/clkCnt_reg[5]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.959%)  route 3.123ns (79.041%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     9.278    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    15.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[6]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    Inst_RgbLed/clkCnt_reg[6]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.560ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.951ns  (logic 0.828ns (20.959%)  route 3.123ns (79.041%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     9.278    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    15.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[7]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y94          FDRE (Setup_fdre_C_R)       -0.429    14.838    Inst_RgbLed/clkCnt_reg[7]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.278    
  -------------------------------------------------------------------
                         slack                                  5.560    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.054%)  route 3.105ns (78.946%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.808     9.260    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.606    15.029    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[20]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_RgbLed/clkCnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.054%)  route 3.105ns (78.946%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.808     9.260    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.606    15.029    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[21]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_RgbLed/clkCnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[22]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.054%)  route 3.105ns (78.946%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.808     9.260    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[22]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.606    15.029    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[22]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_RgbLed/clkCnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.579ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[23]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.933ns  (logic 0.828ns (21.054%)  route 3.105ns (78.946%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.029ns = ( 15.029 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.808     9.260    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[23]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.606    15.029    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y98          FDRE                                         r  Inst_RgbLed/clkCnt_reg[23]/C
                         clock pessimism              0.275    15.304    
                         clock uncertainty           -0.035    15.268    
    SLICE_X0Y98          FDRE (Setup_fdre_C_R)       -0.429    14.839    Inst_RgbLed/clkCnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                          -9.260    
  -------------------------------------------------------------------
                         slack                                  5.579    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.759%)  route 2.977ns (78.241%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.681     9.133    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  Inst_RgbLed/clkCnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    15.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Inst_RgbLed/clkCnt_reg[0]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    Inst_RgbLed/clkCnt_reg[0]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 Inst_RgbLed/clkCnt_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/clkCnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.759%)  route 2.977ns (78.241%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.328ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y96          FDRE                                         r  Inst_RgbLed/clkCnt_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 f  Inst_RgbLed/clkCnt_reg[14]/Q
                         net (fo=2, routed)           0.944     6.728    Inst_RgbLed/clkCnt_reg[14]
    SLICE_X2Y98          LUT4 (Prop_lut4_I0_O)        0.124     6.852 r  Inst_RgbLed/colorCntgreen[4]_i_11/O
                         net (fo=1, routed)           0.939     7.791    Inst_RgbLed/colorCntgreen[4]_i_11_n_0
    SLICE_X1Y96          LUT6 (Prop_lut6_I1_O)        0.124     7.915 r  Inst_RgbLed/colorCntgreen[4]_i_5/O
                         net (fo=4, routed)           0.414     8.328    Inst_RgbLed/colorCntgreen[4]_i_5_n_0
    SLICE_X1Y97          LUT2 (Prop_lut2_I0_O)        0.124     8.452 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.681     9.133    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  Inst_RgbLed/clkCnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605    15.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y93          FDRE                                         r  Inst_RgbLed/clkCnt_reg[1]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X0Y93          FDRE (Setup_fdre_C_R)       -0.429    14.838    Inst_RgbLed/clkCnt_reg[1]
  -------------------------------------------------------------------
                         required time                         14.838    
                         arrival time                          -9.133    
  -------------------------------------------------------------------
                         slack                                  5.705    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR1/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_SYNCHRNZR1/sreg_reg[0]/Q
                         net (fo=1, routed)           0.056     1.719    Inst_SYNCHRNZR1/sreg_reg_n_0_[0]
    SLICE_X2Y90          SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X2Y90          SRL16E                                       r  Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.652    Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.652    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR2/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_SYNCHRNZR2/sreg_reg[0]/Q
                         net (fo=1, routed)           0.116     1.779    Inst_SYNCHRNZR2/sreg_reg_n_0_[0]
    SLICE_X2Y90          SRL16E                                       r  Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X2Y90          SRL16E                                       r  Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.115     1.650    Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.779    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR4/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.314%)  route 0.227ns (61.686%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_SYNCHRNZR4/sreg_reg[0]/Q
                         net (fo=1, routed)           0.227     1.890    Inst_SYNCHRNZR4/sreg_reg_n_0_[0]
    SLICE_X2Y90          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X2Y90          SRL16E                                       r  Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.505     1.535    
    SLICE_X2Y90          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.718    Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 Inst_SYNCHRNZR5/sreg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.605     1.524    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  Inst_SYNCHRNZR5/sreg_reg[0]/Q
                         net (fo=1, routed)           0.170     1.836    Inst_SYNCHRNZR5/sreg_reg_n_0_[0]
    SLICE_X2Y98          SRL16E                                       r  Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X2Y98          SRL16E                                       r  Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
                         clock pessimism             -0.502     1.540    
    SLICE_X2Y98          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.657    Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR1/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Ins_EDGEDTCTR1/clk_i_IBUF_BUFG
    SLICE_X4Y94          FDRE                                         r  Ins_EDGEDTCTR1/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Ins_EDGEDTCTR1/sreg_reg[1]/Q
                         net (fo=5, routed)           0.109     1.772    Ins_EDGEDTCTR1/sreg[1]
    SLICE_X5Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.817 r  Ins_EDGEDTCTR1/FSM_onehot_currentState[4]_i_3/O
                         net (fo=1, routed)           0.000     1.817    Inst_RgbLed/D[0]
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[4]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X5Y94          FDRE (Hold_fdre_C_D)         0.091     1.626    Inst_RgbLed/FSM_onehot_currentState_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 Inst_RgbLed/FSM_onehot_currentState_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.331%)  route 0.184ns (49.669%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/FSM_onehot_currentState_reg[1]/Q
                         net (fo=13, routed)          0.184     1.847    Inst_RgbLed/blue__0
    SLICE_X6Y94          LUT6 (Prop_lut6_I2_O)        0.045     1.892 r  Inst_RgbLed/FSM_onehot_currentState[3]_i_1/O
                         net (fo=1, routed)           0.000     1.892    Inst_RgbLed/FSM_onehot_currentState[3]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[3]/C
                         clock pessimism             -0.500     1.538    
    SLICE_X6Y94          FDRE (Hold_fdre_C_D)         0.120     1.658    Inst_RgbLed/FSM_onehot_currentState_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR2/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Ins_EDGEDTCTR2/sreg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Ins_EDGEDTCTR2/clk_i_IBUF_BUFG
    SLICE_X5Y93          FDRE                                         r  Ins_EDGEDTCTR2/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Ins_EDGEDTCTR2/sreg_reg[1]/Q
                         net (fo=2, routed)           0.187     1.851    Ins_EDGEDTCTR2/sreg[1]
    SLICE_X4Y93          FDRE                                         r  Ins_EDGEDTCTR2/sreg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    Ins_EDGEDTCTR2/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Ins_EDGEDTCTR2/sreg_reg[2]/C
                         clock pessimism             -0.503     1.535    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.075     1.610    Ins_EDGEDTCTR2/sreg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/PwmRed/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.876%)  route 0.187ns (50.124%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X3Y93          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/PwmRed/cnt_reg[6]/Q
                         net (fo=5, routed)           0.187     1.851    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[6]
    SLICE_X4Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.896 r  Inst_RgbLed/PwmRed/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     1.896    Inst_RgbLed/PwmRed/plusOp__0[7]
    SLICE_X4Y93          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[7]/C
                         clock pessimism             -0.479     1.559    
    SLICE_X4Y93          FDRE (Hold_fdre_C_D)         0.091     1.650    Inst_RgbLed/PwmRed/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.896    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 Inst_RgbLed/colorCntgreen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/colorCntgreen_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.284%)  route 0.157ns (45.716%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  Inst_RgbLed/colorCntgreen_reg[0]/Q
                         net (fo=7, routed)           0.157     1.820    Inst_RgbLed/colorCntgreen_reg_n_0_[0]
    SLICE_X5Y96          LUT6 (Prop_lut6_I5_O)        0.045     1.865 r  Inst_RgbLed/colorCntgreen[0]_i_1/O
                         net (fo=1, routed)           0.000     1.865    Inst_RgbLed/colorCntgreen[0]_i_1_n_0
    SLICE_X5Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.874     2.039    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[0]/C
                         clock pessimism             -0.516     1.522    
    SLICE_X5Y96          FDRE (Hold_fdre_C_D)         0.092     1.614    Inst_RgbLed/colorCntgreen_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 Ins_EDGEDTCTR5/sreg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/colorCntred_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.396%)  route 0.206ns (52.604%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.605     1.524    Ins_EDGEDTCTR5/clk_i_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  Ins_EDGEDTCTR5/sreg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.141     1.665 f  Ins_EDGEDTCTR5/sreg_reg[1]/Q
                         net (fo=14, routed)          0.206     1.872    Inst_RgbLed/sreg_0[1]
    SLICE_X2Y95          LUT6 (Prop_lut6_I4_O)        0.045     1.917 r  Inst_RgbLed/colorCntred[3]_i_1/O
                         net (fo=1, routed)           0.000     1.917    Inst_RgbLed/colorCntred[3]_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.877     2.042    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[3]/C
                         clock pessimism             -0.502     1.539    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.121     1.660    Inst_RgbLed/colorCntred_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.660    
                         arrival time                           1.917    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     Ins_EDGEDTCTR1/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y94     Ins_EDGEDTCTR1/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y94     Ins_EDGEDTCTR1/sreg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     Ins_EDGEDTCTR2/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X5Y93     Ins_EDGEDTCTR2/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y93     Ins_EDGEDTCTR2/sreg_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X2Y90     Ins_EDGEDTCTR3/sreg_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y93     Ins_EDGEDTCTR3/sreg_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X4Y93     Ins_EDGEDTCTR3/sreg_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y98     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y98     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR1/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR2/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR3/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y90     Inst_SYNCHRNZR4/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y98     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X2Y98     Inst_SYNCHRNZR5/SYNC_OUT_reg_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/blue_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.848ns  (logic 5.168ns (52.479%)  route 4.680ns (47.521%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/blue_reg[2]/G
    SLICE_X2Y96          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Inst_RgbLed/blue_reg[2]/Q
                         net (fo=2, routed)           0.804     1.429    Inst_RgbLed/PwmRed/Q[2]
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.553 r  Inst_RgbLed/PwmRed/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.553    Inst_RgbLed/PwmBlue/S[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.086 r  Inst_RgbLed/PwmBlue/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.890     2.976    Inst_RgbLed/PwmRed/CO[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.150     3.126 r  Inst_RgbLed/PwmRed/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.986     6.112    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.736     9.848 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     9.848    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/red_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 4.863ns (54.277%)  route 4.096ns (45.723%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          LDCE                         0.000     0.000 r  Inst_RgbLed/red_reg[1]/G
    SLICE_X3Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/red_reg[1]/Q
                         net (fo=2, routed)           0.797     1.356    Inst_RgbLed/PwmRed/ltOp_carry_1[1]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.124     1.480 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.480    Inst_RgbLed/PwmRed/ltOp_carry_i_7__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.012 r  Inst_RgbLed/PwmRed/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.084     3.096    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.220 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.215     5.435    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524     8.959 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.959    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/red_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.813ns  (logic 4.856ns (55.107%)  route 3.956ns (44.893%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y95          LDCE                         0.000     0.000 r  Inst_RgbLed/red_reg[1]/G
    SLICE_X3Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/red_reg[1]/Q
                         net (fo=2, routed)           0.797     1.356    Inst_RgbLed/PwmRed/ltOp_carry_1[1]
    SLICE_X3Y94          LUT4 (Prop_lut4_I0_O)        0.124     1.480 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     1.480    Inst_RgbLed/PwmRed/ltOp_carry_i_7__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     2.012 r  Inst_RgbLed/PwmRed/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.084     3.096    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.220 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.075     5.295    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517     8.813 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.813    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/blue_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.724ns  (logic 5.201ns (59.620%)  route 3.523ns (40.380%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/blue_reg[2]/G
    SLICE_X2Y96          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Inst_RgbLed/blue_reg[2]/Q
                         net (fo=2, routed)           0.804     1.429    Inst_RgbLed/PwmRed/Q[2]
    SLICE_X2Y93          LUT4 (Prop_lut4_I1_O)        0.124     1.553 r  Inst_RgbLed/PwmRed/ltOp_carry_i_6/O
                         net (fo=1, routed)           0.000     1.553    Inst_RgbLed/PwmBlue/S[1]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     2.086 r  Inst_RgbLed/PwmBlue/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.890     2.976    Inst_RgbLed/PwmRed/CO[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.150     3.126 r  Inst_RgbLed/PwmRed/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.828     4.955    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.769     8.724 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.724    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/green_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.710ns  (logic 4.878ns (56.007%)  route 3.832ns (43.993%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  Inst_RgbLed/green_reg[3]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/green_reg[3]/Q
                         net (fo=2, routed)           0.820     1.379    Inst_RgbLed/PwmRed/ltOp_carry_0[3]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     1.503 r  Inst_RgbLed/PwmRed/ltOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000     1.503    Inst_RgbLed/PwmGreen/S[1]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.053 r  Inst_RgbLed/PwmGreen/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.060     3.113    Inst_RgbLed/PwmRed/rgb2_green_o[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.237 r  Inst_RgbLed/PwmRed/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.952     5.189    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521     8.710 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.710    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/green_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.655ns  (logic 4.898ns (56.595%)  route 3.757ns (43.405%))
  Logic Levels:           5  (CARRY4=1 LDCE=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y95          LDCE                         0.000     0.000 r  Inst_RgbLed/green_reg[3]/G
    SLICE_X4Y95          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/green_reg[3]/Q
                         net (fo=2, routed)           0.820     1.379    Inst_RgbLed/PwmRed/ltOp_carry_0[3]
    SLICE_X4Y94          LUT4 (Prop_lut4_I0_O)        0.124     1.503 r  Inst_RgbLed/PwmRed/ltOp_carry_i_6__0/O
                         net (fo=1, routed)           0.000     1.503    Inst_RgbLed/PwmGreen/S[1]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.053 r  Inst_RgbLed/PwmGreen/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.060     3.113    Inst_RgbLed/PwmRed/rgb2_green_o[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     3.237 r  Inst_RgbLed/PwmRed/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.876     5.114    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541     8.655 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     8.655    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.369ns  (logic 4.112ns (64.554%)  route 2.258ns (35.446%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[1]/G
    SLICE_X1Y96          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/stateLEDS_reg[1]/Q
                         net (fo=1, routed)           2.258     2.817    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.553     6.369 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.369    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.344ns  (logic 4.079ns (64.300%)  route 2.265ns (35.701%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[3]/G
    SLICE_X1Y96          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/stateLEDS_reg[3]/Q
                         net (fo=1, routed)           2.265     2.824    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.520     6.344 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.344    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.181ns  (logic 4.110ns (66.487%)  route 2.071ns (33.513%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[0]/G
    SLICE_X1Y94          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/stateLEDS_reg[0]/Q
                         net (fo=1, routed)           2.071     2.630    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551     6.181 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.181    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.821ns  (logic 4.094ns (70.335%)  route 1.727ns (29.665%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[2]/G
    SLICE_X1Y96          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Inst_RgbLed/stateLEDS_reg[2]/Q
                         net (fo=1, routed)           1.727     2.286    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.535     5.821 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     5.821    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[2]/G
                            (positive level-sensitive latch)
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.761ns  (logic 1.394ns (79.167%)  route 0.367ns (20.833%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[2]/G
    SLICE_X1Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/stateLEDS_reg[2]/Q
                         net (fo=1, routed)           0.367     0.525    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         1.236     1.761 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.761    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.902ns  (logic 1.409ns (74.106%)  route 0.492ns (25.894%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[0]/G
    SLICE_X1Y94          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/stateLEDS_reg[0]/Q
                         net (fo=1, routed)           0.492     0.650    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         1.251     1.902 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.902    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[3]/G
                            (positive level-sensitive latch)
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.963ns  (logic 1.379ns (70.257%)  route 0.584ns (29.743%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[3]/G
    SLICE_X1Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/stateLEDS_reg[3]/Q
                         net (fo=1, routed)           0.584     0.742    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         1.221     1.963 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.963    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/stateLEDS_reg[1]/G
                            (positive level-sensitive latch)
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.981ns  (logic 1.411ns (71.243%)  route 0.570ns (28.756%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y96          LDCE                         0.000     0.000 r  Inst_RgbLed/stateLEDS_reg[1]/G
    SLICE_X1Y96          LDCE (EnToQ_ldce_G_Q)        0.158     0.158 r  Inst_RgbLed/stateLEDS_reg[1]/Q
                         net (fo=1, routed)           0.570     0.728    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         1.253     1.981 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.981    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/fLed2Off_reg/G
                            (positive level-sensitive latch)
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.153ns  (logic 1.465ns (68.055%)  route 0.688ns (31.945%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  Inst_RgbLed/fLed2Off_reg/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_RgbLed/fLed2Off_reg/Q
                         net (fo=3, routed)           0.273     0.451    Inst_RgbLed/PwmRed/fLed1Off
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.496 r  Inst_RgbLed/PwmRed/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.414     0.911    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         1.242     2.153 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.153    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/fLed2Off_reg/G
                            (positive level-sensitive latch)
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.185ns  (logic 1.445ns (66.140%)  route 0.740ns (33.860%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  Inst_RgbLed/fLed2Off_reg/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_RgbLed/fLed2Off_reg/Q
                         net (fo=3, routed)           0.273     0.451    Inst_RgbLed/PwmRed/fLed1Off
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.496 r  Inst_RgbLed/PwmRed/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.467     0.963    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         1.222     2.185 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.185    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/fLed2Off_reg/G
                            (positive level-sensitive latch)
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.237ns  (logic 1.552ns (69.389%)  route 0.685ns (30.611%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  Inst_RgbLed/fLed2Off_reg/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_RgbLed/fLed2Off_reg/Q
                         net (fo=3, routed)           0.273     0.451    Inst_RgbLed/PwmRed/fLed1Off
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.044     0.495 r  Inst_RgbLed/PwmRed/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.411     0.907    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         1.330     2.237 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.237    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/fLed2Off_reg/G
                            (positive level-sensitive latch)
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.238ns  (logic 1.441ns (64.413%)  route 0.796ns (35.587%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  Inst_RgbLed/fLed2Off_reg/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_RgbLed/fLed2Off_reg/Q
                         net (fo=3, routed)           0.277     0.455    Inst_RgbLed/PwmRed/fLed1Off
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.500 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.519     1.019    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         1.218     2.238 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.238    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/fLed2Off_reg/G
                            (positive level-sensitive latch)
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.297ns  (logic 1.448ns (63.023%)  route 0.849ns (36.977%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  Inst_RgbLed/fLed2Off_reg/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_RgbLed/fLed2Off_reg/Q
                         net (fo=3, routed)           0.277     0.455    Inst_RgbLed/PwmRed/fLed1Off
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.045     0.500 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.572     1.072    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         1.225     2.297 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.297    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/fLed2Off_reg/G
                            (positive level-sensitive latch)
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.691ns  (logic 1.519ns (56.453%)  route 1.172ns (43.547%))
  Logic Levels:           3  (LDCE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y92          LDCE                         0.000     0.000 r  Inst_RgbLed/fLed2Off_reg/G
    SLICE_X2Y92          LDCE (EnToQ_ldce_G_Q)        0.178     0.178 f  Inst_RgbLed/fLed2Off_reg/Q
                         net (fo=3, routed)           0.273     0.451    Inst_RgbLed/PwmRed/fLed1Off
    SLICE_X0Y92          LUT2 (Prop_lut2_I1_O)        0.044     0.495 r  Inst_RgbLed/PwmRed/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           0.899     1.394    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         1.297     2.691 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000     2.691    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            26 Endpoints
Min Delay            26 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.931ns  (logic 5.172ns (52.082%)  route 4.759ns (47.918%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_RgbLed/PwmRed/cnt_reg[1]/Q
                         net (fo=12, routed)          0.883     6.689    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.295     6.984 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.984    Inst_RgbLed/PwmBlue/S[0]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.497 r  Inst_RgbLed/PwmBlue/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.890     8.387    Inst_RgbLed/PwmRed/CO[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.150     8.537 r  Inst_RgbLed/PwmRed/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.986    11.522    rgb2_blue_o_OBUF
    G14                  OBUF (Prop_obuf_I_O)         3.736    15.259 r  rgb2_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    15.259    rgb2_blue_o
    G14                                                               r  rgb2_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.152ns  (logic 4.953ns (54.117%)  route 4.199ns (45.883%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_RgbLed/PwmRed/cnt_reg[1]/Q
                         net (fo=12, routed)          0.900     6.706    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[1]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.295     7.001 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.001    Inst_RgbLed/PwmRed/ltOp_carry_i_7__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.533 r  Inst_RgbLed/PwmRed/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.084     8.616    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.740 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.215    10.956    rgb2_red_o_OBUF
    N16                  OBUF (Prop_obuf_I_O)         3.524    14.480 r  rgb2_red_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.480    rgb2_red_o
    N16                                                               r  rgb2_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_red_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.006ns  (logic 4.946ns (54.927%)  route 4.059ns (45.073%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_RgbLed/PwmRed/cnt_reg[1]/Q
                         net (fo=12, routed)          0.900     6.706    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[1]
    SLICE_X3Y94          LUT4 (Prop_lut4_I2_O)        0.295     7.001 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7__1/O
                         net (fo=1, routed)           0.000     7.001    Inst_RgbLed/PwmRed/ltOp_carry_i_7__1_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.533 r  Inst_RgbLed/PwmRed/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.084     8.616    Inst_RgbLed/PwmRed/pwm_o
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.740 r  Inst_RgbLed/PwmRed/rgb1_red_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           2.075    10.816    rgb2_red_o_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.517    14.333 r  rgb1_red_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.333    rgb1_red_o
    N15                                                               r  rgb1_red_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.824ns  (logic 4.819ns (54.612%)  route 4.005ns (45.388%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  Inst_RgbLed/PwmRed/cnt_reg[0]/Q
                         net (fo=13, routed)          0.993     6.839    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[0]
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.124     6.963 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.963    Inst_RgbLed/PwmGreen/S[0]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.495 r  Inst_RgbLed/PwmGreen/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.060     8.555    Inst_RgbLed/PwmRed/rgb2_green_o[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  Inst_RgbLed/PwmRed/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.952    10.631    rgb2_green_o_OBUF
    M16                  OBUF (Prop_obuf_I_O)         3.521    14.152 r  rgb1_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.152    rgb1_green_o
    M16                                                               r  rgb1_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb1_blue_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.807ns  (logic 5.205ns (59.106%)  route 3.602ns (40.894%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.478     5.806 r  Inst_RgbLed/PwmRed/cnt_reg[1]/Q
                         net (fo=12, routed)          0.883     6.689    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[1]
    SLICE_X2Y93          LUT4 (Prop_lut4_I2_O)        0.295     6.984 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7/O
                         net (fo=1, routed)           0.000     6.984    Inst_RgbLed/PwmBlue/S[0]
    SLICE_X2Y93          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.497 r  Inst_RgbLed/PwmBlue/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.890     8.387    Inst_RgbLed/PwmRed/CO[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.150     8.537 r  Inst_RgbLed/PwmRed/rgb1_blue_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.828    10.365    rgb2_blue_o_OBUF
    R12                  OBUF (Prop_obuf_I_O)         3.769    14.135 r  rgb1_blue_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.135    rgb1_blue_o
    R12                                                               r  rgb1_blue_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/PwmRed/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb2_green_o
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.769ns  (logic 4.839ns (55.184%)  route 3.930ns (44.816%))
  Logic Levels:           4  (CARRY4=1 LUT2=1 LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/PwmRed/clk_i_IBUF_BUFG
    SLICE_X2Y94          FDRE                                         r  Inst_RgbLed/PwmRed/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y94          FDRE (Prop_fdre_C_Q)         0.518     5.846 r  Inst_RgbLed/PwmRed/cnt_reg[0]/Q
                         net (fo=13, routed)          0.993     6.839    Inst_RgbLed/PwmRed/PwmBlue/cnt_reg[0]
    SLICE_X4Y94          LUT4 (Prop_lut4_I3_O)        0.124     6.963 r  Inst_RgbLed/PwmRed/ltOp_carry_i_7__0/O
                         net (fo=1, routed)           0.000     6.963    Inst_RgbLed/PwmGreen/S[0]
    SLICE_X4Y94          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.495 r  Inst_RgbLed/PwmGreen/ltOp_carry/CO[3]
                         net (fo=1, routed)           1.060     8.555    Inst_RgbLed/PwmRed/rgb2_green_o[0]
    SLICE_X0Y92          LUT2 (Prop_lut2_I0_O)        0.124     8.679 r  Inst_RgbLed/PwmRed/rgb1_green_o_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.876    10.556    rgb2_green_o_OBUF
    R11                  OBUF (Prop_obuf_I_O)         3.541    14.097 r  rgb2_green_o_OBUF_inst/O
                         net (fo=0)                   0.000    14.097    rgb2_green_o
    R11                                                               r  rgb2_green_o (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_onehot_currentState_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/stateLEDS_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.511ns  (logic 0.518ns (34.281%)  route 0.993ns (65.719%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.724     5.327    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y94          FDRE (Prop_fdre_C_Q)         0.518     5.845 r  Inst_RgbLed/FSM_onehot_currentState_reg[3]/Q
                         net (fo=13, routed)          0.993     6.838    Inst_RgbLed/Q[2]
    SLICE_X1Y96          LDCE                                         r  Inst_RgbLed/stateLEDS_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntblue_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/blue_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.230ns  (logic 0.518ns (42.116%)  route 0.712ns (57.884%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726     5.329    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Inst_RgbLed/colorCntblue_reg[1]/Q
                         net (fo=7, routed)           0.712     6.559    Inst_RgbLed/colorCntblue_reg_n_0_[1]
    SLICE_X2Y93          LDCE                                         r  Inst_RgbLed/blue_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntblue_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/blue_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.231ns  (logic 0.456ns (37.058%)  route 0.775ns (62.942%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.725     5.328    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y96          FDRE (Prop_fdre_C_Q)         0.456     5.784 r  Inst_RgbLed/colorCntblue_reg[4]/Q
                         net (fo=4, routed)           0.775     6.558    Inst_RgbLed/colorCntblue_reg_n_0_[4]
    SLICE_X2Y93          LDCE                                         r  Inst_RgbLed/blue_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntblue_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/blue_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.228ns  (logic 0.518ns (42.185%)  route 0.710ns (57.815%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.726     5.329    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.518     5.847 r  Inst_RgbLed/colorCntblue_reg[0]/Q
                         net (fo=8, routed)           0.710     6.557    Inst_RgbLed/colorCntblue_reg_n_0_[0]
    SLICE_X2Y93          LDCE                                         r  Inst_RgbLed/blue_reg[0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Inst_RgbLed/colorCntred_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.803%)  route 0.131ns (48.197%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y95          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  Inst_RgbLed/colorCntred_reg[1]/Q
                         net (fo=6, routed)           0.131     1.796    Inst_RgbLed/colorCntred_reg_n_0_[1]
    SLICE_X3Y95          LDCE                                         r  Inst_RgbLed/red_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntblue_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/blue_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.164ns (55.794%)  route 0.130ns (44.206%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.605     1.524    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y97          FDRE (Prop_fdre_C_Q)         0.164     1.688 r  Inst_RgbLed/colorCntblue_reg[2]/Q
                         net (fo=6, routed)           0.130     1.818    Inst_RgbLed/colorCntblue_reg_n_0_[2]
    SLICE_X2Y96          LDCE                                         r  Inst_RgbLed/blue_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntred_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.302ns  (logic 0.164ns (54.237%)  route 0.138ns (45.763%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_RgbLed/colorCntred_reg[2]/Q
                         net (fo=5, routed)           0.138     1.826    Inst_RgbLed/colorCntred_reg_n_0_[2]
    SLICE_X3Y95          LDCE                                         r  Inst_RgbLed/red_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntgreen_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.141ns (46.057%)  route 0.165ns (53.943%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/colorCntgreen_reg[0]/Q
                         net (fo=7, routed)           0.165     1.828    Inst_RgbLed/colorCntgreen_reg_n_0_[0]
    SLICE_X5Y95          LDCE                                         r  Inst_RgbLed/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntred_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.330ns  (logic 0.164ns (49.645%)  route 0.166ns (50.355%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_RgbLed/colorCntred_reg[3]/Q
                         net (fo=4, routed)           0.166     1.854    Inst_RgbLed/colorCntred_reg_n_0_[3]
    SLICE_X3Y95          LDCE                                         r  Inst_RgbLed/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/FSM_onehot_currentState_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/fLed2Off_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.141ns (42.450%)  route 0.191ns (57.550%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y94          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/FSM_onehot_currentState_reg[4]/Q
                         net (fo=4, routed)           0.191     1.854    Inst_RgbLed/Q[3]
    SLICE_X2Y92          LDCE                                         r  Inst_RgbLed/fLed2Off_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntgreen_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.334ns  (logic 0.141ns (42.258%)  route 0.193ns (57.742%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/colorCntgreen_reg[4]/Q
                         net (fo=3, routed)           0.193     1.856    Inst_RgbLed/colorCntgreen_reg_n_0_[4]
    SLICE_X4Y95          LDCE                                         r  Inst_RgbLed/green_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntgreen_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.029%)  route 0.194ns (57.971%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/colorCntgreen_reg[3]/Q
                         net (fo=4, routed)           0.194     1.858    Inst_RgbLed/colorCntgreen_reg_n_0_[3]
    SLICE_X4Y95          LDCE                                         r  Inst_RgbLed/green_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntgreen_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/green_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (41.038%)  route 0.203ns (58.962%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.603     1.522    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X4Y96          FDRE                                         r  Inst_RgbLed/colorCntgreen_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y96          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  Inst_RgbLed/colorCntgreen_reg[2]/Q
                         net (fo=5, routed)           0.203     1.866    Inst_RgbLed/colorCntgreen_reg_n_0_[2]
    SLICE_X4Y95          LDCE                                         r  Inst_RgbLed/green_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Inst_RgbLed/colorCntred_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Inst_RgbLed/red_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.513%)  route 0.181ns (52.487%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.604     1.523    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     1.687 r  Inst_RgbLed/colorCntred_reg[4]/Q
                         net (fo=3, routed)           0.181     1.868    Inst_RgbLed/colorCntred_reg_n_0_[4]
    SLICE_X3Y94          LDCE                                         r  Inst_RgbLed/red_reg[4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            49 Endpoints
Min Delay            49 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.657ns (29.945%)  route 3.877ns (70.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          1.166     5.534    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X6Y94          FDSE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603     5.026    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y94          FDSE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.534ns  (logic 1.657ns (29.945%)  route 3.877ns (70.055%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          1.166     5.534    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X6Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603     5.026    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X6Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/colorCntred_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.496ns  (logic 1.657ns (30.147%)  route 3.839ns (69.853%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          1.129     5.496    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X1Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605     5.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X1Y95          FDRE                                         r  Inst_RgbLed/colorCntred_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.657ns (31.784%)  route 3.556ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.846     5.213    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603     5.026    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.657ns (31.784%)  route 3.556ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.846     5.213    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603     5.026    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/FSM_onehot_currentState_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.213ns  (logic 1.657ns (31.784%)  route 3.556ns (68.216%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.846     5.213    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.603     5.026    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X5Y94          FDRE                                         r  Inst_RgbLed/FSM_onehot_currentState_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/colorCntblue_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.169ns  (logic 1.657ns (32.059%)  route 3.512ns (67.941%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.150     4.368 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.801     5.169    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X3Y96          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605     5.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X3Y96          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/clkCnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 1.631ns (31.563%)  route 3.537ns (68.437%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     5.168    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605     5.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/clkCnt_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 1.631ns (31.563%)  route 3.537ns (68.437%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     5.168    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605     5.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/clkCnt_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.168ns  (logic 1.631ns (31.563%)  route 3.537ns (68.437%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 f  reset_IBUF_inst/O
                         net (fo=2, routed)           2.711     4.218    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.124     4.342 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.826     5.168    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          1.605     5.028    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y94          FDRE                                         r  Inst_RgbLed/clkCnt_reg[6]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnd_i
                            (input port)
  Destination:            Inst_SYNCHRNZR4/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.248ns (34.991%)  route 0.460ns (65.009%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P18                                               0.000     0.000 r  btnd_i (IN)
                         net (fo=0)                   0.000     0.000    btnd_i
    P18                  IBUF (Prop_ibuf_I_O)         0.248     0.248 r  btnd_i_IBUF_inst/O
                         net (fo=1, routed)           0.460     0.708    Inst_SYNCHRNZR4/btnd_i_IBUF
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR4/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR4/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnu_i
                            (input port)
  Destination:            Inst_SYNCHRNZR5/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.254ns (35.509%)  route 0.461ns (64.491%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M18                                               0.000     0.000 r  btnu_i (IN)
                         net (fo=0)                   0.000     0.000    btnu_i
    M18                  IBUF (Prop_ibuf_I_O)         0.254     0.254 r  btnu_i_IBUF_inst/O
                         net (fo=1, routed)           0.461     0.714    Inst_SYNCHRNZR5/btnu_i_IBUF
    SLICE_X3Y97          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_SYNCHRNZR5/clk_i_IBUF_BUFG
    SLICE_X3Y97          FDRE                                         r  Inst_SYNCHRNZR5/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnc_i
                            (input port)
  Destination:            Inst_SYNCHRNZR2/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.755ns  (logic 0.244ns (32.387%)  route 0.510ns (67.613%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N17                                               0.000     0.000 r  btnc_i (IN)
                         net (fo=0)                   0.000     0.000    btnc_i
    N17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  btnc_i_IBUF_inst/O
                         net (fo=1, routed)           0.510     0.755    Inst_SYNCHRNZR2/btnc_i_IBUF
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR2/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR2/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnl_i
                            (input port)
  Destination:            Inst_SYNCHRNZR1/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.785ns  (logic 0.256ns (32.560%)  route 0.530ns (67.440%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P17                                               0.000     0.000 r  btnl_i (IN)
                         net (fo=0)                   0.000     0.000    btnl_i
    P17                  IBUF (Prop_ibuf_I_O)         0.256     0.256 r  btnl_i_IBUF_inst/O
                         net (fo=1, routed)           0.530     0.785    Inst_SYNCHRNZR1/btnl_i_IBUF
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR1/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR1/sreg_reg[0]/C

Slack:                    inf
  Source:                 btnr_i
                            (input port)
  Destination:            Inst_SYNCHRNZR3/sreg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.789ns  (logic 0.235ns (29.852%)  route 0.553ns (70.148%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M17                                               0.000     0.000 r  btnr_i (IN)
                         net (fo=0)                   0.000     0.000    btnr_i
    M17                  IBUF (Prop_ibuf_I_O)         0.235     0.235 r  btnr_i_IBUF_inst/O
                         net (fo=1, routed)           0.553     0.789    Inst_SYNCHRNZR3/btnr_i_IBUF
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.876     2.041    Inst_SYNCHRNZR3/clk_i_IBUF_BUFG
    SLICE_X3Y90          FDRE                                         r  Inst_SYNCHRNZR3/sreg_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/colorCntblue_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.317ns (19.752%)  route 1.286ns (80.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.103     1.377    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.042     1.419 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.184     1.603    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[0]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/colorCntblue_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.317ns (19.752%)  route 1.286ns (80.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.103     1.377    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.042     1.419 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.184     1.603    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[1]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/colorCntblue_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.317ns (19.752%)  route 1.286ns (80.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.103     1.377    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.042     1.419 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.184     1.603    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[2]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/colorCntblue_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.603ns  (logic 0.317ns (19.752%)  route 1.286ns (80.248%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.103     1.377    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT1 (Prop_lut1_I0_O)        0.042     1.419 r  Inst_RgbLed/FSM_onehot_currentState[4]_i_1/O
                         net (fo=20, routed)          0.184     1.603    Inst_RgbLed/FSM_onehot_currentState[4]_i_1_n_0
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X2Y97          FDRE                                         r  Inst_RgbLed/colorCntblue_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            Inst_RgbLed/clkCnt_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.632ns  (logic 0.320ns (19.585%)  route 1.312ns (80.415%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        2.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 f  reset_IBUF_inst/O
                         net (fo=2, routed)           1.103     1.377    Inst_RgbLed/reset_IBUF
    SLICE_X1Y97          LUT2 (Prop_lut2_I1_O)        0.045     1.422 r  Inst_RgbLed/clkCnt[0]_i_1/O
                         net (fo=24, routed)          0.210     1.632    Inst_RgbLed/clkCnt[0]_i_1_n_0
    SLICE_X0Y97          FDRE                                         r  Inst_RgbLed/clkCnt_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_i_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=77, routed)          0.878     2.043    Inst_RgbLed/clk_i_IBUF_BUFG
    SLICE_X0Y97          FDRE                                         r  Inst_RgbLed/clkCnt_reg[16]/C





