INFO: [VRFC 10-163] Analyzing VHDL file "D:/JHU/FPGA/Lab/Lab4_Nguyen/Lab4_Nguyen.srcs/sources_1/new/vga.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'vga'
INFO: [VRFC 10-163] Analyzing VHDL file "D:/JHU/FPGA/Lab/Lab4_Nguyen/Lab4_Nguyen.srcs/sources_1/new/lab4_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'lab4_top'
