0.6
2018.2
Jun 14 2018
20:07:38
/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sim_1/new/testbench.v,1541163050,verilog,,,,testbench,,,,,,,,
/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_down.v,1541163686,verilog,,/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_up.v,,D_ff_down,,,,,,,,
/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_ff_up.v,1541162104,verilog,,/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch.v,,D_ff_up,,,,,,,,
/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/D_latch.v,1541161944,verilog,,/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/SR_latch.v,,D_latch,,,,,,,,
/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sources_1/new/SR_latch.v,1541162007,verilog,,/home/alicemare/Documents/HDL/lab5/lab5_2_2/lab5_2_2.srcs/sim_1/new/testbench.v,,SR_latch,,,,,,,,
