# -------------------------------------------------------------------------- #
#
# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.
#
# -------------------------------------------------------------------------- #
#
# Quartus II 64-Bit
# Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
# Date created = 02:12:18  August 21, 2021
#
# -------------------------------------------------------------------------- #
#
# Notes:
#
# 1) The default values for assignments are stored in the file:
#		testing_assignment_defaults.qdf
#    If this file doesn't exist, see file:
#		assignment_defaults.qdf
#
# 2) Altera recommends that you do not modify this file. This
#    file is updated automatically by the Quartus II software
#    and any changes you make may be lost or overwritten.
#
# -------------------------------------------------------------------------- #


set_global_assignment -name FAMILY "Cyclone III"
set_global_assignment -name DEVICE EP3C16F484C6
set_global_assignment -name TOP_LEVEL_ENTITY ArillaTopLevel
set_global_assignment -name ORIGINAL_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_CREATION_TIME_DATE "02:12:18  AUGUST 21, 2021"
set_global_assignment -name LAST_QUARTUS_VERSION 13.1
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY output_files
set_global_assignment -name MIN_CORE_JUNCTION_TEMP 0
set_global_assignment -name MAX_CORE_JUNCTION_TEMP 85
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION "23 MM HEAT SINK WITH 200 LFPM AIRFLOW"
set_global_assignment -name POWER_BOARD_THERMAL_MODEL "NONE (CONSERVATIVE)"
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 1
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE 1.2V
set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -section_id Top
set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -section_id Top
set_global_assignment -name PARTITION_COLOR 16764057 -section_id Top
set_global_assignment -name VHDL_FILE "gpu-test/RectDrawer.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/ReadCache.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/MemorySequencer.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/MasterSyncGenerator.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/LineDrawer.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/GPU.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/CursorROM.vhd"
set_global_assignment -name VHDL_FILE "gpu-test/BugInserter.vhd"
set_global_assignment -name VHDL_FILE "controller-test/lpm_rom_0.vhd"
set_global_assignment -name VHDL_FILE "controller-test/ControllerTest.vhd"
set_global_assignment -name VHDL_FILE "controller-test/Controller.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/StoreGenerator.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/RegFile.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/OpcodeDecoder.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/MemAlignExceptionCheck.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/MDRGenerator.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_8.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_7.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_6.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_5.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_4.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_3.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_2.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_1.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/lpm_compare_0.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/ControlUnitOpSwitch.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/ArillaTopLevel.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/ARILLAROM.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/ArillaCore.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/ALUBranchOperationCode.vhd"
set_global_assignment -name VHDL_FILE "arilla-test/ALU.vhd"
set_global_assignment -name VHDL_FILE "components-test/ZEROEXT.vhd"
set_global_assignment -name VHDL_FILE "components-test/SREG.vhd"
set_global_assignment -name VHDL_FILE "components-test/SIGNEXT.vhd"
set_global_assignment -name VHDL_FILE "components-test/SevenSegmentInterface4.vhd"
set_global_assignment -name VHDL_FILE "components-test/SevenSegmentInterface1.vhd"
set_global_assignment -name VHDL_FILE "components-test/SCREG.vhd"
set_global_assignment -name VHDL_FILE "components-test/REG1_INC_CL.vhd"
set_global_assignment -name VHDL_FILE "components-test/LDREG.vhd"
set_global_assignment -name VHDL_FILE "components-test/LDCREG.vhd"
set_global_assignment -name VHDL_FILE "components-test/IDREG.vhd"
set_global_assignment -name VHDL_FILE "components-test/IDCREG.vhd"
set_global_assignment -name VHDL_FILE "components-test/EDGED.vhd"
set_global_assignment -name VHDL_FILE "components-test/Debouncer.vhd"
set_global_assignment -name VHDL_FILE "components-test/CONST.vhd"
set_global_assignment -name VHDL_FILE "components-test/CLKDIV.vhd"
set_global_assignment -name VHDL_FILE "components-test/CD.vhd"
set_global_assignment -name QIP_FILE "components-test/SUB11.qip"
set_global_assignment -name QIP_FILE "components-test/SRAM32_Arilla.qip"
set_global_assignment -name QIP_FILE "components-test/SHIFTR_32_A.qip"
set_global_assignment -name QIP_FILE "components-test/SHIFT_32_L.qip"
set_global_assignment -name QIP_FILE "components-test/MUX32_32.qip"
set_global_assignment -name QIP_FILE "components-test/MUX16_32.qip"
set_global_assignment -name QIP_FILE "components-test/MUX16_2.qip"
set_global_assignment -name QIP_FILE "components-test/MUX16_1.qip"
set_global_assignment -name QIP_FILE "components-test/MUX8_32.qip"
set_global_assignment -name QIP_FILE "components-test/MUX8_4.qip"
set_global_assignment -name QIP_FILE "components-test/MUX8_1.qip"
set_global_assignment -name QIP_FILE "components-test/MUX4_32.qip"
set_global_assignment -name QIP_FILE "components-test/MUX4_12.qip"
set_global_assignment -name QIP_FILE "components-test/MUX4_8.qip"
set_global_assignment -name QIP_FILE "components-test/MUX4_4.qip"
set_global_assignment -name QIP_FILE "components-test/MUX2_32.qip"
set_global_assignment -name QIP_FILE "components-test/MUX2_16.qip"
set_global_assignment -name QIP_FILE "components-test/MUX2_14.qip"
set_global_assignment -name QIP_FILE "components-test/MUX2_11.qip"
set_global_assignment -name QIP_FILE "components-test/MUX2_4.qip"
set_global_assignment -name QIP_FILE "components-test/INC_13.qip"
set_global_assignment -name QIP_FILE "components-test/DC32.qip"
set_global_assignment -name QIP_FILE "components-test/DC8.qip"
set_global_assignment -name QIP_FILE "components-test/DC4e.qip"
set_global_assignment -name QIP_FILE "components-test/DC4.qip"
set_global_assignment -name QIP_FILE "components-test/DC3.qip"
set_global_assignment -name QIP_FILE "components-test/CMPMouseAddr.qip"
set_global_assignment -name QIP_FILE "components-test/CMP32_ZERO.qip"
set_global_assignment -name QIP_FILE "components-test/CMP13.qip"
set_global_assignment -name QIP_FILE "components-test/CMP11.qip"
set_global_assignment -name QIP_FILE "components-test/CMP8.qip"
set_global_assignment -name QIP_FILE "components-test/CMP6.qip"
set_global_assignment -name QIP_FILE "components-test/CMP2.qip"
set_global_assignment -name QIP_FILE "components-test/CMP_32_ALU_UNSIGNED.qip"
set_global_assignment -name QIP_FILE "components-test/CMP_32_ALU.qip"
set_global_assignment -name QIP_FILE "components-test/CMP_30.qip"
set_global_assignment -name QIP_FILE "components-test/ADDSUB_32.qip"
set_global_assignment -name QIP_FILE "components-test/ADD11.qip"
set_global_assignment -name VHDL_FILE testbenches/cpuTestbench.vhd
set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -section_id Top
set_global_assignment -name EDA_SIMULATION_TOOL "ModelSim-Altera (VHDL)"
set_global_assignment -name EDA_OUTPUT_DATA_FORMAT VHDL -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS TEST_BENCH_MODE -section_id eda_simulation
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH cpuTestbench -section_id eda_simulation
set_global_assignment -name EDA_TEST_BENCH_NAME cpuTestbench -section_id eda_simulation
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME NA -section_id cpuTestbench
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR "0 s" -section_id cpuTestbench
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME cpuTestbench -section_id cpuTestbench
set_global_assignment -name EDA_TEST_BENCH_FILE testbenches/cpuTestbench.vhd -section_id cpuTestbench