Project Navigator Auto-Make Log File
-------------------------------------



Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8612/xilinx/vhdl/black_frame_test2/system_parameters.vhd in Library work.
Entity <system_parameters> (Architecture <Behavioral>) compiled.
Compiling vhdl file f:/pt8612/xilinx/vhdl/black_frame_test2/period_dual_count.vhd in Library work.
Entity <period_dual_count> (Architecture <Behavioral>) compiled.
Compiling vhdl file f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd in Library work.
Entity <black_frame> (Architecture <behavioral>) compiled.
Compiling vhdl file f:/pt8612/xilinx/vhdl/black_frame_test2/Testbench.vhd in Library work.
ERROR:HDLParsers:3317 - f:/pt8612/xilinx/vhdl/black_frame_test2/Testbench.vhd Line 25.  Library modelsim_lib cannot be found.
ERROR:HDLParsers:3013 - f:/pt8612/xilinx/vhdl/black_frame_test2/Testbench.vhd Line 26. Library modelsim_lib is not declared.
--> 

Total memory usage is 51584 kilobytes


ERROR: XST failed
Process "Synthesize" did not complete.


Project Navigator Auto-Make Log File
-------------------------------------




Started process "Synthesize".


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd in Library work.
Architecture behavioral of Entity black_frame is up to date.

=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <black_frame> (Architecture <behavioral>).
WARNING:Xst:819 - f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd line 109: The following signals are missing in the process sensitivity list:
   hb2s_i.
WARNING:Xst:819 - f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd line 244: The following signals are missing in the process sensitivity list:
   f_start_i.
INFO:Xst:1304 - Contents of register <XYZ<1>> in unit <black_frame> never changes during circuit operation. The register is replaced by logic.
INFO:Xst:1304 - Contents of register <XYZ<0>> in unit <black_frame> never changes during circuit operation. The register is replaced by logic.
Entity <black_frame> analyzed. Unit <black_frame> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <black_frame>.
    Related source file is f:/pt8612/xilinx/vhdl/black_frame_test2/black_frame.vhd.
    Found finite state machine <FSM_0> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 17                                             |
    | Transitions        | 39                                             |
    | Inputs             | 3                                              |
    | Outputs            | 18                                             |
    | Clock              | clk_i (rising_edge)                            |
    | Clock enable       | $n0015 (positive)                              |
    | Reset              | zreset_i (negative)                            |
    | Reset type         | asynchronous                                   |
    | Reset State        | h_blank2                                       |
    | Power Up State     | sd_eav1                                        |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <calc_crc_o>.
    Found 12-bit subtractor for signal <$n0060> created at line 119.
    Found 11-bit comparator equal for signal <$n0063> created at line 231.
    Found 11-bit comparator not equal for signal <$n0075> created at line 253.
    Found 11-bit comparator not equal for signal <$n0076> created at line 252.
    Found 11-bit comparator equal for signal <$n0077> created at line 252.
    Found 11-bit comparator not equal for signal <$n0078> created at line 275.
    Found 11-bit comparator not equal for signal <$n0079> created at line 273.
    Found 11-bit comparator not equal for signal <$n0080> created at line 271.
    Found 11-bit comparator not equal for signal <$n0081> created at line 270.
    Found 11-bit comparator equal for signal <$n0082> created at line 270.
    Found 11-bit comparator equal for signal <$n0083> created at line 271.
    Found 11-bit comparator equal for signal <$n0084> created at line 273.
    Found 11-bit adder for signal <$n0086> created at line 234.
    Found 1-bit register for signal <cb_zcr>.
    Found 10-bit register for signal <chroma>.
    Found 1-bit register for signal <f_bit>.
    Found 1-bit register for signal <frame_end>.
    Found 4-bit register for signal <h_bit>.
    Found 1-bit register for signal <last_av_sample>.
    Found 11-bit register for signal <line_count>.
    Found 1-bit register for signal <look_at_frame_start>.
    Found 10-bit register for signal <luma>.
    Found 12-bit register for signal <state_count>.
    Found 1-bit register for signal <sync_reset>.
    Found 1-bit register for signal <v_bit>.
    Found 8-bit register for signal <XYZ<9:2>>.
    Found 12 1-bit 2-to-1 multiplexers.
    Summary:
	inferred   1 Finite State Machine(s).
	inferred  19 D-type flip-flop(s).
	inferred   2 Adder/Subtracter(s).
	inferred  11 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <black_frame> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Advanced RAM inference ...
Advanced multiplier inference ...
Advanced Registered AddSub inference ...
Selecting encoding for FSM_0 ...
Optimizing FSM <FSM_0> on signal <state> with one-hot encoding.
Dynamic shift register inference ...

=========================================================================
HDL Synthesis Report

Macro Statistics
# FSMs                             : 1
# Adders/Subtractors               : 2
 11-bit adder                      : 1
 12-bit subtractor                 : 1
# Registers                        : 41
 1-bit register                    : 37
 10-bit register                   : 2
 11-bit register                   : 1
 12-bit register                   : 1
# Comparators                      : 11
 11-bit comparator not equal       : 6
 11-bit comparator equal           : 5
# Multiplexers                     : 1
 12-bit 2-to-1 multiplexer         : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0084>, <Mcompar__n0079> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0083>, <Mcompar__n0080> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0082>, <Mcompar__n0081> of unit <LPM_COMPARE_1> and unit <LPM_COMPARE_2> are dual, second instance is removed
WARNING:Xst:1988 - Unit <black_frame>: instances <Mcompar__n0076>, <Mcompar__n0077> of unit <LPM_COMPARE_2> and unit <LPM_COMPARE_1> are dual, second instance is removed

Optimizing unit <black_frame> ...
Loading device for application Xst from file '3s200.nph' in environment C:/Xilinx.

Mapping all equations...
Building and optimizing final netlist ...
Register chroma_1 equivalent to chroma_0 has been removed
Register luma_1 equivalent to luma_0 has been removed
Found area constraint ratio of 100 (+ 5) on block black_frame, actual ratio is 8.
FlipFlop sync_reset has been replicated 4 time(s)

=========================================================================
*                            Final Report                               *
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200pq208-5 

 Number of Slices:                     165  out of   1920     8%  
 Number of Slice Flip Flops:            82  out of   3840     2%  
 Number of 4 input LUTs:               307  out of   3840     7%  
 Number of bonded IOBs:                156  out of    141   110% (*) 
 Number of GCLKs:                        1  out of      8    12%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used


=========================================================================
TIMING REPORT


Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk_i                              | BUFGP                  | 82    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 6.091ns (Maximum Frequency: 164.177MHz)
   Minimum input arrival time before clock: 7.422ns
   Maximum output required time after clock: 5.932ns
   Maximum combinational path delay: No path found

=========================================================================
Completed process "Synthesize".


