$date
	Thu Dec 21 16:41:26 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module test $end
$var wire 100 ! q [99:0] $end
$var reg 100 " data [99:0] $end
$var reg 2 # en [1:0] $end
$var reg 1 $ load $end
$scope module uut $end
$var wire 100 % data [99:0] $end
$var wire 2 & en [1:0] $end
$var wire 1 $ load $end
$var wire 100 ' q [99:0] $end
$var reg 100 ( d [99:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 (
b0 '
b0 &
b0 %
0$
b0 #
b0 "
b0 !
$end
#20
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 "
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 %
#40
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 !
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 '
b1000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001 (
1$
#41
0$
#61
b11 !
b11 '
b11 (
b1 #
b1 &
#62
b0 #
b0 &
#92
