$comment
	File created using the following command:
		vcd file xor_gate.msim.vcd -direction
$end
$date
	Thu Nov  2 19:25:32 2023
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module xor_gate_vhd_vec_tst $end
$var wire 1 ! A $end
$var wire 1 " B $end
$var wire 1 # S $end

$scope module i1 $end
$var wire 1 $ gnd $end
$var wire 1 % vcc $end
$var wire 1 & unknown $end
$var wire 1 ' devoe $end
$var wire 1 ( devclrn $end
$var wire 1 ) devpor $end
$var wire 1 * ww_devoe $end
$var wire 1 + ww_devclrn $end
$var wire 1 , ww_devpor $end
$var wire 1 - ww_A $end
$var wire 1 . ww_B $end
$var wire 1 / ww_S $end
$var wire 1 0 \S~output_o\ $end
$var wire 1 1 \A~input_o\ $end
$var wire 1 2 \B~input_o\ $end
$var wire 1 3 \or1|S~0_combout\ $end
$var wire 1 4 \ALT_INV_B~input_o\ $end
$var wire 1 5 \ALT_INV_A~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0$
1%
x&
1'
1(
1)
1*
1+
1,
0-
0.
0/
00
01
02
03
14
15
$end
#20000
1!
1-
11
05
13
10
1/
1#
#40000
0!
1"
0-
1.
12
01
15
04
#60000
1!
1-
11
05
03
00
0/
0#
#80000
0!
0"
0-
0.
02
01
15
14
#1000000
