Simulation
-----------------
TB_PC
TB_Reg_bank_8
TB_Instruction_Decoder
TB_NanoProcessor
TB_NanoProcessor_7Seg

Design Sources
-------------------
ROM
Register
NanoProcessor
PC
Instruction_Decoder
D_FF
MUX 8 to 1
Add/Sub
NanoProcessor_7Seg
LUT_16_7


TO Do:
7 seg display
constrains
Slow CLock
Report
Instruction Decoder
