.comment from next-pnr
.device 5k
.io_tile 1 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 0
000001011000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 7 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 0
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000000100
000000110000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 13 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000010
000100000000000000
000010000000000000
000011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 14 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 0
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000000000000000

.io_tile 16 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000010000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000011010000000000

.io_tile 20 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 0
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ipcon_tile 0 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 1
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 1
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 1
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 2
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 2
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 2
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 3
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 3
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 3
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 6 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000010010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 4
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 4
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 4
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 4
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 4
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp0_tile 0 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 5 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 6 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 13 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 5
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 5
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 5
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 6
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 6
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 6
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 7
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 7
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 7
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 7
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 8
000100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 8
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 8
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 8
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 8
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001110000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000000000001101000000000000000000000000000000000000

.logic_tile 14 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 9
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 9
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 9
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000010000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 10
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 10
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 10
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 11
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 11
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 11
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 6 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 12
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 12
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 12
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 2 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 3 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 5 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 6 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 11 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 12 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 13
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 13
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 13
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 14
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 2 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 3 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 4 14
000000000000000000000000001000000000010110100000000000
000000000000000000000011110111000000101001010010000000
111010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000111100000000000000100000000
000000010000000000000000000000100000000001000000000000
000001010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001100110100000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 5 14
000000000000000111000011110000001000110100010100000000
000000000000000000000111111001011100111000100010100000
111000000000010001000000000101001000101001010100000000
000000000000100000100000000011110000101010100010000000
010001000000000000000010000111011110101100010100000000
000000000000000000000100000000011001101100010000100100
000000000000001000000000000001011110111101010100000010
000000000000001111000000001111110000010100000000000001
000000010000001111000011110111100001111001110100000101
000000010000000011000011001001001101100000010000000000
000010110000000000000000010000001001110001010100000100
000001010000000000000011011011011000110010100000000000
000000010000001000000000011000011010111001000100000100
000000010000001011000011010111001001110110000000000000
010000010000000011100111000001001100110100010100000000
100000010000000001100110010000111000110100010000000001

.ramt_tile 6 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 8 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 9 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 10 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 12 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000011110000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000

.logic_tile 13 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000100010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 14 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 14
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 14
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 0 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 15
000000000000000101000000000101000000100000010100000000
000000000000000000100000001101101110111001110000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000110100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001101000000000000000000000000000000000000
000000010000000000000000000001011100111001000100000000
000000010000000000000000000000011011111001000000000000
000000010000000111000111001000001011101000110100000000
000000010000000000000100000011011010010100110000000000
000000010000000111000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 2 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001010000000000000000001
110000000000001000000000000000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011000000000000000000000000000000
000000010000000000000000010011100000000000000100000100
000000010000000000000011010000100000000001000000000000
000000010000000000000000001000000000000000000100000000
000000010000000000000000000101000000000010000000000100
010000010000000000000000001000000000000000000100000000
100000010000000111000000000111000000000010000000000001

.logic_tile 3 15
000000000000000000000110000011100000001100111100000000
000000000000000000000000000000001100110011000010000001
111000000000000001100110000101001001001100111100000000
000000000000000000000000000000001101110011000001000001
110000000000000001100010000111001000001100111100000000
000000000000000000000000000000101110110011000010000000
000000000000001000000000010101001000001100111100000000
000000000000000001000010000000101001110011000010000001
000000010000001000000000000101101000001100111100000000
000000010000000001000000000000001011110011000010000000
000000010000000001000010000101001001001100111100000001
000000010000000000000000000000101000110011000010000000
000001010000000001000000010101101000001100111100000000
000000010000000000000010000000101011110011000010000000
110000010000000000000000000101001001001100111100000000
000000010000000000000000000000101001110011000010000000

.logic_tile 4 15
000000000000000000000000010001100000000000000100000000
000000000000000000000010100000100000000001000010000000
111010000000001000000110110001000000000000000100000000
000001000000000101000010100000100000000001000010000000
110000000100000000000000000000000001000000100100000000
110001000000000000000000000000001000000000000000000001
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000110101000000000000000000100000000
000000010000000000000000001001000000000010000000000001
000000010001010000000000000000000000000000100100000000
000000010000100000000000000000001101000000000000000000
000000010000000000000011100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000001100000000111100000010110100000000000
100000010000000000000000000000000000010110100000000001

.logic_tile 5 15
000000000000000000000011000001000001100000010100000000
000000000000001101000010111101101101110110110000100000
111000000000000000000000001001000000101001010100000000
000000000000000000000010110111101001011001100000000000
010000000000000111100010100001001110111000100100000000
000000001110000000100100000000101000111000100000000000
000000000000010101000000000101101100111001000100000000
000000000000001101100000000000011001111001000000000000
000000010000001001000000011001000001111001110100000100
000000010000000111100011100011101001010000100000000000
000000010000001001000000000000001010111000100100000001
000000010000000111100011111001001100110100010000000001
000000010000000111100000000011101000101001010100000010
000000010000001111000000000111010000010101010000000001
010010010000000000000000001011000000101001010100000000
100000010000001111000000000101001001100110010000000000

.ramb_tile 6 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000011110000000000000000000000000000000000
000001010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 15
000000000000001000000000001111111100000011100000000000
000000000000000111000000000011011100001001100000000000
000000000000000000000000001011001111000011100000000000
000000000000000000000000001111001110000110010000000001
000000000000000000000000000111111110000101110000000000
000000000000000000000000000111011100111010000000000000
000000000000000000000000000111111101010111000000000000
000000000000000000000000000111111110000001010000000000
000000010000001000000000000011111110001101100000000000
000000010000010101000000000001111110110010010000000000
000000010000001000000010111001001111010110000000000100
000000010000000101000010101011001111001010100000000000
000000010000000111000000001111011111001101100000000000
000000010000000101000000001011001111110001100000000000
000000010000000000000010110011101101011010010000000000
000000010000000101000010100000001111011010010000000000

.logic_tile 8 15
000000000000000000000010010001000000011111100000000000
000000000000000000000011101001101101000110000000000000
111000000000000000000000010011100000000000000100000000
000000000000001101000010000000100000000001000000000000
000000000000000001100000000000000000000000100100000000
000000000000000000000000000000001110000000000000000000
000001000000000000000010100000000000000000100100000000
000010100000000000000100000000001101000000000000000000
000000010000000111100010010011000000010110100000000000
000000010000000000000010101111001001100110010000000000
000000010000000111000000000001111011000101110000000000
000000010000000000100010000111011110110101000000000000
000000010010001111000110000011100000011111100000000000
000000010000000001100000001001001010000110000000000000
000000010000001000000000001001100000010000100000000000
000000010000000001000000000111101110000110000000000100

.logic_tile 9 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010001000000000000000000000000000000000000000000
000000010000100000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000001000000000000000000000000000000000000

.logic_tile 10 15
000000000000000000000000000111000000001001000000000000
000000000000000000000010111101101001000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000010110100000000000
000000000000000000000100001011000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000010000000000000000000000000000
000000010000000000000011010000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 11 15
000000000000000000000010000111011000101000000000000000
000000000000000000000100000000110000101000000000000000
111000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000001101000010100000000000000000000000000000
010000000000000001100100000000000000000000000000000000
000000000000000000000000001101011110100000010100000000
000000000000000000000000001111101001100001010000000000
000000010000001101000000000000000000000000000000000000
000000010000000011000011110000000000000000000000000000
000000010000001000000000000011001110000000010000000000
000000010000001011000000000011011010000000000000000101
000000010000000000000110011011001010000000000000000000
000000010000000000000010100011001111000100000000000000
010000010000000001100000011000001010110100000100000000
100000010000000000000011001111001001111000000000000000

.logic_tile 12 15
000000000000000000000000000111011010000001010000000000
000000000000010000000011110000010000000001010000000001
111100000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000001111001110000011110100000000
010000000000000000000000001111010000000001010000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000010000000000000000000000000000
000000010000001011000010000000000000000000000000000000
010000010000000000000111000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 13 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010001000100101
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000
100000010000000000000000000000000000000000000000000000

.logic_tile 14 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 15
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 15
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp0_tile 25 15
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.dsp1_tile 0 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 16
000000000000000000000000000000000001000000001000000000
000000000000000101000000000000001011000000000000001000
000000000000000101000010100000011011001100111000000000
000000000000001101100100000000011010110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001000110011000000000000
000000000000000101000011100001101000001100111000000000
000000000000000101000110110000000000110011000000000000
000000000010000000000000000000001001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001011110011000000000000
000000000000000000000000000001101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001000110011000000000000

.logic_tile 2 16
000000000000000000000000000000000000000000000100000000
000000000000000000000011100111000000000010000000000000
111000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
010000000000000000000000010000000001000000100100000000
010000000000000000000011110000001101000000000000000000
000000000000000000000000000000011110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000011000000000010000000000000
000000000000001101000010100000000001000000100100000000
000000000000001001100110110000001101000000000000000000
000000000000000011100000000111100000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000011100000000000000000000000100100000000
100000000000001101100000000000001011000000000000000000

.logic_tile 3 16
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000101100110011000000010001
111000000000000000000000010111001001001100111110000000
000000000000000000000010000000001011110011000001000000
110000000000000000000000000101101000001100111110000000
000000000000000000000000000000101001110011000000000000
000000000000000000000000010111001001001100111110000000
000000000000000000000011010000101011110011000000000001
000000000000001000000000000101101001001100111100000000
000000000000000001000000000000101100110011000000000001
000000000000001000000000000111101001001100111110000000
000000000000000001000000000000001011110011000000000001
000000000000000001100110000101101001001100111100000100
000000000000000000000000000000101001110011000010000000
110000000000000001100110000111101001001100111110000001
000000000000000000000000000000101011110011000000000000

.logic_tile 4 16
000000100001001000000000000000011000000011110000000000
000000000000000101000000000000010000000011110000000001
111000000000000001100110010000000001001111000000000000
000000000000000000000010000000001000001111000000000100
110000000000000001100000010101000000000000000100000000
110000000010000000100010010000100000000001000000000000
000000000000000000000110000000011000000011110000000000
000000000000000000000100000000010000000011110000000100
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000001
000000000000000000000000000000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000111000000000000000000100100000000
000000000000000001000100000000001010000000000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000111000000000010000000000000

.logic_tile 5 16
000010100000000101000000000101000000001100111000000000
000001000000000101000010100000101001110011000000000000
000000000000000111000000010111101001001100111000100000
000000000110000101000011110000101010110011000000000000
000000000000000001000010100001001001001100111000000000
000000000000000000000011110000001001110011000000000000
000000000000001000000010100001001001001100111000000000
000000000000001111000000000000001000110011000000000000
000000000001010000000000000001101001001100111000000000
000000000000100000000000000000001011110011000000000000
000000000000000000000000000101001001001100111000000000
000000000000000000000000000000101000110011000000000000
000000000000000000000000000001101001001100111000000000
000000001100000000000000000000001000110011000000000000
000000000000000000000010000101001001001100111000000000
000000000000000000000000000000001000110011000000100000

.ramt_tile 6 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000010100001010000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000

.logic_tile 7 16
000000000100000101000010101001111010000010101000000000
000000000000000000100010100011101100000001010000000000
111000000000000001100010100111000001000000001000000000
000000000000000101100010100000101000000000000000000000
110000000000000101000010100101000000000000001000000000
010000000000000101100100000000001001000000000000000000
000000000000001101000010100001100001000000001000000000
000000000000001001100110110000101111000000000000000000
000000000000001000000000000001000001000000001000000000
000000000000000001000010010000101000000000000000000000
000000000000001000000111000101001001101101111110000000
000000000000000101000000000001101101110111100001000000
000001000000000000000010000101101001101101111100000000
000000000000000000000000000101101011110111100001000000
010000000000000000000000000101101001101101111100000000
100000000000000001000010000001001110110111100001000000

.logic_tile 8 16
000000000000000000000000001101001110010110100000000000
000000000000000000000010101001100000010101010000000000
111000000000001001100000001000011100011010010000000000
000000000000000111000011111011011100100101100000000001
000000000000000001000110010000000000000000100100000000
000000000000000000000010000000001101000000000000000000
000000000000001000000000000101000000000000000100000000
000000000000001111000000000000000000000001000000000000
000001000000100101000000001001101110010110100000000000
000000000000000000000010000001000000010101010000000000
000000000000000000000110110000000000000000000100000000
000000000000000000000010001111000000000010000000000000
000000000000000000000000000111101110010110100000000000
000000000000000111000011111001000000101010100000000100
000000000000000000000000000000001011000111010000000000
000000000000000001000000000111011010001011100000000000

.logic_tile 9 16
000000000000000000000000000000000000000000100100000000
000000000100000000000000000000001100000000000000000000
111000000000000000000000001101011010010100000000000000
000000000000000000000000001101010000000010100000000100
000010000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000111100110010000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000001001000010010000000000000000000000000000
000000000000000011100010000011000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000000001011101110010111110000000000
000000001010000001000000000101100000000010100000000001
000000000000000001100000001101111110010111110000000000
000000000000000000000000000011000000000001010000000000

.logic_tile 10 16
000000000000000000000000000101000000000000001000000000
000000000000000000000011100000100000000000000000001000
111000000000100101000000010000011000000011111000000000
000000000001001101100011110000001100000011110000000000
010000000000000101000111100111101000001100111000000000
010000000000000101100110100000100000110011000000000001
000000000000000000000000000101001000111100001000000000
000000000000000000000000000000100000111100000000000000
000000000000000001100000001111101000101001010100000000
000000000000000000000000001001000000010101010000000001
000000000000000001100000011111001010000010100000000000
000000000000000000000010000001100000000000000000000000
000000100000000000000110001000001011110001010100000000
000001000000000000000000001011001001110010100000000001
010000000000001000000110001111111000101000000100000100
100000000000000001000010110011110000111101010000000000

.logic_tile 11 16
000000000000000000000010110101000000000000001000000000
000000000000000000000010010000100000000000000000001000
111000000000000000000010100000001001001100111000000000
000000000000000000000000000000011001110011000000000000
010000000000000000000110110011001000001100111000000000
110000000000000000000110010000000000110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001001110011000000000000
000000000000001101100111000111001000001100111000000000
000000000000000101000100000000100000110011000000000000
000000000000000000000110000111101000001100111000000000
000000000000000101000000000000000000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010100000001100110011000000000000
010000000000000101100000001011101000000101010100000000
100000000000000000000000001011001101101010000000000000

.logic_tile 12 16
000000000000000000000110001011011011110000100100000000
000000000000000101000100000111101001110000000000000000
111000000000001000000110010001000000110000110100000000
000000000000000101000010101011001011100000010000000000
010000000000000111000010011011001010101000000100000000
110000000000000101000010100001100000010110100000000000
000000000000000101100000001000000001100000010000000000
000000000000001101000000000101001111010000100000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000110110000000000000000000000000000
000000000000000000000000000111111010110100000100000000
000000000000000000000000001011001010110000000000000000
000000000000000000000110000001101100101111110001000100
000000000000000000000000000101111101010110100001000001
010000000000000001100000010111000000101001010000000000
100000000000000000100010011001100000000000000000000000

.logic_tile 13 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 16
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 16
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 16
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 16
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 16
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 17
000000000100000000000010100011101000001100111000000000
000000000000000000000100000000100000110011000010010000
111000000000001101000010100111101000001100111000000000
000000000000000111000110110000000000110011000010000000
010000000000000111000010100000001000001100111000000000
000000000000000000100000000000001010110011000000000100
000000000000000101000010101001101000101101110100000001
000000000000000000100010101111001101000100100000000000
000000000000000000000110001000001000111000100100000000
000000000000000000000000000001011011110100010000000000
000010100001010000000011101101111000101001010100000000
000001000000100000000000001001100000010101010000000000
000000000000000000000000001000011001101100010100000000
000000000000000000000000000101001000011100100000000000
010000000000000011100000010001111001111000100100000000
100000000000000000100011000000011011111000100000000000

.logic_tile 2 17
000000000000010101000000000111000001000000001000000000
000000000000000101000010100000101011000000000000000000
111000000000000101000000000001100000000000001000000000
000000000000000101000010100000001011000000000000000000
010000000000000000000010100011001000001100111100000000
100000000000000000000011100000101000110011000000000001
000000000000001000000010100001101001001100111100000000
000000000000000011000000000000101111110011000010000000
000000000000000000000010000101101001001100111100000100
000000000100000000000000000000001111110011000000000000
000010000000000000000010100001001001001100111100000010
000001000000000000000010100000101101110011000000000000
000000000000000000000000010001101000001100111100000010
000000000000000000000011010000001011110011000000000000
010000000000000000000010010011101000001100111100000100
100000000000000000000011010000101000110011000000000000

.logic_tile 3 17
000000000000000001100011100001001000001100111110000001
000000000000000000000100000000101100110011000000010000
111000000000000000000000000000001000001100110110000000
000000000000000000000000000001001001110011000001000000
110000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 4 17
000000000000000000000111001000000000000000000100000000
000000000000000000000110101101000000000010000000000000
111000001110001000000000000000001010000100000100000000
000000000000000001000000000000000000000000000000000000
110000000000001011100111000001000000000000000100000000
010000000000000001100000000000100000000001000000000000
000000000000000000000010000001100000010110100000000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000010000000000000000001000000000000
000000000000000000000000000000000000010110100000000001
000000000000000000000000000101000000101001010000000000
000000000000000000000000000000000000010110100000000000
000000000000000001000000001001000000101001010000000000
010000000000000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 5 17
000000000000001011100011100001001000001100111000100000
000000000000000111100000000000001000110011000000010000
000000100000000000000111000001001000001100111000100000
000001000000000000000000000000001011110011000000000000
000000000000001011100010000101001001001100111000100000
000000000000000111000010000000001011110011000000000000
000000000000000000000111000001001001001100111000100000
000000000000000000000100000000001001110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000100000000000000000001011110011000000000010
000000000000000000000000000101001000001100111000000000
000000000000000000000000000000001010110011000000000010
000000000000000000000000000101001001001100111000000000
000000001010000000000000000000001110110011000000000010
000000000000000001000000000001001000001100111000000000
000000001000000000000000000000001001110011000000100000

.ramb_tile 6 17
000000000000000000000111100001111110000000
000000010000000111000010000000100000000000
111000000000000000000010000101011100000000
000000000000001001000100000000000000100000
010000000000000111000010000001011110000000
010000000000000000000000000000100000010000
000000000000000111000000000101111100000000
000000000000001111100000000000000000100000
000000000000000000000111001011011110001000
000000000000000000000100000111100000000000
000000000000000011100000001001011100000000
000000001000000101100000000011000000100000
000000000000000000000000010101111110000000
000000000000000000000011101101000000000000
010000000000000011100010000111111100000000
010000000010000101000100001111100000100000

.logic_tile 7 17
000000000000001000000000000101001000010010001100000000
000000000000001001000010110111101010001000010011110001
111000000000000000000010101000001001111010000000000000
000000000000000000000100001001001100110101000000000000
110000100000001101000000010011111000000001000000000000
010001000000001001100010000000011000000001000000000000
000001000000000000000110000101101001011000110000000000
000010000000000000000100000101111100100111000000000000
000000000000000000000000000011111000010111110000000000
000000000000000000000010010001010000010100000000000010
000000000000000001000000000001000001010000100000000000
000000000000000000100000000101101001000000000000000000
000000000000000001100000000001101010010110010000000000
000000000000000000000000000000101001010110010000000000
010000000000000000000000001001011010010010100000000000
100000000000000000000000000011111010001001100000000000

.logic_tile 8 17
000000000000000000000110001011011110010111000000000000
000000000000000000000000001111011110000010100000000000
111000000000000000000110000111101111010110000000000000
000000000000000000000110101001101001001010100000000001
000000000000000111100000010000011100000100000100000000
000000000000000000100010000000010000000000000000000000
000000000000000000000110001011111110010111110000000000
000000000000000000000100000011100000000010100000000000
000000000000000101000000000001011001001101100000000100
000000000000000000000000000111111111110010010000000000
000000000000000011100011100101000000000000000100000000
000000000000000001000111110000000000000001000000000000
000000000000000101100000001111101001000101110000000000
000000000000000000000000001101111001110101000000000000
000000001110000001100110000011100001010110100000000000
000000000000000000000010101101001100100110010000000000

.logic_tile 9 17
000000000000000101000010000011011011010111000000000000
000000000000000000100000001101011001000101000000000000
111000000000000000000010100111001110000110110000000000
000000000000000000000010100000011001000110110000000000
000010100000000001100110101001111010010011100000000000
000001000000000000000000001011111011000001100000000000
000000000000000000000110100000000001000000100100000000
000000000000000000000010110000001111000000000000000000
000000000000000001100000011001000001011111100000000000
000000000000000000000010101101001001010000100000000000
000000000000000000000000010001101011001101100000000000
000000000000000000000010010011111011110001100000000000
000010100000000001000110000000000000010110100000000000
000001000000000000000000001011000000101001010000000000
000000000000000000000000000101101011001100000000000000
000000000000000000000010000001101011110011110000000000

.logic_tile 10 17
000000000000010001100000010000000001000000001000000000
000000000000100000000011100000001110000000000000001000
111000000000001000000000000000011111001100111000000000
000000000000000111000000000000001010110011000000000010
010000000000000000000111100111001001010000010100000000
110000000000000000000110000000101000010000010000000000
000000001100101000000000000111100001100000010000000000
000000000001000001000000000000001010100000010000000000
000000000000000000000011100001000001100000010100000000
000000001000000000000100000000001000100000010000000000
000000001110000000000000000001111110000001010100000000
000000000000000000000000000000000000000001010000100000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010000000000100001100000000001101000111101010000000000
100000001001000000000000001011011011110110110010000000

.logic_tile 11 17
000000000000000000000000011001101010000000000000100000
000000000000000000000010011101001001001000000000000000
000000000000000001100000001011001111111000110010000000
000000000000000000100000000011111010110110110000000010
000000000000001101100000010000011110000010100000000000
000000000000001001000010000111000000000001010000000000
000000001100000101100010101000001100000010100000100000
000000000000000001000000001111010000000001010000100010
000000000000000101000000010111000001100000010000000000
000000000000000000100010100101101010000000000000000000
000000000000000001100000000000000001001001000000000000
000000000000000000000000001101001111000110000000000000
000000000000000101100010011001101010000000000000000000
000000000000000000000010011101001001000000010000100000
000000000000001000000000011111001100010100000000000000
000000000000000101000010100101111100001000000000000000

.logic_tile 12 17
000000000000001001100011101001001011000010100000000000
000000000000010001000011111101011101000001000000000000
111000000000000000000110110001000001011111100100000000
000000000000000000000010000000001011011111100001000000
000000000000000001100010101001101010101001110100000000
000000001010000000000011111011111011101001010001000000
000001000000000000000010100001001100000000000000000000
000010100000000000000010111001111111010000000000000000
000000000000000001000000011101001100010100100100000000
000000000000000000000010001011101010010100000000100000
000000100000000000000000000000000000000000000000000000
000001000000000000000010000000000000000000000000000000
000000000000000000000110000101001001101001110100000000
000000000000000000000010001111111001010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 17
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 17
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 17
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 18
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000001000
111000000000000000000000000000011000001100111100100000
000000000000001101000000000000001100110011000000000010
110000000000000000000000000000001000001100111100100000
000000000000000000000000000000001101110011000001000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100110010111101000001100111100000000
000000000000000000000010000000000000110011000000100010
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000000000110011000010000000
000000000000000000000000000111101000001100111100000000
000000000000000000000000000000100000110011000000000010
110000000000001001100110010111101000001100111100000000
000000000000000001000010000000100000110011000010000000

.logic_tile 2 18
000000000000000101000010100001001000001100111100000000
000000001100011101100100000000101000110011000000010100
111000000000000000000000000101101000001100111100100000
000000000000000000000000000000001011110011000000000000
010000000000000000000000000001001001001100111100000000
100000000000000000000011110000001011110011000000000100
000000000001000111000111000111101001001100110100000000
000000000000101101000100000000001010110011000000000100
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000101100000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000000000010000000000000000000100100000000
110000000000000000000010000000001111000000000000000000
000010000001010000000000000000000000000000100100000000
000001000000100000000000000000001011000000000000000000
000000000000000000000000000111100000010110100000000001
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000000001000000100100000000
000000000000000000000011100000001001000000000000000000
000000000000000000000010011000000000000000000100000000
000000000000000000000011101011000000000010000000000000
010000000000000000000000010000000000000000000100000000
100000000000000000000010101111000000000010000000000000

.logic_tile 4 18
000000001110001000000110110101101110001100111100000000
000000000000000011000011010000111010110011000010001001
111000000000000111000010110001001000001100111100000000
000000001110000000000011010000001011110011000000100101
010000000000000101000010100001101001001100111100000000
100001000000000001000010100000001001110011000000100000
000000000000000011100000000011101000001100111110000000
000000000100000001100010100000101001110011000000000000
000000000000000001000000000101001000001100111100000110
000001000000000000000010000000001001110011000000000000
000010100000000000000000010011001001001100111100000001
000001000000000000000011000000101001110011000000000100
000000000001000000000000000101101000001100111100000000
000000000000000000000010000000001011110011000000000010
010000000001010000000000000101101000001100111110000001
100000000000100000000000000000001100110011000010000000

.logic_tile 5 18
000000000000000000000000000111101000001100111010000000
000000000000000000000010010000101101110011000000010000
111000000000001000000000010001101000001100110010000000
000000000000001011000010001111000000110011000000000000
010000000000000000000111110000000001001111000000000000
110000000000000000000111000000001001001111000000000000
000000000000001000000000000000001000000100000100000000
000000000000000111000010000000010000000000000000000000
000000000000000000000000010101100000000000000100000000
000000000000000000000011100000000000000001000000000000
000000000000000000000000000111100000010110100000000000
000000000000000000000000000000100000010110100000000000
000000000000000000000000010000001010000100000100000000
000000000000000000000011100000010000000000000000000000
010000000000000000000110001000000000000000000100000000
100000000000000000000011101101000000000010000000000000

.ramt_tile 6 18
000000000000001000000000000101011110000001
000000000000001111000010000000000000000000
111000000000000000000111100101011100000000
000000000000000000000000000000000000010000
010000000001001001000011100011111110000000
010000000010000111000100000000000000000100
000000000000000111100000010011011100000000
000000000000001111100011100000100000010000
000000000000000000000000000101111110000010
000000000000000000000011110001000000000000
000000000000001001000000001101011100000000
000000000000000101000000001101100000100000
000000000000000000000000001001111110000000
000000000000000111000000001111100000100000
010000000000001001000010000111111100000000
110000000000000101000100000111000000000000

.logic_tile 7 18
000000000000000000000000001111101010010110100000000001
000000001000000000000011101011110000101010100010000000
111000000000001101000000001000000001010000100000000000
000000000000001111100000001101001101100000010000000000
000000000000000000000000000101001110001011100000100000
000000000000000000000010110000101111001011100000000000
000000000000000000000000000001000000000000000100000000
000000000000000000000010110000100000000001000000000000
000000000000000000000000010111011100111110100000000001
000000000000000000000011101011100000111111110000000000
000000000000000001000110010011000001001001000000000001
000000000000000000100010001111101100000000000000000100
000000000000001000000110001000000000000000000100000000
000000000000001001000010000001000000000010000000000000
000000000010000000000010110111100001011111100000000000
000000000000000000000110011101101000000110000000100000

.logic_tile 8 18
000000000000000101000000010011011010000010101000000000
000000000000000101100011011101101100000001010000000000
111000000000001000000000000011000001000000001000000000
000000000001001001000000000000101011000000000000000000
010000000000001101000010110101000001000000001000000000
010000000000001001100010010000101110000000000000000000
000000000000001001100110000101100001000000001000000000
000000100000000011100110100000001111000000000000000000
000000000000001000000010000101000001000000001000000000
000000000000000001000010000000001011000000000000000000
000001000000000101100000000001001000101101111110000000
000010000000000000000000000001001110110111100000000001
000000000000001000000010100011101001101101111100000000
000000001010000101000000000101001000110111100000000011
010000000000001011100000000111001001101101111100000000
100000000000000101000010000001101110110111100000000011

.logic_tile 9 18
000000000000000000000000001111011101011000110000000000
000000001110000000000000001001011110011011000000000000
111000000000100000000000011000001010001011100000000000
000000000000010000000010000111001111000111010000000000
000000000001010111100110000011000000000000000100000000
000000000000100000000000000000100000000001000000000000
000001000000100000000000000000001100000100000100000000
000010100001010000000000000000000000000000000000000000
000000000000001000000110101011100000010000100000000000
000000000000000101000000000111101110000000000000000000
000000000000100000000110001111111000000010000000000000
000000000001010000000100001011011110001111010000000000
000000000000000001100000010111100001000110000000000000
000010100000001111000010001101001111101111010000000000
000000001100000001000010000111011110000000000000000000
000000000000000001000100000111000000000010100000000000

.logic_tile 10 18
000000000000000000000000000011100000000000000100000000
000000000000000000000010100000100000000001000010000000
111000000000000000000000000101001000101000000010000000
000000100000000000000000000000110000101000000000000000
110000000000000000000010100111000000000000000100000000
110000001110000000000000000000000000000001000001000100
000001001110000000000000000000000000000000100110000000
000000101110000000000000000000001100000000000000000000
000000000000000101000000000011100000000000000100000000
000000000000000000000000000000000000000001000010100000
000000000000100101000010100000011100000100000110000000
000000000011000101000000000000000000000000000000100000
000000000001010000000110100000000000000000000000000000
000000000000000101000100000000000000000000000000000000
010001000000100000000000000000000000000000000000000000
100000100000010000000000000000000000000000000000000000

.logic_tile 11 18
000000000000000000000110010000011100000000110000000000
000000000000000000000011110000001110000000110000000000
111000000000000000000000010000001111000000010000000000
000000001110000101000010011101001100000000100000000000
110000000000001101100000011101001110111101010100000000
110000000000000001000011110001110000101000000000000001
000000000000000011100000000101101000110000110100000000
000000000000000000100010000101011001110100010000000000
000000000000000001100110000000001101111000100100000000
000000000000000000000100000101001100110100010000000000
000010100000001001100000001001011001111000110000000001
000000000000000001100000001101111110110000110000100000
000000000000000001100010010111101011101001010100000100
000000000000000000100110001001101010011001010000000000
010000000000000000000110010101111110111101010100000001
100000000000001001000010000011011101011100000000000000

.logic_tile 12 18
000000000000000000000000000000000000000000000000000000
000000000110000000000000000000000000000000000000000000
111000000000011000000000010101000000000000000110000001
000000000000100111000011000000100000000001000011000100
000000000000000000000010000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000100000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000001111111010111111110000000000
000000000000000000000000001001010000101011110010000000
010000000000000000000000000000000000000000000000000000
010000000000000111000000000000000000000000000000000000

.logic_tile 13 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 18
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 18
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp3_tile 25 18
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 19
000000000000000000000000000111001000001100111100000000
000000000000000000000000000000000000110011000000010000
111000000000010000000000000101001000001100111100000000
000000000000100000000000000000000000110011000010000000
110000000000000001100000010101001000001100111100000000
000000000000000000000010000000100000110011000000000100
000000000001011000000000000000001000001100110100100000
000000000000100001000000000000001101110011000000000000
000000000000000000000110000101100000010110100100000000
000000000000000000000000000000000000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
110010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000

.logic_tile 2 19
000000000000010000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000000000000000000011100000100000100000000
000000000000000000000000000000010000000000000000000000
110000000000001000000110100000000000000000000000000000
010000000000000101000000000000000000000000000000000000
000000000000001000000000000000011110000100000100000000
000000001100000101000000000000000000000000000000000000
000000000001010000000000010000000000000000100100000000
000000000000000000000011000000001011000000000000000000
000010100000010000000000001000000000000000000100000000
000001000000100000000010110101000000000010000000100000
000000000000000000000110000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
010000000000000101000000000000001110000100000100000000
100000001100000000100000000000010000000000000000100000

.logic_tile 3 19
000000000000001000000110010000011000000100000100000000
000000000000001001000010010000000000000000000000000000
111000000000000001100000000001000000010110100000000000
000000000000000000100000000000000000010110100000000000
110000000000000000000110000000000000000000100100000000
100000000000000000000100000000001001000000000000000000
000000000001011000000000000101000000000000000100000000
000000000000101001000000000000100000000001000000000000
000000000000001000000000000101100000000000000100000000
000000000000000001000000000000000000000001000000000000
000000000000001000000000000000001010000011110000000000
000000001100000001000000000000010000000011110000000000
000000000000000000000000010000000000001111000000000000
000000000000000000000010000000001001001111000000000000
010000000000000000000000000011101100000010000000000000
100000000000000000000000001111001001000000000000000000

.logic_tile 4 19
000000000000100000000110010101101001001100111100000000
000000000001000000000110010000001100110011000011010000
111010000000001001100010100011101001001100111110000000
000001000000001001100100000000101001110011000001000100
010000001100000000000010000001001000001100111100000000
100000000000000000000000000000101001110011000000000001
000010100000000000000000000101001000001100111110000000
000000000000000001000000000000101100110011000000000001
000000000000000101100000000001101000001100111110000100
000000000000000101000000000000001111110011000000000000
000000000000000000000000010111101000001100111100000100
000000000000000101000010100000001111110011000000000100
000000000000001000000110110111101000001100111110000000
000000000000000101000010010000001100110011000001000001
010010000000001101100000000001101000001100111100000000
100000000000000101000000000000001110110011000001000001

.logic_tile 5 19
000000000000000011100000000000000000001111000000000000
000000000110000000100000000000001101001111000000000000
111000000000000011100000000101100000000000000100000000
000000000000000000000000000000100000000001000000000000
110000000000000111100000000001100000000000000100000000
110000000000000000100000000000000000000001000000000000
000000100000000000000111100101000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000011000000000000000000100000000
000000001000000000000010000011000000000010000000000000
000000000000000000000000000111100000010110100000000000
000000000000000001000000000000100000010110100000000000
000000000000000000000111000000001110000100000100000000
000000000000000000000010000000010000000000000000000000
010000000000000000000110000000000000000000000100000000
100000000000000000000000000001000000000010000000000000

.ramb_tile 6 19
000000000000000000000000010000001010000000
000000010000001111000011110000010000000000
111000000000001011100000000000001000000000
000000000000001001100000000000010000000000
010000000001000111000000010000001010000000
010000000000000000100011110000010000000000
000000000000000111100000000000001000000000
000000000000001111000000000000010000000000
000000000000000000000000000000001010000000
000000000000000000000000000001010000000000
000000000000001000000000001000001000000000
000000000000000101000000000001010000000000
000000000000000000000000001000001010000000
000000000000100000000000000011010000000000
010000000000000000000000001101011000000000
110000000000000000000000000101000000000000

.logic_tile 7 19
000000000001000001100110000000011010000100000100000000
000001000000100000000010000000010000000000000000000000
111000000000001000000000000000011101001100110000000000
000000000000000001000000000000011111001100110000000000
000000000000000000000000010001011100101000000110000001
000000000100001001000010000000110000101000000000000010
000000000000000000000111110011101001000010000000000000
000000000000000101000111100001011010001000000000000000
000000000000001000000010011101001110010000000000000000
000000000010100001000111011111011110010010100000000100
000000000000000000000110010000011010000100000100000000
000000000000000101000010100000010000000000000000000000
000000000000000101000010100000001010001110100000000000
000000000000000000000110001111011100001101010000000010
000000000000001000000010101001101100100010000000000000
000000000000000101000011110111011101001000100000000000

.logic_tile 8 19
000000000000000000000000000101001001010010001110000000
000000000000000000000000000111101011001000010000010011
111000000000000000000000000101001000101010100000000000
000000000000000000000000000111000000111100000000000000
110000000000000001100010110000000000001001000000000000
010000000000000000100110000101001100000110000000000000
000000000000000000000110000000001110000011110100000000
000000000000000000000100000000010000000011110000000000
000000000000001000000000001011111110010000000010000000
000000000110001001000011111111001011010010100000000000
000010100000000001000000001000000001111001110010000100
000000000000000000000000000111001100110110110000100000
000000001110001001100110000011111110010100000010000000
000000000000001001000000001111000000000010100000000100
010000000000000000000110000101000000000000000100000000
100000000000000001000000000000100000000001000000000000

.logic_tile 9 19
000000000000000101000010110000001100000100000100000000
000010000000000000000111010000000000000000000001000000
111000000000000000000010100000000000000000100100000000
000000100000000000000100000000001011000000000000100000
010000000000000101000000000000000001000000100100000000
010000000000000000100010110000001010000000000001000010
000000100001000101000111100011011010000011110000000000
000001001010100000100110110001010000101010100000000000
000000000000000101100000000001000000000000000110000000
000000000000000001000000000000100000000001000000100000
000001001100000000000000001000000000000000000110000000
000010100000000000000000001001000000000010000000000000
000000000000000000000000000000000000000000100100000000
000000000010000000000000000000001010000000000000100001
010000000000000000000000001000000000000000000100000000
100000000000000000000000001101000000000010000001100000

.logic_tile 10 19
000000000000000000000110000101111101101001010010000100
000000000110000000000100000101101001110110100000100100
111000000000001000000000000000000001000000100110000000
000000000000001001000011100000001010000000000010100011
110010100000000111000111000000000000000000000000000000
110001000000000000000100000000000000000000000000000000
000001000000000000000000010001100000000000000100000000
000010100000000001000011110000000000000001000000000000
000000000000000000000000000000001000000100000100000000
000000000000000001000000000000010000000000000000000000
000000000001010111000000000000001100000100000100000000
000000000000100000100000000000000000000000000000000000
000010000000000000000010000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
010000000010000000000000000000001010000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 11 19
000000000000000000000110100001100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000001101100000000000000000000000000100000000
000000000000000101000010111001000000000010000000000000
010000000000000000000011100000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001001000000000000000000
000000000000000000000000000001100000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000011010000100000100000000
100000000010000000000000000000010000000000000000000000

.logic_tile 12 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000

.logic_tile 14 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 19
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 19
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 19
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 20
000000000000000101000011101001000001111001110100100000
000000000000000000000000000001001010100000010000000100
111000000000000000000000000111011001110010100100100000
000000000000000111000000000000001010110010100000000000
010000000000000011100000000000000000000000000000000000
000000000000000101000010100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000100000010100000000
000000000000000000000000001001001010110110110000100000
000000000000000001100000001101000000111001110100000000
000000000000000000000000000001101010100000010000100000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 2 20
000000000000001000000000000101111101000000000000000000
000000000000001011000000000011001011000000100010000000
111000000001010000000111100001000000000000000100000000
000000000000100000000000000000000000000001000000000000
110000000000000111100111000000000000000000000000000000
100000000000000001100100000000000000000000000000000000
000000000000001011100110000101100000000000000100000000
000000000000000001000100000000000000000001000000000000
000000000000001000000000000001100000000000000100000000
000000000000000011000000000000100000000001000000000000
000010100000000001100000000101000000000000000100000000
000001000000000000000000000000000000000001000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000000
010000000000000000000000000101000000000000000100000000
100000001100000000000000000000100000000001000000000000

.logic_tile 3 20
000000000000000101000000000001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000101000000000000001100000011111000000000
000000000000000000000000000000011100000011110000000000
000000000000000001000000000101101000001100111000000000
000000000000000000000000000000100000110011000000000100
000000000000010000000000000000001001001100111000000000
000000000000100000000010100000001000110011000000000001
000000000000000001100000000011101000001100111000000000
000000000000000000000010000000000000110011000000000001
000000000000000101100000000000001001001100111000000000
000000000000000000000000000000001110110011000000000001
000000000000000000000000000000001000001100111000000100
000000000000000000000000000000001010110011000000000000
000000000000001000000000010000001001001100111000000000
000000000000000101000010100000001111110011000000000100

.logic_tile 4 20
000000000000000000000000000111101001001100111110000000
000000000000000111000000000000101100110011000001010100
111000000000010000000000000000001001110011000100000000
000000000000000000000000001111001101001100110001000101
010000000000000000000010000101000000010110100000000000
100000000000000101000000000000000000010110100000000000
000000000000000000000010001000000000010110100000100000
000000000000000000000000000011000000101001010000000000
000000000000000000000000000000000000001111000000000000
000000000000000000000000000000001011001111000000000000
000000000000000101100010100001000000010110100000000000
000000000000000101000000000000000000010110100000000000
000000000000000000000110110000000001001111000000000000
000000000000000000000010100000001011001111000000000000
010000000000000000000000010111000000010110100000000000
100000000000000000000010100000100000010110100000000000

.logic_tile 5 20
000000000000000011100000000000000000001111000000000000
000000000000000000000011100000001010001111000000000000
111000000000000000000000000111000000000000000100000000
000000000000010000000000000000100000000001000000000000
010000000000000001100000000111000000000000000100000000
010000000000000000000000000000100000000001000000000000
000000000010000011100000000011000000000000000100000000
000000000000000000100000000000100000000001000000000000
000000000000000000000000000011100000010110100000000000
000000000000000000000011000000100000010110100000000000
000000000000000000000110000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
000000000000000000000110101000000000000000000100000000
000000000000000000000110001111000000000010000000000000
010000000000000000000010000000011010000100000100000000
100000000000000000000000000000000000000000000000000000

.ramt_tile 6 20
000000000000000000000000000000011100000000
000001000000000000000000000000000000000000
111000000000001000000000010000011110000000
000000000000000111000011010000000000000000
110000000000000000000000000000011100000000
110000000000000111000000000000000000000000
000000000000001111100000000001101110000000
000000000000001011000000000000000000000000
000000000000000000000000001000011100000000
000000000000000000000000001001000000000000
000000000000000111000000001000011110000000
000000000000000000100000000101000000000000
000000000000000111000011101000011100000000
000000000000000000100100001111000000000000
110000000000000111000010000101101110000000
110000000000000000100000000101000000010000

.logic_tile 7 20
000000000000000000000000000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000000000000010100000000001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000000000000000000111100000000000001000000000
000000000000000101000010100000000000000000000000000000
000000000000000101000000000000000001000000001000000000
000000000010000000000000000000001101000000000000000000
000000000000000101000010110111100000000000001000000000
000000000000000000000011010000100000000000000000000000

.logic_tile 8 20
000000000000000001100000010000000000000000001000000000
000000000000000000000010000000001011000000000000001000
111000000100000000000010100000001011001100111000000000
000000000000000000000000000000011101110011000000000000
110000000000000000000010100000001001001100111000000000
110000000000000001000000000000001101110011000000000000
000001000000100000000000000000001001001100110000000000
000000000001010000000000000000001001110011000000000000
000010000000000001000000001101001100010000000010000000
000001001010000000000000001011001001010010100000000000
000000000000000000000110010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000011100000000000000000000100000000
000000000000000000000000001001000000000010000000000000
010000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000000

.logic_tile 9 20
000000100000000000000110000000000000000000000000000000
000001000000000000000100000000000000000000000000000000
111000001000001001100110011000000000000000000100000000
000010000000001001100111111001000000000010000000000000
010000000000000001100111101000000000000000000100000000
110000000000000000100000000001000000000010000000000000
000000000000000000000000000000001010000100000100000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001001000000000010000000000000
000000100000000000000000000000000001000000100100000000
000001000000000000000000000000001001000000000000000000
010000000000000000000000001000000000000000000100000000
100000000000000000000000000001000000000010000000000000

.logic_tile 10 20
000000000000000000000000001000000000000000000100000001
000000000000000000000000000111000000000010000000100000
111000000000000000000000000000000000000000000100100000
000000000000000000000000000101000000000010000000000100
010000000000001000000111110000000000000000000000000000
110000000100001111000011110000000000000000000000000000
000000000000000000000000000000000000000000000100100000
000000000000000000000000001101000000000010000000100000
000000000000000000000000000000000001000000100100000100
000000000000000000000000000000001101000000000001000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000001110000000000000000011110000100000100000100
000000000001010000000000000000010000000000000010000000
010000000000000101000000000000000000000000000000000000
100000001010000000000010010000000000000000000000000000

.logic_tile 11 20
000000000000000000000000001011011111100000000000000000
000000000000000000000000001111101110000000000000000011
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000100000000000000110000101100000000000000100000000
000000000000000000000100000000000000000001000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000001
010000000000001001100110000000011010000100000100000000
100000000000001001100100000000010000000000000001000000

.logic_tile 12 20
000100000000000000000000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
111000000000000000000000010000000000000000000000000000
000000000100000111000010100000000000000000000000000000
010000000000000000000111100000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000001000000
000010100000000000000000000001100000000000000100000000
000000000000000000000000000000100000000001000001000000
000000000000001000000000000111000001111001110000000100
000000000000000011000011101001101000110000110010000000
010000000000000000000000000001011000111100010000000000
100000000000000000000000000000101110111100010011000000

.logic_tile 13 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 20
000000000001000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 20
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 20
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 20
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 21
000000000000000001100110000000000001000000001000000000
000000000000000000100100000000001001000000000000001000
000000000000000000000000010011100001000000001000000000
000000000000000000000010010000001100000000000000000000
000000000000000000000000000001000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000110000011100000000000001000000000
000000000000000000000100000000001111000000000000000000
000000000000000000000000000011100001000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000001101100110110101100001000000001000000000
000000000000000011000010100000101110000000000000000000
000000100000000000000000010001000001000000001000000000
000000000000000000000010100000001100000000000000000000
000000000000001000000000000011100001000000001000000000
000000000000000011000000000000101110000000000000000000

.logic_tile 2 21
000000000000000000000111000000000000000000000000000000
000000000000100111000000000000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001001000000000000000000
110000000000000011100000000000000000000000100100000000
100000000000000000000000000000001101000000000000000000
000000000000000000000000010101000000000000000100000000
000000000000000000000011000000000000000001000000000000
000000000000000000000000010000000000000000000000000000
000000000010000000000010110000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000000001000000000010000000000000
010000000000001000000000001000000000000000000100000000
100000000000001101000000000111000000000010000000000000

.logic_tile 3 21
000000000000000000000000010101001000001100111000000000
000000000000000000000011100000100000110011000000010000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000000000000010000001000001100111000000000
000000000000000000000010010000001101110011000000000000
000000000000000000000000000111101000001100111000000000
000000000000000000000000000000100000110011000000000000
000000000000000101100000010111001000001100111000000000
000000000000000000000010100000000000110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001110110011000000000000
000000000000001000000110100011001000001100111000000000
000000000000000101000000000000000000110011000000000100
000000000000001000000110100001001000001100111000000000
000000000000000101000000000000100000110011000000000000

.logic_tile 4 21
000000000000000111000000010000000000001111000000000000
000000000000000111000011010000001000001111000000000000
111000000000000000000000000000011110000011110000000000
000000000000000000000011100000000000000011110000000000
010000000000000000000000010000011100000011110000000000
000000000000000000000011000000000000000011110000000000
000000000000001000000011100001000000010110100000000000
000000000000001011000100000000100000010110100000000000
000000000000000000000000000000001010000011110000000000
000000001000000000000010000000010000000011110000000000
000000000000000001000010000101111000110100010100000000
000000000000000000000000000000111000110100010000000010
000000000000000000000000000000011011101100010100000001
000000000000000000000000001011001011011100100000000000
010000000000000001000000000000000001001111000000000000
100000000000000000000000000000001101001111000000000000

.logic_tile 5 21
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
111000000000000000000011111000000000010110100000000000
000000000000000000000010101001000000101001010001000000
010000100000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000001010000101100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000001010000000000000000000100000010110100000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000000101000000000010000000000000
010000000000000000000000000000011000000100000100000000
100000000000000000000000000000010000000000000000000000

.ramb_tile 6 21
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000
000000000000100000000000000000000000000000
000000000000010000000000000000000000000000
000000000000000000000000000000000000000000
000001000000100000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 21
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000110000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000000101001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000001000000000000101101000001100111100000000
000000000000000001000000000000000000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000000000000000000010000001001001100111100000000
000000001000000000000010000000001101110011000000000000
010000000000000001100110000111101000001100111100000000
000000000000000000000000000000100000110011000000000000

.logic_tile 8 21
000000100001000000000000000011100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000000000000110010101011110001100111100000000
000000000000000000000010000000010000110011000000000000
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000001000000000000000001000001100111100000000
000000000000000001000000000000001101110011000000000000
000000000000000000000110010101101000001100111100000000
000000000000000000000010000000000000110011000000000000
000000000110000001100010100000001001001100111100000000
000000000000000000000100000000001100110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000100000000000000000001001110011000000000000
010000000000000000000010100000001001001100111100000000
000000000000000000000100000000001001110011000000000000

.logic_tile 9 21
000000000000000001100110010000000001000000001000000000
000000000000000000000011100000001100000000000000001000
111000000000000101000000000000011100001100111100000000
000000000000000000100000000000001000110011000001000000
010000000000000000000000000111001000001100111110000000
010000000000000000000000000000100000110011000001100000
000000000000000000000000000000001000001100110110000000
000000000000000000000000001001000000110011000001100000
000000000000000000000000000000000001001111000100000000
000000000000000000000000000000001100001111000001000100
000010000000101000000000001011100001101001010000000000
000000000000010001000010010111101000110110110010000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
010010001111000000000000000000000000000000000000000000
100000000100100111000000000000000000000000000000000000

.logic_tile 10 21
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000001010000100000100100000
010000000000000000000010110000010000000000000000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000100000000000000000011100000100000100000000
100000000001000000000000000000000000000000000000100000

.logic_tile 11 21
000000000000000000000111000000000000000000000000000000
000000000000000000000110010000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000101000000000000000000000000000000000000
010000000000000000000000001000000001100000010000000000
010000000000000000000000001101001000010000100000000001
000000000000000000000010100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 21
000100000000000000000000000000000000000000000000000000
000000000100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 21
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 21
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 21
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 22
000000000000000011100110010001000001000000001000000000
000000000000000000000111110000101001000000000000010000
111000000000000000000000000101000001000000001000000000
000000000000000000000011100000001011000000000000000000
010000000000001001100000000000001000111100001010000000
010000000000001011100000000000000000111100000000000001
000000000000000000000111000000000000000000000000000000
000000000000000000000111100000000000000000000000000000
000000000000000000000000000101000000000000000100000000
000000000000000000000000000000000000000001000000000010
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001011000000000000000010
010000000000000000000000000000000000000000000100000000
100000000000000000000000000001000000000010000000000010

.logic_tile 2 22
000000000000000000000000001101111101000010000000100000
000000000000000000000000000001101111000000000000000000
111010000000001000000000010000001110000011110000000000
000001001110000001000011000000000000000011110000000000
110000000000001111100011100101100000111001110110000000
100000000000001111100000000101001011100000010000000001
000000000000001111000000010000001010000100000100000000
000000001100001001000010000000010000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000001111000000000000001001000000000000000000
000000000000000001100000000000000000000000000100000000
000000000000000000000000000101000000000010000000000000
000000000000000111000000000000000001000000100100000000
000000000000000000100000000000001010000000000000000000
010000000000000000000110000000001100000100000100000000
100000001100000000000000000000000000000000000000000000

.logic_tile 3 22
000000000000000101000111000000001000001100111000000000
000000000000000000000011100000001010110011000000010000
111000000000001000000000010011001000101000000110000000
000000000000001011000011000000100000101000000000000110
110000000000000101100000000000011101111000100100000000
100000000000000101000010011011011010110100010000000101
000000000000000011100000000011001000111101010100000000
000000000000000000000000000001110000010100000000100101
000000000000000000000000000011101010111001000100000001
000000000000000000000010000000001101111001000000000110
000000000000000001000010000011011000111000100110000110
000000000000000000000000000000111001111000100000000000
000000000000000000000010001111100000101001010100000100
000000000000000000000000000001001101011001100000000000
010000000001010000000000000111001100101000110110000000
100000000000100001000000000000111011101000110010000100

.logic_tile 4 22
000000000000000111000000011101100000001001000110000000
000000000000000000000011011001101001111001110000100000
111000000010010000000110010000001000101000110100000000
000010000000100000000011001111011010010100110010000101
110000000000000000000000001000001101110001010100000000
100000000000000001000010001101011110110010100000000101
000010000001010000000111011000000000010110100000000000
000000000000000000000011011001000000101001010000000000
000000000000001000000010000011001010111101010110000011
000000000000001101000010001111110000010100000000000100
000000001010000000000000000011001000110001010100000011
000000000000000000000000000000011000110001010000000000
000000000000000000000110010011000001100000010110000101
000000000000000000000110011011101111110110110000000000
010000000001010001100110000000011000000100000100000000
100001000000000000100100000000010000000000000000000000

.logic_tile 5 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000011100000100000100000000
000000000000100000000000000000010000000000000000000000
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000110000000000011110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000001000000000000000000000000000000000000000000
100001000000000000000000000000000000000000000000000000

.ramt_tile 6 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001110000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000001000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000110000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 22
000000000000001000000110010000001000001100111100000000
000000000000000001000010000000001000110011000000010000
111000000000001000000110000000001000001100111100000000
000000000000000001000000000000001100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001001110011000000000000
000000000000000001100000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000001000001010000000000000111101000001100110100000000
000010100000100000000000000000000000110011000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000001100000000000000001001111000100000000
000000000000000000000000000000001001001111000000100000

.logic_tile 8 22
000000000000000000000010100001000000000000001000000000
000000000000000000000100000000101100000000000000010000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100111000000000000001000000000
000000000000000000000100000000100000000000000000000000
000000000000000000000000000000000000000000001000000000
000000000000000000000000000000001101000000000000000000
000000000000001000000110000000000001000000001000000000
000000000000001001000100000000001100000000000000000000
000000000000001000000000000111100000000000001000000000
000000000000001001000000000000001001000000000000000000
000000000000000001100000010111100000000000001000000000
000000000000000000100010010000101011000000000000000000
000000000000000001100110010111100000000000001000000000
000000000001010000100110010000100000000000000000000000

.logic_tile 9 22
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111100000000000000110000000
000000000000000000000000000000100000000001000001100101
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
010000000000000000000000000000000000000000000000000000

.logic_tile 10 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000111000000011001100001111111110000000000
000000000000000000000011100111101010011111100001000000
010000000000000000000010000000011000000100000100000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000000000000000
000000000000000011000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000001000000000000000000000000000000000000000
100000001010000011000000000000000000000000000000000000

.logic_tile 11 22
000000000000100000000000000000000000000000000000000000
000000000001010000000011110000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
010000000000000000000010100000000000000000000000000000
000000000000000101000000011000000000000000000100000000
000000000000000000100011011101000000000010000000100000
000000000000000001000000001000011101111001010000000000
000000000000000000000000000011001010110110100000100000
000000000000000001100000000000001010011100000000000000
000000000000001001000000000011001011101100000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 12 22
000000000110000000000000001001100000010110100100100000
000000000000000000000000000011000000000000000000000000
111000001000000001100000000011111010010000000100000000
000000000000000000000000000011011011010110000000100000
000010000001010000000110010000000000000000000000000000
000000000000000000000011000000000000000000000000000000
000001000000000101100110000101011100000001010100000000
000000100000000000000000000011101011000001100001100000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000101111110000111010000000000
000000000000001011000000001101001110010111100000000000
000000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000101000000000101111100000001010100000000
000000000000000000100000000111101011000001100000000000

.logic_tile 13 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 22
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 22
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 22
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp0_tile 0 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 23
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000000000000000000000000000
111000000000000011100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000011100110000000000000000000000000000000
100000000010000000100000000000000000000000000000000000
000000000001010000000000000000000001000000100100000000
000000000000100000000000000000001101000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010010101011100000010100000000000
000000000000000000000010000111110000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000100001000000000000001010000000000000000000
010000000000010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 2 23
000000000000001000000010100011001000000010000000000000
000000000000001001000000000101111101000000000000000000
111000000000001101100011110101100000000000000100000000
000000000000000011000011100000000000000001000000000000
110000000000001001100011111000000000000000000100000000
100000000000000001000011011001000000000010000000000000
000000000000000001000000000000000000000000100100000000
000000000000000001000000000000001011000000000000000000
000000000000000001000110010001101010101000000000000000
000000000000000000000010001101000000000000000010000000
000000000000000000000000001001100001101001010110000000
000000000000000000000000000101001001011001100000000001
000000000000000000000000000111011000101001010100000001
000000000000000001000000000001010000010101010000000000
010000000000000000000000000001100001101001010110000000
100000000000000000000000000011101001011001100000000001

.logic_tile 3 23
000000000000000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000001000
000000000000010101000110000000000000000000001000000000
000000001110100000000110100000001010000000000000000000
000000000000001000000011100000000001000000001000000000
000000000000001001000010100000001001000000000000000000
000000000000000001100110100000000000000000001000000000
000000000000000000100000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000110000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000010000000000000000000000000001011000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000

.logic_tile 4 23
000000000100000001100011110001011000001100111000000000
000000000001010000100110000000011011110011000000001001
000000000000000101000111100111011011000011111000000000
000000000000000111000000000000001100000011110000000000
000000000000100111000010100101111110000011111000000000
000010000000000000100011110000011001000011110000000000
000000000000001011100011100101101100000011111000000000
000000000000001111000111110000111101000011110000000000
000001000010000000000110010101111001000011111000000000
000000000000000000000010010000101100000011110000000000
000000000000001111000110010001111110000011111010000000
000000000010000001000010000000011111000011110000000000
000000000000000001100000000001001011000011111000000000
000000000000000000000011110000111101000011110000000000
000000000000000001100110010101011111000011111000000000
000000000000000000100110010000001101000011110000000000

.logic_tile 5 23
000000000000001111000000010000000000000000001000000000
000000000000001111000011110000001010000000000000001000
000000000000001111000011100000000000000000001000000000
000000000000000111000100000000001000000000000000000000
000000000010000101000000000000000000000000001000000000
000000000000000000000000000000001000000000000000000000
000011000000000000000000000001000000000000001000000000
000001000000001111000000000000100000000000000000000000
000000000100000000000000000001100000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000001100000000000001000000000
000000000001010000000000000000000000000000000000000000

.ramb_tile 6 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000010000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000010000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000010000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 8 23
000000000000000000000110000001000000000000001000000000
000000000000000000000000000000101100000000000000010000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000101100000000000000000000
000000000000000000000110000111000000000000001000000000
000000000000000000000000000000100000000000000000000000
000000000000000000000000000111000000000010101010000001
000000000000000000000000000000101001000001010001100011
000000000000001001100000000001000001000000001000000000
000000000000001001100000000000101100000000000000000000
000000000000001001100000000000000001000000001000000000
000000000000001001100000000000001100000000000000000000
000000000001000000000110010001001000111100001000000000
000000000000000000000110010000100000111100000010000000
000000000000000000000000001000001000101011110000000001
000000000000000001000000000111000000010111110000000000

.logic_tile 9 23
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001110000000000000001000
111000000000001001100010100101000001000000001000000000
000000000000000001000100000000101101000000000000000000
110000000000000000000110100001101000001100111000000000
110000000000000000000000000000001011110011000000000000
000000000000000000000010110101001001001100111000000000
000000000000000000000110000000101011110011000000000000
000000000000000000000110101001101001100010110100000000
000000000000000000000000000001101100110100010000000000
000000100001001000000110001001000000100000010100000000
000001001010100101000000001001101111111001110000000000
000000000000000000000110110001001101111001000100000000
000000000000000000000110100000111011111001000000000000
010000000000000101100000001111100001001111000100000000
100000000000000000000000001011001001110000110000000000

.logic_tile 10 23
000000000000000000000000000011100000000000001000000000
000000000000000000000011100000000000000000000000001000
111000000000000000000110110000000001000000001000000000
000000000000000000000010100000001001000000000000000000
010000000000000000000000000000001001001100111000000000
010000000000000000000000000000001010110011000000000000
000000000000001101100000000001101000001100111000000000
000000000000000101000000000000100000110011000000000000
000000000000000000000000000101101000001100110000000000
000000000000000000000000000000000000110011000000000000
000000000000000001100000001000000000010110100100000000
000000000000000000000000000011000000101001010000000000
000000000000000000000000001001111101000010000000000000
000000000000000000000000000101101001000000000000000000
010000000000000000000000011000000001011111100010000000
100000000000000000000010001111001010101111010000100001

.logic_tile 11 23
000000000000000000000110010000000000000000000000000000
000000000000000000000110000000000000000000000000000000
111000000000000000000110000000000000000000000000000000
000000001010000000000100000000000000000000000000000000
000000000000000000000000000001000001000110000000000000
000000000000000000000000001111101101001111000000000000
000000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000001101101000000011110100000000
000000000000000000000010100011010000010111110000000000
000000000000000000000010000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000000000000000000000000000111011101111100010000000000
000000000000000000000000000000111001111100010000100000

.logic_tile 12 23
000000000000001000000011100000000000000000000000000000
000000000000001011000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000001101000000000101111000000000000000000000
000000000000001011100000000001000000101000000000000000
000000000000001101100010000101111001100000000000000000
000000000000001011000000000101101000110000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001001101010100000000000000000
000000000000000000000000000001001010000000000000000000
000000000000000000000000000001000001100000010000000000
000000000000000000000000000000101010100000010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 23
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000001111000100000001
000000000000000000000000000000001000001111000000100000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000000000011100000101001010000000100
000000000000000000000000000011100000111111110000000000
000000000000000111100000010000000000000000000000000000
000000000000000000000011010000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000

.logic_tile 14 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 23
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 23
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp0_tile 25 23
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp1_tile 0 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 24
000000000000000000000110000111100000000000001000000000
000000000000000000000000000000100000000000000000001000
111000000000001000000000000101011100001100111100000000
000000000000000001000000000000010000110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000000000110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000010111101000001100111100000000
000000000000000000000011010000000000110011000000000000
000000000000000000000000010101101000001100111100000000
000000000000000000000010000000100000110011000000000000
010000000000000001100000010101101000001100111100000000
100000000000000000000011010000100000110011000000000000

.logic_tile 2 24
000000000000000000000111100000000001000000001000000000
000000000000000000000100000000001100000000000000001000
000010000000000111100000000101000001000000001000000000
000001000000000000100000000000101000000000000000000000
000000000000000111100111100101100000000000001000000000
000000000000000001100100000000101011000000000000000000
000100000000000000000010100101100000000000001000000000
000100000000000000000010000000101001000000000000000000
000000000000000000000000000111000000000000001000000000
000000000000000000000000000000101011000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000001000010000000101010000000000000000000
000000000000000000000000000001000001000000001000000000
000000000000000000000010000000101101000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 3 24
000000000000001000000000000011000000000000001000000000
000000000000000011000000000000101000000000000000010000
000000000000000000000000010001100000000000001000000000
000000000000000000000011010000101101000000000000000000
000000000000000000000000000011000000000000001000000000
000000000000000001000000000000101101000000000000000000
000000000000000011100000000011100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000000000010000011000001000000001000000000
000000000000000000000010000000101010000000000000000000
000010100000000000000000000011100000000000001000000000
000000000000000001000011110000001101000000000000000000
000000000000000000000000000011000001000000001000000000
000000000000000000000000000000101110000000000000000000
000000000000000001100000000011100001000000001000000000
000000000000000001100000000000101110000000000000000000

.logic_tile 4 24
000000000000000001100110010111011000000011111000000000
000000000000000000000010000000011100000011110000010000
000000000000001001100011110111111010000011111000000000
000000000000001011000110000000011000000011110000000000
000000000000000001000000000011101100000011111000000000
000000000000000111000000000000011001000011110000000000
000000000000000001000111000011101010000011111000000000
000000001100000000000111100000101001000011110000000000
000000001110001001000010000011101101000011111000000000
000000000000000001100000000000101100000011110000000000
000000000000001111000010000111011001000011111000000000
000000001110000001000010000000001000000011110000000000
000010100000000011100000000101101111000011111000000000
000000000000101001000011100000111001000011110000000000
000000000000000011100110000111111010000011111000000000
000000000000000000100000000000101010000011110000000000

.logic_tile 5 24
000000000000000111100000000001000000000000001000000000
000000000000000000100000000000001100000000000000010000
000000000000000000000111010011100000000000001000000000
000000000000000000000111010000001000000000000000000000
000000000000000111100011100111100000000000001000000000
000000001010000111100000000000001010000000000000000000
000000000010000000000000000001100000000000001000000000
000000000000000000000000000000101000000000000000000000
000000000001010000000000000001100000000000001000000000
000000000000000111000000000000101010000000000000000000
000000100000001000000000000101000000000000001000000000
000011100000011011000000000000001110000000000000000000
000000000000001000000000000101000000000000001000000000
000000000000001011000000000000001010000000000000000000
000000000000000000000000000101000000000000001000000000
000000000000000111000000000000101000000000000000000000

.ramt_tile 6 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 24
000000000000000000000000010001100000000000001000000000
000000000000000000000010000000100000000000000000001000
111000000000000001100111110000011010001100111100000000
000000000000000000000010000000011100110011000000000000
110000000000000000000000000000001000001100111100000000
010000000000000000000000000000001001110011000000000000
000000000000000000000111100111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000000001100000000111101000001100111100000000
000000000000000000000010100000000000110011000010000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000010000000
000000000000000000000110000000001001001100111100000001
000000000000000000000000000000001001110011000000000000
110000000000001000000110000111101000001100110100000000
000000000000000001000000000000100000110011000000000001

.logic_tile 8 24
000000000000000101100000010000000001000000001000000000
000000000000000000000010100000001011000000000000001000
000000001101010101100110110000000000000000001000000000
000000000000100000000010100000001000000000000000000000
000000000000000000000110100000000000000000001000000000
000000000010000000000000000000001001000000000000000000
000000000010001000000010000101000000000000001000000000
000000000000000101000000000000100000000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001000000000000000000000
000000000000000000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000
000000000000110000000000000000000001000000001000000000
000000000000000000000000000000001001000000000000000000

.logic_tile 9 24
000000000000000000000000000101011100110011110000000100
000000000000000000000000001101111010111011110000000010
111000000000000000000000010000000000000000000000000000
000000000000000101000010010000000000000000000000000000
000000000000000111100110010000000000000000100110000001
000000000000000000000011000000001011000000000000000000
000000000000000000000000000001111000101011110010100000
000000000000000101000000000000010000101011110000000001
000000000000000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000010100000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
010000000100000000000000001001101110010100000000000000
100000000000000000000000000101110000111101010000000000

.logic_tile 10 24
000000000000000000000000000111101011110100010100000000
000010000000000000000000000000011110110100010001000000
111000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
010000000000000000000000000101011111101000110100000000
000000001000001111000010110000001011101000110000100000
000000001000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000011100000000000000000000000000000000000
100000000000000001000000000000000000000000000000000000

.logic_tile 11 24
000000000000000000000000000011100000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000000000000000000111011010001100111100000000
000000000000000000000000000000000000110011000000000000
010000000000000000000011100000001000001100111100000000
110000000000000000000100000000001101110011000000000000
000000000000001001100000000111001000001100111100000000
000000000000000001000000000000100000110011000000000000
000000000000000000000000010101101000001100110100000000
000000000000000000000010000000000000110011000000000000
000000000000000001100000010000000001001111000100000000
000000001110100000000010100000001100001111000000000000
000000000000000001100110001000000001111001110000000010
000000000000000000000000000111001101110110110000000100
000000000000000001000000000011001111100000000000000000
000000001000000000100000000000111010100000000000000000

.logic_tile 12 24
000000000000000101100000001111101110101001000100000000
000000000000000000000000000101101101101110000010000100
111010000001000101100110001001100000000000000000000000
000001000000000000000010101101101111100000010000000000
000000000000000000000010100111011011000001000000000000
000000000000000000000000001101111001000001010000000100
000000000000000101000110111111001110111101010100000000
000000000000000000000010101111100000111100000000000100
000000000000000000000000010000000000000000000000000000
000000000000000000000011100000000000000000000000000000
000000000000001001100000001011011011101000010100000000
000000000000000101000000000011101111111000100000000001
000000000000001101100110000000011001111100110010100100
000000000000000001000010010000011100111100110011100101
000000000000000000000000001101100000011111100000000000
000000000000000000000010000001101000111111110010000000

.logic_tile 13 24
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000010000011110100000000000000000
000000000000000000000010101111011000010000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000111000001001001000100000000
000000000000000000000000000000101111001001000000000000
000000000100000000000000000001101110111101010000000000
000000000000000000000000000000100000111101010000000010
000000000000000011100000010000000000000000000000000000
000000000000000000000010010000000000000000000000000000
010000000000000000000011111000011000111110100000000000
110000000000000000000010011111010000111101010001000000

.logic_tile 14 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000001010000000000000000000000000000000000000000
000000000000100000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 24
000000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 24
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000100000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 24
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp1_tile 25 24
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp2_tile 0 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 25
000000000000000001100000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001000110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000001100000000111001000001100111100000000
000000000000000000000000000000100000110011000000000000
000000000000001000000000010000001001001100111100000000
000000000000000001000010000000001100110011000000000000
000000000000001000000110010101101000001100111100000000
000000000000000001000010000000000000110011000000000000
000000000000000000000110000000001001001100111100000000
000000000000000000000000000000001101110011000000000000
010000000000000000000000000000001001001100111100000000
100000000000000000000000000000001101110011000000000000

.logic_tile 2 25
000000000000001111000000000001100000000000001000000000
000000000000001111000010000000001001000000000000010000
000000000000000011100000000001000000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000001000000000101000000000000001000000000
000000000000000001100010010000101000000000000000000000
000000000000001001000000000111000000000000001000000000
000000000000001011000000000000101011000000000000000000
000001000000000000000000000001000000000000001000000000
000010100000000000000000000000001010000000000000000000
000000000000000000000000000101100000000000001000000000
000000000000000000000000000000001011000000000000000000
000000000000000000000010000101100000000000001000000000
000000000000000000000000000000001010000000000000000000
000000000000000000000000000000001001111100110000000000
000000000000000000000011100000001111111100110000000000

.logic_tile 3 25
000000000000000001000111100001100000000000001000000000
000000000000000000100100000000001101000000000000010000
111000000000000011100011100011000001000000001000000000
000000000000000000000000000000101111000000000000000000
000000000000000011100011100000001000111100001000000000
000000000000000111100000000000000000111100000000000000
000000000000000011100110101111101110100001000000000000
000000000000000000100010000011011010000000000000000000
000000000000000111000000011011011000110110100000000000
000000000000000001100011000011001010111000100000000000
000000000000001101100000000011001011100010000000000000
000000000000000011000010110001011001001000100000000000
000000000000100000000011101000000000000000000100000000
000000000001010000000000001101000000000010000000000010
010000000000000001100000000101111101111000110010000000
110000000000000000000010001001111011110000110000000000

.logic_tile 4 25
000000000000001011100010000111011011000011111000000000
000000000000000011100000000000011010000011110000010000
111000000000001000000110010111011001000011111000000000
000000000000001011000011010000011101000011110000000000
110000000001000011100110100001001000111100001000000000
100000000000111101000010110000100000111100000000000000
000000000000000111000111010101001000100011110000000000
000000000000000000100111111101101010000011110000000000
000000100000011001000000010000001110000100000100000000
000000000000001011000011000000010000000000000000000000
000000000000000000000111001001001101100000000000000000
000000000000000000000100001111011001000000100000000000
000000000001001001100000000001011111101011010000000000
000000000000100001000010000101001000001011100000000000
010000000000001000000000010101101100001010000000000000
100000000000001111000010000000101100001010000000000000

.logic_tile 5 25
000000000001000001000011100101100000000000001000000000
000000000001110000000011110000101111000000000000010000
111000001100001000000000000101000000000000001000000000
000000000000000101000000000000001101000000000000000000
010000100001010111000110110000001000111100001000000000
010001000010000000000010100000000000111100000000000000
000000000000000000000000000000000000000000000000000000
000000000000010000000011110000000000000000000000000000
000000100000000000000111000000000000000000000000000000
000011000000000000000000000000000000000000000000000000
000000000000000000000000000000000000001001000000000000
000000000000000000000000001101001111000110000000000000
000000000000000000000111010001001001010100000100000100
000000000000000000000010001101011000101110000000000000
010001000000000000000000000101000000000000000100000100
100010100000000000000000000000100000000001000000000000

.ramb_tile 6 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 25
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001110000000000000000000
111000000001011000000000010000011000000011110000000000
000000000000100111000010000000010000000011110000000000
010000000000000000000111100000001100000011110000000000
110000000000000000000111110000010000000011110000000000
000000000000000000000111100000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000110000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000110001000000000010110100000000000
000000000000000000000000001011000000101001010000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
010000000000000111000000000101100000000000000100000000
100000000000000000100000000000100000000001000000000000

.logic_tile 8 25
000000000000001000000000000000001000111100001000000000
000000000000001111000000000000000000111100000000010000
111000001000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000010101011010111101000000000000
000000000000000000000010010000101100111101000001000000
000000000000000000000000010000000000000000000000000000
000000000000000001000011100000000000000000000000000000
000000000000001000000010100000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101101100101000000100000010
000000000000000000000000000001110000111101010010000000
010000000001010000000000000000000000000000000000000000
100000000000100000000000000000000000000000000000000000

.logic_tile 9 25
000000001110000101000000000000001110111000100100000000
000000000000000000100000000101011110110100010001000000
111000100001010000000000000101001100110100010100000000
000001000000101101000000000000001010110100010000000100
010001000110100111100000000111100001100000010100000000
000010100011011101100000000101001000111001110001000000
000000000000100101000000000000000000000000000000000000
000000000001000000100010110000000000000000000000000000
000001000000001101100000001011100000101001010100000000
000000100000000101000000000101001010011001100010000000
000000000000001101100000011101011100111101010110000000
000000000000001011000010101101010000010100000000000000
000001001100000101000000010000011111110100010100000100
000000100000000000000011000101011100111000100000000000
010000000000001000000000000101000000100000010100000000
100000000001000101000010100011001000110110110000000000

.logic_tile 10 25
000000000000001101100000000001000000001100111000000000
000000000000001111000010100000001011110011000000000000
000000000000001000000110110001001001001100111000000000
000000000000010101000011100000001001110011000000000000
000000000000000000000111110101001001001100111000000000
000000000000000101000110100000001011110011000000000000
000000000000001101100111100011101001001100111000000000
000000000000001111000100000000001010110011000001000000
000000000000100000000000000101001001001100111000000000
000000000001000000000000000000101001110011000000000000
000010000000001000000000000001101001001100111000000000
000001100000000111000000000000001010110011000000000000
000000000001000000000000000101101001001100111000000000
000000000000000000000000000000001010110011000000000000
000000000000000000000000000001001001001100111000000000
000000000000000000000000000000101010110011000000000000

.logic_tile 11 25
000000000000000000000011100000000000000000000000000000
000000000000000111000000000000000000000000000000000000
111000000000000011100000011000000000000000000100000000
000000000000000000100010010001000000000010000000000000
110000000000001000000110000000000000000000000000000000
110000000000001001000100000000000000000000000000000000
000000000000000000000000001101001110000110000000000000
000000000001010000000010001101101010000010000000000100
000000000000000000000000001011100000101001010000000000
000000000000000000000000001001000000111111110001000000
000000000000000001000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100011000000000000000000100100000000
000001000000000000000000000000001000000000000000000000
010010000000000000000011100111111101010111100000000001
100001000000000000000000001001111011001011100000000000

.logic_tile 12 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000100000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000000000011100000000000000110100101
000000000000000000000000000000100000000001000010100010
000000001000000000000000000000000000000000000000000000
000000001010000000000000000000000000000000000000000000
000010000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000001000000110100111000001001001000000000000
000000000000000111000000000000101111001001000000000010
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
110000000000000000000000010001101100111101010010000110
010000000000000000000010010000110000111101010001100100

.logic_tile 13 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
000000000000000000000110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010110000000000000000000000000000
000000000000000111100110001000011011111100100000000100
000000000000000000100000001011011100111100010000000000
000000000000000000000000000000000000000000000000000000
000000001110000000000000000000000000000000000000000000
010000000000000000000000000000000001001111000100000100
100000000000000000000000000000001101001111000000000000

.logic_tile 14 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 25
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 25
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.dsp2_tile 25 25
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.dsp3_tile 0 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 26
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000010000
111000000000000000000000000000001000001100111100000000
000000000000000000000000000000001100110011000000000000
000000000000000000000110000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000010000000000000000000010101001000001100111100000000
000001000000000000000010000000100000110011000000000000
000000010000001001100000010000001001001100111100000000
000000010000000001000010000000001100110011000000000000
000010110000001001100110000000001001001100111100000000
000001010000000001000000000000001100110011000000000000
000000010000000000000000000101101000001100110100000000
000000010000000000000000000000100000110011000010000000
010010110000000000000000000000000001001111000100000000
100001010000000000000000000000001101001111000000100000

.logic_tile 2 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111010100000001000000000010000000000000000000000000000
000001000000000001000011110000000000000000000000000000
000000000000000000000000011000000000000000000110000000
000000000000000000000010000001000000000010000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000001000000100110000000
000000010000000000000000000000001001000000000000000000
000010110000000000000000000000000001000000100100000000
000000010000000000000000000000001111000000000010000000
000000010000000000000000000000001010000100000100000000
000000010000000000000000000000010000000000000000000000
010000010000000000000000010000000000000000000000000000
100000010100000000000010000000000000000000000000000000

.logic_tile 3 26
000000000000000000000111000101101101110111110000100000
000000000000000000000111100000101101110111110000000000
111000000000000101100000000001111101100000000000000000
000000000000000101000010101001001101000000010000000000
000000000001000000000000000000000000000000000000000000
000000000000101101000000000000000000000000000000000000
000000000000000001000111010000000000000000000000000000
000000000000000001100110100000000000000000000000000000
000000010000000001000000010000000001000000100110000000
000000010000000000000010110000001011000000000001000100
000000010000011000000110000000000000000000000000000000
000000010000100101000010000000000000000000000000000000
000000011100000000000000001001111011111111100000000001
000000010000000101000000001001001111111111110000000000
010000010000000000000011100011001000110011000000000000
110000010000000000000100000101111110000000000000000000

.logic_tile 4 26
000000001010000001100010000001000001010000100000000000
000000100100000000000010100000001101010000100000000000
111000000000000011100000000000011110010101010000000000
000000000000000000000010110011010000101010100000000000
110000000000001101100010101000001100100000100000000000
100000001000001111000110111001011010010000010000000000
000000000000000101100000000000011100001100000000000000
000000000000000000100000000000001110001100000000000000
000001010000000001000010011001001010000001010100000001
000010110000000000000010010101100000111110100000100000
000000110000001001100000011000000000011001100000000000
000000011100001011000010000001001011100110010000000000
000000010000001000000110010111011100000011000000000000
000000010000001101000010111101101111000001000000000000
010010110001010000000011100001001100000010100000000000
100001010000100000000000000000110000000010100000000000

.logic_tile 5 26
000000000000000000000000010101011100111001010010000000
000010000000000000000010000101011011010110100000000000
111000000000000101000010100101111011111111000100000000
000000000000000000000010101101101000010110000010000000
010000000000000111100111110011101010111000110000000000
010000000101011111100111001101101010110000110000000000
000000000000000111000110101011011011101011010100000000
000010100000000000000000000011111000001011100010000000
000000110001010000000010111001101101101110000110000000
000001010000000001000111101011011011011110100000000000
000000011100010101000111111000000000000000000110000000
000000010000100000100111001001000000000010000000000000
000000010000000000000000001001111110110110100110000000
000000010000000000000000001101011100111000100000000000
010000010000000000000000000001100000000000000110000000
100000011111000000000010110000100000000001000000000000

.ramt_tile 6 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000010011100000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 26
000000000000000101000000000111001010001100111100100000
000000100001010101000000000000001101110011000001001001
111000000000000101000000000011001000001100111111000000
000000000000000000000000000000001111110011000000000100
010000001000100000000000000011001001001100111100000000
100000000000010111000010100000101101110011000000100000
000000000000000000000000000111001001001100111100000000
000000000000010000000000000000001101110011000001100000
000000010000001111000110110001001000001100111100000001
000000010000000101000010100000001000110011000000000100
000000010000101000000011110011101000001100111100000000
000000010000000101000011000000001100110011000001000000
000000010000001101100000000101001001001100111110000000
000000010000001011000010100000101110110011000000100100
010000010000000101100110100111101001001100111100000010
100000010000000000000000000000101000110011000000100000

.logic_tile 8 26
000000001000000000000000000011000000000000000100000000
000000100000000000000000000000000000000001000000000000
111000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
010000000000100000000011100000001110000100000100000000
110000000001000000000100000000000000000000000000000000
000000001000000000000110000000000000000000000100000000
000000000000000000000100001111000000000010000000000000
000000010000000101100000001000000000000000000100000000
000000010000000000000000000111000000000010000000000000
000000010000000000000000010011100000000000000100000000
000000010000000000000010100000100000000001000000000000
000000010000001000000110111000000000000000000100000000
000000010000000101000010101101000000000010000000000000
010000010000000101100110100000011110000100000100000000
100000010000000000000000000000010000000000000000000000

.logic_tile 9 26
000000001010000000000011110101000000001100111100000000
000000000001000000000010000000001101110011000000000000
111000000000000111000000010111001000001100111100000000
000000000000000000000010000000001001110011000000000000
110000000000001000000110000001101000001100111100000000
000000000000000001000011100000001001110011000000000010
000000000000000000000000000101001000001100111100000000
000000000000000000000000000000101011110011000000000000
000000010000000000000000000101001001001100111100000100
000000110000000000000010000000101100110011000000000000
000000010010001000000000000111101000001100111100000000
000000010000000001000000000000001011110011000000000000
000000010000000001100000000101001001001100111100000000
000000010000000000000000000000101001110011000000000000
110000010000100001100110000111101000001100111100000001
000000010000010000000000000000101011110011000000000000

.logic_tile 10 26
000000000100000111000010100001001001001100111000000000
000000000000000000100100000000101100110011000000010000
000000000000000101000010100011101000001100111000000000
000000000000000000100100000000001110110011000000000000
000000000000000000000000000001101001001100111000000000
000000000000000000000010110000101100110011000000000000
000000000000000000000000000011101001001100111000000000
000000000000000000000010110000001000110011000000000000
000000010000000000000000000101001001001100111000000000
000000010000000000000000000000101100110011000000000000
000000010001010000000000000011101000001100111000000000
000000010000100001000000000000001000110011000000000001
000000010000001000000000000111101001001100111000000000
000000010000001001000000000000101100110011000000000000
000000010000000000000000010011101001001100111000000000
000000010000000000000010010000001011110011000000000000

.logic_tile 11 26
000010000000000000000000010000000000000000100100000000
000011100000001101000011100000001101000000000000000000
111000000000000000000000000000011010000100000100000000
000000000000000000000000000000000000000000000000000000
010000001110110000000000000101000000000000000100000000
010000000000111111000000000000000000000001000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000100011110000000000000000000000000000
000000010000001001100000000111100000000000000100000000
000001010000001011000011110000100000000001000000000000
000000010000000000000000000000000000000000000000000000
000000011100000000000010000000000000000000000000000000
000000011110000000000000000000000001001001000000000000
000000010000000000000000000001001101000110000000000000
010000010000000000000010100111101101010111100000000000
100000010000000000000011110011101011000111010000000000

.logic_tile 12 26
000010000000001000000000010000000000000000000000000000
000001000000001011000011110000000000000000000000000000
111010100000001000000110011111011001111110000010000000
000000001000000011000111011111101011111101010000000000
010000000000000111100000000111100001000110000000000000
010000000001000000100000000000101000000110000000000000
000001000100000111000010110000000000000000000000000000
000000000000000000100010100000000000000000000000000000
000000010000000000000011100101100001110000110000000000
000000010000000000000000001111101000111001110000000000
000000010000000000000110000001001011001111010110000000
000000010000000000000000000000001101001111010000000000
000000010000000000000010011111011000101001010000000010
000000010000000000000011001101110000111110100000000000
010000010000000000000000000001111011000110000000000000
100000010000000000000010011011101011000010000000000000

.logic_tile 13 26
000000000000000000000000000000000000000000000000000000
000000001100000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000100000000110000000000000000000000000000000
000000010000001101000000000000000000000000000000000000
000000010000000000000000001000011110010100000000000000
000000010000000000000000000101010000101000000000000000
000000010000000000000000011101111101010100000110000000
000000010000000000000011001011001111010100100000000010

.logic_tile 14 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramt_tile 19 26
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 26
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.dsp3_tile 25 26
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.logic_tile 1 27
000000000000000000000110010000000001000000001000000000
000000000000000000000010000000001100000000000000001000
111000000000001011100000000101011100101101111100000000
000000000000000001000000001011101100110111100000000000
110000000000000000000111000001101000101101111100000000
010000000000000000000100001111001001110111100000000000
000000000000010001100000010101001000101101111100000000
000000000000000000000010001011101001110111100000000000
000000010000000001100011110001101001101101111100000000
000000010000000000000010101111001000110111100000000000
000000010000001000000000000101101001101101111100000000
000000010000000101000000001011001000110111100000000000
000000010000000000000011100101101000101101111100000000
000000010000000000000000001111101011110111100000000000
010000010000000000000110000111101001101101111100000000
100000010000000000000000001011101000110111100000000000

.logic_tile 2 27
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000001011100110101111101011000010000000000000
000000000000000101100010110111001111000000000000000000
110000000000000101000110110001111010111111010000000000
010000000000000000100010100000001111111111010000000000
000000000000001101100010111011100001100000010010000000
000000000000001001000110100011101101000000000000000000
000000010000000001100000011101100000111111110100000000
000000010000000000000010000011000000101001010000000000
000000010000001001100110010011101010000010000000000000
000000010000000001000010000001011011000000000000000000
000000010000000000000110001011000001100000010000000000
000000010000000000000000001101001001000000000000000000
010000010000000101000000001101111001000010000000000000
100000010000001101100010111001001011000000000000000000

.logic_tile 3 27
000000000000000000000111100000011001111001000100000000
000000000000000000000010111101011110110110000011000010
111000000000000000000010100000000000010110100000000000
000000000000000000000100001001000000101001010000000000
110000000000000000000011101101000000100000010100100000
100000000000000000000111110111101001111001110000000010
000000000000000000000000000000000000001111000000000000
000000001010000000000000000000001111001111000000000000
000000010000000000000000000000001010000011110000000000
000000010000000000000000000000010000000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000010010000000000000000000000000000
010010110000000001000000000000001010000011110000000000
100000010000000000000000000000010000000011110000000000

.logic_tile 4 27
000000000000000111000111101000001100111000100100100000
000000000000000000100100001111011101110100010000000010
111000000000000111100000000111101111111000100100100000
000000001100000000100000000000111011111000100000000000
110000100000000000000000000001101101111001000100000000
100000000000000000000011100000001111111001000000000010
000010000000010000000111110011111110101000110100100000
000001000000100000000011110000011011101000110000000010
000000010000000111000111001001000001100000010100000000
000000010000000000000010001111001110111001110000100010
000000010000000101000000000111111100101000000100000000
000000010000001101100010111001110000111110100000100010
000000010000000000000010100111011101111001000100000000
000000010000000000000111100000101111111001000000100010
010010010000000011100010000101100000000000000100000000
100001010000000000000000000000100000000001000000000000

.logic_tile 5 27
000000000000000101100110100001000000000000001000000000
000000000000000000000000000000000000000000000000001000
000010000000000101100000000101000000000000001000000000
000001000000000000000000000000101001000000000000000000
000000000000001000000111010101100000000000001000000000
000000000000000101000010100000101011000000000000000000
000000000000001000000000010101000001000000001000000000
000000001110000101000010100000101000000000000000000000
000000010000010000000000000111000000000000001000000000
000000010000100000000000000000001011000000000000000000
000000010000000000000000000101000000000000001000000000
000000010000000000000000000000101011000000000000000000
000000010000000000000000000101000000000000001000000000
000000011000001111000000000000001011000000000000000000
000000010000000000000000000101000001000000001000000000
000000011110100000000000000000101010000000000000000000

.ramb_tile 6 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 7 27
000000000000000001000010000101001000001100111100000000
000000000000000000100110010000101100110011000010010100
111010000000000000000111000111001001001100111100000000
000001000000010000000100000000001101110011000001000000
010000000000000000000000000111101001001100111100000000
100000000000000000000010110000101010110011000001000100
000001000000000101000010100111101000001100111100000000
000000000000000000100110110000001000110011000001100100
000000010000001000000000000111101001001100111110000000
000000010000000101000000000000001011110011000001000100
000000010000000000000010000001001000001100111100000101
000010010001010000000110010000101001110011000000000000
000000010000000101100110100101101001001100111110000001
000000010000000000000000000000101101110011000001000000
010000010000101101100000010111001001001100111100000001
100000010000000101000010100000101001110011000000000100

.logic_tile 8 27
000000000000000000000000000000000000000000000100000000
000000000000000000000000000011000000000010000000000000
111000000000000000000000000000000000000000000100000000
000000000000000000000010100011000000000010000000000000
010000000000000000000111100000000001001111000000000000
110000000000000000000000000000001001001111000000000000
000000000000000000000000001000000000000000000100000000
000000000000000000000000001011000000000010000000000000
000000010000001101100110100111100000000000000100000000
000000010000000101000010000000000000000001000000000000
000010110000000000000110100000000000000000000100000000
000001010000000000000000001011000000000010000000000000
000000011100000000000000010000001110000100000100000000
000000010000000000000010100000010000000000000000000000
010000011010001000000000000000001100000100000100000000
100000010000000101000000000000010000000000000000000000

.logic_tile 9 27
000000000000001000000000000001101000001100111100000000
000000000000000001000000000000101000110011000000010000
111000000000000000000111000101001001001100111100100000
000000000000000000000000000000001001110011000000000000
110000000000000001100000000001101000001100111100000000
000000000000000000000000000000101101110011000000000000
000000000000000000000110000111001001001100111100000000
000000000000000000000000000000101001110011000000000000
000000010000000000000000010001101001001100111100000000
000000010000000000000010000000101100110011000000000000
000000010000001000000000010111101001001100111100000101
000000010000000001000010000000001001110011000000000000
000000010000000000000110000001101001001100111100000100
000000010000000000000000000000101101110011000000100000
110000010000000001100000000101101001001100111100000000
000000010000000000000000000000101001110011000000000000

.logic_tile 10 27
000000000000001001100010110001101000001100111000000000
000000000000000101000010100000001010110011000000010100
111000000000000001000110101101001000001100110000000000
000000000000000101100000000111000000110011000000000000
010000000000000001000110101011011010101000000100000000
000000000000000101000010100001000000111110100000100000
000000000000001000000010100001000000111001110100000000
000000000000000101000000000011001010100000010000100000
000000010000100001000000000001001100110001010110000000
000000010001010000100000000000001110110001010000000000
000000010000000000000000000000001010111000100100000001
000000010000000000000000000011011001110100010000000000
000000010000000101000000000011011001111000100100000000
000000010000000000100000000000011011111000100000000010
010000010000011000000000000000001000111001000100000000
100000010000100001000000001101011100110110000000000010

.logic_tile 11 27
000000000000000000000000011111011100000010000000000000
000000000000000000000011111111101001000000000000000000
111000000000000111100010111000000001110110110100000000
000000000000000101100011011001001011111001110000000000
110000000000000000000000001101100000111111110100000000
010000000000000101000010101001100000101001010000000000
000000000000000000000010000111101101100011110110000000
000000000000000000000010100000101101100011110000000000
000000010000001000000000000011101011111001010100000001
000000010000000101000011101001001111111111110000000000
000000010000000001000111101101100001010110100100000000
000000010000000000000100000001101100110110110000000000
000000010000000000000000011011101010111001110100000000
000000010000000000000010101111011001111101110000000000
010000010000000000000110101001111110101001010100000001
100000010000000000000000001101010000111110100000000000

.logic_tile 12 27
000000000000000000000110000111011111000110100000000000
000000000000000000000000000000111010000110100000000000
111000000000000000000000010111111011000010000000000000
000000000000010000000010011111101011000000000000000000
000000000000000011100111001101101111100000010100000000
000000000000000000000010101001011101010100100000000000
000000000000001011100110000101001100111111010100000000
000000000000000001100110000011001101111101010000000010
000000010000000001100010100111101000101000000000000000
000000010000000001000000000000010000101000000000100000
000000010000000001100000010101111111101001010100000000
000000010000000000000010001101101010000100000000000000
000000010000000000000000011101101010110000000100000000
000000010000000000000010001011011011110100000000000000
000000010000001001100110001111111001101000000100000000
000000010000011011000010000011111010011100000000000100

.logic_tile 13 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010100000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000001000000000000000001010000011110100000101
000000010000001001000000000000010000000011110000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
110000010000000000000000000000000000000000000000000000
010000010000000000000000000000000000000000000000000000

.logic_tile 14 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010010000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 15 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 16 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 17 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 18 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ramb_tile 19 27
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000
000000010000000000000000000000000000000000

.logic_tile 20 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 21 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 22 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 23 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.logic_tile 24 27
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000
000000010000000000000000000000000000000000000000000000

.ipcon_tile 25 27
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000
000000010000000000000000000000000000110000110000001000
000000010000000000000000000000000000110000110000000000

.ipcon_tile 0 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 28
000000000000000000000000011101001001101101111100000000
000000000000000000000010010111001000110111100000010000
111000000000001001100000011001101000101101111100000000
000000000000001111000010000011001100110111100000000000
010000000000001000000000001101101000101101111100000000
010000000000000001000000000111001101110111100000000000
000000000000001000000000001111001001101101111100000000
000000000000001111000000000011101010110111100000000000
000000000000000001100000011111101001101101111100000000
000000000000000000000010000111001000110111100000000000
000000000000000111000000001001101001101101111100000000
000000000000000000100000000011001000110111100000000000
000000000000000000000110001101101001101101111100000000
000000000000000000000000000111001001110111100000000000
010000000000001111000000000000001000111100001000000000
100000000000000001100000000000000000111100000000000000

.logic_tile 2 28
000000000000001000000110100001100000000000001000000000
000000000000000101000010100000100000000000000000001000
111000000000001000000110100111011011101101111100000000
000000000000000001000000000101011010110111100000000000
010000000000000101100111110101101000101101111100000000
010000000000000001000110100011001101110111100000000000
000000000000001000000110100101001000101101111100000000
000000000000001111000000000101101101110111100000000000
000000000000001000000110010101101001101101111100000000
000000000000001111000010000011001000110111100000000000
000000000000000001100000000101001001101101110100000000
000000000000000000000000000101101100110111100000000000
000000000000000001100000000011011101000010000000000000
000000000000100000000000001011101000000000000000000000
010000000000000000000000000001001010000010000000000000
100000000000000000000000001001001011000000000000000000

.logic_tile 3 28
000000000000000001100010100011000000000000001000000000
000000000000000000000000000000000000000000000000001000
000000000000000000000010100000001010000011111000000000
000000000000000101000000000000011000000011110000000000
000000000000000101000011100000001001001100111000000000
000000000000000000000100000000001000110011000000000000
000000000000000000000000000101001000001100111000000000
000000000000010000000000000000000000110011000000000000
000000000000000101100000000111001000001100111000000000
000000000000000000000000000000000000110011000000000000
000000000000001000000000000000001000001100111000000000
000000000000000101000000000000001001110011000000000000
000000000000001000000000000000001001001100111000000000
000000000000000101000000000000001100110011000000000000
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001001110011000000000000

.logic_tile 4 28
000000000001001111100000000000000000010110100000000000
000000000000101111000000000001000000101001010000000000
111000000000000000000000010000000000010110100000000000
000000000000000000000011110001000000101001010000000000
110000000000001111100000010000000001000000100100000000
100000000000000111100010000000001111000000000000000000
000000000000000000000010100001000000000000000100000000
000000000000000000000000000000000000000001000000000000
000000000000000011100110000000000000001111000000000000
000000000000100000100000000000001010001111000000000000
000000000000000000000000000000000000000000100100000000
000000000000000000000000000000001100000000000000000000
000000000000100000000010101101000000100000010100000000
000000000000000000000100001001001111110110110000100010
010000000000000001100111000101111110000010000000000000
100010000000000000000000001101101101000000000000000000

.logic_tile 5 28
000000000000000111100000000001000001000000001000000000
000000000000000000100000000000001001000000000000010000
000000000001000000000000010101000001000000001000000000
000000000000100000000010100000001100000000000000000000
000000100000000111100000000111100000000000001000000000
000000000000000000100000000000101010000000000000000000
000000000000000000000000010011100000000000001000000000
000000000000000000000011110000001000000000000000000000
000000000000000101000000000011000000000000001000000000
000000000000000000100000000000001010000000000000000000
000000000000010101000000000101000000000000001000000000
000000100000101101100000000000001110000000000000000000
000000000000000000000000000101100000000000001000000000
000000001000001101000000000000101010000000000000000000
000011000000000000000000000000001000111100001000000000
000010000000000000000010110000000000111100000001000000

.ramt_tile 6 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 28
000000000000000000000000000101001000001100111100000000
000000000000100000000000000000001010110011000001110000
111000000001010000000110001011101000110011000100000001
000000000000100000000100001011100000001100110001100110
010000000000000101000000000011000000010110100000000000
100000000000001101100000000000100000010110100000000000
000000000100000000000000000000000000001111000000100000
000010000000010000000000000000001100001111000000000000
000000000000000101100110110001100000010110100000000000
000000000000000000000010100000100000010110100000100000
000000000000000000000110110000011110000011110000000000
000000000000000000000010100000000000000011110000000000
000000000000001000000000000111000000010110100000000000
000000000000000101000000000000000000010110100000000000
010000000000100101100000000011000000010110100000000000
100000000000000000000000000000100000010110100000000000

.logic_tile 8 28
000000000000001000000000010000001100000100000100000000
000000000000001111000011110000000000000000000000000000
111000000000000000000000000000000000000000100100000000
000000000000000000000000000000001011000000000000000000
010000000000000000000111110000000000000000100100000000
110000000000000000000011000000001101000000000000000000
000000000010000000000000000000011100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001000000000000000000000000100100000000
000000000000000000000011110000001000000000000000000000
000000000000000000000000000000001000000100000100000000
000000000000011111000000000000010000000000000000000000
000000000000000101100011100000000000000000100100000000
000000000000000000000000000000001110000000000000000000
010001000000000000000000000000001110000100000100000000
100000000000000000000000000000010000000000000000000000

.logic_tile 9 28
000000000000000000000000000101001001001100111100000000
000000000000000000000000000000001010110011000001010000
111000000000000000000000000101101000001100110100000000
000000000000000000000000000000001100110011000000000000
110000000000001000000000000000000000000000000000000000
000000000000000001000000000000000000000000000000000000
000000000000001011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000001000000000010110100010000000
000000000000000000000000000101000000101001010000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 28
000000000000000000000000001011000001010110100000000000
000000000000000000000000001011101110100110010000000000
111000000000000000000000010000011000000100000100000000
000000000000010000000010010000010000000000000000000000
010000000000000001100010010000011111101100010000000000
110000000000000000100110011111001110011100100000000000
000000000010000001100000000000001010000100000100000000
000000000000000000100000000000000000000000000000000000
000000000000000000000110000000001110000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000000001100000010000000000000000100100000000
000000000000000000000010000000001011000000000000000000
000000000000001001100010101000000000000000000100000000
000000000000001011000100000101000000000010000000000000
010000000000001101100000000111011111101000110000000000
100000000000000001000000000000001100101000110000000000

.logic_tile 11 28
000000000000000001100000010000000001000000001000000000
000000000100000000000010000000001110000000000000001000
111000000000000000000111001111011110000001011100000000
000000000000000000000000001101000000010100000000000000
010000000000001011100010010000001000001000010100000000
110000000000000101000010100101001001000100100000000000
000000000000000000000110101111101010010100000000000000
000000000000011101000011110111100000000000000000000000
000000000000000000000010100101001010000000100000000000
000010000000000000000110101001011110001001010000000000
000000000010000000000000000101011110000001010100000000
000000000100000000000000000000000000000001010000000000
000000000000000001100000000101111000111101010000000000
000000000000000000000000001011011010111110010001000000
010000000000001001100110000101101000010100000000000000
100000000000000001000000001011111000100100000000000000

.logic_tile 12 28
000000000000000111000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000000000011100001011111100000000000
000000000000000000000000001101101111010110100000000010
000010100000000000000110100000000000000000000000000000
000001000000000000000010110000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000001101000010000000000000000000000000000000
000000000000000000000000001001011110010110100000000000
000000000000000000000000000011010000000010100000000000
010000000000100000000000010000001011111101110100000000
100000000000000000000011001101011111111110111010000000

.logic_tile 13 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000101000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000000000000000000000000000000000000
000010100000000000000000001000001110000001010100100000
000000000000000000000000000001000000000010100000100000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000011100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 14 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 28
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000010000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 28
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 28
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 29
000000000000000001100110000011000000000000001000000000
000000000000000000000000000000000000000000000000001000
111000000000001001100110011001101110101101111100000000
000000000000000001000011010011101000110111100000000000
110000000000000000000000011101001001101101111100000000
010000000000000000000010001111101001110111100000000000
000000000000000000000000001001101000101101111100000000
000000000000000111000000000011101001110111100000000000
000000000000000101100000011101101001101101111100000000
000000000000000000000010101111001000110111100000000000
000000000000000001000000001001101001101101111100000000
000000000000000000000000000011101000110111100000000000
000000000000000101100000001111101001101101111100000000
000000000000000000000000001111101001110111100000000000
010000000000000000000010011001101001101101111100000000
100000000000000000000010000011101001110111100000000000

.logic_tile 2 29
000000000000000000000000000011100000000000000000000000
000000000000000000000000000101001110001001000000000000
111000000000001101100011100111000001110110110100000000
000000000000000101000000000000001001110110110000000000
110000000000000101100110111011111000111111110000000000
010000000000000000000010100101110000111101010000000000
000000000000000101000000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000001100011000101011001000010000000000000
000000000000000000000000001101101000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 3 29
000000000000000000000000000000001001001100111000000001
000000000000000000000011110000001111110011000000010000
000000000000000000000000000111001000001100111000000000
000000000000000000000000000000100000110011000000000010
000000000000000000000000000000001001001100111000000000
000000000000000000000000000000001100110011000000000010
000000000000000000000000000000001000001100111000000000
000000000000000000000000000000001111110011000000000000
000000000000000000000000000000001000001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000010100000001001001100111000000000
000000000000000101000010100000001101110011000000000000
000000000000000000000110110000001001001100111000000000
000000000000000000000010100000001101110011000000000000
000000000000000000000110100001001000001100111000000000
000000000000000000000000000000100000110011000000000000

.logic_tile 4 29
000000000000000000000111110000011000110100010100100000
000000000000000000000111111001011100111000100000000010
111000000000000101100111110001011010111000100100100000
000000000000001001000110100000111001111000100000000010
110000000000001000000011110000001100000011110000000000
100000000000001111000111100000010000000011110000000000
000000000000001111100110100000011000000011110000000000
000000000000000101100000000000000000000011110000000000
000000000000000000000111000000001011110100010100000000
000000000000001101000000001001011001111000100000100010
000000000000000000000000001000001000101000110100000000
000000000000000000000000000101011010010100110000100010
000000000000000000000000000000011000111001000100000000
000000000000000000000000001101001001110110000000100010
010000000000000000000000000000011010000011110000000000
100000000000000000000000000000000000000011110000000000

.logic_tile 5 29
000000000000000000000111100000001000000100000100000000
000000000000000000000100000000010000000000000000000000
111000000000000111000000011011111001000000000000000000
000000000000001101000010001011011110000000100000000000
110000000000001000000000010101000000000000000100000000
100000000000000001000011110000100000000001000000000000
000000000000000000000011100000011010000100000100000000
000000000000000000000000000000010000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000000000
000000000000001000000110000000000000010110100010000000
000000000000000001000100001101000000101001010000000000
000000000000000001100000000000011000000100000100000000
000000000000000000000010000000000000000000000000000000
010000000000000000000000000111011000000111000000000000
100000000000000001000000000000001010000111000000100000

.ramb_tile 6 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 7 29
000000000000000000000000010000011100000100000100000000
000000000000000000000011000000010000000000000000000000
111000000000000000000000000000001100000011110000000000
000000000000000000000000000000000000000011110000000000
010000000000000000000111100000000001001111000000100000
110000000000000000000100000000001101001111000000000000
000000000000000000000000000000001000000100000100000000
000000000000010000000000000000010000000000000000000000
000000000000001000000110000000000000010110100000000000
000000000000000101000000000111000000101001010000000010
000001000100100000000111010111000000010110100000000000
000000000000000000000110100000100000010110100000100000
000000000000000101100110100000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000010000000000000000000000000001111000000000000
100000000000000000000000000000001101001111000000000010

.logic_tile 8 29
000000000000000000000000010101100000000000000100000000
000000000000000000000010000000000000000001000000000000
111000000000000111100000000000011000000100000100000000
000000000000001111100000000000000000000000000000000000
110000000000000000000000000000011000000100000100000000
110000000000000000000010000000000000000000000000000000
000001000000001000000000000000011100000100000100000000
000000000000000111000000000000000000000000000000000000
000000000000000000000000000111000000000000000100000000
000000000000000000000000000000100000000001000000100000
000001000100001000000000000000001000000011110000000000
000000000110001101000000000000010000000011110000100000
000000000000000000000111100000001010000100000100000000
000000000000000000000010000000010000000000000000000000
010000000010000000000000000000000001000000100100000000
100000000000000001000000000000001110000000000000100000

.logic_tile 9 29
000000000000000000000000000101100000000000000100000000
000000000000000000000000000000000000000001000000000000
111000000000000111100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000111000000000000000000000000000000
110000000000000000000100000000000000000000000000000000
000000000000001000000000000000000000000000100100000000
000000000000000111000000000000001101000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000100000000000000000000000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000001000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 10 29
000000000000001000000000000000000000000000000000000000
000000000000001011000000000000000000000000000000000000
111000000000000001100000000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
010000000000001000000111000011000000100000010100000000
000000000000000101000000000001001100110110110001000010
000000000000000101100000000101100001101001010000000000
000000000000000000000010000101001000011001100000000000
000000000000001001000000000000000000000000000000000000
000000000000001001000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000011011010111101010110000000
000000000000000000000000001101010000010100000000100000
010000000000000000000000000000000000000000000000000000
100000001110010000000000000000000000000000000000000000

.logic_tile 11 29
000000000000000101000000000001011001100000000000000000
000000000000000000000010101001001100000000000000000000
111000000000000101000000010000000000000000000000000000
000000000000000111000011100000000000000000000000000000
000000000000000101000010100000001110000011110100000000
000000000000000000100110110000010000000011110000000000
000000000000000101000010100000000000000000000000000000
000000000000001101100110110000000000000000000000000000
000000000000000000000000011111100000101001010000000000
000000000000000000000010100111100000000000000000000000
000000000000001001000000001101111011010000000000000000
000000000000010001000000000101101011000000000000000000
000000000000000000000000010101001110001000000000000000
000000000000000000000010000101111011000000000000000000
010000000000000001100000010001101101111000110010000000
010000000000000000000010000000111100111000110000100000

.logic_tile 12 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000100000000000000001011011100001011100000000000
000010000000000000000010100101111111010111100000000000
000000000000000000000000001111000000010110100100000000
000000000000000000000000001001101101111001110000000000
000000000000001011100000000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000001100000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000010000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000000000000000011000001000110000110000000
000000000000000000000010000000001010000110000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramb_tile 19 29
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 29
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 29
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.ipcon_tile 0 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.logic_tile 1 30
000000000000000001100110010101001000101101111100000000
000000000000000111000010011011001100110111100000010000
111000000000001000000000001001001000101101111100000000
000000000000000001000000001101001000110111100000000000
010000000000000000000000000111001000101101111100000000
010000000000000111000000001011101000110111100000000000
000000000000000000000000001001001000101101111100000000
000000000000000000000010001101001001110111100000000000
000000000000001000000000000101001001101101111100000000
000000000000000001000010001011001000110111100000000000
000000000000000000000000011111101000101101111100000000
000000000000000000000010001101001010110111100000000000
000000000000000000000000010101001001101101111100000000
000000000000000000000010001011001101110111100000000000
010000000000000001100000000000001000111100001000000000
100000000000000000000000000000000000111100000000000000

.logic_tile 2 30
000000000000001101100000000001100000000000001000000000
000000000000000101000010100000100000000000000000001000
111000000000001000000110111101011011101101111100000000
000000000000000001000010101101011110110111100000000000
010000000000000001100110110111001000101101111100000000
010000000000000101000010100011101110110111100000000000
000000000000001101100110110111001001111100110100000000
000000000000000101000011001011001011110011110000000000
000000000000000000000110000101101011000010000000000000
000000000000000001000000001101011010000000000000000000
000000000000000000000110010001111101000000000000000000
000000000000000000000010000001011111001000000010000000
000000000000000001000000011011101010000000000000000000
000000000000000000000010001111101000001000000000000000
010000000000000000000110010101011000000010000000000000
100000000000000001000110011011011111000000000000000000

.logic_tile 3 30
000000000000000000000000010011001000001100111000000000
000000000000000000000011100000000000110011000000010000
111000000000000000000000000001001000101000000100100000
000000000000000000000000000000100000101000000001000001
110000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000010000000000000000000000000000000
000000000000000101100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000101100000010110100000000000
000000000000000000000000000000100000010110100000000000
010000000000000000000000000000000000000000000000000000
100000000000000000000000000000000000000000000000000000

.logic_tile 4 30
000000000000000000000010000000000000000000100100000000
000000000000000000000110010000001001000000000000000000
111000000000001001100000000000000000010110100000000000
000000000000001011000000001001000000101001010000000000
010000000000000000000111000101000000010110100000000000
110000000000000111000110010000000000010110100000000000
000000000000000111100000000001001101100010000000000000
000000000000000111000000001101101000001000100000000010
000000000000001000000000000000000001001111000000000000
000000000000000001000000000000001000001111000000000000
000000000000000000000000000000000000000000000100000000
000000000000000000000000001101000000000010000000000000
000000000000000000000000000000011010000011110000000000
000000000000000000000000000000000000000011110000000000
010000000000000000000000000101100000010110100000000000
100000000000000000000000000000000000010110100000000000

.logic_tile 5 30
000000000000001000000010101000000000000000000100000000
000000000000000001000010101101000000000010000000000000
111000000000000011100110000000000000000000000000000000
000000000000000000100000000000000000000000000000000000
110000000000000111000000000000000000000000000100000000
100000001110000000000000000101000000000010000000000000
000000000000000000000011100000001100000100000100000000
000000000000000000000000000000000000000000000000000000
000000000000001000000000000111111000000000000000000000
000000000000000111000000001001111000000001000000000000
000000000000000000000000000000000001000000100100000000
000000000000000000000000000000001000000000000000000000
000000000000001000000110011111001000000010000000000000
000000000000001011000010000111111111000000000000000000
010000000000000001100000010000000000000000100100000000
100000000000000000000010000000001110000000000000000000

.ramt_tile 6 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000001000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000001000000000000000000000000000000000

.logic_tile 7 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
111000000000000000000111000000011010000100000100000000
000010000000000000000000000000000000000000000000000000
110000000000000011100000001011011011000010000010000000
100000000000000000000000001101011110000000000000000000
000000000000000011100110010000000000000000000000000000
000000000000000000100010000000000000000000000000000000
000000000000000001100000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000001000000000000000000100000000
000000000000010000000000001111000000000010000000000000
000000000000000000000000000000011000000100000100000000
000000000000000000000000000000010000000000000000000000
010000000100000001100000010101000000000000000100000000
100000000000000000000010110000000000000001000000000000

.logic_tile 8 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 9 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 10 30
000001000000001000000000001111111100000010100000000000
000010100000001001000000001111010000000000000000000000
111000000000001000000010000000000000000000000000000000
000000000000001001000100000000000000000000000000000000
000000000000001000000000010000011101110000000000000000
000000000000001001000010000000011000110000000000000000
000000000000000000000000000011011001111101110000100000
000000000000000000000000000000001001111101110001000000
000000000000001000000000001001101010010100000100000001
000000000000000001000000000011111000010110000000000000
000000000000001000000011110000000000000000000000000000
000000000000000001000010000000000000000000000000000000
000000000000000000000000001000011001000001000000000000
000000000000000000000000001111011000000010000000000000
000000000000001000000110001011111100111001010110000000
000000000000000001000000001001101010101001010010000000

.logic_tile 11 30
000000000000000000000110000000000000000000001000000000
000000000000000000000010100000001001000000000000001000
111000000000001001100000000000001000001100111100000000
000000000000000001000000000000011100110011000000000000
000000000000000000000000000000001000001100111100000000
000000000000000000000000000000001101110011000000000000
000000000000000111100110010000001000001100111100000000
000000000000000000000010000000001001110011000000000000
000000000000000001100000010000001001001100111100000000
000000000000000000000010000000001000110011000000000000
000000000000000000000000000000001001001100111100000000
000000000000000000000000000000001000110011000000000000
000010100000000000000000000101101000001100111100000000
000001000000000000000000000000100000110011000000000000
010000000000000000000000000101101000001100110100000000
110000000000000000000000000000100000110011000000000000

.logic_tile 12 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010000000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 13 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000010100000000000000000000000000000000000000000000000
000001000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 14 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 15 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 16 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 17 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 18 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ramt_tile 19 30
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000
000000000000000000000000000000000000000000

.logic_tile 20 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 21 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 22 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 23 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.logic_tile 24 30
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000
000000000000000000000000000000000000000000000000000000

.ipcon_tile 25 30
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000
000000000000000000000000000000000000110000110000001000
000000000000000000000000000000000000110000110000000000

.io_tile 1 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 2 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 3 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 4 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000010010
000000000000110000
000010000000000100
000000010000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 5 31
000000000000000010
000100000000000000
000000000000000000
000000000000000001
000000000000100010
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000111000000000
000000001000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 6 31
000001011000000010
000100000000000000
000000000000000000
000000000000000001
000000000000110110
000000000000110000
000000000000000100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000001111000000000
000000001000000000

.io_tile 7 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 8 31
000000000000000000
000000000000000000
000000000000100000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 9 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 10 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 11 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 12 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001000
001000000000000000
000000000000000000
000000000000000000
000100000000000010
000010000000000000
000011010000000000
000000000000000100
000000000000000001
000000000000000000
000000000000000000

.io_tile 13 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000001100
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000010000000000000
000010110000000000

.io_tile 14 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 15 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 16 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 17 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 18 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 19 31
000000000000000000
000000000000000000
000001110000000000
000000000000000000
000000000000001100
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 20 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 21 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 22 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 23 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.io_tile 24 31
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000
000000000000000000

.ram_data 6 17
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.ram_data 6 19
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000
0000000000000000000000000000000000000000000000000000000000000000

.sym 5 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 6 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 7 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 9 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 10 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 11 clk$SB_IO_IN_$glb_clk
.sym 12 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 3025 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 3029 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 3030 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 3251 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 3252 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 3253 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 3254 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 3255 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 3256 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 3257 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 3260 u_accel.window_complete
.sym 3349 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 3351 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 3355 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 3456 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 3457 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 3458 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 3459 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 3460 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 3461 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 3462 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 3463 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 3559 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 3665 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 3666 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 3667 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 3668 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 3669 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 3670 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 3671 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 3713 u_accel.window_complete
.sym 3760 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 3761 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 3763 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 3771 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 3873 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 3874 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 3875 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 3876 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 3877 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 3939 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 3944 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 3969 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 3976 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 3977 u_accel.window_complete
.sym 3978 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 4085 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 4086 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 4090 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 4091 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 4196 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 4205 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 4426 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4427 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 4428 $PACKER_VCC_NET
.sym 4431 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 4433 $PACKER_VCC_NET
.sym 4541 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 4543 u_accel.early_count[9]
.sym 4545 u_accel.late_count[9]
.sym 4546 u_accel.late_count[10]
.sym 4766 u_accel.delta_x[15]
.sym 4769 u_accel.delta_x[16]
.sym 4771 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 4772 u_accel.delta_x[14]
.sym 4829 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 4830 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 4874 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 4876 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 4992 heartbeat_cnt[1]
.sym 4993 heartbeat_cnt[2]
.sym 4994 heartbeat_cnt[3]
.sym 4995 heartbeat_cnt[4]
.sym 4996 heartbeat_cnt[5]
.sym 4997 heartbeat_cnt[6]
.sym 4998 heartbeat_cnt[7]
.sym 5051 u_accel.abs_delta_x[14]
.sym 5083 u_accel.abs_delta_x[6]
.sym 5197 heartbeat_cnt[8]
.sym 5198 heartbeat_cnt[9]
.sym 5199 heartbeat_cnt[10]
.sym 5200 heartbeat_cnt[11]
.sym 5201 heartbeat_cnt[12]
.sym 5202 heartbeat_cnt[13]
.sym 5203 heartbeat_cnt[14]
.sym 5204 heartbeat_cnt[15]
.sym 5295 heartbeat_cnt[0]
.sym 5297 $PACKER_VCC_NET
.sym 5303 $PACKER_VCC_NET
.sym 5405 heartbeat_cnt[16]
.sym 5406 heartbeat_cnt[17]
.sym 5407 heartbeat_cnt[18]
.sym 5408 heartbeat_cnt[19]
.sym 5409 heartbeat_cnt[20]
.sym 5410 heartbeat_cnt[21]
.sym 5411 heartbeat_cnt[22]
.sym 5412 heartbeat_cnt[0]
.sym 5615 gesture_led_cnt[1]
.sym 5616 gesture_led_cnt[2]
.sym 5617 gesture_led_cnt[3]
.sym 5618 gesture_led_cnt[4]
.sym 5619 gesture_led_cnt[5]
.sym 5620 gesture_led_cnt[6]
.sym 5621 gesture_led_cnt[7]
.sym 5662 u_accel.accum_valid
.sym 5663 heartbeat_cnt[22]
.sym 5705 gesture_valid
.sym 5826 gesture_led_cnt[8]
.sym 5827 gesture_led_cnt[9]
.sym 5828 gesture_led_cnt[10]
.sym 5829 gesture_led_cnt[11]
.sym 5830 gesture_led_cnt[12]
.sym 5831 gesture_led_cnt[13]
.sym 5832 gesture_led_cnt[14]
.sym 5833 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 5939 $PACKER_VCC_NET
.sym 5944 gesture_valid
.sym 5945 $PACKER_VCC_NET
.sym 6054 activity_led_cnt[1]
.sym 6055 activity_led_cnt[2]
.sym 6056 activity_led_cnt[3]
.sym 6057 activity_led_cnt[4]
.sym 6058 activity_led_cnt[5]
.sym 6059 activity_led_cnt[6]
.sym 6060 activity_led_cnt[7]
.sym 6124 gesture_valid
.sym 6163 $PACKER_VCC_NET
.sym 6168 $PACKER_VCC_NET
.sym 6280 activity_led_cnt[8]
.sym 6281 activity_led_cnt[9]
.sym 6282 activity_led_cnt[10]
.sym 6283 activity_led_cnt[11]
.sym 6284 activity_led_cnt[12]
.sym 6285 activity_led_cnt[13]
.sym 6286 activity_led_cnt[14]
.sym 6287 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 8773 u_accel.early_count[2]
.sym 8777 u_accel.late_count[1]
.sym 8778 u_accel.early_count[4]
.sym 8779 u_accel.late_count[4]
.sym 8799 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8801 u_accel.early_count[4]
.sym 8802 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 8814 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8823 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 8824 u_accel.window_complete
.sym 8825 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 8834 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8836 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8838 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8846 u_accel.window_complete
.sym 8847 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 8848 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8871 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 8872 u_accel.window_complete
.sym 8873 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8876 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8878 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 8879 u_accel.window_complete
.sym 8892 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 8893 clk$SB_IO_IN_$glb_clk
.sym 8894 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 8919 u_accel.late_count[2]
.sym 8920 u_accel.early_count[7]
.sym 8921 u_accel.early_count[5]
.sym 8922 u_accel.late_count[6]
.sym 8923 u_accel.early_count[1]
.sym 8924 u_accel.early_count[6]
.sym 8925 u_accel.early_count[3]
.sym 8926 u_accel.early_count[0]
.sym 8933 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 8943 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 8945 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 8946 u_accel.u_motion_computer.sum_count[9]
.sym 8949 u_accel.late_count[1]
.sym 8951 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 8954 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 8960 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 8964 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 8965 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 8967 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 8972 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 8973 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 8974 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 8975 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8992 $nextpnr_ICESTORM_LC_23$O
.sym 8995 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 8998 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9001 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 9002 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 9004 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9007 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 9008 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9010 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9012 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 9014 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9016 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9019 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 9020 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9022 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9025 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 9026 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9028 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9030 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 9032 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9034 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9037 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 9038 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9068 u_accel.u_motion_computer.sum_count[2]
.sym 9069 u_accel.u_motion_computer.sum_count[3]
.sym 9070 u_accel.u_motion_computer.sum_count[4]
.sym 9071 u_accel.u_motion_computer.sum_count[5]
.sym 9072 u_accel.u_motion_computer.sum_count[6]
.sym 9073 u_accel.u_motion_computer.sum_count[7]
.sym 9080 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9082 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9086 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9087 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 9091 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9093 u_accel.late_count[10]
.sym 9099 u_accel.late_count[9]
.sym 9101 u_accel.late_count[0]
.sym 9102 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9110 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9111 u_accel.window_complete
.sym 9112 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9113 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9114 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9116 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 9118 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9120 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9121 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9122 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 9126 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 9130 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 9136 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 9137 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9139 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9141 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 9143 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9145 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9147 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 9149 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9151 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9154 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 9155 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 9158 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9159 u_accel.window_complete
.sym 9160 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 9161 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9164 u_accel.window_complete
.sym 9166 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 9167 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9170 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9171 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 9173 u_accel.window_complete
.sym 9176 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9178 u_accel.window_complete
.sym 9179 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 9183 u_accel.window_complete
.sym 9184 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 9185 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9186 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 9187 clk$SB_IO_IN_$glb_clk
.sym 9188 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9213 u_accel.u_motion_computer.sum_count[8]
.sym 9214 u_accel.u_motion_computer.sum_count[9]
.sym 9215 u_accel.u_motion_computer.sum_count[10]
.sym 9216 u_accel.u_motion_computer.sum_count[11]
.sym 9225 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 9226 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 9227 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 9229 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9239 u_accel.late_count[3]
.sym 9241 u_accel.u_motion_computer.sum_count[4]
.sym 9246 u_accel.u_motion_computer.sum_count[8]
.sym 9247 u_accel.u_motion_computer.sum_count[7]
.sym 9258 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9271 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9272 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9273 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9282 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9283 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9284 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9285 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9286 $nextpnr_ICESTORM_LC_18$O
.sym 9289 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9292 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9295 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9296 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9298 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 9301 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9302 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 9304 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 9307 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9308 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 9310 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 9312 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9314 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 9316 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 9318 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9320 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 9322 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 9324 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9326 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 9328 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9330 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 9332 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 9333 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 9334 clk$SB_IO_IN_$glb_clk
.sym 9335 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9360 u_accel.late_count[8]
.sym 9361 u_accel.early_count[10]
.sym 9363 u_accel.early_count[8]
.sym 9364 u_accel.late_count[11]
.sym 9365 u_accel.late_count[0]
.sym 9367 u_accel.late_count[3]
.sym 9374 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 9384 u_accel.u_motion_computer.sum_count[10]
.sym 9386 u_accel.u_motion_computer.sum_count[11]
.sym 9387 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9390 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9391 u_accel.u_motion_computer.sum_count[3]
.sym 9396 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9410 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9411 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9413 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9420 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9425 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9433 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 9435 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9437 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 9439 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9441 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9443 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 9445 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9447 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9449 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 9454 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 9455 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 9459 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9480 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 9481 clk$SB_IO_IN_$glb_clk
.sym 9482 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 9507 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9508 u_accel.total_events[8]
.sym 9510 u_accel.total_events[4]
.sym 9511 u_accel.delta_x[0]
.sym 9512 u_accel.delta_x[1]
.sym 9513 u_accel.total_events[2]
.sym 9514 u_accel.total_events[7]
.sym 9522 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9523 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9530 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9532 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9535 u_accel.u_motion_computer.sum_count[9]
.sym 9538 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 9539 u_accel.early_count[9]
.sym 9549 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9551 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 9552 u_accel.window_complete
.sym 9556 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9557 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 9558 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9560 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9561 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9573 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 9581 u_accel.window_complete
.sym 9582 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9583 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 9588 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 9589 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 9590 u_accel.window_complete
.sym 9611 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 9612 u_accel.window_complete
.sym 9613 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9617 u_accel.window_complete
.sym 9618 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9619 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 9627 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 9628 clk$SB_IO_IN_$glb_clk
.sym 9629 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9655 u_accel.total_events[11]
.sym 9656 u_accel.total_events[5]
.sym 9657 u_accel.total_events[10]
.sym 9659 u_accel.total_events[3]
.sym 9660 u_accel.total_events[9]
.sym 9661 u_accel.total_events[6]
.sym 9670 u_accel.u_motion_computer.abs_diff_x[0]
.sym 9672 u_accel.u_motion_computer.diff_x[1]
.sym 9679 u_accel.late_count[9]
.sym 9681 u_accel.late_count[10]
.sym 9683 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 9685 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 9687 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 9689 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 9696 u_accel.total_events[8]
.sym 9698 u_accel.total_events[4]
.sym 9701 u_accel.total_events[2]
.sym 9710 u_accel.total_events[7]
.sym 9715 $PACKER_VCC_NET
.sym 9716 u_accel.total_events[3]
.sym 9717 u_accel.total_events[9]
.sym 9718 u_accel.total_events[6]
.sym 9721 u_accel.total_events[5]
.sym 9723 $PACKER_VCC_NET
.sym 9727 $nextpnr_ICESTORM_LC_10$O
.sym 9730 u_accel.total_events[2]
.sym 9733 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9735 $PACKER_VCC_NET
.sym 9736 u_accel.total_events[3]
.sym 9739 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9741 u_accel.total_events[4]
.sym 9745 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9747 $PACKER_VCC_NET
.sym 9748 u_accel.total_events[5]
.sym 9751 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9753 u_accel.total_events[6]
.sym 9754 $PACKER_VCC_NET
.sym 9757 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9759 u_accel.total_events[7]
.sym 9760 $PACKER_VCC_NET
.sym 9763 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9765 u_accel.total_events[8]
.sym 9766 $PACKER_VCC_NET
.sym 9769 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9771 u_accel.total_events[9]
.sym 9772 $PACKER_VCC_NET
.sym 9801 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 9802 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 9803 u_accel.abs_delta_x[12]
.sym 9804 u_accel.delta_x[12]
.sym 9805 u_accel.delta_x[7]
.sym 9806 u_accel.delta_x[10]
.sym 9807 u_accel.delta_x[8]
.sym 9808 u_accel.delta_x[13]
.sym 9819 u_accel.window_complete
.sym 9828 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9832 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 9836 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9837 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 9843 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9844 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9845 u_accel.total_events[10]
.sym 9848 $PACKER_VCC_NET
.sym 9850 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 9851 u_accel.total_events[11]
.sym 9856 $PACKER_VCC_NET
.sym 9857 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9874 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 9876 u_accel.total_events[10]
.sym 9877 $PACKER_VCC_NET
.sym 9880 $nextpnr_ICESTORM_LC_11$I3
.sym 9882 u_accel.total_events[11]
.sym 9883 $PACKER_VCC_NET
.sym 9890 $nextpnr_ICESTORM_LC_11$I3
.sym 9900 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 9913 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9917 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 9921 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 9922 clk$SB_IO_IN_$glb_clk
.sym 9923 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 9948 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 9949 u_accel.delta_x[11]
.sym 9950 u_accel.delta_x[6]
.sym 9951 u_accel.delta_x[9]
.sym 9952 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 9953 u_accel.abs_delta_x[14]
.sym 9954 u_accel.abs_delta_x[16]
.sym 9955 u_accel.abs_delta_x[6]
.sym 9964 u_accel.abs_delta_x[7]
.sym 9966 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 9967 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 9968 u_accel.abs_delta_x[5]
.sym 9971 u_accel.abs_delta_x[12]
.sym 9973 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 9994 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 9998 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10000 u_accel.delta_x[16]
.sym 10011 u_accel.delta_x[14]
.sym 10012 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10013 u_accel.delta_x[15]
.sym 10025 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 10042 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 10052 u_accel.delta_x[15]
.sym 10053 u_accel.delta_x[16]
.sym 10055 u_accel.delta_x[14]
.sym 10060 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 10068 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 10069 clk$SB_IO_IN_$glb_clk
.sym 10070 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10110 $PACKER_VCC_NET
.sym 10112 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 10119 u_accel.abs_delta_x[17]
.sym 10120 u_accel.abs_delta_x[11]
.sym 10124 u_accel.abs_delta_x[15]
.sym 10130 event_valid
.sym 10139 heartbeat_cnt[3]
.sym 10140 heartbeat_cnt[4]
.sym 10145 heartbeat_cnt[1]
.sym 10150 heartbeat_cnt[6]
.sym 10151 heartbeat_cnt[7]
.sym 10158 heartbeat_cnt[0]
.sym 10162 heartbeat_cnt[2]
.sym 10165 heartbeat_cnt[5]
.sym 10166 heartbeat_cnt[0]
.sym 10168 $nextpnr_ICESTORM_LC_31$O
.sym 10170 heartbeat_cnt[0]
.sym 10174 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 10176 heartbeat_cnt[1]
.sym 10178 heartbeat_cnt[0]
.sym 10180 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 10182 heartbeat_cnt[2]
.sym 10184 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 10186 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 10189 heartbeat_cnt[3]
.sym 10190 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 10192 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 10195 heartbeat_cnt[4]
.sym 10196 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 10198 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 10200 heartbeat_cnt[5]
.sym 10202 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 10204 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 10206 heartbeat_cnt[6]
.sym 10208 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 10210 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 10212 heartbeat_cnt[7]
.sym 10214 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 10216 clk$SB_IO_IN_$glb_clk
.sym 10217 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10249 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 10260 u_accel.abs_delta_x[10]
.sym 10262 $PACKER_VCC_NET
.sym 10264 u_accel.abs_delta_x[4]
.sym 10278 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 10284 heartbeat_cnt[9]
.sym 10296 heartbeat_cnt[13]
.sym 10299 heartbeat_cnt[8]
.sym 10301 heartbeat_cnt[10]
.sym 10303 heartbeat_cnt[12]
.sym 10305 heartbeat_cnt[14]
.sym 10306 heartbeat_cnt[15]
.sym 10310 heartbeat_cnt[11]
.sym 10315 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 10318 heartbeat_cnt[8]
.sym 10319 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 10321 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 10324 heartbeat_cnt[9]
.sym 10325 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 10327 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 10330 heartbeat_cnt[10]
.sym 10331 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 10333 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 10335 heartbeat_cnt[11]
.sym 10337 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 10339 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 10342 heartbeat_cnt[12]
.sym 10343 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 10345 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 10347 heartbeat_cnt[13]
.sym 10349 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 10351 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10354 heartbeat_cnt[14]
.sym 10355 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 10357 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10360 heartbeat_cnt[15]
.sym 10361 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 10363 clk$SB_IO_IN_$glb_clk
.sym 10364 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10391 u_accel.u_motion_computer.stage1_valid
.sym 10393 u_accel.accum_valid
.sym 10394 soft_rst_SB_LUT4_I2_O[0]
.sym 10395 u_accel.motion_valid
.sym 10402 u_accel.abs_delta_y[16]
.sym 10408 u_accel.abs_delta_x[13]
.sym 10409 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 10412 u_accel.abs_delta_y[15]
.sym 10414 event_valid_SB_DFFSR_Q_D[2]
.sym 10423 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 10425 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10441 heartbeat_cnt[19]
.sym 10444 heartbeat_cnt[22]
.sym 10446 heartbeat_cnt[16]
.sym 10447 heartbeat_cnt[17]
.sym 10448 heartbeat_cnt[18]
.sym 10450 heartbeat_cnt[20]
.sym 10451 heartbeat_cnt[21]
.sym 10453 heartbeat_cnt[0]
.sym 10462 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10465 heartbeat_cnt[16]
.sym 10466 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 10468 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10471 heartbeat_cnt[17]
.sym 10472 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 10474 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10477 heartbeat_cnt[18]
.sym 10478 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 10480 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10482 heartbeat_cnt[19]
.sym 10484 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 10486 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10489 heartbeat_cnt[20]
.sym 10490 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 10492 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10495 heartbeat_cnt[21]
.sym 10496 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 10500 heartbeat_cnt[22]
.sym 10502 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 10507 heartbeat_cnt[0]
.sym 10510 clk$SB_IO_IN_$glb_clk
.sym 10511 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10537 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 10538 led_gesture_valid_SB_LUT4_I3_O
.sym 10539 led_gesture_valid$SB_IO_OUT
.sym 10540 gesture_led_cnt[0]
.sym 10541 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 10542 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 10543 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 10548 gesture_valid
.sym 10551 u_accel.window_complete
.sym 10553 $PACKER_VCC_NET
.sym 10557 soft_rst_SB_LUT4_I2_O[2]
.sym 10559 u_accel.u_motion_computer.stage1_valid
.sym 10579 gesture_led_cnt[2]
.sym 10580 gesture_led_cnt[3]
.sym 10581 gesture_led_cnt[4]
.sym 10582 $PACKER_VCC_NET
.sym 10588 $PACKER_VCC_NET
.sym 10590 gesture_led_cnt[5]
.sym 10591 gesture_led_cnt[6]
.sym 10594 gesture_led_cnt[1]
.sym 10595 led_gesture_valid_SB_LUT4_I3_O
.sym 10596 gesture_valid
.sym 10597 gesture_led_cnt[0]
.sym 10604 gesture_valid
.sym 10608 gesture_led_cnt[7]
.sym 10609 $nextpnr_ICESTORM_LC_32$O
.sym 10612 gesture_led_cnt[0]
.sym 10615 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 10616 gesture_valid
.sym 10617 $PACKER_VCC_NET
.sym 10618 gesture_led_cnt[1]
.sym 10619 gesture_led_cnt[0]
.sym 10621 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 10622 gesture_valid
.sym 10623 $PACKER_VCC_NET
.sym 10624 gesture_led_cnt[2]
.sym 10625 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 10627 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10628 gesture_valid
.sym 10629 $PACKER_VCC_NET
.sym 10630 gesture_led_cnt[3]
.sym 10631 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 10633 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10634 gesture_valid
.sym 10635 $PACKER_VCC_NET
.sym 10636 gesture_led_cnt[4]
.sym 10637 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10639 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10640 gesture_valid
.sym 10641 gesture_led_cnt[5]
.sym 10642 $PACKER_VCC_NET
.sym 10643 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10645 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10646 gesture_valid
.sym 10647 gesture_led_cnt[6]
.sym 10648 $PACKER_VCC_NET
.sym 10649 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10651 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10652 gesture_valid
.sym 10653 gesture_led_cnt[7]
.sym 10654 $PACKER_VCC_NET
.sym 10655 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10656 led_gesture_valid_SB_LUT4_I3_O
.sym 10657 clk$SB_IO_IN_$glb_clk
.sym 10658 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10684 gesture_led_cnt[15]
.sym 10685 gesture_led_cnt[16]
.sym 10686 gesture_led_cnt[17]
.sym 10687 gesture_led_cnt[18]
.sym 10688 gesture_led_cnt[19]
.sym 10689 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 10690 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 10698 led_gesture_valid$SB_IO_OUT
.sym 10705 u_accel.abs_delta_y[7]
.sym 10708 event_valid
.sym 10714 event_valid
.sym 10718 event_valid
.sym 10719 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10726 led_gesture_valid_SB_LUT4_I3_O
.sym 10728 $PACKER_VCC_NET
.sym 10729 gesture_led_cnt[13]
.sym 10730 gesture_led_cnt[14]
.sym 10732 gesture_led_cnt[8]
.sym 10736 $PACKER_VCC_NET
.sym 10741 gesture_led_cnt[9]
.sym 10742 gesture_led_cnt[10]
.sym 10745 gesture_valid
.sym 10751 gesture_led_cnt[11]
.sym 10752 gesture_led_cnt[12]
.sym 10753 gesture_valid
.sym 10756 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10757 gesture_valid
.sym 10758 gesture_led_cnt[8]
.sym 10759 $PACKER_VCC_NET
.sym 10760 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10762 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10763 gesture_valid
.sym 10764 $PACKER_VCC_NET
.sym 10765 gesture_led_cnt[9]
.sym 10766 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10768 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10769 gesture_valid
.sym 10770 $PACKER_VCC_NET
.sym 10771 gesture_led_cnt[10]
.sym 10772 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10774 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10775 gesture_valid
.sym 10776 gesture_led_cnt[11]
.sym 10777 $PACKER_VCC_NET
.sym 10778 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 10780 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10781 gesture_valid
.sym 10782 gesture_led_cnt[12]
.sym 10783 $PACKER_VCC_NET
.sym 10784 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 10786 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10787 gesture_valid
.sym 10788 $PACKER_VCC_NET
.sym 10789 gesture_led_cnt[13]
.sym 10790 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 10792 $nextpnr_ICESTORM_LC_33$I3
.sym 10793 gesture_valid
.sym 10794 $PACKER_VCC_NET
.sym 10795 gesture_led_cnt[14]
.sym 10796 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 10802 $nextpnr_ICESTORM_LC_33$I3
.sym 10803 led_gesture_valid_SB_LUT4_I3_O
.sym 10804 clk$SB_IO_IN_$glb_clk
.sym 10805 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10830 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 10831 activity_led_cnt[0]
.sym 10832 led_activity_SB_LUT4_I3_O
.sym 10835 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 10850 $PACKER_VCC_NET
.sym 10853 $PACKER_VCC_NET
.sym 10872 activity_led_cnt[1]
.sym 10874 activity_led_cnt[3]
.sym 10875 activity_led_cnt[4]
.sym 10876 activity_led_cnt[5]
.sym 10877 $PACKER_VCC_NET
.sym 10878 activity_led_cnt[7]
.sym 10881 activity_led_cnt[2]
.sym 10883 $PACKER_VCC_NET
.sym 10888 activity_led_cnt[0]
.sym 10889 led_activity_SB_LUT4_I3_O
.sym 10892 event_valid
.sym 10896 activity_led_cnt[0]
.sym 10901 activity_led_cnt[6]
.sym 10902 event_valid
.sym 10903 $nextpnr_ICESTORM_LC_35$O
.sym 10905 activity_led_cnt[0]
.sym 10909 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10910 event_valid
.sym 10911 $PACKER_VCC_NET
.sym 10912 activity_led_cnt[1]
.sym 10913 activity_led_cnt[0]
.sym 10915 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10916 event_valid
.sym 10917 activity_led_cnt[2]
.sym 10918 $PACKER_VCC_NET
.sym 10919 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 10921 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10922 event_valid
.sym 10923 $PACKER_VCC_NET
.sym 10924 activity_led_cnt[3]
.sym 10925 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 10927 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10928 event_valid
.sym 10929 $PACKER_VCC_NET
.sym 10930 activity_led_cnt[4]
.sym 10931 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 10933 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10934 event_valid
.sym 10935 $PACKER_VCC_NET
.sym 10936 activity_led_cnt[5]
.sym 10937 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 10939 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10940 event_valid
.sym 10941 activity_led_cnt[6]
.sym 10942 $PACKER_VCC_NET
.sym 10943 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 10945 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 10946 event_valid
.sym 10947 $PACKER_VCC_NET
.sym 10948 activity_led_cnt[7]
.sym 10949 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 10950 led_activity_SB_LUT4_I3_O
.sym 10951 clk$SB_IO_IN_$glb_clk
.sym 10952 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 10978 activity_led_cnt[15]
.sym 10979 activity_led_cnt[16]
.sym 10980 activity_led_cnt[17]
.sym 10981 led_activity_SB_LUT4_O_I2[2]
.sym 10982 led_activity$SB_IO_OUT
.sym 10983 led_activity_SB_LUT4_O_I2[3]
.sym 10984 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 11013 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 11018 $PACKER_VCC_NET
.sym 11019 activity_led_cnt[9]
.sym 11020 led_activity_SB_LUT4_I3_O
.sym 11021 activity_led_cnt[11]
.sym 11022 activity_led_cnt[12]
.sym 11026 $PACKER_VCC_NET
.sym 11032 event_valid
.sym 11034 activity_led_cnt[8]
.sym 11036 event_valid
.sym 11040 activity_led_cnt[14]
.sym 11044 activity_led_cnt[10]
.sym 11047 activity_led_cnt[13]
.sym 11050 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 11051 event_valid
.sym 11052 $PACKER_VCC_NET
.sym 11053 activity_led_cnt[8]
.sym 11054 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 11056 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 11057 event_valid
.sym 11058 $PACKER_VCC_NET
.sym 11059 activity_led_cnt[9]
.sym 11060 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 11062 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 11063 event_valid
.sym 11064 activity_led_cnt[10]
.sym 11065 $PACKER_VCC_NET
.sym 11066 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 11068 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 11069 event_valid
.sym 11070 $PACKER_VCC_NET
.sym 11071 activity_led_cnt[11]
.sym 11072 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 11074 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 11075 event_valid
.sym 11076 $PACKER_VCC_NET
.sym 11077 activity_led_cnt[12]
.sym 11078 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 11080 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 11081 event_valid
.sym 11082 activity_led_cnt[13]
.sym 11083 $PACKER_VCC_NET
.sym 11084 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 11086 $nextpnr_ICESTORM_LC_36$I3
.sym 11087 event_valid
.sym 11088 $PACKER_VCC_NET
.sym 11089 activity_led_cnt[14]
.sym 11090 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 11096 $nextpnr_ICESTORM_LC_36$I3
.sym 11097 led_activity_SB_LUT4_I3_O
.sym 11098 clk$SB_IO_IN_$glb_clk
.sym 11099 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 11138 u_accel.abs_delta_y[17]
.sym 12510 u_accel.u_motion_computer.sum_count[5]
.sym 12634 u_accel.u_motion_computer.sum_count[6]
.sym 12992 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 12993 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 12994 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 12995 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 12996 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 12997 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 12998 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 12999 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13018 u_accel.compressed_x[3]
.sym 13026 u_accel.early_count[2]
.sym 13041 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 13046 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 13051 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13055 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13061 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13074 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 13097 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13102 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 13108 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13112 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13113 clk$SB_IO_IN_$glb_clk
.sym 13114 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13115 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13116 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13117 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13118 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13119 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13120 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13121 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13122 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 13128 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 13132 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13150 u_accel.late_count[4]
.sym 13158 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13166 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 13176 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 13177 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 13178 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 13179 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 13181 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13184 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 13185 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13189 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13195 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 13203 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 13210 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13213 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 13221 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 13226 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 13233 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 13235 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13236 clk$SB_IO_IN_$glb_clk
.sym 13237 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13238 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13239 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 13251 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13253 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13259 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13261 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13270 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13279 u_accel.late_count[2]
.sym 13280 u_accel.early_count[7]
.sym 13281 u_accel.early_count[5]
.sym 13283 u_accel.early_count[1]
.sym 13284 u_accel.early_count[6]
.sym 13285 u_accel.early_count[3]
.sym 13289 u_accel.late_count[1]
.sym 13290 u_accel.late_count[6]
.sym 13291 u_accel.early_count[4]
.sym 13294 u_accel.early_count[0]
.sym 13298 u_accel.early_count[2]
.sym 13301 u_accel.late_count[7]
.sym 13302 u_accel.late_count[5]
.sym 13305 u_accel.late_count[0]
.sym 13309 u_accel.late_count[3]
.sym 13310 u_accel.late_count[4]
.sym 13311 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13313 u_accel.late_count[0]
.sym 13314 u_accel.early_count[0]
.sym 13317 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 13319 u_accel.early_count[1]
.sym 13320 u_accel.late_count[1]
.sym 13323 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 13325 u_accel.early_count[2]
.sym 13326 u_accel.late_count[2]
.sym 13327 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 13329 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 13331 u_accel.early_count[3]
.sym 13332 u_accel.late_count[3]
.sym 13333 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 13335 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 13337 u_accel.early_count[4]
.sym 13338 u_accel.late_count[4]
.sym 13339 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 13341 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 13343 u_accel.early_count[5]
.sym 13344 u_accel.late_count[5]
.sym 13345 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 13347 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 13349 u_accel.early_count[6]
.sym 13350 u_accel.late_count[6]
.sym 13351 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 13353 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13355 u_accel.late_count[7]
.sym 13356 u_accel.early_count[7]
.sym 13357 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 13358 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 13359 clk$SB_IO_IN_$glb_clk
.sym 13360 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13363 u_accel.late_sum_x[13]
.sym 13364 u_accel.late_sum_x[3]
.sym 13365 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13366 u_accel.early_count[11]
.sym 13367 u_accel.late_count[7]
.sym 13368 u_accel.late_count[5]
.sym 13380 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13381 u_accel.u_motion_computer.sum_count[3]
.sym 13382 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 13386 u_accel.u_motion_computer.sum_count[2]
.sym 13397 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13402 u_accel.late_count[8]
.sym 13403 u_accel.early_count[10]
.sym 13405 u_accel.early_count[8]
.sym 13412 u_accel.early_count[9]
.sym 13414 u_accel.late_count[11]
.sym 13415 u_accel.late_count[9]
.sym 13417 u_accel.late_count[10]
.sym 13431 u_accel.early_count[11]
.sym 13434 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13436 u_accel.early_count[8]
.sym 13437 u_accel.late_count[8]
.sym 13438 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 13440 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13442 u_accel.late_count[9]
.sym 13443 u_accel.early_count[9]
.sym 13444 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 13446 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13448 u_accel.early_count[10]
.sym 13449 u_accel.late_count[10]
.sym 13450 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 13454 u_accel.early_count[11]
.sym 13455 u_accel.late_count[11]
.sym 13456 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 13481 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 13482 clk$SB_IO_IN_$glb_clk
.sym 13483 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13484 u_accel.delta_x[5]
.sym 13485 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 13486 u_accel.delta_x[2]
.sym 13487 u_accel.delta_x[3]
.sym 13488 u_accel.delta_x[4]
.sym 13489 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13490 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 13491 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13498 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 13500 u_accel.early_count[9]
.sym 13504 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13533 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13536 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 13537 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 13543 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13547 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 13552 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13554 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 13559 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13567 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 13579 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 13584 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 13588 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 13603 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13604 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13605 clk$SB_IO_IN_$glb_clk
.sym 13606 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13608 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 13609 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 13610 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 13611 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 13612 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 13613 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13614 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13619 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13621 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13625 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 13629 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13633 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13635 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 13638 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 13648 u_accel.u_motion_computer.sum_count[8]
.sym 13655 u_accel.u_motion_computer.abs_diff_x[0]
.sym 13656 u_accel.u_motion_computer.sum_count[2]
.sym 13657 u_accel.u_motion_computer.diff_x[1]
.sym 13659 u_accel.u_motion_computer.sum_count[7]
.sym 13660 u_accel.delta_x[0]
.sym 13661 u_accel.u_motion_computer.sum_count[4]
.sym 13663 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13664 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13669 u_accel.delta_x[1]
.sym 13681 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 13682 u_accel.delta_x[0]
.sym 13683 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 13684 u_accel.delta_x[1]
.sym 13688 u_accel.u_motion_computer.sum_count[8]
.sym 13700 u_accel.u_motion_computer.sum_count[4]
.sym 13706 u_accel.u_motion_computer.abs_diff_x[0]
.sym 13712 u_accel.u_motion_computer.diff_x[1]
.sym 13718 u_accel.u_motion_computer.sum_count[2]
.sym 13724 u_accel.u_motion_computer.sum_count[7]
.sym 13727 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13728 clk$SB_IO_IN_$glb_clk
.sym 13729 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13730 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 13731 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 13732 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 13733 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 13734 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13735 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 13736 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13737 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 13742 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 13744 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13754 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 13758 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 13759 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 13760 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 13762 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 13764 u_accel.abs_delta_x[9]
.sym 13771 u_accel.u_motion_computer.sum_count[9]
.sym 13774 u_accel.u_motion_computer.sum_count[11]
.sym 13780 u_accel.u_motion_computer.sum_count[10]
.sym 13785 u_accel.u_motion_computer.sum_count[3]
.sym 13789 u_accel.u_motion_computer.sum_count[5]
.sym 13799 u_accel.u_motion_computer.sum_count[6]
.sym 13812 u_accel.u_motion_computer.sum_count[11]
.sym 13818 u_accel.u_motion_computer.sum_count[5]
.sym 13823 u_accel.u_motion_computer.sum_count[10]
.sym 13836 u_accel.u_motion_computer.sum_count[3]
.sym 13840 u_accel.u_motion_computer.sum_count[9]
.sym 13846 u_accel.u_motion_computer.sum_count[6]
.sym 13850 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13851 clk$SB_IO_IN_$glb_clk
.sym 13852 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13853 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 13854 u_accel.abs_delta_x[17]
.sym 13855 u_accel.abs_delta_x[3]
.sym 13856 u_accel.abs_delta_x[9]
.sym 13857 u_accel.abs_delta_x[8]
.sym 13858 u_accel.abs_delta_x[7]
.sym 13859 u_accel.abs_delta_x[2]
.sym 13860 u_accel.abs_delta_x[5]
.sym 13869 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 13878 u_accel.abs_delta_x[8]
.sym 13881 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13884 u_accel.abs_delta_x[5]
.sym 13888 u_accel.abs_delta_x[17]
.sym 13898 u_accel.delta_x[7]
.sym 13900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13902 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13903 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13905 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13906 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13907 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13908 u_accel.delta_x[8]
.sym 13910 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13915 u_accel.delta_x[10]
.sym 13919 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13925 u_accel.delta_x[13]
.sym 13927 u_accel.delta_x[7]
.sym 13928 u_accel.delta_x[8]
.sym 13929 u_accel.delta_x[13]
.sym 13930 u_accel.delta_x[10]
.sym 13936 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 13939 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 13940 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 13941 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13948 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 13953 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 13957 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 13965 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 13972 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 13973 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 13974 clk$SB_IO_IN_$glb_clk
.sym 13975 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 13988 u_accel.abs_delta_x[11]
.sym 13990 event_valid
.sym 13993 u_accel.abs_delta_x[5]
.sym 13994 u_accel.abs_delta_x[15]
.sym 13997 u_accel.abs_delta_x[17]
.sym 14000 u_accel.abs_delta_x[3]
.sym 14001 u_accel.abs_delta_x[12]
.sym 14002 u_accel.abs_delta_x[9]
.sym 14004 u_accel.abs_delta_x[16]
.sym 14006 u_accel.abs_delta_x[7]
.sym 14008 u_accel.abs_delta_x[2]
.sym 14017 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 14020 u_accel.delta_x[12]
.sym 14021 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 14022 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14023 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 14024 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14025 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 14026 u_accel.delta_x[11]
.sym 14027 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 14028 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 14029 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 14030 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 14034 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 14035 u_accel.delta_x[6]
.sym 14036 u_accel.delta_x[9]
.sym 14041 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 14050 u_accel.delta_x[11]
.sym 14051 u_accel.delta_x[9]
.sym 14052 u_accel.delta_x[6]
.sym 14053 u_accel.delta_x[12]
.sym 14057 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 14062 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 14070 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 14074 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 14075 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 14077 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 14080 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 14081 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 14082 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14086 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 14087 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 14089 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14092 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 14093 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 14094 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 14096 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 14097 clk$SB_IO_IN_$glb_clk
.sym 14098 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14115 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 14121 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 14124 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 14127 u_accel.abs_delta_y[17]
.sym 14130 u_accel.abs_delta_x[14]
.sym 14133 u_accel.abs_delta_x[1]
.sym 14134 u_accel.abs_delta_x[6]
.sym 14143 $PACKER_VCC_NET
.sym 14145 u_accel.abs_delta_x[4]
.sym 14148 u_accel.abs_delta_x[8]
.sym 14149 u_accel.abs_delta_x[10]
.sym 14151 $PACKER_VCC_NET
.sym 14154 u_accel.abs_delta_x[5]
.sym 14155 u_accel.abs_delta_x[6]
.sym 14160 u_accel.abs_delta_x[3]
.sym 14162 u_accel.abs_delta_x[9]
.sym 14166 u_accel.abs_delta_x[7]
.sym 14172 $nextpnr_ICESTORM_LC_9$O
.sym 14175 u_accel.abs_delta_x[3]
.sym 14178 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14180 $PACKER_VCC_NET
.sym 14181 u_accel.abs_delta_x[4]
.sym 14184 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14186 u_accel.abs_delta_x[5]
.sym 14187 $PACKER_VCC_NET
.sym 14190 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14192 u_accel.abs_delta_x[6]
.sym 14193 $PACKER_VCC_NET
.sym 14196 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14198 u_accel.abs_delta_x[7]
.sym 14199 $PACKER_VCC_NET
.sym 14202 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14204 $PACKER_VCC_NET
.sym 14205 u_accel.abs_delta_x[8]
.sym 14208 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14210 $PACKER_VCC_NET
.sym 14211 u_accel.abs_delta_x[9]
.sym 14214 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14216 u_accel.abs_delta_x[10]
.sym 14217 $PACKER_VCC_NET
.sym 14224 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 14225 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 14226 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 14227 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 14228 soft_rst_SB_LUT4_I2_O[1]
.sym 14229 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 14230 event_valid_SB_DFFSR_Q_D[2]
.sym 14233 event_valid_SB_DFFSR_Q_D[2]
.sym 14234 event_valid_SB_DFFSR_Q_D[2]
.sym 14246 $PACKER_VCC_NET
.sym 14249 $PACKER_VCC_NET
.sym 14251 u_accel.abs_delta_y[2]
.sym 14252 u_accel.abs_delta_x[9]
.sym 14258 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14263 u_accel.abs_delta_x[13]
.sym 14264 u_accel.abs_delta_x[15]
.sym 14265 $PACKER_VCC_NET
.sym 14268 u_accel.abs_delta_x[11]
.sym 14271 u_accel.abs_delta_x[12]
.sym 14272 $PACKER_VCC_NET
.sym 14273 $PACKER_VCC_NET
.sym 14275 u_accel.abs_delta_x[17]
.sym 14276 u_accel.abs_delta_x[16]
.sym 14290 u_accel.abs_delta_x[14]
.sym 14293 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 14295 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14297 u_accel.abs_delta_x[11]
.sym 14298 $PACKER_VCC_NET
.sym 14301 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14303 $PACKER_VCC_NET
.sym 14304 u_accel.abs_delta_x[12]
.sym 14307 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14309 $PACKER_VCC_NET
.sym 14310 u_accel.abs_delta_x[13]
.sym 14313 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14315 u_accel.abs_delta_x[14]
.sym 14316 $PACKER_VCC_NET
.sym 14319 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 14321 u_accel.abs_delta_x[15]
.sym 14322 $PACKER_VCC_NET
.sym 14325 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 14327 u_accel.abs_delta_x[16]
.sym 14328 $PACKER_VCC_NET
.sym 14331 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14333 u_accel.abs_delta_x[17]
.sym 14334 $PACKER_VCC_NET
.sym 14340 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 14341 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 14345 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 14346 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 14349 gesture_valid
.sym 14351 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 14352 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 14365 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 14370 gesture_valid
.sym 14376 u_accel.abs_delta_x[17]
.sym 14390 u_accel.accum_valid
.sym 14392 u_accel.window_complete
.sym 14396 u_accel.u_motion_computer.stage1_valid
.sym 14416 u_accel.motion_valid
.sym 14431 u_accel.accum_valid
.sym 14445 u_accel.window_complete
.sym 14451 u_accel.motion_valid
.sym 14458 u_accel.u_motion_computer.stage1_valid
.sym 14466 clk$SB_IO_IN_$glb_clk
.sym 14467 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14468 u_accel.abs_delta_y[7]
.sym 14469 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14470 u_accel.abs_delta_y[2]
.sym 14471 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14472 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14475 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 14477 u_accel.u_motion_computer.diff_y[1]
.sym 14482 soft_rst_SB_LUT4_I2_O[0]
.sym 14488 event_valid
.sym 14510 gesture_led_cnt[1]
.sym 14513 gesture_led_cnt[4]
.sym 14514 event_valid_SB_DFFSR_Q_D[2]
.sym 14515 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 14516 gesture_led_cnt[7]
.sym 14518 gesture_led_cnt[15]
.sym 14519 gesture_led_cnt[2]
.sym 14520 gesture_led_cnt[3]
.sym 14521 gesture_valid
.sym 14522 gesture_led_cnt[5]
.sym 14523 gesture_led_cnt[6]
.sym 14524 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 14526 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 14527 led_gesture_valid_SB_LUT4_I3_O
.sym 14529 gesture_led_cnt[0]
.sym 14530 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 14531 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 14532 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 14536 led_gesture_valid$SB_IO_OUT
.sym 14537 gesture_led_cnt[12]
.sym 14538 gesture_led_cnt[13]
.sym 14539 gesture_led_cnt[14]
.sym 14548 gesture_led_cnt[12]
.sym 14549 gesture_led_cnt[13]
.sym 14550 gesture_led_cnt[14]
.sym 14551 gesture_led_cnt[15]
.sym 14555 event_valid_SB_DFFSR_Q_D[2]
.sym 14556 led_gesture_valid$SB_IO_OUT
.sym 14557 gesture_valid
.sym 14560 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 14561 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 14562 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 14566 gesture_led_cnt[0]
.sym 14567 gesture_valid
.sym 14572 gesture_led_cnt[1]
.sym 14573 gesture_led_cnt[0]
.sym 14574 gesture_led_cnt[2]
.sym 14575 gesture_led_cnt[3]
.sym 14578 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 14579 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 14580 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 14584 gesture_led_cnt[7]
.sym 14585 gesture_led_cnt[5]
.sym 14586 gesture_led_cnt[6]
.sym 14587 gesture_led_cnt[4]
.sym 14588 led_gesture_valid_SB_LUT4_I3_O
.sym 14589 clk$SB_IO_IN_$glb_clk
.sym 14590 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14592 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 14593 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 14594 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 14595 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 14596 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 14597 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 14598 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 14618 u_accel.abs_delta_y[17]
.sym 14624 event_valid
.sym 14632 gesture_led_cnt[8]
.sym 14634 led_gesture_valid_SB_LUT4_I3_O
.sym 14635 gesture_led_cnt[11]
.sym 14636 gesture_led_cnt[18]
.sym 14639 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14640 gesture_valid
.sym 14641 gesture_led_cnt[9]
.sym 14642 gesture_led_cnt[10]
.sym 14643 $PACKER_VCC_NET
.sym 14644 $PACKER_VCC_NET
.sym 14647 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14648 gesture_valid
.sym 14650 gesture_led_cnt[16]
.sym 14651 gesture_led_cnt[17]
.sym 14653 gesture_led_cnt[19]
.sym 14657 gesture_led_cnt[15]
.sym 14664 $nextpnr_ICESTORM_LC_34$O
.sym 14666 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14670 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14671 gesture_valid
.sym 14672 gesture_led_cnt[15]
.sym 14673 $PACKER_VCC_NET
.sym 14674 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 14676 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14677 gesture_valid
.sym 14678 $PACKER_VCC_NET
.sym 14679 gesture_led_cnt[16]
.sym 14680 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 14682 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14683 gesture_valid
.sym 14684 $PACKER_VCC_NET
.sym 14685 gesture_led_cnt[17]
.sym 14686 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14688 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14689 gesture_valid
.sym 14690 $PACKER_VCC_NET
.sym 14691 gesture_led_cnt[18]
.sym 14692 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14695 gesture_valid
.sym 14696 $PACKER_VCC_NET
.sym 14697 gesture_led_cnt[19]
.sym 14698 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14701 gesture_led_cnt[16]
.sym 14702 gesture_led_cnt[17]
.sym 14703 gesture_led_cnt[18]
.sym 14704 gesture_led_cnt[19]
.sym 14707 gesture_led_cnt[11]
.sym 14708 gesture_led_cnt[8]
.sym 14709 gesture_led_cnt[10]
.sym 14710 gesture_led_cnt[9]
.sym 14711 led_gesture_valid_SB_LUT4_I3_O
.sym 14712 clk$SB_IO_IN_$glb_clk
.sym 14713 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14714 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 14715 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 14716 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 14717 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 14718 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 14719 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 14720 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 14721 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 14729 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 14743 $PACKER_VCC_NET
.sym 14746 $PACKER_VCC_NET
.sym 14759 activity_led_cnt[4]
.sym 14760 activity_led_cnt[5]
.sym 14762 event_valid
.sym 14764 activity_led_cnt[1]
.sym 14765 activity_led_cnt[2]
.sym 14766 activity_led_cnt[3]
.sym 14768 led_activity$SB_IO_OUT
.sym 14773 led_activity_SB_LUT4_I3_O
.sym 14776 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 14778 event_valid_SB_DFFSR_Q_D[2]
.sym 14780 activity_led_cnt[0]
.sym 14788 activity_led_cnt[1]
.sym 14789 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 14790 activity_led_cnt[0]
.sym 14795 activity_led_cnt[0]
.sym 14796 event_valid
.sym 14800 led_activity$SB_IO_OUT
.sym 14801 event_valid_SB_DFFSR_Q_D[2]
.sym 14803 event_valid
.sym 14818 activity_led_cnt[2]
.sym 14819 activity_led_cnt[3]
.sym 14820 activity_led_cnt[5]
.sym 14821 activity_led_cnt[4]
.sym 14834 led_activity_SB_LUT4_I3_O
.sym 14835 clk$SB_IO_IN_$glb_clk
.sym 14836 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14837 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 14838 u_accel.abs_delta_y[17]
.sym 14843 led_heartbeat$SB_IO_OUT
.sym 14878 activity_led_cnt[8]
.sym 14879 activity_led_cnt[9]
.sym 14880 led_activity_SB_LUT4_I3_O
.sym 14882 led_activity_SB_LUT4_O_I2[2]
.sym 14884 activity_led_cnt[14]
.sym 14885 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14886 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 14887 activity_led_cnt[15]
.sym 14888 activity_led_cnt[10]
.sym 14889 activity_led_cnt[11]
.sym 14890 activity_led_cnt[12]
.sym 14891 activity_led_cnt[13]
.sym 14892 event_valid
.sym 14893 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14894 event_valid
.sym 14897 activity_led_cnt[17]
.sym 14900 led_activity_SB_LUT4_O_I2[3]
.sym 14901 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 14903 $PACKER_VCC_NET
.sym 14904 activity_led_cnt[16]
.sym 14906 $PACKER_VCC_NET
.sym 14908 activity_led_cnt[6]
.sym 14909 activity_led_cnt[7]
.sym 14910 $nextpnr_ICESTORM_LC_37$O
.sym 14912 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14916 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14917 event_valid
.sym 14918 activity_led_cnt[15]
.sym 14919 $PACKER_VCC_NET
.sym 14920 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 14922 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14923 event_valid
.sym 14924 activity_led_cnt[16]
.sym 14925 $PACKER_VCC_NET
.sym 14926 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 14929 activity_led_cnt[17]
.sym 14930 $PACKER_VCC_NET
.sym 14931 event_valid
.sym 14932 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 14935 activity_led_cnt[11]
.sym 14936 activity_led_cnt[12]
.sym 14937 activity_led_cnt[13]
.sym 14938 activity_led_cnt[10]
.sym 14941 activity_led_cnt[9]
.sym 14942 led_activity_SB_LUT4_O_I2[2]
.sym 14943 activity_led_cnt[6]
.sym 14944 led_activity_SB_LUT4_O_I2[3]
.sym 14947 activity_led_cnt[7]
.sym 14948 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 14949 activity_led_cnt[8]
.sym 14950 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 14953 activity_led_cnt[17]
.sym 14954 activity_led_cnt[15]
.sym 14955 activity_led_cnt[16]
.sym 14956 activity_led_cnt[14]
.sym 14957 led_activity_SB_LUT4_I3_O
.sym 14958 clk$SB_IO_IN_$glb_clk
.sym 14959 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 14970 led_activity$SB_IO_OUT
.sym 16603 u_accel.compressed_x[3]
.sym 16700 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16705 u_accel.early_sum_x[1]
.sym 16725 u_accel.compressed_x[0]
.sym 16727 u_accel.compressed_x[1]
.sym 16729 u_accel.compressed_x[2]
.sym 16823 u_accel.late_sum_x[7]
.sym 16824 u_accel.late_sum_x[2]
.sym 16825 u_accel.late_sum_x[4]
.sym 16827 u_accel.late_sum_x[6]
.sym 16828 u_accel.early_sum_x[5]
.sym 16830 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 16849 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16855 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16857 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16867 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16869 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16871 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16873 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16875 u_accel.compressed_x[3]
.sym 16876 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16878 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16880 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16885 u_accel.compressed_x[0]
.sym 16887 u_accel.compressed_x[1]
.sym 16889 u_accel.compressed_x[2]
.sym 16890 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16896 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 16898 u_accel.compressed_x[0]
.sym 16899 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16902 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 16904 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 16905 u_accel.compressed_x[1]
.sym 16906 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 16908 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 16910 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16911 u_accel.compressed_x[2]
.sym 16912 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 16914 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 16916 u_accel.compressed_x[3]
.sym 16917 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16918 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 16920 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 16922 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16923 u_accel.compressed_x[3]
.sym 16924 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 16926 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 16928 u_accel.compressed_x[3]
.sym 16929 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16930 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 16932 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 16934 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 16935 u_accel.compressed_x[3]
.sym 16936 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 16938 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16940 u_accel.compressed_x[3]
.sym 16941 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 16942 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 16943 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 16944 clk$SB_IO_IN_$glb_clk
.sym 16945 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 16946 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 16947 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16948 u_accel.early_sum_x[0]
.sym 16949 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 16950 u_accel.late_sum_x[8]
.sym 16951 u_accel.early_sum_x[4]
.sym 16952 u_accel.early_sum_x[2]
.sym 16953 u_accel.early_sum_x[7]
.sym 16956 u_accel.abs_delta_x[7]
.sym 16958 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 16960 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 16964 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 16966 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16968 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 16969 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 16971 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 16972 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16973 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 16975 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 16976 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 16977 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16978 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 16980 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 16981 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 16982 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 16989 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 16993 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17001 u_accel.compressed_x[3]
.sym 17003 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17007 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17012 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17014 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17016 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17018 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17019 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 17021 u_accel.compressed_x[3]
.sym 17022 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17023 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 17025 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 17027 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17028 u_accel.compressed_x[3]
.sym 17029 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 17031 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 17033 u_accel.compressed_x[3]
.sym 17034 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17035 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 17037 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 17039 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17040 u_accel.compressed_x[3]
.sym 17041 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 17043 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 17045 u_accel.compressed_x[3]
.sym 17046 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17047 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 17049 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 17051 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17052 u_accel.compressed_x[3]
.sym 17053 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 17055 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 17057 u_accel.compressed_x[3]
.sym 17058 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17059 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 17061 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 17063 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17064 u_accel.compressed_x[3]
.sym 17065 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 17066 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 17067 clk$SB_IO_IN_$glb_clk
.sym 17068 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 17069 u_accel.early_sum_x[11]
.sym 17070 u_accel.late_sum_x[0]
.sym 17071 u_accel.late_sum_x[1]
.sym 17072 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 17073 u_accel.early_sum_x[6]
.sym 17074 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 17075 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 17076 u_accel.late_sum_x[5]
.sym 17094 u_accel.late_sum_x[7]
.sym 17095 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 17096 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17098 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17099 u_accel.u_motion_computer.diff_x[1]
.sym 17100 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17101 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17102 u_accel.late_sum_x[2]
.sym 17105 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 17111 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17113 u_accel.compressed_x[3]
.sym 17126 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17142 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17144 u_accel.compressed_x[3]
.sym 17145 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17146 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 17149 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 17151 u_accel.compressed_x[3]
.sym 17152 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17189 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 17190 clk$SB_IO_IN_$glb_clk
.sym 17191 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 17192 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17193 u_accel.u_motion_computer.diff_x[1]
.sym 17194 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17195 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17196 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17197 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17198 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17199 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17209 u_accel.compressed_x[3]
.sym 17216 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17219 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17223 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 17227 u_accel.u_motion_computer.diff_x[1]
.sym 17240 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 17243 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17244 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17255 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17259 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17260 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17263 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17280 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17286 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17291 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 17298 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 17302 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17308 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17312 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 17313 clk$SB_IO_IN_$glb_clk
.sym 17314 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17315 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17316 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17317 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 17318 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17319 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17320 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17321 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 17322 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 17329 u_accel.compressed_x[3]
.sym 17330 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17332 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17342 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17343 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17345 u_accel.window_complete
.sym 17350 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17356 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17358 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17359 u_accel.delta_x[3]
.sym 17361 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17367 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17368 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17372 u_accel.delta_x[5]
.sym 17376 u_accel.delta_x[4]
.sym 17382 u_accel.delta_x[2]
.sym 17392 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17396 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17403 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17408 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17414 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 17422 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17427 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17431 u_accel.delta_x[2]
.sym 17432 u_accel.delta_x[4]
.sym 17433 u_accel.delta_x[3]
.sym 17434 u_accel.delta_x[5]
.sym 17435 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17436 clk$SB_IO_IN_$glb_clk
.sym 17437 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17438 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17439 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17440 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17441 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 17442 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17443 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17444 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17445 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 17453 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 17459 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17462 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 17464 u_accel.abs_delta_x[17]
.sym 17466 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 17467 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17468 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 17469 u_accel.u_motion_computer.abs_diff_x[0]
.sym 17470 u_accel.abs_delta_x[8]
.sym 17471 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17472 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 17473 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17480 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17484 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17488 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17493 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17496 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17497 u_accel.u_motion_computer.diff_x[1]
.sym 17500 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17507 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17509 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17511 $nextpnr_ICESTORM_LC_29$O
.sym 17513 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17517 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17520 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 17521 u_accel.u_motion_computer.diff_x[1]
.sym 17523 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17525 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17527 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17529 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17532 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17533 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17535 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17537 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17539 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17541 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17544 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17545 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17547 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17550 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17551 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17553 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17556 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17557 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17561 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17562 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17563 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17564 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17565 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17566 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 17567 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 17568 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17580 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 17586 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17587 u_accel.u_motion_computer.diff_x[1]
.sym 17588 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17589 u_accel.abs_delta_x[1]
.sym 17590 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 17592 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17593 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17597 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17604 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17612 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17619 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17620 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17626 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17629 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17630 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17633 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17634 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17636 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17638 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17640 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17642 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17644 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17646 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17649 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17650 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17652 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17654 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17656 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17658 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17660 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17662 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17664 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17667 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17668 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17670 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17672 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17674 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17676 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17678 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17680 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 17684 u_accel.abs_delta_x[1]
.sym 17685 u_accel.abs_delta_x[10]
.sym 17686 u_accel.abs_delta_x[13]
.sym 17687 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 17688 u_accel.abs_delta_x[11]
.sym 17689 u_accel.abs_delta_x[4]
.sym 17690 u_accel.abs_delta_x[15]
.sym 17691 u_accel.abs_delta_x[0]
.sym 17698 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 17708 u_accel.abs_delta_x[8]
.sym 17709 u_accel.abs_delta_x[11]
.sym 17711 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17716 u_accel.abs_delta_y[5]
.sym 17718 $PACKER_VCC_NET
.sym 17719 u_accel.abs_delta_x[10]
.sym 17720 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17726 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17727 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17728 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17729 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17731 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17733 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17734 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17735 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17738 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17743 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17746 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17748 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17752 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17753 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17757 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17760 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 17761 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 17765 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17767 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 17770 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17772 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 17773 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 17776 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 17777 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17779 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 17783 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 17784 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17785 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 17789 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17790 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 17791 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 17794 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 17795 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 17796 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17801 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 17802 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 17803 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 17804 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 17805 clk$SB_IO_IN_$glb_clk
.sym 17806 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 17807 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 17808 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 17809 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17810 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17811 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17812 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 17813 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17814 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17826 u_accel.abs_delta_x[1]
.sym 17827 u_accel.u_motion_computer.abs_diff_y[0]
.sym 17831 u_accel.abs_delta_x[13]
.sym 17832 u_accel.abs_delta_x[3]
.sym 17834 u_accel.abs_delta_x[9]
.sym 17835 u_accel.abs_delta_y[15]
.sym 17838 event_valid_SB_DFFSR_Q_D[2]
.sym 17839 u_accel.abs_delta_x[15]
.sym 17840 u_accel.abs_delta_y[14]
.sym 17841 u_accel.abs_delta_y[14]
.sym 17853 u_accel.abs_delta_x[7]
.sym 17854 u_accel.abs_delta_x[2]
.sym 17855 u_accel.abs_delta_x[0]
.sym 17856 u_accel.abs_delta_x[1]
.sym 17858 u_accel.abs_delta_x[3]
.sym 17859 u_accel.abs_delta_x[5]
.sym 17861 u_accel.abs_delta_x[4]
.sym 17863 u_accel.abs_delta_x[6]
.sym 17880 $nextpnr_ICESTORM_LC_4$O
.sym 17882 u_accel.abs_delta_x[0]
.sym 17886 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17889 u_accel.abs_delta_x[1]
.sym 17892 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17895 u_accel.abs_delta_x[2]
.sym 17898 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17901 u_accel.abs_delta_x[3]
.sym 17904 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17907 u_accel.abs_delta_x[4]
.sym 17910 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17912 u_accel.abs_delta_x[5]
.sym 17916 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17919 u_accel.abs_delta_x[6]
.sym 17922 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17925 u_accel.abs_delta_x[7]
.sym 17930 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17931 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17933 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17934 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17935 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17936 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17937 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 17946 $PACKER_VCC_NET
.sym 17951 $PACKER_VCC_NET
.sym 17953 u_accel.abs_delta_y[2]
.sym 17954 u_accel.abs_delta_y[13]
.sym 17955 soft_rst_SB_LUT4_I2_O[1]
.sym 17956 u_accel.abs_delta_x[17]
.sym 17957 u_accel.abs_delta_x[10]
.sym 17958 u_accel.abs_delta_x[8]
.sym 17959 event_valid_SB_DFFSR_Q_D[2]
.sym 17962 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 17963 u_accel.abs_delta_y[1]
.sym 17964 u_accel.abs_delta_x[17]
.sym 17966 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 17971 u_accel.abs_delta_x[8]
.sym 17977 u_accel.abs_delta_x[9]
.sym 17979 u_accel.abs_delta_x[11]
.sym 17984 u_accel.abs_delta_x[12]
.sym 17989 u_accel.abs_delta_x[10]
.sym 17990 $PACKER_VCC_NET
.sym 17991 u_accel.abs_delta_x[13]
.sym 17993 $PACKER_VCC_NET
.sym 17999 u_accel.abs_delta_x[15]
.sym 18000 u_accel.abs_delta_x[14]
.sym 18003 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18005 $PACKER_VCC_NET
.sym 18006 u_accel.abs_delta_x[8]
.sym 18009 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18011 u_accel.abs_delta_x[9]
.sym 18012 $PACKER_VCC_NET
.sym 18015 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18017 $PACKER_VCC_NET
.sym 18018 u_accel.abs_delta_x[10]
.sym 18021 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18023 $PACKER_VCC_NET
.sym 18024 u_accel.abs_delta_x[11]
.sym 18027 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18029 $PACKER_VCC_NET
.sym 18030 u_accel.abs_delta_x[12]
.sym 18033 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18035 u_accel.abs_delta_x[13]
.sym 18036 $PACKER_VCC_NET
.sym 18039 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18041 $PACKER_VCC_NET
.sym 18042 u_accel.abs_delta_x[14]
.sym 18045 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18047 $PACKER_VCC_NET
.sym 18048 u_accel.abs_delta_x[15]
.sym 18053 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 18054 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18055 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 18056 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 18057 u_accel.delta_x[17]
.sym 18058 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18059 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 18060 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 18077 u_accel.abs_delta_y[7]
.sym 18078 u_accel.abs_delta_y[9]
.sym 18079 event_valid_SB_DFFSR_Q_D[2]
.sym 18080 u_accel.abs_delta_y[3]
.sym 18081 u_accel.abs_delta_y[2]
.sym 18083 u_accel.abs_delta_x[14]
.sym 18084 u_accel.abs_delta_y[4]
.sym 18086 u_accel.abs_delta_y[10]
.sym 18088 u_accel.abs_delta_y[6]
.sym 18089 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 18095 u_accel.abs_delta_y[6]
.sym 18097 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18099 u_accel.abs_delta_x[16]
.sym 18101 u_accel.abs_delta_x[6]
.sym 18102 u_accel.abs_delta_y[17]
.sym 18103 u_accel.abs_delta_x[2]
.sym 18105 u_accel.abs_delta_x[14]
.sym 18107 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 18108 event_valid_SB_DFFSR_Q_D[2]
.sym 18109 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18110 u_accel.abs_delta_y[14]
.sym 18111 u_accel.abs_delta_y[16]
.sym 18112 $PACKER_VCC_NET
.sym 18114 u_accel.abs_delta_y[2]
.sym 18115 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18116 u_accel.motion_valid
.sym 18121 u_accel.abs_delta_x[17]
.sym 18123 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 18124 u_accel.abs_delta_x[17]
.sym 18126 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2_SB_CARRY_CO_CI
.sym 18128 u_accel.abs_delta_x[16]
.sym 18129 $PACKER_VCC_NET
.sym 18132 $nextpnr_ICESTORM_LC_5$I3
.sym 18134 $PACKER_VCC_NET
.sym 18135 u_accel.abs_delta_x[17]
.sym 18142 $nextpnr_ICESTORM_LC_5$I3
.sym 18145 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 18146 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 18147 u_accel.abs_delta_y[17]
.sym 18148 u_accel.abs_delta_x[17]
.sym 18151 u_accel.abs_delta_y[2]
.sym 18152 u_accel.abs_delta_y[16]
.sym 18153 u_accel.abs_delta_x[2]
.sym 18154 u_accel.abs_delta_x[16]
.sym 18157 u_accel.abs_delta_y[6]
.sym 18158 u_accel.abs_delta_y[14]
.sym 18159 u_accel.abs_delta_x[6]
.sym 18160 u_accel.abs_delta_x[14]
.sym 18163 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18169 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18170 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 18171 event_valid_SB_DFFSR_Q_D[2]
.sym 18172 u_accel.motion_valid
.sym 18174 clk$SB_IO_IN_$glb_clk
.sym 18175 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_R
.sym 18176 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 18177 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 18178 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 18179 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 18180 u_accel.abs_delta_y[1]
.sym 18181 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 18182 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 18183 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 18191 u_accel.abs_delta_x[16]
.sym 18200 u_accel.abs_delta_y[5]
.sym 18203 u_accel.abs_delta_y[17]
.sym 18204 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 18205 $PACKER_VCC_NET
.sym 18206 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 18209 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18219 u_accel.abs_delta_x[9]
.sym 18220 u_accel.abs_delta_x[1]
.sym 18221 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18222 soft_rst_SB_LUT4_I2_O[0]
.sym 18223 soft_rst_SB_LUT4_I2_O[1]
.sym 18225 u_accel.abs_delta_y[7]
.sym 18229 event_valid_SB_DFFSR_Q_D[2]
.sym 18230 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 18231 u_accel.motion_valid
.sym 18232 $PACKER_VCC_NET
.sym 18234 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18235 u_accel.abs_delta_x[7]
.sym 18237 u_accel.abs_delta_y[1]
.sym 18239 event_valid_SB_DFFSR_Q_D[2]
.sym 18240 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 18241 u_accel.abs_delta_y[9]
.sym 18248 soft_rst_SB_LUT4_I2_O[2]
.sym 18251 u_accel.motion_valid
.sym 18252 event_valid_SB_DFFSR_Q_D[2]
.sym 18253 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 18256 u_accel.abs_delta_x[1]
.sym 18257 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 18258 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 18259 u_accel.abs_delta_y[1]
.sym 18276 $PACKER_VCC_NET
.sym 18286 soft_rst_SB_LUT4_I2_O[1]
.sym 18287 soft_rst_SB_LUT4_I2_O[0]
.sym 18288 soft_rst_SB_LUT4_I2_O[2]
.sym 18289 event_valid_SB_DFFSR_Q_D[2]
.sym 18292 u_accel.abs_delta_y[7]
.sym 18293 u_accel.abs_delta_x[7]
.sym 18294 u_accel.abs_delta_y[9]
.sym 18295 u_accel.abs_delta_x[9]
.sym 18297 clk$SB_IO_IN_$glb_clk
.sym 18298 u_accel.u_output_register.gesture_valid_SB_DFFSR_Q_R
.sym 18299 u_accel.abs_delta_y[9]
.sym 18300 u_accel.abs_delta_y[3]
.sym 18301 u_accel.abs_delta_y[8]
.sym 18302 u_accel.abs_delta_y[4]
.sym 18303 u_accel.abs_delta_y[10]
.sym 18304 u_accel.abs_delta_y[6]
.sym 18305 u_accel.abs_delta_y[5]
.sym 18306 u_accel.delta_y[2]
.sym 18311 gesture_confidence[0]
.sym 18313 u_accel.abs_delta_x[6]
.sym 18315 gesture[1]
.sym 18317 gesture_confidence[1]
.sym 18318 u_accel.u_motion_computer.abs_diff_y[0]
.sym 18319 gesture[0]
.sym 18321 event_valid
.sym 18323 u_accel.abs_delta_y[11]
.sym 18324 u_accel.abs_delta_y[16]
.sym 18325 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 18326 u_accel.abs_delta_y[15]
.sym 18327 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 18332 u_accel.abs_delta_y[14]
.sym 18334 u_accel.abs_delta_y[12]
.sym 18342 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 18343 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 18347 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 18350 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 18351 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 18366 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 18369 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18373 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 18375 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18376 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 18379 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 18385 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18386 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 18387 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 18393 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 18400 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 18418 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 18419 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18420 clk$SB_IO_IN_$glb_clk
.sym 18421 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18422 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18423 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18424 u_accel.delta_y[5]
.sym 18425 u_accel.delta_y[4]
.sym 18426 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18427 u_accel.delta_y[3]
.sym 18428 u_accel.abs_delta_y[11]
.sym 18429 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 18434 u_accel.abs_delta_y[7]
.sym 18437 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 18438 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 18439 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 18442 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 18444 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 18446 u_accel.abs_delta_y[13]
.sym 18451 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 18452 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 18453 heartbeat_cnt[22]
.sym 18454 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 18456 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 18464 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18466 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18467 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18470 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18472 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18474 u_accel.u_motion_computer.diff_y[1]
.sym 18480 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18483 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18487 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18495 $nextpnr_ICESTORM_LC_27$O
.sym 18497 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18501 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18504 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 18505 u_accel.u_motion_computer.diff_y[1]
.sym 18507 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18510 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18511 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18513 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18515 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18517 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18519 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18521 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18523 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18525 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18528 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18529 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18531 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18534 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18535 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18537 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18540 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18541 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18545 u_accel.abs_delta_y[16]
.sym 18546 u_accel.abs_delta_y[15]
.sym 18547 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18548 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18549 u_accel.abs_delta_y[14]
.sym 18550 u_accel.abs_delta_y[12]
.sym 18551 u_accel.abs_delta_y[13]
.sym 18552 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18560 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18562 u_accel.u_motion_computer.diff_y[1]
.sym 18563 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 18564 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 18569 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 18571 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18573 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18577 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 18581 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18588 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18604 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18606 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18608 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18609 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18612 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18613 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18617 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18618 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18621 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18622 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18624 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18626 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18628 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18630 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18633 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18634 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18636 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18639 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18640 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18642 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18645 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18646 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18648 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18651 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18652 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18654 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18657 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18658 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18660 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18662 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18664 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 18668 u_accel.u_output_register.last_gesture[0]
.sym 18669 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18670 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18671 soft_rst_SB_LUT4_I2_O[2]
.sym 18672 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18673 u_accel.u_output_register.last_gesture[1]
.sym 18674 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18675 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18682 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 18684 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 18687 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 18688 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 18689 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18690 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 18702 u_accel.abs_delta_y[17]
.sym 18704 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18711 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18723 heartbeat_cnt[22]
.sym 18726 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18741 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18743 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 18745 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 18749 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18751 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 18779 heartbeat_cnt[22]
.sym 18788 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 18789 clk$SB_IO_IN_$glb_clk
.sym 18790 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 18799 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 18801 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 18809 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 18924 clk$SB_IO_IN
.sym 20173 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20436 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20437 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20440 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20531 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20532 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20533 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20534 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 20535 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20536 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20537 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20538 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20556 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 20558 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 20559 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20564 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 20566 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 20574 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20601 u_accel.early_sum_x[1]
.sym 20603 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20605 u_accel.early_sum_x[1]
.sym 20636 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 20651 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20652 clk$SB_IO_IN_$glb_clk
.sym 20653 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20654 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 20655 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20656 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20657 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20658 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20659 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 20660 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 20661 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20665 u_accel.abs_delta_x[11]
.sym 20666 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 20670 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20675 u_accel.window_complete
.sym 20677 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20678 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20679 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20680 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 20681 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20682 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20683 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20684 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20685 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20686 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 20687 u_accel.compressed_x[3]
.sym 20689 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20697 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20701 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20702 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20714 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20722 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20724 u_accel.early_sum_x[5]
.sym 20729 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 20735 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 20742 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 20752 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20760 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 20771 u_accel.early_sum_x[5]
.sym 20774 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20775 clk$SB_IO_IN_$glb_clk
.sym 20776 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20777 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 20778 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 20779 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 20780 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 20781 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 20782 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 20783 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 20784 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 20787 u_accel.abs_delta_x[4]
.sym 20789 u_accel.late_sum_x[7]
.sym 20793 u_accel.late_sum_x[2]
.sym 20794 u_accel.compressed_x[3]
.sym 20795 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 20802 u_accel.late_sum_x[4]
.sym 20803 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20804 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 20805 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20806 u_accel.late_sum_x[6]
.sym 20808 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20809 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 20812 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 20818 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20823 u_accel.early_sum_x[4]
.sym 20824 u_accel.early_sum_x[2]
.sym 20825 u_accel.early_sum_x[7]
.sym 20827 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20828 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20833 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20842 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20845 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20854 u_accel.early_sum_x[7]
.sym 20859 u_accel.early_sum_x[4]
.sym 20864 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 20872 u_accel.early_sum_x[2]
.sym 20875 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 20884 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 20889 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 20893 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 20897 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20898 clk$SB_IO_IN_$glb_clk
.sym 20899 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 20900 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 20901 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 20902 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 20903 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 20904 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 20905 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 20906 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 20907 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 20915 u_accel.compressed_x[2]
.sym 20921 u_accel.compressed_x[0]
.sym 20923 u_accel.compressed_x[1]
.sym 20924 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 20925 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 20926 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 20928 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 20929 u_accel.late_sum_x[8]
.sym 20930 $PACKER_VCC_NET
.sym 20932 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 20943 u_accel.early_sum_x[0]
.sym 20944 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20945 u_accel.early_sum_x[6]
.sym 20949 u_accel.early_sum_x[11]
.sym 20950 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20952 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 20956 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20959 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 20965 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 20974 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 20983 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 20987 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 20993 u_accel.early_sum_x[6]
.sym 20999 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 21004 u_accel.early_sum_x[11]
.sym 21010 u_accel.early_sum_x[0]
.sym 21019 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21020 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21021 clk$SB_IO_IN_$glb_clk
.sym 21022 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21023 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21024 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21025 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 21026 u_accel.late_sum_x[10]
.sym 21027 u_accel.late_sum_x[15]
.sym 21028 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 21029 u_accel.early_sum_x[10]
.sym 21030 u_accel.early_sum_x[12]
.sym 21037 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 21047 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 21049 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21053 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21055 u_accel.u_motion_computer.abs_diff_x[0]
.sym 21057 u_accel.u_motion_computer.diff_x[1]
.sym 21064 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 21066 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 21067 u_accel.late_sum_x[3]
.sym 21069 u_accel.late_sum_x[2]
.sym 21070 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 21071 u_accel.late_sum_x[5]
.sym 21072 u_accel.late_sum_x[4]
.sym 21073 u_accel.late_sum_x[0]
.sym 21074 u_accel.late_sum_x[1]
.sym 21075 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 21076 u_accel.late_sum_x[6]
.sym 21077 u_accel.late_sum_x[7]
.sym 21078 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21081 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 21082 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 21086 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 21090 $PACKER_VCC_NET
.sym 21096 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 21098 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 21099 u_accel.late_sum_x[0]
.sym 21100 $PACKER_VCC_NET
.sym 21102 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 21104 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 21105 u_accel.late_sum_x[1]
.sym 21106 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 21108 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 21110 u_accel.late_sum_x[2]
.sym 21111 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 21112 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 21114 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 21116 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 21117 u_accel.late_sum_x[3]
.sym 21118 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 21120 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 21122 u_accel.late_sum_x[4]
.sym 21123 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 21124 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 21126 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 21128 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 21129 u_accel.late_sum_x[5]
.sym 21130 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 21132 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 21134 u_accel.late_sum_x[6]
.sym 21135 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 21136 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 21138 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 21140 u_accel.late_sum_x[7]
.sym 21141 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 21142 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 21143 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 21144 clk$SB_IO_IN_$glb_clk
.sym 21145 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21146 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 21147 u_accel.late_sum_x[11]
.sym 21148 u_accel.early_sum_x[15]
.sym 21149 u_accel.late_sum_x[12]
.sym 21150 u_accel.late_sum_x[14]
.sym 21151 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 21152 u_accel.late_sum_x[9]
.sym 21153 u_accel.early_sum_x[13]
.sym 21158 u_accel.u_motion_computer.abs_diff_x[0]
.sym 21159 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21162 event_y[1]
.sym 21163 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21165 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21166 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21167 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21171 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 21172 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21176 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21180 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 21181 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 21182 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 21189 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 21190 u_accel.late_sum_x[10]
.sym 21191 u_accel.late_sum_x[15]
.sym 21192 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 21194 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 21198 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 21199 u_accel.late_sum_x[8]
.sym 21203 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 21204 u_accel.late_sum_x[11]
.sym 21207 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 21209 u_accel.late_sum_x[9]
.sym 21211 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 21213 u_accel.late_sum_x[13]
.sym 21214 u_accel.late_sum_x[12]
.sym 21215 u_accel.late_sum_x[14]
.sym 21216 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 21219 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 21221 u_accel.late_sum_x[8]
.sym 21222 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 21223 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 21225 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 21227 u_accel.late_sum_x[9]
.sym 21228 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 21229 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 21231 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 21233 u_accel.late_sum_x[10]
.sym 21234 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 21235 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 21237 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 21239 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 21240 u_accel.late_sum_x[11]
.sym 21241 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 21243 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 21245 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 21246 u_accel.late_sum_x[12]
.sym 21247 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 21249 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 21251 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 21252 u_accel.late_sum_x[13]
.sym 21253 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 21255 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 21257 u_accel.late_sum_x[14]
.sym 21258 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 21259 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 21261 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 21263 u_accel.late_sum_x[15]
.sym 21264 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 21265 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 21266 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 21267 clk$SB_IO_IN_$glb_clk
.sym 21268 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21269 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 21270 u_accel.early_sum_x[14]
.sym 21271 u_accel.late_sum_x[17]
.sym 21272 u_accel.early_sum_x[9]
.sym 21273 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 21274 u_accel.early_sum_x[3]
.sym 21275 u_accel.late_sum_x[16]
.sym 21276 u_accel.early_sum_x[8]
.sym 21281 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21285 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21287 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21294 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21296 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21302 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21303 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21304 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21305 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 21310 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21318 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21321 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21325 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21330 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 21331 u_accel.early_sum_x[3]
.sym 21333 u_accel.early_sum_x[17]
.sym 21336 u_accel.late_sum_x[17]
.sym 21337 u_accel.early_sum_x[9]
.sym 21340 u_accel.late_sum_x[16]
.sym 21342 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21344 u_accel.late_sum_x[16]
.sym 21345 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 21346 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 21349 u_accel.late_sum_x[17]
.sym 21351 u_accel.early_sum_x[17]
.sym 21352 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 21356 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 21361 u_accel.early_sum_x[3]
.sym 21369 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 21374 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21381 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 21386 u_accel.early_sum_x[9]
.sym 21389 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 21390 clk$SB_IO_IN_$glb_clk
.sym 21391 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21393 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 21396 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 21398 u_accel.early_sum_x[16]
.sym 21399 u_accel.early_sum_x[17]
.sym 21405 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 21409 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 21411 $PACKER_VCC_NET
.sym 21412 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 21418 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 21420 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 21433 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21434 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21435 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21439 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21443 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21445 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21448 u_accel.window_complete
.sym 21451 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 21454 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21456 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21462 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21468 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 21475 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 21481 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21485 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21493 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21497 u_accel.window_complete
.sym 21498 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 21499 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 21502 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 21504 u_accel.window_complete
.sym 21505 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 21510 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21512 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 21513 clk$SB_IO_IN_$glb_clk
.sym 21514 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21516 u_accel.abs_delta_y[0]
.sym 21536 u_accel.window_complete
.sym 21539 u_accel.abs_delta_x[11]
.sym 21541 u_accel.abs_delta_x[4]
.sym 21543 u_accel.abs_delta_x[15]
.sym 21544 u_accel.abs_delta_y[1]
.sym 21548 u_accel.abs_delta_y[5]
.sym 21549 u_accel.abs_delta_x[10]
.sym 21557 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21558 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21562 u_accel.u_motion_computer.abs_diff_x[0]
.sym 21563 u_accel.abs_delta_x[0]
.sym 21564 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21566 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21570 u_accel.u_motion_computer.diff_x[1]
.sym 21571 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21572 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21574 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21575 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21582 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21583 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21585 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21587 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21589 u_accel.u_motion_computer.abs_diff_x[0]
.sym 21590 u_accel.u_motion_computer.diff_x[1]
.sym 21591 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21595 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 21597 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 21598 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21601 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 21603 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 21604 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21607 u_accel.abs_delta_x[0]
.sym 21613 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 21614 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21616 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 21620 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21621 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 21622 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21625 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 21626 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21627 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 21634 u_accel.u_motion_computer.abs_diff_x[0]
.sym 21635 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 21636 clk$SB_IO_IN_$glb_clk
.sym 21637 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 21653 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21654 u_accel.abs_delta_x[10]
.sym 21663 u_accel.abs_delta_x[13]
.sym 21664 u_accel.abs_delta_y[11]
.sym 21665 u_accel.abs_delta_y[12]
.sym 21666 u_accel.abs_delta_y[14]
.sym 21667 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 21669 u_accel.abs_delta_y[15]
.sym 21670 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 21680 u_accel.abs_delta_y[0]
.sym 21681 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21682 u_accel.abs_delta_y[6]
.sym 21683 u_accel.abs_delta_y[5]
.sym 21684 u_accel.abs_delta_x[4]
.sym 21686 $PACKER_VCC_NET
.sym 21688 u_accel.abs_delta_y[7]
.sym 21689 u_accel.abs_delta_x[6]
.sym 21690 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21691 u_accel.abs_delta_y[2]
.sym 21692 u_accel.abs_delta_x[1]
.sym 21693 u_accel.abs_delta_y[4]
.sym 21694 u_accel.abs_delta_y[3]
.sym 21697 u_accel.abs_delta_x[3]
.sym 21698 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21699 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21700 u_accel.abs_delta_y[1]
.sym 21701 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21702 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21704 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 21705 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21708 u_accel.abs_delta_x[7]
.sym 21709 u_accel.abs_delta_x[2]
.sym 21710 u_accel.abs_delta_x[5]
.sym 21711 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO
.sym 21713 u_accel.abs_delta_y[0]
.sym 21714 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 21715 $PACKER_VCC_NET
.sym 21717 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO
.sym 21719 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 21720 u_accel.abs_delta_y[1]
.sym 21721 u_accel.abs_delta_x[1]
.sym 21723 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 21725 u_accel.abs_delta_y[2]
.sym 21726 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21727 u_accel.abs_delta_x[2]
.sym 21729 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 21731 u_accel.abs_delta_y[3]
.sym 21732 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21733 u_accel.abs_delta_x[3]
.sym 21735 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 21737 u_accel.abs_delta_y[4]
.sym 21738 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21739 u_accel.abs_delta_x[4]
.sym 21741 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21743 u_accel.abs_delta_y[5]
.sym 21744 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 21745 u_accel.abs_delta_x[5]
.sym 21747 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21749 u_accel.abs_delta_y[6]
.sym 21750 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21751 u_accel.abs_delta_x[6]
.sym 21753 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21755 u_accel.abs_delta_y[7]
.sym 21756 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21757 u_accel.abs_delta_x[7]
.sym 21774 u_accel.abs_delta_y[7]
.sym 21777 u_accel.abs_delta_x[6]
.sym 21778 u_accel.abs_delta_y[6]
.sym 21780 u_accel.abs_delta_y[2]
.sym 21781 u_accel.abs_delta_y[4]
.sym 21782 u_accel.abs_delta_y[3]
.sym 21788 u_accel.abs_delta_x[7]
.sym 21790 u_accel.abs_delta_y[17]
.sym 21791 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21792 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 21793 u_accel.abs_delta_x[12]
.sym 21794 u_accel.abs_delta_y[13]
.sym 21795 u_accel.abs_delta_x[5]
.sym 21797 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21803 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21804 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21805 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21806 u_accel.abs_delta_x[13]
.sym 21807 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21808 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21809 u_accel.abs_delta_x[8]
.sym 21810 u_accel.abs_delta_y[15]
.sym 21811 u_accel.abs_delta_x[11]
.sym 21815 u_accel.abs_delta_x[15]
.sym 21816 u_accel.abs_delta_y[14]
.sym 21817 u_accel.abs_delta_x[9]
.sym 21818 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21819 u_accel.abs_delta_x[12]
.sym 21821 u_accel.abs_delta_x[10]
.sym 21822 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21823 u_accel.abs_delta_y[10]
.sym 21824 u_accel.abs_delta_y[11]
.sym 21825 u_accel.abs_delta_y[12]
.sym 21826 u_accel.abs_delta_y[8]
.sym 21827 u_accel.abs_delta_y[13]
.sym 21828 u_accel.abs_delta_x[14]
.sym 21831 u_accel.abs_delta_y[9]
.sym 21833 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21834 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21836 u_accel.abs_delta_y[8]
.sym 21837 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21838 u_accel.abs_delta_x[8]
.sym 21840 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21842 u_accel.abs_delta_y[9]
.sym 21843 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21844 u_accel.abs_delta_x[9]
.sym 21846 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21848 u_accel.abs_delta_y[10]
.sym 21849 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21850 u_accel.abs_delta_x[10]
.sym 21852 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21854 u_accel.abs_delta_y[11]
.sym 21855 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21856 u_accel.abs_delta_x[11]
.sym 21858 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21860 u_accel.abs_delta_y[12]
.sym 21861 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21862 u_accel.abs_delta_x[12]
.sym 21864 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21866 u_accel.abs_delta_y[13]
.sym 21867 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21868 u_accel.abs_delta_x[13]
.sym 21870 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21872 u_accel.abs_delta_y[14]
.sym 21873 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21874 u_accel.abs_delta_x[14]
.sym 21876 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21878 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21879 u_accel.abs_delta_y[15]
.sym 21880 u_accel.abs_delta_x[15]
.sym 21886 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 21889 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 21890 u_accel.class_gesture[0]
.sym 21891 u_accel.class_gesture[1]
.sym 21897 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 21899 $PACKER_VCC_NET
.sym 21902 $PACKER_VCC_NET
.sym 21905 u_accel.abs_delta_x[8]
.sym 21908 u_accel.abs_delta_y[9]
.sym 21910 $PACKER_VCC_NET
.sym 21912 u_accel.abs_delta_y[8]
.sym 21914 u_accel.abs_delta_y[4]
.sym 21916 u_accel.abs_delta_y[10]
.sym 21917 u_accel.abs_delta_y[7]
.sym 21918 u_accel.abs_delta_y[6]
.sym 21919 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 21920 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 21925 u_accel.abs_delta_x[3]
.sym 21926 u_accel.abs_delta_x[15]
.sym 21928 $PACKER_VCC_NET
.sym 21929 u_accel.abs_delta_y[13]
.sym 21931 u_accel.abs_delta_x[17]
.sym 21932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 21933 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21934 u_accel.abs_delta_x[13]
.sym 21935 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21936 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21938 u_accel.abs_delta_y[16]
.sym 21939 u_accel.abs_delta_x[16]
.sym 21940 u_accel.abs_delta_x[10]
.sym 21941 u_accel.abs_delta_y[10]
.sym 21942 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 21943 u_accel.abs_delta_y[3]
.sym 21948 u_accel.abs_delta_y[17]
.sym 21949 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21950 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21953 u_accel.abs_delta_y[15]
.sym 21955 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21957 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 21959 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 21960 u_accel.abs_delta_y[16]
.sym 21961 u_accel.abs_delta_x[16]
.sym 21963 $nextpnr_ICESTORM_LC_30$I3
.sym 21965 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 21966 u_accel.abs_delta_y[17]
.sym 21967 u_accel.abs_delta_x[17]
.sym 21969 $nextpnr_ICESTORM_LC_30$COUT
.sym 21971 $PACKER_VCC_NET
.sym 21973 $nextpnr_ICESTORM_LC_30$I3
.sym 21976 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 21977 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 21978 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 21979 $nextpnr_ICESTORM_LC_30$COUT
.sym 21985 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 21988 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 21989 u_accel.abs_delta_x[3]
.sym 21990 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 21991 u_accel.abs_delta_y[3]
.sym 21994 u_accel.abs_delta_x[13]
.sym 21995 u_accel.abs_delta_x[15]
.sym 21996 u_accel.abs_delta_y[13]
.sym 21997 u_accel.abs_delta_y[15]
.sym 22001 u_accel.abs_delta_x[10]
.sym 22002 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 22003 u_accel.abs_delta_y[10]
.sym 22004 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22005 clk$SB_IO_IN_$glb_clk
.sym 22006 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22007 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 22008 gesture_confidence[3]
.sym 22009 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 22010 gesture_confidence[2]
.sym 22011 gesture_confidence[0]
.sym 22012 gesture[1]
.sym 22013 gesture_confidence[1]
.sym 22014 gesture[0]
.sym 22020 event_valid_SB_DFFSR_Q_D[2]
.sym 22026 u_accel.abs_delta_y[16]
.sym 22031 u_accel.abs_delta_y[1]
.sym 22032 u_accel.abs_delta_y[5]
.sym 22033 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22038 u_accel.abs_delta_x[4]
.sym 22039 u_accel.class_gesture[0]
.sym 22041 u_accel.class_gesture[1]
.sym 22042 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22049 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22050 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 22051 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22053 u_accel.abs_delta_x[8]
.sym 22054 u_accel.abs_delta_y[5]
.sym 22056 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22057 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 22058 u_accel.abs_delta_y[8]
.sym 22059 u_accel.abs_delta_y[4]
.sym 22061 u_accel.u_motion_computer.diff_y[1]
.sym 22065 u_accel.abs_delta_x[12]
.sym 22066 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 22067 u_accel.abs_delta_x[5]
.sym 22068 u_accel.abs_delta_y[11]
.sym 22069 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 22070 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 22072 u_accel.abs_delta_x[11]
.sym 22074 u_accel.abs_delta_x[4]
.sym 22075 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 22079 u_accel.abs_delta_y[12]
.sym 22082 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 22083 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 22087 u_accel.abs_delta_x[12]
.sym 22090 u_accel.abs_delta_y[12]
.sym 22093 u_accel.abs_delta_y[5]
.sym 22095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 22096 u_accel.abs_delta_x[5]
.sym 22101 u_accel.abs_delta_x[11]
.sym 22102 u_accel.abs_delta_y[11]
.sym 22105 u_accel.u_motion_computer.diff_y[1]
.sym 22106 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22108 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22111 u_accel.abs_delta_x[8]
.sym 22113 u_accel.abs_delta_y[8]
.sym 22117 u_accel.abs_delta_y[4]
.sym 22118 u_accel.abs_delta_x[4]
.sym 22119 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 22120 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 22124 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 22126 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 22127 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22128 clk$SB_IO_IN_$glb_clk
.sym 22129 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22142 u_accel.accum_valid
.sym 22143 gesture_valid
.sym 22147 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 22148 event_valid_SB_DFFSR_Q_D[2]
.sym 22149 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 22150 soft_rst_SB_LUT4_I2_O[1]
.sym 22151 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 22154 u_accel.abs_delta_y[16]
.sym 22155 u_accel.abs_delta_y[11]
.sym 22156 u_accel.abs_delta_y[15]
.sym 22162 u_accel.abs_delta_y[14]
.sym 22164 u_accel.abs_delta_y[12]
.sym 22172 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22174 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 22176 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 22181 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 22185 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 22186 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 22188 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 22189 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22190 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 22191 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 22192 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 22193 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 22197 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 22198 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 22200 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 22202 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22204 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22206 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22207 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 22211 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22212 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 22213 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 22217 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 22218 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22219 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 22223 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 22224 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 22225 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22228 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22229 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22230 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 22234 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 22235 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22237 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 22241 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 22242 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22243 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 22247 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 22250 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22251 clk$SB_IO_IN_$glb_clk
.sym 22252 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22260 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 22266 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22267 event_valid_SB_DFFSR_Q_D[2]
.sym 22270 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22272 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22276 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22278 u_accel.abs_delta_y[13]
.sym 22279 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 22282 u_accel.abs_delta_y[17]
.sym 22283 soft_rst_SB_LUT4_I2_O[2]
.sym 22286 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22288 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 22294 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 22295 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22300 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22302 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22303 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 22304 u_accel.delta_y[5]
.sym 22309 u_accel.delta_y[2]
.sym 22311 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 22313 u_accel.delta_y[4]
.sym 22321 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 22323 u_accel.delta_y[3]
.sym 22325 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 22327 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 22333 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22341 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 22346 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 22353 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 22359 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 22363 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22364 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22365 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 22369 u_accel.delta_y[5]
.sym 22370 u_accel.delta_y[2]
.sym 22371 u_accel.delta_y[4]
.sym 22372 u_accel.delta_y[3]
.sym 22373 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22374 clk$SB_IO_IN_$glb_clk
.sym 22375 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22376 u_accel.delta_y[17]
.sym 22377 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 22378 u_accel.delta_y[15]
.sym 22379 u_accel.delta_y[6]
.sym 22380 u_accel.delta_y[1]
.sym 22381 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 22382 u_accel.delta_y[0]
.sym 22383 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 22391 u_accel.abs_delta_y[17]
.sym 22394 $PACKER_VCC_NET
.sym 22398 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22399 u_accel.u_motion_computer.abs_diff_y[0]
.sym 22401 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22405 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22410 led_gesture_valid$SB_IO_OUT
.sym 22411 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22419 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22420 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22421 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22422 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22423 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 22424 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 22425 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22427 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22428 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22429 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 22430 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 22432 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 22433 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 22436 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22450 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22452 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 22453 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 22457 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22458 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22459 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 22465 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 22471 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 22474 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22476 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 22477 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22480 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 22482 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22483 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22486 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22488 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22489 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 22495 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 22496 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 22497 clk$SB_IO_IN_$glb_clk
.sym 22498 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22499 u_accel.delta_y[14]
.sym 22501 u_accel.delta_y[9]
.sym 22502 u_accel.delta_y[11]
.sym 22503 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 22504 u_accel.delta_y[12]
.sym 22505 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 22506 u_accel.delta_y[16]
.sym 22513 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22516 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22519 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 22520 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 22526 u_accel.class_gesture[1]
.sym 22531 u_accel.class_gesture[0]
.sym 22532 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 22542 u_accel.class_gesture[0]
.sym 22543 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 22544 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22545 u_accel.u_output_register.last_gesture[1]
.sym 22548 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22550 u_accel.class_gesture[1]
.sym 22551 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 22552 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22553 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22556 u_accel.u_output_register.last_gesture[0]
.sym 22575 u_accel.class_gesture[0]
.sym 22579 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 22586 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 22591 u_accel.class_gesture[1]
.sym 22592 u_accel.class_gesture[0]
.sym 22593 u_accel.u_output_register.last_gesture[1]
.sym 22594 u_accel.u_output_register.last_gesture[0]
.sym 22599 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 22603 u_accel.class_gesture[1]
.sym 22612 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 22616 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 22619 u_accel.u_output_register.last_gesture_SB_DFFESR_Q_E
.sym 22620 clk$SB_IO_IN_$glb_clk
.sym 22621 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 22667 led_heartbeat$SB_IO_OUT
.sym 22682 led_heartbeat$SB_IO_OUT
.sym 22693 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 23881 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24271 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24372 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24386 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24388 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24390 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24404 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24405 u_accel.window_complete
.sym 24406 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24408 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24414 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24415 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24419 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24420 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24421 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 24422 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24425 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24427 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24429 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24431 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24432 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24433 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24434 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24436 u_accel.window_complete
.sym 24438 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24439 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24442 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 24443 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24445 u_accel.window_complete
.sym 24449 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 24450 u_accel.window_complete
.sym 24451 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24454 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24455 u_accel.window_complete
.sym 24457 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 24460 u_accel.window_complete
.sym 24461 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 24462 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 24466 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 24468 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 24469 u_accel.window_complete
.sym 24472 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 24474 u_accel.window_complete
.sym 24475 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 24479 u_accel.window_complete
.sym 24480 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 24481 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 24482 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 24483 clk$SB_IO_IN_$glb_clk
.sym 24484 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24497 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24501 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24502 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 24511 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24512 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24517 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24519 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 24520 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24526 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 24528 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 24529 u_accel.window_complete
.sym 24532 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 24535 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24537 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 24538 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 24539 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 24542 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 24543 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24544 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24546 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 24547 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24548 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24550 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 24551 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24554 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24559 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 24560 u_accel.window_complete
.sym 24561 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 24565 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 24566 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 24567 u_accel.window_complete
.sym 24572 u_accel.window_complete
.sym 24573 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 24574 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 24578 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 24579 u_accel.window_complete
.sym 24580 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 24583 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 24584 u_accel.window_complete
.sym 24585 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 24589 u_accel.window_complete
.sym 24591 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 24592 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 24595 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24596 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24598 u_accel.window_complete
.sym 24601 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 24602 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 24603 u_accel.window_complete
.sym 24605 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 24606 clk$SB_IO_IN_$glb_clk
.sym 24607 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24633 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 24636 event_y[4]
.sym 24637 event_y[6]
.sym 24639 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24641 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24649 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24650 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24651 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 24653 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 24654 u_accel.compressed_x[3]
.sym 24655 u_accel.compressed_x[2]
.sym 24658 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24659 u_accel.compressed_x[0]
.sym 24660 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 24661 u_accel.compressed_x[1]
.sym 24664 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24680 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24681 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24683 u_accel.compressed_x[0]
.sym 24684 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 24687 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24689 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 24690 u_accel.compressed_x[1]
.sym 24691 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24693 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24695 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 24696 u_accel.compressed_x[2]
.sym 24697 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24701 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 24702 u_accel.compressed_x[3]
.sym 24703 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24705 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24707 u_accel.compressed_x[3]
.sym 24708 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 24709 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24711 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24713 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 24714 u_accel.compressed_x[3]
.sym 24715 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24717 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24719 u_accel.compressed_x[3]
.sym 24720 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 24721 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24723 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24725 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 24726 u_accel.compressed_x[3]
.sym 24727 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 24732 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 24733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 24734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 24735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 24736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 24737 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 24738 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24747 u_accel.compressed_x[0]
.sym 24756 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 24759 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 24763 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24765 event_x[3]
.sym 24767 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24772 u_accel.compressed_x[3]
.sym 24773 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24775 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24779 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24780 u_accel.compressed_x[3]
.sym 24781 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24782 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24783 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24787 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24801 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24804 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24806 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 24807 u_accel.compressed_x[3]
.sym 24808 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24810 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24812 u_accel.compressed_x[3]
.sym 24813 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 24814 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24816 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24818 u_accel.compressed_x[3]
.sym 24819 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24820 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24822 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24824 u_accel.compressed_x[3]
.sym 24825 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 24826 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24828 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24830 u_accel.compressed_x[3]
.sym 24831 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24832 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24834 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24836 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 24837 u_accel.compressed_x[3]
.sym 24838 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24840 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24842 u_accel.compressed_x[3]
.sym 24843 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 24844 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24846 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24848 u_accel.compressed_x[3]
.sym 24849 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 24850 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24854 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 24855 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24856 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 24857 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24858 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 24859 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 24860 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24871 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 24876 u_accel.compressed_x[3]
.sym 24877 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 24878 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 24879 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 24884 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 24886 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24890 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24897 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24899 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24901 u_accel.early_sum_x[10]
.sym 24905 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24906 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24907 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24909 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24913 u_accel.compressed_x[3]
.sym 24921 u_accel.compressed_x[3]
.sym 24925 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24926 u_accel.early_sum_x[12]
.sym 24927 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24929 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 24930 u_accel.compressed_x[3]
.sym 24931 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24934 u_accel.compressed_x[3]
.sym 24935 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 24937 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 24942 u_accel.early_sum_x[10]
.sym 24949 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 24953 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 24959 u_accel.early_sum_x[12]
.sym 24967 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 24970 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 24974 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 24975 clk$SB_IO_IN_$glb_clk
.sym 24976 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 24984 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 24990 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 24991 event_valid
.sym 24992 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 24993 event_y[7]
.sym 24994 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 24996 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 24998 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 24999 $PACKER_VCC_NET
.sym 25001 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 25003 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 25005 u_accel.u_input_fifo.wr_ptr[0]
.sym 25007 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25012 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25019 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 25023 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 25027 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25033 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25036 u_accel.early_sum_x[15]
.sym 25038 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25044 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25045 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25049 u_accel.early_sum_x[13]
.sym 25053 u_accel.early_sum_x[15]
.sym 25058 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 25064 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 25070 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 25075 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 25082 u_accel.early_sum_x[13]
.sym 25090 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 25093 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 25097 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25098 clk$SB_IO_IN_$glb_clk
.sym 25099 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25103 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 25107 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 25112 $PACKER_VCC_NET
.sym 25120 u_accel.u_input_fifo.wr_ptr[0]
.sym 25121 $PACKER_VCC_NET
.sym 25142 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 25143 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25150 u_accel.early_sum_x[14]
.sym 25154 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 25159 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 25164 u_accel.early_sum_x[8]
.sym 25167 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25168 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 25172 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25176 u_accel.early_sum_x[14]
.sym 25181 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 25187 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 25193 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 25199 u_accel.early_sum_x[8]
.sym 25204 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 25210 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 25219 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 25220 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25221 clk$SB_IO_IN_$glb_clk
.sym 25222 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25235 event_x[6]
.sym 25236 event_x[8]
.sym 25266 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25270 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 25271 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25277 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 25278 u_accel.early_sum_x[16]
.sym 25303 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 25322 u_accel.early_sum_x[16]
.sym 25333 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 25342 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 25343 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25344 clk$SB_IO_IN_$glb_clk
.sym 25345 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25360 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25368 u_accel.window_complete
.sym 25409 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25429 u_accel.u_motion_computer.abs_diff_y[0]
.sym 25466 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 25467 clk$SB_IO_IN_$glb_clk
.sym 25468 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25510 u_accel.abs_delta_y[2]
.sym 25511 u_accel.abs_delta_y[1]
.sym 25512 u_accel.abs_delta_y[3]
.sym 25514 u_accel.abs_delta_y[7]
.sym 25515 u_accel.abs_delta_y[5]
.sym 25517 u_accel.abs_delta_y[4]
.sym 25519 u_accel.abs_delta_y[0]
.sym 25522 u_accel.abs_delta_y[6]
.sym 25542 $nextpnr_ICESTORM_LC_0$O
.sym 25545 u_accel.abs_delta_y[0]
.sym 25548 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25551 u_accel.abs_delta_y[1]
.sym 25554 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25557 u_accel.abs_delta_y[2]
.sym 25560 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25562 u_accel.abs_delta_y[3]
.sym 25566 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25568 u_accel.abs_delta_y[4]
.sym 25572 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25575 u_accel.abs_delta_y[5]
.sym 25578 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25580 u_accel.abs_delta_y[6]
.sym 25584 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25586 u_accel.abs_delta_y[7]
.sym 25609 $PACKER_VCC_NET
.sym 25610 u_accel.abs_delta_y[6]
.sym 25613 u_accel.abs_delta_y[4]
.sym 25616 event_valid
.sym 25625 u_accel.abs_delta_x[5]
.sym 25628 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25634 $PACKER_VCC_NET
.sym 25639 u_accel.abs_delta_y[11]
.sym 25640 u_accel.abs_delta_y[12]
.sym 25641 u_accel.abs_delta_y[14]
.sym 25642 $PACKER_VCC_NET
.sym 25644 u_accel.abs_delta_y[15]
.sym 25649 u_accel.abs_delta_y[8]
.sym 25653 u_accel.abs_delta_y[9]
.sym 25657 u_accel.abs_delta_y[13]
.sym 25661 u_accel.abs_delta_y[10]
.sym 25665 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25667 $PACKER_VCC_NET
.sym 25668 u_accel.abs_delta_y[8]
.sym 25671 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25673 u_accel.abs_delta_y[9]
.sym 25674 $PACKER_VCC_NET
.sym 25677 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25679 u_accel.abs_delta_y[10]
.sym 25680 $PACKER_VCC_NET
.sym 25683 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25685 u_accel.abs_delta_y[11]
.sym 25686 $PACKER_VCC_NET
.sym 25689 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25691 u_accel.abs_delta_y[12]
.sym 25692 $PACKER_VCC_NET
.sym 25695 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25697 $PACKER_VCC_NET
.sym 25698 u_accel.abs_delta_y[13]
.sym 25701 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25703 u_accel.abs_delta_y[14]
.sym 25704 $PACKER_VCC_NET
.sym 25707 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25709 u_accel.abs_delta_y[15]
.sym 25710 $PACKER_VCC_NET
.sym 25729 $PACKER_VCC_NET
.sym 25739 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 25751 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 25757 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 25758 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 25759 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 25760 u_accel.delta_x[17]
.sym 25765 u_accel.abs_delta_y[17]
.sym 25766 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25767 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 25770 u_accel.abs_delta_y[16]
.sym 25775 $PACKER_VCC_NET
.sym 25782 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 25783 $PACKER_VCC_NET
.sym 25788 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2_SB_CARRY_CO_CI
.sym 25790 u_accel.abs_delta_y[16]
.sym 25791 $PACKER_VCC_NET
.sym 25794 $nextpnr_ICESTORM_LC_1$I3
.sym 25796 u_accel.abs_delta_y[17]
.sym 25797 $PACKER_VCC_NET
.sym 25804 $nextpnr_ICESTORM_LC_1$I3
.sym 25819 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 25821 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 25825 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 25826 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 25827 u_accel.delta_x[17]
.sym 25828 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 25832 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 25835 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 25836 clk$SB_IO_IN_$glb_clk
.sym 25837 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25851 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 25853 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 25854 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_E
.sym 25857 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 25858 u_accel.abs_delta_y[16]
.sym 25881 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25884 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 25885 u_accel.class_gesture[0]
.sym 25886 u_accel.class_gesture[1]
.sym 25887 soft_rst_SB_LUT4_I2_O[2]
.sym 25888 event_valid_SB_DFFSR_Q_D[2]
.sym 25889 u_accel.abs_delta_x[7]
.sym 25890 soft_rst_SB_LUT4_I2_O[1]
.sym 25892 u_accel.abs_delta_y[7]
.sym 25894 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 25895 u_accel.abs_delta_x[5]
.sym 25897 u_accel.abs_delta_x[6]
.sym 25898 u_accel.abs_delta_y[4]
.sym 25900 u_accel.abs_delta_y[6]
.sym 25901 u_accel.abs_delta_x[4]
.sym 25902 soft_rst_SB_LUT4_I2_O[0]
.sym 25909 u_accel.abs_delta_y[5]
.sym 25912 event_valid_SB_DFFSR_Q_D[2]
.sym 25913 soft_rst_SB_LUT4_I2_O[2]
.sym 25914 soft_rst_SB_LUT4_I2_O[1]
.sym 25915 soft_rst_SB_LUT4_I2_O[0]
.sym 25918 u_accel.abs_delta_x[7]
.sym 25919 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 25920 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 25921 u_accel.abs_delta_y[7]
.sym 25924 soft_rst_SB_LUT4_I2_O[1]
.sym 25925 soft_rst_SB_LUT4_I2_O[0]
.sym 25926 event_valid_SB_DFFSR_Q_D[2]
.sym 25927 soft_rst_SB_LUT4_I2_O[2]
.sym 25930 u_accel.abs_delta_y[6]
.sym 25931 u_accel.abs_delta_x[6]
.sym 25932 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 25933 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 25936 u_accel.abs_delta_x[4]
.sym 25937 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 25938 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 25939 u_accel.abs_delta_y[4]
.sym 25942 u_accel.class_gesture[1]
.sym 25948 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 25949 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 25950 u_accel.abs_delta_x[5]
.sym 25951 u_accel.abs_delta_y[5]
.sym 25955 u_accel.class_gesture[0]
.sym 25958 u_accel.u_gesture_classifier.pass_SB_LUT4_I1_O
.sym 25959 clk$SB_IO_IN_$glb_clk
.sym 25960 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 25973 soft_rst_SB_LUT4_I2_O[2]
.sym 25976 u_accel.window_complete
.sym 25977 gesture_confidence[3]
.sym 25979 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 25980 u_accel.u_motion_computer.stage1_valid
.sym 25981 gesture_confidence[2]
.sym 25982 $PACKER_VCC_NET
.sym 25983 u_accel.u_motion_computer.abs_diff_y[0]
.sym 26003 u_accel.abs_delta_y[3]
.sym 26005 u_accel.abs_delta_y[4]
.sym 26007 u_accel.abs_delta_y[6]
.sym 26010 u_accel.abs_delta_y[9]
.sym 26012 u_accel.abs_delta_y[8]
.sym 26013 $PACKER_VCC_NET
.sym 26014 u_accel.abs_delta_y[10]
.sym 26016 u_accel.abs_delta_y[5]
.sym 26026 u_accel.abs_delta_y[7]
.sym 26034 $nextpnr_ICESTORM_LC_6$O
.sym 26036 u_accel.abs_delta_y[3]
.sym 26040 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26042 $PACKER_VCC_NET
.sym 26043 u_accel.abs_delta_y[4]
.sym 26046 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26048 u_accel.abs_delta_y[5]
.sym 26049 $PACKER_VCC_NET
.sym 26052 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26054 $PACKER_VCC_NET
.sym 26055 u_accel.abs_delta_y[6]
.sym 26058 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26060 u_accel.abs_delta_y[7]
.sym 26061 $PACKER_VCC_NET
.sym 26064 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26066 $PACKER_VCC_NET
.sym 26067 u_accel.abs_delta_y[8]
.sym 26070 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26072 u_accel.abs_delta_y[9]
.sym 26073 $PACKER_VCC_NET
.sym 26076 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26078 $PACKER_VCC_NET
.sym 26079 u_accel.abs_delta_y[10]
.sym 26096 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 26098 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 26102 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 26114 u_accel.u_motion_computer.diff_y[1]
.sym 26116 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 26120 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26126 $PACKER_VCC_NET
.sym 26131 u_accel.abs_delta_y[11]
.sym 26134 $PACKER_VCC_NET
.sym 26139 u_accel.abs_delta_y[17]
.sym 26142 u_accel.abs_delta_y[15]
.sym 26145 u_accel.abs_delta_y[14]
.sym 26146 u_accel.abs_delta_y[12]
.sym 26149 u_accel.abs_delta_y[16]
.sym 26155 u_accel.abs_delta_y[13]
.sym 26157 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26159 $PACKER_VCC_NET
.sym 26160 u_accel.abs_delta_y[11]
.sym 26163 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26165 $PACKER_VCC_NET
.sym 26166 u_accel.abs_delta_y[12]
.sym 26169 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26171 u_accel.abs_delta_y[13]
.sym 26172 $PACKER_VCC_NET
.sym 26175 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26177 u_accel.abs_delta_y[14]
.sym 26178 $PACKER_VCC_NET
.sym 26181 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 26183 u_accel.abs_delta_y[15]
.sym 26184 $PACKER_VCC_NET
.sym 26187 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_CARRY_CO_CI
.sym 26189 $PACKER_VCC_NET
.sym 26190 u_accel.abs_delta_y[16]
.sym 26193 $nextpnr_ICESTORM_LC_7$I3
.sym 26195 u_accel.abs_delta_y[17]
.sym 26196 $PACKER_VCC_NET
.sym 26203 $nextpnr_ICESTORM_LC_7$I3
.sym 26221 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 26227 $PACKER_VCC_NET
.sym 26229 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 26251 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 26252 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 26253 u_accel.u_motion_computer.abs_diff_y[0]
.sym 26254 u_accel.delta_y[0]
.sym 26256 u_accel.delta_y[17]
.sym 26258 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26263 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 26268 u_accel.delta_y[1]
.sym 26271 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 26273 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 26274 u_accel.u_motion_computer.diff_y[1]
.sym 26276 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 26284 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 26287 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 26288 u_accel.delta_y[1]
.sym 26289 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 26290 u_accel.delta_y[0]
.sym 26294 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26302 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 26306 u_accel.u_motion_computer.diff_y[1]
.sym 26311 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 26320 u_accel.u_motion_computer.abs_diff_y[0]
.sym 26324 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 26325 u_accel.delta_y[17]
.sym 26326 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 26327 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 26328 clk$SB_IO_IN_$glb_clk
.sym 26329 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 26371 u_accel.delta_y[14]
.sym 26373 u_accel.delta_y[15]
.sym 26374 u_accel.delta_y[6]
.sym 26376 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 26378 u_accel.delta_y[16]
.sym 26380 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 26386 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 26387 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 26395 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 26397 u_accel.delta_y[9]
.sym 26398 u_accel.delta_y[11]
.sym 26400 u_accel.delta_y[12]
.sym 26401 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 26404 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 26416 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 26425 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 26428 u_accel.delta_y[15]
.sym 26429 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 26430 u_accel.delta_y[14]
.sym 26431 u_accel.delta_y[16]
.sym 26436 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 26440 u_accel.delta_y[12]
.sym 26441 u_accel.delta_y[9]
.sym 26442 u_accel.delta_y[11]
.sym 26443 u_accel.delta_y[6]
.sym 26448 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 26450 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 26451 clk$SB_IO_IN_$glb_clk
.sym 26452 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 26498 led_gesture_valid$SB_IO_OUT
.sym 26518 led_gesture_valid$SB_IO_OUT
.sym 26527 clk$SB_IO_IN
.sym 26538 clk$SB_IO_IN
.sym 27991 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27992 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 27993 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27994 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 27995 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 27996 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 27997 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 27998 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 28047 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28093 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 28098 u_accel.compressed_x[0]
.sym 28099 u_accel.compressed_x[1]
.sym 28100 u_accel.compressed_x[2]
.sym 28136 event_y[0]
.sym 28142 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 28146 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 28147 event_y[5]
.sym 28151 u_accel.compressed_x[3]
.sym 28152 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 28153 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 28195 u_accel.compressed_x[3]
.sym 28196 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 28197 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 28198 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 28199 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 28200 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 28201 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 28202 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 28241 event_x[2]
.sym 28250 event_x[0]
.sym 28251 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 28252 $PACKER_VCC_NET
.sym 28254 $PACKER_VCC_NET
.sym 28255 event_x[5]
.sym 28258 event_polarity
.sym 28265 event_y[4]
.sym 28267 $PACKER_VCC_NET
.sym 28268 event_x[1]
.sym 28269 $PACKER_VCC_NET
.sym 28272 event_x[5]
.sym 28274 event_y[6]
.sym 28276 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28277 event_y[8]
.sym 28278 event_y[2]
.sym 28284 event_x[3]
.sym 28285 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28286 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28291 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28293 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28294 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28296 event_y[0]
.sym 28297 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 28298 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 28299 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 28300 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 28301 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28302 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28303 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 28304 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 28305 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28306 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28307 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28308 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28309 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28310 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28311 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28312 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28313 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28314 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28316 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28317 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28324 clk$SB_IO_IN_$glb_clk
.sym 28325 $PACKER_VCC_NET
.sym 28326 $PACKER_VCC_NET
.sym 28327 event_y[4]
.sym 28328 event_x[3]
.sym 28329 event_y[2]
.sym 28330 event_x[1]
.sym 28331 event_y[6]
.sym 28332 event_x[5]
.sym 28333 event_y[0]
.sym 28334 event_y[8]
.sym 28341 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 28342 event_x[1]
.sym 28343 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 28345 event_y[8]
.sym 28346 event_y[2]
.sym 28347 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 28348 event_y[5]
.sym 28351 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 28354 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28359 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 28362 event_y[0]
.sym 28367 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28369 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28374 event_y[7]
.sym 28375 event_x[4]
.sym 28376 event_y[5]
.sym 28378 event_y[3]
.sym 28379 event_x[2]
.sym 28380 $PACKER_VCC_NET
.sym 28381 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28385 event_y[1]
.sym 28387 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28388 event_x[0]
.sym 28391 u_accel.u_input_fifo.wr_ptr[0]
.sym 28395 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28396 event_polarity
.sym 28398 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28399 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 28400 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 28401 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 28402 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 28403 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28404 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 28405 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 28406 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 28407 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28408 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28409 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28410 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28411 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28412 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28413 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28414 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28415 u_accel.u_input_fifo.wr_ptr[0]
.sym 28416 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28418 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28419 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28426 clk$SB_IO_IN_$glb_clk
.sym 28427 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28428 event_polarity
.sym 28429 event_y[7]
.sym 28430 event_y[3]
.sym 28431 event_x[2]
.sym 28432 event_y[1]
.sym 28433 event_x[0]
.sym 28434 event_y[5]
.sym 28435 event_x[4]
.sym 28436 $PACKER_VCC_NET
.sym 28441 event_y[4]
.sym 28443 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 28444 event_y[6]
.sym 28445 u_accel.compressed_y[0]
.sym 28446 event_y[3]
.sym 28447 event_x[2]
.sym 28451 event_x[4]
.sym 28452 event_y[8]
.sym 28454 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28464 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28469 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28471 $PACKER_VCC_NET
.sym 28473 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28474 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28478 event_x[7]
.sym 28479 $PACKER_VCC_NET
.sym 28481 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28482 $PACKER_VCC_NET
.sym 28489 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28509 $PACKER_VCC_NET
.sym 28510 $PACKER_VCC_NET
.sym 28511 $PACKER_VCC_NET
.sym 28512 $PACKER_VCC_NET
.sym 28513 $PACKER_VCC_NET
.sym 28514 $PACKER_VCC_NET
.sym 28515 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28516 $PACKER_VCC_NET
.sym 28517 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28518 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 28520 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28521 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28528 clk$SB_IO_IN_$glb_clk
.sym 28529 $PACKER_VCC_NET
.sym 28530 $PACKER_VCC_NET
.sym 28537 event_x[7]
.sym 28543 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 28544 event_x[7]
.sym 28545 event_x[7]
.sym 28546 event_x[3]
.sym 28547 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 28548 event_x[8]
.sym 28549 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 28554 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 28575 event_x[8]
.sym 28577 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28579 u_accel.u_input_fifo.wr_ptr[0]
.sym 28583 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28584 event_x[6]
.sym 28592 $PACKER_VCC_NET
.sym 28596 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28598 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28600 $PACKER_VCC_NET
.sym 28602 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28603 u_accel.u_temporal_accumulator.timer[8]
.sym 28604 u_accel.u_temporal_accumulator.timer[9]
.sym 28605 u_accel.u_temporal_accumulator.timer[10]
.sym 28606 u_accel.u_temporal_accumulator.timer[11]
.sym 28607 u_accel.u_temporal_accumulator.timer[12]
.sym 28608 u_accel.u_temporal_accumulator.timer[13]
.sym 28609 u_accel.u_temporal_accumulator.timer[14]
.sym 28610 u_accel.u_temporal_accumulator.timer[15]
.sym 28611 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28612 $PACKER_VCC_NET
.sym 28613 $PACKER_VCC_NET
.sym 28614 $PACKER_VCC_NET
.sym 28615 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 28616 $PACKER_VCC_NET
.sym 28617 $PACKER_VCC_NET
.sym 28618 $PACKER_VCC_NET
.sym 28619 u_accel.u_input_fifo.wr_ptr[0]
.sym 28620 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 28622 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28623 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28630 clk$SB_IO_IN_$glb_clk
.sym 28631 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 28632 event_x[6]
.sym 28636 event_x[8]
.sym 28640 $PACKER_VCC_NET
.sym 28645 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 28659 u_accel.u_temporal_accumulator.timer[0]
.sym 28662 $PACKER_VCC_NET
.sym 28667 $PACKER_VCC_NET
.sym 28705 u_accel.u_temporal_accumulator.timer[16]
.sym 28706 u_accel.u_temporal_accumulator.timer[17]
.sym 28707 u_accel.u_temporal_accumulator.timer[18]
.sym 28708 u_accel.u_temporal_accumulator.timer[19]
.sym 28709 u_accel.u_temporal_accumulator.timer[20]
.sym 28710 u_accel.u_temporal_accumulator.timer[21]
.sym 28712 u_accel.u_temporal_accumulator.timer[0]
.sym 28748 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 28750 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 28752 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 28754 u_accel.u_input_fifo.wr_ptr[0]
.sym 28858 event_valid
.sym 28910 debug_event_count[1]
.sym 28911 debug_event_count[2]
.sym 28912 debug_event_count[3]
.sym 28913 debug_event_count[4]
.sym 28914 debug_event_count[5]
.sym 28915 debug_event_count[6]
.sym 28916 debug_event_count[7]
.sym 28964 u_accel.u_motion_computer.abs_diff_y[0]
.sym 28972 event_valid
.sym 29011 u_accel.late_sum_y[4]
.sym 29012 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 29013 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 29014 u_accel.early_sum_y[6]
.sym 29016 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 29017 u_accel.early_sum_y[4]
.sym 29018 u_accel.early_sum_y[7]
.sym 29057 debug_event_count[0]
.sym 29059 event_valid_SB_DFFSR_Q_D[2]
.sym 29065 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 29067 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 29069 $PACKER_VCC_NET
.sym 29073 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 29075 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 29113 u_accel.u_motion_computer.abs_diff_y[0]
.sym 29114 u_accel.u_motion_computer.diff_y[1]
.sym 29115 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 29116 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 29117 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 29118 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 29119 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 29120 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 29156 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 29159 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 29163 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 29168 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 29170 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 29172 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 29174 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 29176 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 29177 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29178 u_accel.u_motion_computer.diff_y[1]
.sym 29215 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 29216 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 29217 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 29218 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29219 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 29220 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 29221 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 29222 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 29266 u_accel.u_motion_computer.diff_y[1]
.sym 29270 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 29272 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 29273 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 29274 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 29275 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29276 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 29278 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 29280 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 29317 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 29318 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29319 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 29320 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 29321 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 29322 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 29323 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 29324 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 29371 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 29373 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 29377 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 29382 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 29419 u_accel.late_sum_y[16]
.sym 29420 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 29421 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 29422 u_accel.early_sum_y[9]
.sym 29423 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 29424 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 29426 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 29465 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 29467 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 29474 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 29522 u_accel.delta_y[8]
.sym 29523 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 29526 u_accel.delta_y[7]
.sym 29527 u_accel.delta_y[13]
.sym 29528 u_accel.delta_y[10]
.sym 29566 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 29571 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 29578 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 29672 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 29696 led_activity$SB_IO_OUT
.sym 29697 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 29698 led_activity$SB_IO_OUT
.sym 29708 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 29722 led_activity$SB_IO_OUT
.sym 29930 clk$SB_IO_IN
.sym 31516 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31517 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 31518 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 31519 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 31520 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31521 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31523 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31547 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31548 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31550 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31557 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31573 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31577 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31579 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31580 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31581 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31582 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31585 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31587 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31590 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31591 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31592 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31593 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31596 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31597 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31598 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31599 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31602 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31603 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31604 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31605 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31608 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31609 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31610 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31614 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31615 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31616 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31617 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31620 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31621 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31622 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31623 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31626 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31627 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31628 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31629 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31633 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31634 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 31635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 31639 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31640 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31641 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 31642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 31643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 31645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 31646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31661 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 31674 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31681 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31682 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31683 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31684 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31685 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31686 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31687 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31688 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31689 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31691 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31692 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31693 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31694 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31695 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31696 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31698 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31700 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31703 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31707 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31708 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31710 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31712 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31713 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 31714 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31715 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31716 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 31718 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31720 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31721 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31724 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 31726 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31727 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31730 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 31732 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31733 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31736 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31738 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 31739 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 31742 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31743 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31744 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 31745 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31746 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 31748 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 31749 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31750 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 31751 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 31752 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 31754 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31755 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31756 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 31757 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 31758 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 31759 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31760 clk$SB_IO_IN_$glb_clk
.sym 31761 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31762 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 31763 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31764 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 31765 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 31766 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31767 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 31768 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31769 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 31775 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 31785 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 31790 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31791 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 31792 event_valid_SB_DFFSR_Q_D[1]
.sym 31794 u_accel.compressed_x[3]
.sym 31797 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31798 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31803 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31805 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31810 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31811 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31812 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31813 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31818 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31821 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31824 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31828 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31835 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31836 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 31837 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 31838 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 31839 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 31842 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31844 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31845 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 31849 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31850 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31851 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31854 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31855 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31856 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31857 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31860 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31861 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31863 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31866 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31867 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31868 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31873 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31874 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31875 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31878 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31879 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 31880 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 31881 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 31882 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 31883 clk$SB_IO_IN_$glb_clk
.sym 31884 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 31885 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 31890 u_accel.compressed_y[0]
.sym 31891 u_accel.compressed_y[1]
.sym 31892 u_accel.compressed_y[2]
.sym 31897 u_accel.compressed_x[3]
.sym 31903 event_y[2]
.sym 31909 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 31910 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31911 u_accel.u_input_fifo.fifo_mem.0.1_WCLKE
.sym 31913 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 31915 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 31916 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 31918 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31928 event_x[5]
.sym 31930 event_y[8]
.sym 31931 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 31936 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31940 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31944 event_valid
.sym 31947 event_valid_SB_DFFSR_Q_D[2]
.sym 31948 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 31949 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31950 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 31952 event_valid_SB_DFFSR_Q_D[1]
.sym 31953 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 31956 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 31957 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 31959 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 31960 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 31962 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31965 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 31967 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 31972 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 31973 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 31974 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 31978 event_x[5]
.sym 31983 event_valid
.sym 31984 event_valid_SB_DFFSR_Q_D[1]
.sym 31986 event_valid_SB_DFFSR_Q_D[2]
.sym 31989 event_valid_SB_DFFSR_Q_D[1]
.sym 31990 event_valid
.sym 31991 event_valid_SB_DFFSR_Q_D[2]
.sym 31995 event_y[8]
.sym 32001 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32002 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 32003 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 32006 clk$SB_IO_IN_$glb_clk
.sym 32008 u_accel.compressed_y[3]
.sym 32009 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 32010 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 32011 u_accel.u_input_fifo.rd_addr[0]
.sym 32012 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 32013 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 32014 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 32015 u_accel.u_input_fifo.rd_addr[3]
.sym 32020 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 32021 event_y[5]
.sym 32033 event_valid_SB_DFFSR_Q_D[2]
.sym 32035 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 32037 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 32042 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32050 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 32051 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 32052 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32053 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 32057 event_valid_SB_DFFSR_Q_D[2]
.sym 32059 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32061 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 32063 event_x[8]
.sym 32064 event_x[7]
.sym 32065 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 32067 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 32068 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32069 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 32071 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 32072 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32074 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 32075 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32076 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 32077 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 32079 u_accel.u_input_fifo.wr_ptr[0]
.sym 32080 u_accel.u_input_fifo.rd_addr[1]
.sym 32085 event_x[8]
.sym 32090 u_accel.u_input_fifo.wr_ptr[0]
.sym 32091 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 32095 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 32097 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 32100 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 32101 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 32102 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 32103 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 32106 u_accel.u_input_fifo.rd_addr[1]
.sym 32107 event_valid_SB_DFFSR_Q_D[2]
.sym 32108 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 32109 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32115 event_x[7]
.sym 32118 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 32120 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 32121 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 32124 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 32125 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 32126 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 32127 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 32129 clk$SB_IO_IN_$glb_clk
.sym 32132 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 32133 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 32134 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 32135 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 32137 u_accel.u_input_fifo.rd_addr[2]
.sym 32138 u_accel.u_input_fifo.rd_addr[1]
.sym 32143 event_x[0]
.sym 32147 event_x[5]
.sym 32150 u_accel.compressed_y[3]
.sym 32153 event_polarity
.sym 32161 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 32190 u_accel.u_temporal_accumulator.timer[2]
.sym 32191 u_accel.u_temporal_accumulator.timer[3]
.sym 32192 u_accel.u_temporal_accumulator.timer[4]
.sym 32194 u_accel.u_temporal_accumulator.timer[6]
.sym 32197 u_accel.u_temporal_accumulator.timer[1]
.sym 32201 u_accel.u_temporal_accumulator.timer[5]
.sym 32202 u_accel.u_temporal_accumulator.timer[0]
.sym 32203 u_accel.u_temporal_accumulator.timer[7]
.sym 32204 $nextpnr_ICESTORM_LC_8$O
.sym 32206 u_accel.u_temporal_accumulator.timer[0]
.sym 32210 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32212 u_accel.u_temporal_accumulator.timer[1]
.sym 32216 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32219 u_accel.u_temporal_accumulator.timer[2]
.sym 32222 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32225 u_accel.u_temporal_accumulator.timer[3]
.sym 32228 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32231 u_accel.u_temporal_accumulator.timer[4]
.sym 32234 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 32236 u_accel.u_temporal_accumulator.timer[5]
.sym 32240 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 32243 u_accel.u_temporal_accumulator.timer[6]
.sym 32246 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 32248 u_accel.u_temporal_accumulator.timer[7]
.sym 32255 u_accel.u_temporal_accumulator.timer[1]
.sym 32256 u_accel.u_temporal_accumulator.timer[2]
.sym 32257 u_accel.u_temporal_accumulator.timer[3]
.sym 32258 u_accel.u_temporal_accumulator.timer[4]
.sym 32259 u_accel.u_temporal_accumulator.timer[5]
.sym 32260 u_accel.u_temporal_accumulator.timer[6]
.sym 32261 u_accel.u_temporal_accumulator.timer[7]
.sym 32273 event_y[0]
.sym 32285 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 32288 event_valid_SB_DFFSR_Q_D[1]
.sym 32290 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 32296 u_accel.u_temporal_accumulator.timer[9]
.sym 32306 u_accel.u_temporal_accumulator.timer[11]
.sym 32307 u_accel.u_temporal_accumulator.timer[12]
.sym 32311 u_accel.u_temporal_accumulator.timer[8]
.sym 32317 u_accel.u_temporal_accumulator.timer[14]
.sym 32321 u_accel.u_temporal_accumulator.timer[10]
.sym 32324 u_accel.u_temporal_accumulator.timer[13]
.sym 32326 u_accel.u_temporal_accumulator.timer[15]
.sym 32327 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 32330 u_accel.u_temporal_accumulator.timer[8]
.sym 32331 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 32333 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 32336 u_accel.u_temporal_accumulator.timer[9]
.sym 32337 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 32339 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 32341 u_accel.u_temporal_accumulator.timer[10]
.sym 32343 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 32345 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 32347 u_accel.u_temporal_accumulator.timer[11]
.sym 32349 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 32351 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 32353 u_accel.u_temporal_accumulator.timer[12]
.sym 32355 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 32357 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 32359 u_accel.u_temporal_accumulator.timer[13]
.sym 32361 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 32363 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 32366 u_accel.u_temporal_accumulator.timer[14]
.sym 32367 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 32369 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 32371 u_accel.u_temporal_accumulator.timer[15]
.sym 32373 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 32375 clk$SB_IO_IN_$glb_clk
.sym 32376 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 32387 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 32391 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 32406 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 32411 $PACKER_VCC_NET
.sym 32413 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 32418 u_accel.u_temporal_accumulator.timer[16]
.sym 32420 u_accel.u_temporal_accumulator.timer[18]
.sym 32421 u_accel.u_temporal_accumulator.timer[19]
.sym 32422 u_accel.u_temporal_accumulator.timer[20]
.sym 32425 u_accel.u_temporal_accumulator.timer[0]
.sym 32435 u_accel.u_temporal_accumulator.timer[17]
.sym 32447 u_accel.u_temporal_accumulator.timer[21]
.sym 32450 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 32453 u_accel.u_temporal_accumulator.timer[16]
.sym 32454 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 32456 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 32459 u_accel.u_temporal_accumulator.timer[17]
.sym 32460 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 32462 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 32465 u_accel.u_temporal_accumulator.timer[18]
.sym 32466 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 32468 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 32471 u_accel.u_temporal_accumulator.timer[19]
.sym 32472 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 32474 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 32477 u_accel.u_temporal_accumulator.timer[20]
.sym 32478 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 32482 u_accel.u_temporal_accumulator.timer[21]
.sym 32484 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 32495 u_accel.u_temporal_accumulator.timer[0]
.sym 32498 clk$SB_IO_IN_$glb_clk
.sym 32499 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 32503 $PACKER_VCC_NET
.sym 32506 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 32507 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 32516 event_valid
.sym 32636 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 32638 $PACKER_VCC_NET
.sym 32651 debug_event_count[6]
.sym 32666 debug_event_count[2]
.sym 32669 debug_event_count[5]
.sym 32670 debug_event_count[6]
.sym 32671 debug_event_count[0]
.sym 32679 debug_event_count[0]
.sym 32681 debug_event_count[1]
.sym 32682 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 32691 debug_event_count[3]
.sym 32692 debug_event_count[4]
.sym 32695 debug_event_count[7]
.sym 32696 $nextpnr_ICESTORM_LC_24$O
.sym 32698 debug_event_count[0]
.sym 32702 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 32705 debug_event_count[1]
.sym 32706 debug_event_count[0]
.sym 32708 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 32711 debug_event_count[2]
.sym 32712 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 32714 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 32716 debug_event_count[3]
.sym 32718 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 32720 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 32722 debug_event_count[4]
.sym 32724 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 32726 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32729 debug_event_count[5]
.sym 32730 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 32732 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32735 debug_event_count[6]
.sym 32736 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 32740 debug_event_count[7]
.sym 32742 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 32743 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 32744 clk$SB_IO_IN_$glb_clk
.sym 32745 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 32746 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 32748 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 32752 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 32760 debug_event_count[5]
.sym 32768 debug_event_count[4]
.sym 32781 debug_event_count[7]
.sym 32791 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 32793 u_accel.early_sum_y[4]
.sym 32797 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 32798 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32802 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 32806 u_accel.early_sum_y[6]
.sym 32810 u_accel.early_sum_y[7]
.sym 32816 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32822 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32829 u_accel.early_sum_y[4]
.sym 32835 u_accel.early_sum_y[6]
.sym 32838 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 32850 u_accel.early_sum_y[7]
.sym 32858 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 32863 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 32866 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 32867 clk$SB_IO_IN_$glb_clk
.sym 32868 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32869 u_accel.late_sum_y[1]
.sym 32870 u_accel.late_sum_y[3]
.sym 32871 u_accel.late_sum_y[0]
.sym 32872 u_accel.late_sum_y[2]
.sym 32873 u_accel.late_sum_y[5]
.sym 32874 u_accel.late_sum_y[6]
.sym 32875 u_accel.early_sum_y[1]
.sym 32876 u_accel.late_sum_y[7]
.sym 32882 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 32885 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 32886 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 32888 u_accel.window_complete
.sym 32891 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 32893 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 32895 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 32896 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 32901 u_accel.u_motion_computer.abs_diff_y[0]
.sym 32903 $PACKER_VCC_NET
.sym 32910 u_accel.late_sum_y[4]
.sym 32911 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32915 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32918 $PACKER_VCC_NET
.sym 32920 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32926 u_accel.late_sum_y[1]
.sym 32927 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32928 u_accel.late_sum_y[0]
.sym 32929 u_accel.late_sum_y[2]
.sym 32930 u_accel.late_sum_y[5]
.sym 32932 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 32933 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 32934 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32935 u_accel.late_sum_y[3]
.sym 32936 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32939 u_accel.late_sum_y[6]
.sym 32941 u_accel.late_sum_y[7]
.sym 32942 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 32944 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 32945 u_accel.late_sum_y[0]
.sym 32946 $PACKER_VCC_NET
.sym 32948 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 32950 u_accel.late_sum_y[1]
.sym 32951 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32952 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 32954 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 32956 u_accel.late_sum_y[2]
.sym 32957 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 32958 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 32960 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 32962 u_accel.late_sum_y[3]
.sym 32963 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 32964 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 32966 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 32968 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 32969 u_accel.late_sum_y[4]
.sym 32970 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 32972 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 32974 u_accel.late_sum_y[5]
.sym 32975 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 32976 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 32978 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 32980 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 32981 u_accel.late_sum_y[6]
.sym 32982 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 32984 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 32986 u_accel.late_sum_y[7]
.sym 32987 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 32988 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 32989 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 32990 clk$SB_IO_IN_$glb_clk
.sym 32991 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 32992 u_accel.late_sum_y[8]
.sym 32993 u_accel.late_sum_y[9]
.sym 32994 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 32995 u_accel.late_sum_y[15]
.sym 32996 u_accel.late_sum_y[12]
.sym 32997 u_accel.late_sum_y[11]
.sym 32998 u_accel.late_sum_y[10]
.sym 32999 u_accel.early_sum_y[0]
.sym 33004 gesture_confidence[0]
.sym 33008 gesture[0]
.sym 33010 gesture_confidence[1]
.sym 33011 gesture[1]
.sym 33018 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 33020 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 33022 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 33023 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 33024 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 33025 u_accel.late_sum_y[13]
.sym 33026 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 33027 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 33028 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 33034 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 33035 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 33036 u_accel.late_sum_y[13]
.sym 33040 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 33043 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 33046 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 33047 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 33048 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 33049 u_accel.late_sum_y[8]
.sym 33055 u_accel.late_sum_y[14]
.sym 33056 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 33058 u_accel.late_sum_y[9]
.sym 33060 u_accel.late_sum_y[15]
.sym 33061 u_accel.late_sum_y[12]
.sym 33062 u_accel.late_sum_y[11]
.sym 33063 u_accel.late_sum_y[10]
.sym 33065 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 33067 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 33068 u_accel.late_sum_y[8]
.sym 33069 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 33071 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 33073 u_accel.late_sum_y[9]
.sym 33074 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 33075 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 33077 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 33079 u_accel.late_sum_y[10]
.sym 33080 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 33081 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 33083 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 33085 u_accel.late_sum_y[11]
.sym 33086 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 33087 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 33089 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 33091 u_accel.late_sum_y[12]
.sym 33092 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 33093 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 33095 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 33097 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 33098 u_accel.late_sum_y[13]
.sym 33099 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 33101 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 33103 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 33104 u_accel.late_sum_y[14]
.sym 33105 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 33107 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33109 u_accel.late_sum_y[15]
.sym 33110 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 33111 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 33112 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 33113 clk$SB_IO_IN_$glb_clk
.sym 33114 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 33115 u_accel.early_sum_y[14]
.sym 33116 u_accel.early_sum_y[2]
.sym 33117 u_accel.early_sum_y[12]
.sym 33118 u_accel.early_sum_y[8]
.sym 33119 u_accel.early_sum_y[15]
.sym 33120 u_accel.early_sum_y[10]
.sym 33121 u_accel.late_sum_y[17]
.sym 33122 u_accel.early_sum_y[17]
.sym 33127 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 33141 u_accel.late_sum_y[14]
.sym 33142 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 33151 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33163 u_accel.early_sum_y[0]
.sym 33164 u_accel.late_sum_y[16]
.sym 33165 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33173 u_accel.early_sum_y[2]
.sym 33174 u_accel.early_sum_y[12]
.sym 33175 u_accel.early_sum_y[8]
.sym 33178 u_accel.late_sum_y[17]
.sym 33179 u_accel.early_sum_y[17]
.sym 33180 u_accel.early_sum_y[14]
.sym 33185 u_accel.early_sum_y[10]
.sym 33188 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 33190 u_accel.late_sum_y[16]
.sym 33191 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 33192 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 33195 u_accel.early_sum_y[17]
.sym 33196 u_accel.late_sum_y[17]
.sym 33198 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 33202 u_accel.early_sum_y[8]
.sym 33209 u_accel.early_sum_y[2]
.sym 33214 u_accel.early_sum_y[0]
.sym 33222 u_accel.early_sum_y[10]
.sym 33226 u_accel.early_sum_y[14]
.sym 33232 u_accel.early_sum_y[12]
.sym 33235 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O_$glb_ce
.sym 33236 clk$SB_IO_IN_$glb_clk
.sym 33237 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 33238 u_accel.early_sum_y[16]
.sym 33239 u_accel.early_sum_y[13]
.sym 33240 u_accel.early_sum_y[11]
.sym 33241 u_accel.early_sum_y[3]
.sym 33242 u_accel.late_sum_y[13]
.sym 33243 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 33244 u_accel.early_sum_y[5]
.sym 33245 u_accel.late_sum_y[14]
.sym 33254 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 33257 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 33259 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 33260 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 33269 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 33281 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 33290 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 33295 u_accel.early_sum_y[16]
.sym 33298 u_accel.early_sum_y[9]
.sym 33301 u_accel.early_sum_y[5]
.sym 33302 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 33304 u_accel.early_sum_y[13]
.sym 33306 u_accel.early_sum_y[3]
.sym 33315 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 33321 u_accel.early_sum_y[16]
.sym 33326 u_accel.early_sum_y[5]
.sym 33333 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 33336 u_accel.early_sum_y[13]
.sym 33343 u_accel.early_sum_y[3]
.sym 33356 u_accel.early_sum_y[9]
.sym 33358 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 33359 clk$SB_IO_IN_$glb_clk
.sym 33360 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 33374 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 33383 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 33409 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 33411 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 33415 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 33416 u_accel.delta_y[13]
.sym 33417 u_accel.delta_y[10]
.sym 33419 u_accel.delta_y[8]
.sym 33431 u_accel.delta_y[7]
.sym 33432 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 33444 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 33447 u_accel.delta_y[10]
.sym 33448 u_accel.delta_y[8]
.sym 33449 u_accel.delta_y[7]
.sym 33450 u_accel.delta_y[13]
.sym 33465 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 33474 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 33478 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 33481 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O_$glb_ce
.sym 33482 clk$SB_IO_IN_$glb_clk
.sym 33483 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 33497 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 33510 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 34015 clk$SB_IO_IN
.sym 35135 event_x[0]
.sym 35248 event_x[4]
.sym 35250 event_x[3]
.sym 35259 event_x[6]
.sym 35349 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 35362 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35368 u_accel.window_complete
.sym 35373 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 35379 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35390 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35391 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 35392 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 35394 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35397 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 35403 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35405 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 35406 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 35407 event_x[0]
.sym 35409 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 35410 event_x[3]
.sym 35412 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35413 event_y[0]
.sym 35415 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 35416 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35421 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35422 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 35423 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 35428 event_x[3]
.sym 35435 event_y[0]
.sym 35441 event_x[0]
.sym 35445 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 35446 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 35447 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35451 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35452 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 35453 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35454 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 35457 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35458 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 35459 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 35463 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 35464 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 35465 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 35468 clk$SB_IO_IN_$glb_clk
.sym 35470 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 35471 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35475 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 35476 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 35477 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35484 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35494 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 35504 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35505 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35513 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35515 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 35516 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 35517 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 35520 event_x[4]
.sym 35521 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 35522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 35523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 35528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35529 event_x[6]
.sym 35533 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35534 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35535 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35537 event_x[2]
.sym 35539 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35544 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 35545 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 35547 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35550 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35552 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35553 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35558 event_x[6]
.sym 35563 event_x[4]
.sym 35568 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 35569 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 35571 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35574 event_x[2]
.sym 35580 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 35581 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 35583 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35586 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35588 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 35589 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 35591 clk$SB_IO_IN_$glb_clk
.sym 35593 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35594 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35595 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35596 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 35597 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35598 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35599 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 35600 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35613 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 35615 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35617 u_accel.compressed_y[3]
.sym 35618 u_accel.compressed_y[1]
.sym 35620 u_accel.compressed_y[2]
.sym 35626 event_x[0]
.sym 35627 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35628 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 35637 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35640 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35643 event_y[2]
.sym 35644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35649 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35657 event_y[5]
.sym 35659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 35664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35665 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35669 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35673 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35674 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35675 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35676 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35682 event_y[5]
.sym 35685 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35686 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 35688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 35691 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 35692 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35693 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 35694 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35698 event_y[2]
.sym 35703 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 35704 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35705 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35706 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35709 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 35710 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 35711 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 35714 clk$SB_IO_IN_$glb_clk
.sym 35716 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35717 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 35719 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 35720 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35721 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 35723 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35733 event_valid_SB_DFFSR_Q_D[2]
.sym 35740 event_x[4]
.sym 35741 event_valid_SB_DFFSR_Q_D[2]
.sym 35742 event_x[3]
.sym 35746 event_x[6]
.sym 35747 $PACKER_VCC_NET
.sym 35748 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35757 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35758 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35759 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35761 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35765 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35766 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35767 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35768 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35769 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35770 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35771 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35772 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35773 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35775 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35776 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35778 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35781 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35784 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35785 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35786 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35787 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35789 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35790 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 35791 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35792 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35793 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 35795 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35797 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35798 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35801 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 35803 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35804 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35807 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 35809 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 35810 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 35813 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 35815 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 35816 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 35819 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35820 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35821 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 35822 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 35823 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 35825 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35826 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35827 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 35828 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 35829 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 35831 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35832 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35833 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35834 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 35835 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 35836 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35837 clk$SB_IO_IN_$glb_clk
.sym 35838 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35839 event_polarity
.sym 35840 event_x[6]
.sym 35841 event_x[7]
.sym 35842 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 35843 event_x[0]
.sym 35844 event_x[5]
.sym 35845 event_x[4]
.sym 35846 event_x[3]
.sym 35855 event_y[1]
.sym 35856 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 35870 u_accel.compressed_y[0]
.sym 35871 u_accel.compressed_y[3]
.sym 35872 u_accel.compressed_y[1]
.sym 35874 u_accel.compressed_y[2]
.sym 35875 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35889 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35890 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35891 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 35895 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35896 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35898 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35901 event_valid_SB_DFFSR_Q_D[2]
.sym 35904 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35905 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35907 u_accel.u_input_fifo.rd_addr[0]
.sym 35908 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35911 u_accel.u_input_fifo.rd_addr[3]
.sym 35912 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35913 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 35914 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 35915 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 35916 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 35919 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35920 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35922 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 35925 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 35927 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35934 u_accel.u_input_fifo.rd_addr[0]
.sym 35937 u_accel.u_input_fifo.rd_addr[3]
.sym 35938 event_valid_SB_DFFSR_Q_D[2]
.sym 35939 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 35940 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35943 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35945 event_valid_SB_DFFSR_Q_D[2]
.sym 35949 u_accel.u_input_fifo.rd_addr[0]
.sym 35950 event_valid_SB_DFFSR_Q_D[2]
.sym 35952 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 35956 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 35959 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 35960 clk$SB_IO_IN_$glb_clk
.sym 35961 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 35963 pkt_x[4]
.sym 35964 pkt_x[6]
.sym 35965 pkt_x[0]
.sym 35967 pkt_x[7]
.sym 35968 pkt_x[3]
.sym 35969 pkt_x[5]
.sym 35973 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 35976 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 35981 pkt_state[1]
.sym 35989 $PACKER_VCC_NET
.sym 35994 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 35996 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 35997 event_valid
.sym 36004 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 36005 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 36010 u_accel.u_input_fifo.rd_addr[3]
.sym 36011 event_valid_SB_DFFSR_Q_D[2]
.sym 36014 u_accel.u_input_fifo.rd_addr[0]
.sym 36020 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 36025 u_accel.u_input_fifo.rd_addr[2]
.sym 36026 u_accel.u_input_fifo.rd_addr[1]
.sym 36030 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 36035 $nextpnr_ICESTORM_LC_14$O
.sym 36038 u_accel.u_input_fifo.rd_addr[0]
.sym 36041 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 36044 u_accel.u_input_fifo.rd_addr[1]
.sym 36045 u_accel.u_input_fifo.rd_addr[0]
.sym 36047 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 36050 u_accel.u_input_fifo.rd_addr[2]
.sym 36051 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 36056 u_accel.u_input_fifo.rd_addr[3]
.sym 36057 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 36060 u_accel.u_input_fifo.rd_addr[2]
.sym 36061 event_valid_SB_DFFSR_Q_D[2]
.sym 36062 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 36063 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 36072 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 36078 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 36082 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_E
.sym 36083 clk$SB_IO_IN_$glb_clk
.sym 36084 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36086 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 36087 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 36088 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 36089 u_accel.u_input_fifo.wr_ptr[0]
.sym 36090 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 36100 rx_data[3]
.sym 36110 u_accel.u_input_fifo.wr_ptr[0]
.sym 36111 u_accel.compressed_y[1]
.sym 36113 u_accel.compressed_y[2]
.sym 36114 u_accel.compressed_y[3]
.sym 36115 $PACKER_VCC_NET
.sym 36132 u_accel.u_temporal_accumulator.timer[6]
.sym 36133 u_accel.u_temporal_accumulator.timer[7]
.sym 36135 u_accel.u_temporal_accumulator.timer[1]
.sym 36138 u_accel.u_temporal_accumulator.timer[4]
.sym 36144 u_accel.u_temporal_accumulator.timer[2]
.sym 36145 u_accel.u_temporal_accumulator.timer[3]
.sym 36147 u_accel.u_temporal_accumulator.timer[5]
.sym 36149 u_accel.u_temporal_accumulator.timer[0]
.sym 36157 u_accel.u_temporal_accumulator.timer[0]
.sym 36158 $nextpnr_ICESTORM_LC_21$O
.sym 36160 u_accel.u_temporal_accumulator.timer[0]
.sym 36164 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 36166 u_accel.u_temporal_accumulator.timer[1]
.sym 36168 u_accel.u_temporal_accumulator.timer[0]
.sym 36170 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 36173 u_accel.u_temporal_accumulator.timer[2]
.sym 36174 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 36176 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 36179 u_accel.u_temporal_accumulator.timer[3]
.sym 36180 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 36182 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 36184 u_accel.u_temporal_accumulator.timer[4]
.sym 36186 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 36188 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 36191 u_accel.u_temporal_accumulator.timer[5]
.sym 36192 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 36194 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 36197 u_accel.u_temporal_accumulator.timer[6]
.sym 36198 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 36200 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 36203 u_accel.u_temporal_accumulator.timer[7]
.sym 36204 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 36206 clk$SB_IO_IN_$glb_clk
.sym 36207 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O_$glb_sr
.sym 36213 event_valid
.sym 36223 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 36226 u_accel.window_complete
.sym 36229 event_valid_SB_DFFSR_Q_D[2]
.sym 36231 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 36235 event_valid
.sym 36238 debug_event_count[0]
.sym 36239 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 36240 event_valid_SB_DFFSR_Q_D[2]
.sym 36243 $PACKER_VCC_NET
.sym 36244 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 36252 $PACKER_VCC_NET
.sym 36260 $PACKER_VCC_NET
.sym 36265 u_accel.u_temporal_accumulator.timer[8]
.sym 36268 u_accel.u_temporal_accumulator.timer[11]
.sym 36269 u_accel.u_temporal_accumulator.timer[12]
.sym 36274 u_accel.u_temporal_accumulator.timer[9]
.sym 36275 u_accel.u_temporal_accumulator.timer[10]
.sym 36278 u_accel.u_temporal_accumulator.timer[13]
.sym 36279 u_accel.u_temporal_accumulator.timer[14]
.sym 36280 u_accel.u_temporal_accumulator.timer[15]
.sym 36281 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36283 $PACKER_VCC_NET
.sym 36284 u_accel.u_temporal_accumulator.timer[8]
.sym 36287 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36289 u_accel.u_temporal_accumulator.timer[9]
.sym 36293 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36295 u_accel.u_temporal_accumulator.timer[10]
.sym 36299 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36302 u_accel.u_temporal_accumulator.timer[11]
.sym 36305 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36308 u_accel.u_temporal_accumulator.timer[12]
.sym 36311 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO
.sym 36313 u_accel.u_temporal_accumulator.timer[13]
.sym 36314 $PACKER_VCC_NET
.sym 36317 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36319 u_accel.u_temporal_accumulator.timer[14]
.sym 36320 $PACKER_VCC_NET
.sym 36323 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36325 u_accel.u_temporal_accumulator.timer[15]
.sym 36333 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 36334 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 36335 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 36336 u_accel.u_input_fifo.count[2]
.sym 36337 u_accel.u_input_fifo.count[3]
.sym 36338 u_accel.u_input_fifo.count[1]
.sym 36344 event_valid_SB_DFFSR_Q_R
.sym 36345 event_valid_SB_DFFSR_Q_R
.sym 36348 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36360 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36361 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 36362 u_accel.compressed_y[0]
.sym 36363 u_accel.compressed_y[3]
.sym 36365 u_accel.compressed_y[1]
.sym 36366 u_accel.compressed_y[2]
.sym 36367 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36375 $PACKER_VCC_NET
.sym 36383 $PACKER_VCC_NET
.sym 36388 u_accel.u_temporal_accumulator.timer[16]
.sym 36389 u_accel.u_temporal_accumulator.timer[17]
.sym 36392 u_accel.u_temporal_accumulator.timer[20]
.sym 36393 u_accel.u_temporal_accumulator.timer[21]
.sym 36398 u_accel.u_temporal_accumulator.timer[18]
.sym 36399 u_accel.u_temporal_accumulator.timer[19]
.sym 36400 event_valid_SB_DFFSR_Q_D[2]
.sym 36404 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36406 $PACKER_VCC_NET
.sym 36407 u_accel.u_temporal_accumulator.timer[16]
.sym 36410 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36412 $PACKER_VCC_NET
.sym 36413 u_accel.u_temporal_accumulator.timer[17]
.sym 36416 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36418 u_accel.u_temporal_accumulator.timer[18]
.sym 36422 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36424 u_accel.u_temporal_accumulator.timer[19]
.sym 36425 $PACKER_VCC_NET
.sym 36428 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 36430 $PACKER_VCC_NET
.sym 36431 u_accel.u_temporal_accumulator.timer[20]
.sym 36434 $nextpnr_ICESTORM_LC_22$I3
.sym 36437 u_accel.u_temporal_accumulator.timer[21]
.sym 36440 $nextpnr_ICESTORM_LC_22$COUT
.sym 36442 $PACKER_VCC_NET
.sym 36444 $nextpnr_ICESTORM_LC_22$I3
.sym 36447 event_valid_SB_DFFSR_Q_D[2]
.sym 36450 $nextpnr_ICESTORM_LC_22$COUT
.sym 36454 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 36456 u_accel.compressed_valid
.sym 36457 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 36461 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36474 event_valid_SB_DFFSR_Q_D[1]
.sym 36481 $PACKER_VCC_NET
.sym 36496 debug_event_count[1]
.sym 36497 debug_event_count[2]
.sym 36500 debug_event_count[5]
.sym 36501 debug_event_count[6]
.sym 36502 debug_event_count[7]
.sym 36506 debug_event_count[3]
.sym 36507 debug_event_count[4]
.sym 36510 debug_event_count[0]
.sym 36527 $nextpnr_ICESTORM_LC_2$O
.sym 36530 debug_event_count[0]
.sym 36533 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36536 debug_event_count[1]
.sym 36539 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36542 debug_event_count[2]
.sym 36545 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36547 debug_event_count[3]
.sym 36551 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36553 debug_event_count[4]
.sym 36557 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 36560 debug_event_count[5]
.sym 36563 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2_SB_CARRY_CO_CI
.sym 36566 debug_event_count[6]
.sym 36569 $nextpnr_ICESTORM_LC_3$I3
.sym 36572 debug_event_count[7]
.sym 36577 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 36578 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 36579 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 36581 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 36582 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 36583 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 36584 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 36592 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 36599 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36600 u_accel.compressed_valid
.sym 36604 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36607 u_accel.compressed_y[3]
.sym 36608 u_accel.compressed_y[1]
.sym 36610 u_accel.compressed_y[2]
.sym 36612 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 36613 $nextpnr_ICESTORM_LC_3$I3
.sym 36618 u_accel.window_complete
.sym 36628 u_accel.compressed_valid
.sym 36630 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36632 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 36634 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 36637 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36654 $nextpnr_ICESTORM_LC_3$I3
.sym 36664 u_accel.compressed_valid
.sym 36665 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 36666 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36687 u_accel.window_complete
.sym 36688 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 36690 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36697 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 36698 clk$SB_IO_IN_$glb_clk
.sym 36699 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36700 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36701 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36702 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36703 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36704 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 36705 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36706 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 36707 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36713 event_valid_SB_DFFSR_Q_D[2]
.sym 36718 u_accel.window_complete
.sym 36719 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 36724 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36731 $PACKER_VCC_NET
.sym 36732 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 36752 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36756 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 36758 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36763 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 36765 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36767 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36768 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36770 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36772 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36775 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 36781 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 36789 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 36792 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 36798 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 36805 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 36810 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 36819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 36820 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36821 clk$SB_IO_IN_$glb_clk
.sym 36822 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36823 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36824 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36825 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36826 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36827 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36828 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36829 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36830 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36835 u_accel.accum_valid
.sym 36836 gesture_valid
.sym 36840 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36841 event_valid_SB_DFFSR_Q_D[2]
.sym 36842 debug_event_count[6]
.sym 36848 u_accel.compressed_y[3]
.sym 36850 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 36851 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 36857 u_tx.tx_data_SB_DFFESR_Q_E
.sym 36870 u_accel.early_sum_y[1]
.sym 36875 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36880 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36881 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36882 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 36883 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36887 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36890 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36892 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36897 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 36903 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 36911 u_accel.early_sum_y[1]
.sym 36915 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 36922 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 36927 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 36936 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 36942 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 36943 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36944 clk$SB_IO_IN_$glb_clk
.sym 36945 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 36946 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 36947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 36951 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 36958 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 36960 debug_event_count[7]
.sym 36961 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 36962 event_valid_SB_DFFSR_Q_D[2]
.sym 36976 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 36978 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 36987 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 36989 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 36997 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 36998 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 37004 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 37005 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 37007 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 37012 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 37014 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 37023 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 37028 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 37034 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 37041 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 37046 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 37053 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 37058 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 37065 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 37066 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 37067 clk$SB_IO_IN_$glb_clk
.sym 37068 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 37069 u_tx.tx_data[7]
.sym 37072 u_tx.tx_data[3]
.sym 37074 u_tx.tx_data[6]
.sym 37084 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 37092 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 37112 u_accel.early_sum_y[11]
.sym 37114 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 37115 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 37120 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 37122 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 37130 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 37136 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 37137 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 37138 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 37144 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 37152 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 37158 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 37164 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 37168 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 37176 u_accel.early_sum_y[11]
.sym 37182 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 37187 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 37189 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 37190 clk$SB_IO_IN_$glb_clk
.sym 37191 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 37204 tx_data[6]
.sym 37205 tx_data[7]
.sym 37210 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 37331 u_tx.state[3]
.sym 38943 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 39087 event_x[1]
.sym 39178 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 39180 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 39205 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 39208 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 39213 u_rx.bit_idx[0]
.sym 39247 event_x[1]
.sym 39267 event_x[1]
.sym 39299 clk$SB_IO_IN_$glb_clk
.sym 39302 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 39303 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 39304 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 39305 u_rx.rx_data[0]
.sym 39306 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 39307 u_rx.rx_data[5]
.sym 39308 u_rx.rx_data[4]
.sym 39317 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39330 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 39334 event_y[6]
.sym 39335 event_y[3]
.sym 39336 event_y[1]
.sym 39351 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39355 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39356 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39357 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39358 event_y[6]
.sym 39360 event_y[1]
.sym 39363 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 39365 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 39366 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 39371 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 39377 event_y[6]
.sym 39381 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39382 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39384 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39406 event_y[1]
.sym 39411 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39412 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 39414 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 39417 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 39418 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39420 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 39422 clk$SB_IO_IN_$glb_clk
.sym 39425 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 39426 u_rx.bit_idx[2]
.sym 39427 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 39428 u_rx.bit_idx[1]
.sym 39429 u_rx.bit_idx[0]
.sym 39431 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 39439 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 39444 $PACKER_VCC_NET
.sym 39447 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 39448 event_y[0]
.sym 39450 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39452 event_x[7]
.sym 39456 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39457 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39458 u_rx.rx_data[4]
.sym 39466 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39468 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39471 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39472 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39474 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39476 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 39479 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39480 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39482 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39483 u_rx.bit_idx[2]
.sym 39487 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39490 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 39492 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 39495 event_y[3]
.sym 39498 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 39499 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39500 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39501 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39505 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 39506 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39507 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 39510 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 39511 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 39512 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 39513 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39518 event_y[3]
.sym 39522 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39523 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39524 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39528 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39529 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39530 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39531 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 39534 u_rx.bit_idx[2]
.sym 39540 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39541 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39542 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39543 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 39545 clk$SB_IO_IN_$glb_clk
.sym 39547 event_y[4]
.sym 39548 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 39549 event_y[5]
.sym 39550 event_y[7]
.sym 39551 event_y[6]
.sym 39552 event_y[1]
.sym 39560 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 39564 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 39567 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 39574 event_x[2]
.sym 39575 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39576 event_valid_SB_DFFSR_Q_D[2]
.sym 39577 rx_data[0]
.sym 39578 event_x[1]
.sym 39581 event_valid_SB_DFFSR_Q_D[1]
.sym 39594 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39597 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 39599 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 39604 event_y[4]
.sym 39607 event_y[7]
.sym 39611 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39612 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39613 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39614 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 39616 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39617 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39619 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 39621 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39622 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39623 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39624 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39627 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39629 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 39630 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 39634 event_y[7]
.sym 39642 event_y[4]
.sym 39645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 39652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 39657 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 39658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 39659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 39663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39668 clk$SB_IO_IN_$glb_clk
.sym 39670 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39671 rx_data[0]
.sym 39673 rx_data[7]
.sym 39674 rx_data[6]
.sym 39675 rx_data[5]
.sym 39677 rx_data[4]
.sym 39685 event_y[7]
.sym 39691 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 39693 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 39694 event_y[5]
.sym 39698 event_y[2]
.sym 39699 event_y[8]
.sym 39703 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39704 event_x[1]
.sym 39705 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 39712 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39713 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39714 pkt_x[0]
.sym 39718 pkt_x[5]
.sym 39720 pkt_x[4]
.sym 39721 pkt_x[6]
.sym 39724 pkt_x[7]
.sym 39725 pkt_x[3]
.sym 39726 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39728 rx_data[0]
.sym 39747 rx_data[0]
.sym 39752 pkt_x[6]
.sym 39758 pkt_x[7]
.sym 39762 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 39763 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 39765 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 39769 pkt_x[0]
.sym 39774 pkt_x[5]
.sym 39782 pkt_x[4]
.sym 39786 pkt_x[3]
.sym 39790 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39791 clk$SB_IO_IN_$glb_clk
.sym 39792 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39793 event_y[2]
.sym 39794 event_x[2]
.sym 39796 event_x[1]
.sym 39797 event_y[0]
.sym 39799 event_x[8]
.sym 39805 $PACKER_VCC_NET
.sym 39808 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39812 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 39814 rx_data[0]
.sym 39819 event_y[3]
.sym 39822 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 39823 u_accel.compressed_y[0]
.sym 39825 event_y[8]
.sym 39826 event_x[4]
.sym 39828 event_x[2]
.sym 39837 rx_data[7]
.sym 39838 rx_data[6]
.sym 39839 rx_data[5]
.sym 39840 rx_data[3]
.sym 39841 rx_data[4]
.sym 39843 rx_data[0]
.sym 39845 pkt_x_SB_DFFESR_Q_8_E
.sym 39873 rx_data[4]
.sym 39879 rx_data[6]
.sym 39888 rx_data[0]
.sym 39897 rx_data[7]
.sym 39905 rx_data[3]
.sym 39909 rx_data[5]
.sym 39913 pkt_x_SB_DFFESR_Q_8_E
.sym 39914 clk$SB_IO_IN_$glb_clk
.sym 39915 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 39918 event_y[8]
.sym 39923 event_y[3]
.sym 39929 event_x[8]
.sym 39931 pkt_x_SB_DFFESR_Q_8_E
.sym 39935 pkt_x[2]
.sym 39937 pkt_x[1]
.sym 39944 event_y[0]
.sym 39948 event_x[8]
.sym 39949 rx_data[0]
.sym 39958 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 39959 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 39960 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 39962 event_valid
.sym 39977 u_accel.u_input_fifo.wr_ptr[0]
.sym 39979 event_valid_SB_DFFSR_Q_D[1]
.sym 39983 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 39985 event_valid_SB_DFFSR_Q_D[2]
.sym 39989 $nextpnr_ICESTORM_LC_15$O
.sym 39992 u_accel.u_input_fifo.wr_ptr[0]
.sym 39995 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 39998 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 39999 u_accel.u_input_fifo.wr_ptr[0]
.sym 40001 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40003 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 40005 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40008 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 40011 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40016 u_accel.u_input_fifo.wr_ptr[0]
.sym 40020 event_valid_SB_DFFSR_Q_D[2]
.sym 40021 event_valid_SB_DFFSR_Q_D[1]
.sym 40022 event_valid
.sym 40036 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 40037 clk$SB_IO_IN_$glb_clk
.sym 40038 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40040 event_valid_SB_DFFSR_Q_R
.sym 40041 pkt_y[8]
.sym 40053 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_E
.sym 40058 u_accel.window_complete
.sym 40063 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 40065 event_valid_SB_DFFSR_Q_D[1]
.sym 40068 event_valid_SB_DFFSR_Q_D[2]
.sym 40069 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 40074 rx_data[0]
.sym 40084 event_valid_SB_DFFSR_Q_R
.sym 40111 event_valid_SB_DFFSR_Q_D[1]
.sym 40144 event_valid_SB_DFFSR_Q_D[1]
.sym 40160 clk$SB_IO_IN_$glb_clk
.sym 40161 event_valid_SB_DFFSR_Q_R
.sym 40164 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 40165 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 40166 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 40167 u_accel.u_input_fifo.count[0]
.sym 40168 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40169 event_valid_SB_DFFSR_Q_D[1]
.sym 40179 pkt_state[1]
.sym 40193 event_valid
.sym 40194 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 40195 u_accel.compressed_valid
.sym 40196 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40205 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 40206 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 40207 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40208 u_accel.u_input_fifo.count[2]
.sym 40210 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40214 $PACKER_VCC_NET
.sym 40217 u_accel.u_input_fifo.count[3]
.sym 40218 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40222 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 40223 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 40226 u_accel.u_input_fifo.count[1]
.sym 40229 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 40230 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 40232 u_accel.u_input_fifo.count[0]
.sym 40235 $nextpnr_ICESTORM_LC_13$O
.sym 40238 u_accel.u_input_fifo.count[0]
.sym 40241 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40243 $PACKER_VCC_NET
.sym 40244 u_accel.u_input_fifo.count[1]
.sym 40247 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40249 u_accel.u_input_fifo.count[2]
.sym 40250 $PACKER_VCC_NET
.sym 40251 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 40253 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 40255 $PACKER_VCC_NET
.sym 40256 u_accel.u_input_fifo.count[3]
.sym 40257 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 40260 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40261 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40262 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 40263 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 40266 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40267 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 40268 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 40273 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 40274 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40275 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 40278 u_accel.u_input_fifo.count[1]
.sym 40279 u_accel.u_input_fifo.count[0]
.sym 40280 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40282 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 40283 clk$SB_IO_IN_$glb_clk
.sym 40284 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40285 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 40287 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 40313 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 40320 u_accel.compressed_y[0]
.sym 40330 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40332 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40335 event_valid_SB_DFFSR_Q_D[2]
.sym 40336 event_valid
.sym 40337 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 40338 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40349 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40353 event_valid
.sym 40359 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 40360 event_valid
.sym 40361 event_valid_SB_DFFSR_Q_D[2]
.sym 40362 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40373 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 40378 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40380 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40401 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 40402 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 40404 event_valid
.sym 40406 clk$SB_IO_IN_$glb_clk
.sym 40407 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40408 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 40409 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 40410 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 40411 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 40412 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 40413 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 40414 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 40415 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 40429 debug_event_count[0]
.sym 40431 event_valid_SB_DFFSR_Q_D[2]
.sym 40435 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 40450 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 40453 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 40457 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 40458 u_accel.window_complete
.sym 40462 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 40463 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 40465 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 40466 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 40469 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40470 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 40471 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 40474 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 40475 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 40477 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 40479 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40482 u_accel.window_complete
.sym 40484 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 40485 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 40489 u_accel.window_complete
.sym 40490 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 40491 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 40494 u_accel.window_complete
.sym 40495 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 40496 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 40506 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 40507 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 40508 u_accel.window_complete
.sym 40512 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 40513 u_accel.window_complete
.sym 40515 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 40518 u_accel.window_complete
.sym 40520 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40521 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40524 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 40525 u_accel.window_complete
.sym 40526 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 40528 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 40529 clk$SB_IO_IN_$glb_clk
.sym 40530 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 40531 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 40532 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 40533 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 40534 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 40535 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 40536 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 40537 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 40538 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 40544 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 40545 u_accel.compressed_y[2]
.sym 40546 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40548 u_accel.compressed_y[3]
.sym 40549 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 40550 u_accel.compressed_y[1]
.sym 40551 u_accel.compressed_y[0]
.sym 40553 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 40554 u_accel.compressed_y[3]
.sym 40561 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 40563 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 40565 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 40574 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 40575 u_accel.compressed_y[1]
.sym 40577 u_accel.compressed_y[2]
.sym 40578 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 40580 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 40582 u_accel.compressed_y[3]
.sym 40583 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 40590 u_accel.compressed_y[0]
.sym 40592 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 40597 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 40601 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 40603 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 40604 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 40606 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 40607 u_accel.compressed_y[0]
.sym 40610 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 40612 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 40613 u_accel.compressed_y[1]
.sym 40614 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 40616 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 40618 u_accel.compressed_y[2]
.sym 40619 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 40620 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 40622 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 40624 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 40625 u_accel.compressed_y[3]
.sym 40626 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 40628 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 40630 u_accel.compressed_y[3]
.sym 40631 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 40632 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 40634 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 40636 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 40637 u_accel.compressed_y[3]
.sym 40638 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 40640 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 40642 u_accel.compressed_y[3]
.sym 40643 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 40644 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 40646 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 40648 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 40649 u_accel.compressed_y[3]
.sym 40650 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 40651 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 40652 clk$SB_IO_IN_$glb_clk
.sym 40653 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 40654 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 40655 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 40656 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 40657 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 40658 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 40659 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 40660 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 40661 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 40667 u_accel.u_motion_computer.stage1_valid
.sym 40670 gesture_confidence[3]
.sym 40674 gesture_confidence[2]
.sym 40676 u_accel.window_complete
.sym 40680 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40685 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 40687 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 40690 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 40695 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 40702 u_accel.compressed_y[3]
.sym 40704 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 40710 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40713 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 40715 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40717 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40722 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40724 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40727 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 40729 u_accel.compressed_y[3]
.sym 40730 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 40731 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 40733 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 40735 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 40736 u_accel.compressed_y[3]
.sym 40737 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 40739 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 40741 u_accel.compressed_y[3]
.sym 40742 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 40743 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 40745 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 40747 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 40748 u_accel.compressed_y[3]
.sym 40749 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 40751 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40753 u_accel.compressed_y[3]
.sym 40754 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 40755 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 40757 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 40759 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 40760 u_accel.compressed_y[3]
.sym 40761 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 40763 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 40765 u_accel.compressed_y[3]
.sym 40766 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 40767 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 40769 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40771 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 40772 u_accel.compressed_y[3]
.sym 40773 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 40774 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 40775 clk$SB_IO_IN_$glb_clk
.sym 40776 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 40777 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 40778 u_tx.tx_data[5]
.sym 40779 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 40780 u_tx.tx_data[0]
.sym 40781 u_tx.tx_data[2]
.sym 40782 u_tx.tx_data[4]
.sym 40783 u_tx.tx_data[1]
.sym 40784 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 40801 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 40808 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 40810 tx_data[2]
.sym 40813 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40826 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 40830 u_accel.early_sum_y[15]
.sym 40831 u_accel.compressed_y[3]
.sym 40835 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40850 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40852 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 40853 u_accel.compressed_y[3]
.sym 40854 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 40858 u_accel.compressed_y[3]
.sym 40859 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 40860 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 40881 u_accel.early_sum_y[15]
.sym 40897 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O_$glb_ce
.sym 40898 clk$SB_IO_IN_$glb_clk
.sym 40899 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 40902 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 40903 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 40906 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 40934 tx_data[3]
.sym 40946 tx_data[6]
.sym 40952 u_tx.tx_data_SB_DFFESR_Q_E
.sym 40953 tx_data[7]
.sym 40960 tx_data[3]
.sym 40975 tx_data[7]
.sym 40994 tx_data[3]
.sym 41006 tx_data[6]
.sym 41020 u_tx.tx_data_SB_DFFESR_Q_E
.sym 41021 clk$SB_IO_IN_$glb_clk
.sym 41022 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 41023 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 41025 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 41026 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 41027 u_tx.state[1]
.sym 41029 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 41030 u_tx.state[3]
.sym 41043 u_tx.tx_data_SB_DFFESR_Q_E
.sym 41159 u_tx.state[3]
.sym 41177 u_tx.state[2]
.sym 42159 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43009 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 43012 u_rx.clk_cnt[3]
.sym 43014 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 43015 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 43016 u_rx.clk_cnt[1]
.sym 43034 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 43035 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43036 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 43040 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 43052 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 43061 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43068 u_rx.bit_idx[0]
.sym 43076 u_rx.bit_idx[0]
.sym 43083 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43084 u_rx.bit_idx[0]
.sym 43085 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 43095 u_rx.bit_idx[0]
.sym 43133 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 43134 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 43135 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 43136 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 43137 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 43138 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 43139 u_rx.clk_cnt[7]
.sym 43156 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43166 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 43167 u_rx.data_SB_DFFESR_Q_E
.sym 43175 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43177 u_rx.bit_idx[1]
.sym 43178 u_rx.bit_idx[0]
.sym 43179 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 43181 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 43182 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43183 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43184 $PACKER_VCC_NET
.sym 43190 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43194 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 43195 u_rx.rx_data[5]
.sym 43200 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 43201 u_rx.rx_data[0]
.sym 43203 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43204 u_rx.rx_data[4]
.sym 43205 $nextpnr_ICESTORM_LC_25$O
.sym 43207 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 43211 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43214 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 43215 u_rx.bit_idx[1]
.sym 43217 $nextpnr_ICESTORM_LC_26$I3
.sym 43219 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 43221 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 43223 $nextpnr_ICESTORM_LC_26$COUT
.sym 43225 $PACKER_VCC_NET
.sym 43227 $nextpnr_ICESTORM_LC_26$I3
.sym 43230 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 43231 u_rx.rx_data[0]
.sym 43233 $nextpnr_ICESTORM_LC_26$COUT
.sym 43236 u_rx.bit_idx[0]
.sym 43237 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 43239 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43242 u_rx.rx_data[5]
.sym 43244 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 43245 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 43248 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 43249 u_rx.rx_data[4]
.sym 43251 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 43252 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43253 clk$SB_IO_IN_$glb_clk
.sym 43254 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43255 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 43256 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43257 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 43258 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 43259 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 43260 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 43261 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 43262 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 43263 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 43280 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 43281 rx_data[0]
.sym 43284 u_rx.rx_data[0]
.sym 43288 u_rx.rx_data[5]
.sym 43297 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43298 u_rx.state[0]
.sym 43300 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 43306 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 43307 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 43308 u_rx.bit_idx[1]
.sym 43315 event_valid_SB_DFFSR_Q_D[2]
.sym 43322 u_rx.bit_idx[2]
.sym 43325 u_rx.bit_idx[0]
.sym 43328 $nextpnr_ICESTORM_LC_16$O
.sym 43331 u_rx.bit_idx[0]
.sym 43334 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 43337 u_rx.bit_idx[1]
.sym 43338 u_rx.bit_idx[0]
.sym 43342 u_rx.bit_idx[2]
.sym 43343 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 43344 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 43348 u_rx.bit_idx[0]
.sym 43349 u_rx.bit_idx[1]
.sym 43354 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 43355 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 43360 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 43362 u_rx.bit_idx[0]
.sym 43371 event_valid_SB_DFFSR_Q_D[2]
.sym 43372 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 43373 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 43374 u_rx.state[0]
.sym 43375 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 43376 clk$SB_IO_IN_$glb_clk
.sym 43377 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43378 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 43379 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 43380 u_rx.rx_data[1]
.sym 43381 u_rx.rx_data[6]
.sym 43382 u_rx.rx_data[7]
.sym 43383 u_rx.data_SB_DFFESR_Q_E
.sym 43384 u_rx.rx_data[2]
.sym 43385 u_rx.rx_data[3]
.sym 43392 u_rx.state[0]
.sym 43399 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 43409 pkt_y_SB_DFFESR_Q_8_E
.sym 43421 u_rx.bit_idx[2]
.sym 43430 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 43436 pkt_y[7]
.sym 43439 pkt_y[1]
.sym 43440 pkt_y[6]
.sym 43442 pkt_y[4]
.sym 43443 pkt_y[5]
.sym 43446 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43453 pkt_y[4]
.sym 43459 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 43461 u_rx.bit_idx[2]
.sym 43465 pkt_y[5]
.sym 43472 pkt_y[7]
.sym 43477 pkt_y[6]
.sym 43485 pkt_y[1]
.sym 43498 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43499 clk$SB_IO_IN_$glb_clk
.sym 43500 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43501 pkt_y[5]
.sym 43502 pkt_y[7]
.sym 43505 pkt_y[1]
.sym 43506 pkt_y[6]
.sym 43508 pkt_y[4]
.sym 43513 event_y[4]
.sym 43515 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43522 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 43523 event_y[6]
.sym 43530 event_y[2]
.sym 43533 u_rx.rx_data[2]
.sym 43535 rx_data[0]
.sym 43545 u_rx.rx_data[6]
.sym 43546 u_rx.rx_data[7]
.sym 43548 event_valid_SB_DFFSR_Q_D[1]
.sym 43551 event_valid_SB_DFFSR_Q_D[2]
.sym 43553 u_rx.rx_data[4]
.sym 43554 u_rx.rx_data[0]
.sym 43556 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43558 u_rx.rx_data[5]
.sym 43563 pkt_state[1]
.sym 43569 u_rx.data_SB_DFFESR_Q_E
.sym 43575 event_valid_SB_DFFSR_Q_D[2]
.sym 43576 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43577 event_valid_SB_DFFSR_Q_D[1]
.sym 43578 pkt_state[1]
.sym 43583 u_rx.rx_data[0]
.sym 43594 u_rx.rx_data[7]
.sym 43602 u_rx.rx_data[6]
.sym 43608 u_rx.rx_data[5]
.sym 43620 u_rx.rx_data[4]
.sym 43621 u_rx.data_SB_DFFESR_Q_E
.sym 43622 clk$SB_IO_IN_$glb_clk
.sym 43623 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43624 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 43628 rx_data[2]
.sym 43630 rx_data[1]
.sym 43631 rx_data[3]
.sym 43640 rx_data[0]
.sym 43648 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43655 u_rx.data_SB_DFFESR_Q_E
.sym 43657 pkt_x_SB_DFFESR_Q_E
.sym 43673 pkt_x[2]
.sym 43675 pkt_x[1]
.sym 43676 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43687 pkt_y[0]
.sym 43694 pkt_y[2]
.sym 43695 pkt_x[8]
.sym 43698 pkt_y[2]
.sym 43704 pkt_x[2]
.sym 43716 pkt_x[1]
.sym 43724 pkt_y[0]
.sym 43737 pkt_x[8]
.sym 43744 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43745 clk$SB_IO_IN_$glb_clk
.sym 43746 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43749 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 43751 pkt_y[3]
.sym 43752 pkt_y[2]
.sym 43753 pkt_y[0]
.sym 43762 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43773 rx_data[0]
.sym 43781 pkt_x[8]
.sym 43782 u_accel.compressed_y[3]
.sym 43790 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43798 pkt_y[8]
.sym 43808 pkt_y[3]
.sym 43836 pkt_y[8]
.sym 43866 pkt_y[3]
.sym 43867 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43868 clk$SB_IO_IN_$glb_clk
.sym 43869 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43873 pkt_x[8]
.sym 43874 pkt_x_SB_DFFESR_Q_E
.sym 43875 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 43886 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_1_O
.sym 43896 pkt_y_SB_DFFESR_Q_E
.sym 43916 rx_data[0]
.sym 43917 pkt_state[1]
.sym 43922 pkt_y_SB_DFFESR_Q_E
.sym 43923 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43939 event_valid_SB_DFFSR_Q_D[2]
.sym 43950 event_valid_SB_DFFSR_Q_D[2]
.sym 43951 pkt_state[1]
.sym 43952 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 43959 rx_data[0]
.sym 43990 pkt_y_SB_DFFESR_Q_E
.sym 43991 clk$SB_IO_IN_$glb_clk
.sym 43992 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 43995 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 43998 pkt_state[0]
.sym 44000 pkt_y_SB_DFFESR_Q_E
.sym 44025 u_accel.window_complete
.sym 44036 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 44040 u_accel.u_input_fifo.count[3]
.sym 44041 u_accel.u_input_fifo.count[1]
.sym 44046 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 44047 u_accel.u_input_fifo.count[2]
.sym 44055 u_accel.u_input_fifo.count[0]
.sym 44064 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44066 $nextpnr_ICESTORM_LC_12$O
.sym 44068 u_accel.u_input_fifo.count[0]
.sym 44072 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44075 u_accel.u_input_fifo.count[1]
.sym 44078 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44081 u_accel.u_input_fifo.count[2]
.sym 44082 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44084 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44086 u_accel.u_input_fifo.count[3]
.sym 44088 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 44092 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 44094 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 44097 u_accel.u_input_fifo.count[0]
.sym 44103 u_accel.u_input_fifo.count[2]
.sym 44104 u_accel.u_input_fifo.count[1]
.sym 44105 u_accel.u_input_fifo.count[3]
.sym 44106 u_accel.u_input_fifo.count[0]
.sym 44109 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 44111 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 44113 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 44114 clk$SB_IO_IN_$glb_clk
.sym 44115 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44117 por_cnt[1]
.sym 44118 por_cnt[2]
.sym 44119 por_cnt[3]
.sym 44120 por_cnt[4]
.sym 44121 por_cnt[0]
.sym 44122 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 44123 rst_por_SB_LUT4_O_I3[2]
.sym 44141 gesture_confidence[0]
.sym 44144 gesture[1]
.sym 44145 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 44147 tx_state[7]
.sym 44151 event_valid_SB_DFFSR_Q_D[1]
.sym 44165 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 44167 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 44172 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 44185 u_accel.window_complete
.sym 44186 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 44191 u_accel.window_complete
.sym 44192 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 44193 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 44203 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 44204 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 44205 u_accel.window_complete
.sym 44236 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 44237 clk$SB_IO_IN_$glb_clk
.sym 44238 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44240 pending_confidence[0]
.sym 44242 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 44243 u_accel.u_temporal_accumulator.accum_valid_SB_LUT4_I2_O
.sym 44245 pending_gesture[1]
.sym 44246 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 44251 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 44253 rx_data[0]
.sym 44254 soft_rst_SB_DFFSR_Q_R
.sym 44257 event_valid_SB_DFFSR_Q_D[2]
.sym 44259 debug_event_count[0]
.sym 44260 u_accel.u_input_fifo.count_SB_DFFESR_Q_E
.sym 44263 u_accel.compressed_y[3]
.sym 44280 u_accel.compressed_y[1]
.sym 44281 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 44282 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 44284 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 44286 u_accel.compressed_y[3]
.sym 44287 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 44288 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 44290 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 44291 u_accel.compressed_y[0]
.sym 44292 u_accel.compressed_y[3]
.sym 44293 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 44295 u_accel.compressed_y[2]
.sym 44300 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 44312 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44314 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 44315 u_accel.compressed_y[0]
.sym 44318 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44320 u_accel.compressed_y[1]
.sym 44321 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 44322 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44324 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44326 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 44327 u_accel.compressed_y[2]
.sym 44328 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44330 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44332 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 44333 u_accel.compressed_y[3]
.sym 44334 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44336 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44338 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 44339 u_accel.compressed_y[3]
.sym 44340 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44342 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44344 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 44345 u_accel.compressed_y[3]
.sym 44346 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44348 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44350 u_accel.compressed_y[3]
.sym 44351 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 44352 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44354 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44356 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 44357 u_accel.compressed_y[3]
.sym 44358 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44362 pending_confidence[3]
.sym 44363 pending_gesture[0]
.sym 44364 pending_confidence[1]
.sym 44366 pending_confidence[2]
.sym 44368 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 44369 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 44382 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 44384 u_accel.compressed_valid
.sym 44386 u_tx.state[1]
.sym 44387 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 44388 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 44389 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 44392 event_valid_SB_DFFSR_Q_D[2]
.sym 44395 debug_event_count[4]
.sym 44397 debug_event_count[5]
.sym 44398 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44404 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 44406 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 44408 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 44410 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 44413 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 44417 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 44423 u_accel.compressed_y[3]
.sym 44427 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 44433 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 44435 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44437 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 44438 u_accel.compressed_y[3]
.sym 44439 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44441 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44443 u_accel.compressed_y[3]
.sym 44444 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 44445 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44447 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44449 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 44450 u_accel.compressed_y[3]
.sym 44451 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44453 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44455 u_accel.compressed_y[3]
.sym 44456 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 44457 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44459 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44461 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 44462 u_accel.compressed_y[3]
.sym 44463 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44465 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44467 u_accel.compressed_y[3]
.sym 44468 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 44469 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44471 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44473 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 44474 u_accel.compressed_y[3]
.sym 44475 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44477 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44479 u_accel.compressed_y[3]
.sym 44480 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 44481 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44485 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 44486 tx_data[0]
.sym 44487 tx_data[4]
.sym 44488 tx_data[3]
.sym 44489 tx_data[7]
.sym 44490 tx_data[1]
.sym 44491 tx_data[5]
.sym 44492 tx_data[6]
.sym 44498 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 44501 tx_data[2]
.sym 44511 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 44513 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 44516 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44517 u_accel.window_complete
.sym 44521 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44526 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 44527 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44528 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 44529 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 44530 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44531 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 44533 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 44534 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 44535 u_accel.compressed_y[3]
.sym 44536 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 44537 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 44538 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44541 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 44543 u_accel.window_complete
.sym 44551 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 44554 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 44558 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44560 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 44561 u_accel.compressed_y[3]
.sym 44562 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44565 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 44566 u_accel.compressed_y[3]
.sym 44568 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 44571 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 44572 u_accel.window_complete
.sym 44574 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 44577 u_accel.window_complete
.sym 44578 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 44579 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 44584 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 44585 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 44586 u_accel.window_complete
.sym 44589 u_accel.window_complete
.sym 44591 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 44592 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 44596 u_accel.window_complete
.sym 44597 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 44598 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 44601 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 44603 u_accel.window_complete
.sym 44604 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 44605 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 44606 clk$SB_IO_IN_$glb_clk
.sym 44607 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44609 u_tx.bit_idx[1]
.sym 44610 u_tx.bit_idx[2]
.sym 44611 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 44612 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 44613 u_tx.bit_idx[0]
.sym 44614 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 44615 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 44623 tx_data[3]
.sym 44629 tx_state[7]
.sym 44630 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 44634 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44638 tx_data_SB_DFFESR_Q_E
.sym 44640 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 44655 tx_data[5]
.sym 44658 tx_data[0]
.sym 44659 tx_data[4]
.sym 44660 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44662 tx_data[1]
.sym 44668 u_tx.tx_data[0]
.sym 44670 u_tx.tx_data[4]
.sym 44671 u_tx.tx_data[1]
.sym 44673 tx_data[2]
.sym 44674 u_tx.tx_data[5]
.sym 44676 u_tx.tx_data[3]
.sym 44677 u_tx.tx_data[2]
.sym 44678 u_tx.bit_idx[0]
.sym 44682 u_tx.tx_data[1]
.sym 44683 u_tx.tx_data[0]
.sym 44684 u_tx.bit_idx[0]
.sym 44691 tx_data[5]
.sym 44694 u_tx.tx_data[3]
.sym 44696 u_tx.bit_idx[0]
.sym 44697 u_tx.tx_data[2]
.sym 44703 tx_data[0]
.sym 44709 tx_data[2]
.sym 44714 tx_data[4]
.sym 44718 tx_data[1]
.sym 44725 u_tx.tx_data[5]
.sym 44726 u_tx.tx_data[4]
.sym 44727 u_tx.bit_idx[0]
.sym 44728 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44729 clk$SB_IO_IN_$glb_clk
.sym 44730 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44731 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44733 u_tx.clk_cnt[0]
.sym 44735 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44736 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 44737 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 44738 u_tx.tx_data_SB_DFFESR_Q_E
.sym 44772 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44777 u_tx.bit_idx[0]
.sym 44780 u_tx.tx_data[7]
.sym 44783 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44785 u_tx.tx_data[6]
.sym 44786 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44788 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 44789 u_accel.window_complete
.sym 44817 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 44818 u_accel.window_complete
.sym 44819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 44823 u_tx.tx_data[7]
.sym 44824 u_tx.tx_data[6]
.sym 44825 u_tx.bit_idx[0]
.sym 44841 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 44842 u_accel.window_complete
.sym 44844 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 44851 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O_$glb_ce
.sym 44852 clk$SB_IO_IN_$glb_clk
.sym 44853 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 44855 u_tx.clk_cnt[1]
.sym 44856 u_tx.clk_cnt[2]
.sym 44857 u_tx.clk_cnt[3]
.sym 44858 u_tx.clk_cnt[4]
.sym 44859 u_tx.clk_cnt[5]
.sym 44860 u_tx.clk_cnt[6]
.sym 44861 u_tx.clk_cnt[7]
.sym 44871 tx_valid
.sym 44872 u_tx.state[2]
.sym 44878 u_tx.state[1]
.sym 44884 event_valid_SB_DFFSR_Q_D[2]
.sym 44895 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44899 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44902 event_valid_SB_DFFSR_Q_D[2]
.sym 44903 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44905 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44911 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44915 u_tx.state[1]
.sym 44917 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44918 u_tx.state[2]
.sym 44923 u_tx.state[1]
.sym 44926 u_tx.state[3]
.sym 44928 u_tx.state[3]
.sym 44929 u_tx.state[1]
.sym 44931 u_tx.state[2]
.sym 44942 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44943 u_tx.state[2]
.sym 44947 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 44948 event_valid_SB_DFFSR_Q_D[2]
.sym 44949 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44952 u_tx.state[1]
.sym 44953 event_valid_SB_DFFSR_Q_D[2]
.sym 44954 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44955 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 44964 u_tx.state[3]
.sym 44966 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 44967 event_valid_SB_DFFSR_Q_D[2]
.sym 44970 event_valid_SB_DFFSR_Q_D[2]
.sym 44971 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 44972 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 44973 u_tx.state[1]
.sym 44975 clk$SB_IO_IN_$glb_clk
.sym 44985 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 45634 clk$SB_IO_IN
.sym 46137 clk$SB_IO_IN
.sym 46840 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 46842 u_rx.clk_cnt[0]
.sym 46866 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 46869 event_valid_SB_DFFSR_Q_D[2]
.sym 46870 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46873 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46884 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46888 u_rx.clk_cnt[1]
.sym 46889 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46890 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 46892 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 46897 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46898 u_rx.clk_cnt[2]
.sym 46899 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46901 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46907 u_rx.clk_cnt[0]
.sym 46908 u_rx.clk_cnt[3]
.sym 46910 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46911 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46915 u_rx.clk_cnt[0]
.sym 46917 u_rx.clk_cnt[1]
.sym 46932 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46933 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 46934 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46935 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46944 u_rx.clk_cnt[2]
.sym 46945 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 46946 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46947 u_rx.clk_cnt[3]
.sym 46950 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 46951 u_rx.clk_cnt[2]
.sym 46952 u_rx.clk_cnt[3]
.sym 46953 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 46956 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 46958 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 46959 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 46960 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46961 clk$SB_IO_IN_$glb_clk
.sym 46962 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 46963 u_rx.clk_cnt[6]
.sym 46964 u_rx.clk_cnt[2]
.sym 46965 u_rx.clk_cnt[4]
.sym 46966 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 46968 u_rx.clk_cnt[5]
.sym 46969 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 46970 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 46987 u_accel.window_complete
.sym 46994 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 46997 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47006 u_rx.clk_cnt[0]
.sym 47007 u_rx.clk_cnt[3]
.sym 47011 u_rx.clk_cnt[1]
.sym 47014 u_rx.clk_cnt[0]
.sym 47015 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47020 u_rx.clk_cnt[6]
.sym 47021 u_rx.clk_cnt[2]
.sym 47023 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 47024 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 47027 u_rx.clk_cnt[7]
.sym 47030 u_rx.clk_cnt[4]
.sym 47033 u_rx.clk_cnt[5]
.sym 47036 $nextpnr_ICESTORM_LC_19$O
.sym 47038 u_rx.clk_cnt[0]
.sym 47042 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47045 u_rx.clk_cnt[1]
.sym 47046 u_rx.clk_cnt[0]
.sym 47048 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47050 u_rx.clk_cnt[2]
.sym 47052 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 47054 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47057 u_rx.clk_cnt[3]
.sym 47058 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47060 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47062 u_rx.clk_cnt[4]
.sym 47064 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 47066 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47068 u_rx.clk_cnt[5]
.sym 47070 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 47072 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 47075 u_rx.clk_cnt[6]
.sym 47076 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 47079 u_rx.clk_cnt[7]
.sym 47080 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 47081 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 47082 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 47083 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47084 clk$SB_IO_IN_$glb_clk
.sym 47085 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47086 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 47087 u_rx.state[0]
.sym 47088 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 47089 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 47090 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 47092 u_rx.state[3]
.sym 47118 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 47129 u_rx.clk_cnt[4]
.sym 47132 u_rx.clk_cnt[5]
.sym 47135 u_rx.clk_cnt[6]
.sym 47136 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 47137 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 47139 event_valid_SB_DFFSR_Q_D[2]
.sym 47140 u_rx.bit_idx[0]
.sym 47142 u_rx.clk_cnt[7]
.sym 47144 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 47145 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 47148 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 47152 u_rx.state[0]
.sym 47153 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47154 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 47155 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 47157 u_rx.state[3]
.sym 47160 u_rx.clk_cnt[7]
.sym 47161 u_rx.clk_cnt[5]
.sym 47162 u_rx.clk_cnt[4]
.sym 47163 u_rx.clk_cnt[6]
.sym 47166 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 47167 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 47168 event_valid_SB_DFFSR_Q_D[2]
.sym 47169 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 47172 u_rx.state[0]
.sym 47175 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 47178 u_rx.state[3]
.sym 47181 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 47184 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 47185 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47186 u_rx.bit_idx[0]
.sym 47190 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 47192 u_rx.state[3]
.sym 47196 u_rx.clk_cnt[7]
.sym 47197 u_rx.clk_cnt[5]
.sym 47198 u_rx.clk_cnt[4]
.sym 47199 u_rx.clk_cnt[6]
.sym 47202 event_valid_SB_DFFSR_Q_D[2]
.sym 47203 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 47204 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 47205 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 47210 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47215 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 47233 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47235 u_rx.data_SB_DFFESR_Q_E
.sym 47239 u_rx.rx_data[3]
.sym 47244 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47252 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47253 u_rx.rx_data[6]
.sym 47254 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 47256 u_rx.state[3]
.sym 47258 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 47259 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 47260 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47263 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47264 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 47267 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47269 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 47270 u_rx.rx_data[7]
.sym 47271 u_rx.bit_idx[0]
.sym 47275 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 47276 u_rx.rx_data[1]
.sym 47277 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 47278 event_valid_SB_DFFSR_Q_D[2]
.sym 47280 u_rx.rx_data[2]
.sym 47281 u_rx.rx_data[3]
.sym 47285 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 47286 u_rx.bit_idx[0]
.sym 47289 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47291 u_rx.bit_idx[0]
.sym 47292 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 47295 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 47296 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47298 u_rx.rx_data[1]
.sym 47301 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 47302 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47303 u_rx.rx_data[6]
.sym 47304 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47307 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 47309 u_rx.rx_data[7]
.sym 47310 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47313 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 47314 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47315 event_valid_SB_DFFSR_Q_D[2]
.sym 47316 u_rx.state[3]
.sym 47319 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 47320 u_rx.rx_data[2]
.sym 47321 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47322 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 47325 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 47326 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 47327 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 47328 u_rx.rx_data[3]
.sym 47329 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 47330 clk$SB_IO_IN_$glb_clk
.sym 47331 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47343 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 47345 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 47353 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47356 event_valid_SB_DFFSR_Q_D[2]
.sym 47357 u_rx.rx_data[1]
.sym 47363 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O_SB_LUT4_I1_O
.sym 47364 event_valid_SB_DFFSR_Q_D[2]
.sym 47376 rx_data[7]
.sym 47377 rx_data[6]
.sym 47378 rx_data[5]
.sym 47379 rx_data[1]
.sym 47384 pkt_y_SB_DFFESR_Q_8_E
.sym 47388 rx_data[4]
.sym 47407 rx_data[5]
.sym 47412 rx_data[7]
.sym 47432 rx_data[1]
.sym 47437 rx_data[6]
.sym 47451 rx_data[4]
.sym 47452 pkt_y_SB_DFFESR_Q_8_E
.sym 47453 clk$SB_IO_IN_$glb_clk
.sym 47454 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47459 pkt_x[2]
.sym 47460 pkt_x[1]
.sym 47461 pkt_y_SB_DFFESR_Q_8_E
.sym 47462 pkt_x_SB_DFFESR_Q_8_E
.sym 47480 pkt_state[3]
.sym 47481 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47482 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47483 u_accel.window_complete
.sym 47487 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47507 u_rx.data_SB_DFFESR_Q_E
.sym 47508 u_rx.rx_data[2]
.sym 47511 u_rx.rx_data[3]
.sym 47515 rx_data[7]
.sym 47517 u_rx.rx_data[1]
.sym 47524 rx_data[6]
.sym 47525 rx_data[5]
.sym 47527 rx_data[4]
.sym 47529 rx_data[4]
.sym 47530 rx_data[7]
.sym 47531 rx_data[5]
.sym 47532 rx_data[6]
.sym 47554 u_rx.rx_data[2]
.sym 47568 u_rx.rx_data[1]
.sym 47574 u_rx.rx_data[3]
.sym 47575 u_rx.data_SB_DFFESR_Q_E
.sym 47576 clk$SB_IO_IN_$glb_clk
.sym 47577 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47591 pkt_y_SB_DFFESR_Q_8_E
.sym 47595 pkt_x_SB_DFFESR_Q_8_E
.sym 47598 pkt_x_SB_DFFESR_Q_8_E
.sym 47608 pkt_state[4]
.sym 47610 pkt_y_SB_DFFESR_Q_8_E
.sym 47611 rx_data[1]
.sym 47612 pkt_state[1]
.sym 47621 pkt_y_SB_DFFESR_Q_8_E
.sym 47622 rx_data[0]
.sym 47623 rx_data[2]
.sym 47634 rx_data[3]
.sym 47664 rx_data[3]
.sym 47666 rx_data[2]
.sym 47676 rx_data[3]
.sym 47685 rx_data[2]
.sym 47691 rx_data[0]
.sym 47698 pkt_y_SB_DFFESR_Q_8_E
.sym 47699 clk$SB_IO_IN_$glb_clk
.sym 47700 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47701 pkt_state[3]
.sym 47702 pkt_state[4]
.sym 47704 pkt_state[1]
.sym 47706 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 47708 pkt_state[2]
.sym 47725 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47726 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47732 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47744 pkt_x_SB_DFFESR_Q_E
.sym 47751 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47752 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47755 pkt_state[0]
.sym 47756 rx_data[0]
.sym 47759 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47762 event_valid_SB_DFFSR_Q_D[2]
.sym 47763 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47793 rx_data[0]
.sym 47799 event_valid_SB_DFFSR_Q_D[2]
.sym 47801 pkt_state[0]
.sym 47802 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47805 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 47807 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 47808 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47821 pkt_x_SB_DFFESR_Q_E
.sym 47822 clk$SB_IO_IN_$glb_clk
.sym 47823 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 47826 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 47827 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 47829 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 47830 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 47840 pkt_x_SB_DFFESR_Q_E
.sym 47848 event_valid_SB_DFFSR_Q_D[2]
.sym 47853 u_accel.window_complete
.sym 47855 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 47867 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 47868 pkt_state[1]
.sym 47872 pkt_state[2]
.sym 47878 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47886 pkt_state[0]
.sym 47887 event_valid_SB_DFFSR_Q_D[2]
.sym 47892 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47910 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47911 pkt_state[1]
.sym 47912 event_valid_SB_DFFSR_Q_D[2]
.sym 47928 pkt_state[0]
.sym 47929 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 47931 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 47941 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 47942 pkt_state[2]
.sym 47943 event_valid_SB_DFFSR_Q_D[2]
.sym 47945 clk$SB_IO_IN_$glb_clk
.sym 47947 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47948 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 47949 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 47950 tx_state[4]
.sym 47952 tx_state[5]
.sym 47953 event_valid_SB_DFFSR_Q_D[2]
.sym 47954 rst_por
.sym 47970 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 47972 u_accel.accum_valid
.sym 47973 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 47976 event_valid_SB_DFFSR_Q_D[2]
.sym 47979 u_accel.window_complete
.sym 47980 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 47999 rst_por
.sym 48000 por_cnt[4]
.sym 48001 por_cnt[0]
.sym 48006 por_cnt[2]
.sym 48009 por_cnt[0]
.sym 48010 event_valid_SB_DFFSR_Q_D[2]
.sym 48013 por_cnt[1]
.sym 48015 por_cnt[3]
.sym 48017 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48020 $nextpnr_ICESTORM_LC_28$O
.sym 48022 por_cnt[0]
.sym 48026 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 48028 por_cnt[1]
.sym 48030 por_cnt[0]
.sym 48032 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 48035 por_cnt[2]
.sym 48036 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 48038 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48040 por_cnt[3]
.sym 48042 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 48046 por_cnt[4]
.sym 48048 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 48053 por_cnt[0]
.sym 48057 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48059 event_valid_SB_DFFSR_Q_D[2]
.sym 48064 por_cnt[2]
.sym 48065 por_cnt[4]
.sym 48066 por_cnt[3]
.sym 48067 rst_por
.sym 48068 clk$SB_IO_IN_$glb_clk
.sym 48072 u_accel.window_complete
.sym 48075 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 48077 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48083 event_valid_SB_DFFSR_Q_D[2]
.sym 48087 rst_por
.sym 48094 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 48096 tx_state[4]
.sym 48100 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 48101 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48102 event_valid_SB_DFFSR_Q_D[2]
.sym 48103 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48111 gesture[1]
.sym 48114 tx_state[7]
.sym 48116 gesture_confidence[0]
.sym 48117 event_valid_SB_DFFSR_Q_D[2]
.sym 48119 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48122 tx_state[4]
.sym 48125 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48132 u_accel.accum_valid
.sym 48133 pending_gesture[1]
.sym 48136 pending_confidence[0]
.sym 48138 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48142 debug_event_count[5]
.sym 48150 gesture_confidence[0]
.sym 48162 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48163 tx_state[4]
.sym 48164 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48165 pending_confidence[0]
.sym 48168 event_valid_SB_DFFSR_Q_D[2]
.sym 48169 u_accel.accum_valid
.sym 48182 gesture[1]
.sym 48186 tx_state[7]
.sym 48187 debug_event_count[5]
.sym 48188 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48189 pending_gesture[1]
.sym 48190 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48191 clk$SB_IO_IN_$glb_clk
.sym 48192 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48194 tx_data_SB_DFFESR_Q_E
.sym 48195 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 48197 tx_valid_SB_DFFSR_Q_R
.sym 48198 tx_data[2]
.sym 48199 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 48200 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 48216 u_accel.window_complete
.sym 48218 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48219 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 48220 u_accel.compressed_valid
.sym 48227 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 48234 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48236 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48242 gesture_confidence[1]
.sym 48247 gesture[0]
.sym 48248 tx_state[7]
.sym 48250 debug_event_count[4]
.sym 48251 pending_gesture[0]
.sym 48252 gesture_confidence[3]
.sym 48256 tx_state[4]
.sym 48264 gesture_confidence[2]
.sym 48265 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48269 gesture_confidence[3]
.sym 48276 gesture[0]
.sym 48280 gesture_confidence[1]
.sym 48292 gesture_confidence[2]
.sym 48303 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 48305 tx_state[4]
.sym 48309 pending_gesture[0]
.sym 48310 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48311 tx_state[7]
.sym 48312 debug_event_count[4]
.sym 48313 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48314 clk$SB_IO_IN_$glb_clk
.sym 48315 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48316 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48317 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 48318 tx_state[1]
.sym 48319 tx_state[0]
.sym 48320 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 48321 tx_state[2]
.sym 48322 tx_state[8]
.sym 48323 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48328 gesture_confidence[1]
.sym 48330 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 48334 event_valid_SB_DFFSR_Q_D[1]
.sym 48335 gesture[0]
.sym 48336 tx_state[7]
.sym 48337 tx_data_SB_DFFESR_Q_E
.sym 48340 tx_data[7]
.sym 48345 event_valid_SB_DFFSR_Q_D[2]
.sym 48346 tx_data[6]
.sym 48347 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48359 tx_state[7]
.sym 48361 pending_confidence[2]
.sym 48362 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48363 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48364 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 48365 pending_confidence[3]
.sym 48367 pending_confidence[1]
.sym 48371 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 48372 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 48373 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48375 tx_data_SB_DFFESR_Q_E
.sym 48378 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48380 debug_event_count[7]
.sym 48383 tx_state[1]
.sym 48388 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48390 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48391 tx_state[1]
.sym 48392 tx_state[7]
.sym 48393 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48396 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 48398 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 48402 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 48403 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 48409 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48410 debug_event_count[7]
.sym 48411 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 48414 tx_state[7]
.sym 48415 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48416 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48417 pending_confidence[3]
.sym 48420 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 48421 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 48422 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48426 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48427 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 48428 tx_state[7]
.sym 48429 pending_confidence[1]
.sym 48432 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 48433 pending_confidence[2]
.sym 48435 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 48436 tx_data_SB_DFFESR_Q_E
.sym 48437 clk$SB_IO_IN_$glb_clk
.sym 48438 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48440 u_tx.busy_SB_DFFESR_Q_E
.sym 48445 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 48446 uart_tx$SB_IO_OUT
.sym 48463 gesture_valid
.sym 48464 event_valid_SB_DFFSR_Q_D[2]
.sym 48470 u_tx.state[3]
.sym 48481 u_tx.bit_idx[1]
.sym 48482 u_tx.bit_idx[2]
.sym 48487 event_valid_SB_DFFSR_Q_D[2]
.sym 48488 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 48489 u_tx.state[1]
.sym 48490 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48491 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 48492 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48494 u_tx.state[1]
.sym 48495 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 48498 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48499 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 48505 u_tx.bit_idx[1]
.sym 48508 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 48509 u_tx.bit_idx[0]
.sym 48511 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48512 $nextpnr_ICESTORM_LC_17$O
.sym 48515 u_tx.bit_idx[0]
.sym 48518 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48519 u_tx.state[1]
.sym 48520 u_tx.bit_idx[1]
.sym 48522 u_tx.bit_idx[0]
.sym 48525 u_tx.state[1]
.sym 48527 u_tx.bit_idx[2]
.sym 48528 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 48531 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 48532 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 48534 u_tx.state[1]
.sym 48537 u_tx.bit_idx[2]
.sym 48538 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 48539 u_tx.bit_idx[1]
.sym 48540 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 48544 u_tx.state[1]
.sym 48546 u_tx.bit_idx[0]
.sym 48549 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48550 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48551 u_tx.state[1]
.sym 48552 event_valid_SB_DFFSR_Q_D[2]
.sym 48555 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 48556 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 48557 u_tx.bit_idx[1]
.sym 48558 u_tx.bit_idx[2]
.sym 48559 u_tx.bit_idx_SB_DFFESR_Q_E
.sym 48560 clk$SB_IO_IN_$glb_clk
.sym 48561 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 48563 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 48564 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48568 u_tx.state[2]
.sym 48579 uart_tx$SB_IO_OUT
.sym 48582 u_tx.state[1]
.sym 48604 u_tx.bit_idx[1]
.sym 48605 u_tx.bit_idx[2]
.sym 48607 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48608 u_tx.bit_idx[0]
.sym 48609 tx_valid
.sym 48612 u_tx.clk_cnt[1]
.sym 48613 u_tx.clk_cnt[2]
.sym 48614 u_tx.clk_cnt[3]
.sym 48615 u_tx.clk_cnt[4]
.sym 48616 u_tx.clk_cnt[5]
.sym 48617 u_tx.clk_cnt[6]
.sym 48618 u_tx.clk_cnt[7]
.sym 48621 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48623 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48624 event_valid_SB_DFFSR_Q_D[2]
.sym 48629 u_tx.clk_cnt[0]
.sym 48632 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 48633 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 48636 u_tx.bit_idx[2]
.sym 48637 u_tx.bit_idx[1]
.sym 48638 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 48639 u_tx.bit_idx[0]
.sym 48651 u_tx.clk_cnt[0]
.sym 48660 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 48661 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 48666 u_tx.clk_cnt[4]
.sym 48667 u_tx.clk_cnt[7]
.sym 48668 u_tx.clk_cnt[6]
.sym 48669 u_tx.clk_cnt[5]
.sym 48672 u_tx.clk_cnt[1]
.sym 48673 u_tx.clk_cnt[2]
.sym 48674 u_tx.clk_cnt[3]
.sym 48675 u_tx.clk_cnt[0]
.sym 48679 tx_valid
.sym 48680 event_valid_SB_DFFSR_Q_D[2]
.sym 48681 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 48683 clk$SB_IO_IN_$glb_clk
.sym 48684 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48728 u_tx.clk_cnt[0]
.sym 48729 u_tx.clk_cnt[3]
.sym 48730 u_tx.clk_cnt[4]
.sym 48731 u_tx.clk_cnt[5]
.sym 48739 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48740 u_tx.clk_cnt[6]
.sym 48741 u_tx.clk_cnt[7]
.sym 48743 u_tx.clk_cnt[1]
.sym 48744 u_tx.clk_cnt[2]
.sym 48758 $nextpnr_ICESTORM_LC_20$O
.sym 48761 u_tx.clk_cnt[0]
.sym 48764 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 48767 u_tx.clk_cnt[1]
.sym 48768 u_tx.clk_cnt[0]
.sym 48770 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 48773 u_tx.clk_cnt[2]
.sym 48774 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 48776 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48779 u_tx.clk_cnt[3]
.sym 48780 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 48782 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 48785 u_tx.clk_cnt[4]
.sym 48786 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 48788 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 48791 u_tx.clk_cnt[5]
.sym 48792 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 48794 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48796 u_tx.clk_cnt[6]
.sym 48798 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 48802 u_tx.clk_cnt[7]
.sym 48804 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 48806 clk$SB_IO_IN_$glb_clk
.sym 48807 u_tx.clk_cnt_SB_DFFSR_Q_R
.sym 48810 clk$SB_IO_IN
.sym 48882 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 48899 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 48923 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 49034 uart_rx$SB_IO_IN
.sym 49938 u_rx.rx_sync
.sym 49944 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 50067 clk$SB_IO_IN
.sym 50086 u_rx.rx_sync
.sym 50574 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50578 u_rx.rx_sync
.sym 50582 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50674 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50703 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50714 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50726 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50736 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50738 u_rx.clk_cnt[0]
.sym 50743 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50746 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50748 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50757 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50758 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50760 u_rx.clk_cnt[0]
.sym 50791 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50792 clk$SB_IO_IN_$glb_clk
.sym 50793 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50805 u_accel.window_complete
.sym 50810 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50820 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50824 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 50835 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50838 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50839 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 50841 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 50842 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 50843 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50844 event_valid_SB_DFFSR_Q_D[2]
.sym 50845 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 50846 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50847 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50848 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 50853 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 50854 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50862 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 50864 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50865 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50868 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50869 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50870 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 50871 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50874 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50875 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50876 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 50880 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 50881 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50883 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50886 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 50888 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 50898 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50899 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50900 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50901 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 50904 event_valid_SB_DFFSR_Q_D[2]
.sym 50905 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 50906 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 50907 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 50910 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50911 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 50914 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50915 clk$SB_IO_IN_$glb_clk
.sym 50916 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 50948 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 50950 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_O
.sym 50958 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 50959 u_rx.state[0]
.sym 50960 event_valid_SB_DFFSR_Q_D[2]
.sym 50961 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 50964 u_rx.state[3]
.sym 50965 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 50967 u_rx.state[0]
.sym 50968 event_valid_SB_DFFSR_Q_D[2]
.sym 50969 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 50972 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 50973 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 50975 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 50976 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 50980 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50984 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 50985 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 50991 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 50992 u_rx.state[0]
.sym 50993 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 50994 event_valid_SB_DFFSR_Q_D[2]
.sym 50998 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 50999 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 51003 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 51004 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 51005 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 51006 event_valid_SB_DFFSR_Q_D[2]
.sym 51009 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 51010 event_valid_SB_DFFSR_Q_D[2]
.sym 51011 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 51012 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 51015 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 51016 event_valid_SB_DFFSR_Q_D[2]
.sym 51017 u_rx.state[0]
.sym 51018 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 51027 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 51028 event_valid_SB_DFFSR_Q_D[2]
.sym 51029 u_rx.state[3]
.sym 51030 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 51038 clk$SB_IO_IN_$glb_clk
.sym 51056 event_valid_SB_DFFSR_Q_D[2]
.sym 51085 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 51087 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 51092 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 51095 u_rx.state[3]
.sym 51109 event_valid_SB_DFFSR_Q_D[2]
.sym 51121 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 51150 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 51151 event_valid_SB_DFFSR_Q_D[2]
.sym 51153 u_rx.state[3]
.sym 51161 clk$SB_IO_IN_$glb_clk
.sym 51162 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 51179 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51329 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51331 event_valid_SB_DFFSR_Q_D[2]
.sym 51333 rx_data[1]
.sym 51338 pkt_x_SB_DFFESR_Q_8_E
.sym 51339 rx_data[2]
.sym 51351 pkt_state[3]
.sym 51353 pkt_state[4]
.sym 51385 rx_data[2]
.sym 51391 rx_data[1]
.sym 51396 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51397 pkt_state[4]
.sym 51398 event_valid_SB_DFFSR_Q_D[2]
.sym 51403 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51404 pkt_state[3]
.sym 51405 event_valid_SB_DFFSR_Q_D[2]
.sym 51406 pkt_x_SB_DFFESR_Q_8_E
.sym 51407 clk$SB_IO_IN_$glb_clk
.sym 51408 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 51419 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 51420 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_2_O
.sym 51439 rx_data[0]
.sym 51543 clk$SB_IO_IN
.sym 51562 debug_event_count[0]
.sym 51578 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 51583 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51584 pkt_state[1]
.sym 51586 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51588 pkt_state[2]
.sym 51590 pkt_state[4]
.sym 51593 event_valid_SB_DFFSR_Q_D[2]
.sym 51597 pkt_state[3]
.sym 51602 pkt_state[0]
.sym 51606 event_valid_SB_DFFSR_Q_D[2]
.sym 51607 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 51612 pkt_state[4]
.sym 51613 event_valid_SB_DFFSR_Q_D[2]
.sym 51614 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51615 pkt_state[2]
.sym 51624 pkt_state[4]
.sym 51625 pkt_state[1]
.sym 51626 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51627 event_valid_SB_DFFSR_Q_D[2]
.sym 51636 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51637 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51638 pkt_state[3]
.sym 51639 pkt_state[0]
.sym 51648 pkt_state[3]
.sym 51649 pkt_state[2]
.sym 51650 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51651 event_valid_SB_DFFSR_Q_D[2]
.sym 51653 clk$SB_IO_IN_$glb_clk
.sym 51656 debug_event_count[0]
.sym 51658 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 51668 event_valid_SB_DFFSR_Q_R
.sym 51683 u_accel.window_complete
.sym 51689 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51690 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 51696 rx_data[1]
.sym 51699 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51700 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51701 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 51704 rx_data[1]
.sym 51705 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51708 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51709 pkt_state[0]
.sym 51711 rx_data[0]
.sym 51741 rx_data[1]
.sym 51742 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51744 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 51747 rx_data[1]
.sym 51748 rx_data[0]
.sym 51749 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 51750 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51759 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 51760 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 51761 rx_data[1]
.sym 51762 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 51766 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 51767 pkt_state[0]
.sym 51779 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 51782 soft_rst
.sym 51783 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 51785 soft_rst_SB_DFFSR_Q_R
.sym 51802 u_accel.u_motion_computer.stage1_valid
.sym 51811 u_accel.window_complete
.sym 51820 por_cnt[1]
.sym 51824 por_cnt[0]
.sym 51825 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51826 rst_por
.sym 51830 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 51832 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51833 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51834 rst_por_SB_LUT4_O_I3[2]
.sym 51837 rx_data[0]
.sym 51839 soft_rst
.sym 51840 tx_state[5]
.sym 51843 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51844 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 51845 tx_state[0]
.sym 51846 tx_state[4]
.sym 51849 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51852 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51853 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51854 rx_data[0]
.sym 51855 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51858 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51859 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51860 tx_state[0]
.sym 51864 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 51865 tx_state[0]
.sym 51866 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 51867 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51870 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51871 tx_state[4]
.sym 51873 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 51882 tx_state[5]
.sym 51883 rx_data[0]
.sym 51884 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 51885 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 51890 soft_rst
.sym 51891 rst_por
.sym 51894 por_cnt[0]
.sym 51895 rst_por_SB_LUT4_O_I3[2]
.sym 51896 por_cnt[1]
.sym 51899 clk$SB_IO_IN_$glb_clk
.sym 51906 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 51908 accel_temporal_phase
.sym 51913 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 51931 tx_state[0]
.sym 51932 tx_state[5]
.sym 51934 event_valid_SB_DFFSR_Q_D[2]
.sym 51936 rx_data[0]
.sym 51948 event_valid_SB_DFFSR_Q_D[2]
.sym 51960 u_accel.window_complete
.sym 51962 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 51965 accel_temporal_phase
.sym 51969 tx_busy
.sym 51972 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 51988 accel_temporal_phase
.sym 52006 tx_busy
.sym 52007 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 52018 event_valid_SB_DFFSR_Q_D[2]
.sym 52020 u_accel.window_complete
.sym 52022 clk$SB_IO_IN_$glb_clk
.sym 52023 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R
.sym 52030 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 52031 tx_state[7]
.sym 52042 u_accel.window_complete
.sym 52050 u_tx.busy_SB_DFFESR_Q_E
.sym 52054 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 52055 tx_busy
.sym 52058 accel_temporal_phase
.sym 52065 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 52067 tx_data_SB_DFFESR_Q_E
.sym 52069 event_valid_SB_DFFSR_Q_D[2]
.sym 52071 tx_state[4]
.sym 52072 accel_temporal_phase
.sym 52074 event_valid_SB_DFFSR_Q_D[1]
.sym 52078 debug_event_count[6]
.sym 52079 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 52080 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52084 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 52088 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52091 u_accel.compressed_valid
.sym 52092 tx_state[5]
.sym 52095 tx_busy
.sym 52104 tx_busy
.sym 52105 tx_state[5]
.sym 52106 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 52107 event_valid_SB_DFFSR_Q_D[2]
.sym 52111 tx_busy
.sym 52112 event_valid_SB_DFFSR_Q_D[2]
.sym 52122 tx_state[5]
.sym 52123 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 52124 event_valid_SB_DFFSR_Q_D[2]
.sym 52129 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 52130 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 52131 event_valid_SB_DFFSR_Q_D[1]
.sym 52134 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52135 u_accel.compressed_valid
.sym 52137 accel_temporal_phase
.sym 52140 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 52141 tx_state[4]
.sym 52142 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 52143 debug_event_count[6]
.sym 52144 tx_data_SB_DFFESR_Q_E
.sym 52145 clk$SB_IO_IN_$glb_clk
.sym 52146 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 52152 tx_valid
.sym 52166 debug_event_count[6]
.sym 52181 tx_busy
.sym 52191 tx_state[0]
.sym 52194 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 52197 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 52198 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 52199 tx_state[4]
.sym 52200 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 52201 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 52202 tx_state[5]
.sym 52203 tx_state[7]
.sym 52204 event_valid_SB_DFFSR_Q_D[2]
.sym 52205 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 52207 tx_busy
.sym 52209 tx_state[2]
.sym 52210 tx_state[8]
.sym 52214 tx_state[1]
.sym 52216 gesture_valid
.sym 52217 tx_state[2]
.sym 52218 accel_temporal_phase
.sym 52219 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 52222 tx_state[1]
.sym 52223 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 52224 accel_temporal_phase
.sym 52227 tx_state[1]
.sym 52228 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 52229 tx_state[5]
.sym 52230 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 52233 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 52234 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 52235 tx_state[8]
.sym 52236 tx_state[1]
.sym 52239 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 52240 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 52241 tx_busy
.sym 52242 event_valid_SB_DFFSR_Q_D[2]
.sym 52246 gesture_valid
.sym 52248 tx_state[0]
.sym 52251 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 52252 tx_state[7]
.sym 52253 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 52254 tx_state[2]
.sym 52257 tx_state[8]
.sym 52258 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 52259 tx_state[4]
.sym 52260 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 52263 tx_state[2]
.sym 52264 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 52265 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 52266 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 52268 clk$SB_IO_IN_$glb_clk
.sym 52273 tx_busy
.sym 52300 tx_valid
.sym 52302 u_tx.state[3]
.sym 52312 event_valid_SB_DFFSR_Q_D[2]
.sym 52321 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52322 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 52331 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 52333 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 52341 u_tx.state[3]
.sym 52350 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52351 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 52352 u_tx.state[3]
.sym 52380 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 52381 event_valid_SB_DFFSR_Q_D[2]
.sym 52383 u_tx.state[3]
.sym 52386 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52388 u_tx.state[3]
.sym 52389 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 52391 clk$SB_IO_IN_$glb_clk
.sym 52392 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 52440 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 52446 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 52447 event_valid_SB_DFFSR_Q_D[2]
.sym 52451 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 52452 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52456 u_tx.state[2]
.sym 52460 tx_valid
.sym 52473 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 52474 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52475 tx_valid
.sym 52476 u_tx.state[2]
.sym 52479 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 52480 tx_valid
.sym 52481 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 52504 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 52505 event_valid_SB_DFFSR_Q_D[2]
.sym 52514 clk$SB_IO_IN_$glb_clk
.sym 52542 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 52683 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52703 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 52713 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52733 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52759 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 52760 uart_rx$SB_IO_IN
.sym 53036 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 53419 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 53833 uart_rx$SB_IO_IN
.sym 53870 uart_rx$SB_IO_IN
.sym 53885 clk$SB_IO_IN_$glb_clk
.sym 53886 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 53922 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 54406 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 54512 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 54553 u_rx.rx_sync
.sym 54594 u_rx.rx_sync
.sym 54623 clk$SB_IO_IN_$glb_clk
.sym 54624 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 54652 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 54888 u_rx.bit_idx_SB_DFFESR_Q_E
.sym 54898 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 55391 soft_rst_SB_DFFSR_Q_R
.sym 55394 debug_event_count[0]
.sym 55397 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 55528 debug_event_count[0]
.sym 55544 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 55545 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 55549 event_valid_SB_DFFSR_Q_D[2]
.sym 55568 debug_event_count[0]
.sym 55578 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 55579 event_valid_SB_DFFSR_Q_D[2]
.sym 55606 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_O
.sym 55607 clk$SB_IO_IN_$glb_clk
.sym 55608 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]_$glb_sr
.sym 55651 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55656 event_valid_SB_DFFSR_Q_D[2]
.sym 55663 soft_rst_SB_DFFSR_Q_R
.sym 55675 u_accel.u_motion_computer.stage1_valid
.sym 55676 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 55680 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55681 rx_data[0]
.sym 55689 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 55691 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 55692 rx_data[0]
.sym 55708 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 55709 rx_data[0]
.sym 55714 event_valid_SB_DFFSR_Q_D[2]
.sym 55716 u_accel.u_motion_computer.stage1_valid
.sym 55725 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 55728 event_valid_SB_DFFSR_Q_D[2]
.sym 55730 clk$SB_IO_IN_$glb_clk
.sym 55731 soft_rst_SB_DFFSR_Q_R
.sym 55759 tx_state[7]
.sym 55788 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 55791 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55794 u_accel.compressed_valid
.sym 55796 accel_temporal_phase
.sym 55836 accel_temporal_phase
.sym 55838 u_accel.compressed_valid
.sym 55839 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 55850 accel_temporal_phase
.sym 55852 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3_SB_LUT4_I3_O
.sym 55853 clk$SB_IO_IN_$glb_clk
.sym 55854 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 55909 event_valid_SB_DFFSR_Q_D[2]
.sym 55916 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 55919 tx_state[7]
.sym 55926 tx_busy
.sym 55965 event_valid_SB_DFFSR_Q_D[2]
.sym 55968 tx_busy
.sym 55971 tx_state[7]
.sym 55972 event_valid_SB_DFFSR_Q_D[2]
.sym 55973 tx_busy
.sym 55974 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 55976 clk$SB_IO_IN_$glb_clk
.sym 56004 tx_valid
.sym 56030 tx_busy
.sym 56039 tx_valid_SB_DFFSR_Q_R
.sym 56085 tx_busy
.sym 56099 clk$SB_IO_IN_$glb_clk
.sym 56100 tx_valid_SB_DFFSR_Q_R
.sym 56147 tx_valid
.sym 56153 u_tx.busy_SB_DFFESR_Q_E
.sym 56167 u_tx.state[3]
.sym 56193 tx_valid
.sym 56196 u_tx.state[3]
.sym 56221 u_tx.busy_SB_DFFESR_Q_E
.sym 56222 clk$SB_IO_IN_$glb_clk
.sym 56223 event_valid_SB_DFFSR_Q_D[2]_$glb_sr
.sym 56514 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 56538 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_O
.sym 56754 uart_tx$SB_IO_OUT
.sym 57122 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 57256 uart_tx$SB_IO_OUT
.sym 57752 uart_tx$SB_IO_OUT
.sym 58236 uart_tx$SB_IO_OUT
.sym 58732 uart_tx$SB_IO_OUT
.sym 59224 uart_tx$SB_IO_OUT
.sym 59711 uart_tx$SB_IO_OUT
.sym 60374 uart_tx$SB_IO_OUT
.sym 60398 uart_tx$SB_IO_OUT
.sym 62920 pkt_x_SB_DFFESR_Q_8_E
.sym 63405 event_valid_SB_DFFSR_Q_D[2]
.sym 68244 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 71926 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 75039 event_valid_SB_DFFSR_Q_D[2]
.sym 75531 event_valid_SB_DFFSR_Q_D[2]
.sym 75697 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 75721 u_accel.u_motion_computer.stage1_valid_SB_LUT4_I2_O
.sym 78867 event_valid_SB_DFFSR_Q_D[2]
.sym 78880 event_valid_SB_DFFSR_Q_D[2]
.sym 103842 u_accel.window_complete
.sym 103843 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 103844 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 103858 u_accel.window_complete
.sym 103859 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 103860 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 103862 u_accel.window_complete
.sym 103863 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 103864 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 103874 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103879 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 103880 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 103883 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 103884 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103887 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 103888 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103891 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 103892 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103895 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 103896 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103899 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 103900 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103903 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 103904 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103907 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 103908 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103911 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 103912 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103915 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 103916 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 103917 u_accel.window_complete
.sym 103918 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 103919 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 103920 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103922 u_accel.window_complete
.sym 103923 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 103924 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 103926 u_accel.window_complete
.sym 103927 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 103928 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 103930 u_accel.window_complete
.sym 103931 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 103932 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 103934 u_accel.window_complete
.sym 103935 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103936 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 103938 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 103943 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 103944 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 103947 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 103948 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 103951 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 103952 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 103955 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 103956 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 103959 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 103960 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 103963 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 103964 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 103967 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 103968 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 103971 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 103972 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 103975 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 103976 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 103979 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 103980 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 103983 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 103984 u_accel.u_temporal_accumulator.live_late_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 103988 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104002 u_accel.window_complete
.sym 104003 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104004 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 104006 u_accel.window_complete
.sym 104007 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104008 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104022 u_accel.window_complete
.sym 104023 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104024 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 104026 u_accel.window_complete
.sym 104027 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104028 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 104034 u_accel.total_events[2]
.sym 104038 u_accel.total_events[3]
.sym 104039 $PACKER_VCC_NET
.sym 104042 u_accel.total_events[4]
.sym 104046 u_accel.total_events[5]
.sym 104047 $PACKER_VCC_NET
.sym 104050 u_accel.total_events[6]
.sym 104051 $PACKER_VCC_NET
.sym 104054 u_accel.total_events[7]
.sym 104055 $PACKER_VCC_NET
.sym 104058 u_accel.total_events[8]
.sym 104059 $PACKER_VCC_NET
.sym 104062 u_accel.total_events[9]
.sym 104063 $PACKER_VCC_NET
.sym 104066 u_accel.total_events[10]
.sym 104067 $PACKER_VCC_NET
.sym 104070 u_accel.total_events[11]
.sym 104071 $PACKER_VCC_NET
.sym 104076 $nextpnr_ICESTORM_LC_11$I3
.sym 104081 u_accel.u_temporal_accumulator.live_early_count[9]
.sym 104089 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104093 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104097 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 104109 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 104118 u_accel.delta_x[16]
.sym 104119 u_accel.delta_x[15]
.sym 104120 u_accel.delta_x[14]
.sym 104121 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104130 heartbeat_cnt[0]
.sym 104135 heartbeat_cnt[1]
.sym 104136 heartbeat_cnt[0]
.sym 104139 heartbeat_cnt[2]
.sym 104140 heartbeat_cnt_SB_DFFSR_Q_20_D_SB_LUT4_O_I3
.sym 104143 heartbeat_cnt[3]
.sym 104144 heartbeat_cnt_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 104147 heartbeat_cnt[4]
.sym 104148 heartbeat_cnt_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 104151 heartbeat_cnt[5]
.sym 104152 heartbeat_cnt_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 104155 heartbeat_cnt[6]
.sym 104156 heartbeat_cnt_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 104159 heartbeat_cnt[7]
.sym 104160 heartbeat_cnt_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 104163 heartbeat_cnt[8]
.sym 104164 heartbeat_cnt_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 104167 heartbeat_cnt[9]
.sym 104168 heartbeat_cnt_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 104171 heartbeat_cnt[10]
.sym 104172 heartbeat_cnt_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 104175 heartbeat_cnt[11]
.sym 104176 heartbeat_cnt_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 104179 heartbeat_cnt[12]
.sym 104180 heartbeat_cnt_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 104183 heartbeat_cnt[13]
.sym 104184 heartbeat_cnt_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 104187 heartbeat_cnt[14]
.sym 104188 heartbeat_cnt_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 104191 heartbeat_cnt[15]
.sym 104192 heartbeat_cnt_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 104195 heartbeat_cnt[16]
.sym 104196 heartbeat_cnt_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 104199 heartbeat_cnt[17]
.sym 104200 heartbeat_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 104203 heartbeat_cnt[18]
.sym 104204 heartbeat_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 104207 heartbeat_cnt[19]
.sym 104208 heartbeat_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 104211 heartbeat_cnt[20]
.sym 104212 heartbeat_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 104215 heartbeat_cnt[21]
.sym 104216 heartbeat_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 104219 heartbeat_cnt[22]
.sym 104220 heartbeat_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 104224 heartbeat_cnt[0]
.sym 104226 gesture_led_cnt[0]
.sym 104229 gesture_valid
.sym 104230 gesture_led_cnt[1]
.sym 104231 $PACKER_VCC_NET
.sym 104232 gesture_led_cnt[0]
.sym 104233 gesture_valid
.sym 104234 gesture_led_cnt[2]
.sym 104235 $PACKER_VCC_NET
.sym 104236 gesture_led_cnt_SB_DFFESR_Q_17_D_SB_LUT4_O_I3
.sym 104237 gesture_valid
.sym 104238 gesture_led_cnt[3]
.sym 104239 $PACKER_VCC_NET
.sym 104240 gesture_led_cnt_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 104241 gesture_valid
.sym 104242 gesture_led_cnt[4]
.sym 104243 $PACKER_VCC_NET
.sym 104244 gesture_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 104245 gesture_valid
.sym 104246 gesture_led_cnt[5]
.sym 104247 $PACKER_VCC_NET
.sym 104248 gesture_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 104249 gesture_valid
.sym 104250 gesture_led_cnt[6]
.sym 104251 $PACKER_VCC_NET
.sym 104252 gesture_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 104253 gesture_valid
.sym 104254 gesture_led_cnt[7]
.sym 104255 $PACKER_VCC_NET
.sym 104256 gesture_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 104257 gesture_valid
.sym 104258 gesture_led_cnt[8]
.sym 104259 $PACKER_VCC_NET
.sym 104260 gesture_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 104261 gesture_valid
.sym 104262 gesture_led_cnt[9]
.sym 104263 $PACKER_VCC_NET
.sym 104264 gesture_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 104265 gesture_valid
.sym 104266 gesture_led_cnt[10]
.sym 104267 $PACKER_VCC_NET
.sym 104268 gesture_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104269 gesture_valid
.sym 104270 gesture_led_cnt[11]
.sym 104271 $PACKER_VCC_NET
.sym 104272 gesture_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104273 gesture_valid
.sym 104274 gesture_led_cnt[12]
.sym 104275 $PACKER_VCC_NET
.sym 104276 gesture_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104277 gesture_valid
.sym 104278 gesture_led_cnt[13]
.sym 104279 $PACKER_VCC_NET
.sym 104280 gesture_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104281 gesture_valid
.sym 104282 gesture_led_cnt[14]
.sym 104283 $PACKER_VCC_NET
.sym 104284 gesture_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104288 $nextpnr_ICESTORM_LC_33$I3
.sym 104290 activity_led_cnt[0]
.sym 104293 event_valid
.sym 104294 activity_led_cnt[1]
.sym 104295 $PACKER_VCC_NET
.sym 104296 activity_led_cnt[0]
.sym 104297 event_valid
.sym 104298 activity_led_cnt[2]
.sym 104299 $PACKER_VCC_NET
.sym 104300 activity_led_cnt_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 104301 event_valid
.sym 104302 activity_led_cnt[3]
.sym 104303 $PACKER_VCC_NET
.sym 104304 activity_led_cnt_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 104305 event_valid
.sym 104306 activity_led_cnt[4]
.sym 104307 $PACKER_VCC_NET
.sym 104308 activity_led_cnt_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 104309 event_valid
.sym 104310 activity_led_cnt[5]
.sym 104311 $PACKER_VCC_NET
.sym 104312 activity_led_cnt_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 104313 event_valid
.sym 104314 activity_led_cnt[6]
.sym 104315 $PACKER_VCC_NET
.sym 104316 activity_led_cnt_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 104317 event_valid
.sym 104318 activity_led_cnt[7]
.sym 104319 $PACKER_VCC_NET
.sym 104320 activity_led_cnt_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 104321 event_valid
.sym 104322 activity_led_cnt[8]
.sym 104323 $PACKER_VCC_NET
.sym 104324 activity_led_cnt_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104325 event_valid
.sym 104326 activity_led_cnt[9]
.sym 104327 $PACKER_VCC_NET
.sym 104328 activity_led_cnt_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104329 event_valid
.sym 104330 activity_led_cnt[10]
.sym 104331 $PACKER_VCC_NET
.sym 104332 activity_led_cnt_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104333 event_valid
.sym 104334 activity_led_cnt[11]
.sym 104335 $PACKER_VCC_NET
.sym 104336 activity_led_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104337 event_valid
.sym 104338 activity_led_cnt[12]
.sym 104339 $PACKER_VCC_NET
.sym 104340 activity_led_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104341 event_valid
.sym 104342 activity_led_cnt[13]
.sym 104343 $PACKER_VCC_NET
.sym 104344 activity_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104345 event_valid
.sym 104346 activity_led_cnt[14]
.sym 104347 $PACKER_VCC_NET
.sym 104348 activity_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104352 $nextpnr_ICESTORM_LC_36$I3
.sym 104805 u_accel.u_temporal_accumulator.live_early_count[2]
.sym 104821 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 104825 u_accel.u_temporal_accumulator.live_early_count[4]
.sym 104829 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 104833 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 104837 u_accel.u_temporal_accumulator.live_early_count[7]
.sym 104841 u_accel.u_temporal_accumulator.live_early_count[5]
.sym 104845 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 104849 u_accel.u_temporal_accumulator.live_early_count[1]
.sym 104853 u_accel.u_temporal_accumulator.live_early_count[6]
.sym 104857 u_accel.u_temporal_accumulator.live_early_count[3]
.sym 104861 u_accel.u_temporal_accumulator.live_early_count[0]
.sym 104866 u_accel.early_count[0]
.sym 104867 u_accel.late_count[0]
.sym 104870 u_accel.early_count[1]
.sym 104871 u_accel.late_count[1]
.sym 104874 u_accel.early_count[2]
.sym 104875 u_accel.late_count[2]
.sym 104876 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 104878 u_accel.early_count[3]
.sym 104879 u_accel.late_count[3]
.sym 104880 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 104882 u_accel.early_count[4]
.sym 104883 u_accel.late_count[4]
.sym 104884 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 104886 u_accel.early_count[5]
.sym 104887 u_accel.late_count[5]
.sym 104888 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 104890 u_accel.early_count[6]
.sym 104891 u_accel.late_count[6]
.sym 104892 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 104894 u_accel.early_count[7]
.sym 104895 u_accel.late_count[7]
.sym 104896 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 104898 u_accel.early_count[8]
.sym 104899 u_accel.late_count[8]
.sym 104900 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 104902 u_accel.early_count[9]
.sym 104903 u_accel.late_count[9]
.sym 104904 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 104906 u_accel.early_count[10]
.sym 104907 u_accel.late_count[10]
.sym 104908 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 104910 u_accel.early_count[11]
.sym 104911 u_accel.late_count[11]
.sym 104912 u_accel.u_motion_computer.sum_count_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 104929 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 104933 u_accel.u_temporal_accumulator.live_early_count[10]
.sym 104941 u_accel.u_temporal_accumulator.live_early_count[8]
.sym 104945 u_accel.u_temporal_accumulator.live_late_count[11]
.sym 104949 u_accel.u_temporal_accumulator.live_late_count[0]
.sym 104957 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 104961 u_accel.delta_x[1]
.sym 104962 u_accel.delta_x[0]
.sym 104963 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[2]
.sym 104964 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1_SB_LUT4_O_2_I2[3]
.sym 104965 u_accel.u_motion_computer.sum_count[8]
.sym 104973 u_accel.u_motion_computer.sum_count[4]
.sym 104977 u_accel.u_motion_computer.abs_diff_x[0]
.sym 104981 u_accel.u_motion_computer.diff_x[1]
.sym 104985 u_accel.u_motion_computer.sum_count[2]
.sym 104989 u_accel.u_motion_computer.sum_count[7]
.sym 104997 u_accel.u_motion_computer.sum_count[11]
.sym 105001 u_accel.u_motion_computer.sum_count[5]
.sym 105005 u_accel.u_motion_computer.sum_count[10]
.sym 105013 u_accel.u_motion_computer.sum_count[3]
.sym 105017 u_accel.u_motion_computer.sum_count[9]
.sym 105021 u_accel.u_motion_computer.sum_count[6]
.sym 105025 u_accel.delta_x[13]
.sym 105026 u_accel.delta_x[10]
.sym 105027 u_accel.delta_x[8]
.sym 105028 u_accel.delta_x[7]
.sym 105032 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 105034 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105035 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105036 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 105037 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105041 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105045 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105049 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 105053 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105057 u_accel.delta_x[12]
.sym 105058 u_accel.delta_x[11]
.sym 105059 u_accel.delta_x[9]
.sym 105060 u_accel.delta_x[6]
.sym 105061 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105065 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105069 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105074 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[0]
.sym 105075 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[1]
.sym 105076 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_1_I1[2]
.sym 105078 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105079 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105080 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 105082 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105083 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 105084 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 105086 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105087 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105088 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 105090 u_accel.abs_delta_x[3]
.sym 105094 u_accel.abs_delta_x[4]
.sym 105095 $PACKER_VCC_NET
.sym 105098 u_accel.abs_delta_x[5]
.sym 105099 $PACKER_VCC_NET
.sym 105102 u_accel.abs_delta_x[6]
.sym 105103 $PACKER_VCC_NET
.sym 105106 u_accel.abs_delta_x[7]
.sym 105107 $PACKER_VCC_NET
.sym 105110 u_accel.abs_delta_x[8]
.sym 105111 $PACKER_VCC_NET
.sym 105114 u_accel.abs_delta_x[9]
.sym 105115 $PACKER_VCC_NET
.sym 105118 u_accel.abs_delta_x[10]
.sym 105119 $PACKER_VCC_NET
.sym 105122 u_accel.abs_delta_x[11]
.sym 105123 $PACKER_VCC_NET
.sym 105126 u_accel.abs_delta_x[12]
.sym 105127 $PACKER_VCC_NET
.sym 105130 u_accel.abs_delta_x[13]
.sym 105131 $PACKER_VCC_NET
.sym 105134 u_accel.abs_delta_x[14]
.sym 105135 $PACKER_VCC_NET
.sym 105138 u_accel.abs_delta_x[15]
.sym 105139 $PACKER_VCC_NET
.sym 105142 u_accel.abs_delta_x[16]
.sym 105143 $PACKER_VCC_NET
.sym 105146 u_accel.abs_delta_x[17]
.sym 105147 $PACKER_VCC_NET
.sym 105151 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I2
.sym 105152 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 105161 u_accel.accum_valid
.sym 105169 u_accel.window_complete
.sym 105173 u_accel.motion_valid
.sym 105177 u_accel.u_motion_computer.stage1_valid
.sym 105189 gesture_led_cnt[15]
.sym 105190 gesture_led_cnt[14]
.sym 105191 gesture_led_cnt[13]
.sym 105192 gesture_led_cnt[12]
.sym 105194 gesture_valid
.sym 105195 event_valid_SB_DFFSR_Q_D[2]
.sym 105196 led_gesture_valid$SB_IO_OUT
.sym 105198 led_gesture_valid_SB_LUT4_O_I1[0]
.sym 105199 led_gesture_valid_SB_LUT4_O_I1[1]
.sym 105200 led_gesture_valid_SB_LUT4_O_I1[2]
.sym 105203 gesture_valid
.sym 105204 gesture_led_cnt[0]
.sym 105205 gesture_led_cnt[3]
.sym 105206 gesture_led_cnt[2]
.sym 105207 gesture_led_cnt[1]
.sym 105208 gesture_led_cnt[0]
.sym 105210 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[0]
.sym 105211 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[1]
.sym 105212 led_gesture_valid_SB_LUT4_O_I1_SB_LUT4_O_2_I1[2]
.sym 105213 gesture_led_cnt[7]
.sym 105214 gesture_led_cnt[6]
.sym 105215 gesture_led_cnt[5]
.sym 105216 gesture_led_cnt[4]
.sym 105218 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105221 gesture_valid
.sym 105222 gesture_led_cnt[15]
.sym 105223 $PACKER_VCC_NET
.sym 105224 gesture_led_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105225 gesture_valid
.sym 105226 gesture_led_cnt[16]
.sym 105227 $PACKER_VCC_NET
.sym 105228 gesture_led_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105229 gesture_valid
.sym 105230 gesture_led_cnt[17]
.sym 105231 $PACKER_VCC_NET
.sym 105232 gesture_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105233 gesture_valid
.sym 105234 gesture_led_cnt[18]
.sym 105235 $PACKER_VCC_NET
.sym 105236 gesture_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105237 gesture_valid
.sym 105238 gesture_led_cnt[19]
.sym 105239 $PACKER_VCC_NET
.sym 105240 gesture_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105241 gesture_led_cnt[19]
.sym 105242 gesture_led_cnt[18]
.sym 105243 gesture_led_cnt[17]
.sym 105244 gesture_led_cnt[16]
.sym 105245 gesture_led_cnt[11]
.sym 105246 gesture_led_cnt[10]
.sym 105247 gesture_led_cnt[9]
.sym 105248 gesture_led_cnt[8]
.sym 105250 activity_led_cnt[1]
.sym 105251 activity_led_cnt[0]
.sym 105252 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 105255 event_valid
.sym 105256 activity_led_cnt[0]
.sym 105258 event_valid
.sym 105259 event_valid_SB_DFFSR_Q_D[2]
.sym 105260 led_activity$SB_IO_OUT
.sym 105269 activity_led_cnt[5]
.sym 105270 activity_led_cnt[4]
.sym 105271 activity_led_cnt[3]
.sym 105272 activity_led_cnt[2]
.sym 105282 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105285 event_valid
.sym 105286 activity_led_cnt[15]
.sym 105287 $PACKER_VCC_NET
.sym 105288 activity_led_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105289 event_valid
.sym 105290 activity_led_cnt[16]
.sym 105291 $PACKER_VCC_NET
.sym 105292 activity_led_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105293 event_valid
.sym 105294 activity_led_cnt[17]
.sym 105295 $PACKER_VCC_NET
.sym 105296 activity_led_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105297 activity_led_cnt[13]
.sym 105298 activity_led_cnt[12]
.sym 105299 activity_led_cnt[11]
.sym 105300 activity_led_cnt[10]
.sym 105301 activity_led_cnt[9]
.sym 105302 activity_led_cnt[6]
.sym 105303 led_activity_SB_LUT4_O_I2[2]
.sym 105304 led_activity_SB_LUT4_O_I2[3]
.sym 105305 activity_led_cnt[8]
.sym 105306 activity_led_cnt[7]
.sym 105307 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 105308 led_activity_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 105309 activity_led_cnt[17]
.sym 105310 activity_led_cnt[16]
.sym 105311 activity_led_cnt[15]
.sym 105312 activity_led_cnt[14]
.sym 105762 u_accel.compressed_x[0]
.sym 105763 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 105766 u_accel.compressed_x[1]
.sym 105767 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 105768 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 105770 u_accel.compressed_x[2]
.sym 105771 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105772 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 105774 u_accel.compressed_x[3]
.sym 105775 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105776 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 105778 u_accel.compressed_x[3]
.sym 105779 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105780 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 105782 u_accel.compressed_x[3]
.sym 105783 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105784 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 105786 u_accel.compressed_x[3]
.sym 105787 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105788 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 105790 u_accel.compressed_x[3]
.sym 105791 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 105792 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 105794 u_accel.compressed_x[3]
.sym 105795 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 105796 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 105798 u_accel.compressed_x[3]
.sym 105799 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 105800 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 105802 u_accel.compressed_x[3]
.sym 105803 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 105804 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 105806 u_accel.compressed_x[3]
.sym 105807 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105808 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 105810 u_accel.compressed_x[3]
.sym 105811 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 105812 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 105814 u_accel.compressed_x[3]
.sym 105815 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105816 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 105818 u_accel.compressed_x[3]
.sym 105819 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 105820 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 105822 u_accel.compressed_x[3]
.sym 105823 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 105824 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 105826 u_accel.compressed_x[3]
.sym 105827 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 105828 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 105830 u_accel.compressed_x[3]
.sym 105831 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 105832 u_accel.u_temporal_accumulator.live_late_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105865 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105869 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105876 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 105877 u_accel.u_temporal_accumulator.live_early_count[11]
.sym 105881 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 105885 u_accel.u_temporal_accumulator.live_early_count_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 105889 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 105896 u_accel.u_motion_computer.abs_diff_x[0]
.sym 105897 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105901 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105905 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 105912 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105916 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 105917 u_accel.delta_x[5]
.sym 105918 u_accel.delta_x[4]
.sym 105919 u_accel.delta_x[3]
.sym 105920 u_accel.delta_x[2]
.sym 105922 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 105927 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 105928 u_accel.u_motion_computer.diff_x[1]
.sym 105931 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105932 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105935 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105936 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105939 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105940 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105943 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105944 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105947 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105948 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105952 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105955 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105956 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105959 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105960 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105963 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105964 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105967 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105968 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105971 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105972 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105975 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105976 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105979 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105980 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105983 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 105984 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 105987 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 105988 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 105989 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105992 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 105994 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105995 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 105996 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 105998 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 105999 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106000 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 106002 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106003 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106004 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 106006 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106007 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106008 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 106010 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106011 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106012 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 106014 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106015 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106016 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 106018 u_accel.abs_delta_x[0]
.sym 106022 u_accel.abs_delta_x[1]
.sym 106026 u_accel.abs_delta_x[2]
.sym 106030 u_accel.abs_delta_x[3]
.sym 106034 u_accel.abs_delta_x[4]
.sym 106038 u_accel.abs_delta_x[5]
.sym 106042 u_accel.abs_delta_x[6]
.sym 106046 u_accel.abs_delta_x[7]
.sym 106050 u_accel.abs_delta_x[8]
.sym 106051 $PACKER_VCC_NET
.sym 106054 u_accel.abs_delta_x[9]
.sym 106055 $PACKER_VCC_NET
.sym 106058 u_accel.abs_delta_x[10]
.sym 106059 $PACKER_VCC_NET
.sym 106062 u_accel.abs_delta_x[11]
.sym 106063 $PACKER_VCC_NET
.sym 106066 u_accel.abs_delta_x[12]
.sym 106067 $PACKER_VCC_NET
.sym 106070 u_accel.abs_delta_x[13]
.sym 106071 $PACKER_VCC_NET
.sym 106074 u_accel.abs_delta_x[14]
.sym 106075 $PACKER_VCC_NET
.sym 106078 u_accel.abs_delta_x[15]
.sym 106079 $PACKER_VCC_NET
.sym 106082 u_accel.abs_delta_x[16]
.sym 106083 $PACKER_VCC_NET
.sym 106086 u_accel.abs_delta_x[17]
.sym 106087 $PACKER_VCC_NET
.sym 106092 $nextpnr_ICESTORM_LC_5$I3
.sym 106093 u_accel.abs_delta_x[17]
.sym 106094 u_accel.abs_delta_y[17]
.sym 106095 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[2]
.sym 106096 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2[3]
.sym 106097 u_accel.abs_delta_x[16]
.sym 106098 u_accel.abs_delta_y[16]
.sym 106099 u_accel.abs_delta_x[2]
.sym 106100 u_accel.abs_delta_y[2]
.sym 106101 u_accel.abs_delta_x[14]
.sym 106102 u_accel.abs_delta_y[14]
.sym 106103 u_accel.abs_delta_x[6]
.sym 106104 u_accel.abs_delta_y[6]
.sym 106105 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 106109 u_accel.motion_valid
.sym 106110 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 106111 event_valid_SB_DFFSR_Q_D[2]
.sym 106112 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[3]
.sym 106114 u_accel.motion_valid
.sym 106115 u_accel.u_gesture_classifier.pass_SB_DFFSR_Q_D[1]
.sym 106116 event_valid_SB_DFFSR_Q_D[2]
.sym 106117 u_accel.abs_delta_y[1]
.sym 106118 u_accel.abs_delta_x[1]
.sym 106119 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 106120 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3_SB_LUT4_O_I2[3]
.sym 106129 $PACKER_VCC_NET
.sym 106137 soft_rst_SB_LUT4_I2_O[0]
.sym 106138 soft_rst_SB_LUT4_I2_O[1]
.sym 106139 soft_rst_SB_LUT4_I2_O[2]
.sym 106140 event_valid_SB_DFFSR_Q_D[2]
.sym 106141 u_accel.abs_delta_x[9]
.sym 106142 u_accel.abs_delta_y[9]
.sym 106143 u_accel.abs_delta_y[7]
.sym 106144 u_accel.abs_delta_x[7]
.sym 106146 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106147 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106148 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 106152 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 106154 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106155 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106156 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 106160 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106164 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106176 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106178 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106183 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 106184 u_accel.u_motion_computer.diff_y[1]
.sym 106187 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106188 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106191 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106192 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106195 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106196 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106199 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106200 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106203 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106204 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106207 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106208 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106211 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106212 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106215 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106216 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106219 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106220 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106223 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106224 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106227 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106228 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106231 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106232 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106235 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106236 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106239 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 106240 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 106243 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 106244 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 106245 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106248 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106268 heartbeat_cnt[22]
.sym 106692 u_accel.early_sum_x[1]
.sym 106709 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 106721 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106725 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 106729 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106737 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 106741 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 106752 u_accel.early_sum_x[5]
.sym 106756 u_accel.early_sum_x[7]
.sym 106760 u_accel.early_sum_x[4]
.sym 106761 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 106768 u_accel.early_sum_x[2]
.sym 106769 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106773 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 106777 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 106781 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 106785 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 106789 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 106793 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 106800 u_accel.early_sum_x[6]
.sym 106801 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 106808 u_accel.early_sum_x[11]
.sym 106812 u_accel.early_sum_x[0]
.sym 106813 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106818 u_accel.late_sum_x[0]
.sym 106819 u_accel.u_motion_computer.abs_diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 106820 $PACKER_VCC_NET
.sym 106822 u_accel.late_sum_x[1]
.sym 106823 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 106824 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 106826 u_accel.late_sum_x[2]
.sym 106827 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 106828 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 106830 u_accel.late_sum_x[3]
.sym 106831 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 106832 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 106834 u_accel.late_sum_x[4]
.sym 106835 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 106836 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 106838 u_accel.late_sum_x[5]
.sym 106839 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 106840 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 106842 u_accel.late_sum_x[6]
.sym 106843 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 106844 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 106846 u_accel.late_sum_x[7]
.sym 106847 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 106848 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 106850 u_accel.late_sum_x[8]
.sym 106851 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 106852 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 106854 u_accel.late_sum_x[9]
.sym 106855 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 106856 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 106858 u_accel.late_sum_x[10]
.sym 106859 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 106860 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 106862 u_accel.late_sum_x[11]
.sym 106863 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 106864 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 106866 u_accel.late_sum_x[12]
.sym 106867 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 106868 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 106870 u_accel.late_sum_x[13]
.sym 106871 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 106872 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 106874 u_accel.late_sum_x[14]
.sym 106875 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 106876 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 106878 u_accel.late_sum_x[15]
.sym 106879 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 106880 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 106882 u_accel.late_sum_x[16]
.sym 106883 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 106884 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 106885 u_accel.early_sum_x[17]
.sym 106886 u_accel.late_sum_x[17]
.sym 106888 u_accel.u_motion_computer.diff_x_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 106892 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 106896 u_accel.early_sum_x[3]
.sym 106900 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 106904 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106908 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 106912 u_accel.early_sum_x[9]
.sym 106916 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 106920 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 106924 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106928 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 106932 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106934 u_accel.window_complete
.sym 106935 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 106936 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 106938 u_accel.window_complete
.sym 106939 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 106940 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 106944 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106946 u_accel.u_motion_computer.abs_diff_x[0]
.sym 106947 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106948 u_accel.u_motion_computer.diff_x[1]
.sym 106950 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106951 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 106952 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 106954 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106955 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 106956 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 106960 u_accel.abs_delta_x[0]
.sym 106962 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106963 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 106964 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 106966 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106967 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 106968 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 106970 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 106971 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 106972 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 106973 u_accel.u_motion_computer.abs_diff_x[0]
.sym 106978 u_accel.abs_delta_y[0]
.sym 106979 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2[2]
.sym 106980 $PACKER_VCC_NET
.sym 106982 u_accel.abs_delta_y[1]
.sym 106983 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_I1
.sym 106984 u_accel.abs_delta_x[1]
.sym 106986 u_accel.abs_delta_y[2]
.sym 106987 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106988 u_accel.abs_delta_x[2]
.sym 106990 u_accel.abs_delta_y[3]
.sym 106991 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106992 u_accel.abs_delta_x[3]
.sym 106994 u_accel.abs_delta_y[4]
.sym 106995 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 106996 u_accel.abs_delta_x[4]
.sym 106998 u_accel.abs_delta_y[5]
.sym 106999 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3_SB_LUT4_O_I2_SB_CARRY_I1_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_CO_SB_CARRY_CI_I1
.sym 107000 u_accel.abs_delta_x[5]
.sym 107002 u_accel.abs_delta_y[6]
.sym 107003 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107004 u_accel.abs_delta_x[6]
.sym 107006 u_accel.abs_delta_y[7]
.sym 107007 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107008 u_accel.abs_delta_x[7]
.sym 107010 u_accel.abs_delta_y[8]
.sym 107011 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107012 u_accel.abs_delta_x[8]
.sym 107014 u_accel.abs_delta_y[9]
.sym 107015 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107016 u_accel.abs_delta_x[9]
.sym 107018 u_accel.abs_delta_y[10]
.sym 107019 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107020 u_accel.abs_delta_x[10]
.sym 107022 u_accel.abs_delta_y[11]
.sym 107023 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107024 u_accel.abs_delta_x[11]
.sym 107026 u_accel.abs_delta_y[12]
.sym 107027 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107028 u_accel.abs_delta_x[12]
.sym 107030 u_accel.abs_delta_y[13]
.sym 107031 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107032 u_accel.abs_delta_x[13]
.sym 107034 u_accel.abs_delta_y[14]
.sym 107035 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107036 u_accel.abs_delta_x[14]
.sym 107038 u_accel.abs_delta_y[15]
.sym 107039 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107040 u_accel.abs_delta_x[15]
.sym 107042 u_accel.abs_delta_y[16]
.sym 107043 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 107044 u_accel.abs_delta_x[16]
.sym 107046 u_accel.abs_delta_y[17]
.sym 107047 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 107048 u_accel.abs_delta_x[17]
.sym 107050 $PACKER_VCC_NET
.sym 107052 $nextpnr_ICESTORM_LC_30$I3
.sym 107053 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 107054 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[1]
.sym 107055 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[2]
.sym 107056 $nextpnr_ICESTORM_LC_30$COUT
.sym 107057 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107061 u_accel.abs_delta_y[3]
.sym 107062 u_accel.abs_delta_x[3]
.sym 107063 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 107064 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 107065 u_accel.abs_delta_y[15]
.sym 107066 u_accel.abs_delta_x[15]
.sym 107067 u_accel.abs_delta_x[13]
.sym 107068 u_accel.abs_delta_y[13]
.sym 107070 u_accel.abs_delta_x[10]
.sym 107071 u_accel.abs_delta_y[10]
.sym 107072 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I3[2]
.sym 107075 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[0]
.sym 107076 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2[1]
.sym 107079 u_accel.abs_delta_y[12]
.sym 107080 u_accel.abs_delta_x[12]
.sym 107082 u_accel.abs_delta_y[5]
.sym 107083 u_accel.abs_delta_x[5]
.sym 107084 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_1_I3[2]
.sym 107087 u_accel.abs_delta_x[11]
.sym 107088 u_accel.abs_delta_y[11]
.sym 107090 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107091 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107092 u_accel.u_motion_computer.diff_y[1]
.sym 107095 u_accel.abs_delta_y[8]
.sym 107096 u_accel.abs_delta_x[8]
.sym 107097 u_accel.abs_delta_y[4]
.sym 107098 u_accel.abs_delta_x[4]
.sym 107099 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 107100 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 107103 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_I2
.sym 107104 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 107106 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107107 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107108 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107110 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107111 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107112 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 107114 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107115 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107116 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107118 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107119 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107120 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107122 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107123 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107124 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 107126 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107127 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107128 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 107130 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107131 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107132 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 107133 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107140 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107144 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107145 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107149 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107156 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107157 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107162 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107163 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107164 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107165 u_accel.delta_y[5]
.sym 107166 u_accel.delta_y[4]
.sym 107167 u_accel.delta_y[3]
.sym 107168 u_accel.delta_y[2]
.sym 107170 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107171 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107172 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 107174 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107175 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107176 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107180 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107184 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107186 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107187 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107188 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107190 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107191 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107192 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107194 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 107195 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107196 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107200 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107201 u_accel.class_gesture[0]
.sym 107208 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107212 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107213 u_accel.class_gesture[1]
.sym 107214 u_accel.class_gesture[0]
.sym 107215 u_accel.u_output_register.last_gesture[1]
.sym 107216 u_accel.u_output_register.last_gesture[0]
.sym 107220 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107221 u_accel.class_gesture[1]
.sym 107228 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107232 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107650 u_accel.window_complete
.sym 107651 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107652 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 107654 u_accel.window_complete
.sym 107655 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107656 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 107658 u_accel.window_complete
.sym 107659 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 107660 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 107662 u_accel.window_complete
.sym 107663 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107664 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 107666 u_accel.window_complete
.sym 107667 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 107668 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 107670 u_accel.window_complete
.sym 107671 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107672 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 107674 u_accel.window_complete
.sym 107675 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 107676 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 107678 u_accel.window_complete
.sym 107679 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 107680 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 107682 u_accel.window_complete
.sym 107683 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 107684 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 107686 u_accel.window_complete
.sym 107687 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 107688 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 107690 u_accel.window_complete
.sym 107691 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 107692 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 107694 u_accel.window_complete
.sym 107695 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 107696 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 107698 u_accel.window_complete
.sym 107699 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 107700 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 107702 u_accel.window_complete
.sym 107703 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107704 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 107706 u_accel.window_complete
.sym 107707 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107708 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 107710 u_accel.window_complete
.sym 107711 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 107712 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 107714 u_accel.compressed_x[0]
.sym 107715 u_accel.u_temporal_accumulator.live_early_sum_x[0]
.sym 107718 u_accel.compressed_x[1]
.sym 107719 u_accel.u_temporal_accumulator.live_early_sum_x[1]
.sym 107720 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107722 u_accel.compressed_x[2]
.sym 107723 u_accel.u_temporal_accumulator.live_early_sum_x[2]
.sym 107724 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107726 u_accel.compressed_x[3]
.sym 107727 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 107728 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107730 u_accel.compressed_x[3]
.sym 107731 u_accel.u_temporal_accumulator.live_early_sum_x[4]
.sym 107732 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107734 u_accel.compressed_x[3]
.sym 107735 u_accel.u_temporal_accumulator.live_early_sum_x[5]
.sym 107736 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107738 u_accel.compressed_x[3]
.sym 107739 u_accel.u_temporal_accumulator.live_early_sum_x[6]
.sym 107740 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107742 u_accel.compressed_x[3]
.sym 107743 u_accel.u_temporal_accumulator.live_early_sum_x[7]
.sym 107744 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107746 u_accel.compressed_x[3]
.sym 107747 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 107748 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107750 u_accel.compressed_x[3]
.sym 107751 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 107752 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107754 u_accel.compressed_x[3]
.sym 107755 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 107756 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107758 u_accel.compressed_x[3]
.sym 107759 u_accel.u_temporal_accumulator.live_early_sum_x[11]
.sym 107760 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107762 u_accel.compressed_x[3]
.sym 107763 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 107764 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107766 u_accel.compressed_x[3]
.sym 107767 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 107768 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107770 u_accel.compressed_x[3]
.sym 107771 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 107772 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107774 u_accel.compressed_x[3]
.sym 107775 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 107776 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107778 u_accel.compressed_x[3]
.sym 107779 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 107780 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107782 u_accel.compressed_x[3]
.sym 107783 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 107784 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 107788 u_accel.early_sum_x[10]
.sym 107789 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 107793 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107800 u_accel.early_sum_x[12]
.sym 107801 u_accel.u_temporal_accumulator.live_early_sum_x[10]
.sym 107805 u_accel.u_temporal_accumulator.live_early_sum_x[12]
.sym 107812 u_accel.early_sum_x[15]
.sym 107813 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 107817 u_accel.u_temporal_accumulator.live_early_sum_x[15]
.sym 107821 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 107825 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 107832 u_accel.early_sum_x[13]
.sym 107833 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 107837 u_accel.u_temporal_accumulator.live_early_sum_x[13]
.sym 107844 u_accel.early_sum_x[14]
.sym 107845 u_accel.u_temporal_accumulator.live_early_sum_x[14]
.sym 107849 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 107853 u_accel.u_temporal_accumulator.live_early_sum_x[9]
.sym 107860 u_accel.early_sum_x[8]
.sym 107861 u_accel.u_temporal_accumulator.live_early_sum_x[3]
.sym 107865 u_accel.u_temporal_accumulator.live_early_sum_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 107869 u_accel.u_temporal_accumulator.live_early_sum_x[8]
.sym 107880 u_accel.u_motion_computer.abs_delta_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 107892 u_accel.early_sum_x[16]
.sym 107897 u_accel.u_temporal_accumulator.live_early_sum_x[16]
.sym 107901 u_accel.u_temporal_accumulator.live_early_sum_x[17]
.sym 107909 u_accel.u_motion_computer.abs_diff_y[0]
.sym 107938 u_accel.abs_delta_y[0]
.sym 107942 u_accel.abs_delta_y[1]
.sym 107946 u_accel.abs_delta_y[2]
.sym 107950 u_accel.abs_delta_y[3]
.sym 107954 u_accel.abs_delta_y[4]
.sym 107958 u_accel.abs_delta_y[5]
.sym 107962 u_accel.abs_delta_y[6]
.sym 107966 u_accel.abs_delta_y[7]
.sym 107970 u_accel.abs_delta_y[8]
.sym 107971 $PACKER_VCC_NET
.sym 107974 u_accel.abs_delta_y[9]
.sym 107975 $PACKER_VCC_NET
.sym 107978 u_accel.abs_delta_y[10]
.sym 107979 $PACKER_VCC_NET
.sym 107982 u_accel.abs_delta_y[11]
.sym 107983 $PACKER_VCC_NET
.sym 107986 u_accel.abs_delta_y[12]
.sym 107987 $PACKER_VCC_NET
.sym 107990 u_accel.abs_delta_y[13]
.sym 107991 $PACKER_VCC_NET
.sym 107994 u_accel.abs_delta_y[14]
.sym 107995 $PACKER_VCC_NET
.sym 107998 u_accel.abs_delta_y[15]
.sym 107999 $PACKER_VCC_NET
.sym 108002 u_accel.abs_delta_y[16]
.sym 108003 $PACKER_VCC_NET
.sym 108006 u_accel.abs_delta_y[17]
.sym 108007 $PACKER_VCC_NET
.sym 108012 $nextpnr_ICESTORM_LC_1$I3
.sym 108023 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_1_I2
.sym 108024 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 108025 u_accel.delta_x[17]
.sym 108026 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[1]
.sym 108027 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[2]
.sym 108028 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 108029 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D[3]
.sym 108033 soft_rst_SB_LUT4_I2_O[0]
.sym 108034 soft_rst_SB_LUT4_I2_O[1]
.sym 108035 soft_rst_SB_LUT4_I2_O[2]
.sym 108036 event_valid_SB_DFFSR_Q_D[2]
.sym 108037 u_accel.abs_delta_y[7]
.sym 108038 u_accel.abs_delta_x[7]
.sym 108039 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 108040 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 108041 soft_rst_SB_LUT4_I2_O[0]
.sym 108042 soft_rst_SB_LUT4_I2_O[1]
.sym 108043 soft_rst_SB_LUT4_I2_O[2]
.sym 108044 event_valid_SB_DFFSR_Q_D[2]
.sym 108045 u_accel.abs_delta_x[6]
.sym 108046 u_accel.abs_delta_y[6]
.sym 108047 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 108048 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 108049 u_accel.abs_delta_y[4]
.sym 108050 u_accel.abs_delta_x[4]
.sym 108051 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 108052 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 108053 u_accel.class_gesture[1]
.sym 108057 u_accel.abs_delta_y[5]
.sym 108058 u_accel.abs_delta_x[5]
.sym 108059 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[2]
.sym 108060 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 108061 u_accel.class_gesture[0]
.sym 108066 u_accel.abs_delta_y[3]
.sym 108070 u_accel.abs_delta_y[4]
.sym 108071 $PACKER_VCC_NET
.sym 108074 u_accel.abs_delta_y[5]
.sym 108075 $PACKER_VCC_NET
.sym 108078 u_accel.abs_delta_y[6]
.sym 108079 $PACKER_VCC_NET
.sym 108082 u_accel.abs_delta_y[7]
.sym 108083 $PACKER_VCC_NET
.sym 108086 u_accel.abs_delta_y[8]
.sym 108087 $PACKER_VCC_NET
.sym 108090 u_accel.abs_delta_y[9]
.sym 108091 $PACKER_VCC_NET
.sym 108094 u_accel.abs_delta_y[10]
.sym 108095 $PACKER_VCC_NET
.sym 108098 u_accel.abs_delta_y[11]
.sym 108099 $PACKER_VCC_NET
.sym 108102 u_accel.abs_delta_y[12]
.sym 108103 $PACKER_VCC_NET
.sym 108106 u_accel.abs_delta_y[13]
.sym 108107 $PACKER_VCC_NET
.sym 108110 u_accel.abs_delta_y[14]
.sym 108111 $PACKER_VCC_NET
.sym 108114 u_accel.abs_delta_y[15]
.sym 108115 $PACKER_VCC_NET
.sym 108118 u_accel.abs_delta_y[16]
.sym 108119 $PACKER_VCC_NET
.sym 108122 u_accel.abs_delta_y[17]
.sym 108123 $PACKER_VCC_NET
.sym 108128 $nextpnr_ICESTORM_LC_7$I3
.sym 108129 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[0]
.sym 108133 u_accel.delta_y[1]
.sym 108134 u_accel.delta_y[0]
.sym 108135 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[2]
.sym 108136 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_1_I2[3]
.sym 108137 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108141 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 108145 u_accel.u_motion_computer.diff_y[1]
.sym 108152 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 108153 u_accel.u_motion_computer.abs_diff_y[0]
.sym 108158 u_accel.delta_y[17]
.sym 108159 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[1]
.sym 108160 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2[2]
.sym 108161 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 108169 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 108173 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 108177 u_accel.delta_y[16]
.sym 108178 u_accel.delta_y[15]
.sym 108179 u_accel.delta_y[14]
.sym 108180 u_accel.u_gesture_classifier.gesture_SB_DFFESR_Q_D_SB_LUT4_O_2_I2_SB_LUT4_O_I3[3]
.sym 108181 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 108185 u_accel.delta_y[12]
.sym 108186 u_accel.delta_y[11]
.sym 108187 u_accel.delta_y[9]
.sym 108188 u_accel.delta_y[6]
.sym 108189 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 108641 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108648 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108649 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108657 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108660 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108661 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108665 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 108671 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 108672 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108673 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 108674 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108675 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108676 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 108678 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108679 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108682 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108683 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108686 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 108687 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 108690 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 108691 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 108693 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108694 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 108695 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 108696 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 108697 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108698 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 108699 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 108700 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108701 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108702 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 108703 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 108704 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 108705 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 108706 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 108707 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 108708 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 108709 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108710 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108712 u_accel.u_spatial_compressor.out_x_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 108714 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108715 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108716 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108717 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108718 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108719 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108720 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108722 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108723 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108724 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108726 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108727 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108728 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108730 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108731 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108732 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[1]
.sym 108735 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[1]
.sym 108736 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 108738 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_6[0]
.sym 108739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[25]
.sym 108743 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8_SB_LUT4_I1_O[0]
.sym 108744 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4_SB_LUT4_I1_O[0]
.sym 108746 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[0]
.sym 108747 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108748 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[2]
.sym 108749 event_x[5]
.sym 108754 event_valid
.sym 108755 event_valid_SB_DFFSR_Q_D[1]
.sym 108756 event_valid_SB_DFFSR_Q_D[2]
.sym 108758 event_valid
.sym 108759 event_valid_SB_DFFSR_Q_D[1]
.sym 108760 event_valid_SB_DFFSR_Q_D[2]
.sym 108761 event_y[8]
.sym 108766 u_accel.u_input_fifo.fifo_mem.0.2_RDATA[0]
.sym 108767 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108768 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[33]
.sym 108769 event_x[8]
.sym 108775 u_accel.u_input_fifo.wr_ptr[0]
.sym 108776 u_accel.u_input_fifo.fifo_mem.0.1_RADDR[1]
.sym 108779 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[0]
.sym 108780 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1_SB_DFF_Q_1_D_SB_LUT4_O_I2[1]
.sym 108781 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 108782 event_valid_SB_DFFSR_Q_D_SB_LUT4_I2_O[0]
.sym 108783 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[2]
.sym 108784 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[3]
.sym 108785 u_accel.u_input_fifo.rd_addr[1]
.sym 108786 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 108787 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 108788 event_valid_SB_DFFSR_Q_D[2]
.sym 108789 event_x[7]
.sym 108794 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_1[0]
.sym 108795 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 108796 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[34]
.sym 108797 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 108798 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 108799 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[2]
.sym 108800 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[3]
.sym 108802 u_accel.u_temporal_accumulator.timer[0]
.sym 108807 u_accel.u_temporal_accumulator.timer[1]
.sym 108811 u_accel.u_temporal_accumulator.timer[2]
.sym 108815 u_accel.u_temporal_accumulator.timer[3]
.sym 108819 u_accel.u_temporal_accumulator.timer[4]
.sym 108823 u_accel.u_temporal_accumulator.timer[5]
.sym 108827 u_accel.u_temporal_accumulator.timer[6]
.sym 108831 u_accel.u_temporal_accumulator.timer[7]
.sym 108835 u_accel.u_temporal_accumulator.timer[8]
.sym 108836 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_13_D_SB_LUT4_O_I3
.sym 108839 u_accel.u_temporal_accumulator.timer[9]
.sym 108840 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_12_D_SB_LUT4_O_I3
.sym 108843 u_accel.u_temporal_accumulator.timer[10]
.sym 108844 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_11_D_SB_LUT4_O_I3
.sym 108847 u_accel.u_temporal_accumulator.timer[11]
.sym 108848 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_10_D_SB_LUT4_O_I3
.sym 108851 u_accel.u_temporal_accumulator.timer[12]
.sym 108852 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_9_D_SB_LUT4_O_I3
.sym 108855 u_accel.u_temporal_accumulator.timer[13]
.sym 108856 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_8_D_SB_LUT4_O_I3
.sym 108859 u_accel.u_temporal_accumulator.timer[14]
.sym 108860 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_7_D_SB_LUT4_O_I3
.sym 108863 u_accel.u_temporal_accumulator.timer[15]
.sym 108864 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_6_D_SB_LUT4_O_I3
.sym 108867 u_accel.u_temporal_accumulator.timer[16]
.sym 108868 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 108871 u_accel.u_temporal_accumulator.timer[17]
.sym 108872 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 108875 u_accel.u_temporal_accumulator.timer[18]
.sym 108876 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 108879 u_accel.u_temporal_accumulator.timer[19]
.sym 108880 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 108883 u_accel.u_temporal_accumulator.timer[20]
.sym 108884 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 108887 u_accel.u_temporal_accumulator.timer[21]
.sym 108888 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 108896 u_accel.u_temporal_accumulator.timer[0]
.sym 108930 debug_event_count[0]
.sym 108935 debug_event_count[1]
.sym 108936 debug_event_count[0]
.sym 108939 debug_event_count[2]
.sym 108940 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 108943 debug_event_count[3]
.sym 108944 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 108947 debug_event_count[4]
.sym 108948 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 108951 debug_event_count[5]
.sym 108952 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 108955 debug_event_count[6]
.sym 108956 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 108959 debug_event_count[7]
.sym 108960 u_accel.u_temporal_accumulator.event_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 108961 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 108968 u_accel.early_sum_y[4]
.sym 108972 u_accel.early_sum_y[6]
.sym 108973 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 108984 u_accel.early_sum_y[7]
.sym 108985 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 108989 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 108994 u_accel.late_sum_y[0]
.sym 108995 u_accel.u_motion_computer.abs_diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I2[2]
.sym 108996 $PACKER_VCC_NET
.sym 108998 u_accel.late_sum_y[1]
.sym 108999 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[2]
.sym 109000 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I2[3]
.sym 109002 u_accel.late_sum_y[2]
.sym 109003 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[2]
.sym 109004 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I2[3]
.sym 109006 u_accel.late_sum_y[3]
.sym 109007 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[2]
.sym 109008 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I2[3]
.sym 109010 u_accel.late_sum_y[4]
.sym 109011 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[2]
.sym 109012 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I2[3]
.sym 109014 u_accel.late_sum_y[5]
.sym 109015 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[2]
.sym 109016 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I2[3]
.sym 109018 u_accel.late_sum_y[6]
.sym 109019 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[2]
.sym 109020 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I2[3]
.sym 109022 u_accel.late_sum_y[7]
.sym 109023 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[2]
.sym 109024 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I2[3]
.sym 109026 u_accel.late_sum_y[8]
.sym 109027 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[2]
.sym 109028 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I2[3]
.sym 109030 u_accel.late_sum_y[9]
.sym 109031 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[2]
.sym 109032 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I2[3]
.sym 109034 u_accel.late_sum_y[10]
.sym 109035 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[2]
.sym 109036 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[3]
.sym 109038 u_accel.late_sum_y[11]
.sym 109039 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109040 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[3]
.sym 109042 u_accel.late_sum_y[12]
.sym 109043 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[2]
.sym 109044 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I2[3]
.sym 109046 u_accel.late_sum_y[13]
.sym 109047 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 109048 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[3]
.sym 109050 u_accel.late_sum_y[14]
.sym 109051 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 109052 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[3]
.sym 109054 u_accel.late_sum_y[15]
.sym 109055 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[2]
.sym 109056 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I2[3]
.sym 109058 u_accel.late_sum_y[16]
.sym 109059 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 109060 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 109061 u_accel.early_sum_y[17]
.sym 109062 u_accel.late_sum_y[17]
.sym 109064 u_accel.u_motion_computer.diff_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109068 u_accel.early_sum_y[8]
.sym 109072 u_accel.early_sum_y[2]
.sym 109076 u_accel.early_sum_y[0]
.sym 109080 u_accel.early_sum_y[10]
.sym 109084 u_accel.early_sum_y[14]
.sym 109088 u_accel.early_sum_y[12]
.sym 109089 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 109096 u_accel.early_sum_y[16]
.sym 109100 u_accel.early_sum_y[5]
.sym 109101 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 109108 u_accel.early_sum_y[13]
.sym 109112 u_accel.early_sum_y[3]
.sym 109120 u_accel.early_sum_y[9]
.sym 109125 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 109129 u_accel.delta_y[13]
.sym 109130 u_accel.delta_y[10]
.sym 109131 u_accel.delta_y[8]
.sym 109132 u_accel.delta_y[7]
.sym 109141 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109145 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 109149 u_accel.u_motion_computer.abs_delta_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 109602 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2[0]
.sym 109603 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109604 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[27]
.sym 109605 event_x[3]
.sym 109609 event_y[0]
.sym 109613 event_x[0]
.sym 109618 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[0]
.sym 109619 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109620 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_10[2]
.sym 109621 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[0]
.sym 109622 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[1]
.sym 109623 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109624 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109626 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_4[0]
.sym 109627 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109628 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[29]
.sym 109630 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_2_SB_LUT4_I1_O[0]
.sym 109631 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[2]
.sym 109632 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12_SB_LUT4_I1_O[3]
.sym 109634 u_accel.u_input_fifo.fifo_mem.0.2_RDATA_3[0]
.sym 109635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109636 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[32]
.sym 109638 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109639 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109640 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109641 event_x[6]
.sym 109645 event_x[4]
.sym 109650 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[0]
.sym 109651 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109652 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_12[2]
.sym 109653 event_x[2]
.sym 109658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_7[0]
.sym 109659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109660 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[17]
.sym 109662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_8[0]
.sym 109663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[30]
.sym 109665 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109666 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109667 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109668 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109669 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109670 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109671 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109672 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109673 event_y[5]
.sym 109678 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3[0]
.sym 109679 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109680 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[19]
.sym 109681 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 109682 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109683 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 109684 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109685 event_y[2]
.sym 109689 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 109690 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109691 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 109692 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109694 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_9[0]
.sym 109695 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 109696 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[22]
.sym 109697 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 109698 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109699 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109700 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 109702 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109703 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109706 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109707 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109710 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I0
.sym 109711 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 109714 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I0
.sym 109715 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_CARRY_CO_I1
.sym 109717 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109718 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[1]
.sym 109719 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[2]
.sym 109720 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I1[3]
.sym 109721 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109722 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[1]
.sym 109723 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO_SB_LUT4_I3_O[2]
.sym 109724 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 109725 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109726 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 109727 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[2]
.sym 109728 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[3]
.sym 109729 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 109730 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[1]
.sym 109731 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[2]
.sym 109732 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 109733 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109734 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109736 u_accel.u_spatial_compressor.out_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CI_CO
.sym 109739 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 109740 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 109744 u_accel.u_input_fifo.rd_addr[0]
.sym 109745 u_accel.u_input_fifo.rd_addr[3]
.sym 109746 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 109747 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109748 event_valid_SB_DFFSR_Q_D[2]
.sym 109751 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109752 event_valid_SB_DFFSR_Q_D[2]
.sym 109754 u_accel.u_input_fifo.rd_addr[0]
.sym 109755 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109756 event_valid_SB_DFFSR_Q_D[2]
.sym 109757 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D[1]
.sym 109762 u_accel.u_input_fifo.rd_addr[0]
.sym 109767 u_accel.u_input_fifo.rd_addr[1]
.sym 109768 u_accel.u_input_fifo.rd_addr[0]
.sym 109771 u_accel.u_input_fifo.rd_addr[2]
.sym 109772 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 109775 u_accel.u_input_fifo.rd_addr[3]
.sym 109776 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 109777 u_accel.u_input_fifo.rd_addr[2]
.sym 109778 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 109779 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 109780 event_valid_SB_DFFSR_Q_D[2]
.sym 109785 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D[1]
.sym 109789 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_2_D[1]
.sym 109794 u_accel.u_temporal_accumulator.timer[0]
.sym 109798 u_accel.u_temporal_accumulator.timer[1]
.sym 109800 u_accel.u_temporal_accumulator.timer[0]
.sym 109802 u_accel.u_temporal_accumulator.timer[2]
.sym 109804 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_19_D_SB_LUT4_O_I3
.sym 109806 u_accel.u_temporal_accumulator.timer[3]
.sym 109808 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_18_D_SB_LUT4_O_I3
.sym 109810 u_accel.u_temporal_accumulator.timer[4]
.sym 109812 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_17_D_SB_LUT4_O_I3
.sym 109814 u_accel.u_temporal_accumulator.timer[5]
.sym 109816 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_16_D_SB_LUT4_O_I3
.sym 109818 u_accel.u_temporal_accumulator.timer[6]
.sym 109820 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_15_D_SB_LUT4_O_I3
.sym 109822 u_accel.u_temporal_accumulator.timer[7]
.sym 109824 u_accel.u_temporal_accumulator.timer_SB_DFFSR_Q_14_D_SB_LUT4_O_I3
.sym 109826 u_accel.u_temporal_accumulator.timer[8]
.sym 109827 $PACKER_VCC_NET
.sym 109830 u_accel.u_temporal_accumulator.timer[9]
.sym 109834 u_accel.u_temporal_accumulator.timer[10]
.sym 109838 u_accel.u_temporal_accumulator.timer[11]
.sym 109842 u_accel.u_temporal_accumulator.timer[12]
.sym 109846 u_accel.u_temporal_accumulator.timer[13]
.sym 109847 $PACKER_VCC_NET
.sym 109850 u_accel.u_temporal_accumulator.timer[14]
.sym 109851 $PACKER_VCC_NET
.sym 109854 u_accel.u_temporal_accumulator.timer[15]
.sym 109858 u_accel.u_temporal_accumulator.timer[16]
.sym 109859 $PACKER_VCC_NET
.sym 109862 u_accel.u_temporal_accumulator.timer[17]
.sym 109863 $PACKER_VCC_NET
.sym 109866 u_accel.u_temporal_accumulator.timer[18]
.sym 109870 u_accel.u_temporal_accumulator.timer[19]
.sym 109871 $PACKER_VCC_NET
.sym 109874 u_accel.u_temporal_accumulator.timer[20]
.sym 109875 $PACKER_VCC_NET
.sym 109878 u_accel.u_temporal_accumulator.timer[21]
.sym 109882 $PACKER_VCC_NET
.sym 109884 $nextpnr_ICESTORM_LC_22$I3
.sym 109887 event_valid_SB_DFFSR_Q_D[2]
.sym 109888 $nextpnr_ICESTORM_LC_22$COUT
.sym 109890 debug_event_count[0]
.sym 109894 debug_event_count[1]
.sym 109898 debug_event_count[2]
.sym 109902 debug_event_count[3]
.sym 109906 debug_event_count[4]
.sym 109910 debug_event_count[5]
.sym 109914 debug_event_count[6]
.sym 109918 debug_event_count[7]
.sym 109924 $nextpnr_ICESTORM_LC_3$I3
.sym 109930 u_accel.compressed_valid
.sym 109931 u_accel.u_spatial_compressor.out_valid_SB_LUT4_I1_1_I2
.sym 109932 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 109946 u_accel.window_complete
.sym 109947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109948 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[2]
.sym 109953 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 109957 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 109961 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 109965 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 109969 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 109973 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 109977 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 109981 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 109985 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 109989 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 109996 u_accel.early_sum_y[1]
.sym 109997 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 110001 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110005 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110009 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 110013 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 110017 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 110021 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 110025 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 110029 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 110033 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 110037 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 110041 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 110045 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 110049 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 110053 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 110057 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 110061 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 110065 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110072 u_accel.early_sum_y[11]
.sym 110073 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 110077 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 110569 event_x[1]
.sym 110593 event_y[6]
.sym 110598 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110599 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110600 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110613 event_y[1]
.sym 110618 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1[0]
.sym 110619 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110620 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[23]
.sym 110622 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[0]
.sym 110623 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110624 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_11[2]
.sym 110625 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110626 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110627 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110628 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110630 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[0]
.sym 110631 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110632 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13[2]
.sym 110633 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110634 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110635 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[2]
.sym 110636 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[3]
.sym 110637 event_y[3]
.sym 110642 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110643 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110644 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110645 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110646 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110647 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_3_SB_LUT4_I1_O[1]
.sym 110648 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110652 u_rx.bit_idx[2]
.sym 110653 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110654 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110655 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110656 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[3]
.sym 110657 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110658 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110659 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110660 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110662 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[0]
.sym 110663 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110664 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_14[2]
.sym 110665 event_y[7]
.sym 110669 event_y[4]
.sym 110674 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110675 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110676 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110677 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110678 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110679 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[1]
.sym 110680 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[2]
.sym 110682 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5[0]
.sym 110683 u_accel.u_input_fifo.fifo_mem.0.1_RDATA[1]
.sym 110684 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_15[21]
.sym 110686 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110687 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110688 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110689 rx_data[0]
.sym 110693 pkt_x[6]
.sym 110697 pkt_x[7]
.sym 110702 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_5_SB_LUT4_I1_O[0]
.sym 110703 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_13_SB_LUT4_I1_O[0]
.sym 110704 u_accel.u_input_fifo.fifo_mem.0.1_RDATA_1_SB_LUT4_I1_O[1]
.sym 110705 pkt_x[0]
.sym 110709 pkt_x[5]
.sym 110713 pkt_x[4]
.sym 110717 pkt_x[3]
.sym 110725 rx_data[4]
.sym 110729 rx_data[6]
.sym 110733 rx_data[0]
.sym 110741 rx_data[7]
.sym 110745 rx_data[3]
.sym 110749 rx_data[5]
.sym 110754 u_accel.u_input_fifo.wr_ptr[0]
.sym 110759 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[1]
.sym 110760 u_accel.u_input_fifo.wr_ptr[0]
.sym 110763 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_1_D_SB_LUT4_I1_O[0]
.sym 110764 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 110767 u_accel.u_input_fifo.rd_ptr_SB_DFFESR_Q_D_SB_LUT4_I1_O[0]
.sym 110768 u_accel.u_input_fifo.wr_ptr_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 110772 u_accel.u_input_fifo.wr_ptr[0]
.sym 110774 event_valid
.sym 110775 event_valid_SB_DFFSR_Q_D[1]
.sym 110776 event_valid_SB_DFFSR_Q_D[2]
.sym 110805 event_valid_SB_DFFSR_Q_D[1]
.sym 110818 u_accel.u_input_fifo.count[0]
.sym 110822 u_accel.u_input_fifo.count[1]
.sym 110823 $PACKER_VCC_NET
.sym 110826 u_accel.u_input_fifo.count[2]
.sym 110827 $PACKER_VCC_NET
.sym 110828 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_1_I3
.sym 110830 u_accel.u_input_fifo.count[3]
.sym 110831 $PACKER_VCC_NET
.sym 110832 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 110833 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[0]
.sym 110834 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 110835 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110836 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0[3]
.sym 110838 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[0]
.sym 110839 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1[1]
.sym 110840 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110842 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[0]
.sym 110843 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1[1]
.sym 110844 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110845 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110847 u_accel.u_input_fifo.count[1]
.sym 110848 u_accel.u_input_fifo.count[0]
.sym 110849 event_valid
.sym 110850 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110851 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 110852 event_valid_SB_DFFSR_Q_D[2]
.sym 110857 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 110863 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 110864 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 110878 event_valid
.sym 110879 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 110880 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 110882 u_accel.window_complete
.sym 110883 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 110884 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[2]
.sym 110886 u_accel.window_complete
.sym 110887 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 110888 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[2]
.sym 110890 u_accel.window_complete
.sym 110891 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 110892 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[2]
.sym 110898 u_accel.window_complete
.sym 110899 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 110900 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[2]
.sym 110902 u_accel.window_complete
.sym 110903 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 110904 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[2]
.sym 110906 u_accel.window_complete
.sym 110907 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 110908 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 110910 u_accel.window_complete
.sym 110911 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 110912 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[2]
.sym 110914 u_accel.compressed_y[0]
.sym 110915 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_17_D_SB_LUT4_O_I3[1]
.sym 110918 u_accel.compressed_y[1]
.sym 110919 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3[1]
.sym 110920 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3
.sym 110922 u_accel.compressed_y[2]
.sym 110923 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 110924 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3
.sym 110926 u_accel.compressed_y[3]
.sym 110927 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3[1]
.sym 110928 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3
.sym 110930 u_accel.compressed_y[3]
.sym 110931 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3[1]
.sym 110932 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3
.sym 110934 u_accel.compressed_y[3]
.sym 110935 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3[1]
.sym 110936 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3
.sym 110938 u_accel.compressed_y[3]
.sym 110939 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3[1]
.sym 110940 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3
.sym 110942 u_accel.compressed_y[3]
.sym 110943 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 110944 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3
.sym 110946 u_accel.compressed_y[3]
.sym 110947 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 110948 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3
.sym 110950 u_accel.compressed_y[3]
.sym 110951 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3[1]
.sym 110952 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3
.sym 110954 u_accel.compressed_y[3]
.sym 110955 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 110956 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 110958 u_accel.compressed_y[3]
.sym 110959 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 110960 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3
.sym 110962 u_accel.compressed_y[3]
.sym 110963 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 110964 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3
.sym 110966 u_accel.compressed_y[3]
.sym 110967 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 110968 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3
.sym 110970 u_accel.compressed_y[3]
.sym 110971 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[1]
.sym 110972 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3
.sym 110974 u_accel.compressed_y[3]
.sym 110975 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 110976 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3
.sym 110978 u_accel.compressed_y[3]
.sym 110979 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 110980 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3
.sym 110982 u_accel.compressed_y[3]
.sym 110983 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 110984 u_accel.u_temporal_accumulator.live_late_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111000 u_accel.early_sum_y[15]
.sym 111009 tx_data[7]
.sym 111021 tx_data[3]
.sym 111029 tx_data[6]
.sym 111522 u_rx.bit_idx[0]
.sym 111523 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111524 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111532 u_rx.bit_idx[0]
.sym 111554 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 111559 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_I1
.sym 111560 u_rx.bit_idx[1]
.sym 111563 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1[2]
.sym 111564 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 111566 $PACKER_VCC_NET
.sym 111568 $nextpnr_ICESTORM_LC_26$I3
.sym 111570 u_rx.rx_data[0]
.sym 111571 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111572 $nextpnr_ICESTORM_LC_26$COUT
.sym 111574 u_rx.bit_idx[0]
.sym 111575 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3
.sym 111576 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111578 u_rx.rx_data[5]
.sym 111579 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111580 u_rx.rx_data_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111582 u_rx.rx_data[4]
.sym 111583 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 111584 u_rx.rx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I3[2]
.sym 111586 u_rx.bit_idx[0]
.sym 111591 u_rx.bit_idx[1]
.sym 111592 u_rx.bit_idx[0]
.sym 111593 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111595 u_rx.bit_idx[2]
.sym 111596 u_rx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 111599 u_rx.bit_idx[1]
.sym 111600 u_rx.bit_idx[0]
.sym 111603 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111604 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111607 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111608 u_rx.bit_idx[0]
.sym 111613 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 111614 u_rx.state[0]
.sym 111615 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 111616 event_valid_SB_DFFSR_Q_D[2]
.sym 111617 pkt_y[4]
.sym 111623 u_rx.bit_idx[2]
.sym 111624 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 111625 pkt_y[5]
.sym 111629 pkt_y[7]
.sym 111633 pkt_y[6]
.sym 111637 pkt_y[1]
.sym 111649 pkt_state[1]
.sym 111650 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111651 event_valid_SB_DFFSR_Q_D[1]
.sym 111652 event_valid_SB_DFFSR_Q_D[2]
.sym 111653 u_rx.rx_data[0]
.sym 111661 u_rx.rx_data[7]
.sym 111665 u_rx.rx_data[6]
.sym 111669 u_rx.rx_data[5]
.sym 111677 u_rx.rx_data[4]
.sym 111681 pkt_y[2]
.sym 111685 pkt_x[2]
.sym 111693 pkt_x[1]
.sym 111697 pkt_y[0]
.sym 111705 pkt_x[8]
.sym 111721 pkt_y[8]
.sym 111741 pkt_y[3]
.sym 111750 pkt_state[1]
.sym 111751 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 111752 event_valid_SB_DFFSR_Q_D[2]
.sym 111753 rx_data[0]
.sym 111778 u_accel.u_input_fifo.count[0]
.sym 111783 u_accel.u_input_fifo.count[1]
.sym 111787 u_accel.u_input_fifo.count[2]
.sym 111788 u_accel.u_input_fifo.count_SB_DFFESR_Q_2_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111791 u_accel.u_input_fifo.count[3]
.sym 111792 u_accel.u_input_fifo.count_SB_DFFESR_Q_1_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 111795 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111796 u_accel.u_input_fifo.count_SB_DFFESR_Q_D_SB_LUT4_O_I0_SB_LUT4_O_I3
.sym 111800 u_accel.u_input_fifo.count[0]
.sym 111801 u_accel.u_input_fifo.count[3]
.sym 111802 u_accel.u_input_fifo.count[2]
.sym 111803 u_accel.u_input_fifo.count[1]
.sym 111804 u_accel.u_input_fifo.count[0]
.sym 111807 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 111808 event_valid_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 111810 u_accel.window_complete
.sym 111811 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[1]
.sym 111812 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3[2]
.sym 111818 u_accel.window_complete
.sym 111819 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[1]
.sym 111820 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3[2]
.sym 111842 u_accel.compressed_y[0]
.sym 111843 u_accel.u_temporal_accumulator.live_early_sum_y[0]
.sym 111846 u_accel.compressed_y[1]
.sym 111847 u_accel.u_temporal_accumulator.live_early_sum_y[1]
.sym 111848 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_16_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111850 u_accel.compressed_y[2]
.sym 111851 u_accel.u_temporal_accumulator.live_early_sum_y[2]
.sym 111852 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_15_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111854 u_accel.compressed_y[3]
.sym 111855 u_accel.u_temporal_accumulator.live_early_sum_y[3]
.sym 111856 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_14_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111858 u_accel.compressed_y[3]
.sym 111859 u_accel.u_temporal_accumulator.live_early_sum_y[4]
.sym 111860 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_13_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111862 u_accel.compressed_y[3]
.sym 111863 u_accel.u_temporal_accumulator.live_early_sum_y[5]
.sym 111864 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_12_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111866 u_accel.compressed_y[3]
.sym 111867 u_accel.u_temporal_accumulator.live_early_sum_y[6]
.sym 111868 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_11_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111870 u_accel.compressed_y[3]
.sym 111871 u_accel.u_temporal_accumulator.live_early_sum_y[7]
.sym 111872 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_10_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111874 u_accel.compressed_y[3]
.sym 111875 u_accel.u_temporal_accumulator.live_early_sum_y[8]
.sym 111876 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111878 u_accel.compressed_y[3]
.sym 111879 u_accel.u_temporal_accumulator.live_early_sum_y[9]
.sym 111880 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_8_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111882 u_accel.compressed_y[3]
.sym 111883 u_accel.u_temporal_accumulator.live_early_sum_y[10]
.sym 111884 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111886 u_accel.compressed_y[3]
.sym 111887 u_accel.u_temporal_accumulator.live_early_sum_y[11]
.sym 111888 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111890 u_accel.compressed_y[3]
.sym 111891 u_accel.u_temporal_accumulator.live_early_sum_y[12]
.sym 111892 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111894 u_accel.compressed_y[3]
.sym 111895 u_accel.u_temporal_accumulator.live_early_sum_y[13]
.sym 111896 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111898 u_accel.compressed_y[3]
.sym 111899 u_accel.u_temporal_accumulator.live_early_sum_y[14]
.sym 111900 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_3_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111902 u_accel.compressed_y[3]
.sym 111903 u_accel.u_temporal_accumulator.live_early_sum_y[15]
.sym 111904 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111906 u_accel.compressed_y[3]
.sym 111907 u_accel.u_temporal_accumulator.live_early_sum_y[16]
.sym 111908 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111910 u_accel.compressed_y[3]
.sym 111911 u_accel.u_temporal_accumulator.live_early_sum_y[17]
.sym 111912 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I3
.sym 111914 u_accel.window_complete
.sym 111915 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[1]
.sym 111916 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 111918 u_accel.window_complete
.sym 111919 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[1]
.sym 111920 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_9_D_SB_LUT4_O_I3[2]
.sym 111922 u_accel.window_complete
.sym 111923 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 111924 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_D_SB_LUT4_O_I3[2]
.sym 111926 u_accel.window_complete
.sym 111927 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[1]
.sym 111928 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 111930 u_accel.window_complete
.sym 111931 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[1]
.sym 111932 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_2_D_SB_LUT4_O_I3[2]
.sym 111934 u_accel.window_complete
.sym 111935 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[1]
.sym 111936 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_7_D_SB_LUT4_O_I3[2]
.sym 111938 u_tx.tx_data[1]
.sym 111939 u_tx.bit_idx[0]
.sym 111940 u_tx.tx_data[0]
.sym 111941 tx_data[5]
.sym 111946 u_tx.tx_data[3]
.sym 111947 u_tx.tx_data[2]
.sym 111948 u_tx.bit_idx[0]
.sym 111949 tx_data[0]
.sym 111953 tx_data[2]
.sym 111957 tx_data[4]
.sym 111961 tx_data[1]
.sym 111966 u_tx.tx_data[5]
.sym 111967 u_tx.tx_data[4]
.sym 111968 u_tx.bit_idx[0]
.sym 111978 u_accel.window_complete
.sym 111979 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[1]
.sym 111980 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 111982 u_tx.tx_data[7]
.sym 111983 u_tx.tx_data[6]
.sym 111984 u_tx.bit_idx[0]
.sym 111994 u_accel.window_complete
.sym 111995 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 111996 u_accel.u_temporal_accumulator.live_early_sum_y_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 112002 u_tx.state[3]
.sym 112003 u_tx.state[2]
.sym 112004 u_tx.state[1]
.sym 112011 u_tx.state[2]
.sym 112012 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112014 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[0]
.sym 112015 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112016 event_valid_SB_DFFSR_Q_D[2]
.sym 112017 u_tx.state[1]
.sym 112018 event_valid_SB_DFFSR_Q_D[2]
.sym 112019 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[2]
.sym 112020 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112026 u_tx.state[3]
.sym 112027 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112028 event_valid_SB_DFFSR_Q_D[2]
.sym 112029 u_tx.state[1]
.sym 112030 event_valid_SB_DFFSR_Q_D[2]
.sym 112031 u_tx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[3]
.sym 112032 u_tx.state_SB_DFF_Q_D_SB_LUT4_O_I2[3]
.sym 112483 u_rx.clk_cnt[1]
.sym 112484 u_rx.clk_cnt[0]
.sym 112493 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112494 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112495 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[2]
.sym 112496 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112501 u_rx.clk_cnt[3]
.sym 112502 u_rx.clk_cnt[2]
.sym 112503 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112504 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[3]
.sym 112505 u_rx.clk_cnt[3]
.sym 112506 u_rx.clk_cnt[2]
.sym 112507 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112508 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_O_I3[3]
.sym 112510 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112511 u_rx.clk_cnt_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 112512 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112514 u_rx.clk_cnt[0]
.sym 112519 u_rx.clk_cnt[1]
.sym 112520 u_rx.clk_cnt[0]
.sym 112523 u_rx.clk_cnt[2]
.sym 112524 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1_SB_LUT4_O_I3
.sym 112527 u_rx.clk_cnt[3]
.sym 112528 u_rx.clk_cnt_SB_DFFESR_Q_4_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112531 u_rx.clk_cnt[4]
.sym 112532 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2_SB_LUT4_O_I3
.sym 112535 u_rx.clk_cnt[5]
.sym 112536 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_CI
.sym 112539 u_rx.clk_cnt[6]
.sym 112540 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_CI
.sym 112541 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112542 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 112543 u_rx.clk_cnt[7]
.sym 112544 u_rx.clk_cnt_SB_DFFESR_Q_D_SB_LUT4_O_I1[3]
.sym 112545 u_rx.clk_cnt[7]
.sym 112546 u_rx.clk_cnt[6]
.sym 112547 u_rx.clk_cnt[5]
.sym 112548 u_rx.clk_cnt[4]
.sym 112549 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112550 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0_SB_LUT4_I3_O[1]
.sym 112551 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112552 event_valid_SB_DFFSR_Q_D[2]
.sym 112555 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 112556 u_rx.state[0]
.sym 112559 u_rx.state[3]
.sym 112560 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112562 u_rx.bit_idx[0]
.sym 112563 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 112564 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112567 u_rx.state[3]
.sym 112568 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 112569 u_rx.clk_cnt[7]
.sym 112570 u_rx.clk_cnt[6]
.sym 112571 u_rx.clk_cnt[5]
.sym 112572 u_rx.clk_cnt[4]
.sym 112573 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 112574 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112575 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112576 event_valid_SB_DFFSR_Q_D[2]
.sym 112579 u_rx.bit_idx[0]
.sym 112580 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 112582 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112583 u_rx.bit_idx[0]
.sym 112584 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[2]
.sym 112586 u_rx.rx_data[1]
.sym 112587 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112588 u_rx.rx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I3[2]
.sym 112589 u_rx.rx_data[6]
.sym 112590 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112591 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112592 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 112594 u_rx.rx_data[7]
.sym 112595 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112596 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 112597 u_rx.state[3]
.sym 112598 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112599 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 112600 event_valid_SB_DFFSR_Q_D[2]
.sym 112601 u_rx.rx_data[2]
.sym 112602 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 112603 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112604 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[3]
.sym 112605 u_rx.rx_data[3]
.sym 112606 u_rx.rx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 112607 u_rx.rx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I2[1]
.sym 112608 u_rx.rx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I3_SB_CARRY_CO_I1_SB_LUT4_I2_O[3]
.sym 112609 rx_data[5]
.sym 112613 rx_data[7]
.sym 112625 rx_data[1]
.sym 112629 rx_data[6]
.sym 112637 rx_data[4]
.sym 112641 rx_data[7]
.sym 112642 rx_data[6]
.sym 112643 rx_data[5]
.sym 112644 rx_data[4]
.sym 112657 u_rx.rx_data[2]
.sym 112665 u_rx.rx_data[1]
.sym 112669 u_rx.rx_data[3]
.sym 112683 rx_data[3]
.sym 112684 rx_data[2]
.sym 112689 rx_data[3]
.sym 112693 rx_data[2]
.sym 112697 rx_data[0]
.sym 112717 rx_data[0]
.sym 112722 pkt_state[0]
.sym 112723 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112724 event_valid_SB_DFFSR_Q_D[2]
.sym 112726 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112727 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 112728 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112746 pkt_state[1]
.sym 112747 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112748 event_valid_SB_DFFSR_Q_D[2]
.sym 112758 pkt_state[0]
.sym 112759 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 112760 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 112766 pkt_state[2]
.sym 112767 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 112768 event_valid_SB_DFFSR_Q_D[2]
.sym 112770 por_cnt[0]
.sym 112775 por_cnt[1]
.sym 112776 por_cnt[0]
.sym 112779 por_cnt[2]
.sym 112780 por_cnt_SB_DFFE_Q_2_D_SB_LUT4_O_I3
.sym 112783 por_cnt[3]
.sym 112784 por_cnt_SB_DFFE_Q_1_D_SB_LUT4_O_I3
.sym 112787 por_cnt[4]
.sym 112788 por_cnt_SB_DFFE_Q_D_SB_LUT4_O_I3
.sym 112792 por_cnt[0]
.sym 112795 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 112796 event_valid_SB_DFFSR_Q_D[2]
.sym 112798 por_cnt[4]
.sym 112799 por_cnt[3]
.sym 112800 por_cnt[2]
.sym 112805 gesture_confidence[0]
.sym 112813 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112814 tx_state[4]
.sym 112815 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112816 pending_confidence[0]
.sym 112819 u_accel.accum_valid
.sym 112820 event_valid_SB_DFFSR_Q_D[2]
.sym 112825 gesture[1]
.sym 112829 tx_state[7]
.sym 112830 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112831 debug_event_count[5]
.sym 112832 pending_gesture[1]
.sym 112833 gesture_confidence[3]
.sym 112837 gesture[0]
.sym 112841 gesture_confidence[1]
.sym 112849 gesture_confidence[2]
.sym 112859 tx_state[4]
.sym 112860 tx_valid_SB_DFFSR_Q_R_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 112861 tx_state[7]
.sym 112862 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112863 debug_event_count[4]
.sym 112864 pending_gesture[0]
.sym 112865 tx_state[7]
.sym 112866 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112867 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112868 tx_state[1]
.sym 112871 tx_data_SB_DFFESR_Q_7_D_SB_LUT4_O_I2[0]
.sym 112872 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112875 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[0]
.sym 112876 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112878 debug_event_count[7]
.sym 112879 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112880 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[2]
.sym 112881 tx_state[7]
.sym 112882 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112883 pending_confidence[3]
.sym 112884 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112886 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112887 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[1]
.sym 112888 tx_data_SB_DFFESR_Q_6_D_SB_LUT4_O_I2[2]
.sym 112889 tx_state[7]
.sym 112890 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112891 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 112892 pending_confidence[1]
.sym 112894 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 112895 pending_confidence[2]
.sym 112896 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 112898 u_tx.bit_idx[0]
.sym 112901 u_tx.state[1]
.sym 112903 u_tx.bit_idx[1]
.sym 112904 u_tx.bit_idx[0]
.sym 112905 u_tx.state[1]
.sym 112907 u_tx.bit_idx[2]
.sym 112908 u_tx.bit_idx_SB_DFFESR_Q_D_SB_LUT4_O_I3
.sym 112910 u_tx.state[1]
.sym 112911 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[1]
.sym 112912 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2[2]
.sym 112913 u_tx.bit_idx[2]
.sym 112914 u_tx.bit_idx[1]
.sym 112915 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 112916 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_I2[3]
.sym 112919 u_tx.state[1]
.sym 112920 u_tx.bit_idx[0]
.sym 112921 u_tx.state[1]
.sym 112922 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112923 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112924 event_valid_SB_DFFSR_Q_D[2]
.sym 112925 u_tx.bit_idx[2]
.sym 112926 u_tx.bit_idx[1]
.sym 112927 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[2]
.sym 112928 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3_SB_LUT4_O_I2_SB_LUT4_O_1_I2[3]
.sym 112929 u_tx.bit_idx[2]
.sym 112930 u_tx.bit_idx[1]
.sym 112931 u_tx.bit_idx[0]
.sym 112932 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 112940 u_tx.clk_cnt[0]
.sym 112947 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[0]
.sym 112948 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1_SB_LUT4_O_1_I2[1]
.sym 112949 u_tx.clk_cnt[7]
.sym 112950 u_tx.clk_cnt[6]
.sym 112951 u_tx.clk_cnt[5]
.sym 112952 u_tx.clk_cnt[4]
.sym 112953 u_tx.clk_cnt[3]
.sym 112954 u_tx.clk_cnt[2]
.sym 112955 u_tx.clk_cnt[1]
.sym 112956 u_tx.clk_cnt[0]
.sym 112958 tx_valid
.sym 112959 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 112960 event_valid_SB_DFFSR_Q_D[2]
.sym 112962 u_tx.clk_cnt[0]
.sym 112967 u_tx.clk_cnt[1]
.sym 112968 u_tx.clk_cnt[0]
.sym 112971 u_tx.clk_cnt[2]
.sym 112972 u_tx.clk_cnt_SB_DFFSR_Q_5_D_SB_LUT4_O_I3
.sym 112975 u_tx.clk_cnt[3]
.sym 112976 u_tx.clk_cnt_SB_DFFSR_Q_4_D_SB_LUT4_O_I3
.sym 112979 u_tx.clk_cnt[4]
.sym 112980 u_tx.clk_cnt_SB_DFFSR_Q_3_D_SB_LUT4_O_I3
.sym 112983 u_tx.clk_cnt[5]
.sym 112984 u_tx.clk_cnt_SB_DFFSR_Q_2_D_SB_LUT4_O_I3
.sym 112987 u_tx.clk_cnt[6]
.sym 112988 u_tx.clk_cnt_SB_DFFSR_Q_1_D_SB_LUT4_O_I3
.sym 112991 u_tx.clk_cnt[7]
.sym 112992 u_tx.clk_cnt_SB_DFFSR_Q_D_SB_LUT4_O_I3
.sym 113443 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113444 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113450 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113451 u_rx.clk_cnt[0]
.sym 113452 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113473 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113474 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113475 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[2]
.sym 113476 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113478 u_rx.clk_cnt_SB_DFFESR_Q_5_D_SB_LUT4_O_I1[0]
.sym 113479 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113480 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113482 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113483 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113484 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113487 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[0]
.sym 113488 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3[1]
.sym 113493 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113494 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_O_I3_SB_LUT4_I3_O[1]
.sym 113495 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113496 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113497 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_I0[0]
.sym 113498 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[1]
.sym 113499 event_valid_SB_DFFSR_Q_D[2]
.sym 113500 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 113503 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113504 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 113505 u_rx.state[0]
.sym 113506 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113507 event_valid_SB_DFFSR_Q_D[2]
.sym 113508 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O[3]
.sym 113511 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[0]
.sym 113512 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2_SB_LUT4_I3_O_SB_LUT4_I3_1_O[1]
.sym 113513 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113514 event_valid_SB_DFFSR_Q_D[2]
.sym 113515 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I2[1]
.sym 113516 u_rx.state_SB_DFF_Q_2_D_SB_LUT4_O_I3[3]
.sym 113517 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[0]
.sym 113518 u_rx.rx_data_SB_DFFESR_Q_D_SB_LUT4_O_I3[1]
.sym 113519 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113520 event_valid_SB_DFFSR_Q_D[2]
.sym 113521 u_rx.state[0]
.sym 113522 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113523 event_valid_SB_DFFSR_Q_D[2]
.sym 113524 u_rx.clk_cnt_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[2]
.sym 113529 u_rx.state[3]
.sym 113530 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113531 event_valid_SB_DFFSR_Q_D[2]
.sym 113532 u_rx.state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 113541 u_rx.bit_idx_SB_DFFESR_Q_1_D_SB_LUT4_O_I3[0]
.sym 113562 u_rx.state[3]
.sym 113563 u_rx.clk_cnt_SB_DFFESR_Q_1_D_SB_LUT4_O_I2[3]
.sym 113564 event_valid_SB_DFFSR_Q_D[2]
.sym 113617 rx_data[2]
.sym 113621 rx_data[1]
.sym 113626 pkt_state[4]
.sym 113627 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113628 event_valid_SB_DFFSR_Q_D[2]
.sym 113630 pkt_state[3]
.sym 113631 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113632 event_valid_SB_DFFSR_Q_D[2]
.sym 113667 event_valid_SB_DFFSR_Q_D[2]
.sym 113668 pkt_state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 113669 pkt_state[4]
.sym 113670 pkt_state[2]
.sym 113671 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113672 event_valid_SB_DFFSR_Q_D[2]
.sym 113677 pkt_state[4]
.sym 113678 pkt_state[1]
.sym 113679 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113680 event_valid_SB_DFFSR_Q_D[2]
.sym 113685 pkt_state[3]
.sym 113686 pkt_state[0]
.sym 113687 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113688 pkt_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113693 pkt_state[3]
.sym 113694 pkt_state[2]
.sym 113695 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113696 event_valid_SB_DFFSR_Q_D[2]
.sym 113706 rx_data[1]
.sym 113707 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 113708 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113709 rx_data[1]
.sym 113710 rx_data[0]
.sym 113711 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 113712 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113717 rx_data[1]
.sym 113718 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[1]
.sym 113719 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[2]
.sym 113720 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 113723 pkt_state[0]
.sym 113724 pkt_x_SB_DFFESR_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2[0]
.sym 113729 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113730 rx_data[0]
.sym 113731 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113732 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113734 tx_state[0]
.sym 113735 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113736 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113737 tx_state[0]
.sym 113738 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 113739 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[2]
.sym 113740 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113742 tx_state[4]
.sym 113743 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113744 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[2]
.sym 113749 tx_state[5]
.sym 113750 rx_data[0]
.sym 113751 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3[1]
.sym 113752 tx_state_SB_DFF_Q_4_D_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_I3_O[3]
.sym 113755 soft_rst
.sym 113756 rst_por
.sym 113758 por_cnt[1]
.sym 113759 por_cnt[0]
.sym 113760 rst_por_SB_LUT4_O_I3[2]
.sym 113769 accel_temporal_phase
.sym 113783 tx_busy
.sym 113784 tx_state_SB_DFF_Q_D_SB_LUT4_O_I2_SB_LUT4_I2_O[3]
.sym 113791 u_accel.window_complete
.sym 113792 event_valid_SB_DFFSR_Q_D[2]
.sym 113797 tx_state[5]
.sym 113798 tx_busy
.sym 113799 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113800 event_valid_SB_DFFSR_Q_D[2]
.sym 113803 tx_busy
.sym 113804 event_valid_SB_DFFSR_Q_D[2]
.sym 113810 tx_state[5]
.sym 113811 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113812 event_valid_SB_DFFSR_Q_D[2]
.sym 113814 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113815 event_valid_SB_DFFSR_Q_D[1]
.sym 113816 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[2]
.sym 113818 u_accel.compressed_valid
.sym 113819 accel_temporal_phase
.sym 113820 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 113821 debug_event_count[6]
.sym 113822 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113823 tx_state[4]
.sym 113824 tx_data_SB_DFFESR_Q_3_D_SB_LUT4_O_I2[1]
.sym 113826 accel_temporal_phase
.sym 113827 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113828 tx_state[1]
.sym 113829 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113830 tx_state[5]
.sym 113831 tx_data_SB_DFFESR_Q_5_D_SB_LUT4_O_I3[0]
.sym 113832 tx_state[1]
.sym 113833 tx_state[8]
.sym 113834 tx_state[1]
.sym 113835 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113836 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 113837 tx_busy
.sym 113838 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[1]
.sym 113839 event_valid_SB_DFFSR_Q_D[2]
.sym 113840 tx_state_SB_DFF_Q_8_D_SB_LUT4_O_I1[3]
.sym 113843 tx_state[0]
.sym 113844 gesture_valid
.sym 113845 tx_state[7]
.sym 113846 tx_state[2]
.sym 113847 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113848 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 113849 tx_state[8]
.sym 113850 tx_state[4]
.sym 113851 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113852 tx_state_SB_DFF_Q_D_SB_LUT4_O_I3[3]
.sym 113853 tx_data_SB_DFFESR_Q_4_D_SB_LUT4_O_I3[1]
.sym 113854 tx_state[2]
.sym 113855 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 113856 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[3]
.sym 113862 u_tx.state[3]
.sym 113863 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 113864 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 113882 u_tx.state[3]
.sym 113883 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 113884 event_valid_SB_DFFSR_Q_D[2]
.sym 113886 u_tx.state[3]
.sym 113887 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 113888 u_tx.tx_SB_DFFSS_Q_D_SB_LUT4_O_I3[2]
.sym 113893 tx_valid
.sym 113894 u_tx.state[2]
.sym 113895 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 113896 u_tx.clk_cnt_SB_DFFSR_Q_R_SB_LUT4_O_I1[1]
.sym 113898 tx_valid
.sym 113899 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[1]
.sym 113900 u_tx.busy_SB_DFFESR_Q_E_SB_LUT4_O_I3[2]
.sym 113915 event_valid_SB_DFFSR_Q_D[2]
.sym 113916 u_tx.state_SB_DFF_Q_1_D_SB_LUT4_O_I3[1]
.sym 114229 uart_rx$SB_IO_IN
.sym 114413 u_rx.rx_sync
.sym 114664 debug_event_count[0]
.sym 114671 event_valid_SB_DFFSR_Q_D[2]
.sym 114672 u_accel.u_temporal_accumulator.window_complete_SB_DFFSR_Q_R_SB_LUT4_O_I3
.sym 114694 rx_data[0]
.sym 114695 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 114696 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[2]
.sym 114707 rx_data[0]
.sym 114708 soft_rst_SB_DFFSR_Q_D_SB_LUT4_O_I3[1]
.sym 114711 u_accel.u_motion_computer.stage1_valid
.sym 114712 event_valid_SB_DFFSR_Q_D[2]
.sym 114719 soft_rst_SB_DFFSR_Q_R_SB_LUT4_O_I2[0]
.sym 114720 event_valid_SB_DFFSR_Q_D[2]
.sym 114742 u_accel.compressed_valid
.sym 114743 accel_temporal_phase
.sym 114744 u_accel.u_temporal_accumulator.window_complete_SB_LUT4_I2_O[2]
.sym 114752 accel_temporal_phase
.sym 114779 tx_busy
.sym 114780 event_valid_SB_DFFSR_Q_D[2]
.sym 114781 tx_state[7]
.sym 114782 tx_busy
.sym 114783 tx_state_SB_DFF_Q_7_D_SB_LUT4_O_I3[2]
.sym 114784 event_valid_SB_DFFSR_Q_D[2]
.sym 114808 tx_busy
.sym 114831 tx_valid
.sym 114832 u_tx.state[3]
