<?xml version="1.0" encoding="UTF-8" standalone="yes"?>


<module description="MSS_RTI" id="MSS_RTI">
  
  
  <register acronym="RTIGCTRL" description="Global Control Register starts / stops the counters " id="RTIGCTRL" offset="0x0" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="20" id="RESERVED2" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="19" description="NTUSEL: Select NTU signal. These bits determine which NTU input signal is used as external timebase. There are up to four inputs supported with four valid selection combinations. Any invalid selection value written to the NTUSEL bit-field will result in a TIED LOW being used as the NTU signal. The NTU signal will also be TIED LOW in case of a single-bit flip as it will result in an invalid combination of NTUSEL. User and privilege mode (read): 0000 = NTU0 0101 = NTU1 1010 = NTU2 1111 = NTU3 other = tied to ‘0’ Privilege mode (write): 0000 = NTU0 0101 = NTU1 1010 = NTU2 1111 = NTU3 other = tied to ‘0’" end="16" id="NTUSEL" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="COS: Continue On Suspend. This bit determines if both counters are stopped when the device goes into debug mode or if they continue counting. User and privilege mode (read): 0 = counters are stopped while in debug mode 1 = counters are running while in debug mode Privilege mode (write): 0 = stop counters in debug mode 1 = continue counting in debug mode" end="15" id="COS" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="14" description="Reserved. Reads return 0 and writes have no effect" end="2" id="RESERVED1" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="1" description="CNT1EN: Counter 1 Enable. The CNT1EN bit starts and stops the operation of counter block 1 (UC1 and FRC1). User and privilege mode (read): 0 = counters are stopped 1 = counters are running Privilege mode (write): 0 = stop counters 1 = start counters Gives the absolute 32 bit destination address (physical)." end="1" id="CNT1EN" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CNT0EN: Counter 0 Enable.The CNT0EN bit starts and stops the operation of counter block 0 (UC0 and FRC0). User and privilege mode (read): 0 = counters are stopped 1 = counters are running Privilege mode (write): 0 = stop counters 1 = start counters Gives the absolute 32 bits source address (physical)." end="0" id="CNT0EN" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTITBCTRL" description="Timebase Control selection which source triggers free running counter 0 " id="RTITBCTRL" offset="0x4" width="32">
    
  <bitfield begin="31" description="Reserved" end="2" id="RESERVED3" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="INC: Increment Free Running Counter 0. This bit determines wether the Free Running Counter 0 is automatically incremented if a failing clock on the NTUx signal is detected. User and privilege mode (read): 0 = FRC0 will not be incremented 1 = FRC0 will be incremented Privilege mode (write): 0 = Do not increment FRC0 on failing external clock 1 = Increment FRC0 on failing external clock" end="1" id="INC" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="TBEXT: Timebase External. The Timebase External bit selects whether the Free Running Counter 0 is clocked by the internal Up Counter 0 or from the external signal NTUx. Since setting the TBEXT bit to 1 resets Up Counter 0, Free Running Counter 0 will not be incremented in this occurence. The only source which is able to increment Free Running Counter 0 is NTUx. When the Timebase Supervisor circuit detects a missing clockedge, then the TBEXT bit is reset. The selection if the external signal should be used, can only be done by software. User and privilege mode (read): 0 = UC0 clocks FRC0 1 = NTUx clocks FRC0 Privilege mode (write): 0 = MUX is switched to internal UC0 clocking scheme 1 = MUX is switched to external NTUx clocking scheme" end="0" id="TBEXT" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTICAPCTRL" description="Capture Control controls the capture source for the counters" id="RTICAPCTRL" offset="0x8" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="2" id="RESERVED4" rwaccess="RW" width="30"></bitfield>
    
  <bitfield begin="1" description="CAPCNTR1: Capture Counter 1. This bit determines, which external interrupt source triggers a capture event of both UC1 and FRC1. User and privilege mode (read): 0 = capture event is triggered by Capture Event Source 0 1 = capture event is triggered by Capture Event Source 1 Privilege mode (write): 0 = enable capture event triggered by Capture Event Source 0 1 = enable capture event triggered by Capture Event Source 1" end="1" id="CAPCNTR1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CAPCNTR0: Capture Counter 0. This bit determines, which external interrupt source triggers a capture event of both UC0 and FRC0. User and privilege mode (read): 0 = capture event is triggered by Capture Event Source 0 1 = capture event is triggered by Capture Event Source 1 Privilege mode (write): 0 = enable capture event triggered by Capture Event Source 0 1 = enable capture event triggered by Capture Event Source 1 11 indexed 10 reserved 01 post-increment 00 constant" end="0" id="CAPCNTR0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTICOMPCTRL" description="Compare Control controls the source for the compare registers" id="RTICOMPCTRL" offset="0xC" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="13" id="RESERVED8" rwaccess="RW" width="19"></bitfield>
    
  <bitfield begin="12" description="COMPSEL3: Compare Select 3. This bit determines the counter with which the compare value hold in compare register 3 is compared. User and privilege mode (read): 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode (write): 0 = enable compare with FRC 0 1 = enable compare with FRC 1" end="12" id="COMP3SEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="11" description="Reserved. Reads return 0 and writes have no effect" end="9" id="RESERVED7" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="8" description="COMPSEL2: Compare Select 2. This bit determines the counter with which the compare value hold in compare register 2 is compared. User and privilege mode (read): 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode (write): 0 = enable compare with FRC 0 1 = enable compare with FRC 1" end="8" id="COMP2SEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved. Reads return 0 and writes have no effect" end="5" id="RESERVED6" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="4" description="COMPSEL1: Compare Select 1. This bit determines the counter with which the compare value hold in compare register 1 is compared. User and privilege mode (read): 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode (write): 0 = enable compare with FRC 0 1 = enable compare with FRC 1" end="4" id="COMP1SEL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="Reserved. Reads return 0 and writes have no effect" end="1" id="RESERVED5" rwaccess="RW" width="3"></bitfield>
    
  <bitfield begin="0" description="COMPSEL0: Compare Select 0. This bit determines the counter with which the compare value hold in compare register 0 is compared. User and privilege mode (read): 0 = value will be compared with FRC 0 1 = value will be compared with FRC 1 Privilege mode (write): 0 = enable compare with FRC 0 1 = enable compare with FRC 1" end="0" id="COMP0SEL" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTIFRC0" description="Free Running Counter 0 current value of free running counter 0" id="RTIFRC0" offset="0x10" width="32">
    
  <bitfield begin="31" description="FRC0: Free Running Counter 0. This registers holds the current value of the Free Running Counter 0 and will be updated continuously. User and privilege mode (read): current value of the counter Privilege mode (write): The counter can be preset by writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC0 and RTIFRC0." end="0" id="FRC0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIUC0" description="Up Counter 0 current value of prescale counter 0" id="RTIUC0" offset="0x14" width="32">
    
  <bitfield begin="31" description="UC0: Up Counter 0. This registers holds the current value of the Up Counter 0 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 0. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 0 and Free Running Counter 0. User and privilege mode (read): value of the counter when the Free Running Counter 0 was read Privilege mode (write): the counter can be preset by writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC0 and RTIFRC0. Note: Preset value concern If the preset value is bigger than the compare value stored in register RTICPUC0 then it can take a long time until a compare matches, since RTIUC0 has to count up until it overflows." end="0" id="UC0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICPUC0" description="Compare Up Counter 0 compare value compared with prescale counter 0" id="RTICPUC0" offset="0x18" width="32">
    
  <bitfield begin="31" description="This registers holds the compare value, which is compared with the Up Counter 0. When the compare matches, Free Running counter 0 is incremented. The Up Counter is set to zero when the counter value matches the CPUC0 value. The value set in this prescales the RTI clock. If CPUC0 = 0: then, frequency = RTICLK/ (2^32) If CPUC0 ≠ 0: then , frequency = RTICLK/(CPUC0 + 1) User and privilege mode (read): current compare value Privilege mode (write when TBEXT = 0): the compare value is updated Privilege mode (write when TBEXT = 1): the compare value is not changed" end="0" id="CPUC0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICAFRC0" description="Capture Free Running Counter 0 current value of free running counter 0 on external event" id="RTICAFRC0" offset="0x20" width="32">
    
  <bitfield begin="31" description="CAFRC0: Capture Free Running Counter 0. This registers captures the current value of the Free Running Counter 0 when a event occurs, controlled by the external capture control block. User and privilege mode (read): value of Free Running Counter 0 on a capture event" end="0" id="CAFRC0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICAUC0" description="Capture Up Counter 0 current value of prescale counter 0 on external event" id="RTICAUC0" offset="0x24" width="32">
    
  <bitfield begin="31" description="CAUC0: Capture Up Counter 0. This registers captures the current value of the Up Counter 0 when a event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 0 and Free Running Counter 0. So the RTICAFRC0 register has to be read first, before the RTICAUC0 register is read. This sequence ensures that the value of the RTICAUC0 register is the corresponding value to the RTICAFRC0 register, even if another capture event happens in between the two reads. User and privilege mode (read): value of Up Counter 0 on a capture event" end="0" id="CAUC0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIFRC1" description="Free Running Counter 1 current value of free running counter 1" id="RTIFRC1" offset="0x30" width="32">
    
  <bitfield begin="31" description="FRC1: Free Running Counter 1. This registers holds the current value of the Free Running Counter 1 and will be updated continuously. User and privilege mode (read): current value of the counter Privilege mode (write): The counter can be preset by writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC1 and RTIFRC1." end="0" id="FRC1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIUC1" description="Up Counter 1 current value of prescale counter 1" id="RTIUC1" offset="0x34" width="32">
    
  <bitfield begin="31" description="UC1: Up Counter 1. This registers holds the current value of the Up Counter 1 and prescales the RTI clock. It will be only updated by a previous read of Free Running Counter 1. This gives effectively a 64 bit read of both counters, without having the problem of a counter being updated between two consecutive reads on Up Counter 1 and Free Running Counter 1. User and privilege mode (read): value of the counter when the Free Running Counter 1 was read Privilege mode (write): the counter can be preset by writing to this register. The counter increments then from this written value upwards. Note: Presetting counters If counters have to be preset, they have to be stopped from counting in the RTIGCTRL register in order to ensure consistency between RTIUC1 and RTIFRC1. Note: Preset value concern If the preset value is bigger than the compare value stored in register RTICPUC1 then it can take a long time until a compare matches, since RTIUC1 has to count up until it overflows." end="0" id="UC1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICPUC1" description="Compare Up Counter 1 compare value compared with prescale counter 1" id="RTICPUC1" offset="0x38" width="32">
    
  <bitfield begin="31" description="This registers holds the compare value, which is compared with the Up Counter 1. When the compare matches, Free Running Counter 1 is incremented. The Up Counter is set to zero when the counter value matches the CPUC1 value. The value set in this prescales the RTI clock. If CPUC1 = 0: then, frequency = RTICLK/ (2^32) If CPUC1 ≠ 0: then , frequency = RTICLK/(CPUC1 + 1) User and privilege mode (read): current compare value Privilege mode (write when TBEXT = 0): the compare value is updated Privilege mode (write when TBEXT = 1): the compare value is not changed" end="0" id="CPUC1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICAFRC1" description="Capture Free Running Counter 1 current value of free running counter 1 on external event" id="RTICAFRC1" offset="0x40" width="32">
    
  <bitfield begin="31" description="CAFRC1: Capture Free Running Counter 1. This registers captures the current value of the Free Running Counter 1 when a event occurs, controlled by the external capture control block. User and privilege mode (read): value of Free Running Counter 1 on a capture event" end="0" id="CAFRC1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICAUC1" description="Capture Up Counter 1 current value of prescale counter 1 on external event" id="RTICAUC1" offset="0x44" width="32">
    
  <bitfield begin="31" description="CAUC1: Capture Up Counter 1. This registers captures the current value of the Up Counter 1 when a event occurs, controlled by the external capture control block. The read sequence has to be the same as with Up Counter 1 and Free Running Counter 1. So the RTICAFRC1 register has to be read first, before the RTICAUC1 register is read. This sequence ensures that the value of the RTICAUC1 register is the corresponding value to the RTICAFRC1 register, even if another capture event happens in between the two reads. User and privilege mode (read): value of Up Counter 1 on a capture event" end="0" id="CAUC1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP0" description="Compare 0 compare value to be compared with the counters" id="RTICOMP0" offset="0x50" width="32">
    
  <bitfield begin="31" description="COMP0: Compare 0. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIUDCP0" description="Update Compare 0 value to be added to the compare register 0 value on compare match" id="RTIUDCP0" offset="0x54" width="32">
    
  <bitfield begin="31" description="UDCP0: Update Compare 0 Register. This registers holds a value, which is added to the value in the compare 0 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode (read): value to be added to the compare 0 register on the next compare match Privilege mode (write): new update value" end="0" id="UDCP0" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP1" description="Compare 1 compare value to be compared with the counters" id="RTICOMP1" offset="0x58" width="32">
    
  <bitfield begin="31" description="COMP1: compare1. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIUDCP1" description="Update Compare 1 value to be added to the compare register 1 value on compare match" id="RTIUDCP1" offset="0x5C" width="32">
    
  <bitfield begin="31" description="UDCP1: Update compare1 Register. This registers holds a value, which is added to the value in the compare1 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode (read): value to be added to the compare1 register on the next compare match Privilege mode (write): new update value" end="0" id="UDCP1" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP2" description="Compare 2 compare value to be compared with the counters" id="RTICOMP2" offset="0x60" width="32">
    
  <bitfield begin="31" description="COMP2: compare 2. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIUDCP2" description="Update Compare 2 value to be added to the compare register 2 value on compare match" id="RTIUDCP2" offset="0x64" width="32">
    
  <bitfield begin="31" description="UDCP2: Update compare 2 Register. This registers holds a value, which is added to the value in the compare 2 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode (read): value to be added to the compare 2 register on the next compare match Privilege mode (write): new update value" end="0" id="UDCP2" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP3" description="Compare 3 compare value to be compared with the counters" id="RTICOMP3" offset="0x68" width="32">
    
  <bitfield begin="31" description="COMP3: compare 3. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, an interrupt is flagged. With this register it is also possible to initiate a DMA request. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIUDCP3" description="Update Compare 3 value to be added to the compare register 3 value on compare match" id="RTIUDCP3" offset="0x6C" width="32">
    
  <bitfield begin="31" description="UDCP3: Update compare 3 Register. This registers holds a value, which is added to the value in the compare 3 register each time a compare matches. This gives the possibility to generate periodic interrupts without software intervention. User and privilege mode (read): value to be added to the compare 3 register on the next compare match Privilege mode (write): new update value" end="0" id="UDCP3" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTITBLCOMP" description="Timebase Low Compare compare value to activate edge detection circuit" id="RTITBLCOMP" offset="0x70" width="32">
    
  <bitfield begin="31" description="TBLCOMP: Timebase Low Compare Value. This value determines when the edge detection circuit starts monitoring the NTUx signal. It will be compared with Up Counter 0. User and privilege mode (read): current compare value Privilege mode (write when TBEXT = 0): the compare value is updated Privilege mode (write when TBEXT = 1): the compare value is not changed Note: Reset behavior A reset does not generate a compare match." end="0" id="TBLCOMP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTITBHCOMP" description="Timebase High Compare compare value to deactivate edge detection circuit" id="RTITBHCOMP" offset="0x74" width="32">
    
  <bitfield begin="31" description="TBHCOMP: Timebase High Compare Value. This value determines when the edge detection circuit will stop monitoring the NTUx signal. It will be compared with Up Counter 0. RTITBHCOMP has to be less than RTICPUC0, since RTIUC0 will be reset when RTICPUC0 is reached. Example: The NTUx edge detection circuit should be active +/- 10 RTICLK cycles around RTICPUC0. RTICPUC0 = 0x00000050 RTITBLCOMP = 0x000046 RTITBHCOMP = 0x00000009 User and privilege mode (read): current compare value Privilege mode (write when TBEXT = 0): the compare value is updated Privilege mode (write when TBEXT = 1): the compare value is not changed Note: Reset behavior A reset does not generate a compare match." end="0" id="TBHCOMP" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTISETINT" description="Set Interrupt Enable sets interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation" id="RTISETINT" offset="0x80" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="19" id="RESERVED11" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="SETOVL1INT: Set Free Running Counter 1 Overflow Interrupt. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="18" id="SETOVL1INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="SETOVL0INT: Set Free Running Counter 0 Overflow Interrupt. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="17" id="SETOVL0INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="SETTBINT: Set Timebase Interrupt. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="16" id="SETTBINT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved. Reads return 0 and writes have no effect" end="12" id="RESERVED10" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="SETDMA3: Set Compare DMA Request 3. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable DMA request" end="11" id="SETDMA3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="SETDMA2: Set Compare DMA Request 2. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable DMA request" end="10" id="SETDMA2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="SETDMA1: Set Compare DMA Request 1. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable DMA request" end="9" id="SETDMA1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="SETDMA0: Set Compare DMA Request 0. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable DMA request" end="8" id="SETDMA0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved. Reads return 0 and writes have no effect" end="4" id="RESERVED9" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="SETINT3: Set Compare Interrupt 3. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged" end="3" id="SETINT3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="SETINT2: Set Compare Interrupt 2. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="2" id="SETINT2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="SETINT1: Set Compare Interrupt 1. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="1" id="SETINT1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="SETINT0: Set Compare Interrupt 0. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = enable interrupt" end="0" id="SETINT0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTICLEARINT" description="Clear Interrupt Enable clears interrupt enable bits int RTIINTCTRL without having to do a read-modify-write operation" id="RTICLEARINT" offset="0x84" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="19" id="RESERVED14" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="CLEAROVL1INT: CLEAR Free Running Counter 1 Overflow Interrupt. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="18" id="CLEAROVL1INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="CLEAROVL0INT: CLEAR Free Running Counter 0 Overflow Interrupt. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="17" id="CLEAROVL0INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="CLEARTBINT: CLEAR Timebase Interrupt. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="16" id="CLEARTBINT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved. Reads return 0 and writes have no effect" end="12" id="RESERVED13" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="CLEARDMA3: CLEAR Compare DMA Request 3. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request" end="11" id="CLEARDMA3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="10" description="CLEARDMA2: CLEAR Compare DMA Request 2. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request" end="10" id="CLEARDMA2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="9" description="CLEARDMA1: CLEAR Compare DMA Request 1. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request" end="9" id="CLEARDMA1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="8" description="CLEARDMA0: CLEAR Compare DMA Request 0. User and privilege mode (read): 0 = DMA request is disabled 1 = DMA request is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable DMA request" end="8" id="CLEARDMA0" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="7" description="Reserved. Reads return 0 and writes have no effect" end="4" id="RESERVED12" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="CLEARINT3: CLEAR Compare Interrupt 3. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="3" id="CLEARINT3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="CLEARINT2: CLEAR Compare Interrupt 2. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="2" id="CLEARINT2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="CLEARINT1: CLEAR Compare Interrupt 1. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="1" id="CLEARINT1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="CLEARINT0: CLEAR Compare Interrupt 0. User and privilege mode (read): 0 = interrupt is disabled 1 = interrupt is enabled Privilege mode (write): 0 = leaves the corresponding bit unchanged 1 = disable interrupt" end="0" id="CLEARINT0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTIINTFLAG" description="Interrupt Flags interrupt pending bits" id="RTIINTFLAG" offset="0x88" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="19" id="RESERVED16" rwaccess="RW" width="13"></bitfield>
    
  <bitfield begin="18" description="OVL1INT: Free Running Counter 1 Overflow Interrupt Flag. User and privilege mode (read): determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="18" id="OVL1INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="17" description="OVL0INT: Free Running Counter 0 Overflow Interrupt Flag. User and privilege mode (read): determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="17" id="OVL0INT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="16" description="User and privilege mode (read): this flag is set when the TBEXT bit is cleared by detection of a missing external clockedge. It will not be set by clearing TBEXT by software. determines if an interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="16" id="TBINT" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="15" description="Reserved. Reads return 0 and writes have no effect" end="4" id="RESERVED15" rwaccess="RW" width="12"></bitfield>
    
  <bitfield begin="3" description="INT3: Interrupt Flag 3. User and privilege mode (read): determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="3" id="INT3" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="INT2: Interrupt Flag 2. User and privilege mode (read): determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="2" id="INT2" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="INT1: Interrupt Flag 1. User and privilege mode (read): determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="1" id="INT1" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="INT0: Interrupt Flag 0. User and privilege mode (read): determines if a interrupt is pending 0 = no interrupt pending 1 = interrupt pending Privilege mode (write): 0 = leaves the bit unchanged 1 = set the bit to 0" end="0" id="INT0" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTIDWDCTRL" description="Digital Watchdog Control Enables the Digital Watchdog" id="RTIDWDCTRL" offset="0x90" width="32">
    
  <bitfield begin="31" description="DWDCTRL: Digital Watchdog Control. User and priviledge mode (read): 0x5312ACED = DWD counter is disabled. This is the default value. 0xA98559DA = DWD counter is enabled Any other value = DWD counter state is unchanged (enabled or disabled) Priviledge mode (write): 0xA98559DA = DWD counter is enabled Any other value = State of DWD counter is unchanged (stays enabled or disabled) Note: One-Write Functionality of DWDCTRL Register The RTIDWDCTRL register implements a one-write functionality, such that the application cannot write to this registermore than once. Writing the default value will not enable the watchdog as described above. Writing the enable value will start the watchdog counters. A write to RTIDWDCTRL will only be enabled after a system reset again." end="0" id="DWDCTRL" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIDWDPRLD" description="Digital Watchdog Preload sets the experation time of the Digital Watchdog" id="RTIDWDPRLD" offset="0x94" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="12" id="RESERVED17" rwaccess="RW" width="20"></bitfield>
    
  <bitfield begin="11" description="DWDPRLD: Digital Watchdog Preload Value. User and priviledge mode (read): A read from this register in any CPU mode returns the current preload value. Priviledge mode (write): If the DWD is always enabled after reset is released: The DWD starts counting down from the reset value of the counter, that is, 0x002DFFFF. The application can configure the DWD preload register any time before this down counter expires. When the application services the DWD, the preload register contents are copied left-justified into the DWD down counter and it starts counting down from that value. If the DWD is implemented such that the down counter is enabled by software: The DWD preload register can be configured only when the DWD is disabled. Therefore, the application can only configure the DWD preload register before it enables the DWD down counter. The expiration time of the DWD Down Counter can be determined with following equation: texp = (RTIDWDPRLD+1) x 2 ^ 13 / RTICLK1 where: RTIDWDPRLD = 0...4095" end="0" id="DWDPRLD" rwaccess="RW" width="12"></bitfield>
  </register>
  
  
  <register acronym="RTIWDSTATUS" description="Watchdog Status reflects the status of Analog and Digital Watchdog" id="RTIWDSTATUS" offset="0x98" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="6" id="RESERVED18" rwaccess="RW" width="26"></bitfield>
    
  <bitfield begin="5" description="DWWD ST: Windowed Watchdog Status. This bit denotes whether the time-window defined by the windowed watchdog configuration has been violated, or if a wrong key or key sequence was written to service the watchdog. User and priviledge mode (read): 0 = no time-window violation has occurred. 1 = a time-window violation has occurred. The watchdog will generate either a system reset or a non-maskable interrupt to the CPU in this case. Priviledge mode (write): 0 = leaves the current value unchanged. 1 = clears the bit to 0. This will also clear all other status flags in the RTIWDSTATUS register except for the AWD ST flag. Clearing of the status flags will deassert the non-maskable interrupt generated due to violation of the DWWD." end="5" id="DWWD_ST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="4" description="END TIME VIOL: Windowed Watchdog End Time Violation Status. This bit denotes whether the end-time defined by the windowed watchdog configuration has been violated. This bit is effectively a copy of the DWD ST status flag. User and priviledge mode (read): 0 = no end-time window violation has occurred. 1 = the end-time defined by the windowed watchdog configuration has been violated. Priviledge mode (write): 0 = leaves the current value unchanged. 1 = clears the bit to 0." end="4" id="ENDTIMEVIOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="3" description="START TIME VIOL: Windowed Watchdog Start Time Violation Status.  This bit denotes whether the start-time defined by the windowed watchdog configuration has been violated. This indicates that the WWD was serviced before the service window was opened. User and priviledge mode (read): 0 = no start-time window violation has occurred. 1 = the start-time defined by the windowed watchdog configuration has been violated. Priviledge mode (write): 0 = leaves the current value unchanged. 1 = clears the bit to 0." end="3" id="STARTTIMEVIOL" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="2" description="KEYST: Watchdog KeyStatus. This bit denotes a reset generated by a wrong key or a wrong key-sequence written to the RTIWDKEY register. User and priviledge mode (read): 0 = no wrong key or key-sequence written 1 = wrong key or key-sequence written to RTIWDKEY register Priviledge mode (write): 0 = leaves the current value unchanged 1 = clears the bit to 0" end="2" id="KEYST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="1" description="DWDST: Digital Watchdog Status. This bit is effectively a copy of the END TIME VIOL status flag and is maintained for compatibility reasons. User and priviledge mode (read): 0 = DWD timeout period not expired 1 = DWD timeout period has expired Priviledge mode (write): 0 = leaves the current value unchanged 1 = clears the bit to 0" end="1" id="DWDST" rwaccess="RW" width="1"></bitfield>
    
  <bitfield begin="0" description="AWDST: Analog Watchdog Status. User and priviledge mode (read): 0 = AWD pin 0 –> 1 threshold not exceeded 1 = AWD pin 0 –> 1 threshold exceeded Priviledge mode (write): 0 = leaves the current value unchanged 1 = clears the bit to 0" end="0" id="AWDST" rwaccess="RW" width="1"></bitfield>
  </register>
  
  
  <register acronym="RTIWDKEY" description="Watchdog Key correct written key values discharge the external capacitor" id="RTIWDKEY" offset="0x9C" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="16" id="RESERVED19" rwaccess="RW" width="16"></bitfield>
    
  <bitfield begin="15" description="WDKEY: Watchdog Key. User and privilege mode reads are indeterminate. Privilege mode (write): A write of 0xE51A followed by 0xA35C in two separate write operations defines the Key Sequence and discharges the watchdog capacitor. This also causes the upper 12 bits of the DWD down counter to be reloaded with the contents of the DWD preload register and the lower 13 bits to become all 1’s. Writing any other value causes a digital watchdog reset, as shown in Table 1-3. Note: Register write access time precaution The user has to take into account that the write to the register takes 3 VCLK cycle. This needs to be considered for the AWD/DWD expiration calculation." end="0" id="WDKEY" rwaccess="RW" width="16"></bitfield>
  </register>
  
  
  <register acronym="RTIDWDCNTR" description="Digital Watchdog Down Counter current value of DWD down counter" id="RTIDWDCNTR" offset="0xA0" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="25" id="RESERVED20" rwaccess="RW" width="7"></bitfield>
    
  <bitfield begin="24" description="DWDCNTR: Digital Watchdog Down Counter. The value of the DWDCNTR after a system reset is 0x002D_FFFF. When the DWD is enabled and the DWD counter starts counting down from this value with an RTICLK1 time base of 3MHz, a watchdog reset will be generated in 1 second. User and privilege mode (read): Reads return the current counter value. Privilege mode (write): Writes don’t have an effect." end="0" id="DWDCNTR" rwaccess="RW" width="25"></bitfield>
  </register>
  
  
  <register acronym="RTIWWDRXNCTRL" description="Windowed Watchdog Reaction Control configures the windowed watchdog to either generate a non-maskable interrupt to the CPU or to generate a system reset" id="RTIWWDRXNCTRL" offset="0xA4" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="4" id="RESERVED21" rwaccess="RW" width="28"></bitfield>
    
  <bitfield begin="3" description="WWDRXN: Digital Windowed Watchdog Reaction. User and privilege mode (read), privileged mode (write): 0x5 = This is the default value. The windowed watchdog will cause a reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all. 0xA = The windowed watchdog will generate a non-maskable interrupt to the CPU if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all. Writing any other value will cause a system reset if the watchdog is serviced outside the time window defined by the configuration, or if the watchdog is not serviced at all. Note: Configuration of DWWD Reaction The DWWD reaction can be selected by the application even when the DWWD counter is already enabled. If a change to the WWDRXN is made before the watchdog service window is opened, then the change in the configuration takes effect immediately. If a change to the WWDRXN is made when the watchdog service window is already open, then the change in configuration takes effect only after the watchdog is serviced." end="0" id="WWDRXN" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="RTIWWDSIZECTRL" description="Windowed Watchdog Size Control configures the size of the window for the digital windowed watchdog" id="RTIWWDSIZECTRL" offset="0xA8" width="32">
    
  <bitfield begin="31" description="WWDSIZE: Digital Windowed Watchdog Window Size. User and privilege mode (read), privileged mode (write): Value written to WWDSIZE    Window Size 0x00000005                                   100% (Functionality same as the time-out digital watchdog.) 0x00000050                                   50% 0x00000500                                   25% 0x00005000                                  12.5% 0x00050000                                  6.25% 0x00500000                                  3.125% Any other value                          3.125% Note: Incorrect value being written to watchdog window size control register If an incorerct value is written to the WWDSIZE field, or if a system disturbance causes the WWDSIZE field to have a value other than 0x5, 0x50, 0x500, 0x5000, 0x50000, or 0x500000, then the window size will be configured to be 3.125%. This increases the chances of getting a reset due to the windowed watchdog, which enables the system to handle the cause for the incorrect configuration. Note: Configuration of DWWD Window Size The DWWD window size can be selected by the application even when the DWWD counter is already enabled. If a change to the WWDSIZE is made before the watchdog service window is opened, then the change in the configuration takes effect immediately. If a change to the WWDSIZE is made when the watchdog service window is already open, then" end="0" id="WWDSIZE" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTIINTCLRENABLE" description="RTI Compare Interrupt Clear Enable enable the auto clear functionality for each of the compare interrupts" id="RTIINTCLRENABLE" offset="0xAC" width="32">
    
  <bitfield begin="31" description="Reserved. Reads return 0 and writes have no effect" end="28" id="RESERVED25" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="27" description="INTCLRENABLE3. Enables the auto-clear functionality on the compare 3 interrupt. User and Privileged mode (read): 0x5 = Auto-clear for compare 3 interrupt is disabled. Any other value = Auto-clear for compare 3 interrupt is enabled. Privileged mode (write): 0x5 = Disables the auto-clear functionality on the compare 3 interrupt. Any other value = Enables the auto-clear functionality on the compare 3 interrupt." end="24" id="INTCLRENABLE3" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="23" description="Reserved. Reads return 0 and writes have no effect" end="20" id="RESERVED24" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="19" description="INTCLRENABLE2. Enables the auto-clear functionality on the compare 2 interrupt. User and Privileged mode (read): 0x5 = Auto-clear for compare 2 interrupt is disabled. Any other value = Auto-clear for compare 2 interrupt is enabled. Privileged mode (write): 0x5 = Disables the auto-clear functionality on the compare 2 interrupt. Any other value = Enables the auto-clear functionality on the compare 2 interrupt." end="16" id="INTCLRENABLE2" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="15" description="Reserved. Reads return 0 and writes have no effect" end="12" id="RESERVED23" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="11" description="INTCLRENABLE1. Enables the auto-clear functionality on the compare 1 interrupt. User and Privileged mode (read): 0x5 = Auto-clear for compare 1 interrupt is disabled. Any other value = Auto-clear for compare 1 interrupt is enabled. Privileged mode (write): 0x5 = Disables the auto-clear functionality on the compare 1 interrupt. Any other value = Enables the auto-clear functionality on the compare 1 interrupt." end="8" id="INTCLRENABLE1" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="7" description="Reserved. Reads return 0 and writes have no effect" end="4" id="RESERVED22" rwaccess="RW" width="4"></bitfield>
    
  <bitfield begin="3" description="INTCLRENABLE0. Enables the auto-clear functionality on the compare 0 interrupt. User and Privileged mode (read): 0x5 = Auto-clear for compare 0 interrupt is disabled. Any other value = Auto-clear for compare 0 interrupt is enabled. Privileged mode (write): 0x5 = Disables the auto-clear functionality on the compare 0 interrupt. Any other value = Enables the auto-clear functionality on the compare 0 interrupt." end="0" id="INTCLRENABLE0" rwaccess="RW" width="4"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP0CLR" description="Compare 0 Clear compare value to be compared with the counter to clear the compare0 interrupt line" id="RTICOMP0CLR" offset="0xB0" width="32">
    
  <bitfield begin="31" description="COMP0CLR: Compare 0 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the compare 0 interrupt or DMA request line is cleared. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP0CLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP1CLR" description="Compare 1 Clear compare value to be compared with the counter to clear the compare1 interrupt line" id="RTICOMP1CLR" offset="0xB4" width="32">
    
  <bitfield begin="31" description="COMP1CLR: Compare 1 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 1 interrupt or DMA request line is cleared. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP1CLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP2CLR" description="Compare 2 Clear compare value to be compared with the counter to clear the compare2 interrupt line" id="RTICOMP2CLR" offset="0xB8" width="32">
    
  <bitfield begin="31" description="COMP2CLR: Compare 2 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 2 interrupt or DMA request line is cleared. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP2CLR" rwaccess="RW" width="32"></bitfield>
  </register>
  
  
  <register acronym="RTICOMP3CLR" description="Compare 3 Clear compare value to be compared with the counter to clear the compare3 interrupt line" id="RTICOMP3CLR" offset="0xBC" width="32">
    
  <bitfield begin="31" description="COMP3CLR: Compare 3 Clear. This registers holds a compare value, which is compared with the counter selected in the compare control logic. If the Free Running Counter matches the compare value, the Compare 3 interrupt or DMA request line is cleared. User and privilege mode (read): current compare value Privilege mode (write): update of the compare register with a new compare value Note: Reset behavior A reset does not generate a compare match, since the compare logic will only be active, when the associated counter block is enabled." end="0" id="COMP3CLR" rwaccess="RW" width="32"></bitfield>
  </register>
</module>
