
Angle_PWM_Detection.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000178  00800100  00002f42  00002fd6  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00002f42  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          0000001a  00800278  00800278  0000314e  2**0
                  ALLOC
  3 .stab         000022c8  00000000  00000000  00003150  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      0000177d  00000000  00000000  00005418  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00006b95  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 000001b6  00000000  00000000  00006cf5  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001f0d  00000000  00000000  00006eab  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 000010d2  00000000  00000000  00008db8  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00001030  00000000  00000000  00009e8a  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000aebc  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002e7  00000000  00000000  0000b03c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000008f6  00000000  00000000  0000b323  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000bc19  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 46 00 	jmp	0x8c	; 0x8c <__ctors_end>
       4:	0c 94 88 09 	jmp	0x1310	; 0x1310 <__vector_1>
       8:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
       c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      10:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      14:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      18:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      1c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      20:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      24:	0c 94 68 0a 	jmp	0x14d0	; 0x14d0 <__vector_9>
      28:	0c 94 a1 0a 	jmp	0x1542	; 0x1542 <__vector_10>
      2c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      30:	0c 94 da 0a 	jmp	0x15b4	; 0x15b4 <__vector_12>
      34:	0c 94 13 0b 	jmp	0x1626	; 0x1626 <__vector_13>
      38:	0c 94 85 0b 	jmp	0x170a	; 0x170a <__vector_14>
      3c:	0c 94 f6 09 	jmp	0x13ec	; 0x13ec <__vector_15>
      40:	0c 94 2f 0a 	jmp	0x145e	; 0x145e <__vector_16>
      44:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      48:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      4c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      50:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      54:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      58:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      5c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      60:	0c 94 4c 0b 	jmp	0x1698	; 0x1698 <__vector_24>
      64:	0c 94 99 08 	jmp	0x1132	; 0x1132 <__vector_25>
      68:	0c 94 be 0b 	jmp	0x177c	; 0x177c <__vector_26>
      6c:	0c 94 f7 0b 	jmp	0x17ee	; 0x17ee <__vector_27>
      70:	0c 94 30 0c 	jmp	0x1860	; 0x1860 <__vector_28>
      74:	0c 94 69 0c 	jmp	0x18d2	; 0x18d2 <__vector_29>
      78:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      7c:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      80:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      84:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>
      88:	0c 94 65 00 	jmp	0xca	; 0xca <__bad_interrupt>

0000008c <__ctors_end>:
      8c:	11 24       	eor	r1, r1
      8e:	1f be       	out	0x3f, r1	; 63
      90:	cf ef       	ldi	r28, 0xFF	; 255
      92:	d0 e1       	ldi	r29, 0x10	; 16
      94:	de bf       	out	0x3e, r29	; 62
      96:	cd bf       	out	0x3d, r28	; 61

00000098 <__do_copy_data>:
      98:	12 e0       	ldi	r17, 0x02	; 2
      9a:	a0 e0       	ldi	r26, 0x00	; 0
      9c:	b1 e0       	ldi	r27, 0x01	; 1
      9e:	e2 e4       	ldi	r30, 0x42	; 66
      a0:	ff e2       	ldi	r31, 0x2F	; 47
      a2:	00 e0       	ldi	r16, 0x00	; 0
      a4:	0b bf       	out	0x3b, r16	; 59
      a6:	02 c0       	rjmp	.+4      	; 0xac <__do_copy_data+0x14>
      a8:	07 90       	elpm	r0, Z+
      aa:	0d 92       	st	X+, r0
      ac:	a8 37       	cpi	r26, 0x78	; 120
      ae:	b1 07       	cpc	r27, r17
      b0:	d9 f7       	brne	.-10     	; 0xa8 <__do_copy_data+0x10>

000000b2 <__do_clear_bss>:
      b2:	12 e0       	ldi	r17, 0x02	; 2
      b4:	a8 e7       	ldi	r26, 0x78	; 120
      b6:	b2 e0       	ldi	r27, 0x02	; 2
      b8:	01 c0       	rjmp	.+2      	; 0xbc <.do_clear_bss_start>

000000ba <.do_clear_bss_loop>:
      ba:	1d 92       	st	X+, r1

000000bc <.do_clear_bss_start>:
      bc:	a2 39       	cpi	r26, 0x92	; 146
      be:	b1 07       	cpc	r27, r17
      c0:	e1 f7       	brne	.-8      	; 0xba <.do_clear_bss_loop>
      c2:	0e 94 3a 08 	call	0x1074	; 0x1074 <main>
      c6:	0c 94 9f 17 	jmp	0x2f3e	; 0x2f3e <_exit>

000000ca <__bad_interrupt>:
      ca:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

000000ce <__fixunssfsi>:
      ce:	ef 92       	push	r14
      d0:	ff 92       	push	r15
      d2:	0f 93       	push	r16
      d4:	1f 93       	push	r17
      d6:	7b 01       	movw	r14, r22
      d8:	8c 01       	movw	r16, r24
      da:	20 e0       	ldi	r18, 0x00	; 0
      dc:	30 e0       	ldi	r19, 0x00	; 0
      de:	40 e0       	ldi	r20, 0x00	; 0
      e0:	5f e4       	ldi	r21, 0x4F	; 79
      e2:	0e 94 e3 03 	call	0x7c6	; 0x7c6 <__gesf2>
      e6:	88 23       	and	r24, r24
      e8:	8c f0       	brlt	.+34     	; 0x10c <__fixunssfsi+0x3e>
      ea:	c8 01       	movw	r24, r16
      ec:	b7 01       	movw	r22, r14
      ee:	20 e0       	ldi	r18, 0x00	; 0
      f0:	30 e0       	ldi	r19, 0x00	; 0
      f2:	40 e0       	ldi	r20, 0x00	; 0
      f4:	5f e4       	ldi	r21, 0x4F	; 79
      f6:	0e 94 df 01 	call	0x3be	; 0x3be <__subsf3>
      fa:	0e 94 13 04 	call	0x826	; 0x826 <__fixsfsi>
      fe:	9b 01       	movw	r18, r22
     100:	ac 01       	movw	r20, r24
     102:	20 50       	subi	r18, 0x00	; 0
     104:	30 40       	sbci	r19, 0x00	; 0
     106:	40 40       	sbci	r20, 0x00	; 0
     108:	50 48       	sbci	r21, 0x80	; 128
     10a:	06 c0       	rjmp	.+12     	; 0x118 <__fixunssfsi+0x4a>
     10c:	c8 01       	movw	r24, r16
     10e:	b7 01       	movw	r22, r14
     110:	0e 94 13 04 	call	0x826	; 0x826 <__fixsfsi>
     114:	9b 01       	movw	r18, r22
     116:	ac 01       	movw	r20, r24
     118:	b9 01       	movw	r22, r18
     11a:	ca 01       	movw	r24, r20
     11c:	1f 91       	pop	r17
     11e:	0f 91       	pop	r16
     120:	ff 90       	pop	r15
     122:	ef 90       	pop	r14
     124:	08 95       	ret

00000126 <_fpadd_parts>:
     126:	a0 e0       	ldi	r26, 0x00	; 0
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	e9 e9       	ldi	r30, 0x99	; 153
     12c:	f0 e0       	ldi	r31, 0x00	; 0
     12e:	0c 94 91 14 	jmp	0x2922	; 0x2922 <__prologue_saves__>
     132:	dc 01       	movw	r26, r24
     134:	2b 01       	movw	r4, r22
     136:	fa 01       	movw	r30, r20
     138:	9c 91       	ld	r25, X
     13a:	92 30       	cpi	r25, 0x02	; 2
     13c:	08 f4       	brcc	.+2      	; 0x140 <_fpadd_parts+0x1a>
     13e:	39 c1       	rjmp	.+626    	; 0x3b2 <_fpadd_parts+0x28c>
     140:	eb 01       	movw	r28, r22
     142:	88 81       	ld	r24, Y
     144:	82 30       	cpi	r24, 0x02	; 2
     146:	08 f4       	brcc	.+2      	; 0x14a <_fpadd_parts+0x24>
     148:	33 c1       	rjmp	.+614    	; 0x3b0 <_fpadd_parts+0x28a>
     14a:	94 30       	cpi	r25, 0x04	; 4
     14c:	69 f4       	brne	.+26     	; 0x168 <_fpadd_parts+0x42>
     14e:	84 30       	cpi	r24, 0x04	; 4
     150:	09 f0       	breq	.+2      	; 0x154 <_fpadd_parts+0x2e>
     152:	2f c1       	rjmp	.+606    	; 0x3b2 <_fpadd_parts+0x28c>
     154:	11 96       	adiw	r26, 0x01	; 1
     156:	9c 91       	ld	r25, X
     158:	11 97       	sbiw	r26, 0x01	; 1
     15a:	89 81       	ldd	r24, Y+1	; 0x01
     15c:	98 17       	cp	r25, r24
     15e:	09 f4       	brne	.+2      	; 0x162 <_fpadd_parts+0x3c>
     160:	28 c1       	rjmp	.+592    	; 0x3b2 <_fpadd_parts+0x28c>
     162:	a8 e6       	ldi	r26, 0x68	; 104
     164:	b1 e0       	ldi	r27, 0x01	; 1
     166:	25 c1       	rjmp	.+586    	; 0x3b2 <_fpadd_parts+0x28c>
     168:	84 30       	cpi	r24, 0x04	; 4
     16a:	09 f4       	brne	.+2      	; 0x16e <_fpadd_parts+0x48>
     16c:	21 c1       	rjmp	.+578    	; 0x3b0 <_fpadd_parts+0x28a>
     16e:	82 30       	cpi	r24, 0x02	; 2
     170:	a9 f4       	brne	.+42     	; 0x19c <_fpadd_parts+0x76>
     172:	92 30       	cpi	r25, 0x02	; 2
     174:	09 f0       	breq	.+2      	; 0x178 <_fpadd_parts+0x52>
     176:	1d c1       	rjmp	.+570    	; 0x3b2 <_fpadd_parts+0x28c>
     178:	9a 01       	movw	r18, r20
     17a:	ad 01       	movw	r20, r26
     17c:	88 e0       	ldi	r24, 0x08	; 8
     17e:	ea 01       	movw	r28, r20
     180:	09 90       	ld	r0, Y+
     182:	ae 01       	movw	r20, r28
     184:	e9 01       	movw	r28, r18
     186:	09 92       	st	Y+, r0
     188:	9e 01       	movw	r18, r28
     18a:	81 50       	subi	r24, 0x01	; 1
     18c:	c1 f7       	brne	.-16     	; 0x17e <_fpadd_parts+0x58>
     18e:	e2 01       	movw	r28, r4
     190:	89 81       	ldd	r24, Y+1	; 0x01
     192:	11 96       	adiw	r26, 0x01	; 1
     194:	9c 91       	ld	r25, X
     196:	89 23       	and	r24, r25
     198:	81 83       	std	Z+1, r24	; 0x01
     19a:	08 c1       	rjmp	.+528    	; 0x3ac <_fpadd_parts+0x286>
     19c:	92 30       	cpi	r25, 0x02	; 2
     19e:	09 f4       	brne	.+2      	; 0x1a2 <_fpadd_parts+0x7c>
     1a0:	07 c1       	rjmp	.+526    	; 0x3b0 <_fpadd_parts+0x28a>
     1a2:	12 96       	adiw	r26, 0x02	; 2
     1a4:	2d 90       	ld	r2, X+
     1a6:	3c 90       	ld	r3, X
     1a8:	13 97       	sbiw	r26, 0x03	; 3
     1aa:	eb 01       	movw	r28, r22
     1ac:	8a 81       	ldd	r24, Y+2	; 0x02
     1ae:	9b 81       	ldd	r25, Y+3	; 0x03
     1b0:	14 96       	adiw	r26, 0x04	; 4
     1b2:	ad 90       	ld	r10, X+
     1b4:	bd 90       	ld	r11, X+
     1b6:	cd 90       	ld	r12, X+
     1b8:	dc 90       	ld	r13, X
     1ba:	17 97       	sbiw	r26, 0x07	; 7
     1bc:	ec 80       	ldd	r14, Y+4	; 0x04
     1be:	fd 80       	ldd	r15, Y+5	; 0x05
     1c0:	0e 81       	ldd	r16, Y+6	; 0x06
     1c2:	1f 81       	ldd	r17, Y+7	; 0x07
     1c4:	91 01       	movw	r18, r2
     1c6:	28 1b       	sub	r18, r24
     1c8:	39 0b       	sbc	r19, r25
     1ca:	b9 01       	movw	r22, r18
     1cc:	37 ff       	sbrs	r19, 7
     1ce:	04 c0       	rjmp	.+8      	; 0x1d8 <_fpadd_parts+0xb2>
     1d0:	66 27       	eor	r22, r22
     1d2:	77 27       	eor	r23, r23
     1d4:	62 1b       	sub	r22, r18
     1d6:	73 0b       	sbc	r23, r19
     1d8:	60 32       	cpi	r22, 0x20	; 32
     1da:	71 05       	cpc	r23, r1
     1dc:	0c f0       	brlt	.+2      	; 0x1e0 <_fpadd_parts+0xba>
     1de:	61 c0       	rjmp	.+194    	; 0x2a2 <_fpadd_parts+0x17c>
     1e0:	12 16       	cp	r1, r18
     1e2:	13 06       	cpc	r1, r19
     1e4:	6c f5       	brge	.+90     	; 0x240 <_fpadd_parts+0x11a>
     1e6:	37 01       	movw	r6, r14
     1e8:	48 01       	movw	r8, r16
     1ea:	06 2e       	mov	r0, r22
     1ec:	04 c0       	rjmp	.+8      	; 0x1f6 <_fpadd_parts+0xd0>
     1ee:	96 94       	lsr	r9
     1f0:	87 94       	ror	r8
     1f2:	77 94       	ror	r7
     1f4:	67 94       	ror	r6
     1f6:	0a 94       	dec	r0
     1f8:	d2 f7       	brpl	.-12     	; 0x1ee <_fpadd_parts+0xc8>
     1fa:	21 e0       	ldi	r18, 0x01	; 1
     1fc:	30 e0       	ldi	r19, 0x00	; 0
     1fe:	40 e0       	ldi	r20, 0x00	; 0
     200:	50 e0       	ldi	r21, 0x00	; 0
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0xe6>
     204:	22 0f       	add	r18, r18
     206:	33 1f       	adc	r19, r19
     208:	44 1f       	adc	r20, r20
     20a:	55 1f       	adc	r21, r21
     20c:	6a 95       	dec	r22
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0xde>
     210:	21 50       	subi	r18, 0x01	; 1
     212:	30 40       	sbci	r19, 0x00	; 0
     214:	40 40       	sbci	r20, 0x00	; 0
     216:	50 40       	sbci	r21, 0x00	; 0
     218:	2e 21       	and	r18, r14
     21a:	3f 21       	and	r19, r15
     21c:	40 23       	and	r20, r16
     21e:	51 23       	and	r21, r17
     220:	21 15       	cp	r18, r1
     222:	31 05       	cpc	r19, r1
     224:	41 05       	cpc	r20, r1
     226:	51 05       	cpc	r21, r1
     228:	21 f0       	breq	.+8      	; 0x232 <_fpadd_parts+0x10c>
     22a:	21 e0       	ldi	r18, 0x01	; 1
     22c:	30 e0       	ldi	r19, 0x00	; 0
     22e:	40 e0       	ldi	r20, 0x00	; 0
     230:	50 e0       	ldi	r21, 0x00	; 0
     232:	79 01       	movw	r14, r18
     234:	8a 01       	movw	r16, r20
     236:	e6 28       	or	r14, r6
     238:	f7 28       	or	r15, r7
     23a:	08 29       	or	r16, r8
     23c:	19 29       	or	r17, r9
     23e:	3c c0       	rjmp	.+120    	; 0x2b8 <_fpadd_parts+0x192>
     240:	23 2b       	or	r18, r19
     242:	d1 f1       	breq	.+116    	; 0x2b8 <_fpadd_parts+0x192>
     244:	26 0e       	add	r2, r22
     246:	37 1e       	adc	r3, r23
     248:	35 01       	movw	r6, r10
     24a:	46 01       	movw	r8, r12
     24c:	06 2e       	mov	r0, r22
     24e:	04 c0       	rjmp	.+8      	; 0x258 <_fpadd_parts+0x132>
     250:	96 94       	lsr	r9
     252:	87 94       	ror	r8
     254:	77 94       	ror	r7
     256:	67 94       	ror	r6
     258:	0a 94       	dec	r0
     25a:	d2 f7       	brpl	.-12     	; 0x250 <_fpadd_parts+0x12a>
     25c:	21 e0       	ldi	r18, 0x01	; 1
     25e:	30 e0       	ldi	r19, 0x00	; 0
     260:	40 e0       	ldi	r20, 0x00	; 0
     262:	50 e0       	ldi	r21, 0x00	; 0
     264:	04 c0       	rjmp	.+8      	; 0x26e <_fpadd_parts+0x148>
     266:	22 0f       	add	r18, r18
     268:	33 1f       	adc	r19, r19
     26a:	44 1f       	adc	r20, r20
     26c:	55 1f       	adc	r21, r21
     26e:	6a 95       	dec	r22
     270:	d2 f7       	brpl	.-12     	; 0x266 <_fpadd_parts+0x140>
     272:	21 50       	subi	r18, 0x01	; 1
     274:	30 40       	sbci	r19, 0x00	; 0
     276:	40 40       	sbci	r20, 0x00	; 0
     278:	50 40       	sbci	r21, 0x00	; 0
     27a:	2a 21       	and	r18, r10
     27c:	3b 21       	and	r19, r11
     27e:	4c 21       	and	r20, r12
     280:	5d 21       	and	r21, r13
     282:	21 15       	cp	r18, r1
     284:	31 05       	cpc	r19, r1
     286:	41 05       	cpc	r20, r1
     288:	51 05       	cpc	r21, r1
     28a:	21 f0       	breq	.+8      	; 0x294 <_fpadd_parts+0x16e>
     28c:	21 e0       	ldi	r18, 0x01	; 1
     28e:	30 e0       	ldi	r19, 0x00	; 0
     290:	40 e0       	ldi	r20, 0x00	; 0
     292:	50 e0       	ldi	r21, 0x00	; 0
     294:	59 01       	movw	r10, r18
     296:	6a 01       	movw	r12, r20
     298:	a6 28       	or	r10, r6
     29a:	b7 28       	or	r11, r7
     29c:	c8 28       	or	r12, r8
     29e:	d9 28       	or	r13, r9
     2a0:	0b c0       	rjmp	.+22     	; 0x2b8 <_fpadd_parts+0x192>
     2a2:	82 15       	cp	r24, r2
     2a4:	93 05       	cpc	r25, r3
     2a6:	2c f0       	brlt	.+10     	; 0x2b2 <_fpadd_parts+0x18c>
     2a8:	1c 01       	movw	r2, r24
     2aa:	aa 24       	eor	r10, r10
     2ac:	bb 24       	eor	r11, r11
     2ae:	65 01       	movw	r12, r10
     2b0:	03 c0       	rjmp	.+6      	; 0x2b8 <_fpadd_parts+0x192>
     2b2:	ee 24       	eor	r14, r14
     2b4:	ff 24       	eor	r15, r15
     2b6:	87 01       	movw	r16, r14
     2b8:	11 96       	adiw	r26, 0x01	; 1
     2ba:	9c 91       	ld	r25, X
     2bc:	d2 01       	movw	r26, r4
     2be:	11 96       	adiw	r26, 0x01	; 1
     2c0:	8c 91       	ld	r24, X
     2c2:	98 17       	cp	r25, r24
     2c4:	09 f4       	brne	.+2      	; 0x2c8 <_fpadd_parts+0x1a2>
     2c6:	45 c0       	rjmp	.+138    	; 0x352 <_fpadd_parts+0x22c>
     2c8:	99 23       	and	r25, r25
     2ca:	39 f0       	breq	.+14     	; 0x2da <_fpadd_parts+0x1b4>
     2cc:	a8 01       	movw	r20, r16
     2ce:	97 01       	movw	r18, r14
     2d0:	2a 19       	sub	r18, r10
     2d2:	3b 09       	sbc	r19, r11
     2d4:	4c 09       	sbc	r20, r12
     2d6:	5d 09       	sbc	r21, r13
     2d8:	06 c0       	rjmp	.+12     	; 0x2e6 <_fpadd_parts+0x1c0>
     2da:	a6 01       	movw	r20, r12
     2dc:	95 01       	movw	r18, r10
     2de:	2e 19       	sub	r18, r14
     2e0:	3f 09       	sbc	r19, r15
     2e2:	40 0b       	sbc	r20, r16
     2e4:	51 0b       	sbc	r21, r17
     2e6:	57 fd       	sbrc	r21, 7
     2e8:	08 c0       	rjmp	.+16     	; 0x2fa <_fpadd_parts+0x1d4>
     2ea:	11 82       	std	Z+1, r1	; 0x01
     2ec:	33 82       	std	Z+3, r3	; 0x03
     2ee:	22 82       	std	Z+2, r2	; 0x02
     2f0:	24 83       	std	Z+4, r18	; 0x04
     2f2:	35 83       	std	Z+5, r19	; 0x05
     2f4:	46 83       	std	Z+6, r20	; 0x06
     2f6:	57 83       	std	Z+7, r21	; 0x07
     2f8:	1d c0       	rjmp	.+58     	; 0x334 <_fpadd_parts+0x20e>
     2fa:	81 e0       	ldi	r24, 0x01	; 1
     2fc:	81 83       	std	Z+1, r24	; 0x01
     2fe:	33 82       	std	Z+3, r3	; 0x03
     300:	22 82       	std	Z+2, r2	; 0x02
     302:	88 27       	eor	r24, r24
     304:	99 27       	eor	r25, r25
     306:	dc 01       	movw	r26, r24
     308:	82 1b       	sub	r24, r18
     30a:	93 0b       	sbc	r25, r19
     30c:	a4 0b       	sbc	r26, r20
     30e:	b5 0b       	sbc	r27, r21
     310:	84 83       	std	Z+4, r24	; 0x04
     312:	95 83       	std	Z+5, r25	; 0x05
     314:	a6 83       	std	Z+6, r26	; 0x06
     316:	b7 83       	std	Z+7, r27	; 0x07
     318:	0d c0       	rjmp	.+26     	; 0x334 <_fpadd_parts+0x20e>
     31a:	22 0f       	add	r18, r18
     31c:	33 1f       	adc	r19, r19
     31e:	44 1f       	adc	r20, r20
     320:	55 1f       	adc	r21, r21
     322:	24 83       	std	Z+4, r18	; 0x04
     324:	35 83       	std	Z+5, r19	; 0x05
     326:	46 83       	std	Z+6, r20	; 0x06
     328:	57 83       	std	Z+7, r21	; 0x07
     32a:	82 81       	ldd	r24, Z+2	; 0x02
     32c:	93 81       	ldd	r25, Z+3	; 0x03
     32e:	01 97       	sbiw	r24, 0x01	; 1
     330:	93 83       	std	Z+3, r25	; 0x03
     332:	82 83       	std	Z+2, r24	; 0x02
     334:	24 81       	ldd	r18, Z+4	; 0x04
     336:	35 81       	ldd	r19, Z+5	; 0x05
     338:	46 81       	ldd	r20, Z+6	; 0x06
     33a:	57 81       	ldd	r21, Z+7	; 0x07
     33c:	da 01       	movw	r26, r20
     33e:	c9 01       	movw	r24, r18
     340:	01 97       	sbiw	r24, 0x01	; 1
     342:	a1 09       	sbc	r26, r1
     344:	b1 09       	sbc	r27, r1
     346:	8f 5f       	subi	r24, 0xFF	; 255
     348:	9f 4f       	sbci	r25, 0xFF	; 255
     34a:	af 4f       	sbci	r26, 0xFF	; 255
     34c:	bf 43       	sbci	r27, 0x3F	; 63
     34e:	28 f3       	brcs	.-54     	; 0x31a <_fpadd_parts+0x1f4>
     350:	0b c0       	rjmp	.+22     	; 0x368 <_fpadd_parts+0x242>
     352:	91 83       	std	Z+1, r25	; 0x01
     354:	33 82       	std	Z+3, r3	; 0x03
     356:	22 82       	std	Z+2, r2	; 0x02
     358:	ea 0c       	add	r14, r10
     35a:	fb 1c       	adc	r15, r11
     35c:	0c 1d       	adc	r16, r12
     35e:	1d 1d       	adc	r17, r13
     360:	e4 82       	std	Z+4, r14	; 0x04
     362:	f5 82       	std	Z+5, r15	; 0x05
     364:	06 83       	std	Z+6, r16	; 0x06
     366:	17 83       	std	Z+7, r17	; 0x07
     368:	83 e0       	ldi	r24, 0x03	; 3
     36a:	80 83       	st	Z, r24
     36c:	24 81       	ldd	r18, Z+4	; 0x04
     36e:	35 81       	ldd	r19, Z+5	; 0x05
     370:	46 81       	ldd	r20, Z+6	; 0x06
     372:	57 81       	ldd	r21, Z+7	; 0x07
     374:	57 ff       	sbrs	r21, 7
     376:	1a c0       	rjmp	.+52     	; 0x3ac <_fpadd_parts+0x286>
     378:	c9 01       	movw	r24, r18
     37a:	aa 27       	eor	r26, r26
     37c:	97 fd       	sbrc	r25, 7
     37e:	a0 95       	com	r26
     380:	ba 2f       	mov	r27, r26
     382:	81 70       	andi	r24, 0x01	; 1
     384:	90 70       	andi	r25, 0x00	; 0
     386:	a0 70       	andi	r26, 0x00	; 0
     388:	b0 70       	andi	r27, 0x00	; 0
     38a:	56 95       	lsr	r21
     38c:	47 95       	ror	r20
     38e:	37 95       	ror	r19
     390:	27 95       	ror	r18
     392:	82 2b       	or	r24, r18
     394:	93 2b       	or	r25, r19
     396:	a4 2b       	or	r26, r20
     398:	b5 2b       	or	r27, r21
     39a:	84 83       	std	Z+4, r24	; 0x04
     39c:	95 83       	std	Z+5, r25	; 0x05
     39e:	a6 83       	std	Z+6, r26	; 0x06
     3a0:	b7 83       	std	Z+7, r27	; 0x07
     3a2:	82 81       	ldd	r24, Z+2	; 0x02
     3a4:	93 81       	ldd	r25, Z+3	; 0x03
     3a6:	01 96       	adiw	r24, 0x01	; 1
     3a8:	93 83       	std	Z+3, r25	; 0x03
     3aa:	82 83       	std	Z+2, r24	; 0x02
     3ac:	df 01       	movw	r26, r30
     3ae:	01 c0       	rjmp	.+2      	; 0x3b2 <_fpadd_parts+0x28c>
     3b0:	d2 01       	movw	r26, r4
     3b2:	cd 01       	movw	r24, r26
     3b4:	cd b7       	in	r28, 0x3d	; 61
     3b6:	de b7       	in	r29, 0x3e	; 62
     3b8:	e2 e1       	ldi	r30, 0x12	; 18
     3ba:	0c 94 ad 14 	jmp	0x295a	; 0x295a <__epilogue_restores__>

000003be <__subsf3>:
     3be:	a0 e2       	ldi	r26, 0x20	; 32
     3c0:	b0 e0       	ldi	r27, 0x00	; 0
     3c2:	e5 ee       	ldi	r30, 0xE5	; 229
     3c4:	f1 e0       	ldi	r31, 0x01	; 1
     3c6:	0c 94 9d 14 	jmp	0x293a	; 0x293a <__prologue_saves__+0x18>
     3ca:	69 83       	std	Y+1, r22	; 0x01
     3cc:	7a 83       	std	Y+2, r23	; 0x02
     3ce:	8b 83       	std	Y+3, r24	; 0x03
     3d0:	9c 83       	std	Y+4, r25	; 0x04
     3d2:	2d 83       	std	Y+5, r18	; 0x05
     3d4:	3e 83       	std	Y+6, r19	; 0x06
     3d6:	4f 83       	std	Y+7, r20	; 0x07
     3d8:	58 87       	std	Y+8, r21	; 0x08
     3da:	e9 e0       	ldi	r30, 0x09	; 9
     3dc:	ee 2e       	mov	r14, r30
     3de:	f1 2c       	mov	r15, r1
     3e0:	ec 0e       	add	r14, r28
     3e2:	fd 1e       	adc	r15, r29
     3e4:	ce 01       	movw	r24, r28
     3e6:	01 96       	adiw	r24, 0x01	; 1
     3e8:	b7 01       	movw	r22, r14
     3ea:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     3ee:	8e 01       	movw	r16, r28
     3f0:	0f 5e       	subi	r16, 0xEF	; 239
     3f2:	1f 4f       	sbci	r17, 0xFF	; 255
     3f4:	ce 01       	movw	r24, r28
     3f6:	05 96       	adiw	r24, 0x05	; 5
     3f8:	b8 01       	movw	r22, r16
     3fa:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     3fe:	8a 89       	ldd	r24, Y+18	; 0x12
     400:	91 e0       	ldi	r25, 0x01	; 1
     402:	89 27       	eor	r24, r25
     404:	8a 8b       	std	Y+18, r24	; 0x12
     406:	c7 01       	movw	r24, r14
     408:	b8 01       	movw	r22, r16
     40a:	ae 01       	movw	r20, r28
     40c:	47 5e       	subi	r20, 0xE7	; 231
     40e:	5f 4f       	sbci	r21, 0xFF	; 255
     410:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     414:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     418:	a0 96       	adiw	r28, 0x20	; 32
     41a:	e6 e0       	ldi	r30, 0x06	; 6
     41c:	0c 94 b9 14 	jmp	0x2972	; 0x2972 <__epilogue_restores__+0x18>

00000420 <__addsf3>:
     420:	a0 e2       	ldi	r26, 0x20	; 32
     422:	b0 e0       	ldi	r27, 0x00	; 0
     424:	e6 e1       	ldi	r30, 0x16	; 22
     426:	f2 e0       	ldi	r31, 0x02	; 2
     428:	0c 94 9d 14 	jmp	0x293a	; 0x293a <__prologue_saves__+0x18>
     42c:	69 83       	std	Y+1, r22	; 0x01
     42e:	7a 83       	std	Y+2, r23	; 0x02
     430:	8b 83       	std	Y+3, r24	; 0x03
     432:	9c 83       	std	Y+4, r25	; 0x04
     434:	2d 83       	std	Y+5, r18	; 0x05
     436:	3e 83       	std	Y+6, r19	; 0x06
     438:	4f 83       	std	Y+7, r20	; 0x07
     43a:	58 87       	std	Y+8, r21	; 0x08
     43c:	f9 e0       	ldi	r31, 0x09	; 9
     43e:	ef 2e       	mov	r14, r31
     440:	f1 2c       	mov	r15, r1
     442:	ec 0e       	add	r14, r28
     444:	fd 1e       	adc	r15, r29
     446:	ce 01       	movw	r24, r28
     448:	01 96       	adiw	r24, 0x01	; 1
     44a:	b7 01       	movw	r22, r14
     44c:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     450:	8e 01       	movw	r16, r28
     452:	0f 5e       	subi	r16, 0xEF	; 239
     454:	1f 4f       	sbci	r17, 0xFF	; 255
     456:	ce 01       	movw	r24, r28
     458:	05 96       	adiw	r24, 0x05	; 5
     45a:	b8 01       	movw	r22, r16
     45c:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     460:	c7 01       	movw	r24, r14
     462:	b8 01       	movw	r22, r16
     464:	ae 01       	movw	r20, r28
     466:	47 5e       	subi	r20, 0xE7	; 231
     468:	5f 4f       	sbci	r21, 0xFF	; 255
     46a:	0e 94 93 00 	call	0x126	; 0x126 <_fpadd_parts>
     46e:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     472:	a0 96       	adiw	r28, 0x20	; 32
     474:	e6 e0       	ldi	r30, 0x06	; 6
     476:	0c 94 b9 14 	jmp	0x2972	; 0x2972 <__epilogue_restores__+0x18>

0000047a <__mulsf3>:
     47a:	a0 e2       	ldi	r26, 0x20	; 32
     47c:	b0 e0       	ldi	r27, 0x00	; 0
     47e:	e3 e4       	ldi	r30, 0x43	; 67
     480:	f2 e0       	ldi	r31, 0x02	; 2
     482:	0c 94 91 14 	jmp	0x2922	; 0x2922 <__prologue_saves__>
     486:	69 83       	std	Y+1, r22	; 0x01
     488:	7a 83       	std	Y+2, r23	; 0x02
     48a:	8b 83       	std	Y+3, r24	; 0x03
     48c:	9c 83       	std	Y+4, r25	; 0x04
     48e:	2d 83       	std	Y+5, r18	; 0x05
     490:	3e 83       	std	Y+6, r19	; 0x06
     492:	4f 83       	std	Y+7, r20	; 0x07
     494:	58 87       	std	Y+8, r21	; 0x08
     496:	ce 01       	movw	r24, r28
     498:	01 96       	adiw	r24, 0x01	; 1
     49a:	be 01       	movw	r22, r28
     49c:	67 5f       	subi	r22, 0xF7	; 247
     49e:	7f 4f       	sbci	r23, 0xFF	; 255
     4a0:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     4a4:	ce 01       	movw	r24, r28
     4a6:	05 96       	adiw	r24, 0x05	; 5
     4a8:	be 01       	movw	r22, r28
     4aa:	6f 5e       	subi	r22, 0xEF	; 239
     4ac:	7f 4f       	sbci	r23, 0xFF	; 255
     4ae:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     4b2:	99 85       	ldd	r25, Y+9	; 0x09
     4b4:	92 30       	cpi	r25, 0x02	; 2
     4b6:	88 f0       	brcs	.+34     	; 0x4da <__mulsf3+0x60>
     4b8:	89 89       	ldd	r24, Y+17	; 0x11
     4ba:	82 30       	cpi	r24, 0x02	; 2
     4bc:	c8 f0       	brcs	.+50     	; 0x4f0 <__mulsf3+0x76>
     4be:	94 30       	cpi	r25, 0x04	; 4
     4c0:	19 f4       	brne	.+6      	; 0x4c8 <__mulsf3+0x4e>
     4c2:	82 30       	cpi	r24, 0x02	; 2
     4c4:	51 f4       	brne	.+20     	; 0x4da <__mulsf3+0x60>
     4c6:	04 c0       	rjmp	.+8      	; 0x4d0 <__mulsf3+0x56>
     4c8:	84 30       	cpi	r24, 0x04	; 4
     4ca:	29 f4       	brne	.+10     	; 0x4d6 <__mulsf3+0x5c>
     4cc:	92 30       	cpi	r25, 0x02	; 2
     4ce:	81 f4       	brne	.+32     	; 0x4f0 <__mulsf3+0x76>
     4d0:	88 e6       	ldi	r24, 0x68	; 104
     4d2:	91 e0       	ldi	r25, 0x01	; 1
     4d4:	c6 c0       	rjmp	.+396    	; 0x662 <__mulsf3+0x1e8>
     4d6:	92 30       	cpi	r25, 0x02	; 2
     4d8:	49 f4       	brne	.+18     	; 0x4ec <__mulsf3+0x72>
     4da:	20 e0       	ldi	r18, 0x00	; 0
     4dc:	9a 85       	ldd	r25, Y+10	; 0x0a
     4de:	8a 89       	ldd	r24, Y+18	; 0x12
     4e0:	98 13       	cpse	r25, r24
     4e2:	21 e0       	ldi	r18, 0x01	; 1
     4e4:	2a 87       	std	Y+10, r18	; 0x0a
     4e6:	ce 01       	movw	r24, r28
     4e8:	09 96       	adiw	r24, 0x09	; 9
     4ea:	bb c0       	rjmp	.+374    	; 0x662 <__mulsf3+0x1e8>
     4ec:	82 30       	cpi	r24, 0x02	; 2
     4ee:	49 f4       	brne	.+18     	; 0x502 <__mulsf3+0x88>
     4f0:	20 e0       	ldi	r18, 0x00	; 0
     4f2:	9a 85       	ldd	r25, Y+10	; 0x0a
     4f4:	8a 89       	ldd	r24, Y+18	; 0x12
     4f6:	98 13       	cpse	r25, r24
     4f8:	21 e0       	ldi	r18, 0x01	; 1
     4fa:	2a 8b       	std	Y+18, r18	; 0x12
     4fc:	ce 01       	movw	r24, r28
     4fe:	41 96       	adiw	r24, 0x11	; 17
     500:	b0 c0       	rjmp	.+352    	; 0x662 <__mulsf3+0x1e8>
     502:	2d 84       	ldd	r2, Y+13	; 0x0d
     504:	3e 84       	ldd	r3, Y+14	; 0x0e
     506:	4f 84       	ldd	r4, Y+15	; 0x0f
     508:	58 88       	ldd	r5, Y+16	; 0x10
     50a:	6d 88       	ldd	r6, Y+21	; 0x15
     50c:	7e 88       	ldd	r7, Y+22	; 0x16
     50e:	8f 88       	ldd	r8, Y+23	; 0x17
     510:	98 8c       	ldd	r9, Y+24	; 0x18
     512:	ee 24       	eor	r14, r14
     514:	ff 24       	eor	r15, r15
     516:	87 01       	movw	r16, r14
     518:	aa 24       	eor	r10, r10
     51a:	bb 24       	eor	r11, r11
     51c:	65 01       	movw	r12, r10
     51e:	40 e0       	ldi	r20, 0x00	; 0
     520:	50 e0       	ldi	r21, 0x00	; 0
     522:	60 e0       	ldi	r22, 0x00	; 0
     524:	70 e0       	ldi	r23, 0x00	; 0
     526:	e0 e0       	ldi	r30, 0x00	; 0
     528:	f0 e0       	ldi	r31, 0x00	; 0
     52a:	c1 01       	movw	r24, r2
     52c:	81 70       	andi	r24, 0x01	; 1
     52e:	90 70       	andi	r25, 0x00	; 0
     530:	89 2b       	or	r24, r25
     532:	e9 f0       	breq	.+58     	; 0x56e <__mulsf3+0xf4>
     534:	e6 0c       	add	r14, r6
     536:	f7 1c       	adc	r15, r7
     538:	08 1d       	adc	r16, r8
     53a:	19 1d       	adc	r17, r9
     53c:	9a 01       	movw	r18, r20
     53e:	ab 01       	movw	r20, r22
     540:	2a 0d       	add	r18, r10
     542:	3b 1d       	adc	r19, r11
     544:	4c 1d       	adc	r20, r12
     546:	5d 1d       	adc	r21, r13
     548:	80 e0       	ldi	r24, 0x00	; 0
     54a:	90 e0       	ldi	r25, 0x00	; 0
     54c:	a0 e0       	ldi	r26, 0x00	; 0
     54e:	b0 e0       	ldi	r27, 0x00	; 0
     550:	e6 14       	cp	r14, r6
     552:	f7 04       	cpc	r15, r7
     554:	08 05       	cpc	r16, r8
     556:	19 05       	cpc	r17, r9
     558:	20 f4       	brcc	.+8      	; 0x562 <__mulsf3+0xe8>
     55a:	81 e0       	ldi	r24, 0x01	; 1
     55c:	90 e0       	ldi	r25, 0x00	; 0
     55e:	a0 e0       	ldi	r26, 0x00	; 0
     560:	b0 e0       	ldi	r27, 0x00	; 0
     562:	ba 01       	movw	r22, r20
     564:	a9 01       	movw	r20, r18
     566:	48 0f       	add	r20, r24
     568:	59 1f       	adc	r21, r25
     56a:	6a 1f       	adc	r22, r26
     56c:	7b 1f       	adc	r23, r27
     56e:	aa 0c       	add	r10, r10
     570:	bb 1c       	adc	r11, r11
     572:	cc 1c       	adc	r12, r12
     574:	dd 1c       	adc	r13, r13
     576:	97 fe       	sbrs	r9, 7
     578:	08 c0       	rjmp	.+16     	; 0x58a <__mulsf3+0x110>
     57a:	81 e0       	ldi	r24, 0x01	; 1
     57c:	90 e0       	ldi	r25, 0x00	; 0
     57e:	a0 e0       	ldi	r26, 0x00	; 0
     580:	b0 e0       	ldi	r27, 0x00	; 0
     582:	a8 2a       	or	r10, r24
     584:	b9 2a       	or	r11, r25
     586:	ca 2a       	or	r12, r26
     588:	db 2a       	or	r13, r27
     58a:	31 96       	adiw	r30, 0x01	; 1
     58c:	e0 32       	cpi	r30, 0x20	; 32
     58e:	f1 05       	cpc	r31, r1
     590:	49 f0       	breq	.+18     	; 0x5a4 <__mulsf3+0x12a>
     592:	66 0c       	add	r6, r6
     594:	77 1c       	adc	r7, r7
     596:	88 1c       	adc	r8, r8
     598:	99 1c       	adc	r9, r9
     59a:	56 94       	lsr	r5
     59c:	47 94       	ror	r4
     59e:	37 94       	ror	r3
     5a0:	27 94       	ror	r2
     5a2:	c3 cf       	rjmp	.-122    	; 0x52a <__mulsf3+0xb0>
     5a4:	fa 85       	ldd	r31, Y+10	; 0x0a
     5a6:	ea 89       	ldd	r30, Y+18	; 0x12
     5a8:	2b 89       	ldd	r18, Y+19	; 0x13
     5aa:	3c 89       	ldd	r19, Y+20	; 0x14
     5ac:	8b 85       	ldd	r24, Y+11	; 0x0b
     5ae:	9c 85       	ldd	r25, Y+12	; 0x0c
     5b0:	28 0f       	add	r18, r24
     5b2:	39 1f       	adc	r19, r25
     5b4:	2e 5f       	subi	r18, 0xFE	; 254
     5b6:	3f 4f       	sbci	r19, 0xFF	; 255
     5b8:	17 c0       	rjmp	.+46     	; 0x5e8 <__mulsf3+0x16e>
     5ba:	ca 01       	movw	r24, r20
     5bc:	81 70       	andi	r24, 0x01	; 1
     5be:	90 70       	andi	r25, 0x00	; 0
     5c0:	89 2b       	or	r24, r25
     5c2:	61 f0       	breq	.+24     	; 0x5dc <__mulsf3+0x162>
     5c4:	16 95       	lsr	r17
     5c6:	07 95       	ror	r16
     5c8:	f7 94       	ror	r15
     5ca:	e7 94       	ror	r14
     5cc:	80 e0       	ldi	r24, 0x00	; 0
     5ce:	90 e0       	ldi	r25, 0x00	; 0
     5d0:	a0 e0       	ldi	r26, 0x00	; 0
     5d2:	b0 e8       	ldi	r27, 0x80	; 128
     5d4:	e8 2a       	or	r14, r24
     5d6:	f9 2a       	or	r15, r25
     5d8:	0a 2b       	or	r16, r26
     5da:	1b 2b       	or	r17, r27
     5dc:	76 95       	lsr	r23
     5de:	67 95       	ror	r22
     5e0:	57 95       	ror	r21
     5e2:	47 95       	ror	r20
     5e4:	2f 5f       	subi	r18, 0xFF	; 255
     5e6:	3f 4f       	sbci	r19, 0xFF	; 255
     5e8:	77 fd       	sbrc	r23, 7
     5ea:	e7 cf       	rjmp	.-50     	; 0x5ba <__mulsf3+0x140>
     5ec:	0c c0       	rjmp	.+24     	; 0x606 <__mulsf3+0x18c>
     5ee:	44 0f       	add	r20, r20
     5f0:	55 1f       	adc	r21, r21
     5f2:	66 1f       	adc	r22, r22
     5f4:	77 1f       	adc	r23, r23
     5f6:	17 fd       	sbrc	r17, 7
     5f8:	41 60       	ori	r20, 0x01	; 1
     5fa:	ee 0c       	add	r14, r14
     5fc:	ff 1c       	adc	r15, r15
     5fe:	00 1f       	adc	r16, r16
     600:	11 1f       	adc	r17, r17
     602:	21 50       	subi	r18, 0x01	; 1
     604:	30 40       	sbci	r19, 0x00	; 0
     606:	40 30       	cpi	r20, 0x00	; 0
     608:	90 e0       	ldi	r25, 0x00	; 0
     60a:	59 07       	cpc	r21, r25
     60c:	90 e0       	ldi	r25, 0x00	; 0
     60e:	69 07       	cpc	r22, r25
     610:	90 e4       	ldi	r25, 0x40	; 64
     612:	79 07       	cpc	r23, r25
     614:	60 f3       	brcs	.-40     	; 0x5ee <__mulsf3+0x174>
     616:	2b 8f       	std	Y+27, r18	; 0x1b
     618:	3c 8f       	std	Y+28, r19	; 0x1c
     61a:	db 01       	movw	r26, r22
     61c:	ca 01       	movw	r24, r20
     61e:	8f 77       	andi	r24, 0x7F	; 127
     620:	90 70       	andi	r25, 0x00	; 0
     622:	a0 70       	andi	r26, 0x00	; 0
     624:	b0 70       	andi	r27, 0x00	; 0
     626:	80 34       	cpi	r24, 0x40	; 64
     628:	91 05       	cpc	r25, r1
     62a:	a1 05       	cpc	r26, r1
     62c:	b1 05       	cpc	r27, r1
     62e:	61 f4       	brne	.+24     	; 0x648 <__mulsf3+0x1ce>
     630:	47 fd       	sbrc	r20, 7
     632:	0a c0       	rjmp	.+20     	; 0x648 <__mulsf3+0x1ce>
     634:	e1 14       	cp	r14, r1
     636:	f1 04       	cpc	r15, r1
     638:	01 05       	cpc	r16, r1
     63a:	11 05       	cpc	r17, r1
     63c:	29 f0       	breq	.+10     	; 0x648 <__mulsf3+0x1ce>
     63e:	40 5c       	subi	r20, 0xC0	; 192
     640:	5f 4f       	sbci	r21, 0xFF	; 255
     642:	6f 4f       	sbci	r22, 0xFF	; 255
     644:	7f 4f       	sbci	r23, 0xFF	; 255
     646:	40 78       	andi	r20, 0x80	; 128
     648:	1a 8e       	std	Y+26, r1	; 0x1a
     64a:	fe 17       	cp	r31, r30
     64c:	11 f0       	breq	.+4      	; 0x652 <__mulsf3+0x1d8>
     64e:	81 e0       	ldi	r24, 0x01	; 1
     650:	8a 8f       	std	Y+26, r24	; 0x1a
     652:	4d 8f       	std	Y+29, r20	; 0x1d
     654:	5e 8f       	std	Y+30, r21	; 0x1e
     656:	6f 8f       	std	Y+31, r22	; 0x1f
     658:	78 a3       	std	Y+32, r23	; 0x20
     65a:	83 e0       	ldi	r24, 0x03	; 3
     65c:	89 8f       	std	Y+25, r24	; 0x19
     65e:	ce 01       	movw	r24, r28
     660:	49 96       	adiw	r24, 0x19	; 25
     662:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     666:	a0 96       	adiw	r28, 0x20	; 32
     668:	e2 e1       	ldi	r30, 0x12	; 18
     66a:	0c 94 ad 14 	jmp	0x295a	; 0x295a <__epilogue_restores__>

0000066e <__divsf3>:
     66e:	a8 e1       	ldi	r26, 0x18	; 24
     670:	b0 e0       	ldi	r27, 0x00	; 0
     672:	ed e3       	ldi	r30, 0x3D	; 61
     674:	f3 e0       	ldi	r31, 0x03	; 3
     676:	0c 94 99 14 	jmp	0x2932	; 0x2932 <__prologue_saves__+0x10>
     67a:	69 83       	std	Y+1, r22	; 0x01
     67c:	7a 83       	std	Y+2, r23	; 0x02
     67e:	8b 83       	std	Y+3, r24	; 0x03
     680:	9c 83       	std	Y+4, r25	; 0x04
     682:	2d 83       	std	Y+5, r18	; 0x05
     684:	3e 83       	std	Y+6, r19	; 0x06
     686:	4f 83       	std	Y+7, r20	; 0x07
     688:	58 87       	std	Y+8, r21	; 0x08
     68a:	b9 e0       	ldi	r27, 0x09	; 9
     68c:	eb 2e       	mov	r14, r27
     68e:	f1 2c       	mov	r15, r1
     690:	ec 0e       	add	r14, r28
     692:	fd 1e       	adc	r15, r29
     694:	ce 01       	movw	r24, r28
     696:	01 96       	adiw	r24, 0x01	; 1
     698:	b7 01       	movw	r22, r14
     69a:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     69e:	8e 01       	movw	r16, r28
     6a0:	0f 5e       	subi	r16, 0xEF	; 239
     6a2:	1f 4f       	sbci	r17, 0xFF	; 255
     6a4:	ce 01       	movw	r24, r28
     6a6:	05 96       	adiw	r24, 0x05	; 5
     6a8:	b8 01       	movw	r22, r16
     6aa:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     6ae:	29 85       	ldd	r18, Y+9	; 0x09
     6b0:	22 30       	cpi	r18, 0x02	; 2
     6b2:	08 f4       	brcc	.+2      	; 0x6b6 <__divsf3+0x48>
     6b4:	7e c0       	rjmp	.+252    	; 0x7b2 <__divsf3+0x144>
     6b6:	39 89       	ldd	r19, Y+17	; 0x11
     6b8:	32 30       	cpi	r19, 0x02	; 2
     6ba:	10 f4       	brcc	.+4      	; 0x6c0 <__divsf3+0x52>
     6bc:	b8 01       	movw	r22, r16
     6be:	7c c0       	rjmp	.+248    	; 0x7b8 <__divsf3+0x14a>
     6c0:	8a 85       	ldd	r24, Y+10	; 0x0a
     6c2:	9a 89       	ldd	r25, Y+18	; 0x12
     6c4:	89 27       	eor	r24, r25
     6c6:	8a 87       	std	Y+10, r24	; 0x0a
     6c8:	24 30       	cpi	r18, 0x04	; 4
     6ca:	11 f0       	breq	.+4      	; 0x6d0 <__divsf3+0x62>
     6cc:	22 30       	cpi	r18, 0x02	; 2
     6ce:	31 f4       	brne	.+12     	; 0x6dc <__divsf3+0x6e>
     6d0:	23 17       	cp	r18, r19
     6d2:	09 f0       	breq	.+2      	; 0x6d6 <__divsf3+0x68>
     6d4:	6e c0       	rjmp	.+220    	; 0x7b2 <__divsf3+0x144>
     6d6:	68 e6       	ldi	r22, 0x68	; 104
     6d8:	71 e0       	ldi	r23, 0x01	; 1
     6da:	6e c0       	rjmp	.+220    	; 0x7b8 <__divsf3+0x14a>
     6dc:	34 30       	cpi	r19, 0x04	; 4
     6de:	39 f4       	brne	.+14     	; 0x6ee <__divsf3+0x80>
     6e0:	1d 86       	std	Y+13, r1	; 0x0d
     6e2:	1e 86       	std	Y+14, r1	; 0x0e
     6e4:	1f 86       	std	Y+15, r1	; 0x0f
     6e6:	18 8a       	std	Y+16, r1	; 0x10
     6e8:	1c 86       	std	Y+12, r1	; 0x0c
     6ea:	1b 86       	std	Y+11, r1	; 0x0b
     6ec:	04 c0       	rjmp	.+8      	; 0x6f6 <__divsf3+0x88>
     6ee:	32 30       	cpi	r19, 0x02	; 2
     6f0:	21 f4       	brne	.+8      	; 0x6fa <__divsf3+0x8c>
     6f2:	84 e0       	ldi	r24, 0x04	; 4
     6f4:	89 87       	std	Y+9, r24	; 0x09
     6f6:	b7 01       	movw	r22, r14
     6f8:	5f c0       	rjmp	.+190    	; 0x7b8 <__divsf3+0x14a>
     6fa:	2b 85       	ldd	r18, Y+11	; 0x0b
     6fc:	3c 85       	ldd	r19, Y+12	; 0x0c
     6fe:	8b 89       	ldd	r24, Y+19	; 0x13
     700:	9c 89       	ldd	r25, Y+20	; 0x14
     702:	28 1b       	sub	r18, r24
     704:	39 0b       	sbc	r19, r25
     706:	3c 87       	std	Y+12, r19	; 0x0c
     708:	2b 87       	std	Y+11, r18	; 0x0b
     70a:	ed 84       	ldd	r14, Y+13	; 0x0d
     70c:	fe 84       	ldd	r15, Y+14	; 0x0e
     70e:	0f 85       	ldd	r16, Y+15	; 0x0f
     710:	18 89       	ldd	r17, Y+16	; 0x10
     712:	ad 88       	ldd	r10, Y+21	; 0x15
     714:	be 88       	ldd	r11, Y+22	; 0x16
     716:	cf 88       	ldd	r12, Y+23	; 0x17
     718:	d8 8c       	ldd	r13, Y+24	; 0x18
     71a:	ea 14       	cp	r14, r10
     71c:	fb 04       	cpc	r15, r11
     71e:	0c 05       	cpc	r16, r12
     720:	1d 05       	cpc	r17, r13
     722:	40 f4       	brcc	.+16     	; 0x734 <__divsf3+0xc6>
     724:	ee 0c       	add	r14, r14
     726:	ff 1c       	adc	r15, r15
     728:	00 1f       	adc	r16, r16
     72a:	11 1f       	adc	r17, r17
     72c:	21 50       	subi	r18, 0x01	; 1
     72e:	30 40       	sbci	r19, 0x00	; 0
     730:	3c 87       	std	Y+12, r19	; 0x0c
     732:	2b 87       	std	Y+11, r18	; 0x0b
     734:	20 e0       	ldi	r18, 0x00	; 0
     736:	30 e0       	ldi	r19, 0x00	; 0
     738:	40 e0       	ldi	r20, 0x00	; 0
     73a:	50 e0       	ldi	r21, 0x00	; 0
     73c:	80 e0       	ldi	r24, 0x00	; 0
     73e:	90 e0       	ldi	r25, 0x00	; 0
     740:	a0 e0       	ldi	r26, 0x00	; 0
     742:	b0 e4       	ldi	r27, 0x40	; 64
     744:	60 e0       	ldi	r22, 0x00	; 0
     746:	70 e0       	ldi	r23, 0x00	; 0
     748:	ea 14       	cp	r14, r10
     74a:	fb 04       	cpc	r15, r11
     74c:	0c 05       	cpc	r16, r12
     74e:	1d 05       	cpc	r17, r13
     750:	40 f0       	brcs	.+16     	; 0x762 <__divsf3+0xf4>
     752:	28 2b       	or	r18, r24
     754:	39 2b       	or	r19, r25
     756:	4a 2b       	or	r20, r26
     758:	5b 2b       	or	r21, r27
     75a:	ea 18       	sub	r14, r10
     75c:	fb 08       	sbc	r15, r11
     75e:	0c 09       	sbc	r16, r12
     760:	1d 09       	sbc	r17, r13
     762:	b6 95       	lsr	r27
     764:	a7 95       	ror	r26
     766:	97 95       	ror	r25
     768:	87 95       	ror	r24
     76a:	ee 0c       	add	r14, r14
     76c:	ff 1c       	adc	r15, r15
     76e:	00 1f       	adc	r16, r16
     770:	11 1f       	adc	r17, r17
     772:	6f 5f       	subi	r22, 0xFF	; 255
     774:	7f 4f       	sbci	r23, 0xFF	; 255
     776:	6f 31       	cpi	r22, 0x1F	; 31
     778:	71 05       	cpc	r23, r1
     77a:	31 f7       	brne	.-52     	; 0x748 <__divsf3+0xda>
     77c:	da 01       	movw	r26, r20
     77e:	c9 01       	movw	r24, r18
     780:	8f 77       	andi	r24, 0x7F	; 127
     782:	90 70       	andi	r25, 0x00	; 0
     784:	a0 70       	andi	r26, 0x00	; 0
     786:	b0 70       	andi	r27, 0x00	; 0
     788:	80 34       	cpi	r24, 0x40	; 64
     78a:	91 05       	cpc	r25, r1
     78c:	a1 05       	cpc	r26, r1
     78e:	b1 05       	cpc	r27, r1
     790:	61 f4       	brne	.+24     	; 0x7aa <__divsf3+0x13c>
     792:	27 fd       	sbrc	r18, 7
     794:	0a c0       	rjmp	.+20     	; 0x7aa <__divsf3+0x13c>
     796:	e1 14       	cp	r14, r1
     798:	f1 04       	cpc	r15, r1
     79a:	01 05       	cpc	r16, r1
     79c:	11 05       	cpc	r17, r1
     79e:	29 f0       	breq	.+10     	; 0x7aa <__divsf3+0x13c>
     7a0:	20 5c       	subi	r18, 0xC0	; 192
     7a2:	3f 4f       	sbci	r19, 0xFF	; 255
     7a4:	4f 4f       	sbci	r20, 0xFF	; 255
     7a6:	5f 4f       	sbci	r21, 0xFF	; 255
     7a8:	20 78       	andi	r18, 0x80	; 128
     7aa:	2d 87       	std	Y+13, r18	; 0x0d
     7ac:	3e 87       	std	Y+14, r19	; 0x0e
     7ae:	4f 87       	std	Y+15, r20	; 0x0f
     7b0:	58 8b       	std	Y+16, r21	; 0x10
     7b2:	be 01       	movw	r22, r28
     7b4:	67 5f       	subi	r22, 0xF7	; 247
     7b6:	7f 4f       	sbci	r23, 0xFF	; 255
     7b8:	cb 01       	movw	r24, r22
     7ba:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     7be:	68 96       	adiw	r28, 0x18	; 24
     7c0:	ea e0       	ldi	r30, 0x0A	; 10
     7c2:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__epilogue_restores__+0x10>

000007c6 <__gesf2>:
     7c6:	a8 e1       	ldi	r26, 0x18	; 24
     7c8:	b0 e0       	ldi	r27, 0x00	; 0
     7ca:	e9 ee       	ldi	r30, 0xE9	; 233
     7cc:	f3 e0       	ldi	r31, 0x03	; 3
     7ce:	0c 94 9d 14 	jmp	0x293a	; 0x293a <__prologue_saves__+0x18>
     7d2:	69 83       	std	Y+1, r22	; 0x01
     7d4:	7a 83       	std	Y+2, r23	; 0x02
     7d6:	8b 83       	std	Y+3, r24	; 0x03
     7d8:	9c 83       	std	Y+4, r25	; 0x04
     7da:	2d 83       	std	Y+5, r18	; 0x05
     7dc:	3e 83       	std	Y+6, r19	; 0x06
     7de:	4f 83       	std	Y+7, r20	; 0x07
     7e0:	58 87       	std	Y+8, r21	; 0x08
     7e2:	89 e0       	ldi	r24, 0x09	; 9
     7e4:	e8 2e       	mov	r14, r24
     7e6:	f1 2c       	mov	r15, r1
     7e8:	ec 0e       	add	r14, r28
     7ea:	fd 1e       	adc	r15, r29
     7ec:	ce 01       	movw	r24, r28
     7ee:	01 96       	adiw	r24, 0x01	; 1
     7f0:	b7 01       	movw	r22, r14
     7f2:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     7f6:	8e 01       	movw	r16, r28
     7f8:	0f 5e       	subi	r16, 0xEF	; 239
     7fa:	1f 4f       	sbci	r17, 0xFF	; 255
     7fc:	ce 01       	movw	r24, r28
     7fe:	05 96       	adiw	r24, 0x05	; 5
     800:	b8 01       	movw	r22, r16
     802:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     806:	89 85       	ldd	r24, Y+9	; 0x09
     808:	82 30       	cpi	r24, 0x02	; 2
     80a:	40 f0       	brcs	.+16     	; 0x81c <__gesf2+0x56>
     80c:	89 89       	ldd	r24, Y+17	; 0x11
     80e:	82 30       	cpi	r24, 0x02	; 2
     810:	28 f0       	brcs	.+10     	; 0x81c <__gesf2+0x56>
     812:	c7 01       	movw	r24, r14
     814:	b8 01       	movw	r22, r16
     816:	0e 94 7c 06 	call	0xcf8	; 0xcf8 <__fpcmp_parts_f>
     81a:	01 c0       	rjmp	.+2      	; 0x81e <__gesf2+0x58>
     81c:	8f ef       	ldi	r24, 0xFF	; 255
     81e:	68 96       	adiw	r28, 0x18	; 24
     820:	e6 e0       	ldi	r30, 0x06	; 6
     822:	0c 94 b9 14 	jmp	0x2972	; 0x2972 <__epilogue_restores__+0x18>

00000826 <__fixsfsi>:
     826:	ac e0       	ldi	r26, 0x0C	; 12
     828:	b0 e0       	ldi	r27, 0x00	; 0
     82a:	e9 e1       	ldi	r30, 0x19	; 25
     82c:	f4 e0       	ldi	r31, 0x04	; 4
     82e:	0c 94 a1 14 	jmp	0x2942	; 0x2942 <__prologue_saves__+0x20>
     832:	69 83       	std	Y+1, r22	; 0x01
     834:	7a 83       	std	Y+2, r23	; 0x02
     836:	8b 83       	std	Y+3, r24	; 0x03
     838:	9c 83       	std	Y+4, r25	; 0x04
     83a:	ce 01       	movw	r24, r28
     83c:	01 96       	adiw	r24, 0x01	; 1
     83e:	be 01       	movw	r22, r28
     840:	6b 5f       	subi	r22, 0xFB	; 251
     842:	7f 4f       	sbci	r23, 0xFF	; 255
     844:	0e 94 04 06 	call	0xc08	; 0xc08 <__unpack_f>
     848:	8d 81       	ldd	r24, Y+5	; 0x05
     84a:	82 30       	cpi	r24, 0x02	; 2
     84c:	61 f1       	breq	.+88     	; 0x8a6 <__fixsfsi+0x80>
     84e:	82 30       	cpi	r24, 0x02	; 2
     850:	50 f1       	brcs	.+84     	; 0x8a6 <__fixsfsi+0x80>
     852:	84 30       	cpi	r24, 0x04	; 4
     854:	21 f4       	brne	.+8      	; 0x85e <__fixsfsi+0x38>
     856:	8e 81       	ldd	r24, Y+6	; 0x06
     858:	88 23       	and	r24, r24
     85a:	51 f1       	breq	.+84     	; 0x8b0 <__fixsfsi+0x8a>
     85c:	2e c0       	rjmp	.+92     	; 0x8ba <__fixsfsi+0x94>
     85e:	2f 81       	ldd	r18, Y+7	; 0x07
     860:	38 85       	ldd	r19, Y+8	; 0x08
     862:	37 fd       	sbrc	r19, 7
     864:	20 c0       	rjmp	.+64     	; 0x8a6 <__fixsfsi+0x80>
     866:	6e 81       	ldd	r22, Y+6	; 0x06
     868:	2f 31       	cpi	r18, 0x1F	; 31
     86a:	31 05       	cpc	r19, r1
     86c:	1c f0       	brlt	.+6      	; 0x874 <__fixsfsi+0x4e>
     86e:	66 23       	and	r22, r22
     870:	f9 f0       	breq	.+62     	; 0x8b0 <__fixsfsi+0x8a>
     872:	23 c0       	rjmp	.+70     	; 0x8ba <__fixsfsi+0x94>
     874:	8e e1       	ldi	r24, 0x1E	; 30
     876:	90 e0       	ldi	r25, 0x00	; 0
     878:	82 1b       	sub	r24, r18
     87a:	93 0b       	sbc	r25, r19
     87c:	29 85       	ldd	r18, Y+9	; 0x09
     87e:	3a 85       	ldd	r19, Y+10	; 0x0a
     880:	4b 85       	ldd	r20, Y+11	; 0x0b
     882:	5c 85       	ldd	r21, Y+12	; 0x0c
     884:	04 c0       	rjmp	.+8      	; 0x88e <__fixsfsi+0x68>
     886:	56 95       	lsr	r21
     888:	47 95       	ror	r20
     88a:	37 95       	ror	r19
     88c:	27 95       	ror	r18
     88e:	8a 95       	dec	r24
     890:	d2 f7       	brpl	.-12     	; 0x886 <__fixsfsi+0x60>
     892:	66 23       	and	r22, r22
     894:	b1 f0       	breq	.+44     	; 0x8c2 <__fixsfsi+0x9c>
     896:	50 95       	com	r21
     898:	40 95       	com	r20
     89a:	30 95       	com	r19
     89c:	21 95       	neg	r18
     89e:	3f 4f       	sbci	r19, 0xFF	; 255
     8a0:	4f 4f       	sbci	r20, 0xFF	; 255
     8a2:	5f 4f       	sbci	r21, 0xFF	; 255
     8a4:	0e c0       	rjmp	.+28     	; 0x8c2 <__fixsfsi+0x9c>
     8a6:	20 e0       	ldi	r18, 0x00	; 0
     8a8:	30 e0       	ldi	r19, 0x00	; 0
     8aa:	40 e0       	ldi	r20, 0x00	; 0
     8ac:	50 e0       	ldi	r21, 0x00	; 0
     8ae:	09 c0       	rjmp	.+18     	; 0x8c2 <__fixsfsi+0x9c>
     8b0:	2f ef       	ldi	r18, 0xFF	; 255
     8b2:	3f ef       	ldi	r19, 0xFF	; 255
     8b4:	4f ef       	ldi	r20, 0xFF	; 255
     8b6:	5f e7       	ldi	r21, 0x7F	; 127
     8b8:	04 c0       	rjmp	.+8      	; 0x8c2 <__fixsfsi+0x9c>
     8ba:	20 e0       	ldi	r18, 0x00	; 0
     8bc:	30 e0       	ldi	r19, 0x00	; 0
     8be:	40 e0       	ldi	r20, 0x00	; 0
     8c0:	50 e8       	ldi	r21, 0x80	; 128
     8c2:	b9 01       	movw	r22, r18
     8c4:	ca 01       	movw	r24, r20
     8c6:	2c 96       	adiw	r28, 0x0c	; 12
     8c8:	e2 e0       	ldi	r30, 0x02	; 2
     8ca:	0c 94 bd 14 	jmp	0x297a	; 0x297a <__epilogue_restores__+0x20>

000008ce <__floatunsisf>:
     8ce:	a8 e0       	ldi	r26, 0x08	; 8
     8d0:	b0 e0       	ldi	r27, 0x00	; 0
     8d2:	ed e6       	ldi	r30, 0x6D	; 109
     8d4:	f4 e0       	ldi	r31, 0x04	; 4
     8d6:	0c 94 99 14 	jmp	0x2932	; 0x2932 <__prologue_saves__+0x10>
     8da:	7b 01       	movw	r14, r22
     8dc:	8c 01       	movw	r16, r24
     8de:	61 15       	cp	r22, r1
     8e0:	71 05       	cpc	r23, r1
     8e2:	81 05       	cpc	r24, r1
     8e4:	91 05       	cpc	r25, r1
     8e6:	19 f4       	brne	.+6      	; 0x8ee <__floatunsisf+0x20>
     8e8:	82 e0       	ldi	r24, 0x02	; 2
     8ea:	89 83       	std	Y+1, r24	; 0x01
     8ec:	60 c0       	rjmp	.+192    	; 0x9ae <__floatunsisf+0xe0>
     8ee:	83 e0       	ldi	r24, 0x03	; 3
     8f0:	89 83       	std	Y+1, r24	; 0x01
     8f2:	8e e1       	ldi	r24, 0x1E	; 30
     8f4:	c8 2e       	mov	r12, r24
     8f6:	d1 2c       	mov	r13, r1
     8f8:	dc 82       	std	Y+4, r13	; 0x04
     8fa:	cb 82       	std	Y+3, r12	; 0x03
     8fc:	ed 82       	std	Y+5, r14	; 0x05
     8fe:	fe 82       	std	Y+6, r15	; 0x06
     900:	0f 83       	std	Y+7, r16	; 0x07
     902:	18 87       	std	Y+8, r17	; 0x08
     904:	c8 01       	movw	r24, r16
     906:	b7 01       	movw	r22, r14
     908:	0e 94 e0 04 	call	0x9c0	; 0x9c0 <__clzsi2>
     90c:	fc 01       	movw	r30, r24
     90e:	31 97       	sbiw	r30, 0x01	; 1
     910:	f7 ff       	sbrs	r31, 7
     912:	3b c0       	rjmp	.+118    	; 0x98a <__floatunsisf+0xbc>
     914:	22 27       	eor	r18, r18
     916:	33 27       	eor	r19, r19
     918:	2e 1b       	sub	r18, r30
     91a:	3f 0b       	sbc	r19, r31
     91c:	57 01       	movw	r10, r14
     91e:	68 01       	movw	r12, r16
     920:	02 2e       	mov	r0, r18
     922:	04 c0       	rjmp	.+8      	; 0x92c <__floatunsisf+0x5e>
     924:	d6 94       	lsr	r13
     926:	c7 94       	ror	r12
     928:	b7 94       	ror	r11
     92a:	a7 94       	ror	r10
     92c:	0a 94       	dec	r0
     92e:	d2 f7       	brpl	.-12     	; 0x924 <__floatunsisf+0x56>
     930:	40 e0       	ldi	r20, 0x00	; 0
     932:	50 e0       	ldi	r21, 0x00	; 0
     934:	60 e0       	ldi	r22, 0x00	; 0
     936:	70 e0       	ldi	r23, 0x00	; 0
     938:	81 e0       	ldi	r24, 0x01	; 1
     93a:	90 e0       	ldi	r25, 0x00	; 0
     93c:	a0 e0       	ldi	r26, 0x00	; 0
     93e:	b0 e0       	ldi	r27, 0x00	; 0
     940:	04 c0       	rjmp	.+8      	; 0x94a <__floatunsisf+0x7c>
     942:	88 0f       	add	r24, r24
     944:	99 1f       	adc	r25, r25
     946:	aa 1f       	adc	r26, r26
     948:	bb 1f       	adc	r27, r27
     94a:	2a 95       	dec	r18
     94c:	d2 f7       	brpl	.-12     	; 0x942 <__floatunsisf+0x74>
     94e:	01 97       	sbiw	r24, 0x01	; 1
     950:	a1 09       	sbc	r26, r1
     952:	b1 09       	sbc	r27, r1
     954:	8e 21       	and	r24, r14
     956:	9f 21       	and	r25, r15
     958:	a0 23       	and	r26, r16
     95a:	b1 23       	and	r27, r17
     95c:	00 97       	sbiw	r24, 0x00	; 0
     95e:	a1 05       	cpc	r26, r1
     960:	b1 05       	cpc	r27, r1
     962:	21 f0       	breq	.+8      	; 0x96c <__floatunsisf+0x9e>
     964:	41 e0       	ldi	r20, 0x01	; 1
     966:	50 e0       	ldi	r21, 0x00	; 0
     968:	60 e0       	ldi	r22, 0x00	; 0
     96a:	70 e0       	ldi	r23, 0x00	; 0
     96c:	4a 29       	or	r20, r10
     96e:	5b 29       	or	r21, r11
     970:	6c 29       	or	r22, r12
     972:	7d 29       	or	r23, r13
     974:	4d 83       	std	Y+5, r20	; 0x05
     976:	5e 83       	std	Y+6, r21	; 0x06
     978:	6f 83       	std	Y+7, r22	; 0x07
     97a:	78 87       	std	Y+8, r23	; 0x08
     97c:	8e e1       	ldi	r24, 0x1E	; 30
     97e:	90 e0       	ldi	r25, 0x00	; 0
     980:	8e 1b       	sub	r24, r30
     982:	9f 0b       	sbc	r25, r31
     984:	9c 83       	std	Y+4, r25	; 0x04
     986:	8b 83       	std	Y+3, r24	; 0x03
     988:	12 c0       	rjmp	.+36     	; 0x9ae <__floatunsisf+0xe0>
     98a:	30 97       	sbiw	r30, 0x00	; 0
     98c:	81 f0       	breq	.+32     	; 0x9ae <__floatunsisf+0xe0>
     98e:	0e 2e       	mov	r0, r30
     990:	04 c0       	rjmp	.+8      	; 0x99a <__floatunsisf+0xcc>
     992:	ee 0c       	add	r14, r14
     994:	ff 1c       	adc	r15, r15
     996:	00 1f       	adc	r16, r16
     998:	11 1f       	adc	r17, r17
     99a:	0a 94       	dec	r0
     99c:	d2 f7       	brpl	.-12     	; 0x992 <__floatunsisf+0xc4>
     99e:	ed 82       	std	Y+5, r14	; 0x05
     9a0:	fe 82       	std	Y+6, r15	; 0x06
     9a2:	0f 83       	std	Y+7, r16	; 0x07
     9a4:	18 87       	std	Y+8, r17	; 0x08
     9a6:	ce 1a       	sub	r12, r30
     9a8:	df 0a       	sbc	r13, r31
     9aa:	dc 82       	std	Y+4, r13	; 0x04
     9ac:	cb 82       	std	Y+3, r12	; 0x03
     9ae:	1a 82       	std	Y+2, r1	; 0x02
     9b0:	ce 01       	movw	r24, r28
     9b2:	01 96       	adiw	r24, 0x01	; 1
     9b4:	0e 94 2f 05 	call	0xa5e	; 0xa5e <__pack_f>
     9b8:	28 96       	adiw	r28, 0x08	; 8
     9ba:	ea e0       	ldi	r30, 0x0A	; 10
     9bc:	0c 94 b5 14 	jmp	0x296a	; 0x296a <__epilogue_restores__+0x10>

000009c0 <__clzsi2>:
     9c0:	ef 92       	push	r14
     9c2:	ff 92       	push	r15
     9c4:	0f 93       	push	r16
     9c6:	1f 93       	push	r17
     9c8:	7b 01       	movw	r14, r22
     9ca:	8c 01       	movw	r16, r24
     9cc:	80 e0       	ldi	r24, 0x00	; 0
     9ce:	e8 16       	cp	r14, r24
     9d0:	80 e0       	ldi	r24, 0x00	; 0
     9d2:	f8 06       	cpc	r15, r24
     9d4:	81 e0       	ldi	r24, 0x01	; 1
     9d6:	08 07       	cpc	r16, r24
     9d8:	80 e0       	ldi	r24, 0x00	; 0
     9da:	18 07       	cpc	r17, r24
     9dc:	88 f4       	brcc	.+34     	; 0xa00 <__clzsi2+0x40>
     9de:	8f ef       	ldi	r24, 0xFF	; 255
     9e0:	e8 16       	cp	r14, r24
     9e2:	f1 04       	cpc	r15, r1
     9e4:	01 05       	cpc	r16, r1
     9e6:	11 05       	cpc	r17, r1
     9e8:	31 f0       	breq	.+12     	; 0x9f6 <__clzsi2+0x36>
     9ea:	28 f0       	brcs	.+10     	; 0x9f6 <__clzsi2+0x36>
     9ec:	88 e0       	ldi	r24, 0x08	; 8
     9ee:	90 e0       	ldi	r25, 0x00	; 0
     9f0:	a0 e0       	ldi	r26, 0x00	; 0
     9f2:	b0 e0       	ldi	r27, 0x00	; 0
     9f4:	17 c0       	rjmp	.+46     	; 0xa24 <__clzsi2+0x64>
     9f6:	80 e0       	ldi	r24, 0x00	; 0
     9f8:	90 e0       	ldi	r25, 0x00	; 0
     9fa:	a0 e0       	ldi	r26, 0x00	; 0
     9fc:	b0 e0       	ldi	r27, 0x00	; 0
     9fe:	12 c0       	rjmp	.+36     	; 0xa24 <__clzsi2+0x64>
     a00:	80 e0       	ldi	r24, 0x00	; 0
     a02:	e8 16       	cp	r14, r24
     a04:	80 e0       	ldi	r24, 0x00	; 0
     a06:	f8 06       	cpc	r15, r24
     a08:	80 e0       	ldi	r24, 0x00	; 0
     a0a:	08 07       	cpc	r16, r24
     a0c:	81 e0       	ldi	r24, 0x01	; 1
     a0e:	18 07       	cpc	r17, r24
     a10:	28 f0       	brcs	.+10     	; 0xa1c <__clzsi2+0x5c>
     a12:	88 e1       	ldi	r24, 0x18	; 24
     a14:	90 e0       	ldi	r25, 0x00	; 0
     a16:	a0 e0       	ldi	r26, 0x00	; 0
     a18:	b0 e0       	ldi	r27, 0x00	; 0
     a1a:	04 c0       	rjmp	.+8      	; 0xa24 <__clzsi2+0x64>
     a1c:	80 e1       	ldi	r24, 0x10	; 16
     a1e:	90 e0       	ldi	r25, 0x00	; 0
     a20:	a0 e0       	ldi	r26, 0x00	; 0
     a22:	b0 e0       	ldi	r27, 0x00	; 0
     a24:	20 e2       	ldi	r18, 0x20	; 32
     a26:	30 e0       	ldi	r19, 0x00	; 0
     a28:	40 e0       	ldi	r20, 0x00	; 0
     a2a:	50 e0       	ldi	r21, 0x00	; 0
     a2c:	28 1b       	sub	r18, r24
     a2e:	39 0b       	sbc	r19, r25
     a30:	4a 0b       	sbc	r20, r26
     a32:	5b 0b       	sbc	r21, r27
     a34:	04 c0       	rjmp	.+8      	; 0xa3e <__clzsi2+0x7e>
     a36:	16 95       	lsr	r17
     a38:	07 95       	ror	r16
     a3a:	f7 94       	ror	r15
     a3c:	e7 94       	ror	r14
     a3e:	8a 95       	dec	r24
     a40:	d2 f7       	brpl	.-12     	; 0xa36 <__clzsi2+0x76>
     a42:	f7 01       	movw	r30, r14
     a44:	e0 59       	subi	r30, 0x90	; 144
     a46:	fe 4f       	sbci	r31, 0xFE	; 254
     a48:	80 81       	ld	r24, Z
     a4a:	28 1b       	sub	r18, r24
     a4c:	31 09       	sbc	r19, r1
     a4e:	41 09       	sbc	r20, r1
     a50:	51 09       	sbc	r21, r1
     a52:	c9 01       	movw	r24, r18
     a54:	1f 91       	pop	r17
     a56:	0f 91       	pop	r16
     a58:	ff 90       	pop	r15
     a5a:	ef 90       	pop	r14
     a5c:	08 95       	ret

00000a5e <__pack_f>:
     a5e:	df 92       	push	r13
     a60:	ef 92       	push	r14
     a62:	ff 92       	push	r15
     a64:	0f 93       	push	r16
     a66:	1f 93       	push	r17
     a68:	fc 01       	movw	r30, r24
     a6a:	e4 80       	ldd	r14, Z+4	; 0x04
     a6c:	f5 80       	ldd	r15, Z+5	; 0x05
     a6e:	06 81       	ldd	r16, Z+6	; 0x06
     a70:	17 81       	ldd	r17, Z+7	; 0x07
     a72:	d1 80       	ldd	r13, Z+1	; 0x01
     a74:	80 81       	ld	r24, Z
     a76:	82 30       	cpi	r24, 0x02	; 2
     a78:	48 f4       	brcc	.+18     	; 0xa8c <__pack_f+0x2e>
     a7a:	80 e0       	ldi	r24, 0x00	; 0
     a7c:	90 e0       	ldi	r25, 0x00	; 0
     a7e:	a0 e1       	ldi	r26, 0x10	; 16
     a80:	b0 e0       	ldi	r27, 0x00	; 0
     a82:	e8 2a       	or	r14, r24
     a84:	f9 2a       	or	r15, r25
     a86:	0a 2b       	or	r16, r26
     a88:	1b 2b       	or	r17, r27
     a8a:	a5 c0       	rjmp	.+330    	; 0xbd6 <__pack_f+0x178>
     a8c:	84 30       	cpi	r24, 0x04	; 4
     a8e:	09 f4       	brne	.+2      	; 0xa92 <__pack_f+0x34>
     a90:	9f c0       	rjmp	.+318    	; 0xbd0 <__pack_f+0x172>
     a92:	82 30       	cpi	r24, 0x02	; 2
     a94:	21 f4       	brne	.+8      	; 0xa9e <__pack_f+0x40>
     a96:	ee 24       	eor	r14, r14
     a98:	ff 24       	eor	r15, r15
     a9a:	87 01       	movw	r16, r14
     a9c:	05 c0       	rjmp	.+10     	; 0xaa8 <__pack_f+0x4a>
     a9e:	e1 14       	cp	r14, r1
     aa0:	f1 04       	cpc	r15, r1
     aa2:	01 05       	cpc	r16, r1
     aa4:	11 05       	cpc	r17, r1
     aa6:	19 f4       	brne	.+6      	; 0xaae <__pack_f+0x50>
     aa8:	e0 e0       	ldi	r30, 0x00	; 0
     aaa:	f0 e0       	ldi	r31, 0x00	; 0
     aac:	96 c0       	rjmp	.+300    	; 0xbda <__pack_f+0x17c>
     aae:	62 81       	ldd	r22, Z+2	; 0x02
     ab0:	73 81       	ldd	r23, Z+3	; 0x03
     ab2:	9f ef       	ldi	r25, 0xFF	; 255
     ab4:	62 38       	cpi	r22, 0x82	; 130
     ab6:	79 07       	cpc	r23, r25
     ab8:	0c f0       	brlt	.+2      	; 0xabc <__pack_f+0x5e>
     aba:	5b c0       	rjmp	.+182    	; 0xb72 <__pack_f+0x114>
     abc:	22 e8       	ldi	r18, 0x82	; 130
     abe:	3f ef       	ldi	r19, 0xFF	; 255
     ac0:	26 1b       	sub	r18, r22
     ac2:	37 0b       	sbc	r19, r23
     ac4:	2a 31       	cpi	r18, 0x1A	; 26
     ac6:	31 05       	cpc	r19, r1
     ac8:	2c f0       	brlt	.+10     	; 0xad4 <__pack_f+0x76>
     aca:	20 e0       	ldi	r18, 0x00	; 0
     acc:	30 e0       	ldi	r19, 0x00	; 0
     ace:	40 e0       	ldi	r20, 0x00	; 0
     ad0:	50 e0       	ldi	r21, 0x00	; 0
     ad2:	2a c0       	rjmp	.+84     	; 0xb28 <__pack_f+0xca>
     ad4:	b8 01       	movw	r22, r16
     ad6:	a7 01       	movw	r20, r14
     ad8:	02 2e       	mov	r0, r18
     ada:	04 c0       	rjmp	.+8      	; 0xae4 <__pack_f+0x86>
     adc:	76 95       	lsr	r23
     ade:	67 95       	ror	r22
     ae0:	57 95       	ror	r21
     ae2:	47 95       	ror	r20
     ae4:	0a 94       	dec	r0
     ae6:	d2 f7       	brpl	.-12     	; 0xadc <__pack_f+0x7e>
     ae8:	81 e0       	ldi	r24, 0x01	; 1
     aea:	90 e0       	ldi	r25, 0x00	; 0
     aec:	a0 e0       	ldi	r26, 0x00	; 0
     aee:	b0 e0       	ldi	r27, 0x00	; 0
     af0:	04 c0       	rjmp	.+8      	; 0xafa <__pack_f+0x9c>
     af2:	88 0f       	add	r24, r24
     af4:	99 1f       	adc	r25, r25
     af6:	aa 1f       	adc	r26, r26
     af8:	bb 1f       	adc	r27, r27
     afa:	2a 95       	dec	r18
     afc:	d2 f7       	brpl	.-12     	; 0xaf2 <__pack_f+0x94>
     afe:	01 97       	sbiw	r24, 0x01	; 1
     b00:	a1 09       	sbc	r26, r1
     b02:	b1 09       	sbc	r27, r1
     b04:	8e 21       	and	r24, r14
     b06:	9f 21       	and	r25, r15
     b08:	a0 23       	and	r26, r16
     b0a:	b1 23       	and	r27, r17
     b0c:	00 97       	sbiw	r24, 0x00	; 0
     b0e:	a1 05       	cpc	r26, r1
     b10:	b1 05       	cpc	r27, r1
     b12:	21 f0       	breq	.+8      	; 0xb1c <__pack_f+0xbe>
     b14:	81 e0       	ldi	r24, 0x01	; 1
     b16:	90 e0       	ldi	r25, 0x00	; 0
     b18:	a0 e0       	ldi	r26, 0x00	; 0
     b1a:	b0 e0       	ldi	r27, 0x00	; 0
     b1c:	9a 01       	movw	r18, r20
     b1e:	ab 01       	movw	r20, r22
     b20:	28 2b       	or	r18, r24
     b22:	39 2b       	or	r19, r25
     b24:	4a 2b       	or	r20, r26
     b26:	5b 2b       	or	r21, r27
     b28:	da 01       	movw	r26, r20
     b2a:	c9 01       	movw	r24, r18
     b2c:	8f 77       	andi	r24, 0x7F	; 127
     b2e:	90 70       	andi	r25, 0x00	; 0
     b30:	a0 70       	andi	r26, 0x00	; 0
     b32:	b0 70       	andi	r27, 0x00	; 0
     b34:	80 34       	cpi	r24, 0x40	; 64
     b36:	91 05       	cpc	r25, r1
     b38:	a1 05       	cpc	r26, r1
     b3a:	b1 05       	cpc	r27, r1
     b3c:	39 f4       	brne	.+14     	; 0xb4c <__pack_f+0xee>
     b3e:	27 ff       	sbrs	r18, 7
     b40:	09 c0       	rjmp	.+18     	; 0xb54 <__pack_f+0xf6>
     b42:	20 5c       	subi	r18, 0xC0	; 192
     b44:	3f 4f       	sbci	r19, 0xFF	; 255
     b46:	4f 4f       	sbci	r20, 0xFF	; 255
     b48:	5f 4f       	sbci	r21, 0xFF	; 255
     b4a:	04 c0       	rjmp	.+8      	; 0xb54 <__pack_f+0xf6>
     b4c:	21 5c       	subi	r18, 0xC1	; 193
     b4e:	3f 4f       	sbci	r19, 0xFF	; 255
     b50:	4f 4f       	sbci	r20, 0xFF	; 255
     b52:	5f 4f       	sbci	r21, 0xFF	; 255
     b54:	e0 e0       	ldi	r30, 0x00	; 0
     b56:	f0 e0       	ldi	r31, 0x00	; 0
     b58:	20 30       	cpi	r18, 0x00	; 0
     b5a:	a0 e0       	ldi	r26, 0x00	; 0
     b5c:	3a 07       	cpc	r19, r26
     b5e:	a0 e0       	ldi	r26, 0x00	; 0
     b60:	4a 07       	cpc	r20, r26
     b62:	a0 e4       	ldi	r26, 0x40	; 64
     b64:	5a 07       	cpc	r21, r26
     b66:	10 f0       	brcs	.+4      	; 0xb6c <__pack_f+0x10e>
     b68:	e1 e0       	ldi	r30, 0x01	; 1
     b6a:	f0 e0       	ldi	r31, 0x00	; 0
     b6c:	79 01       	movw	r14, r18
     b6e:	8a 01       	movw	r16, r20
     b70:	27 c0       	rjmp	.+78     	; 0xbc0 <__pack_f+0x162>
     b72:	60 38       	cpi	r22, 0x80	; 128
     b74:	71 05       	cpc	r23, r1
     b76:	64 f5       	brge	.+88     	; 0xbd0 <__pack_f+0x172>
     b78:	fb 01       	movw	r30, r22
     b7a:	e1 58       	subi	r30, 0x81	; 129
     b7c:	ff 4f       	sbci	r31, 0xFF	; 255
     b7e:	d8 01       	movw	r26, r16
     b80:	c7 01       	movw	r24, r14
     b82:	8f 77       	andi	r24, 0x7F	; 127
     b84:	90 70       	andi	r25, 0x00	; 0
     b86:	a0 70       	andi	r26, 0x00	; 0
     b88:	b0 70       	andi	r27, 0x00	; 0
     b8a:	80 34       	cpi	r24, 0x40	; 64
     b8c:	91 05       	cpc	r25, r1
     b8e:	a1 05       	cpc	r26, r1
     b90:	b1 05       	cpc	r27, r1
     b92:	39 f4       	brne	.+14     	; 0xba2 <__pack_f+0x144>
     b94:	e7 fe       	sbrs	r14, 7
     b96:	0d c0       	rjmp	.+26     	; 0xbb2 <__pack_f+0x154>
     b98:	80 e4       	ldi	r24, 0x40	; 64
     b9a:	90 e0       	ldi	r25, 0x00	; 0
     b9c:	a0 e0       	ldi	r26, 0x00	; 0
     b9e:	b0 e0       	ldi	r27, 0x00	; 0
     ba0:	04 c0       	rjmp	.+8      	; 0xbaa <__pack_f+0x14c>
     ba2:	8f e3       	ldi	r24, 0x3F	; 63
     ba4:	90 e0       	ldi	r25, 0x00	; 0
     ba6:	a0 e0       	ldi	r26, 0x00	; 0
     ba8:	b0 e0       	ldi	r27, 0x00	; 0
     baa:	e8 0e       	add	r14, r24
     bac:	f9 1e       	adc	r15, r25
     bae:	0a 1f       	adc	r16, r26
     bb0:	1b 1f       	adc	r17, r27
     bb2:	17 ff       	sbrs	r17, 7
     bb4:	05 c0       	rjmp	.+10     	; 0xbc0 <__pack_f+0x162>
     bb6:	16 95       	lsr	r17
     bb8:	07 95       	ror	r16
     bba:	f7 94       	ror	r15
     bbc:	e7 94       	ror	r14
     bbe:	31 96       	adiw	r30, 0x01	; 1
     bc0:	87 e0       	ldi	r24, 0x07	; 7
     bc2:	16 95       	lsr	r17
     bc4:	07 95       	ror	r16
     bc6:	f7 94       	ror	r15
     bc8:	e7 94       	ror	r14
     bca:	8a 95       	dec	r24
     bcc:	d1 f7       	brne	.-12     	; 0xbc2 <__pack_f+0x164>
     bce:	05 c0       	rjmp	.+10     	; 0xbda <__pack_f+0x17c>
     bd0:	ee 24       	eor	r14, r14
     bd2:	ff 24       	eor	r15, r15
     bd4:	87 01       	movw	r16, r14
     bd6:	ef ef       	ldi	r30, 0xFF	; 255
     bd8:	f0 e0       	ldi	r31, 0x00	; 0
     bda:	6e 2f       	mov	r22, r30
     bdc:	67 95       	ror	r22
     bde:	66 27       	eor	r22, r22
     be0:	67 95       	ror	r22
     be2:	90 2f       	mov	r25, r16
     be4:	9f 77       	andi	r25, 0x7F	; 127
     be6:	d7 94       	ror	r13
     be8:	dd 24       	eor	r13, r13
     bea:	d7 94       	ror	r13
     bec:	8e 2f       	mov	r24, r30
     bee:	86 95       	lsr	r24
     bf0:	49 2f       	mov	r20, r25
     bf2:	46 2b       	or	r20, r22
     bf4:	58 2f       	mov	r21, r24
     bf6:	5d 29       	or	r21, r13
     bf8:	b7 01       	movw	r22, r14
     bfa:	ca 01       	movw	r24, r20
     bfc:	1f 91       	pop	r17
     bfe:	0f 91       	pop	r16
     c00:	ff 90       	pop	r15
     c02:	ef 90       	pop	r14
     c04:	df 90       	pop	r13
     c06:	08 95       	ret

00000c08 <__unpack_f>:
     c08:	fc 01       	movw	r30, r24
     c0a:	db 01       	movw	r26, r22
     c0c:	40 81       	ld	r20, Z
     c0e:	51 81       	ldd	r21, Z+1	; 0x01
     c10:	22 81       	ldd	r18, Z+2	; 0x02
     c12:	62 2f       	mov	r22, r18
     c14:	6f 77       	andi	r22, 0x7F	; 127
     c16:	70 e0       	ldi	r23, 0x00	; 0
     c18:	22 1f       	adc	r18, r18
     c1a:	22 27       	eor	r18, r18
     c1c:	22 1f       	adc	r18, r18
     c1e:	93 81       	ldd	r25, Z+3	; 0x03
     c20:	89 2f       	mov	r24, r25
     c22:	88 0f       	add	r24, r24
     c24:	82 2b       	or	r24, r18
     c26:	28 2f       	mov	r18, r24
     c28:	30 e0       	ldi	r19, 0x00	; 0
     c2a:	99 1f       	adc	r25, r25
     c2c:	99 27       	eor	r25, r25
     c2e:	99 1f       	adc	r25, r25
     c30:	11 96       	adiw	r26, 0x01	; 1
     c32:	9c 93       	st	X, r25
     c34:	11 97       	sbiw	r26, 0x01	; 1
     c36:	21 15       	cp	r18, r1
     c38:	31 05       	cpc	r19, r1
     c3a:	a9 f5       	brne	.+106    	; 0xca6 <__unpack_f+0x9e>
     c3c:	41 15       	cp	r20, r1
     c3e:	51 05       	cpc	r21, r1
     c40:	61 05       	cpc	r22, r1
     c42:	71 05       	cpc	r23, r1
     c44:	11 f4       	brne	.+4      	; 0xc4a <__unpack_f+0x42>
     c46:	82 e0       	ldi	r24, 0x02	; 2
     c48:	37 c0       	rjmp	.+110    	; 0xcb8 <__unpack_f+0xb0>
     c4a:	82 e8       	ldi	r24, 0x82	; 130
     c4c:	9f ef       	ldi	r25, 0xFF	; 255
     c4e:	13 96       	adiw	r26, 0x03	; 3
     c50:	9c 93       	st	X, r25
     c52:	8e 93       	st	-X, r24
     c54:	12 97       	sbiw	r26, 0x02	; 2
     c56:	9a 01       	movw	r18, r20
     c58:	ab 01       	movw	r20, r22
     c5a:	67 e0       	ldi	r22, 0x07	; 7
     c5c:	22 0f       	add	r18, r18
     c5e:	33 1f       	adc	r19, r19
     c60:	44 1f       	adc	r20, r20
     c62:	55 1f       	adc	r21, r21
     c64:	6a 95       	dec	r22
     c66:	d1 f7       	brne	.-12     	; 0xc5c <__unpack_f+0x54>
     c68:	83 e0       	ldi	r24, 0x03	; 3
     c6a:	8c 93       	st	X, r24
     c6c:	0d c0       	rjmp	.+26     	; 0xc88 <__unpack_f+0x80>
     c6e:	22 0f       	add	r18, r18
     c70:	33 1f       	adc	r19, r19
     c72:	44 1f       	adc	r20, r20
     c74:	55 1f       	adc	r21, r21
     c76:	12 96       	adiw	r26, 0x02	; 2
     c78:	8d 91       	ld	r24, X+
     c7a:	9c 91       	ld	r25, X
     c7c:	13 97       	sbiw	r26, 0x03	; 3
     c7e:	01 97       	sbiw	r24, 0x01	; 1
     c80:	13 96       	adiw	r26, 0x03	; 3
     c82:	9c 93       	st	X, r25
     c84:	8e 93       	st	-X, r24
     c86:	12 97       	sbiw	r26, 0x02	; 2
     c88:	20 30       	cpi	r18, 0x00	; 0
     c8a:	80 e0       	ldi	r24, 0x00	; 0
     c8c:	38 07       	cpc	r19, r24
     c8e:	80 e0       	ldi	r24, 0x00	; 0
     c90:	48 07       	cpc	r20, r24
     c92:	80 e4       	ldi	r24, 0x40	; 64
     c94:	58 07       	cpc	r21, r24
     c96:	58 f3       	brcs	.-42     	; 0xc6e <__unpack_f+0x66>
     c98:	14 96       	adiw	r26, 0x04	; 4
     c9a:	2d 93       	st	X+, r18
     c9c:	3d 93       	st	X+, r19
     c9e:	4d 93       	st	X+, r20
     ca0:	5c 93       	st	X, r21
     ca2:	17 97       	sbiw	r26, 0x07	; 7
     ca4:	08 95       	ret
     ca6:	2f 3f       	cpi	r18, 0xFF	; 255
     ca8:	31 05       	cpc	r19, r1
     caa:	79 f4       	brne	.+30     	; 0xcca <__unpack_f+0xc2>
     cac:	41 15       	cp	r20, r1
     cae:	51 05       	cpc	r21, r1
     cb0:	61 05       	cpc	r22, r1
     cb2:	71 05       	cpc	r23, r1
     cb4:	19 f4       	brne	.+6      	; 0xcbc <__unpack_f+0xb4>
     cb6:	84 e0       	ldi	r24, 0x04	; 4
     cb8:	8c 93       	st	X, r24
     cba:	08 95       	ret
     cbc:	64 ff       	sbrs	r22, 4
     cbe:	03 c0       	rjmp	.+6      	; 0xcc6 <__unpack_f+0xbe>
     cc0:	81 e0       	ldi	r24, 0x01	; 1
     cc2:	8c 93       	st	X, r24
     cc4:	12 c0       	rjmp	.+36     	; 0xcea <__unpack_f+0xe2>
     cc6:	1c 92       	st	X, r1
     cc8:	10 c0       	rjmp	.+32     	; 0xcea <__unpack_f+0xe2>
     cca:	2f 57       	subi	r18, 0x7F	; 127
     ccc:	30 40       	sbci	r19, 0x00	; 0
     cce:	13 96       	adiw	r26, 0x03	; 3
     cd0:	3c 93       	st	X, r19
     cd2:	2e 93       	st	-X, r18
     cd4:	12 97       	sbiw	r26, 0x02	; 2
     cd6:	83 e0       	ldi	r24, 0x03	; 3
     cd8:	8c 93       	st	X, r24
     cda:	87 e0       	ldi	r24, 0x07	; 7
     cdc:	44 0f       	add	r20, r20
     cde:	55 1f       	adc	r21, r21
     ce0:	66 1f       	adc	r22, r22
     ce2:	77 1f       	adc	r23, r23
     ce4:	8a 95       	dec	r24
     ce6:	d1 f7       	brne	.-12     	; 0xcdc <__unpack_f+0xd4>
     ce8:	70 64       	ori	r23, 0x40	; 64
     cea:	14 96       	adiw	r26, 0x04	; 4
     cec:	4d 93       	st	X+, r20
     cee:	5d 93       	st	X+, r21
     cf0:	6d 93       	st	X+, r22
     cf2:	7c 93       	st	X, r23
     cf4:	17 97       	sbiw	r26, 0x07	; 7
     cf6:	08 95       	ret

00000cf8 <__fpcmp_parts_f>:
     cf8:	1f 93       	push	r17
     cfa:	dc 01       	movw	r26, r24
     cfc:	fb 01       	movw	r30, r22
     cfe:	9c 91       	ld	r25, X
     d00:	92 30       	cpi	r25, 0x02	; 2
     d02:	08 f4       	brcc	.+2      	; 0xd06 <__fpcmp_parts_f+0xe>
     d04:	47 c0       	rjmp	.+142    	; 0xd94 <__fpcmp_parts_f+0x9c>
     d06:	80 81       	ld	r24, Z
     d08:	82 30       	cpi	r24, 0x02	; 2
     d0a:	08 f4       	brcc	.+2      	; 0xd0e <__fpcmp_parts_f+0x16>
     d0c:	43 c0       	rjmp	.+134    	; 0xd94 <__fpcmp_parts_f+0x9c>
     d0e:	94 30       	cpi	r25, 0x04	; 4
     d10:	51 f4       	brne	.+20     	; 0xd26 <__fpcmp_parts_f+0x2e>
     d12:	11 96       	adiw	r26, 0x01	; 1
     d14:	1c 91       	ld	r17, X
     d16:	84 30       	cpi	r24, 0x04	; 4
     d18:	99 f5       	brne	.+102    	; 0xd80 <__fpcmp_parts_f+0x88>
     d1a:	81 81       	ldd	r24, Z+1	; 0x01
     d1c:	68 2f       	mov	r22, r24
     d1e:	70 e0       	ldi	r23, 0x00	; 0
     d20:	61 1b       	sub	r22, r17
     d22:	71 09       	sbc	r23, r1
     d24:	3f c0       	rjmp	.+126    	; 0xda4 <__fpcmp_parts_f+0xac>
     d26:	84 30       	cpi	r24, 0x04	; 4
     d28:	21 f0       	breq	.+8      	; 0xd32 <__fpcmp_parts_f+0x3a>
     d2a:	92 30       	cpi	r25, 0x02	; 2
     d2c:	31 f4       	brne	.+12     	; 0xd3a <__fpcmp_parts_f+0x42>
     d2e:	82 30       	cpi	r24, 0x02	; 2
     d30:	b9 f1       	breq	.+110    	; 0xda0 <__fpcmp_parts_f+0xa8>
     d32:	81 81       	ldd	r24, Z+1	; 0x01
     d34:	88 23       	and	r24, r24
     d36:	89 f1       	breq	.+98     	; 0xd9a <__fpcmp_parts_f+0xa2>
     d38:	2d c0       	rjmp	.+90     	; 0xd94 <__fpcmp_parts_f+0x9c>
     d3a:	11 96       	adiw	r26, 0x01	; 1
     d3c:	1c 91       	ld	r17, X
     d3e:	11 97       	sbiw	r26, 0x01	; 1
     d40:	82 30       	cpi	r24, 0x02	; 2
     d42:	f1 f0       	breq	.+60     	; 0xd80 <__fpcmp_parts_f+0x88>
     d44:	81 81       	ldd	r24, Z+1	; 0x01
     d46:	18 17       	cp	r17, r24
     d48:	d9 f4       	brne	.+54     	; 0xd80 <__fpcmp_parts_f+0x88>
     d4a:	12 96       	adiw	r26, 0x02	; 2
     d4c:	2d 91       	ld	r18, X+
     d4e:	3c 91       	ld	r19, X
     d50:	13 97       	sbiw	r26, 0x03	; 3
     d52:	82 81       	ldd	r24, Z+2	; 0x02
     d54:	93 81       	ldd	r25, Z+3	; 0x03
     d56:	82 17       	cp	r24, r18
     d58:	93 07       	cpc	r25, r19
     d5a:	94 f0       	brlt	.+36     	; 0xd80 <__fpcmp_parts_f+0x88>
     d5c:	28 17       	cp	r18, r24
     d5e:	39 07       	cpc	r19, r25
     d60:	bc f0       	brlt	.+46     	; 0xd90 <__fpcmp_parts_f+0x98>
     d62:	14 96       	adiw	r26, 0x04	; 4
     d64:	8d 91       	ld	r24, X+
     d66:	9d 91       	ld	r25, X+
     d68:	0d 90       	ld	r0, X+
     d6a:	bc 91       	ld	r27, X
     d6c:	a0 2d       	mov	r26, r0
     d6e:	24 81       	ldd	r18, Z+4	; 0x04
     d70:	35 81       	ldd	r19, Z+5	; 0x05
     d72:	46 81       	ldd	r20, Z+6	; 0x06
     d74:	57 81       	ldd	r21, Z+7	; 0x07
     d76:	28 17       	cp	r18, r24
     d78:	39 07       	cpc	r19, r25
     d7a:	4a 07       	cpc	r20, r26
     d7c:	5b 07       	cpc	r21, r27
     d7e:	18 f4       	brcc	.+6      	; 0xd86 <__fpcmp_parts_f+0x8e>
     d80:	11 23       	and	r17, r17
     d82:	41 f0       	breq	.+16     	; 0xd94 <__fpcmp_parts_f+0x9c>
     d84:	0a c0       	rjmp	.+20     	; 0xd9a <__fpcmp_parts_f+0xa2>
     d86:	82 17       	cp	r24, r18
     d88:	93 07       	cpc	r25, r19
     d8a:	a4 07       	cpc	r26, r20
     d8c:	b5 07       	cpc	r27, r21
     d8e:	40 f4       	brcc	.+16     	; 0xda0 <__fpcmp_parts_f+0xa8>
     d90:	11 23       	and	r17, r17
     d92:	19 f0       	breq	.+6      	; 0xd9a <__fpcmp_parts_f+0xa2>
     d94:	61 e0       	ldi	r22, 0x01	; 1
     d96:	70 e0       	ldi	r23, 0x00	; 0
     d98:	05 c0       	rjmp	.+10     	; 0xda4 <__fpcmp_parts_f+0xac>
     d9a:	6f ef       	ldi	r22, 0xFF	; 255
     d9c:	7f ef       	ldi	r23, 0xFF	; 255
     d9e:	02 c0       	rjmp	.+4      	; 0xda4 <__fpcmp_parts_f+0xac>
     da0:	60 e0       	ldi	r22, 0x00	; 0
     da2:	70 e0       	ldi	r23, 0x00	; 0
     da4:	cb 01       	movw	r24, r22
     da6:	1f 91       	pop	r17
     da8:	08 95       	ret

00000daa <PulseMeasure>:
volatile uint8  PulseState = 0;
volatile uint8  DutyCycle = 0 ;


void PulseMeasure(void)
{
     daa:	df 93       	push	r29
     dac:	cf 93       	push	r28
     dae:	00 d0       	rcall	.+0      	; 0xdb0 <PulseMeasure+0x6>
     db0:	cd b7       	in	r28, 0x3d	; 61
     db2:	de b7       	in	r29, 0x3e	; 62

	PulseState++;
     db4:	80 91 80 02 	lds	r24, 0x0280
     db8:	8f 5f       	subi	r24, 0xFF	; 255
     dba:	80 93 80 02 	sts	0x0280, r24

	switch (PulseState)
     dbe:	80 91 80 02 	lds	r24, 0x0280
     dc2:	28 2f       	mov	r18, r24
     dc4:	30 e0       	ldi	r19, 0x00	; 0
     dc6:	3a 83       	std	Y+2, r19	; 0x02
     dc8:	29 83       	std	Y+1, r18	; 0x01
     dca:	89 81       	ldd	r24, Y+1	; 0x01
     dcc:	9a 81       	ldd	r25, Y+2	; 0x02
     dce:	82 30       	cpi	r24, 0x02	; 2
     dd0:	91 05       	cpc	r25, r1
     dd2:	e1 f0       	breq	.+56     	; 0xe0c <PulseMeasure+0x62>
     dd4:	29 81       	ldd	r18, Y+1	; 0x01
     dd6:	3a 81       	ldd	r19, Y+2	; 0x02
     dd8:	23 30       	cpi	r18, 0x03	; 3
     dda:	31 05       	cpc	r19, r1
     ddc:	34 f4       	brge	.+12     	; 0xdea <PulseMeasure+0x40>
     dde:	89 81       	ldd	r24, Y+1	; 0x01
     de0:	9a 81       	ldd	r25, Y+2	; 0x02
     de2:	81 30       	cpi	r24, 0x01	; 1
     de4:	91 05       	cpc	r25, r1
     de6:	61 f0       	breq	.+24     	; 0xe00 <PulseMeasure+0x56>
     de8:	30 c0       	rjmp	.+96     	; 0xe4a <PulseMeasure+0xa0>
     dea:	29 81       	ldd	r18, Y+1	; 0x01
     dec:	3a 81       	ldd	r19, Y+2	; 0x02
     dee:	23 30       	cpi	r18, 0x03	; 3
     df0:	31 05       	cpc	r19, r1
     df2:	c1 f0       	breq	.+48     	; 0xe24 <PulseMeasure+0x7a>
     df4:	89 81       	ldd	r24, Y+1	; 0x01
     df6:	9a 81       	ldd	r25, Y+2	; 0x02
     df8:	84 30       	cpi	r24, 0x04	; 4
     dfa:	91 05       	cpc	r25, r1
     dfc:	f9 f0       	breq	.+62     	; 0xe3c <PulseMeasure+0x92>
     dfe:	25 c0       	rjmp	.+74     	; 0xe4a <PulseMeasure+0xa0>
	{
	case 1:
		ICU_setEdgeDetectionType(RISING);
     e00:	81 e0       	ldi	r24, 0x01	; 1
     e02:	0e 94 34 09 	call	0x1268	; 0x1268 <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e06:	0e 94 5e 09 	call	0x12bc	; 0x12bc <ICU_clearTimerValue>
     e0a:	1f c0       	rjmp	.+62     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 2:
		T_ON = ICU_getInputCaptureValue();
     e0c:	0e 94 53 09 	call	0x12a6	; 0x12a6 <ICU_getInputCaptureValue>
     e10:	90 93 7b 02 	sts	0x027B, r25
     e14:	80 93 7a 02 	sts	0x027A, r24
		ICU_setEdgeDetectionType(FALLING);
     e18:	80 e0       	ldi	r24, 0x00	; 0
     e1a:	0e 94 34 09 	call	0x1268	; 0x1268 <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e1e:	0e 94 5e 09 	call	0x12bc	; 0x12bc <ICU_clearTimerValue>
     e22:	13 c0       	rjmp	.+38     	; 0xe4a <PulseMeasure+0xa0>

		break;

	case 3:
		T_OFF = ICU_getInputCaptureValue();
     e24:	0e 94 53 09 	call	0x12a6	; 0x12a6 <ICU_getInputCaptureValue>
     e28:	90 93 7d 02 	sts	0x027D, r25
     e2c:	80 93 7c 02 	sts	0x027C, r24
		ICU_setEdgeDetectionType(RISING);
     e30:	81 e0       	ldi	r24, 0x01	; 1
     e32:	0e 94 34 09 	call	0x1268	; 0x1268 <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e36:	0e 94 5e 09 	call	0x12bc	; 0x12bc <ICU_clearTimerValue>
     e3a:	07 c0       	rjmp	.+14     	; 0xe4a <PulseMeasure+0xa0>


		break;

	case 4:
		ICU_setEdgeDetectionType(FALLING);
     e3c:	80 e0       	ldi	r24, 0x00	; 0
     e3e:	0e 94 34 09 	call	0x1268	; 0x1268 <ICU_setEdgeDetectionType>
		ICU_clearTimerValue();
     e42:	0e 94 5e 09 	call	0x12bc	; 0x12bc <ICU_clearTimerValue>
		PulseState = 0;
     e46:	10 92 80 02 	sts	0x0280, r1

	default:
		/* Do Nothing */
		break;
	}
}
     e4a:	0f 90       	pop	r0
     e4c:	0f 90       	pop	r0
     e4e:	cf 91       	pop	r28
     e50:	df 91       	pop	r29
     e52:	08 95       	ret

00000e54 <angleDetection_INT0>:


void angleDetection_INT0(void)
{
     e54:	df 93       	push	r29
     e56:	cf 93       	push	r28
     e58:	00 d0       	rcall	.+0      	; 0xe5a <angleDetection_INT0+0x6>
     e5a:	00 d0       	rcall	.+0      	; 0xe5c <angleDetection_INT0+0x8>
     e5c:	00 d0       	rcall	.+0      	; 0xe5e <angleDetection_INT0+0xa>
     e5e:	cd b7       	in	r28, 0x3d	; 61
     e60:	de b7       	in	r29, 0x3e	; 62
	uint8 arr1[3];
	uint8 arr2[3];
	ticks = TCNT2;
     e62:	e4 e4       	ldi	r30, 0x44	; 68
     e64:	f0 e0       	ldi	r31, 0x00	; 0
     e66:	80 81       	ld	r24, Z
     e68:	80 93 79 02 	sts	0x0279, r24

	UART0_sendByte('\r');
     e6c:	8d e0       	ldi	r24, 0x0D	; 13
     e6e:	0e 94 14 13 	call	0x2628	; 0x2628 <UART0_sendByte>
	dutyCycle_Calc();
     e72:	0e 94 96 07 	call	0xf2c	; 0xf2c <dutyCycle_Calc>


	UART0_sendString("Number of ticks = ");
     e76:	80 e0       	ldi	r24, 0x00	; 0
     e78:	91 e0       	ldi	r25, 0x01	; 1
     e7a:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	sprintf(arr1, "%d", ticks);
     e7e:	80 91 79 02 	lds	r24, 0x0279
     e82:	28 2f       	mov	r18, r24
     e84:	30 e0       	ldi	r19, 0x00	; 0
     e86:	00 d0       	rcall	.+0      	; 0xe88 <angleDetection_INT0+0x34>
     e88:	00 d0       	rcall	.+0      	; 0xe8a <angleDetection_INT0+0x36>
     e8a:	00 d0       	rcall	.+0      	; 0xe8c <angleDetection_INT0+0x38>
     e8c:	ed b7       	in	r30, 0x3d	; 61
     e8e:	fe b7       	in	r31, 0x3e	; 62
     e90:	31 96       	adiw	r30, 0x01	; 1
     e92:	ce 01       	movw	r24, r28
     e94:	01 96       	adiw	r24, 0x01	; 1
     e96:	91 83       	std	Z+1, r25	; 0x01
     e98:	80 83       	st	Z, r24
     e9a:	83 e1       	ldi	r24, 0x13	; 19
     e9c:	91 e0       	ldi	r25, 0x01	; 1
     e9e:	93 83       	std	Z+3, r25	; 0x03
     ea0:	82 83       	std	Z+2, r24	; 0x02
     ea2:	35 83       	std	Z+5, r19	; 0x05
     ea4:	24 83       	std	Z+4, r18	; 0x04
     ea6:	0e 94 c8 14 	call	0x2990	; 0x2990 <sprintf>
     eaa:	8d b7       	in	r24, 0x3d	; 61
     eac:	9e b7       	in	r25, 0x3e	; 62
     eae:	06 96       	adiw	r24, 0x06	; 6
     eb0:	0f b6       	in	r0, 0x3f	; 63
     eb2:	f8 94       	cli
     eb4:	9e bf       	out	0x3e, r25	; 62
     eb6:	0f be       	out	0x3f, r0	; 63
     eb8:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr1);
     eba:	ce 01       	movw	r24, r28
     ebc:	01 96       	adiw	r24, 0x01	; 1
     ebe:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	UART0_sendByte('\r');
     ec2:	8d e0       	ldi	r24, 0x0D	; 13
     ec4:	0e 94 14 13 	call	0x2628	; 0x2628 <UART0_sendByte>

	UART0_sendString("Revolution number = ");
     ec8:	86 e1       	ldi	r24, 0x16	; 22
     eca:	91 e0       	ldi	r25, 0x01	; 1
     ecc:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	sprintf(arr2, "%d", rev);
     ed0:	80 91 78 02 	lds	r24, 0x0278
     ed4:	28 2f       	mov	r18, r24
     ed6:	30 e0       	ldi	r19, 0x00	; 0
     ed8:	00 d0       	rcall	.+0      	; 0xeda <angleDetection_INT0+0x86>
     eda:	00 d0       	rcall	.+0      	; 0xedc <angleDetection_INT0+0x88>
     edc:	00 d0       	rcall	.+0      	; 0xede <angleDetection_INT0+0x8a>
     ede:	ed b7       	in	r30, 0x3d	; 61
     ee0:	fe b7       	in	r31, 0x3e	; 62
     ee2:	31 96       	adiw	r30, 0x01	; 1
     ee4:	ce 01       	movw	r24, r28
     ee6:	04 96       	adiw	r24, 0x04	; 4
     ee8:	91 83       	std	Z+1, r25	; 0x01
     eea:	80 83       	st	Z, r24
     eec:	83 e1       	ldi	r24, 0x13	; 19
     eee:	91 e0       	ldi	r25, 0x01	; 1
     ef0:	93 83       	std	Z+3, r25	; 0x03
     ef2:	82 83       	std	Z+2, r24	; 0x02
     ef4:	35 83       	std	Z+5, r19	; 0x05
     ef6:	24 83       	std	Z+4, r18	; 0x04
     ef8:	0e 94 c8 14 	call	0x2990	; 0x2990 <sprintf>
     efc:	8d b7       	in	r24, 0x3d	; 61
     efe:	9e b7       	in	r25, 0x3e	; 62
     f00:	06 96       	adiw	r24, 0x06	; 6
     f02:	0f b6       	in	r0, 0x3f	; 63
     f04:	f8 94       	cli
     f06:	9e bf       	out	0x3e, r25	; 62
     f08:	0f be       	out	0x3f, r0	; 63
     f0a:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString(arr2);
     f0c:	ce 01       	movw	r24, r28
     f0e:	04 96       	adiw	r24, 0x04	; 4
     f10:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	UART0_sendByte('\r');
     f14:	8d e0       	ldi	r24, 0x0D	; 13
     f16:	0e 94 14 13 	call	0x2628	; 0x2628 <UART0_sendByte>


}
     f1a:	26 96       	adiw	r28, 0x06	; 6
     f1c:	0f b6       	in	r0, 0x3f	; 63
     f1e:	f8 94       	cli
     f20:	de bf       	out	0x3e, r29	; 62
     f22:	0f be       	out	0x3f, r0	; 63
     f24:	cd bf       	out	0x3d, r28	; 61
     f26:	cf 91       	pop	r28
     f28:	df 91       	pop	r29
     f2a:	08 95       	ret

00000f2c <dutyCycle_Calc>:


void dutyCycle_Calc(void)
{
     f2c:	af 92       	push	r10
     f2e:	bf 92       	push	r11
     f30:	cf 92       	push	r12
     f32:	df 92       	push	r13
     f34:	ef 92       	push	r14
     f36:	ff 92       	push	r15
     f38:	0f 93       	push	r16
     f3a:	1f 93       	push	r17
     f3c:	df 93       	push	r29
     f3e:	cf 93       	push	r28
     f40:	00 d0       	rcall	.+0      	; 0xf42 <dutyCycle_Calc+0x16>
     f42:	00 d0       	rcall	.+0      	; 0xf44 <dutyCycle_Calc+0x18>
     f44:	cd b7       	in	r28, 0x3d	; 61
     f46:	de b7       	in	r29, 0x3e	; 62
	uint8 arr[4];

	DutyCycle = (((float) (T_ON) / ((float) T_ON + (float) T_OFF)) * 100.00);
     f48:	80 91 7a 02 	lds	r24, 0x027A
     f4c:	90 91 7b 02 	lds	r25, 0x027B
     f50:	cc 01       	movw	r24, r24
     f52:	a0 e0       	ldi	r26, 0x00	; 0
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	bc 01       	movw	r22, r24
     f58:	cd 01       	movw	r24, r26
     f5a:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
     f5e:	5b 01       	movw	r10, r22
     f60:	6c 01       	movw	r12, r24
     f62:	80 91 7a 02 	lds	r24, 0x027A
     f66:	90 91 7b 02 	lds	r25, 0x027B
     f6a:	cc 01       	movw	r24, r24
     f6c:	a0 e0       	ldi	r26, 0x00	; 0
     f6e:	b0 e0       	ldi	r27, 0x00	; 0
     f70:	bc 01       	movw	r22, r24
     f72:	cd 01       	movw	r24, r26
     f74:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
     f78:	7b 01       	movw	r14, r22
     f7a:	8c 01       	movw	r16, r24
     f7c:	80 91 7c 02 	lds	r24, 0x027C
     f80:	90 91 7d 02 	lds	r25, 0x027D
     f84:	cc 01       	movw	r24, r24
     f86:	a0 e0       	ldi	r26, 0x00	; 0
     f88:	b0 e0       	ldi	r27, 0x00	; 0
     f8a:	bc 01       	movw	r22, r24
     f8c:	cd 01       	movw	r24, r26
     f8e:	0e 94 67 04 	call	0x8ce	; 0x8ce <__floatunsisf>
     f92:	9b 01       	movw	r18, r22
     f94:	ac 01       	movw	r20, r24
     f96:	c8 01       	movw	r24, r16
     f98:	b7 01       	movw	r22, r14
     f9a:	0e 94 10 02 	call	0x420	; 0x420 <__addsf3>
     f9e:	dc 01       	movw	r26, r24
     fa0:	cb 01       	movw	r24, r22
     fa2:	9c 01       	movw	r18, r24
     fa4:	ad 01       	movw	r20, r26
     fa6:	c6 01       	movw	r24, r12
     fa8:	b5 01       	movw	r22, r10
     faa:	0e 94 37 03 	call	0x66e	; 0x66e <__divsf3>
     fae:	dc 01       	movw	r26, r24
     fb0:	cb 01       	movw	r24, r22
     fb2:	bc 01       	movw	r22, r24
     fb4:	cd 01       	movw	r24, r26
     fb6:	20 e0       	ldi	r18, 0x00	; 0
     fb8:	30 e0       	ldi	r19, 0x00	; 0
     fba:	48 ec       	ldi	r20, 0xC8	; 200
     fbc:	52 e4       	ldi	r21, 0x42	; 66
     fbe:	0e 94 3d 02 	call	0x47a	; 0x47a <__mulsf3>
     fc2:	dc 01       	movw	r26, r24
     fc4:	cb 01       	movw	r24, r22
     fc6:	bc 01       	movw	r22, r24
     fc8:	cd 01       	movw	r24, r26
     fca:	0e 94 67 00 	call	0xce	; 0xce <__fixunssfsi>
     fce:	dc 01       	movw	r26, r24
     fd0:	cb 01       	movw	r24, r22
     fd2:	80 93 81 02 	sts	0x0281, r24
	sprintf(arr, "%d", (uint8)DutyCycle);
     fd6:	80 91 81 02 	lds	r24, 0x0281
     fda:	28 2f       	mov	r18, r24
     fdc:	30 e0       	ldi	r19, 0x00	; 0
     fde:	00 d0       	rcall	.+0      	; 0xfe0 <dutyCycle_Calc+0xb4>
     fe0:	00 d0       	rcall	.+0      	; 0xfe2 <dutyCycle_Calc+0xb6>
     fe2:	00 d0       	rcall	.+0      	; 0xfe4 <dutyCycle_Calc+0xb8>
     fe4:	ed b7       	in	r30, 0x3d	; 61
     fe6:	fe b7       	in	r31, 0x3e	; 62
     fe8:	31 96       	adiw	r30, 0x01	; 1
     fea:	ce 01       	movw	r24, r28
     fec:	01 96       	adiw	r24, 0x01	; 1
     fee:	91 83       	std	Z+1, r25	; 0x01
     ff0:	80 83       	st	Z, r24
     ff2:	83 e1       	ldi	r24, 0x13	; 19
     ff4:	91 e0       	ldi	r25, 0x01	; 1
     ff6:	93 83       	std	Z+3, r25	; 0x03
     ff8:	82 83       	std	Z+2, r24	; 0x02
     ffa:	35 83       	std	Z+5, r19	; 0x05
     ffc:	24 83       	std	Z+4, r18	; 0x04
     ffe:	0e 94 c8 14 	call	0x2990	; 0x2990 <sprintf>
    1002:	8d b7       	in	r24, 0x3d	; 61
    1004:	9e b7       	in	r25, 0x3e	; 62
    1006:	06 96       	adiw	r24, 0x06	; 6
    1008:	0f b6       	in	r0, 0x3f	; 63
    100a:	f8 94       	cli
    100c:	9e bf       	out	0x3e, r25	; 62
    100e:	0f be       	out	0x3f, r0	; 63
    1010:	8d bf       	out	0x3d, r24	; 61
	UART0_sendString("Duty Cycle is : ");
    1012:	8b e2       	ldi	r24, 0x2B	; 43
    1014:	91 e0       	ldi	r25, 0x01	; 1
    1016:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	UART0_sendString(arr);
    101a:	ce 01       	movw	r24, r28
    101c:	01 96       	adiw	r24, 0x01	; 1
    101e:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	UART0_sendString(" %");
    1022:	8c e3       	ldi	r24, 0x3C	; 60
    1024:	91 e0       	ldi	r25, 0x01	; 1
    1026:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>
	UART0_sendByte('\r');
    102a:	8d e0       	ldi	r24, 0x0D	; 13
    102c:	0e 94 14 13 	call	0x2628	; 0x2628 <UART0_sendByte>
}
    1030:	0f 90       	pop	r0
    1032:	0f 90       	pop	r0
    1034:	0f 90       	pop	r0
    1036:	0f 90       	pop	r0
    1038:	cf 91       	pop	r28
    103a:	df 91       	pop	r29
    103c:	1f 91       	pop	r17
    103e:	0f 91       	pop	r16
    1040:	ff 90       	pop	r15
    1042:	ef 90       	pop	r14
    1044:	df 90       	pop	r13
    1046:	cf 90       	pop	r12
    1048:	bf 90       	pop	r11
    104a:	af 90       	pop	r10
    104c:	08 95       	ret

0000104e <revCounter_TIMER2>:

void revCounter_TIMER2 (void)
{
    104e:	df 93       	push	r29
    1050:	cf 93       	push	r28
    1052:	cd b7       	in	r28, 0x3d	; 61
    1054:	de b7       	in	r29, 0x3e	; 62
	rev++;
    1056:	80 91 78 02 	lds	r24, 0x0278
    105a:	8f 5f       	subi	r24, 0xFF	; 255
    105c:	80 93 78 02 	sts	0x0278, r24
	if (rev == 3)
    1060:	80 91 78 02 	lds	r24, 0x0278
    1064:	83 30       	cpi	r24, 0x03	; 3
    1066:	19 f4       	brne	.+6      	; 0x106e <revCounter_TIMER2+0x20>
		rev = 1;
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	80 93 78 02 	sts	0x0278, r24
}
    106e:	cf 91       	pop	r28
    1070:	df 91       	pop	r29
    1072:	08 95       	ret

00001074 <main>:


int main(void)
{
    1074:	df 93       	push	r29
    1076:	cf 93       	push	r28
    1078:	cd b7       	in	r28, 0x3d	; 61
    107a:	de b7       	in	r29, 0x3e	; 62
    107c:	6b 97       	sbiw	r28, 0x1b	; 27
    107e:	0f b6       	in	r0, 0x3f	; 63
    1080:	f8 94       	cli
    1082:	de bf       	out	0x3e, r29	; 62
    1084:	0f be       	out	0x3f, r0	; 63
    1086:	cd bf       	out	0x3d, r28	; 61
	sei();
    1088:	78 94       	sei


	ICU_ConfigType ICU_Config = { .clock = ICU_F_CPU_8, .edge = FALLING };
    108a:	82 e0       	ldi	r24, 0x02	; 2
    108c:	89 83       	std	Y+1, r24	; 0x01
    108e:	1a 82       	std	Y+2, r1	; 0x02
	ICU_init(&ICU_Config);
    1090:	ce 01       	movw	r24, r28
    1092:	01 96       	adiw	r24, 0x01	; 1
    1094:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <ICU_init>
	ICU_clearTimerValue();
    1098:	0e 94 5e 09 	call	0x12bc	; 0x12bc <ICU_clearTimerValue>
	ICU_setCallBack(PulseMeasure);
    109c:	85 ed       	ldi	r24, 0xD5	; 213
    109e:	96 e0       	ldi	r25, 0x06	; 6
    10a0:	0e 94 22 09 	call	0x1244	; 0x1244 <ICU_setCallBack>


	TIMER_ConfigType TIMER2_Config ={.clock=EXTERNAL_RISING_EDGE, .mode=COMP, .OCRValue=60 };
    10a4:	8d e0       	ldi	r24, 0x0D	; 13
    10a6:	fe 01       	movw	r30, r28
    10a8:	33 96       	adiw	r30, 0x03	; 3
    10aa:	df 01       	movw	r26, r30
    10ac:	98 2f       	mov	r25, r24
    10ae:	1d 92       	st	X+, r1
    10b0:	9a 95       	dec	r25
    10b2:	e9 f7       	brne	.-6      	; 0x10ae <main+0x3a>
    10b4:	87 e0       	ldi	r24, 0x07	; 7
    10b6:	8b 83       	std	Y+3, r24	; 0x03
    10b8:	82 e0       	ldi	r24, 0x02	; 2
    10ba:	8c 83       	std	Y+4, r24	; 0x04
    10bc:	8c e3       	ldi	r24, 0x3C	; 60
    10be:	90 e0       	ldi	r25, 0x00	; 0
    10c0:	9e 83       	std	Y+6, r25	; 0x06
    10c2:	8d 83       	std	Y+5, r24	; 0x05
	TIMER2_init(&TIMER2_Config);
    10c4:	ce 01       	movw	r24, r28
    10c6:	03 96       	adiw	r24, 0x03	; 3
    10c8:	0e 94 ab 0d 	call	0x1b56	; 0x1b56 <TIMER2_init>
	TIMER2_callBack(revCounter_TIMER2);
    10cc:	87 e2       	ldi	r24, 0x27	; 39
    10ce:	98 e0       	ldi	r25, 0x08	; 8
    10d0:	0e 94 71 0e 	call	0x1ce2	; 0x1ce2 <TIMER2_callBack>


	UART_ConfigType UART_Config ={.parity_mode=EVEN_PARITY,.stop_bit=_1_bit,.baud_rate=BR57600,
			.data_size=_8_bit};
    10d4:	de 01       	movw	r26, r28
    10d6:	50 96       	adiw	r26, 0x10	; 16
    10d8:	b8 8f       	std	Y+24, r27	; 0x18
    10da:	af 8b       	std	Y+23, r26	; 0x17
    10dc:	e0 e7       	ldi	r30, 0x70	; 112
    10de:	f2 e0       	ldi	r31, 0x02	; 2
    10e0:	fa 8f       	std	Y+26, r31	; 0x1a
    10e2:	e9 8f       	std	Y+25, r30	; 0x19
    10e4:	f7 e0       	ldi	r31, 0x07	; 7
    10e6:	fb 8f       	std	Y+27, r31	; 0x1b
    10e8:	a9 8d       	ldd	r26, Y+25	; 0x19
    10ea:	ba 8d       	ldd	r27, Y+26	; 0x1a
    10ec:	0c 90       	ld	r0, X
    10ee:	e9 8d       	ldd	r30, Y+25	; 0x19
    10f0:	fa 8d       	ldd	r31, Y+26	; 0x1a
    10f2:	31 96       	adiw	r30, 0x01	; 1
    10f4:	fa 8f       	std	Y+26, r31	; 0x1a
    10f6:	e9 8f       	std	Y+25, r30	; 0x19
    10f8:	af 89       	ldd	r26, Y+23	; 0x17
    10fa:	b8 8d       	ldd	r27, Y+24	; 0x18
    10fc:	0c 92       	st	X, r0
    10fe:	ef 89       	ldd	r30, Y+23	; 0x17
    1100:	f8 8d       	ldd	r31, Y+24	; 0x18
    1102:	31 96       	adiw	r30, 0x01	; 1
    1104:	f8 8f       	std	Y+24, r31	; 0x18
    1106:	ef 8b       	std	Y+23, r30	; 0x17
    1108:	fb 8d       	ldd	r31, Y+27	; 0x1b
    110a:	f1 50       	subi	r31, 0x01	; 1
    110c:	fb 8f       	std	Y+27, r31	; 0x1b
    110e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1110:	88 23       	and	r24, r24
    1112:	51 f7       	brne	.-44     	; 0x10e8 <main+0x74>
	UART0_init(&UART_Config);
    1114:	ce 01       	movw	r24, r28
    1116:	40 96       	adiw	r24, 0x10	; 16
    1118:	0e 94 7f 12 	call	0x24fe	; 0x24fe <UART0_init>
	UART0_sendString(" Graduation Project --> Signal from ECU ");
    111c:	8f e3       	ldi	r24, 0x3F	; 63
    111e:	91 e0       	ldi	r25, 0x01	; 1
    1120:	0e 94 3a 13 	call	0x2674	; 0x2674 <UART0_sendString>


	INT0_init();
    1124:	0e 94 c1 09 	call	0x1382	; 0x1382 <INT0_init>
	INT0_setCallBack(angleDetection_INT0);
    1128:	8a e2       	ldi	r24, 0x2A	; 42
    112a:	97 e0       	ldi	r25, 0x07	; 7
    112c:	0e 94 e4 09 	call	0x13c8	; 0x13c8 <INT0_setCallBack>
    1130:	ff cf       	rjmp	.-2      	; 0x1130 <__stack+0x31>

00001132 <__vector_25>:
/*******************************************************************************
 *                       Interrupt Service Routines                            *
 *******************************************************************************/

ISR(TIMER3_CAPT_vect)
{
    1132:	1f 92       	push	r1
    1134:	0f 92       	push	r0
    1136:	0f b6       	in	r0, 0x3f	; 63
    1138:	0f 92       	push	r0
    113a:	00 90 5b 00 	lds	r0, 0x005B
    113e:	0f 92       	push	r0
    1140:	11 24       	eor	r1, r1
    1142:	2f 93       	push	r18
    1144:	3f 93       	push	r19
    1146:	4f 93       	push	r20
    1148:	5f 93       	push	r21
    114a:	6f 93       	push	r22
    114c:	7f 93       	push	r23
    114e:	8f 93       	push	r24
    1150:	9f 93       	push	r25
    1152:	af 93       	push	r26
    1154:	bf 93       	push	r27
    1156:	ef 93       	push	r30
    1158:	ff 93       	push	r31
    115a:	df 93       	push	r29
    115c:	cf 93       	push	r28
    115e:	cd b7       	in	r28, 0x3d	; 61
    1160:	de b7       	in	r29, 0x3e	; 62
	if(g_callBackPtr != NULL_PTR)
    1162:	80 91 82 02 	lds	r24, 0x0282
    1166:	90 91 83 02 	lds	r25, 0x0283
    116a:	00 97       	sbiw	r24, 0x00	; 0
    116c:	29 f0       	breq	.+10     	; 0x1178 <__vector_25+0x46>
	{
		/* Call the Call Back function in the application after the edge is detected */
		(*g_callBackPtr)(); /* another method to call the function using pointer to function g_callBackPtr(); */
    116e:	e0 91 82 02 	lds	r30, 0x0282
    1172:	f0 91 83 02 	lds	r31, 0x0283
    1176:	09 95       	icall
	}
}
    1178:	cf 91       	pop	r28
    117a:	df 91       	pop	r29
    117c:	ff 91       	pop	r31
    117e:	ef 91       	pop	r30
    1180:	bf 91       	pop	r27
    1182:	af 91       	pop	r26
    1184:	9f 91       	pop	r25
    1186:	8f 91       	pop	r24
    1188:	7f 91       	pop	r23
    118a:	6f 91       	pop	r22
    118c:	5f 91       	pop	r21
    118e:	4f 91       	pop	r20
    1190:	3f 91       	pop	r19
    1192:	2f 91       	pop	r18
    1194:	0f 90       	pop	r0
    1196:	00 92 5b 00 	sts	0x005B, r0
    119a:	0f 90       	pop	r0
    119c:	0f be       	out	0x3f, r0	; 63
    119e:	0f 90       	pop	r0
    11a0:	1f 90       	pop	r1
    11a2:	18 95       	reti

000011a4 <ICU_init>:
 * 	2. Set the required edge detection.
 * 	3. Enable the Input Capture Interrupt.
 * 	4. Initialize Timer1 Registers
 */
void ICU_init(const ICU_ConfigType * Config_Ptr)
{
    11a4:	df 93       	push	r29
    11a6:	cf 93       	push	r28
    11a8:	00 d0       	rcall	.+0      	; 0x11aa <ICU_init+0x6>
    11aa:	cd b7       	in	r28, 0x3d	; 61
    11ac:	de b7       	in	r29, 0x3e	; 62
    11ae:	9a 83       	std	Y+2, r25	; 0x02
    11b0:	89 83       	std	Y+1, r24	; 0x01
	/* Configure ICP3/PE3 as i/p pin */
	CLEAR_BIT(DDRE,PE7);
    11b2:	a2 e2       	ldi	r26, 0x22	; 34
    11b4:	b0 e0       	ldi	r27, 0x00	; 0
    11b6:	e2 e2       	ldi	r30, 0x22	; 34
    11b8:	f0 e0       	ldi	r31, 0x00	; 0
    11ba:	80 81       	ld	r24, Z
    11bc:	8f 77       	andi	r24, 0x7F	; 127
    11be:	8c 93       	st	X, r24
	SET_BIT(PORTE,PE7);
    11c0:	a3 e2       	ldi	r26, 0x23	; 35
    11c2:	b0 e0       	ldi	r27, 0x00	; 0
    11c4:	e3 e2       	ldi	r30, 0x23	; 35
    11c6:	f0 e0       	ldi	r31, 0x00	; 0
    11c8:	80 81       	ld	r24, Z
    11ca:	80 68       	ori	r24, 0x80	; 128
    11cc:	8c 93       	st	X, r24

	/* Timer1 always operates in Normal Mode */
	TCCR3C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    11ce:	ec e8       	ldi	r30, 0x8C	; 140
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	80 ee       	ldi	r24, 0xE0	; 224
    11d4:	80 83       	st	Z, r24

	/*
	 * insert the required clock value in the first three bits (CS30, CS31 and CS32)
	 * of TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xF8) | (Config_Ptr->clock);
    11d6:	aa e8       	ldi	r26, 0x8A	; 138
    11d8:	b0 e0       	ldi	r27, 0x00	; 0
    11da:	ea e8       	ldi	r30, 0x8A	; 138
    11dc:	f0 e0       	ldi	r31, 0x00	; 0
    11de:	80 81       	ld	r24, Z
    11e0:	98 2f       	mov	r25, r24
    11e2:	98 7f       	andi	r25, 0xF8	; 248
    11e4:	e9 81       	ldd	r30, Y+1	; 0x01
    11e6:	fa 81       	ldd	r31, Y+2	; 0x02
    11e8:	80 81       	ld	r24, Z
    11ea:	89 2b       	or	r24, r25
    11ec:	8c 93       	st	X, r24
	/*
     * insert the required edge type in ICES3 bit in TCCR3B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | ((Config_Ptr->edge)<<6);
    11ee:	aa e8       	ldi	r26, 0x8A	; 138
    11f0:	b0 e0       	ldi	r27, 0x00	; 0
    11f2:	ea e8       	ldi	r30, 0x8A	; 138
    11f4:	f0 e0       	ldi	r31, 0x00	; 0
    11f6:	80 81       	ld	r24, Z
    11f8:	28 2f       	mov	r18, r24
    11fa:	2f 7b       	andi	r18, 0xBF	; 191
    11fc:	e9 81       	ldd	r30, Y+1	; 0x01
    11fe:	fa 81       	ldd	r31, Y+2	; 0x02
    1200:	81 81       	ldd	r24, Z+1	; 0x01
    1202:	88 2f       	mov	r24, r24
    1204:	90 e0       	ldi	r25, 0x00	; 0
    1206:	00 24       	eor	r0, r0
    1208:	96 95       	lsr	r25
    120a:	87 95       	ror	r24
    120c:	07 94       	ror	r0
    120e:	96 95       	lsr	r25
    1210:	87 95       	ror	r24
    1212:	07 94       	ror	r0
    1214:	98 2f       	mov	r25, r24
    1216:	80 2d       	mov	r24, r0
    1218:	82 2b       	or	r24, r18
    121a:	8c 93       	st	X, r24

	/* Initial Value for Timer1 */
	TCNT3 = 0;
    121c:	e8 e8       	ldi	r30, 0x88	; 136
    121e:	f0 e0       	ldi	r31, 0x00	; 0
    1220:	11 82       	std	Z+1, r1	; 0x01
    1222:	10 82       	st	Z, r1

	/* Initial Value for the input capture register */
	ICR3 = 0;
    1224:	e0 e8       	ldi	r30, 0x80	; 128
    1226:	f0 e0       	ldi	r31, 0x00	; 0
    1228:	11 82       	std	Z+1, r1	; 0x01
    122a:	10 82       	st	Z, r1

	/* Enable the Input Capture interrupt to generate an interrupt when edge is detected on ICP1/PD6 pin */
	ETIMSK |= (1<<TICIE3);
    122c:	ad e7       	ldi	r26, 0x7D	; 125
    122e:	b0 e0       	ldi	r27, 0x00	; 0
    1230:	ed e7       	ldi	r30, 0x7D	; 125
    1232:	f0 e0       	ldi	r31, 0x00	; 0
    1234:	80 81       	ld	r24, Z
    1236:	80 62       	ori	r24, 0x20	; 32
    1238:	8c 93       	st	X, r24
}
    123a:	0f 90       	pop	r0
    123c:	0f 90       	pop	r0
    123e:	cf 91       	pop	r28
    1240:	df 91       	pop	r29
    1242:	08 95       	ret

00001244 <ICU_setCallBack>:

/*
 * Description: Function to set the Call Back function address.
 */
void ICU_setCallBack(void(*a_ptr)(void))
{
    1244:	df 93       	push	r29
    1246:	cf 93       	push	r28
    1248:	00 d0       	rcall	.+0      	; 0x124a <ICU_setCallBack+0x6>
    124a:	cd b7       	in	r28, 0x3d	; 61
    124c:	de b7       	in	r29, 0x3e	; 62
    124e:	9a 83       	std	Y+2, r25	; 0x02
    1250:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_callBackPtr = a_ptr;
    1252:	89 81       	ldd	r24, Y+1	; 0x01
    1254:	9a 81       	ldd	r25, Y+2	; 0x02
    1256:	90 93 83 02 	sts	0x0283, r25
    125a:	80 93 82 02 	sts	0x0282, r24
}
    125e:	0f 90       	pop	r0
    1260:	0f 90       	pop	r0
    1262:	cf 91       	pop	r28
    1264:	df 91       	pop	r29
    1266:	08 95       	ret

00001268 <ICU_setEdgeDetectionType>:

/*
 * Description: Function to set the required edge detection.
 */
void ICU_setEdgeDetectionType(const Icu_EdgeType a_edgeType)
{
    1268:	df 93       	push	r29
    126a:	cf 93       	push	r28
    126c:	0f 92       	push	r0
    126e:	cd b7       	in	r28, 0x3d	; 61
    1270:	de b7       	in	r29, 0x3e	; 62
    1272:	89 83       	std	Y+1, r24	; 0x01
	/*
	 * insert the required edge type in ICES1 bit in TCCR1B Register
	 */
	TCCR3B = (TCCR3B & 0xBF) | (a_edgeType<<6);
    1274:	aa e8       	ldi	r26, 0x8A	; 138
    1276:	b0 e0       	ldi	r27, 0x00	; 0
    1278:	ea e8       	ldi	r30, 0x8A	; 138
    127a:	f0 e0       	ldi	r31, 0x00	; 0
    127c:	80 81       	ld	r24, Z
    127e:	28 2f       	mov	r18, r24
    1280:	2f 7b       	andi	r18, 0xBF	; 191
    1282:	89 81       	ldd	r24, Y+1	; 0x01
    1284:	88 2f       	mov	r24, r24
    1286:	90 e0       	ldi	r25, 0x00	; 0
    1288:	00 24       	eor	r0, r0
    128a:	96 95       	lsr	r25
    128c:	87 95       	ror	r24
    128e:	07 94       	ror	r0
    1290:	96 95       	lsr	r25
    1292:	87 95       	ror	r24
    1294:	07 94       	ror	r0
    1296:	98 2f       	mov	r25, r24
    1298:	80 2d       	mov	r24, r0
    129a:	82 2b       	or	r24, r18
    129c:	8c 93       	st	X, r24
}
    129e:	0f 90       	pop	r0
    12a0:	cf 91       	pop	r28
    12a2:	df 91       	pop	r29
    12a4:	08 95       	ret

000012a6 <ICU_getInputCaptureValue>:
/*
 * Description: Function to get the Timer1 Value when the input is captured
 *              The value stored at Input Capture Register ICR1
 */
uint16 ICU_getInputCaptureValue(void)
{
    12a6:	df 93       	push	r29
    12a8:	cf 93       	push	r28
    12aa:	cd b7       	in	r28, 0x3d	; 61
    12ac:	de b7       	in	r29, 0x3e	; 62
	return ICR3;
    12ae:	e0 e8       	ldi	r30, 0x80	; 128
    12b0:	f0 e0       	ldi	r31, 0x00	; 0
    12b2:	80 81       	ld	r24, Z
    12b4:	91 81       	ldd	r25, Z+1	; 0x01
}
    12b6:	cf 91       	pop	r28
    12b8:	df 91       	pop	r29
    12ba:	08 95       	ret

000012bc <ICU_clearTimerValue>:

/*
 * Description: Function to clear the Timer1 Value to start count from ZERO
 */
void ICU_clearTimerValue(void)
{
    12bc:	df 93       	push	r29
    12be:	cf 93       	push	r28
    12c0:	cd b7       	in	r28, 0x3d	; 61
    12c2:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    12c4:	e8 e8       	ldi	r30, 0x88	; 136
    12c6:	f0 e0       	ldi	r31, 0x00	; 0
    12c8:	11 82       	std	Z+1, r1	; 0x01
    12ca:	10 82       	st	Z, r1
}
    12cc:	cf 91       	pop	r28
    12ce:	df 91       	pop	r29
    12d0:	08 95       	ret

000012d2 <ICU_DeInit>:

/*
 * Description: Function to disable the Timer1 to stop the ICU Driver
 */
void ICU_DeInit(void)
{
    12d2:	df 93       	push	r29
    12d4:	cf 93       	push	r28
    12d6:	cd b7       	in	r28, 0x3d	; 61
    12d8:	de b7       	in	r29, 0x3e	; 62
	/* Clear All Timer1 Registers */
	TCCR3A = 0;
    12da:	eb e8       	ldi	r30, 0x8B	; 139
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	10 82       	st	Z, r1
	TCCR3B = 0;
    12e0:	ea e8       	ldi	r30, 0x8A	; 138
    12e2:	f0 e0       	ldi	r31, 0x00	; 0
    12e4:	10 82       	st	Z, r1
	TCCR3C = 0;
    12e6:	ec e8       	ldi	r30, 0x8C	; 140
    12e8:	f0 e0       	ldi	r31, 0x00	; 0
    12ea:	10 82       	st	Z, r1
	TCNT3 = 0;
    12ec:	e8 e8       	ldi	r30, 0x88	; 136
    12ee:	f0 e0       	ldi	r31, 0x00	; 0
    12f0:	11 82       	std	Z+1, r1	; 0x01
    12f2:	10 82       	st	Z, r1
	ICR3 = 0;
    12f4:	e0 e8       	ldi	r30, 0x80	; 128
    12f6:	f0 e0       	ldi	r31, 0x00	; 0
    12f8:	11 82       	std	Z+1, r1	; 0x01
    12fa:	10 82       	st	Z, r1

	/* Disable the Input Capture interrupt */
	ETIMSK &= ~(1<<TICIE3);
    12fc:	ad e7       	ldi	r26, 0x7D	; 125
    12fe:	b0 e0       	ldi	r27, 0x00	; 0
    1300:	ed e7       	ldi	r30, 0x7D	; 125
    1302:	f0 e0       	ldi	r31, 0x00	; 0
    1304:	80 81       	ld	r24, Z
    1306:	8f 7d       	andi	r24, 0xDF	; 223
    1308:	8c 93       	st	X, r24
}
    130a:	cf 91       	pop	r28
    130c:	df 91       	pop	r29
    130e:	08 95       	ret

00001310 <__vector_1>:
#include "INT.h"

static void (*g_INT_callBackPtr)(void) = NULL_PTR;

ISR(INT0_vect)
{
    1310:	1f 92       	push	r1
    1312:	0f 92       	push	r0
    1314:	0f b6       	in	r0, 0x3f	; 63
    1316:	0f 92       	push	r0
    1318:	00 90 5b 00 	lds	r0, 0x005B
    131c:	0f 92       	push	r0
    131e:	11 24       	eor	r1, r1
    1320:	2f 93       	push	r18
    1322:	3f 93       	push	r19
    1324:	4f 93       	push	r20
    1326:	5f 93       	push	r21
    1328:	6f 93       	push	r22
    132a:	7f 93       	push	r23
    132c:	8f 93       	push	r24
    132e:	9f 93       	push	r25
    1330:	af 93       	push	r26
    1332:	bf 93       	push	r27
    1334:	ef 93       	push	r30
    1336:	ff 93       	push	r31
    1338:	df 93       	push	r29
    133a:	cf 93       	push	r28
    133c:	cd b7       	in	r28, 0x3d	; 61
    133e:	de b7       	in	r29, 0x3e	; 62
	if(g_INT_callBackPtr != NULL_PTR)
    1340:	80 91 84 02 	lds	r24, 0x0284
    1344:	90 91 85 02 	lds	r25, 0x0285
    1348:	00 97       	sbiw	r24, 0x00	; 0
    134a:	29 f0       	breq	.+10     	; 0x1356 <__vector_1+0x46>
		{
			/* Call The Call Back function in the application after the timer value = OCR0 Value*/
			(*g_INT_callBackPtr)() ;
    134c:	e0 91 84 02 	lds	r30, 0x0284
    1350:	f0 91 85 02 	lds	r31, 0x0285
    1354:	09 95       	icall
		}
}
    1356:	cf 91       	pop	r28
    1358:	df 91       	pop	r29
    135a:	ff 91       	pop	r31
    135c:	ef 91       	pop	r30
    135e:	bf 91       	pop	r27
    1360:	af 91       	pop	r26
    1362:	9f 91       	pop	r25
    1364:	8f 91       	pop	r24
    1366:	7f 91       	pop	r23
    1368:	6f 91       	pop	r22
    136a:	5f 91       	pop	r21
    136c:	4f 91       	pop	r20
    136e:	3f 91       	pop	r19
    1370:	2f 91       	pop	r18
    1372:	0f 90       	pop	r0
    1374:	00 92 5b 00 	sts	0x005B, r0
    1378:	0f 90       	pop	r0
    137a:	0f be       	out	0x3f, r0	; 63
    137c:	0f 90       	pop	r0
    137e:	1f 90       	pop	r1
    1380:	18 95       	reti

00001382 <INT0_init>:

void INT0_init(void)
{
    1382:	df 93       	push	r29
    1384:	cf 93       	push	r28
    1386:	cd b7       	in	r28, 0x3d	; 61
    1388:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(EICRA,ISC00);
    138a:	aa e6       	ldi	r26, 0x6A	; 106
    138c:	b0 e0       	ldi	r27, 0x00	; 0
    138e:	ea e6       	ldi	r30, 0x6A	; 106
    1390:	f0 e0       	ldi	r31, 0x00	; 0
    1392:	80 81       	ld	r24, Z
    1394:	81 60       	ori	r24, 0x01	; 1
    1396:	8c 93       	st	X, r24
	SET_BIT(EICRA,ISC01);
    1398:	aa e6       	ldi	r26, 0x6A	; 106
    139a:	b0 e0       	ldi	r27, 0x00	; 0
    139c:	ea e6       	ldi	r30, 0x6A	; 106
    139e:	f0 e0       	ldi	r31, 0x00	; 0
    13a0:	80 81       	ld	r24, Z
    13a2:	82 60       	ori	r24, 0x02	; 2
    13a4:	8c 93       	st	X, r24
	SET_BIT(EIMSK,INT0);
    13a6:	a9 e5       	ldi	r26, 0x59	; 89
    13a8:	b0 e0       	ldi	r27, 0x00	; 0
    13aa:	e9 e5       	ldi	r30, 0x59	; 89
    13ac:	f0 e0       	ldi	r31, 0x00	; 0
    13ae:	80 81       	ld	r24, Z
    13b0:	81 60       	ori	r24, 0x01	; 1
    13b2:	8c 93       	st	X, r24
	SET_BIT(PORTD,PD0);
    13b4:	a2 e3       	ldi	r26, 0x32	; 50
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e2 e3       	ldi	r30, 0x32	; 50
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	81 60       	ori	r24, 0x01	; 1
    13c0:	8c 93       	st	X, r24

}
    13c2:	cf 91       	pop	r28
    13c4:	df 91       	pop	r29
    13c6:	08 95       	ret

000013c8 <INT0_setCallBack>:



void INT0_setCallBack(void (*ptr)(void))
{
    13c8:	df 93       	push	r29
    13ca:	cf 93       	push	r28
    13cc:	00 d0       	rcall	.+0      	; 0x13ce <INT0_setCallBack+0x6>
    13ce:	cd b7       	in	r28, 0x3d	; 61
    13d0:	de b7       	in	r29, 0x3e	; 62
    13d2:	9a 83       	std	Y+2, r25	; 0x02
    13d4:	89 83       	std	Y+1, r24	; 0x01
	g_INT_callBackPtr= ptr;
    13d6:	89 81       	ldd	r24, Y+1	; 0x01
    13d8:	9a 81       	ldd	r25, Y+2	; 0x02
    13da:	90 93 85 02 	sts	0x0285, r25
    13de:	80 93 84 02 	sts	0x0284, r24
}
    13e2:	0f 90       	pop	r0
    13e4:	0f 90       	pop	r0
    13e6:	cf 91       	pop	r28
    13e8:	df 91       	pop	r29
    13ea:	08 95       	ret

000013ec <__vector_15>:

/*
 *  Description : Interrupt Service Routine for TIMER0 CTC Mode
 */
ISR(TIMER0_COMP_vect)
{
    13ec:	1f 92       	push	r1
    13ee:	0f 92       	push	r0
    13f0:	0f b6       	in	r0, 0x3f	; 63
    13f2:	0f 92       	push	r0
    13f4:	00 90 5b 00 	lds	r0, 0x005B
    13f8:	0f 92       	push	r0
    13fa:	11 24       	eor	r1, r1
    13fc:	2f 93       	push	r18
    13fe:	3f 93       	push	r19
    1400:	4f 93       	push	r20
    1402:	5f 93       	push	r21
    1404:	6f 93       	push	r22
    1406:	7f 93       	push	r23
    1408:	8f 93       	push	r24
    140a:	9f 93       	push	r25
    140c:	af 93       	push	r26
    140e:	bf 93       	push	r27
    1410:	ef 93       	push	r30
    1412:	ff 93       	push	r31
    1414:	df 93       	push	r29
    1416:	cf 93       	push	r28
    1418:	cd b7       	in	r28, 0x3d	; 61
    141a:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    141c:	80 91 86 02 	lds	r24, 0x0286
    1420:	90 91 87 02 	lds	r25, 0x0287
    1424:	00 97       	sbiw	r24, 0x00	; 0
    1426:	29 f0       	breq	.+10     	; 0x1432 <__vector_15+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER0_callBackPtr)() ;
    1428:	e0 91 86 02 	lds	r30, 0x0286
    142c:	f0 91 87 02 	lds	r31, 0x0287
    1430:	09 95       	icall
	}
}
    1432:	cf 91       	pop	r28
    1434:	df 91       	pop	r29
    1436:	ff 91       	pop	r31
    1438:	ef 91       	pop	r30
    143a:	bf 91       	pop	r27
    143c:	af 91       	pop	r26
    143e:	9f 91       	pop	r25
    1440:	8f 91       	pop	r24
    1442:	7f 91       	pop	r23
    1444:	6f 91       	pop	r22
    1446:	5f 91       	pop	r21
    1448:	4f 91       	pop	r20
    144a:	3f 91       	pop	r19
    144c:	2f 91       	pop	r18
    144e:	0f 90       	pop	r0
    1450:	00 92 5b 00 	sts	0x005B, r0
    1454:	0f 90       	pop	r0
    1456:	0f be       	out	0x3f, r0	; 63
    1458:	0f 90       	pop	r0
    145a:	1f 90       	pop	r1
    145c:	18 95       	reti

0000145e <__vector_16>:

/*
 *  Description : Interrupt Service Routine for TIMER0 OverFlow(Normal) Mode
 */
ISR(TIMER0_OVF_vect)
{
    145e:	1f 92       	push	r1
    1460:	0f 92       	push	r0
    1462:	0f b6       	in	r0, 0x3f	; 63
    1464:	0f 92       	push	r0
    1466:	00 90 5b 00 	lds	r0, 0x005B
    146a:	0f 92       	push	r0
    146c:	11 24       	eor	r1, r1
    146e:	2f 93       	push	r18
    1470:	3f 93       	push	r19
    1472:	4f 93       	push	r20
    1474:	5f 93       	push	r21
    1476:	6f 93       	push	r22
    1478:	7f 93       	push	r23
    147a:	8f 93       	push	r24
    147c:	9f 93       	push	r25
    147e:	af 93       	push	r26
    1480:	bf 93       	push	r27
    1482:	ef 93       	push	r30
    1484:	ff 93       	push	r31
    1486:	df 93       	push	r29
    1488:	cf 93       	push	r28
    148a:	cd b7       	in	r28, 0x3d	; 61
    148c:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER0_callBackPtr != NULL_PTR)
    148e:	80 91 86 02 	lds	r24, 0x0286
    1492:	90 91 87 02 	lds	r25, 0x0287
    1496:	00 97       	sbiw	r24, 0x00	; 0
    1498:	29 f0       	breq	.+10     	; 0x14a4 <__vector_16+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER0_callBackPtr)() ;
    149a:	e0 91 86 02 	lds	r30, 0x0286
    149e:	f0 91 87 02 	lds	r31, 0x0287
    14a2:	09 95       	icall
	}
}
    14a4:	cf 91       	pop	r28
    14a6:	df 91       	pop	r29
    14a8:	ff 91       	pop	r31
    14aa:	ef 91       	pop	r30
    14ac:	bf 91       	pop	r27
    14ae:	af 91       	pop	r26
    14b0:	9f 91       	pop	r25
    14b2:	8f 91       	pop	r24
    14b4:	7f 91       	pop	r23
    14b6:	6f 91       	pop	r22
    14b8:	5f 91       	pop	r21
    14ba:	4f 91       	pop	r20
    14bc:	3f 91       	pop	r19
    14be:	2f 91       	pop	r18
    14c0:	0f 90       	pop	r0
    14c2:	00 92 5b 00 	sts	0x005B, r0
    14c6:	0f 90       	pop	r0
    14c8:	0f be       	out	0x3f, r0	; 63
    14ca:	0f 90       	pop	r0
    14cc:	1f 90       	pop	r1
    14ce:	18 95       	reti

000014d0 <__vector_9>:

/*
 *  Description : Interrupt Service Routine for TIMER2 CTC Mode
 */
ISR(TIMER2_COMP_vect)
{
    14d0:	1f 92       	push	r1
    14d2:	0f 92       	push	r0
    14d4:	0f b6       	in	r0, 0x3f	; 63
    14d6:	0f 92       	push	r0
    14d8:	00 90 5b 00 	lds	r0, 0x005B
    14dc:	0f 92       	push	r0
    14de:	11 24       	eor	r1, r1
    14e0:	2f 93       	push	r18
    14e2:	3f 93       	push	r19
    14e4:	4f 93       	push	r20
    14e6:	5f 93       	push	r21
    14e8:	6f 93       	push	r22
    14ea:	7f 93       	push	r23
    14ec:	8f 93       	push	r24
    14ee:	9f 93       	push	r25
    14f0:	af 93       	push	r26
    14f2:	bf 93       	push	r27
    14f4:	ef 93       	push	r30
    14f6:	ff 93       	push	r31
    14f8:	df 93       	push	r29
    14fa:	cf 93       	push	r28
    14fc:	cd b7       	in	r28, 0x3d	; 61
    14fe:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    1500:	80 91 88 02 	lds	r24, 0x0288
    1504:	90 91 89 02 	lds	r25, 0x0289
    1508:	00 97       	sbiw	r24, 0x00	; 0
    150a:	29 f0       	breq	.+10     	; 0x1516 <__vector_9+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR0 Value*/
		(*g_TIMER2_callBackPtr)() ;
    150c:	e0 91 88 02 	lds	r30, 0x0288
    1510:	f0 91 89 02 	lds	r31, 0x0289
    1514:	09 95       	icall
	}
}
    1516:	cf 91       	pop	r28
    1518:	df 91       	pop	r29
    151a:	ff 91       	pop	r31
    151c:	ef 91       	pop	r30
    151e:	bf 91       	pop	r27
    1520:	af 91       	pop	r26
    1522:	9f 91       	pop	r25
    1524:	8f 91       	pop	r24
    1526:	7f 91       	pop	r23
    1528:	6f 91       	pop	r22
    152a:	5f 91       	pop	r21
    152c:	4f 91       	pop	r20
    152e:	3f 91       	pop	r19
    1530:	2f 91       	pop	r18
    1532:	0f 90       	pop	r0
    1534:	00 92 5b 00 	sts	0x005B, r0
    1538:	0f 90       	pop	r0
    153a:	0f be       	out	0x3f, r0	; 63
    153c:	0f 90       	pop	r0
    153e:	1f 90       	pop	r1
    1540:	18 95       	reti

00001542 <__vector_10>:

/*
 *  Description : Interrupt Service Routine for TIMER2 OverFlow(Normal) Mode
 */
ISR(TIMER2_OVF_vect)
{
    1542:	1f 92       	push	r1
    1544:	0f 92       	push	r0
    1546:	0f b6       	in	r0, 0x3f	; 63
    1548:	0f 92       	push	r0
    154a:	00 90 5b 00 	lds	r0, 0x005B
    154e:	0f 92       	push	r0
    1550:	11 24       	eor	r1, r1
    1552:	2f 93       	push	r18
    1554:	3f 93       	push	r19
    1556:	4f 93       	push	r20
    1558:	5f 93       	push	r21
    155a:	6f 93       	push	r22
    155c:	7f 93       	push	r23
    155e:	8f 93       	push	r24
    1560:	9f 93       	push	r25
    1562:	af 93       	push	r26
    1564:	bf 93       	push	r27
    1566:	ef 93       	push	r30
    1568:	ff 93       	push	r31
    156a:	df 93       	push	r29
    156c:	cf 93       	push	r28
    156e:	cd b7       	in	r28, 0x3d	; 61
    1570:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER2_callBackPtr != NULL_PTR)
    1572:	80 91 88 02 	lds	r24, 0x0288
    1576:	90 91 89 02 	lds	r25, 0x0289
    157a:	00 97       	sbiw	r24, 0x00	; 0
    157c:	29 f0       	breq	.+10     	; 0x1588 <__vector_10+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 1023 */
		(*g_TIMER2_callBackPtr)() ;
    157e:	e0 91 88 02 	lds	r30, 0x0288
    1582:	f0 91 89 02 	lds	r31, 0x0289
    1586:	09 95       	icall
	}
}
    1588:	cf 91       	pop	r28
    158a:	df 91       	pop	r29
    158c:	ff 91       	pop	r31
    158e:	ef 91       	pop	r30
    1590:	bf 91       	pop	r27
    1592:	af 91       	pop	r26
    1594:	9f 91       	pop	r25
    1596:	8f 91       	pop	r24
    1598:	7f 91       	pop	r23
    159a:	6f 91       	pop	r22
    159c:	5f 91       	pop	r21
    159e:	4f 91       	pop	r20
    15a0:	3f 91       	pop	r19
    15a2:	2f 91       	pop	r18
    15a4:	0f 90       	pop	r0
    15a6:	00 92 5b 00 	sts	0x005B, r0
    15aa:	0f 90       	pop	r0
    15ac:	0f be       	out	0x3f, r0	; 63
    15ae:	0f 90       	pop	r0
    15b0:	1f 90       	pop	r1
    15b2:	18 95       	reti

000015b4 <__vector_12>:

/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPA_vect)
{
    15b4:	1f 92       	push	r1
    15b6:	0f 92       	push	r0
    15b8:	0f b6       	in	r0, 0x3f	; 63
    15ba:	0f 92       	push	r0
    15bc:	00 90 5b 00 	lds	r0, 0x005B
    15c0:	0f 92       	push	r0
    15c2:	11 24       	eor	r1, r1
    15c4:	2f 93       	push	r18
    15c6:	3f 93       	push	r19
    15c8:	4f 93       	push	r20
    15ca:	5f 93       	push	r21
    15cc:	6f 93       	push	r22
    15ce:	7f 93       	push	r23
    15d0:	8f 93       	push	r24
    15d2:	9f 93       	push	r25
    15d4:	af 93       	push	r26
    15d6:	bf 93       	push	r27
    15d8:	ef 93       	push	r30
    15da:	ff 93       	push	r31
    15dc:	df 93       	push	r29
    15de:	cf 93       	push	r28
    15e0:	cd b7       	in	r28, 0x3d	; 61
    15e2:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    15e4:	80 91 8a 02 	lds	r24, 0x028A
    15e8:	90 91 8b 02 	lds	r25, 0x028B
    15ec:	00 97       	sbiw	r24, 0x00	; 0
    15ee:	29 f0       	breq	.+10     	; 0x15fa <__vector_12+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1A Value*/
		(*g_TIMER1_callBackPtr)() ;
    15f0:	e0 91 8a 02 	lds	r30, 0x028A
    15f4:	f0 91 8b 02 	lds	r31, 0x028B
    15f8:	09 95       	icall
	}
}
    15fa:	cf 91       	pop	r28
    15fc:	df 91       	pop	r29
    15fe:	ff 91       	pop	r31
    1600:	ef 91       	pop	r30
    1602:	bf 91       	pop	r27
    1604:	af 91       	pop	r26
    1606:	9f 91       	pop	r25
    1608:	8f 91       	pop	r24
    160a:	7f 91       	pop	r23
    160c:	6f 91       	pop	r22
    160e:	5f 91       	pop	r21
    1610:	4f 91       	pop	r20
    1612:	3f 91       	pop	r19
    1614:	2f 91       	pop	r18
    1616:	0f 90       	pop	r0
    1618:	00 92 5b 00 	sts	0x005B, r0
    161c:	0f 90       	pop	r0
    161e:	0f be       	out	0x3f, r0	; 63
    1620:	0f 90       	pop	r0
    1622:	1f 90       	pop	r1
    1624:	18 95       	reti

00001626 <__vector_13>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPB_vect)
{
    1626:	1f 92       	push	r1
    1628:	0f 92       	push	r0
    162a:	0f b6       	in	r0, 0x3f	; 63
    162c:	0f 92       	push	r0
    162e:	00 90 5b 00 	lds	r0, 0x005B
    1632:	0f 92       	push	r0
    1634:	11 24       	eor	r1, r1
    1636:	2f 93       	push	r18
    1638:	3f 93       	push	r19
    163a:	4f 93       	push	r20
    163c:	5f 93       	push	r21
    163e:	6f 93       	push	r22
    1640:	7f 93       	push	r23
    1642:	8f 93       	push	r24
    1644:	9f 93       	push	r25
    1646:	af 93       	push	r26
    1648:	bf 93       	push	r27
    164a:	ef 93       	push	r30
    164c:	ff 93       	push	r31
    164e:	df 93       	push	r29
    1650:	cf 93       	push	r28
    1652:	cd b7       	in	r28, 0x3d	; 61
    1654:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    1656:	80 91 8a 02 	lds	r24, 0x028A
    165a:	90 91 8b 02 	lds	r25, 0x028B
    165e:	00 97       	sbiw	r24, 0x00	; 0
    1660:	29 f0       	breq	.+10     	; 0x166c <__vector_13+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1B Value*/
		(*g_TIMER1_callBackPtr)() ;
    1662:	e0 91 8a 02 	lds	r30, 0x028A
    1666:	f0 91 8b 02 	lds	r31, 0x028B
    166a:	09 95       	icall
	}
}
    166c:	cf 91       	pop	r28
    166e:	df 91       	pop	r29
    1670:	ff 91       	pop	r31
    1672:	ef 91       	pop	r30
    1674:	bf 91       	pop	r27
    1676:	af 91       	pop	r26
    1678:	9f 91       	pop	r25
    167a:	8f 91       	pop	r24
    167c:	7f 91       	pop	r23
    167e:	6f 91       	pop	r22
    1680:	5f 91       	pop	r21
    1682:	4f 91       	pop	r20
    1684:	3f 91       	pop	r19
    1686:	2f 91       	pop	r18
    1688:	0f 90       	pop	r0
    168a:	00 92 5b 00 	sts	0x005B, r0
    168e:	0f 90       	pop	r0
    1690:	0f be       	out	0x3f, r0	; 63
    1692:	0f 90       	pop	r0
    1694:	1f 90       	pop	r1
    1696:	18 95       	reti

00001698 <__vector_24>:
/*
 *  Description : Interrupt Service Routine for TIMER1 CTC Mode
 */
ISR(TIMER1_COMPC_vect)
{
    1698:	1f 92       	push	r1
    169a:	0f 92       	push	r0
    169c:	0f b6       	in	r0, 0x3f	; 63
    169e:	0f 92       	push	r0
    16a0:	00 90 5b 00 	lds	r0, 0x005B
    16a4:	0f 92       	push	r0
    16a6:	11 24       	eor	r1, r1
    16a8:	2f 93       	push	r18
    16aa:	3f 93       	push	r19
    16ac:	4f 93       	push	r20
    16ae:	5f 93       	push	r21
    16b0:	6f 93       	push	r22
    16b2:	7f 93       	push	r23
    16b4:	8f 93       	push	r24
    16b6:	9f 93       	push	r25
    16b8:	af 93       	push	r26
    16ba:	bf 93       	push	r27
    16bc:	ef 93       	push	r30
    16be:	ff 93       	push	r31
    16c0:	df 93       	push	r29
    16c2:	cf 93       	push	r28
    16c4:	cd b7       	in	r28, 0x3d	; 61
    16c6:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    16c8:	80 91 8a 02 	lds	r24, 0x028A
    16cc:	90 91 8b 02 	lds	r25, 0x028B
    16d0:	00 97       	sbiw	r24, 0x00	; 0
    16d2:	29 f0       	breq	.+10     	; 0x16de <__vector_24+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR1C Value*/
		(*g_TIMER1_callBackPtr)() ;
    16d4:	e0 91 8a 02 	lds	r30, 0x028A
    16d8:	f0 91 8b 02 	lds	r31, 0x028B
    16dc:	09 95       	icall
	}
}
    16de:	cf 91       	pop	r28
    16e0:	df 91       	pop	r29
    16e2:	ff 91       	pop	r31
    16e4:	ef 91       	pop	r30
    16e6:	bf 91       	pop	r27
    16e8:	af 91       	pop	r26
    16ea:	9f 91       	pop	r25
    16ec:	8f 91       	pop	r24
    16ee:	7f 91       	pop	r23
    16f0:	6f 91       	pop	r22
    16f2:	5f 91       	pop	r21
    16f4:	4f 91       	pop	r20
    16f6:	3f 91       	pop	r19
    16f8:	2f 91       	pop	r18
    16fa:	0f 90       	pop	r0
    16fc:	00 92 5b 00 	sts	0x005B, r0
    1700:	0f 90       	pop	r0
    1702:	0f be       	out	0x3f, r0	; 63
    1704:	0f 90       	pop	r0
    1706:	1f 90       	pop	r1
    1708:	18 95       	reti

0000170a <__vector_14>:

/*
 *  Description : Interrupt Service Routine for TIMER1 OverFlow(Normal) Mode
 */
ISR(TIMER1_OVF_vect)
{
    170a:	1f 92       	push	r1
    170c:	0f 92       	push	r0
    170e:	0f b6       	in	r0, 0x3f	; 63
    1710:	0f 92       	push	r0
    1712:	00 90 5b 00 	lds	r0, 0x005B
    1716:	0f 92       	push	r0
    1718:	11 24       	eor	r1, r1
    171a:	2f 93       	push	r18
    171c:	3f 93       	push	r19
    171e:	4f 93       	push	r20
    1720:	5f 93       	push	r21
    1722:	6f 93       	push	r22
    1724:	7f 93       	push	r23
    1726:	8f 93       	push	r24
    1728:	9f 93       	push	r25
    172a:	af 93       	push	r26
    172c:	bf 93       	push	r27
    172e:	ef 93       	push	r30
    1730:	ff 93       	push	r31
    1732:	df 93       	push	r29
    1734:	cf 93       	push	r28
    1736:	cd b7       	in	r28, 0x3d	; 61
    1738:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER1_callBackPtr != NULL_PTR)
    173a:	80 91 8a 02 	lds	r24, 0x028A
    173e:	90 91 8b 02 	lds	r25, 0x028B
    1742:	00 97       	sbiw	r24, 0x00	; 0
    1744:	29 f0       	breq	.+10     	; 0x1750 <__vector_14+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER1_callBackPtr)() ;
    1746:	e0 91 8a 02 	lds	r30, 0x028A
    174a:	f0 91 8b 02 	lds	r31, 0x028B
    174e:	09 95       	icall
	}
}
    1750:	cf 91       	pop	r28
    1752:	df 91       	pop	r29
    1754:	ff 91       	pop	r31
    1756:	ef 91       	pop	r30
    1758:	bf 91       	pop	r27
    175a:	af 91       	pop	r26
    175c:	9f 91       	pop	r25
    175e:	8f 91       	pop	r24
    1760:	7f 91       	pop	r23
    1762:	6f 91       	pop	r22
    1764:	5f 91       	pop	r21
    1766:	4f 91       	pop	r20
    1768:	3f 91       	pop	r19
    176a:	2f 91       	pop	r18
    176c:	0f 90       	pop	r0
    176e:	00 92 5b 00 	sts	0x005B, r0
    1772:	0f 90       	pop	r0
    1774:	0f be       	out	0x3f, r0	; 63
    1776:	0f 90       	pop	r0
    1778:	1f 90       	pop	r1
    177a:	18 95       	reti

0000177c <__vector_26>:

ISR(TIMER3_COMPA_vect)
{
    177c:	1f 92       	push	r1
    177e:	0f 92       	push	r0
    1780:	0f b6       	in	r0, 0x3f	; 63
    1782:	0f 92       	push	r0
    1784:	00 90 5b 00 	lds	r0, 0x005B
    1788:	0f 92       	push	r0
    178a:	11 24       	eor	r1, r1
    178c:	2f 93       	push	r18
    178e:	3f 93       	push	r19
    1790:	4f 93       	push	r20
    1792:	5f 93       	push	r21
    1794:	6f 93       	push	r22
    1796:	7f 93       	push	r23
    1798:	8f 93       	push	r24
    179a:	9f 93       	push	r25
    179c:	af 93       	push	r26
    179e:	bf 93       	push	r27
    17a0:	ef 93       	push	r30
    17a2:	ff 93       	push	r31
    17a4:	df 93       	push	r29
    17a6:	cf 93       	push	r28
    17a8:	cd b7       	in	r28, 0x3d	; 61
    17aa:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    17ac:	80 91 8c 02 	lds	r24, 0x028C
    17b0:	90 91 8d 02 	lds	r25, 0x028D
    17b4:	00 97       	sbiw	r24, 0x00	; 0
    17b6:	29 f0       	breq	.+10     	; 0x17c2 <__vector_26+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3A Value*/
		(*g_TIMER3_callBackPtr)() ;
    17b8:	e0 91 8c 02 	lds	r30, 0x028C
    17bc:	f0 91 8d 02 	lds	r31, 0x028D
    17c0:	09 95       	icall
	}
}
    17c2:	cf 91       	pop	r28
    17c4:	df 91       	pop	r29
    17c6:	ff 91       	pop	r31
    17c8:	ef 91       	pop	r30
    17ca:	bf 91       	pop	r27
    17cc:	af 91       	pop	r26
    17ce:	9f 91       	pop	r25
    17d0:	8f 91       	pop	r24
    17d2:	7f 91       	pop	r23
    17d4:	6f 91       	pop	r22
    17d6:	5f 91       	pop	r21
    17d8:	4f 91       	pop	r20
    17da:	3f 91       	pop	r19
    17dc:	2f 91       	pop	r18
    17de:	0f 90       	pop	r0
    17e0:	00 92 5b 00 	sts	0x005B, r0
    17e4:	0f 90       	pop	r0
    17e6:	0f be       	out	0x3f, r0	; 63
    17e8:	0f 90       	pop	r0
    17ea:	1f 90       	pop	r1
    17ec:	18 95       	reti

000017ee <__vector_27>:
ISR(TIMER3_COMPB_vect)
{
    17ee:	1f 92       	push	r1
    17f0:	0f 92       	push	r0
    17f2:	0f b6       	in	r0, 0x3f	; 63
    17f4:	0f 92       	push	r0
    17f6:	00 90 5b 00 	lds	r0, 0x005B
    17fa:	0f 92       	push	r0
    17fc:	11 24       	eor	r1, r1
    17fe:	2f 93       	push	r18
    1800:	3f 93       	push	r19
    1802:	4f 93       	push	r20
    1804:	5f 93       	push	r21
    1806:	6f 93       	push	r22
    1808:	7f 93       	push	r23
    180a:	8f 93       	push	r24
    180c:	9f 93       	push	r25
    180e:	af 93       	push	r26
    1810:	bf 93       	push	r27
    1812:	ef 93       	push	r30
    1814:	ff 93       	push	r31
    1816:	df 93       	push	r29
    1818:	cf 93       	push	r28
    181a:	cd b7       	in	r28, 0x3d	; 61
    181c:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    181e:	80 91 8c 02 	lds	r24, 0x028C
    1822:	90 91 8d 02 	lds	r25, 0x028D
    1826:	00 97       	sbiw	r24, 0x00	; 0
    1828:	29 f0       	breq	.+10     	; 0x1834 <__vector_27+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3B Value*/
		(*g_TIMER3_callBackPtr)() ;
    182a:	e0 91 8c 02 	lds	r30, 0x028C
    182e:	f0 91 8d 02 	lds	r31, 0x028D
    1832:	09 95       	icall
	}
}
    1834:	cf 91       	pop	r28
    1836:	df 91       	pop	r29
    1838:	ff 91       	pop	r31
    183a:	ef 91       	pop	r30
    183c:	bf 91       	pop	r27
    183e:	af 91       	pop	r26
    1840:	9f 91       	pop	r25
    1842:	8f 91       	pop	r24
    1844:	7f 91       	pop	r23
    1846:	6f 91       	pop	r22
    1848:	5f 91       	pop	r21
    184a:	4f 91       	pop	r20
    184c:	3f 91       	pop	r19
    184e:	2f 91       	pop	r18
    1850:	0f 90       	pop	r0
    1852:	00 92 5b 00 	sts	0x005B, r0
    1856:	0f 90       	pop	r0
    1858:	0f be       	out	0x3f, r0	; 63
    185a:	0f 90       	pop	r0
    185c:	1f 90       	pop	r1
    185e:	18 95       	reti

00001860 <__vector_28>:
ISR(TIMER3_COMPC_vect)
{
    1860:	1f 92       	push	r1
    1862:	0f 92       	push	r0
    1864:	0f b6       	in	r0, 0x3f	; 63
    1866:	0f 92       	push	r0
    1868:	00 90 5b 00 	lds	r0, 0x005B
    186c:	0f 92       	push	r0
    186e:	11 24       	eor	r1, r1
    1870:	2f 93       	push	r18
    1872:	3f 93       	push	r19
    1874:	4f 93       	push	r20
    1876:	5f 93       	push	r21
    1878:	6f 93       	push	r22
    187a:	7f 93       	push	r23
    187c:	8f 93       	push	r24
    187e:	9f 93       	push	r25
    1880:	af 93       	push	r26
    1882:	bf 93       	push	r27
    1884:	ef 93       	push	r30
    1886:	ff 93       	push	r31
    1888:	df 93       	push	r29
    188a:	cf 93       	push	r28
    188c:	cd b7       	in	r28, 0x3d	; 61
    188e:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1890:	80 91 8c 02 	lds	r24, 0x028C
    1894:	90 91 8d 02 	lds	r25, 0x028D
    1898:	00 97       	sbiw	r24, 0x00	; 0
    189a:	29 f0       	breq	.+10     	; 0x18a6 <__vector_28+0x46>
	{
		/* Call The Call Back function in the application after the timer value = OCR3C Value*/
		(*g_TIMER3_callBackPtr)() ;
    189c:	e0 91 8c 02 	lds	r30, 0x028C
    18a0:	f0 91 8d 02 	lds	r31, 0x028D
    18a4:	09 95       	icall
	}
}
    18a6:	cf 91       	pop	r28
    18a8:	df 91       	pop	r29
    18aa:	ff 91       	pop	r31
    18ac:	ef 91       	pop	r30
    18ae:	bf 91       	pop	r27
    18b0:	af 91       	pop	r26
    18b2:	9f 91       	pop	r25
    18b4:	8f 91       	pop	r24
    18b6:	7f 91       	pop	r23
    18b8:	6f 91       	pop	r22
    18ba:	5f 91       	pop	r21
    18bc:	4f 91       	pop	r20
    18be:	3f 91       	pop	r19
    18c0:	2f 91       	pop	r18
    18c2:	0f 90       	pop	r0
    18c4:	00 92 5b 00 	sts	0x005B, r0
    18c8:	0f 90       	pop	r0
    18ca:	0f be       	out	0x3f, r0	; 63
    18cc:	0f 90       	pop	r0
    18ce:	1f 90       	pop	r1
    18d0:	18 95       	reti

000018d2 <__vector_29>:

/*
 *  Description : Interrupt Service Routine for TIMER3 OverFlow(Normal) Mode
 */
ISR(TIMER3_OVF_vect)
{
    18d2:	1f 92       	push	r1
    18d4:	0f 92       	push	r0
    18d6:	0f b6       	in	r0, 0x3f	; 63
    18d8:	0f 92       	push	r0
    18da:	00 90 5b 00 	lds	r0, 0x005B
    18de:	0f 92       	push	r0
    18e0:	11 24       	eor	r1, r1
    18e2:	2f 93       	push	r18
    18e4:	3f 93       	push	r19
    18e6:	4f 93       	push	r20
    18e8:	5f 93       	push	r21
    18ea:	6f 93       	push	r22
    18ec:	7f 93       	push	r23
    18ee:	8f 93       	push	r24
    18f0:	9f 93       	push	r25
    18f2:	af 93       	push	r26
    18f4:	bf 93       	push	r27
    18f6:	ef 93       	push	r30
    18f8:	ff 93       	push	r31
    18fa:	df 93       	push	r29
    18fc:	cf 93       	push	r28
    18fe:	cd b7       	in	r28, 0x3d	; 61
    1900:	de b7       	in	r29, 0x3e	; 62
	if(g_TIMER3_callBackPtr != NULL_PTR)
    1902:	80 91 8c 02 	lds	r24, 0x028C
    1906:	90 91 8d 02 	lds	r25, 0x028D
    190a:	00 97       	sbiw	r24, 0x00	; 0
    190c:	29 f0       	breq	.+10     	; 0x1918 <__vector_29+0x46>
	{
		/* Call The Call Back function in the application after the timer value = 65,535 */
		(*g_TIMER3_callBackPtr)() ;
    190e:	e0 91 8c 02 	lds	r30, 0x028C
    1912:	f0 91 8d 02 	lds	r31, 0x028D
    1916:	09 95       	icall
	}
}
    1918:	cf 91       	pop	r28
    191a:	df 91       	pop	r29
    191c:	ff 91       	pop	r31
    191e:	ef 91       	pop	r30
    1920:	bf 91       	pop	r27
    1922:	af 91       	pop	r26
    1924:	9f 91       	pop	r25
    1926:	8f 91       	pop	r24
    1928:	7f 91       	pop	r23
    192a:	6f 91       	pop	r22
    192c:	5f 91       	pop	r21
    192e:	4f 91       	pop	r20
    1930:	3f 91       	pop	r19
    1932:	2f 91       	pop	r18
    1934:	0f 90       	pop	r0
    1936:	00 92 5b 00 	sts	0x005B, r0
    193a:	0f 90       	pop	r0
    193c:	0f be       	out	0x3f, r0	; 63
    193e:	0f 90       	pop	r0
    1940:	1f 90       	pop	r1
    1942:	18 95       	reti

00001944 <TIMER0_init>:
          -  2. Configure Control Register TCCR0 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER0_init (TIMER_ConfigType *config_ptr)
{
    1944:	df 93       	push	r29
    1946:	cf 93       	push	r28
    1948:	00 d0       	rcall	.+0      	; 0x194a <TIMER0_init+0x6>
    194a:	00 d0       	rcall	.+0      	; 0x194c <TIMER0_init+0x8>
    194c:	cd b7       	in	r28, 0x3d	; 61
    194e:	de b7       	in	r29, 0x3e	; 62
    1950:	9a 83       	std	Y+2, r25	; 0x02
    1952:	89 83       	std	Y+1, r24	; 0x01
	g_T0clock = (config_ptr ->clock);
    1954:	e9 81       	ldd	r30, Y+1	; 0x01
    1956:	fa 81       	ldd	r31, Y+2	; 0x02
    1958:	80 81       	ld	r24, Z
    195a:	80 93 8e 02 	sts	0x028E, r24

	/* Set Timer initial value to 0 */
	TCNT0 = 0;
    195e:	e2 e5       	ldi	r30, 0x52	; 82
    1960:	f0 e0       	ldi	r31, 0x00	; 0
    1962:	10 82       	st	Z, r1
-  1. FOC0 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM01:0(bit3,6) Waveform generation mode
-  3. COM01:0 Compare match output mode (OC)
-  3. CS02:0 Clock Select
----------------------------------------------------*/
	TCCR0 = (((config_ptr ->mode)<<FOC0)& 0x80) | (((config_ptr ->mode)<<WGM00)& 0x40)
    1964:	a3 e5       	ldi	r26, 0x53	; 83
    1966:	b0 e0       	ldi	r27, 0x00	; 0
    1968:	e9 81       	ldd	r30, Y+1	; 0x01
    196a:	fa 81       	ldd	r31, Y+2	; 0x02
    196c:	81 81       	ldd	r24, Z+1	; 0x01
    196e:	88 2f       	mov	r24, r24
    1970:	90 e0       	ldi	r25, 0x00	; 0
    1972:	96 95       	lsr	r25
    1974:	98 2f       	mov	r25, r24
    1976:	88 27       	eor	r24, r24
    1978:	97 95       	ror	r25
    197a:	87 95       	ror	r24
    197c:	28 2f       	mov	r18, r24
    197e:	e9 81       	ldd	r30, Y+1	; 0x01
    1980:	fa 81       	ldd	r31, Y+2	; 0x02
    1982:	81 81       	ldd	r24, Z+1	; 0x01
    1984:	88 2f       	mov	r24, r24
    1986:	90 e0       	ldi	r25, 0x00	; 0
    1988:	00 24       	eor	r0, r0
    198a:	96 95       	lsr	r25
    198c:	87 95       	ror	r24
    198e:	07 94       	ror	r0
    1990:	96 95       	lsr	r25
    1992:	87 95       	ror	r24
    1994:	07 94       	ror	r0
    1996:	98 2f       	mov	r25, r24
    1998:	80 2d       	mov	r24, r0
    199a:	80 74       	andi	r24, 0x40	; 64
    199c:	28 2b       	or	r18, r24
    199e:	e9 81       	ldd	r30, Y+1	; 0x01
    19a0:	fa 81       	ldd	r31, Y+2	; 0x02
    19a2:	81 81       	ldd	r24, Z+1	; 0x01
    19a4:	88 2f       	mov	r24, r24
    19a6:	90 e0       	ldi	r25, 0x00	; 0
    19a8:	88 0f       	add	r24, r24
    19aa:	99 1f       	adc	r25, r25
    19ac:	88 0f       	add	r24, r24
    19ae:	99 1f       	adc	r25, r25
    19b0:	88 70       	andi	r24, 0x08	; 8
    19b2:	28 2b       	or	r18, r24
    19b4:	e9 81       	ldd	r30, Y+1	; 0x01
    19b6:	fa 81       	ldd	r31, Y+2	; 0x02
    19b8:	84 81       	ldd	r24, Z+4	; 0x04
    19ba:	88 2f       	mov	r24, r24
    19bc:	90 e0       	ldi	r25, 0x00	; 0
    19be:	82 95       	swap	r24
    19c0:	92 95       	swap	r25
    19c2:	90 7f       	andi	r25, 0xF0	; 240
    19c4:	98 27       	eor	r25, r24
    19c6:	80 7f       	andi	r24, 0xF0	; 240
    19c8:	98 27       	eor	r25, r24
    19ca:	92 2f       	mov	r25, r18
    19cc:	98 2b       	or	r25, r24
    19ce:	e9 81       	ldd	r30, Y+1	; 0x01
    19d0:	fa 81       	ldd	r31, Y+2	; 0x02
    19d2:	80 81       	ld	r24, Z
    19d4:	89 2b       	or	r24, r25
    19d6:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM01-1)) & 0x08)
			| ((config_ptr ->OC)<<COM00) | ((config_ptr ->clock)<<CS00);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    19d8:	e9 81       	ldd	r30, Y+1	; 0x01
    19da:	fa 81       	ldd	r31, Y+2	; 0x02
    19dc:	81 81       	ldd	r24, Z+1	; 0x01
    19de:	88 23       	and	r24, r24
    19e0:	41 f4       	brne	.+16     	; 0x19f2 <TIMER0_init+0xae>
	{
		SET_BIT (TIMSK,TOIE0);                  /* Timer overflow Interrupt Enable */
    19e2:	a7 e5       	ldi	r26, 0x57	; 87
    19e4:	b0 e0       	ldi	r27, 0x00	; 0
    19e6:	e7 e5       	ldi	r30, 0x57	; 87
    19e8:	f0 e0       	ldi	r31, 0x00	; 0
    19ea:	80 81       	ld	r24, Z
    19ec:	81 60       	ori	r24, 0x01	; 1
    19ee:	8c 93       	st	X, r24
    19f0:	52 c0       	rjmp	.+164    	; 0x1a96 <TIMER0_init+0x152>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    19f2:	e9 81       	ldd	r30, Y+1	; 0x01
    19f4:	fa 81       	ldd	r31, Y+2	; 0x02
    19f6:	81 81       	ldd	r24, Z+1	; 0x01
    19f8:	82 30       	cpi	r24, 0x02	; 2
    19fa:	79 f4       	brne	.+30     	; 0x1a1a <TIMER0_init+0xd6>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    19fc:	a7 e5       	ldi	r26, 0x57	; 87
    19fe:	b0 e0       	ldi	r27, 0x00	; 0
    1a00:	e7 e5       	ldi	r30, 0x57	; 87
    1a02:	f0 e0       	ldi	r31, 0x00	; 0
    1a04:	80 81       	ld	r24, Z
    1a06:	82 60       	ori	r24, 0x02	; 2
    1a08:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1a0a:	a1 e5       	ldi	r26, 0x51	; 81
    1a0c:	b0 e0       	ldi	r27, 0x00	; 0
    1a0e:	e9 81       	ldd	r30, Y+1	; 0x01
    1a10:	fa 81       	ldd	r31, Y+2	; 0x02
    1a12:	82 81       	ldd	r24, Z+2	; 0x02
    1a14:	93 81       	ldd	r25, Z+3	; 0x03
    1a16:	8c 93       	st	X, r24
    1a18:	3e c0       	rjmp	.+124    	; 0x1a96 <TIMER0_init+0x152>
	}

	/* Square wave generator (Toggle) */
	else if ((config_ptr ->mode == COMP) & (config_ptr ->OC == TOGGLE))
    1a1a:	e9 81       	ldd	r30, Y+1	; 0x01
    1a1c:	fa 81       	ldd	r31, Y+2	; 0x02
    1a1e:	81 81       	ldd	r24, Z+1	; 0x01
    1a20:	1c 82       	std	Y+4, r1	; 0x04
    1a22:	82 30       	cpi	r24, 0x02	; 2
    1a24:	11 f4       	brne	.+4      	; 0x1a2a <TIMER0_init+0xe6>
    1a26:	81 e0       	ldi	r24, 0x01	; 1
    1a28:	8c 83       	std	Y+4, r24	; 0x04
    1a2a:	e9 81       	ldd	r30, Y+1	; 0x01
    1a2c:	fa 81       	ldd	r31, Y+2	; 0x02
    1a2e:	84 81       	ldd	r24, Z+4	; 0x04
    1a30:	1b 82       	std	Y+3, r1	; 0x03
    1a32:	81 30       	cpi	r24, 0x01	; 1
    1a34:	11 f4       	brne	.+4      	; 0x1a3a <TIMER0_init+0xf6>
    1a36:	91 e0       	ldi	r25, 0x01	; 1
    1a38:	9b 83       	std	Y+3, r25	; 0x03
    1a3a:	8c 81       	ldd	r24, Y+4	; 0x04
    1a3c:	9b 81       	ldd	r25, Y+3	; 0x03
    1a3e:	89 23       	and	r24, r25
    1a40:	88 23       	and	r24, r24
    1a42:	b1 f0       	breq	.+44     	; 0x1a70 <TIMER0_init+0x12c>
	{
		SET_BIT (TIMSK,OCIE0);                  /* Compare match Interrupt Enable */
    1a44:	a7 e5       	ldi	r26, 0x57	; 87
    1a46:	b0 e0       	ldi	r27, 0x00	; 0
    1a48:	e7 e5       	ldi	r30, 0x57	; 87
    1a4a:	f0 e0       	ldi	r31, 0x00	; 0
    1a4c:	80 81       	ld	r24, Z
    1a4e:	82 60       	ori	r24, 0x02	; 2
    1a50:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1a52:	a7 e3       	ldi	r26, 0x37	; 55
    1a54:	b0 e0       	ldi	r27, 0x00	; 0
    1a56:	e7 e3       	ldi	r30, 0x37	; 55
    1a58:	f0 e0       	ldi	r31, 0x00	; 0
    1a5a:	80 81       	ld	r24, Z
    1a5c:	80 61       	ori	r24, 0x10	; 16
    1a5e:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1a60:	a1 e5       	ldi	r26, 0x51	; 81
    1a62:	b0 e0       	ldi	r27, 0x00	; 0
    1a64:	e9 81       	ldd	r30, Y+1	; 0x01
    1a66:	fa 81       	ldd	r31, Y+2	; 0x02
    1a68:	82 81       	ldd	r24, Z+2	; 0x02
    1a6a:	93 81       	ldd	r25, Z+3	; 0x03
    1a6c:	8c 93       	st	X, r24
    1a6e:	13 c0       	rjmp	.+38     	; 0x1a96 <TIMER0_init+0x152>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1a70:	e9 81       	ldd	r30, Y+1	; 0x01
    1a72:	fa 81       	ldd	r31, Y+2	; 0x02
    1a74:	81 81       	ldd	r24, Z+1	; 0x01
    1a76:	83 30       	cpi	r24, 0x03	; 3
    1a78:	71 f4       	brne	.+28     	; 0x1a96 <TIMER0_init+0x152>
	{
		SET_BIT (DDRB,PB4);                     /* Configure PB4/OC0 Pin as output pin */
    1a7a:	a7 e3       	ldi	r26, 0x37	; 55
    1a7c:	b0 e0       	ldi	r27, 0x00	; 0
    1a7e:	e7 e3       	ldi	r30, 0x37	; 55
    1a80:	f0 e0       	ldi	r31, 0x00	; 0
    1a82:	80 81       	ld	r24, Z
    1a84:	80 61       	ori	r24, 0x10	; 16
    1a86:	8c 93       	st	X, r24
		OCR0 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1a88:	a1 e5       	ldi	r26, 0x51	; 81
    1a8a:	b0 e0       	ldi	r27, 0x00	; 0
    1a8c:	e9 81       	ldd	r30, Y+1	; 0x01
    1a8e:	fa 81       	ldd	r31, Y+2	; 0x02
    1a90:	82 81       	ldd	r24, Z+2	; 0x02
    1a92:	93 81       	ldd	r25, Z+3	; 0x03
    1a94:	8c 93       	st	X, r24
	}
}
    1a96:	0f 90       	pop	r0
    1a98:	0f 90       	pop	r0
    1a9a:	0f 90       	pop	r0
    1a9c:	0f 90       	pop	r0
    1a9e:	cf 91       	pop	r28
    1aa0:	df 91       	pop	r29
    1aa2:	08 95       	ret

00001aa4 <TIMER0_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER0_resetTimer(void)
{
    1aa4:	df 93       	push	r29
    1aa6:	cf 93       	push	r28
    1aa8:	cd b7       	in	r28, 0x3d	; 61
    1aaa:	de b7       	in	r29, 0x3e	; 62
	TCNT0 = 0;
    1aac:	e2 e5       	ldi	r30, 0x52	; 82
    1aae:	f0 e0       	ldi	r31, 0x00	; 0
    1ab0:	10 82       	st	Z, r1
}
    1ab2:	cf 91       	pop	r28
    1ab4:	df 91       	pop	r29
    1ab6:	08 95       	ret

00001ab8 <TIMER0_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER0_stopTimer(void)
{
    1ab8:	df 93       	push	r29
    1aba:	cf 93       	push	r28
    1abc:	cd b7       	in	r28, 0x3d	; 61
    1abe:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8;
    1ac0:	a3 e5       	ldi	r26, 0x53	; 83
    1ac2:	b0 e0       	ldi	r27, 0x00	; 0
    1ac4:	e3 e5       	ldi	r30, 0x53	; 83
    1ac6:	f0 e0       	ldi	r31, 0x00	; 0
    1ac8:	80 81       	ld	r24, Z
    1aca:	88 7f       	andi	r24, 0xF8	; 248
    1acc:	8c 93       	st	X, r24
}
    1ace:	cf 91       	pop	r28
    1ad0:	df 91       	pop	r29
    1ad2:	08 95       	ret

00001ad4 <TIMER0_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER0_Clock)
          ----------------------------------------------------*/
void TIMER0_restartTimer(void)
{
    1ad4:	df 93       	push	r29
    1ad6:	cf 93       	push	r28
    1ad8:	cd b7       	in	r28, 0x3d	; 61
    1ada:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR0 &= 0xF8 ;
    1adc:	a3 e5       	ldi	r26, 0x53	; 83
    1ade:	b0 e0       	ldi	r27, 0x00	; 0
    1ae0:	e3 e5       	ldi	r30, 0x53	; 83
    1ae2:	f0 e0       	ldi	r31, 0x00	; 0
    1ae4:	80 81       	ld	r24, Z
    1ae6:	88 7f       	andi	r24, 0xF8	; 248
    1ae8:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR0 |= (g_T0clock << CS00 ) ;
    1aea:	a3 e5       	ldi	r26, 0x53	; 83
    1aec:	b0 e0       	ldi	r27, 0x00	; 0
    1aee:	e3 e5       	ldi	r30, 0x53	; 83
    1af0:	f0 e0       	ldi	r31, 0x00	; 0
    1af2:	90 81       	ld	r25, Z
    1af4:	80 91 8e 02 	lds	r24, 0x028E
    1af8:	89 2b       	or	r24, r25
    1afa:	8c 93       	st	X, r24
}
    1afc:	cf 91       	pop	r28
    1afe:	df 91       	pop	r29
    1b00:	08 95       	ret

00001b02 <TIMER0_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER0_ticks(const uint8 Ticks)
{
    1b02:	df 93       	push	r29
    1b04:	cf 93       	push	r28
    1b06:	0f 92       	push	r0
    1b08:	cd b7       	in	r28, 0x3d	; 61
    1b0a:	de b7       	in	r29, 0x3e	; 62
    1b0c:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = Ticks;
    1b0e:	e1 e5       	ldi	r30, 0x51	; 81
    1b10:	f0 e0       	ldi	r31, 0x00	; 0
    1b12:	89 81       	ldd	r24, Y+1	; 0x01
    1b14:	80 83       	st	Z, r24
}
    1b16:	0f 90       	pop	r0
    1b18:	cf 91       	pop	r28
    1b1a:	df 91       	pop	r29
    1b1c:	08 95       	ret

00001b1e <TIMER0_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_callBack (void (*ptr)(void))
{
    1b1e:	df 93       	push	r29
    1b20:	cf 93       	push	r28
    1b22:	00 d0       	rcall	.+0      	; 0x1b24 <TIMER0_callBack+0x6>
    1b24:	cd b7       	in	r28, 0x3d	; 61
    1b26:	de b7       	in	r29, 0x3e	; 62
    1b28:	9a 83       	std	Y+2, r25	; 0x02
    1b2a:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER0_callBackPtr = ptr;
    1b2c:	89 81       	ldd	r24, Y+1	; 0x01
    1b2e:	9a 81       	ldd	r25, Y+2	; 0x02
    1b30:	90 93 87 02 	sts	0x0287, r25
    1b34:	80 93 86 02 	sts	0x0286, r24
}
    1b38:	0f 90       	pop	r0
    1b3a:	0f 90       	pop	r0
    1b3c:	cf 91       	pop	r28
    1b3e:	df 91       	pop	r29
    1b40:	08 95       	ret

00001b42 <TIMER0_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER0_deinit (void)
{
    1b42:	df 93       	push	r29
    1b44:	cf 93       	push	r28
    1b46:	cd b7       	in	r28, 0x3d	; 61
    1b48:	de b7       	in	r29, 0x3e	; 62
	TCCR0 = 0x00;
    1b4a:	e3 e5       	ldi	r30, 0x53	; 83
    1b4c:	f0 e0       	ldi	r31, 0x00	; 0
    1b4e:	10 82       	st	Z, r1
}
    1b50:	cf 91       	pop	r28
    1b52:	df 91       	pop	r29
    1b54:	08 95       	ret

00001b56 <TIMER2_init>:
          -  2. Configure Control Register TCCR2 depending on
                desired configurations
          -  3. Enable Interrupts depending on selected mode
          ----------------------------------------------------*/
void TIMER2_init (TIMER_ConfigType *config_ptr)
{
    1b56:	df 93       	push	r29
    1b58:	cf 93       	push	r28
    1b5a:	00 d0       	rcall	.+0      	; 0x1b5c <TIMER2_init+0x6>
    1b5c:	cd b7       	in	r28, 0x3d	; 61
    1b5e:	de b7       	in	r29, 0x3e	; 62
    1b60:	9a 83       	std	Y+2, r25	; 0x02
    1b62:	89 83       	std	Y+1, r24	; 0x01
	g_T2clock = (config_ptr ->clock);
    1b64:	e9 81       	ldd	r30, Y+1	; 0x01
    1b66:	fa 81       	ldd	r31, Y+2	; 0x02
    1b68:	80 81       	ld	r24, Z
    1b6a:	80 93 90 02 	sts	0x0290, r24
	/* Set Timer initial value to 0 */
	TCNT2 = 0;
    1b6e:	e4 e4       	ldi	r30, 0x44	; 68
    1b70:	f0 e0       	ldi	r31, 0x00	; 0
    1b72:	10 82       	st	Z, r1
-  1. FOC2 = 1 in non-PWM modes so mask it with selected mode
-  2. WGM21:0(bit3,6) Waveform generation mode
-  3. COM21:0 Compare match output mode (OC)
-  3. CS22:0 Clock Select
----------------------------------------------------*/
	TCCR2 = (((config_ptr ->mode)<<FOC2)& 0x80) | (((config_ptr ->mode)<<WGM20)& 0x40)
    1b74:	a5 e4       	ldi	r26, 0x45	; 69
    1b76:	b0 e0       	ldi	r27, 0x00	; 0
    1b78:	e9 81       	ldd	r30, Y+1	; 0x01
    1b7a:	fa 81       	ldd	r31, Y+2	; 0x02
    1b7c:	81 81       	ldd	r24, Z+1	; 0x01
    1b7e:	88 2f       	mov	r24, r24
    1b80:	90 e0       	ldi	r25, 0x00	; 0
    1b82:	96 95       	lsr	r25
    1b84:	98 2f       	mov	r25, r24
    1b86:	88 27       	eor	r24, r24
    1b88:	97 95       	ror	r25
    1b8a:	87 95       	ror	r24
    1b8c:	28 2f       	mov	r18, r24
    1b8e:	e9 81       	ldd	r30, Y+1	; 0x01
    1b90:	fa 81       	ldd	r31, Y+2	; 0x02
    1b92:	81 81       	ldd	r24, Z+1	; 0x01
    1b94:	88 2f       	mov	r24, r24
    1b96:	90 e0       	ldi	r25, 0x00	; 0
    1b98:	00 24       	eor	r0, r0
    1b9a:	96 95       	lsr	r25
    1b9c:	87 95       	ror	r24
    1b9e:	07 94       	ror	r0
    1ba0:	96 95       	lsr	r25
    1ba2:	87 95       	ror	r24
    1ba4:	07 94       	ror	r0
    1ba6:	98 2f       	mov	r25, r24
    1ba8:	80 2d       	mov	r24, r0
    1baa:	80 74       	andi	r24, 0x40	; 64
    1bac:	28 2b       	or	r18, r24
    1bae:	e9 81       	ldd	r30, Y+1	; 0x01
    1bb0:	fa 81       	ldd	r31, Y+2	; 0x02
    1bb2:	81 81       	ldd	r24, Z+1	; 0x01
    1bb4:	88 2f       	mov	r24, r24
    1bb6:	90 e0       	ldi	r25, 0x00	; 0
    1bb8:	88 0f       	add	r24, r24
    1bba:	99 1f       	adc	r25, r25
    1bbc:	88 0f       	add	r24, r24
    1bbe:	99 1f       	adc	r25, r25
    1bc0:	88 70       	andi	r24, 0x08	; 8
    1bc2:	28 2b       	or	r18, r24
    1bc4:	e9 81       	ldd	r30, Y+1	; 0x01
    1bc6:	fa 81       	ldd	r31, Y+2	; 0x02
    1bc8:	84 81       	ldd	r24, Z+4	; 0x04
    1bca:	88 2f       	mov	r24, r24
    1bcc:	90 e0       	ldi	r25, 0x00	; 0
    1bce:	82 95       	swap	r24
    1bd0:	92 95       	swap	r25
    1bd2:	90 7f       	andi	r25, 0xF0	; 240
    1bd4:	98 27       	eor	r25, r24
    1bd6:	80 7f       	andi	r24, 0xF0	; 240
    1bd8:	98 27       	eor	r25, r24
    1bda:	92 2f       	mov	r25, r18
    1bdc:	98 2b       	or	r25, r24
    1bde:	e9 81       	ldd	r30, Y+1	; 0x01
    1be0:	fa 81       	ldd	r31, Y+2	; 0x02
    1be2:	80 81       	ld	r24, Z
    1be4:	89 2b       	or	r24, r25
    1be6:	8c 93       	st	X, r24
			| (((config_ptr ->mode)<<(WGM21-1)) & 0x08)
			| ((config_ptr ->OC)<<COM20) | ((config_ptr ->clock)<<CS20);

	/* Enable Timer overflow Interrupt if NORMAL mode selected */
	if (config_ptr ->mode == NORMAL)
    1be8:	e9 81       	ldd	r30, Y+1	; 0x01
    1bea:	fa 81       	ldd	r31, Y+2	; 0x02
    1bec:	81 81       	ldd	r24, Z+1	; 0x01
    1bee:	88 23       	and	r24, r24
    1bf0:	41 f4       	brne	.+16     	; 0x1c02 <TIMER2_init+0xac>
	{
		SET_BIT (TIMSK,TOIE2);                  /* Timer overflow Interrupt Enable */
    1bf2:	a7 e5       	ldi	r26, 0x57	; 87
    1bf4:	b0 e0       	ldi	r27, 0x00	; 0
    1bf6:	e7 e5       	ldi	r30, 0x57	; 87
    1bf8:	f0 e0       	ldi	r31, 0x00	; 0
    1bfa:	80 81       	ld	r24, Z
    1bfc:	80 64       	ori	r24, 0x40	; 64
    1bfe:	8c 93       	st	X, r24
    1c00:	2e c0       	rjmp	.+92     	; 0x1c5e <TIMER2_init+0x108>
	}

	/* Enable Compare match Interrupt if Compare mode selected */
	else if (config_ptr ->mode == COMP)
    1c02:	e9 81       	ldd	r30, Y+1	; 0x01
    1c04:	fa 81       	ldd	r31, Y+2	; 0x02
    1c06:	81 81       	ldd	r24, Z+1	; 0x01
    1c08:	82 30       	cpi	r24, 0x02	; 2
    1c0a:	b1 f4       	brne	.+44     	; 0x1c38 <TIMER2_init+0xe2>
	{
		SET_BIT (TIMSK,OCIE2);
    1c0c:	a7 e5       	ldi	r26, 0x57	; 87
    1c0e:	b0 e0       	ldi	r27, 0x00	; 0
    1c10:	e7 e5       	ldi	r30, 0x57	; 87
    1c12:	f0 e0       	ldi	r31, 0x00	; 0
    1c14:	80 81       	ld	r24, Z
    1c16:	80 68       	ori	r24, 0x80	; 128
    1c18:	8c 93       	st	X, r24
		SET_BIT (DDRB,PB7);                    /* Compare match Interrupt Enable */
    1c1a:	a7 e3       	ldi	r26, 0x37	; 55
    1c1c:	b0 e0       	ldi	r27, 0x00	; 0
    1c1e:	e7 e3       	ldi	r30, 0x37	; 55
    1c20:	f0 e0       	ldi	r31, 0x00	; 0
    1c22:	80 81       	ld	r24, Z
    1c24:	80 68       	ori	r24, 0x80	; 128
    1c26:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Compare Value */
    1c28:	a3 e4       	ldi	r26, 0x43	; 67
    1c2a:	b0 e0       	ldi	r27, 0x00	; 0
    1c2c:	e9 81       	ldd	r30, Y+1	; 0x01
    1c2e:	fa 81       	ldd	r31, Y+2	; 0x02
    1c30:	82 81       	ldd	r24, Z+2	; 0x02
    1c32:	93 81       	ldd	r25, Z+3	; 0x03
    1c34:	8c 93       	st	X, r24
    1c36:	13 c0       	rjmp	.+38     	; 0x1c5e <TIMER2_init+0x108>
	}

	/* PWM mode specials */
	else if (config_ptr ->mode == PWM)
    1c38:	e9 81       	ldd	r30, Y+1	; 0x01
    1c3a:	fa 81       	ldd	r31, Y+2	; 0x02
    1c3c:	81 81       	ldd	r24, Z+1	; 0x01
    1c3e:	83 30       	cpi	r24, 0x03	; 3
    1c40:	71 f4       	brne	.+28     	; 0x1c5e <TIMER2_init+0x108>
	{
		SET_BIT (DDRB,PB7);                     /* Configure PB7/OC2 Pin as output pin */
    1c42:	a7 e3       	ldi	r26, 0x37	; 55
    1c44:	b0 e0       	ldi	r27, 0x00	; 0
    1c46:	e7 e3       	ldi	r30, 0x37	; 55
    1c48:	f0 e0       	ldi	r31, 0x00	; 0
    1c4a:	80 81       	ld	r24, Z
    1c4c:	80 68       	ori	r24, 0x80	; 128
    1c4e:	8c 93       	st	X, r24
		OCR2 = (uint8)(config_ptr ->OCRValue); /* Duty Cycle Value */
    1c50:	a3 e4       	ldi	r26, 0x43	; 67
    1c52:	b0 e0       	ldi	r27, 0x00	; 0
    1c54:	e9 81       	ldd	r30, Y+1	; 0x01
    1c56:	fa 81       	ldd	r31, Y+2	; 0x02
    1c58:	82 81       	ldd	r24, Z+2	; 0x02
    1c5a:	93 81       	ldd	r25, Z+3	; 0x03
    1c5c:	8c 93       	st	X, r24
	}
}
    1c5e:	0f 90       	pop	r0
    1c60:	0f 90       	pop	r0
    1c62:	cf 91       	pop	r28
    1c64:	df 91       	pop	r29
    1c66:	08 95       	ret

00001c68 <TIMER2_resetTimer>:

         /*------------------- Description --------------------
                  Function to reset timer to 0 again
          ----------------------------------------------------*/
void TIMER2_resetTimer(void)
{
    1c68:	df 93       	push	r29
    1c6a:	cf 93       	push	r28
    1c6c:	cd b7       	in	r28, 0x3d	; 61
    1c6e:	de b7       	in	r29, 0x3e	; 62
	TCNT2 = 0;
    1c70:	e4 e4       	ldi	r30, 0x44	; 68
    1c72:	f0 e0       	ldi	r31, 0x00	; 0
    1c74:	10 82       	st	Z, r1
}
    1c76:	cf 91       	pop	r28
    1c78:	df 91       	pop	r29
    1c7a:	08 95       	ret

00001c7c <TIMER2_stopTimer>:

         /*------------------- Description --------------------
              Function to stop timer (Set Clock to NO_CLOCK)
          ----------------------------------------------------*/
void TIMER2_stopTimer(void)
{
    1c7c:	df 93       	push	r29
    1c7e:	cf 93       	push	r28
    1c80:	cd b7       	in	r28, 0x3d	; 61
    1c82:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8;
    1c84:	a5 e4       	ldi	r26, 0x45	; 69
    1c86:	b0 e0       	ldi	r27, 0x00	; 0
    1c88:	e5 e4       	ldi	r30, 0x45	; 69
    1c8a:	f0 e0       	ldi	r31, 0x00	; 0
    1c8c:	80 81       	ld	r24, Z
    1c8e:	88 7f       	andi	r24, 0xF8	; 248
    1c90:	8c 93       	st	X, r24
}
    1c92:	cf 91       	pop	r28
    1c94:	df 91       	pop	r29
    1c96:	08 95       	ret

00001c98 <TIMER2_restartTimer>:

         /*------------------- Description --------------------
          Function to start timer (Set Clock to g_TIMER2_Clock)
          ----------------------------------------------------*/
void TIMER2_restartTimer(void)
{
    1c98:	df 93       	push	r29
    1c9a:	cf 93       	push	r28
    1c9c:	cd b7       	in	r28, 0x3d	; 61
    1c9e:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR2 &= 0xF8 ;
    1ca0:	a5 e4       	ldi	r26, 0x45	; 69
    1ca2:	b0 e0       	ldi	r27, 0x00	; 0
    1ca4:	e5 e4       	ldi	r30, 0x45	; 69
    1ca6:	f0 e0       	ldi	r31, 0x00	; 0
    1ca8:	80 81       	ld	r24, Z
    1caa:	88 7f       	andi	r24, 0xF8	; 248
    1cac:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR2 |= (g_T2clock << CS00 ) ;
    1cae:	a5 e4       	ldi	r26, 0x45	; 69
    1cb0:	b0 e0       	ldi	r27, 0x00	; 0
    1cb2:	e5 e4       	ldi	r30, 0x45	; 69
    1cb4:	f0 e0       	ldi	r31, 0x00	; 0
    1cb6:	90 81       	ld	r25, Z
    1cb8:	80 91 90 02 	lds	r24, 0x0290
    1cbc:	89 2b       	or	r24, r25
    1cbe:	8c 93       	st	X, r24
}
    1cc0:	cf 91       	pop	r28
    1cc2:	df 91       	pop	r29
    1cc4:	08 95       	ret

00001cc6 <TIMER2_ticks>:

         /*------------------- Description --------------------
              Function to change compare value/duty cycle
          ----------------------------------------------------*/
void TIMER2_ticks(const uint8 Ticks)
{
    1cc6:	df 93       	push	r29
    1cc8:	cf 93       	push	r28
    1cca:	0f 92       	push	r0
    1ccc:	cd b7       	in	r28, 0x3d	; 61
    1cce:	de b7       	in	r29, 0x3e	; 62
    1cd0:	89 83       	std	Y+1, r24	; 0x01
	OCR2 = Ticks;
    1cd2:	e3 e4       	ldi	r30, 0x43	; 67
    1cd4:	f0 e0       	ldi	r31, 0x00	; 0
    1cd6:	89 81       	ldd	r24, Y+1	; 0x01
    1cd8:	80 83       	st	Z, r24
}
    1cda:	0f 90       	pop	r0
    1cdc:	cf 91       	pop	r28
    1cde:	df 91       	pop	r29
    1ce0:	08 95       	ret

00001ce2 <TIMER2_callBack>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_callBack (void (*ptr)(void))
{
    1ce2:	df 93       	push	r29
    1ce4:	cf 93       	push	r28
    1ce6:	00 d0       	rcall	.+0      	; 0x1ce8 <TIMER2_callBack+0x6>
    1ce8:	cd b7       	in	r28, 0x3d	; 61
    1cea:	de b7       	in	r29, 0x3e	; 62
    1cec:	9a 83       	std	Y+2, r25	; 0x02
    1cee:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the function to be Called back  in a global variable */
	g_TIMER2_callBackPtr = ptr;
    1cf0:	89 81       	ldd	r24, Y+1	; 0x01
    1cf2:	9a 81       	ldd	r25, Y+2	; 0x02
    1cf4:	90 93 89 02 	sts	0x0289, r25
    1cf8:	80 93 88 02 	sts	0x0288, r24
}
    1cfc:	0f 90       	pop	r0
    1cfe:	0f 90       	pop	r0
    1d00:	cf 91       	pop	r28
    1d02:	df 91       	pop	r29
    1d04:	08 95       	ret

00001d06 <TIMER2_deinit>:

         /*------------------- Description --------------------
             Function to call back function to be use in ISR
          ----------------------------------------------------*/
void TIMER2_deinit (void)
{
    1d06:	df 93       	push	r29
    1d08:	cf 93       	push	r28
    1d0a:	cd b7       	in	r28, 0x3d	; 61
    1d0c:	de b7       	in	r29, 0x3e	; 62
	TCCR2 = 0x00;
    1d0e:	e5 e4       	ldi	r30, 0x45	; 69
    1d10:	f0 e0       	ldi	r31, 0x00	; 0
    1d12:	10 82       	st	Z, r1
}
    1d14:	cf 91       	pop	r28
    1d16:	df 91       	pop	r29
    1d18:	08 95       	ret

00001d1a <TIMER1_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER1_init(TIMER_ConfigType *Config_ptr)
{
    1d1a:	df 93       	push	r29
    1d1c:	cf 93       	push	r28
    1d1e:	00 d0       	rcall	.+0      	; 0x1d20 <TIMER1_init+0x6>
    1d20:	cd b7       	in	r28, 0x3d	; 61
    1d22:	de b7       	in	r29, 0x3e	; 62
    1d24:	9a 83       	std	Y+2, r25	; 0x02
    1d26:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T1clock = Config_ptr->clock ;
    1d28:	e9 81       	ldd	r30, Y+1	; 0x01
    1d2a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d2c:	80 81       	ld	r24, Z
    1d2e:	80 93 8f 02 	sts	0x028F, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    1d32:	e9 81       	ldd	r30, Y+1	; 0x01
    1d34:	fa 81       	ldd	r31, Y+2	; 0x02
    1d36:	81 81       	ldd	r24, Z+1	; 0x01
    1d38:	88 23       	and	r24, r24
    1d3a:	b1 f4       	brne	.+44     	; 0x1d68 <TIMER1_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT1 = 0;
    1d3c:	ec e4       	ldi	r30, 0x4C	; 76
    1d3e:	f0 e0       	ldi	r31, 0x00	; 0
    1d40:	11 82       	std	Z+1, r1	; 0x01
    1d42:	10 82       	st	Z, r1

		/*  Enable TIMER1 Overflow Interrupt */
		TIMSK |= (1<<TOIE1);
    1d44:	a7 e5       	ldi	r26, 0x57	; 87
    1d46:	b0 e0       	ldi	r27, 0x00	; 0
    1d48:	e7 e5       	ldi	r30, 0x57	; 87
    1d4a:	f0 e0       	ldi	r31, 0x00	; 0
    1d4c:	80 81       	ld	r24, Z
    1d4e:	84 60       	ori	r24, 0x04	; 4
    1d50:	8c 93       	st	X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 FOC1A FOC1B WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 */

		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C) ;
    1d52:	ea e7       	ldi	r30, 0x7A	; 122
    1d54:	f0 e0       	ldi	r31, 0x00	; 0
    1d56:	80 ee       	ldi	r24, 0xE0	; 224
    1d58:	80 83       	st	Z, r24
		TCCR1B = ((Config_ptr->clock) << CS10) ;
    1d5a:	ae e4       	ldi	r26, 0x4E	; 78
    1d5c:	b0 e0       	ldi	r27, 0x00	; 0
    1d5e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d60:	fa 81       	ldd	r31, Y+2	; 0x02
    1d62:	80 81       	ld	r24, Z
    1d64:	8c 93       	st	X, r24
    1d66:	58 c1       	rjmp	.+688    	; 0x2018 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    1d68:	e9 81       	ldd	r30, Y+1	; 0x01
    1d6a:	fa 81       	ldd	r31, Y+2	; 0x02
    1d6c:	81 81       	ldd	r24, Z+1	; 0x01
    1d6e:	82 30       	cpi	r24, 0x02	; 2
    1d70:	09 f0       	breq	.+2      	; 0x1d74 <TIMER1_init+0x5a>
    1d72:	63 c0       	rjmp	.+198    	; 0x1e3a <TIMER1_init+0x120>
	{

		/* Channels interrupt Enable */
		TIMSK |= (1 << OCIE1A) | (1 << OCIE1B) | (1 << OCIE1C);
    1d74:	a7 e5       	ldi	r26, 0x57	; 87
    1d76:	b0 e0       	ldi	r27, 0x00	; 0
    1d78:	e7 e5       	ldi	r30, 0x57	; 87
    1d7a:	f0 e0       	ldi	r31, 0x00	; 0
    1d7c:	80 81       	ld	r24, Z
    1d7e:	89 61       	ori	r24, 0x19	; 25
    1d80:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0;
    1d82:	ec e4       	ldi	r30, 0x4C	; 76
    1d84:	f0 e0       	ldi	r31, 0x00	; 0
    1d86:	11 82       	std	Z+1, r1	; 0x01
    1d88:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    1d8a:	aa e4       	ldi	r26, 0x4A	; 74
    1d8c:	b0 e0       	ldi	r27, 0x00	; 0
    1d8e:	e9 81       	ldd	r30, Y+1	; 0x01
    1d90:	fa 81       	ldd	r31, Y+2	; 0x02
    1d92:	82 81       	ldd	r24, Z+2	; 0x02
    1d94:	93 81       	ldd	r25, Z+3	; 0x03
    1d96:	11 96       	adiw	r26, 0x01	; 1
    1d98:	9c 93       	st	X, r25
    1d9a:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    1d9c:	a8 e4       	ldi	r26, 0x48	; 72
    1d9e:	b0 e0       	ldi	r27, 0x00	; 0
    1da0:	e9 81       	ldd	r30, Y+1	; 0x01
    1da2:	fa 81       	ldd	r31, Y+2	; 0x02
    1da4:	85 81       	ldd	r24, Z+5	; 0x05
    1da6:	96 81       	ldd	r25, Z+6	; 0x06
    1da8:	11 96       	adiw	r26, 0x01	; 1
    1daa:	9c 93       	st	X, r25
    1dac:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    1dae:	a8 e7       	ldi	r26, 0x78	; 120
    1db0:	b0 e0       	ldi	r27, 0x00	; 0
    1db2:	e9 81       	ldd	r30, Y+1	; 0x01
    1db4:	fa 81       	ldd	r31, Y+2	; 0x02
    1db6:	80 85       	ldd	r24, Z+8	; 0x08
    1db8:	91 85       	ldd	r25, Z+9	; 0x09
    1dba:	11 96       	adiw	r26, 0x01	; 1
    1dbc:	9c 93       	st	X, r25
    1dbe:	8e 93       	st	-X, r24
		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    1dc0:	a6 e4       	ldi	r26, 0x46	; 70
    1dc2:	b0 e0       	ldi	r27, 0x00	; 0
    1dc4:	e9 81       	ldd	r30, Y+1	; 0x01
    1dc6:	fa 81       	ldd	r31, Y+2	; 0x02
    1dc8:	83 85       	ldd	r24, Z+11	; 0x0b
    1dca:	94 85       	ldd	r25, Z+12	; 0x0c
    1dcc:	11 96       	adiw	r26, 0x01	; 1
    1dce:	9c 93       	st	X, r25
    1dd0:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    1dd2:	af e4       	ldi	r26, 0x4F	; 79
    1dd4:	b0 e0       	ldi	r27, 0x00	; 0
    1dd6:	e9 81       	ldd	r30, Y+1	; 0x01
    1dd8:	fa 81       	ldd	r31, Y+2	; 0x02
    1dda:	84 81       	ldd	r24, Z+4	; 0x04
    1ddc:	88 2f       	mov	r24, r24
    1dde:	90 e0       	ldi	r25, 0x00	; 0
    1de0:	00 24       	eor	r0, r0
    1de2:	96 95       	lsr	r25
    1de4:	87 95       	ror	r24
    1de6:	07 94       	ror	r0
    1de8:	96 95       	lsr	r25
    1dea:	87 95       	ror	r24
    1dec:	07 94       	ror	r0
    1dee:	98 2f       	mov	r25, r24
    1df0:	80 2d       	mov	r24, r0
    1df2:	28 2f       	mov	r18, r24
    1df4:	e9 81       	ldd	r30, Y+1	; 0x01
    1df6:	fa 81       	ldd	r31, Y+2	; 0x02
    1df8:	87 81       	ldd	r24, Z+7	; 0x07
    1dfa:	88 2f       	mov	r24, r24
    1dfc:	90 e0       	ldi	r25, 0x00	; 0
    1dfe:	82 95       	swap	r24
    1e00:	92 95       	swap	r25
    1e02:	90 7f       	andi	r25, 0xF0	; 240
    1e04:	98 27       	eor	r25, r24
    1e06:	80 7f       	andi	r24, 0xF0	; 240
    1e08:	98 27       	eor	r25, r24
    1e0a:	28 2b       	or	r18, r24
    1e0c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e0e:	fa 81       	ldd	r31, Y+2	; 0x02
    1e10:	82 85       	ldd	r24, Z+10	; 0x0a
    1e12:	88 2f       	mov	r24, r24
    1e14:	90 e0       	ldi	r25, 0x00	; 0
    1e16:	88 0f       	add	r24, r24
    1e18:	99 1f       	adc	r25, r25
    1e1a:	88 0f       	add	r24, r24
    1e1c:	99 1f       	adc	r25, r25
    1e1e:	82 2b       	or	r24, r18
    1e20:	8c 93       	st	X, r24
				| ((Config_ptr->OC1C) << COM1C0);
		TCCR1B = (1 << WGM12) | ((Config_ptr->clock) << CS10);
    1e22:	ae e4       	ldi	r26, 0x4E	; 78
    1e24:	b0 e0       	ldi	r27, 0x00	; 0
    1e26:	e9 81       	ldd	r30, Y+1	; 0x01
    1e28:	fa 81       	ldd	r31, Y+2	; 0x02
    1e2a:	80 81       	ld	r24, Z
    1e2c:	88 60       	ori	r24, 0x08	; 8
    1e2e:	8c 93       	st	X, r24
		TCCR1C = (1 << FOC1A) | (1 << FOC1B) | (1 << FOC1C);
    1e30:	ea e7       	ldi	r30, 0x7A	; 122
    1e32:	f0 e0       	ldi	r31, 0x00	; 0
    1e34:	80 ee       	ldi	r24, 0xE0	; 224
    1e36:	80 83       	st	Z, r24
    1e38:	ef c0       	rjmp	.+478    	; 0x2018 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    1e3a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e3c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e3e:	81 81       	ldd	r24, Z+1	; 0x01
    1e40:	81 30       	cpi	r24, 0x01	; 1
    1e42:	09 f0       	breq	.+2      	; 0x1e46 <TIMER1_init+0x12c>
    1e44:	6f c0       	rjmp	.+222    	; 0x1f24 <TIMER1_init+0x20a>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    1e46:	a7 e3       	ldi	r26, 0x37	; 55
    1e48:	b0 e0       	ldi	r27, 0x00	; 0
    1e4a:	e7 e3       	ldi	r30, 0x37	; 55
    1e4c:	f0 e0       	ldi	r31, 0x00	; 0
    1e4e:	80 81       	ld	r24, Z
    1e50:	80 62       	ori	r24, 0x20	; 32
    1e52:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    1e54:	a7 e3       	ldi	r26, 0x37	; 55
    1e56:	b0 e0       	ldi	r27, 0x00	; 0
    1e58:	e7 e3       	ldi	r30, 0x37	; 55
    1e5a:	f0 e0       	ldi	r31, 0x00	; 0
    1e5c:	80 81       	ld	r24, Z
    1e5e:	80 64       	ori	r24, 0x40	; 64
    1e60:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    1e62:	a7 e3       	ldi	r26, 0x37	; 55
    1e64:	b0 e0       	ldi	r27, 0x00	; 0
    1e66:	e7 e3       	ldi	r30, 0x37	; 55
    1e68:	f0 e0       	ldi	r31, 0x00	; 0
    1e6a:	80 81       	ld	r24, Z
    1e6c:	80 68       	ori	r24, 0x80	; 128
    1e6e:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    1e70:	a7 e5       	ldi	r26, 0x57	; 87
    1e72:	b0 e0       	ldi	r27, 0x00	; 0
    1e74:	e7 e5       	ldi	r30, 0x57	; 87
    1e76:	f0 e0       	ldi	r31, 0x00	; 0
    1e78:	80 81       	ld	r24, Z
    1e7a:	89 61       	ori	r24, 0x19	; 25
    1e7c:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    1e7e:	ec e4       	ldi	r30, 0x4C	; 76
    1e80:	f0 e0       	ldi	r31, 0x00	; 0
    1e82:	11 82       	std	Z+1, r1	; 0x01
    1e84:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR1A = Config_ptr->OCRValue ;
    1e86:	aa e4       	ldi	r26, 0x4A	; 74
    1e88:	b0 e0       	ldi	r27, 0x00	; 0
    1e8a:	e9 81       	ldd	r30, Y+1	; 0x01
    1e8c:	fa 81       	ldd	r31, Y+2	; 0x02
    1e8e:	82 81       	ldd	r24, Z+2	; 0x02
    1e90:	93 81       	ldd	r25, Z+3	; 0x03
    1e92:	11 96       	adiw	r26, 0x01	; 1
    1e94:	9c 93       	st	X, r25
    1e96:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    1e98:	a8 e4       	ldi	r26, 0x48	; 72
    1e9a:	b0 e0       	ldi	r27, 0x00	; 0
    1e9c:	e9 81       	ldd	r30, Y+1	; 0x01
    1e9e:	fa 81       	ldd	r31, Y+2	; 0x02
    1ea0:	85 81       	ldd	r24, Z+5	; 0x05
    1ea2:	96 81       	ldd	r25, Z+6	; 0x06
    1ea4:	11 96       	adiw	r26, 0x01	; 1
    1ea6:	9c 93       	st	X, r25
    1ea8:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    1eaa:	a8 e7       	ldi	r26, 0x78	; 120
    1eac:	b0 e0       	ldi	r27, 0x00	; 0
    1eae:	e9 81       	ldd	r30, Y+1	; 0x01
    1eb0:	fa 81       	ldd	r31, Y+2	; 0x02
    1eb2:	80 85       	ldd	r24, Z+8	; 0x08
    1eb4:	91 85       	ldd	r25, Z+9	; 0x09
    1eb6:	11 96       	adiw	r26, 0x01	; 1
    1eb8:	9c 93       	st	X, r25
    1eba:	8e 93       	st	-X, r24
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 * TCCR1C => FOC1A FOC1B FOC1C
		 */

		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0) | ((Config_ptr->OC1C) << COM1C0);
    1ebc:	af e4       	ldi	r26, 0x4F	; 79
    1ebe:	b0 e0       	ldi	r27, 0x00	; 0
    1ec0:	e9 81       	ldd	r30, Y+1	; 0x01
    1ec2:	fa 81       	ldd	r31, Y+2	; 0x02
    1ec4:	84 81       	ldd	r24, Z+4	; 0x04
    1ec6:	88 2f       	mov	r24, r24
    1ec8:	90 e0       	ldi	r25, 0x00	; 0
    1eca:	00 24       	eor	r0, r0
    1ecc:	96 95       	lsr	r25
    1ece:	87 95       	ror	r24
    1ed0:	07 94       	ror	r0
    1ed2:	96 95       	lsr	r25
    1ed4:	87 95       	ror	r24
    1ed6:	07 94       	ror	r0
    1ed8:	98 2f       	mov	r25, r24
    1eda:	80 2d       	mov	r24, r0
    1edc:	28 2f       	mov	r18, r24
    1ede:	e9 81       	ldd	r30, Y+1	; 0x01
    1ee0:	fa 81       	ldd	r31, Y+2	; 0x02
    1ee2:	87 81       	ldd	r24, Z+7	; 0x07
    1ee4:	88 2f       	mov	r24, r24
    1ee6:	90 e0       	ldi	r25, 0x00	; 0
    1ee8:	82 95       	swap	r24
    1eea:	92 95       	swap	r25
    1eec:	90 7f       	andi	r25, 0xF0	; 240
    1eee:	98 27       	eor	r25, r24
    1ef0:	80 7f       	andi	r24, 0xF0	; 240
    1ef2:	98 27       	eor	r25, r24
    1ef4:	28 2b       	or	r18, r24
    1ef6:	e9 81       	ldd	r30, Y+1	; 0x01
    1ef8:	fa 81       	ldd	r31, Y+2	; 0x02
    1efa:	82 85       	ldd	r24, Z+10	; 0x0a
    1efc:	88 2f       	mov	r24, r24
    1efe:	90 e0       	ldi	r25, 0x00	; 0
    1f00:	88 0f       	add	r24, r24
    1f02:	99 1f       	adc	r25, r25
    1f04:	88 0f       	add	r24, r24
    1f06:	99 1f       	adc	r25, r25
    1f08:	82 2b       	or	r24, r18
    1f0a:	8c 93       	st	X, r24
		TCCR1B = (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    1f0c:	ae e4       	ldi	r26, 0x4E	; 78
    1f0e:	b0 e0       	ldi	r27, 0x00	; 0
    1f10:	e9 81       	ldd	r30, Y+1	; 0x01
    1f12:	fa 81       	ldd	r31, Y+2	; 0x02
    1f14:	80 81       	ld	r24, Z
    1f16:	88 60       	ori	r24, 0x08	; 8
    1f18:	8c 93       	st	X, r24
		TCCR1C = (1<<FOC1A) | (1<<FOC1B) | (1<<FOC1C);
    1f1a:	ea e7       	ldi	r30, 0x7A	; 122
    1f1c:	f0 e0       	ldi	r31, 0x00	; 0
    1f1e:	80 ee       	ldi	r24, 0xE0	; 224
    1f20:	80 83       	st	Z, r24
    1f22:	7a c0       	rjmp	.+244    	; 0x2018 <TIMER1_init+0x2fe>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    1f24:	e9 81       	ldd	r30, Y+1	; 0x01
    1f26:	fa 81       	ldd	r31, Y+2	; 0x02
    1f28:	81 81       	ldd	r24, Z+1	; 0x01
    1f2a:	83 30       	cpi	r24, 0x03	; 3
    1f2c:	09 f0       	breq	.+2      	; 0x1f30 <TIMER1_init+0x216>
    1f2e:	74 c0       	rjmp	.+232    	; 0x2018 <TIMER1_init+0x2fe>
	{
		/* Set pin PB5/OC1A as output pin */
		SET_BIT (DDRB,PB5);
    1f30:	a7 e3       	ldi	r26, 0x37	; 55
    1f32:	b0 e0       	ldi	r27, 0x00	; 0
    1f34:	e7 e3       	ldi	r30, 0x37	; 55
    1f36:	f0 e0       	ldi	r31, 0x00	; 0
    1f38:	80 81       	ld	r24, Z
    1f3a:	80 62       	ori	r24, 0x20	; 32
    1f3c:	8c 93       	st	X, r24
		/* Set pin PB6/OC1B as output pin */
		SET_BIT (DDRB,PB6);
    1f3e:	a7 e3       	ldi	r26, 0x37	; 55
    1f40:	b0 e0       	ldi	r27, 0x00	; 0
    1f42:	e7 e3       	ldi	r30, 0x37	; 55
    1f44:	f0 e0       	ldi	r31, 0x00	; 0
    1f46:	80 81       	ld	r24, Z
    1f48:	80 64       	ori	r24, 0x40	; 64
    1f4a:	8c 93       	st	X, r24
		/* Set pin PB7/OC1A/OC2 as output pin */
		SET_BIT (DDRB,PB7);
    1f4c:	a7 e3       	ldi	r26, 0x37	; 55
    1f4e:	b0 e0       	ldi	r27, 0x00	; 0
    1f50:	e7 e3       	ldi	r30, 0x37	; 55
    1f52:	f0 e0       	ldi	r31, 0x00	; 0
    1f54:	80 81       	ld	r24, Z
    1f56:	80 68       	ori	r24, 0x80	; 128
    1f58:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT1 = 0 ;
    1f5a:	ec e4       	ldi	r30, 0x4C	; 76
    1f5c:	f0 e0       	ldi	r31, 0x00	; 0
    1f5e:	11 82       	std	Z+1, r1	; 0x01
    1f60:	10 82       	st	Z, r1

		TIMSK |= (1<<OCIE1A) | (1<<OCIE1B) | (1<<OCIE1C);
    1f62:	a7 e5       	ldi	r26, 0x57	; 87
    1f64:	b0 e0       	ldi	r27, 0x00	; 0
    1f66:	e7 e5       	ldi	r30, 0x57	; 87
    1f68:	f0 e0       	ldi	r31, 0x00	; 0
    1f6a:	80 81       	ld	r24, Z
    1f6c:	89 61       	ori	r24, 0x19	; 25
    1f6e:	8c 93       	st	X, r24

		/* Duty Cycle Value for Channel A */
		OCR1A = Config_ptr->OCRValue;
    1f70:	aa e4       	ldi	r26, 0x4A	; 74
    1f72:	b0 e0       	ldi	r27, 0x00	; 0
    1f74:	e9 81       	ldd	r30, Y+1	; 0x01
    1f76:	fa 81       	ldd	r31, Y+2	; 0x02
    1f78:	82 81       	ldd	r24, Z+2	; 0x02
    1f7a:	93 81       	ldd	r25, Z+3	; 0x03
    1f7c:	11 96       	adiw	r26, 0x01	; 1
    1f7e:	9c 93       	st	X, r25
    1f80:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR1B = Config_ptr->OCR1BValue;
    1f82:	a8 e4       	ldi	r26, 0x48	; 72
    1f84:	b0 e0       	ldi	r27, 0x00	; 0
    1f86:	e9 81       	ldd	r30, Y+1	; 0x01
    1f88:	fa 81       	ldd	r31, Y+2	; 0x02
    1f8a:	85 81       	ldd	r24, Z+5	; 0x05
    1f8c:	96 81       	ldd	r25, Z+6	; 0x06
    1f8e:	11 96       	adiw	r26, 0x01	; 1
    1f90:	9c 93       	st	X, r25
    1f92:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR1C = Config_ptr->OCR1CValue;
    1f94:	a8 e7       	ldi	r26, 0x78	; 120
    1f96:	b0 e0       	ldi	r27, 0x00	; 0
    1f98:	e9 81       	ldd	r30, Y+1	; 0x01
    1f9a:	fa 81       	ldd	r31, Y+2	; 0x02
    1f9c:	80 85       	ldd	r24, Z+8	; 0x08
    1f9e:	91 85       	ldd	r25, Z+9	; 0x09
    1fa0:	11 96       	adiw	r26, 0x01	; 1
    1fa2:	9c 93       	st	X, r25
    1fa4:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR1 = Config_ptr->ICR1Value;
    1fa6:	a6 e4       	ldi	r26, 0x46	; 70
    1fa8:	b0 e0       	ldi	r27, 0x00	; 0
    1faa:	e9 81       	ldd	r30, Y+1	; 0x01
    1fac:	fa 81       	ldd	r31, Y+2	; 0x02
    1fae:	83 85       	ldd	r24, Z+11	; 0x0b
    1fb0:	94 85       	ldd	r25, Z+12	; 0x0c
    1fb2:	11 96       	adiw	r26, 0x01	; 1
    1fb4:	9c 93       	st	X, r25
    1fb6:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS12 & CS11 & CS10
		 * TCCR1A => COM1A1 COM1A0 COM1B1 COM1B0 COM1C1 COM1C0 WGM11 WGM10
		 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
		 *
		 */
		TCCR1A = ((Config_ptr->OC) << COM1A0) | ((Config_ptr->OC1B) << COM1B0)
    1fb8:	af e4       	ldi	r26, 0x4F	; 79
    1fba:	b0 e0       	ldi	r27, 0x00	; 0
    1fbc:	e9 81       	ldd	r30, Y+1	; 0x01
    1fbe:	fa 81       	ldd	r31, Y+2	; 0x02
    1fc0:	84 81       	ldd	r24, Z+4	; 0x04
    1fc2:	88 2f       	mov	r24, r24
    1fc4:	90 e0       	ldi	r25, 0x00	; 0
    1fc6:	00 24       	eor	r0, r0
    1fc8:	96 95       	lsr	r25
    1fca:	87 95       	ror	r24
    1fcc:	07 94       	ror	r0
    1fce:	96 95       	lsr	r25
    1fd0:	87 95       	ror	r24
    1fd2:	07 94       	ror	r0
    1fd4:	98 2f       	mov	r25, r24
    1fd6:	80 2d       	mov	r24, r0
    1fd8:	28 2f       	mov	r18, r24
    1fda:	e9 81       	ldd	r30, Y+1	; 0x01
    1fdc:	fa 81       	ldd	r31, Y+2	; 0x02
    1fde:	87 81       	ldd	r24, Z+7	; 0x07
    1fe0:	88 2f       	mov	r24, r24
    1fe2:	90 e0       	ldi	r25, 0x00	; 0
    1fe4:	82 95       	swap	r24
    1fe6:	92 95       	swap	r25
    1fe8:	90 7f       	andi	r25, 0xF0	; 240
    1fea:	98 27       	eor	r25, r24
    1fec:	80 7f       	andi	r24, 0xF0	; 240
    1fee:	98 27       	eor	r25, r24
    1ff0:	28 2b       	or	r18, r24
    1ff2:	e9 81       	ldd	r30, Y+1	; 0x01
    1ff4:	fa 81       	ldd	r31, Y+2	; 0x02
    1ff6:	82 85       	ldd	r24, Z+10	; 0x0a
    1ff8:	88 2f       	mov	r24, r24
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	88 0f       	add	r24, r24
    1ffe:	99 1f       	adc	r25, r25
    2000:	88 0f       	add	r24, r24
    2002:	99 1f       	adc	r25, r25
    2004:	82 2b       	or	r24, r18
    2006:	82 60       	ori	r24, 0x02	; 2
    2008:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM1C0) | (1<<WGM11);

		TCCR1B = (1<<WGM13) | (1<<WGM12) | ((Config_ptr->clock) << CS10) ;
    200a:	ae e4       	ldi	r26, 0x4E	; 78
    200c:	b0 e0       	ldi	r27, 0x00	; 0
    200e:	e9 81       	ldd	r30, Y+1	; 0x01
    2010:	fa 81       	ldd	r31, Y+2	; 0x02
    2012:	80 81       	ld	r24, Z
    2014:	88 61       	ori	r24, 0x18	; 24
    2016:	8c 93       	st	X, r24
	}
}
    2018:	0f 90       	pop	r0
    201a:	0f 90       	pop	r0
    201c:	cf 91       	pop	r28
    201e:	df 91       	pop	r29
    2020:	08 95       	ret

00002022 <TIMER1_resetTimer>:

/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER1_resetTimer(void)
{
    2022:	df 93       	push	r29
    2024:	cf 93       	push	r28
    2026:	cd b7       	in	r28, 0x3d	; 61
    2028:	de b7       	in	r29, 0x3e	; 62
	TCNT1 = 0;
    202a:	ec e4       	ldi	r30, 0x4C	; 76
    202c:	f0 e0       	ldi	r31, 0x00	; 0
    202e:	11 82       	std	Z+1, r1	; 0x01
    2030:	10 82       	st	Z, r1
}
    2032:	cf 91       	pop	r28
    2034:	df 91       	pop	r29
    2036:	08 95       	ret

00002038 <TIMER1_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_stopTimer(void)
{
    2038:	df 93       	push	r29
    203a:	cf 93       	push	r28
    203c:	cd b7       	in	r28, 0x3d	; 61
    203e:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    2040:	ae e4       	ldi	r26, 0x4E	; 78
    2042:	b0 e0       	ldi	r27, 0x00	; 0
    2044:	ee e4       	ldi	r30, 0x4E	; 78
    2046:	f0 e0       	ldi	r31, 0x00	; 0
    2048:	80 81       	ld	r24, Z
    204a:	88 7f       	andi	r24, 0xF8	; 248
    204c:	8c 93       	st	X, r24
}
    204e:	cf 91       	pop	r28
    2050:	df 91       	pop	r29
    2052:	08 95       	ret

00002054 <TIMER1_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER1_restartTimer(void)
{
    2054:	df 93       	push	r29
    2056:	cf 93       	push	r28
    2058:	cd b7       	in	r28, 0x3d	; 61
    205a:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR1B &= 0xF8 ;
    205c:	ae e4       	ldi	r26, 0x4E	; 78
    205e:	b0 e0       	ldi	r27, 0x00	; 0
    2060:	ee e4       	ldi	r30, 0x4E	; 78
    2062:	f0 e0       	ldi	r31, 0x00	; 0
    2064:	80 81       	ld	r24, Z
    2066:	88 7f       	andi	r24, 0xF8	; 248
    2068:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR1B |= ( g_T1clock << CS10) ;
    206a:	ae e4       	ldi	r26, 0x4E	; 78
    206c:	b0 e0       	ldi	r27, 0x00	; 0
    206e:	ee e4       	ldi	r30, 0x4E	; 78
    2070:	f0 e0       	ldi	r31, 0x00	; 0
    2072:	90 81       	ld	r25, Z
    2074:	80 91 8f 02 	lds	r24, 0x028F
    2078:	89 2b       	or	r24, r25
    207a:	8c 93       	st	X, r24
}
    207c:	cf 91       	pop	r28
    207e:	df 91       	pop	r29
    2080:	08 95       	ret

00002082 <TIMER1_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER1_Ticks(const uint16 Ticks1A, const uint16 Ticks1B)
{
    2082:	df 93       	push	r29
    2084:	cf 93       	push	r28
    2086:	00 d0       	rcall	.+0      	; 0x2088 <TIMER1_Ticks+0x6>
    2088:	00 d0       	rcall	.+0      	; 0x208a <TIMER1_Ticks+0x8>
    208a:	cd b7       	in	r28, 0x3d	; 61
    208c:	de b7       	in	r29, 0x3e	; 62
    208e:	9a 83       	std	Y+2, r25	; 0x02
    2090:	89 83       	std	Y+1, r24	; 0x01
    2092:	7c 83       	std	Y+4, r23	; 0x04
    2094:	6b 83       	std	Y+3, r22	; 0x03
	OCR1A = Ticks1A;
    2096:	ea e4       	ldi	r30, 0x4A	; 74
    2098:	f0 e0       	ldi	r31, 0x00	; 0
    209a:	89 81       	ldd	r24, Y+1	; 0x01
    209c:	9a 81       	ldd	r25, Y+2	; 0x02
    209e:	91 83       	std	Z+1, r25	; 0x01
    20a0:	80 83       	st	Z, r24
	OCR1B = Ticks1B;
    20a2:	e8 e4       	ldi	r30, 0x48	; 72
    20a4:	f0 e0       	ldi	r31, 0x00	; 0
    20a6:	8b 81       	ldd	r24, Y+3	; 0x03
    20a8:	9c 81       	ldd	r25, Y+4	; 0x04
    20aa:	91 83       	std	Z+1, r25	; 0x01
    20ac:	80 83       	st	Z, r24
}
    20ae:	0f 90       	pop	r0
    20b0:	0f 90       	pop	r0
    20b2:	0f 90       	pop	r0
    20b4:	0f 90       	pop	r0
    20b6:	cf 91       	pop	r28
    20b8:	df 91       	pop	r29
    20ba:	08 95       	ret

000020bc <TIMER1_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER1_setCallBack(void(*a_ptr)(void))
{
    20bc:	df 93       	push	r29
    20be:	cf 93       	push	r28
    20c0:	00 d0       	rcall	.+0      	; 0x20c2 <TIMER1_setCallBack+0x6>
    20c2:	cd b7       	in	r28, 0x3d	; 61
    20c4:	de b7       	in	r29, 0x3e	; 62
    20c6:	9a 83       	std	Y+2, r25	; 0x02
    20c8:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER1_callBackPtr = a_ptr;
    20ca:	89 81       	ldd	r24, Y+1	; 0x01
    20cc:	9a 81       	ldd	r25, Y+2	; 0x02
    20ce:	90 93 8b 02 	sts	0x028B, r25
    20d2:	80 93 8a 02 	sts	0x028A, r24
}
    20d6:	0f 90       	pop	r0
    20d8:	0f 90       	pop	r0
    20da:	cf 91       	pop	r28
    20dc:	df 91       	pop	r29
    20de:	08 95       	ret

000020e0 <TIMER1_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER1_deinit (void)
{
    20e0:	df 93       	push	r29
    20e2:	cf 93       	push	r28
    20e4:	cd b7       	in	r28, 0x3d	; 61
    20e6:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    20e8:	ef e4       	ldi	r30, 0x4F	; 79
    20ea:	f0 e0       	ldi	r31, 0x00	; 0
    20ec:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    20ee:	ee e4       	ldi	r30, 0x4E	; 78
    20f0:	f0 e0       	ldi	r31, 0x00	; 0
    20f2:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    20f4:	ea e7       	ldi	r30, 0x7A	; 122
    20f6:	f0 e0       	ldi	r31, 0x00	; 0
    20f8:	10 82       	st	Z, r1
}
    20fa:	cf 91       	pop	r28
    20fc:	df 91       	pop	r29
    20fe:	08 95       	ret

00002100 <TIMER3_init>:
 * 	4. Set OC1A/OC1B Pin Mode in Square Mode
 * 	5. Enable the Timer Normal-Compare Interrupt.
 * 	6. Initialize TIMER1 Registers
 */
void TIMER3_init(TIMER_ConfigType *Config_ptr)
{
    2100:	df 93       	push	r29
    2102:	cf 93       	push	r28
    2104:	00 d0       	rcall	.+0      	; 0x2106 <TIMER3_init+0x6>
    2106:	cd b7       	in	r28, 0x3d	; 61
    2108:	de b7       	in	r29, 0x3e	; 62
    210a:	9a 83       	std	Y+2, r25	; 0x02
    210c:	89 83       	std	Y+1, r24	; 0x01
	/* set a global variable for clock to use it in
	 * restart timer function */
	g_T3clock = Config_ptr->clock ;
    210e:	e9 81       	ldd	r30, Y+1	; 0x01
    2110:	fa 81       	ldd	r31, Y+2	; 0x02
    2112:	80 81       	ld	r24, Z
    2114:	80 93 91 02 	sts	0x0291, r24

	/* Set TIMER1 In Normal Mode */
	if (Config_ptr->mode == NORMAL)
    2118:	e9 81       	ldd	r30, Y+1	; 0x01
    211a:	fa 81       	ldd	r31, Y+2	; 0x02
    211c:	81 81       	ldd	r24, Z+1	; 0x01
    211e:	88 23       	and	r24, r24
    2120:	b1 f4       	brne	.+44     	; 0x214e <TIMER3_init+0x4e>
	{
		/* Set Timer initial value to 0 */
		TCNT3 = 0;
    2122:	e8 e8       	ldi	r30, 0x88	; 136
    2124:	f0 e0       	ldi	r31, 0x00	; 0
    2126:	11 82       	std	Z+1, r1	; 0x01
    2128:	10 82       	st	Z, r1

		/*  Enable TIMER3 Overflow Interrupt */
		TIMSK |= (1<<TOIE3);
    212a:	a7 e5       	ldi	r26, 0x57	; 87
    212c:	b0 e0       	ldi	r27, 0x00	; 0
    212e:	e7 e5       	ldi	r30, 0x57	; 87
    2130:	f0 e0       	ldi	r31, 0x00	; 0
    2132:	80 81       	ld	r24, Z
    2134:	84 60       	ori	r24, 0x04	; 4
    2136:	8c 93       	st	X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 FOC3A FOC3B WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 */

		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C) ;
    2138:	ec e8       	ldi	r30, 0x8C	; 140
    213a:	f0 e0       	ldi	r31, 0x00	; 0
    213c:	80 ee       	ldi	r24, 0xE0	; 224
    213e:	80 83       	st	Z, r24
		TCCR3B = ((Config_ptr->clock) << CS30) ;
    2140:	aa e8       	ldi	r26, 0x8A	; 138
    2142:	b0 e0       	ldi	r27, 0x00	; 0
    2144:	e9 81       	ldd	r30, Y+1	; 0x01
    2146:	fa 81       	ldd	r31, Y+2	; 0x02
    2148:	80 81       	ld	r24, Z
    214a:	8c 93       	st	X, r24
    214c:	64 c1       	rjmp	.+712    	; 0x2416 <TIMER3_init+0x316>
	}

	/* Set TIMER3 In Compare Mode with OCR1A Value */
	else if (Config_ptr->mode == COMP)
    214e:	e9 81       	ldd	r30, Y+1	; 0x01
    2150:	fa 81       	ldd	r31, Y+2	; 0x02
    2152:	81 81       	ldd	r24, Z+1	; 0x01
    2154:	82 30       	cpi	r24, 0x02	; 2
    2156:	09 f0       	breq	.+2      	; 0x215a <TIMER3_init+0x5a>
    2158:	6f c0       	rjmp	.+222    	; 0x2238 <TIMER3_init+0x138>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    215a:	a2 e2       	ldi	r26, 0x22	; 34
    215c:	b0 e0       	ldi	r27, 0x00	; 0
    215e:	e2 e2       	ldi	r30, 0x22	; 34
    2160:	f0 e0       	ldi	r31, 0x00	; 0
    2162:	80 81       	ld	r24, Z
    2164:	88 60       	ori	r24, 0x08	; 8
    2166:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2168:	a2 e2       	ldi	r26, 0x22	; 34
    216a:	b0 e0       	ldi	r27, 0x00	; 0
    216c:	e2 e2       	ldi	r30, 0x22	; 34
    216e:	f0 e0       	ldi	r31, 0x00	; 0
    2170:	80 81       	ld	r24, Z
    2172:	80 61       	ori	r24, 0x10	; 16
    2174:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2176:	a2 e2       	ldi	r26, 0x22	; 34
    2178:	b0 e0       	ldi	r27, 0x00	; 0
    217a:	e2 e2       	ldi	r30, 0x22	; 34
    217c:	f0 e0       	ldi	r31, 0x00	; 0
    217e:	80 81       	ld	r24, Z
    2180:	80 62       	ori	r24, 0x20	; 32
    2182:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2184:	a7 e5       	ldi	r26, 0x57	; 87
    2186:	b0 e0       	ldi	r27, 0x00	; 0
    2188:	e7 e5       	ldi	r30, 0x57	; 87
    218a:	f0 e0       	ldi	r31, 0x00	; 0
    218c:	80 81       	ld	r24, Z
    218e:	8a 61       	ori	r24, 0x1A	; 26
    2190:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    2192:	e8 e8       	ldi	r30, 0x88	; 136
    2194:	f0 e0       	ldi	r31, 0x00	; 0
    2196:	11 82       	std	Z+1, r1	; 0x01
    2198:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    219a:	a6 e8       	ldi	r26, 0x86	; 134
    219c:	b0 e0       	ldi	r27, 0x00	; 0
    219e:	e9 81       	ldd	r30, Y+1	; 0x01
    21a0:	fa 81       	ldd	r31, Y+2	; 0x02
    21a2:	82 81       	ldd	r24, Z+2	; 0x02
    21a4:	93 81       	ldd	r25, Z+3	; 0x03
    21a6:	11 96       	adiw	r26, 0x01	; 1
    21a8:	9c 93       	st	X, r25
    21aa:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    21ac:	a4 e8       	ldi	r26, 0x84	; 132
    21ae:	b0 e0       	ldi	r27, 0x00	; 0
    21b0:	e9 81       	ldd	r30, Y+1	; 0x01
    21b2:	fa 81       	ldd	r31, Y+2	; 0x02
    21b4:	85 81       	ldd	r24, Z+5	; 0x05
    21b6:	96 81       	ldd	r25, Z+6	; 0x06
    21b8:	11 96       	adiw	r26, 0x01	; 1
    21ba:	9c 93       	st	X, r25
    21bc:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    21be:	a2 e8       	ldi	r26, 0x82	; 130
    21c0:	b0 e0       	ldi	r27, 0x00	; 0
    21c2:	e9 81       	ldd	r30, Y+1	; 0x01
    21c4:	fa 81       	ldd	r31, Y+2	; 0x02
    21c6:	80 85       	ldd	r24, Z+8	; 0x08
    21c8:	91 85       	ldd	r25, Z+9	; 0x09
    21ca:	11 96       	adiw	r26, 0x01	; 1
    21cc:	9c 93       	st	X, r25
    21ce:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    21d0:	ab e8       	ldi	r26, 0x8B	; 139
    21d2:	b0 e0       	ldi	r27, 0x00	; 0
    21d4:	e9 81       	ldd	r30, Y+1	; 0x01
    21d6:	fa 81       	ldd	r31, Y+2	; 0x02
    21d8:	84 81       	ldd	r24, Z+4	; 0x04
    21da:	88 2f       	mov	r24, r24
    21dc:	90 e0       	ldi	r25, 0x00	; 0
    21de:	00 24       	eor	r0, r0
    21e0:	96 95       	lsr	r25
    21e2:	87 95       	ror	r24
    21e4:	07 94       	ror	r0
    21e6:	96 95       	lsr	r25
    21e8:	87 95       	ror	r24
    21ea:	07 94       	ror	r0
    21ec:	98 2f       	mov	r25, r24
    21ee:	80 2d       	mov	r24, r0
    21f0:	28 2f       	mov	r18, r24
    21f2:	e9 81       	ldd	r30, Y+1	; 0x01
    21f4:	fa 81       	ldd	r31, Y+2	; 0x02
    21f6:	87 81       	ldd	r24, Z+7	; 0x07
    21f8:	88 2f       	mov	r24, r24
    21fa:	90 e0       	ldi	r25, 0x00	; 0
    21fc:	82 95       	swap	r24
    21fe:	92 95       	swap	r25
    2200:	90 7f       	andi	r25, 0xF0	; 240
    2202:	98 27       	eor	r25, r24
    2204:	80 7f       	andi	r24, 0xF0	; 240
    2206:	98 27       	eor	r25, r24
    2208:	28 2b       	or	r18, r24
    220a:	e9 81       	ldd	r30, Y+1	; 0x01
    220c:	fa 81       	ldd	r31, Y+2	; 0x02
    220e:	82 85       	ldd	r24, Z+10	; 0x0a
    2210:	88 2f       	mov	r24, r24
    2212:	90 e0       	ldi	r25, 0x00	; 0
    2214:	88 0f       	add	r24, r24
    2216:	99 1f       	adc	r25, r25
    2218:	88 0f       	add	r24, r24
    221a:	99 1f       	adc	r25, r25
    221c:	82 2b       	or	r24, r18
    221e:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2220:	aa e8       	ldi	r26, 0x8A	; 138
    2222:	b0 e0       	ldi	r27, 0x00	; 0
    2224:	e9 81       	ldd	r30, Y+1	; 0x01
    2226:	fa 81       	ldd	r31, Y+2	; 0x02
    2228:	80 81       	ld	r24, Z
    222a:	88 61       	ori	r24, 0x18	; 24
    222c:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    222e:	ec e8       	ldi	r30, 0x8C	; 140
    2230:	f0 e0       	ldi	r31, 0x00	; 0
    2232:	80 ee       	ldi	r24, 0xE0	; 224
    2234:	80 83       	st	Z, r24
    2236:	ef c0       	rjmp	.+478    	; 0x2416 <TIMER3_init+0x316>
	}

	/* Set TIMER3 In CTC Square Wave Mode */
	else if (Config_ptr->mode == CTC)
    2238:	e9 81       	ldd	r30, Y+1	; 0x01
    223a:	fa 81       	ldd	r31, Y+2	; 0x02
    223c:	81 81       	ldd	r24, Z+1	; 0x01
    223e:	81 30       	cpi	r24, 0x01	; 1
    2240:	09 f0       	breq	.+2      	; 0x2244 <TIMER3_init+0x144>
    2242:	6f c0       	rjmp	.+222    	; 0x2322 <TIMER3_init+0x222>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    2244:	a2 e2       	ldi	r26, 0x22	; 34
    2246:	b0 e0       	ldi	r27, 0x00	; 0
    2248:	e2 e2       	ldi	r30, 0x22	; 34
    224a:	f0 e0       	ldi	r31, 0x00	; 0
    224c:	80 81       	ld	r24, Z
    224e:	88 60       	ori	r24, 0x08	; 8
    2250:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    2252:	a2 e2       	ldi	r26, 0x22	; 34
    2254:	b0 e0       	ldi	r27, 0x00	; 0
    2256:	e2 e2       	ldi	r30, 0x22	; 34
    2258:	f0 e0       	ldi	r31, 0x00	; 0
    225a:	80 81       	ld	r24, Z
    225c:	80 61       	ori	r24, 0x10	; 16
    225e:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    2260:	a2 e2       	ldi	r26, 0x22	; 34
    2262:	b0 e0       	ldi	r27, 0x00	; 0
    2264:	e2 e2       	ldi	r30, 0x22	; 34
    2266:	f0 e0       	ldi	r31, 0x00	; 0
    2268:	80 81       	ld	r24, Z
    226a:	80 62       	ori	r24, 0x20	; 32
    226c:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    226e:	a7 e5       	ldi	r26, 0x57	; 87
    2270:	b0 e0       	ldi	r27, 0x00	; 0
    2272:	e7 e5       	ldi	r30, 0x57	; 87
    2274:	f0 e0       	ldi	r31, 0x00	; 0
    2276:	80 81       	ld	r24, Z
    2278:	8a 61       	ori	r24, 0x1A	; 26
    227a:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    227c:	e8 e8       	ldi	r30, 0x88	; 136
    227e:	f0 e0       	ldi	r31, 0x00	; 0
    2280:	11 82       	std	Z+1, r1	; 0x01
    2282:	10 82       	st	Z, r1

		/* Compare Value for Channel A */
		OCR3A = Config_ptr->OCRValue ;
    2284:	a6 e8       	ldi	r26, 0x86	; 134
    2286:	b0 e0       	ldi	r27, 0x00	; 0
    2288:	e9 81       	ldd	r30, Y+1	; 0x01
    228a:	fa 81       	ldd	r31, Y+2	; 0x02
    228c:	82 81       	ldd	r24, Z+2	; 0x02
    228e:	93 81       	ldd	r25, Z+3	; 0x03
    2290:	11 96       	adiw	r26, 0x01	; 1
    2292:	9c 93       	st	X, r25
    2294:	8e 93       	st	-X, r24
		/* Compare Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2296:	a4 e8       	ldi	r26, 0x84	; 132
    2298:	b0 e0       	ldi	r27, 0x00	; 0
    229a:	e9 81       	ldd	r30, Y+1	; 0x01
    229c:	fa 81       	ldd	r31, Y+2	; 0x02
    229e:	85 81       	ldd	r24, Z+5	; 0x05
    22a0:	96 81       	ldd	r25, Z+6	; 0x06
    22a2:	11 96       	adiw	r26, 0x01	; 1
    22a4:	9c 93       	st	X, r25
    22a6:	8e 93       	st	-X, r24
		/* Compare Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    22a8:	a2 e8       	ldi	r26, 0x82	; 130
    22aa:	b0 e0       	ldi	r27, 0x00	; 0
    22ac:	e9 81       	ldd	r30, Y+1	; 0x01
    22ae:	fa 81       	ldd	r31, Y+2	; 0x02
    22b0:	80 85       	ldd	r24, Z+8	; 0x08
    22b2:	91 85       	ldd	r25, Z+9	; 0x09
    22b4:	11 96       	adiw	r26, 0x01	; 1
    22b6:	9c 93       	st	X, r25
    22b8:	8e 93       	st	-X, r24
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 * TCCR3C => FOC3A FOC3B FOC3C
		 */

		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0) | ((Config_ptr->OC1C) << COM3C0);
    22ba:	ab e8       	ldi	r26, 0x8B	; 139
    22bc:	b0 e0       	ldi	r27, 0x00	; 0
    22be:	e9 81       	ldd	r30, Y+1	; 0x01
    22c0:	fa 81       	ldd	r31, Y+2	; 0x02
    22c2:	84 81       	ldd	r24, Z+4	; 0x04
    22c4:	88 2f       	mov	r24, r24
    22c6:	90 e0       	ldi	r25, 0x00	; 0
    22c8:	00 24       	eor	r0, r0
    22ca:	96 95       	lsr	r25
    22cc:	87 95       	ror	r24
    22ce:	07 94       	ror	r0
    22d0:	96 95       	lsr	r25
    22d2:	87 95       	ror	r24
    22d4:	07 94       	ror	r0
    22d6:	98 2f       	mov	r25, r24
    22d8:	80 2d       	mov	r24, r0
    22da:	28 2f       	mov	r18, r24
    22dc:	e9 81       	ldd	r30, Y+1	; 0x01
    22de:	fa 81       	ldd	r31, Y+2	; 0x02
    22e0:	87 81       	ldd	r24, Z+7	; 0x07
    22e2:	88 2f       	mov	r24, r24
    22e4:	90 e0       	ldi	r25, 0x00	; 0
    22e6:	82 95       	swap	r24
    22e8:	92 95       	swap	r25
    22ea:	90 7f       	andi	r25, 0xF0	; 240
    22ec:	98 27       	eor	r25, r24
    22ee:	80 7f       	andi	r24, 0xF0	; 240
    22f0:	98 27       	eor	r25, r24
    22f2:	28 2b       	or	r18, r24
    22f4:	e9 81       	ldd	r30, Y+1	; 0x01
    22f6:	fa 81       	ldd	r31, Y+2	; 0x02
    22f8:	82 85       	ldd	r24, Z+10	; 0x0a
    22fa:	88 2f       	mov	r24, r24
    22fc:	90 e0       	ldi	r25, 0x00	; 0
    22fe:	88 0f       	add	r24, r24
    2300:	99 1f       	adc	r25, r25
    2302:	88 0f       	add	r24, r24
    2304:	99 1f       	adc	r25, r25
    2306:	82 2b       	or	r24, r18
    2308:	8c 93       	st	X, r24
		TCCR3B = (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    230a:	aa e8       	ldi	r26, 0x8A	; 138
    230c:	b0 e0       	ldi	r27, 0x00	; 0
    230e:	e9 81       	ldd	r30, Y+1	; 0x01
    2310:	fa 81       	ldd	r31, Y+2	; 0x02
    2312:	80 81       	ld	r24, Z
    2314:	88 60       	ori	r24, 0x08	; 8
    2316:	8c 93       	st	X, r24
		TCCR3C = (1<<FOC3A) | (1<<FOC3B) | (1<<FOC3C);
    2318:	ec e8       	ldi	r30, 0x8C	; 140
    231a:	f0 e0       	ldi	r31, 0x00	; 0
    231c:	80 ee       	ldi	r24, 0xE0	; 224
    231e:	80 83       	st	Z, r24
    2320:	7a c0       	rjmp	.+244    	; 0x2416 <TIMER3_init+0x316>
	}

	/* Set TIMER1 In PWM Mode with Duty Cycle */
	else if (Config_ptr->mode == PWM)
    2322:	e9 81       	ldd	r30, Y+1	; 0x01
    2324:	fa 81       	ldd	r31, Y+2	; 0x02
    2326:	81 81       	ldd	r24, Z+1	; 0x01
    2328:	83 30       	cpi	r24, 0x03	; 3
    232a:	09 f0       	breq	.+2      	; 0x232e <TIMER3_init+0x22e>
    232c:	74 c0       	rjmp	.+232    	; 0x2416 <TIMER3_init+0x316>
	{
		/* Set pin PE3/OC3A as output pin */
		SET_BIT (DDRE,PE3);
    232e:	a2 e2       	ldi	r26, 0x22	; 34
    2330:	b0 e0       	ldi	r27, 0x00	; 0
    2332:	e2 e2       	ldi	r30, 0x22	; 34
    2334:	f0 e0       	ldi	r31, 0x00	; 0
    2336:	80 81       	ld	r24, Z
    2338:	88 60       	ori	r24, 0x08	; 8
    233a:	8c 93       	st	X, r24
		/* Set pin PE4/OC3B/INT4 as output pin */
		SET_BIT (DDRE,PE4);
    233c:	a2 e2       	ldi	r26, 0x22	; 34
    233e:	b0 e0       	ldi	r27, 0x00	; 0
    2340:	e2 e2       	ldi	r30, 0x22	; 34
    2342:	f0 e0       	ldi	r31, 0x00	; 0
    2344:	80 81       	ld	r24, Z
    2346:	80 61       	ori	r24, 0x10	; 16
    2348:	8c 93       	st	X, r24
		/* Set pin PE5/OC3C/INT5 as output pin */
		SET_BIT (DDRE,PE5);
    234a:	a2 e2       	ldi	r26, 0x22	; 34
    234c:	b0 e0       	ldi	r27, 0x00	; 0
    234e:	e2 e2       	ldi	r30, 0x22	; 34
    2350:	f0 e0       	ldi	r31, 0x00	; 0
    2352:	80 81       	ld	r24, Z
    2354:	80 62       	ori	r24, 0x20	; 32
    2356:	8c 93       	st	X, r24

		/* Channels interrupt Enable */
		TIMSK |= (1<<OCIE3A) | (1<<OCIE3B) | (1<<OCIE3C);
    2358:	a7 e5       	ldi	r26, 0x57	; 87
    235a:	b0 e0       	ldi	r27, 0x00	; 0
    235c:	e7 e5       	ldi	r30, 0x57	; 87
    235e:	f0 e0       	ldi	r31, 0x00	; 0
    2360:	80 81       	ld	r24, Z
    2362:	8a 61       	ori	r24, 0x1A	; 26
    2364:	8c 93       	st	X, r24

		/* Initial Value of The Timer TCNT*/
		TCNT3 = 0 ;
    2366:	e8 e8       	ldi	r30, 0x88	; 136
    2368:	f0 e0       	ldi	r31, 0x00	; 0
    236a:	11 82       	std	Z+1, r1	; 0x01
    236c:	10 82       	st	Z, r1

		/* Duty Cycle Value for Channel A */
		OCR3A = Config_ptr->OCRValue;
    236e:	a6 e8       	ldi	r26, 0x86	; 134
    2370:	b0 e0       	ldi	r27, 0x00	; 0
    2372:	e9 81       	ldd	r30, Y+1	; 0x01
    2374:	fa 81       	ldd	r31, Y+2	; 0x02
    2376:	82 81       	ldd	r24, Z+2	; 0x02
    2378:	93 81       	ldd	r25, Z+3	; 0x03
    237a:	11 96       	adiw	r26, 0x01	; 1
    237c:	9c 93       	st	X, r25
    237e:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel B */
		OCR3B = Config_ptr->OCR1BValue;
    2380:	a4 e8       	ldi	r26, 0x84	; 132
    2382:	b0 e0       	ldi	r27, 0x00	; 0
    2384:	e9 81       	ldd	r30, Y+1	; 0x01
    2386:	fa 81       	ldd	r31, Y+2	; 0x02
    2388:	85 81       	ldd	r24, Z+5	; 0x05
    238a:	96 81       	ldd	r25, Z+6	; 0x06
    238c:	11 96       	adiw	r26, 0x01	; 1
    238e:	9c 93       	st	X, r25
    2390:	8e 93       	st	-X, r24
		/* Duty Cycle Value for Channel C */
		OCR3C = Config_ptr->OCR1CValue;
    2392:	a2 e8       	ldi	r26, 0x82	; 130
    2394:	b0 e0       	ldi	r27, 0x00	; 0
    2396:	e9 81       	ldd	r30, Y+1	; 0x01
    2398:	fa 81       	ldd	r31, Y+2	; 0x02
    239a:	80 85       	ldd	r24, Z+8	; 0x08
    239c:	91 85       	ldd	r25, Z+9	; 0x09
    239e:	11 96       	adiw	r26, 0x01	; 1
    23a0:	9c 93       	st	X, r25
    23a2:	8e 93       	st	-X, r24

		/* using ICR1 as Top Value for Duty Cycle for all Channels
		 * Duty Cycle for PWM Mode = OCR1x/ICR1 */
		ICR3 = Config_ptr->ICR1Value;
    23a4:	a0 e8       	ldi	r26, 0x80	; 128
    23a6:	b0 e0       	ldi	r27, 0x00	; 0
    23a8:	e9 81       	ldd	r30, Y+1	; 0x01
    23aa:	fa 81       	ldd	r31, Y+2	; 0x02
    23ac:	83 85       	ldd	r24, Z+11	; 0x0b
    23ae:	94 85       	ldd	r25, Z+12	; 0x0c
    23b0:	11 96       	adiw	r26, 0x01	; 1
    23b2:	9c 93       	st	X, r25
    23b4:	8e 93       	st	-X, r24
		 * 4. clock 		=> CS32 & CS31 & CS30
		 * TCCR3A => COM3A1 COM3A0 COM3B1 COM3B0 COM3C1 COM3C0 WGM31 WGM30
		 * TCCR3B => ICNC3 ICES3  WGM33 WGM32 CS32 CS31 CS30
		 *
		 */
		TCCR3A = ((Config_ptr->OC) << COM3A0) | ((Config_ptr->OC1B) << COM3B0)
    23b6:	ab e8       	ldi	r26, 0x8B	; 139
    23b8:	b0 e0       	ldi	r27, 0x00	; 0
    23ba:	e9 81       	ldd	r30, Y+1	; 0x01
    23bc:	fa 81       	ldd	r31, Y+2	; 0x02
    23be:	84 81       	ldd	r24, Z+4	; 0x04
    23c0:	88 2f       	mov	r24, r24
    23c2:	90 e0       	ldi	r25, 0x00	; 0
    23c4:	00 24       	eor	r0, r0
    23c6:	96 95       	lsr	r25
    23c8:	87 95       	ror	r24
    23ca:	07 94       	ror	r0
    23cc:	96 95       	lsr	r25
    23ce:	87 95       	ror	r24
    23d0:	07 94       	ror	r0
    23d2:	98 2f       	mov	r25, r24
    23d4:	80 2d       	mov	r24, r0
    23d6:	28 2f       	mov	r18, r24
    23d8:	e9 81       	ldd	r30, Y+1	; 0x01
    23da:	fa 81       	ldd	r31, Y+2	; 0x02
    23dc:	87 81       	ldd	r24, Z+7	; 0x07
    23de:	88 2f       	mov	r24, r24
    23e0:	90 e0       	ldi	r25, 0x00	; 0
    23e2:	82 95       	swap	r24
    23e4:	92 95       	swap	r25
    23e6:	90 7f       	andi	r25, 0xF0	; 240
    23e8:	98 27       	eor	r25, r24
    23ea:	80 7f       	andi	r24, 0xF0	; 240
    23ec:	98 27       	eor	r25, r24
    23ee:	28 2b       	or	r18, r24
    23f0:	e9 81       	ldd	r30, Y+1	; 0x01
    23f2:	fa 81       	ldd	r31, Y+2	; 0x02
    23f4:	82 85       	ldd	r24, Z+10	; 0x0a
    23f6:	88 2f       	mov	r24, r24
    23f8:	90 e0       	ldi	r25, 0x00	; 0
    23fa:	88 0f       	add	r24, r24
    23fc:	99 1f       	adc	r25, r25
    23fe:	88 0f       	add	r24, r24
    2400:	99 1f       	adc	r25, r25
    2402:	82 2b       	or	r24, r18
    2404:	82 60       	ori	r24, 0x02	; 2
    2406:	8c 93       	st	X, r24
				|((Config_ptr->OC1C) << COM3C0) | (1<<WGM31);

		TCCR3B = (1<<WGM33) | (1<<WGM32) | ((Config_ptr->clock) << CS30) ;
    2408:	aa e8       	ldi	r26, 0x8A	; 138
    240a:	b0 e0       	ldi	r27, 0x00	; 0
    240c:	e9 81       	ldd	r30, Y+1	; 0x01
    240e:	fa 81       	ldd	r31, Y+2	; 0x02
    2410:	80 81       	ld	r24, Z
    2412:	88 61       	ori	r24, 0x18	; 24
    2414:	8c 93       	st	X, r24
	}
}
    2416:	0f 90       	pop	r0
    2418:	0f 90       	pop	r0
    241a:	cf 91       	pop	r28
    241c:	df 91       	pop	r29
    241e:	08 95       	ret

00002420 <TIMER3_resetTimer>:
/*
 * Description: Function to clear the TIMER1 Value to start count from ZERO
 */
void TIMER3_resetTimer(void)
{
    2420:	df 93       	push	r29
    2422:	cf 93       	push	r28
    2424:	cd b7       	in	r28, 0x3d	; 61
    2426:	de b7       	in	r29, 0x3e	; 62
	TCNT3 = 0;
    2428:	e8 e8       	ldi	r30, 0x88	; 136
    242a:	f0 e0       	ldi	r31, 0x00	; 0
    242c:	11 82       	std	Z+1, r1	; 0x01
    242e:	10 82       	st	Z, r1
}
    2430:	cf 91       	pop	r28
    2432:	df 91       	pop	r29
    2434:	08 95       	ret

00002436 <TIMER3_stopTimer>:
 * Description: Function to Stop the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_stopTimer(void)
{
    2436:	df 93       	push	r29
    2438:	cf 93       	push	r28
    243a:	cd b7       	in	r28, 0x3d	; 61
    243c:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    243e:	aa e8       	ldi	r26, 0x8A	; 138
    2440:	b0 e0       	ldi	r27, 0x00	; 0
    2442:	ea e8       	ldi	r30, 0x8A	; 138
    2444:	f0 e0       	ldi	r31, 0x00	; 0
    2446:	80 81       	ld	r24, Z
    2448:	88 7f       	andi	r24, 0xF8	; 248
    244a:	8c 93       	st	X, r24
}
    244c:	cf 91       	pop	r28
    244e:	df 91       	pop	r29
    2450:	08 95       	ret

00002452 <TIMER3_restartTimer>:
 * Description: Function to Restart the TIMER1
 * CLEAR CS12 CS11 CS10
 * TCCR1B => ICNC1 ICES1  WGM13 WGM12 CS12 CS11 CS10
 */
void TIMER3_restartTimer(void)
{
    2452:	df 93       	push	r29
    2454:	cf 93       	push	r28
    2456:	cd b7       	in	r28, 0x3d	; 61
    2458:	de b7       	in	r29, 0x3e	; 62
	/* Clear Clock Bits */
	TCCR3B &= 0xF8 ;
    245a:	aa e8       	ldi	r26, 0x8A	; 138
    245c:	b0 e0       	ldi	r27, 0x00	; 0
    245e:	ea e8       	ldi	r30, 0x8A	; 138
    2460:	f0 e0       	ldi	r31, 0x00	; 0
    2462:	80 81       	ld	r24, Z
    2464:	88 7f       	andi	r24, 0xF8	; 248
    2466:	8c 93       	st	X, r24

	/* Set Clock Bits */
	TCCR3B |= ( g_T3clock << CS30) ;
    2468:	aa e8       	ldi	r26, 0x8A	; 138
    246a:	b0 e0       	ldi	r27, 0x00	; 0
    246c:	ea e8       	ldi	r30, 0x8A	; 138
    246e:	f0 e0       	ldi	r31, 0x00	; 0
    2470:	90 81       	ld	r25, Z
    2472:	80 91 91 02 	lds	r24, 0x0291
    2476:	89 2b       	or	r24, r25
    2478:	8c 93       	st	X, r24
}
    247a:	cf 91       	pop	r28
    247c:	df 91       	pop	r29
    247e:	08 95       	ret

00002480 <TIMER3_Ticks>:
/*
 * Description: Function to Change Ticks (Compare Value) of Timer
 * 				using also to Change Duty Cycle in PWM Mode
 */
void TIMER3_Ticks(const uint16 Ticks3A, const uint16 Ticks3B)
{
    2480:	df 93       	push	r29
    2482:	cf 93       	push	r28
    2484:	00 d0       	rcall	.+0      	; 0x2486 <TIMER3_Ticks+0x6>
    2486:	00 d0       	rcall	.+0      	; 0x2488 <TIMER3_Ticks+0x8>
    2488:	cd b7       	in	r28, 0x3d	; 61
    248a:	de b7       	in	r29, 0x3e	; 62
    248c:	9a 83       	std	Y+2, r25	; 0x02
    248e:	89 83       	std	Y+1, r24	; 0x01
    2490:	7c 83       	std	Y+4, r23	; 0x04
    2492:	6b 83       	std	Y+3, r22	; 0x03
	OCR3A = Ticks3A;
    2494:	e6 e8       	ldi	r30, 0x86	; 134
    2496:	f0 e0       	ldi	r31, 0x00	; 0
    2498:	89 81       	ldd	r24, Y+1	; 0x01
    249a:	9a 81       	ldd	r25, Y+2	; 0x02
    249c:	91 83       	std	Z+1, r25	; 0x01
    249e:	80 83       	st	Z, r24
	OCR3B = Ticks3B;
    24a0:	e4 e8       	ldi	r30, 0x84	; 132
    24a2:	f0 e0       	ldi	r31, 0x00	; 0
    24a4:	8b 81       	ldd	r24, Y+3	; 0x03
    24a6:	9c 81       	ldd	r25, Y+4	; 0x04
    24a8:	91 83       	std	Z+1, r25	; 0x01
    24aa:	80 83       	st	Z, r24
}
    24ac:	0f 90       	pop	r0
    24ae:	0f 90       	pop	r0
    24b0:	0f 90       	pop	r0
    24b2:	0f 90       	pop	r0
    24b4:	cf 91       	pop	r28
    24b6:	df 91       	pop	r29
    24b8:	08 95       	ret

000024ba <TIMER3_setCallBack>:

/*
 * Description: Function to set the Call Back function address for TIMER2 .
 */
void TIMER3_setCallBack(void(*a_ptr)(void))
{
    24ba:	df 93       	push	r29
    24bc:	cf 93       	push	r28
    24be:	00 d0       	rcall	.+0      	; 0x24c0 <TIMER3_setCallBack+0x6>
    24c0:	cd b7       	in	r28, 0x3d	; 61
    24c2:	de b7       	in	r29, 0x3e	; 62
    24c4:	9a 83       	std	Y+2, r25	; 0x02
    24c6:	89 83       	std	Y+1, r24	; 0x01
	/* Save the address of the Call back function in a global variable */
	g_TIMER3_callBackPtr = a_ptr;
    24c8:	89 81       	ldd	r24, Y+1	; 0x01
    24ca:	9a 81       	ldd	r25, Y+2	; 0x02
    24cc:	90 93 8d 02 	sts	0x028D, r25
    24d0:	80 93 8c 02 	sts	0x028C, r24
}
    24d4:	0f 90       	pop	r0
    24d6:	0f 90       	pop	r0
    24d8:	cf 91       	pop	r28
    24da:	df 91       	pop	r29
    24dc:	08 95       	ret

000024de <TIMER3_deinit>:

         /*------------------- Description --------------------
           Function to cancel the initializations of the timer
          ----------------------------------------------------*/
void TIMER3_deinit (void)
{
    24de:	df 93       	push	r29
    24e0:	cf 93       	push	r28
    24e2:	cd b7       	in	r28, 0x3d	; 61
    24e4:	de b7       	in	r29, 0x3e	; 62
	TCCR1A = 0x00;
    24e6:	ef e4       	ldi	r30, 0x4F	; 79
    24e8:	f0 e0       	ldi	r31, 0x00	; 0
    24ea:	10 82       	st	Z, r1
	TCCR1B = 0x00;
    24ec:	ee e4       	ldi	r30, 0x4E	; 78
    24ee:	f0 e0       	ldi	r31, 0x00	; 0
    24f0:	10 82       	st	Z, r1
	TCCR1C = 0x00;
    24f2:	ea e7       	ldi	r30, 0x7A	; 122
    24f4:	f0 e0       	ldi	r31, 0x00	; 0
    24f6:	10 82       	st	Z, r1
}
    24f8:	cf 91       	pop	r28
    24fa:	df 91       	pop	r29
    24fc:	08 95       	ret

000024fe <UART0_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART0_init (const UART_ConfigType *config_ptr)
{
    24fe:	0f 93       	push	r16
    2500:	1f 93       	push	r17
    2502:	df 93       	push	r29
    2504:	cf 93       	push	r28
    2506:	00 d0       	rcall	.+0      	; 0x2508 <UART0_init+0xa>
    2508:	cd b7       	in	r28, 0x3d	; 61
    250a:	de b7       	in	r29, 0x3e	; 62
    250c:	9a 83       	std	Y+2, r25	; 0x02
    250e:	89 83       	std	Y+1, r24	; 0x01
	/* U2X0 = 1 for double transmission speed for Asynchronous */
	UCSR0A = (1<<U2X0);
    2510:	eb e2       	ldi	r30, 0x2B	; 43
    2512:	f0 e0       	ldi	r31, 0x00	; 0
    2514:	82 e0       	ldi	r24, 0x02	; 2
    2516:	80 83       	st	Z, r24
	 - UDRIE0 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN0  = 1 Receiver Enable
	 - TXEN0  = 1 Transmitter Enable
	 - UCSZ02 & RXB80 & TXB80 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR0B = (1<<RXEN0) | (1<<TXEN0);
    2518:	ea e2       	ldi	r30, 0x2A	; 42
    251a:	f0 e0       	ldi	r31, 0x00	; 0
    251c:	88 e1       	ldi	r24, 0x18	; 24
    251e:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2520:	e9 81       	ldd	r30, Y+1	; 0x01
    2522:	fa 81       	ldd	r31, Y+2	; 0x02
    2524:	82 81       	ldd	r24, Z+2	; 0x02
    2526:	87 30       	cpi	r24, 0x07	; 7
    2528:	39 f4       	brne	.+14     	; 0x2538 <UART0_init+0x3a>
	{
	UCSR0B |= (1<<UCSZ02) | (1<<RXB80) | (1<<TXB80);
    252a:	aa e2       	ldi	r26, 0x2A	; 42
    252c:	b0 e0       	ldi	r27, 0x00	; 0
    252e:	ea e2       	ldi	r30, 0x2A	; 42
    2530:	f0 e0       	ldi	r31, 0x00	; 0
    2532:	80 81       	ld	r24, Z
    2534:	87 60       	ori	r24, 0x07	; 7
    2536:	8c 93       	st	X, r24
	 - UPM01:0    Parity Mode Selected
	 - USB0S      Stop Bit Selected
	 - UCPOL0   = 0 (Used with the Synchronous operation only)
	 - UCSZ01:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM00) |
    2538:	a5 e9       	ldi	r26, 0x95	; 149
    253a:	b0 e0       	ldi	r27, 0x00	; 0
    253c:	e9 81       	ldd	r30, Y+1	; 0x01
    253e:	fa 81       	ldd	r31, Y+2	; 0x02
    2540:	80 81       	ld	r24, Z
    2542:	88 2f       	mov	r24, r24
    2544:	90 e0       	ldi	r25, 0x00	; 0
    2546:	82 95       	swap	r24
    2548:	92 95       	swap	r25
    254a:	90 7f       	andi	r25, 0xF0	; 240
    254c:	98 27       	eor	r25, r24
    254e:	80 7f       	andi	r24, 0xF0	; 240
    2550:	98 27       	eor	r25, r24
    2552:	28 2f       	mov	r18, r24
    2554:	e9 81       	ldd	r30, Y+1	; 0x01
    2556:	fa 81       	ldd	r31, Y+2	; 0x02
    2558:	81 81       	ldd	r24, Z+1	; 0x01
    255a:	88 2f       	mov	r24, r24
    255c:	90 e0       	ldi	r25, 0x00	; 0
    255e:	88 0f       	add	r24, r24
    2560:	99 1f       	adc	r25, r25
    2562:	88 0f       	add	r24, r24
    2564:	99 1f       	adc	r25, r25
    2566:	88 0f       	add	r24, r24
    2568:	99 1f       	adc	r25, r25
    256a:	28 2b       	or	r18, r24
    256c:	e9 81       	ldd	r30, Y+1	; 0x01
    256e:	fa 81       	ldd	r31, Y+2	; 0x02
    2570:	82 81       	ldd	r24, Z+2	; 0x02
    2572:	88 2f       	mov	r24, r24
    2574:	90 e0       	ldi	r25, 0x00	; 0
    2576:	83 70       	andi	r24, 0x03	; 3
    2578:	90 70       	andi	r25, 0x00	; 0
    257a:	88 0f       	add	r24, r24
    257c:	99 1f       	adc	r25, r25
    257e:	82 2b       	or	r24, r18
    2580:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR0L for the least 8-bits
	 - UBBR0H for the most 4-bits
	 */
	UBRR0L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2582:	09 e2       	ldi	r16, 0x29	; 41
    2584:	10 e0       	ldi	r17, 0x00	; 0
    2586:	e9 81       	ldd	r30, Y+1	; 0x01
    2588:	fa 81       	ldd	r31, Y+2	; 0x02
    258a:	83 81       	ldd	r24, Z+3	; 0x03
    258c:	94 81       	ldd	r25, Z+4	; 0x04
    258e:	a5 81       	ldd	r26, Z+5	; 0x05
    2590:	b6 81       	ldd	r27, Z+6	; 0x06
    2592:	88 0f       	add	r24, r24
    2594:	99 1f       	adc	r25, r25
    2596:	aa 1f       	adc	r26, r26
    2598:	bb 1f       	adc	r27, r27
    259a:	88 0f       	add	r24, r24
    259c:	99 1f       	adc	r25, r25
    259e:	aa 1f       	adc	r26, r26
    25a0:	bb 1f       	adc	r27, r27
    25a2:	88 0f       	add	r24, r24
    25a4:	99 1f       	adc	r25, r25
    25a6:	aa 1f       	adc	r26, r26
    25a8:	bb 1f       	adc	r27, r27
    25aa:	9c 01       	movw	r18, r24
    25ac:	ad 01       	movw	r20, r26
    25ae:	80 e0       	ldi	r24, 0x00	; 0
    25b0:	92 e1       	ldi	r25, 0x12	; 18
    25b2:	aa e7       	ldi	r26, 0x7A	; 122
    25b4:	b0 e0       	ldi	r27, 0x00	; 0
    25b6:	bc 01       	movw	r22, r24
    25b8:	cd 01       	movw	r24, r26
    25ba:	0e 94 6f 14 	call	0x28de	; 0x28de <__udivmodsi4>
    25be:	da 01       	movw	r26, r20
    25c0:	c9 01       	movw	r24, r18
    25c2:	81 50       	subi	r24, 0x01	; 1
    25c4:	f8 01       	movw	r30, r16
    25c6:	80 83       	st	Z, r24
	UBRR0H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    25c8:	00 e9       	ldi	r16, 0x90	; 144
    25ca:	10 e0       	ldi	r17, 0x00	; 0
    25cc:	e9 81       	ldd	r30, Y+1	; 0x01
    25ce:	fa 81       	ldd	r31, Y+2	; 0x02
    25d0:	83 81       	ldd	r24, Z+3	; 0x03
    25d2:	94 81       	ldd	r25, Z+4	; 0x04
    25d4:	a5 81       	ldd	r26, Z+5	; 0x05
    25d6:	b6 81       	ldd	r27, Z+6	; 0x06
    25d8:	88 0f       	add	r24, r24
    25da:	99 1f       	adc	r25, r25
    25dc:	aa 1f       	adc	r26, r26
    25de:	bb 1f       	adc	r27, r27
    25e0:	88 0f       	add	r24, r24
    25e2:	99 1f       	adc	r25, r25
    25e4:	aa 1f       	adc	r26, r26
    25e6:	bb 1f       	adc	r27, r27
    25e8:	88 0f       	add	r24, r24
    25ea:	99 1f       	adc	r25, r25
    25ec:	aa 1f       	adc	r26, r26
    25ee:	bb 1f       	adc	r27, r27
    25f0:	9c 01       	movw	r18, r24
    25f2:	ad 01       	movw	r20, r26
    25f4:	80 e0       	ldi	r24, 0x00	; 0
    25f6:	92 e1       	ldi	r25, 0x12	; 18
    25f8:	aa e7       	ldi	r26, 0x7A	; 122
    25fa:	b0 e0       	ldi	r27, 0x00	; 0
    25fc:	bc 01       	movw	r22, r24
    25fe:	cd 01       	movw	r24, r26
    2600:	0e 94 6f 14 	call	0x28de	; 0x28de <__udivmodsi4>
    2604:	da 01       	movw	r26, r20
    2606:	c9 01       	movw	r24, r18
    2608:	01 97       	sbiw	r24, 0x01	; 1
    260a:	a1 09       	sbc	r26, r1
    260c:	b1 09       	sbc	r27, r1
    260e:	89 2f       	mov	r24, r25
    2610:	9a 2f       	mov	r25, r26
    2612:	ab 2f       	mov	r26, r27
    2614:	bb 27       	eor	r27, r27
    2616:	f8 01       	movw	r30, r16
    2618:	80 83       	st	Z, r24
}
    261a:	0f 90       	pop	r0
    261c:	0f 90       	pop	r0
    261e:	cf 91       	pop	r28
    2620:	df 91       	pop	r29
    2622:	1f 91       	pop	r17
    2624:	0f 91       	pop	r16
    2626:	08 95       	ret

00002628 <UART0_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART0_sendByte (const uint8 data)
{
    2628:	df 93       	push	r29
    262a:	cf 93       	push	r28
    262c:	0f 92       	push	r0
    262e:	cd b7       	in	r28, 0x3d	; 61
    2630:	de b7       	in	r29, 0x3e	; 62
    2632:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE0 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,UDRE0)){}
    2634:	eb e2       	ldi	r30, 0x2B	; 43
    2636:	f0 e0       	ldi	r31, 0x00	; 0
    2638:	80 81       	ld	r24, Z
    263a:	88 2f       	mov	r24, r24
    263c:	90 e0       	ldi	r25, 0x00	; 0
    263e:	80 72       	andi	r24, 0x20	; 32
    2640:	90 70       	andi	r25, 0x00	; 0
    2642:	00 97       	sbiw	r24, 0x00	; 0
    2644:	b9 f3       	breq	.-18     	; 0x2634 <UART0_sendByte+0xc>
	/* Write data into UDR register */
	UDR0 = data;
    2646:	ec e2       	ldi	r30, 0x2C	; 44
    2648:	f0 e0       	ldi	r31, 0x00	; 0
    264a:	89 81       	ldd	r24, Y+1	; 0x01
    264c:	80 83       	st	Z, r24
}
    264e:	0f 90       	pop	r0
    2650:	cf 91       	pop	r28
    2652:	df 91       	pop	r29
    2654:	08 95       	ret

00002656 <UART0_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART0_receiveByte (void)
{
    2656:	df 93       	push	r29
    2658:	cf 93       	push	r28
    265a:	cd b7       	in	r28, 0x3d	; 61
    265c:	de b7       	in	r29, 0x3e	; 62
	/* RXC0 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR0A,RXC0)){}
    265e:	eb e2       	ldi	r30, 0x2B	; 43
    2660:	f0 e0       	ldi	r31, 0x00	; 0
    2662:	80 81       	ld	r24, Z
    2664:	88 23       	and	r24, r24
    2666:	dc f7       	brge	.-10     	; 0x265e <UART0_receiveByte+0x8>
	/* return data from UDR register */
	return UDR0;
    2668:	ec e2       	ldi	r30, 0x2C	; 44
    266a:	f0 e0       	ldi	r31, 0x00	; 0
    266c:	80 81       	ld	r24, Z
}
    266e:	cf 91       	pop	r28
    2670:	df 91       	pop	r29
    2672:	08 95       	ret

00002674 <UART0_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
    2674:	df 93       	push	r29
    2676:	cf 93       	push	r28
    2678:	00 d0       	rcall	.+0      	; 0x267a <UART0_sendString+0x6>
    267a:	cd b7       	in	r28, 0x3d	; 61
    267c:	de b7       	in	r29, 0x3e	; 62
    267e:	9a 83       	std	Y+2, r25	; 0x02
    2680:	89 83       	std	Y+1, r24	; 0x01
    2682:	0a c0       	rjmp	.+20     	; 0x2698 <UART0_sendString+0x24>
	while (*str != '\0')
	{
		UART0_sendByte(*str);
    2684:	e9 81       	ldd	r30, Y+1	; 0x01
    2686:	fa 81       	ldd	r31, Y+2	; 0x02
    2688:	80 81       	ld	r24, Z
    268a:	0e 94 14 13 	call	0x2628	; 0x2628 <UART0_sendByte>
		str++;
    268e:	89 81       	ldd	r24, Y+1	; 0x01
    2690:	9a 81       	ldd	r25, Y+2	; 0x02
    2692:	01 96       	adiw	r24, 0x01	; 1
    2694:	9a 83       	std	Y+2, r25	; 0x02
    2696:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART0_sendString (const uint8 *str)
{
	while (*str != '\0')
    2698:	e9 81       	ldd	r30, Y+1	; 0x01
    269a:	fa 81       	ldd	r31, Y+2	; 0x02
    269c:	80 81       	ld	r24, Z
    269e:	88 23       	and	r24, r24
    26a0:	89 f7       	brne	.-30     	; 0x2684 <UART0_sendString+0x10>
	{
		UART0_sendByte(*str);
		str++;
	}
}
    26a2:	0f 90       	pop	r0
    26a4:	0f 90       	pop	r0
    26a6:	cf 91       	pop	r28
    26a8:	df 91       	pop	r29
    26aa:	08 95       	ret

000026ac <UART0_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
    26ac:	df 93       	push	r29
    26ae:	cf 93       	push	r28
    26b0:	00 d0       	rcall	.+0      	; 0x26b2 <UART0_receiveString+0x6>
    26b2:	cd b7       	in	r28, 0x3d	; 61
    26b4:	de b7       	in	r29, 0x3e	; 62
    26b6:	9a 83       	std	Y+2, r25	; 0x02
    26b8:	89 83       	std	Y+1, r24	; 0x01
	str = UART0_receiveByte;
    26ba:	8b e2       	ldi	r24, 0x2B	; 43
    26bc:	93 e1       	ldi	r25, 0x13	; 19
    26be:	9a 83       	std	Y+2, r25	; 0x02
    26c0:	89 83       	std	Y+1, r24	; 0x01
    26c2:	09 c0       	rjmp	.+18     	; 0x26d6 <UART0_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    26c4:	89 81       	ldd	r24, Y+1	; 0x01
    26c6:	9a 81       	ldd	r25, Y+2	; 0x02
    26c8:	01 96       	adiw	r24, 0x01	; 1
    26ca:	9a 83       	std	Y+2, r25	; 0x02
    26cc:	89 83       	std	Y+1, r24	; 0x01
		str = UART0_receiveByte;
    26ce:	8b e2       	ldi	r24, 0x2B	; 43
    26d0:	93 e1       	ldi	r25, 0x13	; 19
    26d2:	9a 83       	std	Y+2, r25	; 0x02
    26d4:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART0_receiveString (uint8 *str)
{
	str = UART0_receiveByte;
	while (*str != '#')
    26d6:	e9 81       	ldd	r30, Y+1	; 0x01
    26d8:	fa 81       	ldd	r31, Y+2	; 0x02
    26da:	80 81       	ld	r24, Z
    26dc:	83 32       	cpi	r24, 0x23	; 35
    26de:	91 f7       	brne	.-28     	; 0x26c4 <UART0_receiveString+0x18>
	{
		str++;
		str = UART0_receiveByte;
	}
	str = '\0';
    26e0:	1a 82       	std	Y+2, r1	; 0x02
    26e2:	19 82       	std	Y+1, r1	; 0x01
}
    26e4:	0f 90       	pop	r0
    26e6:	0f 90       	pop	r0
    26e8:	cf 91       	pop	r28
    26ea:	df 91       	pop	r29
    26ec:	08 95       	ret

000026ee <UART1_init>:
          -  2. Select stop bit.
          -  3. Select data size.
          -  4. Set baud rate.
          ----------------------------------------------------*/
void UART1_init (const UART_ConfigType *config_ptr)
{
    26ee:	0f 93       	push	r16
    26f0:	1f 93       	push	r17
    26f2:	df 93       	push	r29
    26f4:	cf 93       	push	r28
    26f6:	00 d0       	rcall	.+0      	; 0x26f8 <UART1_init+0xa>
    26f8:	cd b7       	in	r28, 0x3d	; 61
    26fa:	de b7       	in	r29, 0x3e	; 62
    26fc:	9a 83       	std	Y+2, r25	; 0x02
    26fe:	89 83       	std	Y+1, r24	; 0x01
	/* U2X1 = 1 for double transmission speed for Asynchronous */
	UCSR1A = (1<<U2X1);
    2700:	eb e9       	ldi	r30, 0x9B	; 155
    2702:	f0 e0       	ldi	r31, 0x00	; 0
    2704:	82 e0       	ldi	r24, 0x02	; 2
    2706:	80 83       	st	Z, r24
	 - UDRIE1 = 0 Disable Data Register Empty Interrupt Enable
	 - RXEN1  = 1 Receiver Enable
	 - TXEN1  = 1 Transmitter Enable
	 - UCSZ12 & RXB81 & TXB81 Used for 9-bit data mode
     ----------------------------------------------------------*/
	UCSR1B = (1<<RXEN1) | (1<<TXEN1);
    2708:	ea e9       	ldi	r30, 0x9A	; 154
    270a:	f0 e0       	ldi	r31, 0x00	; 0
    270c:	88 e1       	ldi	r24, 0x18	; 24
    270e:	80 83       	st	Z, r24

	if ((config_ptr -> data_size) == 7)
    2710:	e9 81       	ldd	r30, Y+1	; 0x01
    2712:	fa 81       	ldd	r31, Y+2	; 0x02
    2714:	82 81       	ldd	r24, Z+2	; 0x02
    2716:	87 30       	cpi	r24, 0x07	; 7
    2718:	39 f4       	brne	.+14     	; 0x2728 <UART1_init+0x3a>
	{
	UCSR1B |= (1<<UCSZ12) | (1<<RXB81) | (1<<TXB81);
    271a:	aa e9       	ldi	r26, 0x9A	; 154
    271c:	b0 e0       	ldi	r27, 0x00	; 0
    271e:	ea e9       	ldi	r30, 0x9A	; 154
    2720:	f0 e0       	ldi	r31, 0x00	; 0
    2722:	80 81       	ld	r24, Z
    2724:	87 60       	ori	r24, 0x07	; 7
    2726:	8c 93       	st	X, r24
	 - UPM11:0    Parity Mode Selected
	 - USB1S      Stop Bit Selected
	 - UCPOL1   = 0 (Used with the Synchronous operation only)
	 - UCSZ11:0   Data Size Selected
     ----------------------------------------------------------*/
	UCSR0C = ((config_ptr -> parity_mode)  <<UPM10) |
    2728:	a5 e9       	ldi	r26, 0x95	; 149
    272a:	b0 e0       	ldi	r27, 0x00	; 0
    272c:	e9 81       	ldd	r30, Y+1	; 0x01
    272e:	fa 81       	ldd	r31, Y+2	; 0x02
    2730:	80 81       	ld	r24, Z
    2732:	88 2f       	mov	r24, r24
    2734:	90 e0       	ldi	r25, 0x00	; 0
    2736:	82 95       	swap	r24
    2738:	92 95       	swap	r25
    273a:	90 7f       	andi	r25, 0xF0	; 240
    273c:	98 27       	eor	r25, r24
    273e:	80 7f       	andi	r24, 0xF0	; 240
    2740:	98 27       	eor	r25, r24
    2742:	28 2f       	mov	r18, r24
    2744:	e9 81       	ldd	r30, Y+1	; 0x01
    2746:	fa 81       	ldd	r31, Y+2	; 0x02
    2748:	81 81       	ldd	r24, Z+1	; 0x01
    274a:	88 2f       	mov	r24, r24
    274c:	90 e0       	ldi	r25, 0x00	; 0
    274e:	88 0f       	add	r24, r24
    2750:	99 1f       	adc	r25, r25
    2752:	88 0f       	add	r24, r24
    2754:	99 1f       	adc	r25, r25
    2756:	88 0f       	add	r24, r24
    2758:	99 1f       	adc	r25, r25
    275a:	28 2b       	or	r18, r24
    275c:	e9 81       	ldd	r30, Y+1	; 0x01
    275e:	fa 81       	ldd	r31, Y+2	; 0x02
    2760:	82 81       	ldd	r24, Z+2	; 0x02
    2762:	88 2f       	mov	r24, r24
    2764:	90 e0       	ldi	r25, 0x00	; 0
    2766:	83 70       	andi	r24, 0x03	; 3
    2768:	90 70       	andi	r25, 0x00	; 0
    276a:	88 0f       	add	r24, r24
    276c:	99 1f       	adc	r25, r25
    276e:	82 2b       	or	r24, r18
    2770:	8c 93       	st	X, r24

	/*Equation for calculating UBRR depending on baud rate
	 - UBRR1L for the least 8-bits
	 - UBBR1H for the most 4-bits
	 */
	UBRR1L = (((F_CPU/((config_ptr -> baud_rate) * 8))-1));
    2772:	09 e9       	ldi	r16, 0x99	; 153
    2774:	10 e0       	ldi	r17, 0x00	; 0
    2776:	e9 81       	ldd	r30, Y+1	; 0x01
    2778:	fa 81       	ldd	r31, Y+2	; 0x02
    277a:	83 81       	ldd	r24, Z+3	; 0x03
    277c:	94 81       	ldd	r25, Z+4	; 0x04
    277e:	a5 81       	ldd	r26, Z+5	; 0x05
    2780:	b6 81       	ldd	r27, Z+6	; 0x06
    2782:	88 0f       	add	r24, r24
    2784:	99 1f       	adc	r25, r25
    2786:	aa 1f       	adc	r26, r26
    2788:	bb 1f       	adc	r27, r27
    278a:	88 0f       	add	r24, r24
    278c:	99 1f       	adc	r25, r25
    278e:	aa 1f       	adc	r26, r26
    2790:	bb 1f       	adc	r27, r27
    2792:	88 0f       	add	r24, r24
    2794:	99 1f       	adc	r25, r25
    2796:	aa 1f       	adc	r26, r26
    2798:	bb 1f       	adc	r27, r27
    279a:	9c 01       	movw	r18, r24
    279c:	ad 01       	movw	r20, r26
    279e:	80 e0       	ldi	r24, 0x00	; 0
    27a0:	92 e1       	ldi	r25, 0x12	; 18
    27a2:	aa e7       	ldi	r26, 0x7A	; 122
    27a4:	b0 e0       	ldi	r27, 0x00	; 0
    27a6:	bc 01       	movw	r22, r24
    27a8:	cd 01       	movw	r24, r26
    27aa:	0e 94 6f 14 	call	0x28de	; 0x28de <__udivmodsi4>
    27ae:	da 01       	movw	r26, r20
    27b0:	c9 01       	movw	r24, r18
    27b2:	81 50       	subi	r24, 0x01	; 1
    27b4:	f8 01       	movw	r30, r16
    27b6:	80 83       	st	Z, r24
	UBRR1H = ((((F_CPU/((config_ptr -> baud_rate) * 8))-1)) >> 8);
    27b8:	08 e9       	ldi	r16, 0x98	; 152
    27ba:	10 e0       	ldi	r17, 0x00	; 0
    27bc:	e9 81       	ldd	r30, Y+1	; 0x01
    27be:	fa 81       	ldd	r31, Y+2	; 0x02
    27c0:	83 81       	ldd	r24, Z+3	; 0x03
    27c2:	94 81       	ldd	r25, Z+4	; 0x04
    27c4:	a5 81       	ldd	r26, Z+5	; 0x05
    27c6:	b6 81       	ldd	r27, Z+6	; 0x06
    27c8:	88 0f       	add	r24, r24
    27ca:	99 1f       	adc	r25, r25
    27cc:	aa 1f       	adc	r26, r26
    27ce:	bb 1f       	adc	r27, r27
    27d0:	88 0f       	add	r24, r24
    27d2:	99 1f       	adc	r25, r25
    27d4:	aa 1f       	adc	r26, r26
    27d6:	bb 1f       	adc	r27, r27
    27d8:	88 0f       	add	r24, r24
    27da:	99 1f       	adc	r25, r25
    27dc:	aa 1f       	adc	r26, r26
    27de:	bb 1f       	adc	r27, r27
    27e0:	9c 01       	movw	r18, r24
    27e2:	ad 01       	movw	r20, r26
    27e4:	80 e0       	ldi	r24, 0x00	; 0
    27e6:	92 e1       	ldi	r25, 0x12	; 18
    27e8:	aa e7       	ldi	r26, 0x7A	; 122
    27ea:	b0 e0       	ldi	r27, 0x00	; 0
    27ec:	bc 01       	movw	r22, r24
    27ee:	cd 01       	movw	r24, r26
    27f0:	0e 94 6f 14 	call	0x28de	; 0x28de <__udivmodsi4>
    27f4:	da 01       	movw	r26, r20
    27f6:	c9 01       	movw	r24, r18
    27f8:	01 97       	sbiw	r24, 0x01	; 1
    27fa:	a1 09       	sbc	r26, r1
    27fc:	b1 09       	sbc	r27, r1
    27fe:	89 2f       	mov	r24, r25
    2800:	9a 2f       	mov	r25, r26
    2802:	ab 2f       	mov	r26, r27
    2804:	bb 27       	eor	r27, r27
    2806:	f8 01       	movw	r30, r16
    2808:	80 83       	st	Z, r24
}
    280a:	0f 90       	pop	r0
    280c:	0f 90       	pop	r0
    280e:	cf 91       	pop	r28
    2810:	df 91       	pop	r29
    2812:	1f 91       	pop	r17
    2814:	0f 91       	pop	r16
    2816:	08 95       	ret

00002818 <UART1_sendByte>:
          -  Function to send a byte
          -  1. Receive desired byte to be sent
          -  2. Use Polling method
          ----------------------------------------------------*/
void UART1_sendByte (const uint8 data)
{
    2818:	df 93       	push	r29
    281a:	cf 93       	push	r28
    281c:	0f 92       	push	r0
    281e:	cd b7       	in	r28, 0x3d	; 61
    2820:	de b7       	in	r29, 0x3e	; 62
    2822:	89 83       	std	Y+1, r24	; 0x01
	/* UDRE1 is 1 when the buffer is empty and ready to receive
	 * new data, So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,UDRE1)){}
    2824:	eb e9       	ldi	r30, 0x9B	; 155
    2826:	f0 e0       	ldi	r31, 0x00	; 0
    2828:	80 81       	ld	r24, Z
    282a:	88 2f       	mov	r24, r24
    282c:	90 e0       	ldi	r25, 0x00	; 0
    282e:	80 72       	andi	r24, 0x20	; 32
    2830:	90 70       	andi	r25, 0x00	; 0
    2832:	00 97       	sbiw	r24, 0x00	; 0
    2834:	b9 f3       	breq	.-18     	; 0x2824 <UART1_sendByte+0xc>
	/* Write data into UDR register */
	UDR1 = data;
    2836:	ec e9       	ldi	r30, 0x9C	; 156
    2838:	f0 e0       	ldi	r31, 0x00	; 0
    283a:	89 81       	ldd	r24, Y+1	; 0x01
    283c:	80 83       	st	Z, r24
}
    283e:	0f 90       	pop	r0
    2840:	cf 91       	pop	r28
    2842:	df 91       	pop	r29
    2844:	08 95       	ret

00002846 <UART1_receiveByte>:
          -  Function to receive a byte
          -  1. Return data into UDR
          -  2. Use Polling method
          ----------------------------------------------------*/
uint8 UART1_receiveByte (void)
{
    2846:	df 93       	push	r29
    2848:	cf 93       	push	r28
    284a:	cd b7       	in	r28, 0x3d	; 61
    284c:	de b7       	in	r29, 0x3e	; 62
	/* RXC1 is 1 when there are unread in a receive buffer
	 * (Receive Completed), So wait until the flag is 1*/
	while (CHECK_CLEAR(UCSR1A,RXC1)){}
    284e:	eb e9       	ldi	r30, 0x9B	; 155
    2850:	f0 e0       	ldi	r31, 0x00	; 0
    2852:	80 81       	ld	r24, Z
    2854:	88 23       	and	r24, r24
    2856:	dc f7       	brge	.-10     	; 0x284e <UART1_receiveByte+0x8>
	/* return data from UDR register */
	return UDR1;
    2858:	ec e9       	ldi	r30, 0x9C	; 156
    285a:	f0 e0       	ldi	r31, 0x00	; 0
    285c:	80 81       	ld	r24, Z
}
    285e:	cf 91       	pop	r28
    2860:	df 91       	pop	r29
    2862:	08 95       	ret

00002864 <UART1_sendString>:
         /*------------------- Description --------------------
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
    2864:	df 93       	push	r29
    2866:	cf 93       	push	r28
    2868:	00 d0       	rcall	.+0      	; 0x286a <UART1_sendString+0x6>
    286a:	cd b7       	in	r28, 0x3d	; 61
    286c:	de b7       	in	r29, 0x3e	; 62
    286e:	9a 83       	std	Y+2, r25	; 0x02
    2870:	89 83       	std	Y+1, r24	; 0x01
    2872:	0a c0       	rjmp	.+20     	; 0x2888 <UART1_sendString+0x24>
	while (*str != '\0')
	{
		UART1_sendByte(*str);
    2874:	e9 81       	ldd	r30, Y+1	; 0x01
    2876:	fa 81       	ldd	r31, Y+2	; 0x02
    2878:	80 81       	ld	r24, Z
    287a:	0e 94 0c 14 	call	0x2818	; 0x2818 <UART1_sendByte>
		str++;
    287e:	89 81       	ldd	r24, Y+1	; 0x01
    2880:	9a 81       	ldd	r25, Y+2	; 0x02
    2882:	01 96       	adiw	r24, 0x01	; 1
    2884:	9a 83       	std	Y+2, r25	; 0x02
    2886:	89 83       	std	Y+1, r24	; 0x01
           -  Function to send a String
           -  1. Receive desired string to be sent into pointer
           ----------------------------------------------------*/
void UART1_sendString (const uint8 *str)
{
	while (*str != '\0')
    2888:	e9 81       	ldd	r30, Y+1	; 0x01
    288a:	fa 81       	ldd	r31, Y+2	; 0x02
    288c:	80 81       	ld	r24, Z
    288e:	88 23       	and	r24, r24
    2890:	89 f7       	brne	.-30     	; 0x2874 <UART1_sendString+0x10>
	{
		UART1_sendByte(*str);
		str++;
	}
}
    2892:	0f 90       	pop	r0
    2894:	0f 90       	pop	r0
    2896:	cf 91       	pop	r28
    2898:	df 91       	pop	r29
    289a:	08 95       	ret

0000289c <UART1_receiveString>:
         -  Function to receive a String
         -  1. Receive desired string to be sent into pointer
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
    289c:	df 93       	push	r29
    289e:	cf 93       	push	r28
    28a0:	00 d0       	rcall	.+0      	; 0x28a2 <UART1_receiveString+0x6>
    28a2:	cd b7       	in	r28, 0x3d	; 61
    28a4:	de b7       	in	r29, 0x3e	; 62
    28a6:	9a 83       	std	Y+2, r25	; 0x02
    28a8:	89 83       	std	Y+1, r24	; 0x01
	str = UART1_receiveByte;
    28aa:	83 e2       	ldi	r24, 0x23	; 35
    28ac:	94 e1       	ldi	r25, 0x14	; 20
    28ae:	9a 83       	std	Y+2, r25	; 0x02
    28b0:	89 83       	std	Y+1, r24	; 0x01
    28b2:	09 c0       	rjmp	.+18     	; 0x28c6 <UART1_receiveString+0x2a>
	while (*str != '#')
	{
		str++;
    28b4:	89 81       	ldd	r24, Y+1	; 0x01
    28b6:	9a 81       	ldd	r25, Y+2	; 0x02
    28b8:	01 96       	adiw	r24, 0x01	; 1
    28ba:	9a 83       	std	Y+2, r25	; 0x02
    28bc:	89 83       	std	Y+1, r24	; 0x01
		str = UART1_receiveByte;
    28be:	83 e2       	ldi	r24, 0x23	; 35
    28c0:	94 e1       	ldi	r25, 0x14	; 20
    28c2:	9a 83       	std	Y+2, r25	; 0x02
    28c4:	89 83       	std	Y+1, r24	; 0x01
         -  2. Use Polling method
         ----------------------------------------------------*/
void UART1_receiveString (uint8 *str)
{
	str = UART1_receiveByte;
	while (*str != '#')
    28c6:	e9 81       	ldd	r30, Y+1	; 0x01
    28c8:	fa 81       	ldd	r31, Y+2	; 0x02
    28ca:	80 81       	ld	r24, Z
    28cc:	83 32       	cpi	r24, 0x23	; 35
    28ce:	91 f7       	brne	.-28     	; 0x28b4 <UART1_receiveString+0x18>
	{
		str++;
		str = UART1_receiveByte;
	}
	str = '\0';
    28d0:	1a 82       	std	Y+2, r1	; 0x02
    28d2:	19 82       	std	Y+1, r1	; 0x01
}
    28d4:	0f 90       	pop	r0
    28d6:	0f 90       	pop	r0
    28d8:	cf 91       	pop	r28
    28da:	df 91       	pop	r29
    28dc:	08 95       	ret

000028de <__udivmodsi4>:
    28de:	a1 e2       	ldi	r26, 0x21	; 33
    28e0:	1a 2e       	mov	r1, r26
    28e2:	aa 1b       	sub	r26, r26
    28e4:	bb 1b       	sub	r27, r27
    28e6:	fd 01       	movw	r30, r26
    28e8:	0d c0       	rjmp	.+26     	; 0x2904 <__udivmodsi4_ep>

000028ea <__udivmodsi4_loop>:
    28ea:	aa 1f       	adc	r26, r26
    28ec:	bb 1f       	adc	r27, r27
    28ee:	ee 1f       	adc	r30, r30
    28f0:	ff 1f       	adc	r31, r31
    28f2:	a2 17       	cp	r26, r18
    28f4:	b3 07       	cpc	r27, r19
    28f6:	e4 07       	cpc	r30, r20
    28f8:	f5 07       	cpc	r31, r21
    28fa:	20 f0       	brcs	.+8      	; 0x2904 <__udivmodsi4_ep>
    28fc:	a2 1b       	sub	r26, r18
    28fe:	b3 0b       	sbc	r27, r19
    2900:	e4 0b       	sbc	r30, r20
    2902:	f5 0b       	sbc	r31, r21

00002904 <__udivmodsi4_ep>:
    2904:	66 1f       	adc	r22, r22
    2906:	77 1f       	adc	r23, r23
    2908:	88 1f       	adc	r24, r24
    290a:	99 1f       	adc	r25, r25
    290c:	1a 94       	dec	r1
    290e:	69 f7       	brne	.-38     	; 0x28ea <__udivmodsi4_loop>
    2910:	60 95       	com	r22
    2912:	70 95       	com	r23
    2914:	80 95       	com	r24
    2916:	90 95       	com	r25
    2918:	9b 01       	movw	r18, r22
    291a:	ac 01       	movw	r20, r24
    291c:	bd 01       	movw	r22, r26
    291e:	cf 01       	movw	r24, r30
    2920:	08 95       	ret

00002922 <__prologue_saves__>:
    2922:	2f 92       	push	r2
    2924:	3f 92       	push	r3
    2926:	4f 92       	push	r4
    2928:	5f 92       	push	r5
    292a:	6f 92       	push	r6
    292c:	7f 92       	push	r7
    292e:	8f 92       	push	r8
    2930:	9f 92       	push	r9
    2932:	af 92       	push	r10
    2934:	bf 92       	push	r11
    2936:	cf 92       	push	r12
    2938:	df 92       	push	r13
    293a:	ef 92       	push	r14
    293c:	ff 92       	push	r15
    293e:	0f 93       	push	r16
    2940:	1f 93       	push	r17
    2942:	cf 93       	push	r28
    2944:	df 93       	push	r29
    2946:	cd b7       	in	r28, 0x3d	; 61
    2948:	de b7       	in	r29, 0x3e	; 62
    294a:	ca 1b       	sub	r28, r26
    294c:	db 0b       	sbc	r29, r27
    294e:	0f b6       	in	r0, 0x3f	; 63
    2950:	f8 94       	cli
    2952:	de bf       	out	0x3e, r29	; 62
    2954:	0f be       	out	0x3f, r0	; 63
    2956:	cd bf       	out	0x3d, r28	; 61
    2958:	09 94       	ijmp

0000295a <__epilogue_restores__>:
    295a:	2a 88       	ldd	r2, Y+18	; 0x12
    295c:	39 88       	ldd	r3, Y+17	; 0x11
    295e:	48 88       	ldd	r4, Y+16	; 0x10
    2960:	5f 84       	ldd	r5, Y+15	; 0x0f
    2962:	6e 84       	ldd	r6, Y+14	; 0x0e
    2964:	7d 84       	ldd	r7, Y+13	; 0x0d
    2966:	8c 84       	ldd	r8, Y+12	; 0x0c
    2968:	9b 84       	ldd	r9, Y+11	; 0x0b
    296a:	aa 84       	ldd	r10, Y+10	; 0x0a
    296c:	b9 84       	ldd	r11, Y+9	; 0x09
    296e:	c8 84       	ldd	r12, Y+8	; 0x08
    2970:	df 80       	ldd	r13, Y+7	; 0x07
    2972:	ee 80       	ldd	r14, Y+6	; 0x06
    2974:	fd 80       	ldd	r15, Y+5	; 0x05
    2976:	0c 81       	ldd	r16, Y+4	; 0x04
    2978:	1b 81       	ldd	r17, Y+3	; 0x03
    297a:	aa 81       	ldd	r26, Y+2	; 0x02
    297c:	b9 81       	ldd	r27, Y+1	; 0x01
    297e:	ce 0f       	add	r28, r30
    2980:	d1 1d       	adc	r29, r1
    2982:	0f b6       	in	r0, 0x3f	; 63
    2984:	f8 94       	cli
    2986:	de bf       	out	0x3e, r29	; 62
    2988:	0f be       	out	0x3f, r0	; 63
    298a:	cd bf       	out	0x3d, r28	; 61
    298c:	ed 01       	movw	r28, r26
    298e:	08 95       	ret

00002990 <sprintf>:
    2990:	0f 93       	push	r16
    2992:	1f 93       	push	r17
    2994:	df 93       	push	r29
    2996:	cf 93       	push	r28
    2998:	cd b7       	in	r28, 0x3d	; 61
    299a:	de b7       	in	r29, 0x3e	; 62
    299c:	2e 97       	sbiw	r28, 0x0e	; 14
    299e:	0f b6       	in	r0, 0x3f	; 63
    29a0:	f8 94       	cli
    29a2:	de bf       	out	0x3e, r29	; 62
    29a4:	0f be       	out	0x3f, r0	; 63
    29a6:	cd bf       	out	0x3d, r28	; 61
    29a8:	0d 89       	ldd	r16, Y+21	; 0x15
    29aa:	1e 89       	ldd	r17, Y+22	; 0x16
    29ac:	86 e0       	ldi	r24, 0x06	; 6
    29ae:	8c 83       	std	Y+4, r24	; 0x04
    29b0:	1a 83       	std	Y+2, r17	; 0x02
    29b2:	09 83       	std	Y+1, r16	; 0x01
    29b4:	8f ef       	ldi	r24, 0xFF	; 255
    29b6:	9f e7       	ldi	r25, 0x7F	; 127
    29b8:	9e 83       	std	Y+6, r25	; 0x06
    29ba:	8d 83       	std	Y+5, r24	; 0x05
    29bc:	9e 01       	movw	r18, r28
    29be:	27 5e       	subi	r18, 0xE7	; 231
    29c0:	3f 4f       	sbci	r19, 0xFF	; 255
    29c2:	ce 01       	movw	r24, r28
    29c4:	01 96       	adiw	r24, 0x01	; 1
    29c6:	6f 89       	ldd	r22, Y+23	; 0x17
    29c8:	78 8d       	ldd	r23, Y+24	; 0x18
    29ca:	a9 01       	movw	r20, r18
    29cc:	0e 94 f9 14 	call	0x29f2	; 0x29f2 <vfprintf>
    29d0:	2f 81       	ldd	r18, Y+7	; 0x07
    29d2:	38 85       	ldd	r19, Y+8	; 0x08
    29d4:	02 0f       	add	r16, r18
    29d6:	13 1f       	adc	r17, r19
    29d8:	f8 01       	movw	r30, r16
    29da:	10 82       	st	Z, r1
    29dc:	2e 96       	adiw	r28, 0x0e	; 14
    29de:	0f b6       	in	r0, 0x3f	; 63
    29e0:	f8 94       	cli
    29e2:	de bf       	out	0x3e, r29	; 62
    29e4:	0f be       	out	0x3f, r0	; 63
    29e6:	cd bf       	out	0x3d, r28	; 61
    29e8:	cf 91       	pop	r28
    29ea:	df 91       	pop	r29
    29ec:	1f 91       	pop	r17
    29ee:	0f 91       	pop	r16
    29f0:	08 95       	ret

000029f2 <vfprintf>:
    29f2:	2f 92       	push	r2
    29f4:	3f 92       	push	r3
    29f6:	4f 92       	push	r4
    29f8:	5f 92       	push	r5
    29fa:	6f 92       	push	r6
    29fc:	7f 92       	push	r7
    29fe:	8f 92       	push	r8
    2a00:	9f 92       	push	r9
    2a02:	af 92       	push	r10
    2a04:	bf 92       	push	r11
    2a06:	cf 92       	push	r12
    2a08:	df 92       	push	r13
    2a0a:	ef 92       	push	r14
    2a0c:	ff 92       	push	r15
    2a0e:	0f 93       	push	r16
    2a10:	1f 93       	push	r17
    2a12:	df 93       	push	r29
    2a14:	cf 93       	push	r28
    2a16:	cd b7       	in	r28, 0x3d	; 61
    2a18:	de b7       	in	r29, 0x3e	; 62
    2a1a:	2b 97       	sbiw	r28, 0x0b	; 11
    2a1c:	0f b6       	in	r0, 0x3f	; 63
    2a1e:	f8 94       	cli
    2a20:	de bf       	out	0x3e, r29	; 62
    2a22:	0f be       	out	0x3f, r0	; 63
    2a24:	cd bf       	out	0x3d, r28	; 61
    2a26:	3c 01       	movw	r6, r24
    2a28:	2b 01       	movw	r4, r22
    2a2a:	5a 01       	movw	r10, r20
    2a2c:	fc 01       	movw	r30, r24
    2a2e:	17 82       	std	Z+7, r1	; 0x07
    2a30:	16 82       	std	Z+6, r1	; 0x06
    2a32:	83 81       	ldd	r24, Z+3	; 0x03
    2a34:	81 fd       	sbrc	r24, 1
    2a36:	03 c0       	rjmp	.+6      	; 0x2a3e <vfprintf+0x4c>
    2a38:	6f ef       	ldi	r22, 0xFF	; 255
    2a3a:	7f ef       	ldi	r23, 0xFF	; 255
    2a3c:	c6 c1       	rjmp	.+908    	; 0x2dca <vfprintf+0x3d8>
    2a3e:	9a e0       	ldi	r25, 0x0A	; 10
    2a40:	89 2e       	mov	r8, r25
    2a42:	1e 01       	movw	r2, r28
    2a44:	08 94       	sec
    2a46:	21 1c       	adc	r2, r1
    2a48:	31 1c       	adc	r3, r1
    2a4a:	f3 01       	movw	r30, r6
    2a4c:	23 81       	ldd	r18, Z+3	; 0x03
    2a4e:	f2 01       	movw	r30, r4
    2a50:	23 fd       	sbrc	r18, 3
    2a52:	85 91       	lpm	r24, Z+
    2a54:	23 ff       	sbrs	r18, 3
    2a56:	81 91       	ld	r24, Z+
    2a58:	2f 01       	movw	r4, r30
    2a5a:	88 23       	and	r24, r24
    2a5c:	09 f4       	brne	.+2      	; 0x2a60 <vfprintf+0x6e>
    2a5e:	b2 c1       	rjmp	.+868    	; 0x2dc4 <vfprintf+0x3d2>
    2a60:	85 32       	cpi	r24, 0x25	; 37
    2a62:	39 f4       	brne	.+14     	; 0x2a72 <vfprintf+0x80>
    2a64:	23 fd       	sbrc	r18, 3
    2a66:	85 91       	lpm	r24, Z+
    2a68:	23 ff       	sbrs	r18, 3
    2a6a:	81 91       	ld	r24, Z+
    2a6c:	2f 01       	movw	r4, r30
    2a6e:	85 32       	cpi	r24, 0x25	; 37
    2a70:	29 f4       	brne	.+10     	; 0x2a7c <vfprintf+0x8a>
    2a72:	90 e0       	ldi	r25, 0x00	; 0
    2a74:	b3 01       	movw	r22, r6
    2a76:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2a7a:	e7 cf       	rjmp	.-50     	; 0x2a4a <vfprintf+0x58>
    2a7c:	98 2f       	mov	r25, r24
    2a7e:	ff 24       	eor	r15, r15
    2a80:	ee 24       	eor	r14, r14
    2a82:	99 24       	eor	r9, r9
    2a84:	ff e1       	ldi	r31, 0x1F	; 31
    2a86:	ff 15       	cp	r31, r15
    2a88:	d0 f0       	brcs	.+52     	; 0x2abe <vfprintf+0xcc>
    2a8a:	9b 32       	cpi	r25, 0x2B	; 43
    2a8c:	69 f0       	breq	.+26     	; 0x2aa8 <vfprintf+0xb6>
    2a8e:	9c 32       	cpi	r25, 0x2C	; 44
    2a90:	28 f4       	brcc	.+10     	; 0x2a9c <vfprintf+0xaa>
    2a92:	90 32       	cpi	r25, 0x20	; 32
    2a94:	59 f0       	breq	.+22     	; 0x2aac <vfprintf+0xba>
    2a96:	93 32       	cpi	r25, 0x23	; 35
    2a98:	91 f4       	brne	.+36     	; 0x2abe <vfprintf+0xcc>
    2a9a:	0e c0       	rjmp	.+28     	; 0x2ab8 <vfprintf+0xc6>
    2a9c:	9d 32       	cpi	r25, 0x2D	; 45
    2a9e:	49 f0       	breq	.+18     	; 0x2ab2 <vfprintf+0xc0>
    2aa0:	90 33       	cpi	r25, 0x30	; 48
    2aa2:	69 f4       	brne	.+26     	; 0x2abe <vfprintf+0xcc>
    2aa4:	41 e0       	ldi	r20, 0x01	; 1
    2aa6:	24 c0       	rjmp	.+72     	; 0x2af0 <vfprintf+0xfe>
    2aa8:	52 e0       	ldi	r21, 0x02	; 2
    2aaa:	f5 2a       	or	r15, r21
    2aac:	84 e0       	ldi	r24, 0x04	; 4
    2aae:	f8 2a       	or	r15, r24
    2ab0:	28 c0       	rjmp	.+80     	; 0x2b02 <vfprintf+0x110>
    2ab2:	98 e0       	ldi	r25, 0x08	; 8
    2ab4:	f9 2a       	or	r15, r25
    2ab6:	25 c0       	rjmp	.+74     	; 0x2b02 <vfprintf+0x110>
    2ab8:	e0 e1       	ldi	r30, 0x10	; 16
    2aba:	fe 2a       	or	r15, r30
    2abc:	22 c0       	rjmp	.+68     	; 0x2b02 <vfprintf+0x110>
    2abe:	f7 fc       	sbrc	r15, 7
    2ac0:	29 c0       	rjmp	.+82     	; 0x2b14 <vfprintf+0x122>
    2ac2:	89 2f       	mov	r24, r25
    2ac4:	80 53       	subi	r24, 0x30	; 48
    2ac6:	8a 30       	cpi	r24, 0x0A	; 10
    2ac8:	70 f4       	brcc	.+28     	; 0x2ae6 <vfprintf+0xf4>
    2aca:	f6 fe       	sbrs	r15, 6
    2acc:	05 c0       	rjmp	.+10     	; 0x2ad8 <vfprintf+0xe6>
    2ace:	98 9c       	mul	r9, r8
    2ad0:	90 2c       	mov	r9, r0
    2ad2:	11 24       	eor	r1, r1
    2ad4:	98 0e       	add	r9, r24
    2ad6:	15 c0       	rjmp	.+42     	; 0x2b02 <vfprintf+0x110>
    2ad8:	e8 9c       	mul	r14, r8
    2ada:	e0 2c       	mov	r14, r0
    2adc:	11 24       	eor	r1, r1
    2ade:	e8 0e       	add	r14, r24
    2ae0:	f0 e2       	ldi	r31, 0x20	; 32
    2ae2:	ff 2a       	or	r15, r31
    2ae4:	0e c0       	rjmp	.+28     	; 0x2b02 <vfprintf+0x110>
    2ae6:	9e 32       	cpi	r25, 0x2E	; 46
    2ae8:	29 f4       	brne	.+10     	; 0x2af4 <vfprintf+0x102>
    2aea:	f6 fc       	sbrc	r15, 6
    2aec:	6b c1       	rjmp	.+726    	; 0x2dc4 <vfprintf+0x3d2>
    2aee:	40 e4       	ldi	r20, 0x40	; 64
    2af0:	f4 2a       	or	r15, r20
    2af2:	07 c0       	rjmp	.+14     	; 0x2b02 <vfprintf+0x110>
    2af4:	9c 36       	cpi	r25, 0x6C	; 108
    2af6:	19 f4       	brne	.+6      	; 0x2afe <vfprintf+0x10c>
    2af8:	50 e8       	ldi	r21, 0x80	; 128
    2afa:	f5 2a       	or	r15, r21
    2afc:	02 c0       	rjmp	.+4      	; 0x2b02 <vfprintf+0x110>
    2afe:	98 36       	cpi	r25, 0x68	; 104
    2b00:	49 f4       	brne	.+18     	; 0x2b14 <vfprintf+0x122>
    2b02:	f2 01       	movw	r30, r4
    2b04:	23 fd       	sbrc	r18, 3
    2b06:	95 91       	lpm	r25, Z+
    2b08:	23 ff       	sbrs	r18, 3
    2b0a:	91 91       	ld	r25, Z+
    2b0c:	2f 01       	movw	r4, r30
    2b0e:	99 23       	and	r25, r25
    2b10:	09 f0       	breq	.+2      	; 0x2b14 <vfprintf+0x122>
    2b12:	b8 cf       	rjmp	.-144    	; 0x2a84 <vfprintf+0x92>
    2b14:	89 2f       	mov	r24, r25
    2b16:	85 54       	subi	r24, 0x45	; 69
    2b18:	83 30       	cpi	r24, 0x03	; 3
    2b1a:	18 f0       	brcs	.+6      	; 0x2b22 <vfprintf+0x130>
    2b1c:	80 52       	subi	r24, 0x20	; 32
    2b1e:	83 30       	cpi	r24, 0x03	; 3
    2b20:	38 f4       	brcc	.+14     	; 0x2b30 <vfprintf+0x13e>
    2b22:	44 e0       	ldi	r20, 0x04	; 4
    2b24:	50 e0       	ldi	r21, 0x00	; 0
    2b26:	a4 0e       	add	r10, r20
    2b28:	b5 1e       	adc	r11, r21
    2b2a:	5f e3       	ldi	r21, 0x3F	; 63
    2b2c:	59 83       	std	Y+1, r21	; 0x01
    2b2e:	0f c0       	rjmp	.+30     	; 0x2b4e <vfprintf+0x15c>
    2b30:	93 36       	cpi	r25, 0x63	; 99
    2b32:	31 f0       	breq	.+12     	; 0x2b40 <vfprintf+0x14e>
    2b34:	93 37       	cpi	r25, 0x73	; 115
    2b36:	79 f0       	breq	.+30     	; 0x2b56 <vfprintf+0x164>
    2b38:	93 35       	cpi	r25, 0x53	; 83
    2b3a:	09 f0       	breq	.+2      	; 0x2b3e <vfprintf+0x14c>
    2b3c:	56 c0       	rjmp	.+172    	; 0x2bea <vfprintf+0x1f8>
    2b3e:	20 c0       	rjmp	.+64     	; 0x2b80 <vfprintf+0x18e>
    2b40:	f5 01       	movw	r30, r10
    2b42:	80 81       	ld	r24, Z
    2b44:	89 83       	std	Y+1, r24	; 0x01
    2b46:	42 e0       	ldi	r20, 0x02	; 2
    2b48:	50 e0       	ldi	r21, 0x00	; 0
    2b4a:	a4 0e       	add	r10, r20
    2b4c:	b5 1e       	adc	r11, r21
    2b4e:	61 01       	movw	r12, r2
    2b50:	01 e0       	ldi	r16, 0x01	; 1
    2b52:	10 e0       	ldi	r17, 0x00	; 0
    2b54:	12 c0       	rjmp	.+36     	; 0x2b7a <vfprintf+0x188>
    2b56:	f5 01       	movw	r30, r10
    2b58:	c0 80       	ld	r12, Z
    2b5a:	d1 80       	ldd	r13, Z+1	; 0x01
    2b5c:	f6 fc       	sbrc	r15, 6
    2b5e:	03 c0       	rjmp	.+6      	; 0x2b66 <vfprintf+0x174>
    2b60:	6f ef       	ldi	r22, 0xFF	; 255
    2b62:	7f ef       	ldi	r23, 0xFF	; 255
    2b64:	02 c0       	rjmp	.+4      	; 0x2b6a <vfprintf+0x178>
    2b66:	69 2d       	mov	r22, r9
    2b68:	70 e0       	ldi	r23, 0x00	; 0
    2b6a:	42 e0       	ldi	r20, 0x02	; 2
    2b6c:	50 e0       	ldi	r21, 0x00	; 0
    2b6e:	a4 0e       	add	r10, r20
    2b70:	b5 1e       	adc	r11, r21
    2b72:	c6 01       	movw	r24, r12
    2b74:	0e 94 0a 17 	call	0x2e14	; 0x2e14 <strnlen>
    2b78:	8c 01       	movw	r16, r24
    2b7a:	5f e7       	ldi	r21, 0x7F	; 127
    2b7c:	f5 22       	and	r15, r21
    2b7e:	14 c0       	rjmp	.+40     	; 0x2ba8 <vfprintf+0x1b6>
    2b80:	f5 01       	movw	r30, r10
    2b82:	c0 80       	ld	r12, Z
    2b84:	d1 80       	ldd	r13, Z+1	; 0x01
    2b86:	f6 fc       	sbrc	r15, 6
    2b88:	03 c0       	rjmp	.+6      	; 0x2b90 <vfprintf+0x19e>
    2b8a:	6f ef       	ldi	r22, 0xFF	; 255
    2b8c:	7f ef       	ldi	r23, 0xFF	; 255
    2b8e:	02 c0       	rjmp	.+4      	; 0x2b94 <vfprintf+0x1a2>
    2b90:	69 2d       	mov	r22, r9
    2b92:	70 e0       	ldi	r23, 0x00	; 0
    2b94:	42 e0       	ldi	r20, 0x02	; 2
    2b96:	50 e0       	ldi	r21, 0x00	; 0
    2b98:	a4 0e       	add	r10, r20
    2b9a:	b5 1e       	adc	r11, r21
    2b9c:	c6 01       	movw	r24, r12
    2b9e:	0e 94 ff 16 	call	0x2dfe	; 0x2dfe <strnlen_P>
    2ba2:	8c 01       	movw	r16, r24
    2ba4:	50 e8       	ldi	r21, 0x80	; 128
    2ba6:	f5 2a       	or	r15, r21
    2ba8:	f3 fe       	sbrs	r15, 3
    2baa:	07 c0       	rjmp	.+14     	; 0x2bba <vfprintf+0x1c8>
    2bac:	1a c0       	rjmp	.+52     	; 0x2be2 <vfprintf+0x1f0>
    2bae:	80 e2       	ldi	r24, 0x20	; 32
    2bb0:	90 e0       	ldi	r25, 0x00	; 0
    2bb2:	b3 01       	movw	r22, r6
    2bb4:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2bb8:	ea 94       	dec	r14
    2bba:	8e 2d       	mov	r24, r14
    2bbc:	90 e0       	ldi	r25, 0x00	; 0
    2bbe:	08 17       	cp	r16, r24
    2bc0:	19 07       	cpc	r17, r25
    2bc2:	a8 f3       	brcs	.-22     	; 0x2bae <vfprintf+0x1bc>
    2bc4:	0e c0       	rjmp	.+28     	; 0x2be2 <vfprintf+0x1f0>
    2bc6:	f6 01       	movw	r30, r12
    2bc8:	f7 fc       	sbrc	r15, 7
    2bca:	85 91       	lpm	r24, Z+
    2bcc:	f7 fe       	sbrs	r15, 7
    2bce:	81 91       	ld	r24, Z+
    2bd0:	6f 01       	movw	r12, r30
    2bd2:	90 e0       	ldi	r25, 0x00	; 0
    2bd4:	b3 01       	movw	r22, r6
    2bd6:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2bda:	e1 10       	cpse	r14, r1
    2bdc:	ea 94       	dec	r14
    2bde:	01 50       	subi	r16, 0x01	; 1
    2be0:	10 40       	sbci	r17, 0x00	; 0
    2be2:	01 15       	cp	r16, r1
    2be4:	11 05       	cpc	r17, r1
    2be6:	79 f7       	brne	.-34     	; 0x2bc6 <vfprintf+0x1d4>
    2be8:	ea c0       	rjmp	.+468    	; 0x2dbe <vfprintf+0x3cc>
    2bea:	94 36       	cpi	r25, 0x64	; 100
    2bec:	11 f0       	breq	.+4      	; 0x2bf2 <vfprintf+0x200>
    2bee:	99 36       	cpi	r25, 0x69	; 105
    2bf0:	69 f5       	brne	.+90     	; 0x2c4c <vfprintf+0x25a>
    2bf2:	f7 fe       	sbrs	r15, 7
    2bf4:	08 c0       	rjmp	.+16     	; 0x2c06 <vfprintf+0x214>
    2bf6:	f5 01       	movw	r30, r10
    2bf8:	20 81       	ld	r18, Z
    2bfa:	31 81       	ldd	r19, Z+1	; 0x01
    2bfc:	42 81       	ldd	r20, Z+2	; 0x02
    2bfe:	53 81       	ldd	r21, Z+3	; 0x03
    2c00:	84 e0       	ldi	r24, 0x04	; 4
    2c02:	90 e0       	ldi	r25, 0x00	; 0
    2c04:	0a c0       	rjmp	.+20     	; 0x2c1a <vfprintf+0x228>
    2c06:	f5 01       	movw	r30, r10
    2c08:	80 81       	ld	r24, Z
    2c0a:	91 81       	ldd	r25, Z+1	; 0x01
    2c0c:	9c 01       	movw	r18, r24
    2c0e:	44 27       	eor	r20, r20
    2c10:	37 fd       	sbrc	r19, 7
    2c12:	40 95       	com	r20
    2c14:	54 2f       	mov	r21, r20
    2c16:	82 e0       	ldi	r24, 0x02	; 2
    2c18:	90 e0       	ldi	r25, 0x00	; 0
    2c1a:	a8 0e       	add	r10, r24
    2c1c:	b9 1e       	adc	r11, r25
    2c1e:	9f e6       	ldi	r25, 0x6F	; 111
    2c20:	f9 22       	and	r15, r25
    2c22:	57 ff       	sbrs	r21, 7
    2c24:	09 c0       	rjmp	.+18     	; 0x2c38 <vfprintf+0x246>
    2c26:	50 95       	com	r21
    2c28:	40 95       	com	r20
    2c2a:	30 95       	com	r19
    2c2c:	21 95       	neg	r18
    2c2e:	3f 4f       	sbci	r19, 0xFF	; 255
    2c30:	4f 4f       	sbci	r20, 0xFF	; 255
    2c32:	5f 4f       	sbci	r21, 0xFF	; 255
    2c34:	e0 e8       	ldi	r30, 0x80	; 128
    2c36:	fe 2a       	or	r15, r30
    2c38:	ca 01       	movw	r24, r20
    2c3a:	b9 01       	movw	r22, r18
    2c3c:	a1 01       	movw	r20, r2
    2c3e:	2a e0       	ldi	r18, 0x0A	; 10
    2c40:	30 e0       	ldi	r19, 0x00	; 0
    2c42:	0e 94 41 17 	call	0x2e82	; 0x2e82 <__ultoa_invert>
    2c46:	d8 2e       	mov	r13, r24
    2c48:	d2 18       	sub	r13, r2
    2c4a:	40 c0       	rjmp	.+128    	; 0x2ccc <vfprintf+0x2da>
    2c4c:	95 37       	cpi	r25, 0x75	; 117
    2c4e:	29 f4       	brne	.+10     	; 0x2c5a <vfprintf+0x268>
    2c50:	1f 2d       	mov	r17, r15
    2c52:	1f 7e       	andi	r17, 0xEF	; 239
    2c54:	2a e0       	ldi	r18, 0x0A	; 10
    2c56:	30 e0       	ldi	r19, 0x00	; 0
    2c58:	1d c0       	rjmp	.+58     	; 0x2c94 <vfprintf+0x2a2>
    2c5a:	1f 2d       	mov	r17, r15
    2c5c:	19 7f       	andi	r17, 0xF9	; 249
    2c5e:	9f 36       	cpi	r25, 0x6F	; 111
    2c60:	61 f0       	breq	.+24     	; 0x2c7a <vfprintf+0x288>
    2c62:	90 37       	cpi	r25, 0x70	; 112
    2c64:	20 f4       	brcc	.+8      	; 0x2c6e <vfprintf+0x27c>
    2c66:	98 35       	cpi	r25, 0x58	; 88
    2c68:	09 f0       	breq	.+2      	; 0x2c6c <vfprintf+0x27a>
    2c6a:	ac c0       	rjmp	.+344    	; 0x2dc4 <vfprintf+0x3d2>
    2c6c:	0f c0       	rjmp	.+30     	; 0x2c8c <vfprintf+0x29a>
    2c6e:	90 37       	cpi	r25, 0x70	; 112
    2c70:	39 f0       	breq	.+14     	; 0x2c80 <vfprintf+0x28e>
    2c72:	98 37       	cpi	r25, 0x78	; 120
    2c74:	09 f0       	breq	.+2      	; 0x2c78 <vfprintf+0x286>
    2c76:	a6 c0       	rjmp	.+332    	; 0x2dc4 <vfprintf+0x3d2>
    2c78:	04 c0       	rjmp	.+8      	; 0x2c82 <vfprintf+0x290>
    2c7a:	28 e0       	ldi	r18, 0x08	; 8
    2c7c:	30 e0       	ldi	r19, 0x00	; 0
    2c7e:	0a c0       	rjmp	.+20     	; 0x2c94 <vfprintf+0x2a2>
    2c80:	10 61       	ori	r17, 0x10	; 16
    2c82:	14 fd       	sbrc	r17, 4
    2c84:	14 60       	ori	r17, 0x04	; 4
    2c86:	20 e1       	ldi	r18, 0x10	; 16
    2c88:	30 e0       	ldi	r19, 0x00	; 0
    2c8a:	04 c0       	rjmp	.+8      	; 0x2c94 <vfprintf+0x2a2>
    2c8c:	14 fd       	sbrc	r17, 4
    2c8e:	16 60       	ori	r17, 0x06	; 6
    2c90:	20 e1       	ldi	r18, 0x10	; 16
    2c92:	32 e0       	ldi	r19, 0x02	; 2
    2c94:	17 ff       	sbrs	r17, 7
    2c96:	08 c0       	rjmp	.+16     	; 0x2ca8 <vfprintf+0x2b6>
    2c98:	f5 01       	movw	r30, r10
    2c9a:	60 81       	ld	r22, Z
    2c9c:	71 81       	ldd	r23, Z+1	; 0x01
    2c9e:	82 81       	ldd	r24, Z+2	; 0x02
    2ca0:	93 81       	ldd	r25, Z+3	; 0x03
    2ca2:	44 e0       	ldi	r20, 0x04	; 4
    2ca4:	50 e0       	ldi	r21, 0x00	; 0
    2ca6:	08 c0       	rjmp	.+16     	; 0x2cb8 <vfprintf+0x2c6>
    2ca8:	f5 01       	movw	r30, r10
    2caa:	80 81       	ld	r24, Z
    2cac:	91 81       	ldd	r25, Z+1	; 0x01
    2cae:	bc 01       	movw	r22, r24
    2cb0:	80 e0       	ldi	r24, 0x00	; 0
    2cb2:	90 e0       	ldi	r25, 0x00	; 0
    2cb4:	42 e0       	ldi	r20, 0x02	; 2
    2cb6:	50 e0       	ldi	r21, 0x00	; 0
    2cb8:	a4 0e       	add	r10, r20
    2cba:	b5 1e       	adc	r11, r21
    2cbc:	a1 01       	movw	r20, r2
    2cbe:	0e 94 41 17 	call	0x2e82	; 0x2e82 <__ultoa_invert>
    2cc2:	d8 2e       	mov	r13, r24
    2cc4:	d2 18       	sub	r13, r2
    2cc6:	8f e7       	ldi	r24, 0x7F	; 127
    2cc8:	f8 2e       	mov	r15, r24
    2cca:	f1 22       	and	r15, r17
    2ccc:	f6 fe       	sbrs	r15, 6
    2cce:	0b c0       	rjmp	.+22     	; 0x2ce6 <vfprintf+0x2f4>
    2cd0:	5e ef       	ldi	r21, 0xFE	; 254
    2cd2:	f5 22       	and	r15, r21
    2cd4:	d9 14       	cp	r13, r9
    2cd6:	38 f4       	brcc	.+14     	; 0x2ce6 <vfprintf+0x2f4>
    2cd8:	f4 fe       	sbrs	r15, 4
    2cda:	07 c0       	rjmp	.+14     	; 0x2cea <vfprintf+0x2f8>
    2cdc:	f2 fc       	sbrc	r15, 2
    2cde:	05 c0       	rjmp	.+10     	; 0x2cea <vfprintf+0x2f8>
    2ce0:	8f ee       	ldi	r24, 0xEF	; 239
    2ce2:	f8 22       	and	r15, r24
    2ce4:	02 c0       	rjmp	.+4      	; 0x2cea <vfprintf+0x2f8>
    2ce6:	1d 2d       	mov	r17, r13
    2ce8:	01 c0       	rjmp	.+2      	; 0x2cec <vfprintf+0x2fa>
    2cea:	19 2d       	mov	r17, r9
    2cec:	f4 fe       	sbrs	r15, 4
    2cee:	0d c0       	rjmp	.+26     	; 0x2d0a <vfprintf+0x318>
    2cf0:	fe 01       	movw	r30, r28
    2cf2:	ed 0d       	add	r30, r13
    2cf4:	f1 1d       	adc	r31, r1
    2cf6:	80 81       	ld	r24, Z
    2cf8:	80 33       	cpi	r24, 0x30	; 48
    2cfa:	19 f4       	brne	.+6      	; 0x2d02 <vfprintf+0x310>
    2cfc:	99 ee       	ldi	r25, 0xE9	; 233
    2cfe:	f9 22       	and	r15, r25
    2d00:	08 c0       	rjmp	.+16     	; 0x2d12 <vfprintf+0x320>
    2d02:	1f 5f       	subi	r17, 0xFF	; 255
    2d04:	f2 fe       	sbrs	r15, 2
    2d06:	05 c0       	rjmp	.+10     	; 0x2d12 <vfprintf+0x320>
    2d08:	03 c0       	rjmp	.+6      	; 0x2d10 <vfprintf+0x31e>
    2d0a:	8f 2d       	mov	r24, r15
    2d0c:	86 78       	andi	r24, 0x86	; 134
    2d0e:	09 f0       	breq	.+2      	; 0x2d12 <vfprintf+0x320>
    2d10:	1f 5f       	subi	r17, 0xFF	; 255
    2d12:	0f 2d       	mov	r16, r15
    2d14:	f3 fc       	sbrc	r15, 3
    2d16:	14 c0       	rjmp	.+40     	; 0x2d40 <vfprintf+0x34e>
    2d18:	f0 fe       	sbrs	r15, 0
    2d1a:	0f c0       	rjmp	.+30     	; 0x2d3a <vfprintf+0x348>
    2d1c:	1e 15       	cp	r17, r14
    2d1e:	10 f0       	brcs	.+4      	; 0x2d24 <vfprintf+0x332>
    2d20:	9d 2c       	mov	r9, r13
    2d22:	0b c0       	rjmp	.+22     	; 0x2d3a <vfprintf+0x348>
    2d24:	9d 2c       	mov	r9, r13
    2d26:	9e 0c       	add	r9, r14
    2d28:	91 1a       	sub	r9, r17
    2d2a:	1e 2d       	mov	r17, r14
    2d2c:	06 c0       	rjmp	.+12     	; 0x2d3a <vfprintf+0x348>
    2d2e:	80 e2       	ldi	r24, 0x20	; 32
    2d30:	90 e0       	ldi	r25, 0x00	; 0
    2d32:	b3 01       	movw	r22, r6
    2d34:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2d38:	1f 5f       	subi	r17, 0xFF	; 255
    2d3a:	1e 15       	cp	r17, r14
    2d3c:	c0 f3       	brcs	.-16     	; 0x2d2e <vfprintf+0x33c>
    2d3e:	04 c0       	rjmp	.+8      	; 0x2d48 <vfprintf+0x356>
    2d40:	1e 15       	cp	r17, r14
    2d42:	10 f4       	brcc	.+4      	; 0x2d48 <vfprintf+0x356>
    2d44:	e1 1a       	sub	r14, r17
    2d46:	01 c0       	rjmp	.+2      	; 0x2d4a <vfprintf+0x358>
    2d48:	ee 24       	eor	r14, r14
    2d4a:	04 ff       	sbrs	r16, 4
    2d4c:	0f c0       	rjmp	.+30     	; 0x2d6c <vfprintf+0x37a>
    2d4e:	80 e3       	ldi	r24, 0x30	; 48
    2d50:	90 e0       	ldi	r25, 0x00	; 0
    2d52:	b3 01       	movw	r22, r6
    2d54:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2d58:	02 ff       	sbrs	r16, 2
    2d5a:	1d c0       	rjmp	.+58     	; 0x2d96 <vfprintf+0x3a4>
    2d5c:	01 fd       	sbrc	r16, 1
    2d5e:	03 c0       	rjmp	.+6      	; 0x2d66 <vfprintf+0x374>
    2d60:	88 e7       	ldi	r24, 0x78	; 120
    2d62:	90 e0       	ldi	r25, 0x00	; 0
    2d64:	0e c0       	rjmp	.+28     	; 0x2d82 <vfprintf+0x390>
    2d66:	88 e5       	ldi	r24, 0x58	; 88
    2d68:	90 e0       	ldi	r25, 0x00	; 0
    2d6a:	0b c0       	rjmp	.+22     	; 0x2d82 <vfprintf+0x390>
    2d6c:	80 2f       	mov	r24, r16
    2d6e:	86 78       	andi	r24, 0x86	; 134
    2d70:	91 f0       	breq	.+36     	; 0x2d96 <vfprintf+0x3a4>
    2d72:	01 ff       	sbrs	r16, 1
    2d74:	02 c0       	rjmp	.+4      	; 0x2d7a <vfprintf+0x388>
    2d76:	8b e2       	ldi	r24, 0x2B	; 43
    2d78:	01 c0       	rjmp	.+2      	; 0x2d7c <vfprintf+0x38a>
    2d7a:	80 e2       	ldi	r24, 0x20	; 32
    2d7c:	f7 fc       	sbrc	r15, 7
    2d7e:	8d e2       	ldi	r24, 0x2D	; 45
    2d80:	90 e0       	ldi	r25, 0x00	; 0
    2d82:	b3 01       	movw	r22, r6
    2d84:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2d88:	06 c0       	rjmp	.+12     	; 0x2d96 <vfprintf+0x3a4>
    2d8a:	80 e3       	ldi	r24, 0x30	; 48
    2d8c:	90 e0       	ldi	r25, 0x00	; 0
    2d8e:	b3 01       	movw	r22, r6
    2d90:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2d94:	9a 94       	dec	r9
    2d96:	d9 14       	cp	r13, r9
    2d98:	c0 f3       	brcs	.-16     	; 0x2d8a <vfprintf+0x398>
    2d9a:	da 94       	dec	r13
    2d9c:	f1 01       	movw	r30, r2
    2d9e:	ed 0d       	add	r30, r13
    2da0:	f1 1d       	adc	r31, r1
    2da2:	80 81       	ld	r24, Z
    2da4:	90 e0       	ldi	r25, 0x00	; 0
    2da6:	b3 01       	movw	r22, r6
    2da8:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2dac:	dd 20       	and	r13, r13
    2dae:	a9 f7       	brne	.-22     	; 0x2d9a <vfprintf+0x3a8>
    2db0:	06 c0       	rjmp	.+12     	; 0x2dbe <vfprintf+0x3cc>
    2db2:	80 e2       	ldi	r24, 0x20	; 32
    2db4:	90 e0       	ldi	r25, 0x00	; 0
    2db6:	b3 01       	movw	r22, r6
    2db8:	0e 94 15 17 	call	0x2e2a	; 0x2e2a <fputc>
    2dbc:	ea 94       	dec	r14
    2dbe:	ee 20       	and	r14, r14
    2dc0:	c1 f7       	brne	.-16     	; 0x2db2 <vfprintf+0x3c0>
    2dc2:	43 ce       	rjmp	.-890    	; 0x2a4a <vfprintf+0x58>
    2dc4:	f3 01       	movw	r30, r6
    2dc6:	66 81       	ldd	r22, Z+6	; 0x06
    2dc8:	77 81       	ldd	r23, Z+7	; 0x07
    2dca:	cb 01       	movw	r24, r22
    2dcc:	2b 96       	adiw	r28, 0x0b	; 11
    2dce:	0f b6       	in	r0, 0x3f	; 63
    2dd0:	f8 94       	cli
    2dd2:	de bf       	out	0x3e, r29	; 62
    2dd4:	0f be       	out	0x3f, r0	; 63
    2dd6:	cd bf       	out	0x3d, r28	; 61
    2dd8:	cf 91       	pop	r28
    2dda:	df 91       	pop	r29
    2ddc:	1f 91       	pop	r17
    2dde:	0f 91       	pop	r16
    2de0:	ff 90       	pop	r15
    2de2:	ef 90       	pop	r14
    2de4:	df 90       	pop	r13
    2de6:	cf 90       	pop	r12
    2de8:	bf 90       	pop	r11
    2dea:	af 90       	pop	r10
    2dec:	9f 90       	pop	r9
    2dee:	8f 90       	pop	r8
    2df0:	7f 90       	pop	r7
    2df2:	6f 90       	pop	r6
    2df4:	5f 90       	pop	r5
    2df6:	4f 90       	pop	r4
    2df8:	3f 90       	pop	r3
    2dfa:	2f 90       	pop	r2
    2dfc:	08 95       	ret

00002dfe <strnlen_P>:
    2dfe:	fc 01       	movw	r30, r24
    2e00:	05 90       	lpm	r0, Z+
    2e02:	61 50       	subi	r22, 0x01	; 1
    2e04:	70 40       	sbci	r23, 0x00	; 0
    2e06:	01 10       	cpse	r0, r1
    2e08:	d8 f7       	brcc	.-10     	; 0x2e00 <strnlen_P+0x2>
    2e0a:	80 95       	com	r24
    2e0c:	90 95       	com	r25
    2e0e:	8e 0f       	add	r24, r30
    2e10:	9f 1f       	adc	r25, r31
    2e12:	08 95       	ret

00002e14 <strnlen>:
    2e14:	fc 01       	movw	r30, r24
    2e16:	61 50       	subi	r22, 0x01	; 1
    2e18:	70 40       	sbci	r23, 0x00	; 0
    2e1a:	01 90       	ld	r0, Z+
    2e1c:	01 10       	cpse	r0, r1
    2e1e:	d8 f7       	brcc	.-10     	; 0x2e16 <strnlen+0x2>
    2e20:	80 95       	com	r24
    2e22:	90 95       	com	r25
    2e24:	8e 0f       	add	r24, r30
    2e26:	9f 1f       	adc	r25, r31
    2e28:	08 95       	ret

00002e2a <fputc>:
    2e2a:	0f 93       	push	r16
    2e2c:	1f 93       	push	r17
    2e2e:	cf 93       	push	r28
    2e30:	df 93       	push	r29
    2e32:	8c 01       	movw	r16, r24
    2e34:	eb 01       	movw	r28, r22
    2e36:	8b 81       	ldd	r24, Y+3	; 0x03
    2e38:	81 ff       	sbrs	r24, 1
    2e3a:	1b c0       	rjmp	.+54     	; 0x2e72 <fputc+0x48>
    2e3c:	82 ff       	sbrs	r24, 2
    2e3e:	0d c0       	rjmp	.+26     	; 0x2e5a <fputc+0x30>
    2e40:	2e 81       	ldd	r18, Y+6	; 0x06
    2e42:	3f 81       	ldd	r19, Y+7	; 0x07
    2e44:	8c 81       	ldd	r24, Y+4	; 0x04
    2e46:	9d 81       	ldd	r25, Y+5	; 0x05
    2e48:	28 17       	cp	r18, r24
    2e4a:	39 07       	cpc	r19, r25
    2e4c:	64 f4       	brge	.+24     	; 0x2e66 <fputc+0x3c>
    2e4e:	e8 81       	ld	r30, Y
    2e50:	f9 81       	ldd	r31, Y+1	; 0x01
    2e52:	01 93       	st	Z+, r16
    2e54:	f9 83       	std	Y+1, r31	; 0x01
    2e56:	e8 83       	st	Y, r30
    2e58:	06 c0       	rjmp	.+12     	; 0x2e66 <fputc+0x3c>
    2e5a:	e8 85       	ldd	r30, Y+8	; 0x08
    2e5c:	f9 85       	ldd	r31, Y+9	; 0x09
    2e5e:	80 2f       	mov	r24, r16
    2e60:	09 95       	icall
    2e62:	89 2b       	or	r24, r25
    2e64:	31 f4       	brne	.+12     	; 0x2e72 <fputc+0x48>
    2e66:	8e 81       	ldd	r24, Y+6	; 0x06
    2e68:	9f 81       	ldd	r25, Y+7	; 0x07
    2e6a:	01 96       	adiw	r24, 0x01	; 1
    2e6c:	9f 83       	std	Y+7, r25	; 0x07
    2e6e:	8e 83       	std	Y+6, r24	; 0x06
    2e70:	02 c0       	rjmp	.+4      	; 0x2e76 <fputc+0x4c>
    2e72:	0f ef       	ldi	r16, 0xFF	; 255
    2e74:	1f ef       	ldi	r17, 0xFF	; 255
    2e76:	c8 01       	movw	r24, r16
    2e78:	df 91       	pop	r29
    2e7a:	cf 91       	pop	r28
    2e7c:	1f 91       	pop	r17
    2e7e:	0f 91       	pop	r16
    2e80:	08 95       	ret

00002e82 <__ultoa_invert>:
    2e82:	fa 01       	movw	r30, r20
    2e84:	aa 27       	eor	r26, r26
    2e86:	28 30       	cpi	r18, 0x08	; 8
    2e88:	51 f1       	breq	.+84     	; 0x2ede <__ultoa_invert+0x5c>
    2e8a:	20 31       	cpi	r18, 0x10	; 16
    2e8c:	81 f1       	breq	.+96     	; 0x2eee <__ultoa_invert+0x6c>
    2e8e:	e8 94       	clt
    2e90:	6f 93       	push	r22
    2e92:	6e 7f       	andi	r22, 0xFE	; 254
    2e94:	6e 5f       	subi	r22, 0xFE	; 254
    2e96:	7f 4f       	sbci	r23, 0xFF	; 255
    2e98:	8f 4f       	sbci	r24, 0xFF	; 255
    2e9a:	9f 4f       	sbci	r25, 0xFF	; 255
    2e9c:	af 4f       	sbci	r26, 0xFF	; 255
    2e9e:	b1 e0       	ldi	r27, 0x01	; 1
    2ea0:	3e d0       	rcall	.+124    	; 0x2f1e <__ultoa_invert+0x9c>
    2ea2:	b4 e0       	ldi	r27, 0x04	; 4
    2ea4:	3c d0       	rcall	.+120    	; 0x2f1e <__ultoa_invert+0x9c>
    2ea6:	67 0f       	add	r22, r23
    2ea8:	78 1f       	adc	r23, r24
    2eaa:	89 1f       	adc	r24, r25
    2eac:	9a 1f       	adc	r25, r26
    2eae:	a1 1d       	adc	r26, r1
    2eb0:	68 0f       	add	r22, r24
    2eb2:	79 1f       	adc	r23, r25
    2eb4:	8a 1f       	adc	r24, r26
    2eb6:	91 1d       	adc	r25, r1
    2eb8:	a1 1d       	adc	r26, r1
    2eba:	6a 0f       	add	r22, r26
    2ebc:	71 1d       	adc	r23, r1
    2ebe:	81 1d       	adc	r24, r1
    2ec0:	91 1d       	adc	r25, r1
    2ec2:	a1 1d       	adc	r26, r1
    2ec4:	20 d0       	rcall	.+64     	; 0x2f06 <__ultoa_invert+0x84>
    2ec6:	09 f4       	brne	.+2      	; 0x2eca <__ultoa_invert+0x48>
    2ec8:	68 94       	set
    2eca:	3f 91       	pop	r19
    2ecc:	2a e0       	ldi	r18, 0x0A	; 10
    2ece:	26 9f       	mul	r18, r22
    2ed0:	11 24       	eor	r1, r1
    2ed2:	30 19       	sub	r19, r0
    2ed4:	30 5d       	subi	r19, 0xD0	; 208
    2ed6:	31 93       	st	Z+, r19
    2ed8:	de f6       	brtc	.-74     	; 0x2e90 <__ultoa_invert+0xe>
    2eda:	cf 01       	movw	r24, r30
    2edc:	08 95       	ret
    2ede:	46 2f       	mov	r20, r22
    2ee0:	47 70       	andi	r20, 0x07	; 7
    2ee2:	40 5d       	subi	r20, 0xD0	; 208
    2ee4:	41 93       	st	Z+, r20
    2ee6:	b3 e0       	ldi	r27, 0x03	; 3
    2ee8:	0f d0       	rcall	.+30     	; 0x2f08 <__ultoa_invert+0x86>
    2eea:	c9 f7       	brne	.-14     	; 0x2ede <__ultoa_invert+0x5c>
    2eec:	f6 cf       	rjmp	.-20     	; 0x2eda <__ultoa_invert+0x58>
    2eee:	46 2f       	mov	r20, r22
    2ef0:	4f 70       	andi	r20, 0x0F	; 15
    2ef2:	40 5d       	subi	r20, 0xD0	; 208
    2ef4:	4a 33       	cpi	r20, 0x3A	; 58
    2ef6:	18 f0       	brcs	.+6      	; 0x2efe <__ultoa_invert+0x7c>
    2ef8:	49 5d       	subi	r20, 0xD9	; 217
    2efa:	31 fd       	sbrc	r19, 1
    2efc:	40 52       	subi	r20, 0x20	; 32
    2efe:	41 93       	st	Z+, r20
    2f00:	02 d0       	rcall	.+4      	; 0x2f06 <__ultoa_invert+0x84>
    2f02:	a9 f7       	brne	.-22     	; 0x2eee <__ultoa_invert+0x6c>
    2f04:	ea cf       	rjmp	.-44     	; 0x2eda <__ultoa_invert+0x58>
    2f06:	b4 e0       	ldi	r27, 0x04	; 4
    2f08:	a6 95       	lsr	r26
    2f0a:	97 95       	ror	r25
    2f0c:	87 95       	ror	r24
    2f0e:	77 95       	ror	r23
    2f10:	67 95       	ror	r22
    2f12:	ba 95       	dec	r27
    2f14:	c9 f7       	brne	.-14     	; 0x2f08 <__ultoa_invert+0x86>
    2f16:	00 97       	sbiw	r24, 0x00	; 0
    2f18:	61 05       	cpc	r22, r1
    2f1a:	71 05       	cpc	r23, r1
    2f1c:	08 95       	ret
    2f1e:	9b 01       	movw	r18, r22
    2f20:	ac 01       	movw	r20, r24
    2f22:	0a 2e       	mov	r0, r26
    2f24:	06 94       	lsr	r0
    2f26:	57 95       	ror	r21
    2f28:	47 95       	ror	r20
    2f2a:	37 95       	ror	r19
    2f2c:	27 95       	ror	r18
    2f2e:	ba 95       	dec	r27
    2f30:	c9 f7       	brne	.-14     	; 0x2f24 <__ultoa_invert+0xa2>
    2f32:	62 0f       	add	r22, r18
    2f34:	73 1f       	adc	r23, r19
    2f36:	84 1f       	adc	r24, r20
    2f38:	95 1f       	adc	r25, r21
    2f3a:	a0 1d       	adc	r26, r0
    2f3c:	08 95       	ret

00002f3e <_exit>:
    2f3e:	f8 94       	cli

00002f40 <__stop_program>:
    2f40:	ff cf       	rjmp	.-2      	; 0x2f40 <__stop_program>
