-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
-- Date        : Tue Mar 26 12:55:13 2024
-- Host        : chipdev2.physik.uni-wuppertal.de running 64-bit unknown
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sim_netlist.vhdl
-- Design      : mopshub_readout_bd_gig_ethernet_pcs_pma_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair91";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair92";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair92";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  port (
    \cpll_cal_state_reg[15]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair63";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE30003232"
    )
        port map (
      I0 => Q(1),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(0),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[15]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0777"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(1),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair88";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair89";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 : entity is "gtwizard_ultrascale_v1_7_9_bit_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair90";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb is
  signal B : STD_LOGIC_VECTOR ( 0 to 0 );
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \arb_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \arb_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC;
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr_reg_n_0_[1]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[2]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[3]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[4]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[5]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[6]\ : STD_LOGIC;
  signal \daddr_reg_n_0_[7]\ : STD_LOGIC;
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal idx : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \idx[0]_i_2_n_0\ : STD_LOGIC;
  signal \idx[1]_i_1_n_0\ : STD_LOGIC;
  signal \idx_reg[0]__0_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 47 to 47 );
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_i_2_n_0 : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \idx[0]__0_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[0]_i_2\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \idx[1]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair44";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[1]\,
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[2]\,
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[3]\,
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[4]\,
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[5]\,
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[6]\,
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => \daddr_reg_n_0_[7]\,
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(0),
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(10),
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(11),
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(12),
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(13),
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(14),
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(15),
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(1),
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(2),
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(3),
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(4),
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(5),
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(6),
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(7),
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(8),
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => di(9),
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      I4 => \idx_reg[0]__0_n_0\,
      I5 => idx(1),
      O => p_0_in(47)
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in(47),
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFF00000010"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => \arb_state_reg_n_0_[3]\,
      I1 => \arb_state_reg_n_0_[0]\,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[1]\,
      O => arb_state(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => done_reg_n_0,
      I3 => \arb_state_reg_n_0_[2]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => daddr,
      O => arb_state(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => done_reg_n_0,
      I2 => \arb_state_reg_n_0_[2]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => \arb_state_reg_n_0_[0]\,
      O => arb_state(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000F00000700"
    )
        port map (
      I0 => en(2),
      I1 => idx(1),
      I2 => \arb_state_reg_n_0_[3]\,
      I3 => \arb_state_reg_n_0_[0]\,
      I4 => \arb_state_reg_n_0_[1]\,
      I5 => \arb_state_reg_n_0_[2]\,
      O => arb_state(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(0),
      Q => \arb_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(1),
      Q => \arb_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(2),
      Q => \arb_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => arb_state(3),
      Q => \arb_state_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => idx(0),
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => idx(0),
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => idx(0),
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => idx(0),
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => idx(0),
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => idx(0),
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      I4 => idx(1),
      I5 => en(2),
      O => daddr
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => idx(0),
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(1),
      Q => \daddr_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(2),
      Q => \daddr_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(3),
      Q => \daddr_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(4),
      Q => \daddr_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(5),
      Q => \daddr_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(6),
      Q => \daddr_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => daddr0(7),
      Q => \daddr_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => idx(0),
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => idx(0),
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => idx(0),
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => idx(0),
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => idx(0),
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => idx(0),
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => idx(0),
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => idx(0),
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => idx(0),
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => idx(0),
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => idx(0),
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => idx(0),
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => idx(0),
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => idx(0),
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => idx(0),
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => idx(0),
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[0]_i_1_n_0\,
      Q => di(0),
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[10]_i_1_n_0\,
      Q => di(10),
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[11]_i_1_n_0\,
      Q => di(11),
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[12]_i_1_n_0\,
      Q => di(12),
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[13]_i_1_n_0\,
      Q => di(13),
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[14]_i_1_n_0\,
      Q => di(14),
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[15]_i_1_n_0\,
      Q => di(15),
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[1]_i_1_n_0\,
      Q => di(1),
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[2]_i_1_n_0\,
      Q => di(2),
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[3]_i_1_n_0\,
      Q => di(3),
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[4]_i_1_n_0\,
      Q => di(4),
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[5]_i_1_n_0\,
      Q => di(5),
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[6]_i_1_n_0\,
      Q => di(6),
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[7]_i_1_n_0\,
      Q => di(7),
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[8]_i_1_n_0\,
      Q => di(8),
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => daddr,
      D => \di[9]_i_1_n_0\,
      Q => di(9),
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => done_reg_n_0,
      I2 => idx(0),
      I3 => idx(1),
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(1),
      I1 => idx(0),
      O => B(0)
    );
\idx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \arb_state_reg_n_0_[0]\,
      I1 => \arb_state_reg_n_0_[3]\,
      I2 => \arb_state_reg_n_0_[1]\,
      I3 => \arb_state_reg_n_0_[2]\,
      O => CEB2
    );
\idx[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[0]_i_2_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => idx(0),
      I1 => idx(1),
      O => \idx[1]_i_1_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_2_n_0\,
      Q => idx(0),
      R => drprst_in_sync
    );
\idx_reg[0]__0\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => B(0),
      Q => \idx_reg[0]__0_n_0\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_1_n_0\,
      Q => idx(1),
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBB04440"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[7]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => done_reg_n_0,
      I1 => idx(0),
      I2 => idx(1),
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => \arb_state_reg_n_0_[2]\,
      I1 => \arb_state_reg_n_0_[1]\,
      I2 => \arb_state_reg_n_0_[0]\,
      I3 => \arb_state_reg_n_0_[3]\,
      O => wr
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \arb_state_reg_n_0_[1]\,
      I1 => \we_reg_n_0_[2]\,
      I2 => idx(1),
      I3 => en(2),
      O => wr_i_2_n_0
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => wr,
      D => wr_i_2_n_0,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => cpllpd_int_reg_0
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "TRUE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 15,
      CLK_COR_MIN_LAT => 12,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0110111100",
      CLK_COR_SEQ_1_2 => B"0001010000",
      CLK_COR_SEQ_1_3 => B"0000000000",
      CLK_COR_SEQ_1_4 => B"0000000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0110111100",
      CLK_COR_SEQ_2_2 => B"0010110101",
      CLK_COR_SEQ_2_3 => B"0000000000",
      CLK_COR_SEQ_2_4 => B"0000000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "TRUE",
      CLK_COR_SEQ_LEN => 2,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FULL",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "TRUE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXDES",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => i_in_meta_reg,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => i_in_meta_reg_0,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => i_in_meta_reg_2(6 downto 0),
      DRPADDR(0) => i_in_meta_reg_2(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => rxbufstatus_out(0),
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '1',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => '0',
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_45\,
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '1',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => '0',
      RXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_60\,
      RXSYNCIN => '0',
      RXSYNCMODE => '0',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => cpllpd_int_reg,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => rxusrclk_in(0),
      TXUSRCLK2 => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_rx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_out_i_1_n_0 : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => rst_in_out_i_1_n_0
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_out_i_1_n_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_out_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_out_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_out_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_9_reset_synchronizer";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking is
  signal \<const1>\ : STD_LOGIC;
  signal GND_2 : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= GND_2;
GND_1: unisim.vcomponents.GND
     port map (
      G => GND_2
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '0',
      CLR => \^lopt_1\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '0',
      CLR => \^lopt_3\,
      CLRMASK => '0',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    gtwiz_reset_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => gtwiz_reset_rx_done_out(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  port (
    gtwiz_reset_rx_done_out_int_reg0 : out STD_LOGIC;
    reset_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal rxreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_rx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rxreset_int,
      I1 => reset_out,
      O => gtwiz_reset_rx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage1,
      PRE => SR(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage2,
      PRE => SR(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage3,
      PRE => SR(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage4,
      PRE => SR(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => rxreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  port (
    gtwiz_reset_tx_done_out_int_reg0 : out STD_LOGIC;
    gtwiz_reset_tx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC;
    reset_sync5_0 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  signal txreset_int : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
gtwiz_reset_tx_done_out_int_reg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => txreset_int,
      I1 => gtwiz_reset_tx_done_out(0),
      O => gtwiz_reset_tx_done_out_int_reg0
    );
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => reset_sync5_0(0),
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage1,
      PRE => reset_sync5_0(0),
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage2,
      PRE => reset_sync5_0(0),
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage3,
      PRE => reset_sync5_0(0),
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage4,
      PRE => reset_sync5_0(0),
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => txreset_int
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  port (
    reset_out : out STD_LOGIC;
    userclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2 is
  signal reset_stage1 : STD_LOGIC;
  signal reset_stage2 : STD_LOGIC;
  signal reset_stage3 : STD_LOGIC;
  signal reset_stage4 : STD_LOGIC;
  signal reset_stage5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_stage1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage1,
      PRE => enablealign,
      Q => reset_stage2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage2,
      PRE => enablealign,
      Q => reset_stage3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage3,
      PRE => enablealign,
      Q => reset_stage4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage4,
      PRE => enablealign,
      Q => reset_stage5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => reset_stage5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    userclk2 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 115136)
`protect data_block
oYjQrejy/plCi7J+8Yn9O62uWLKs3Qr6Yp0DiulYjvMZxu9S5JBsGz7Cc4agpgWY7qDO/toM1w1j
NE6Iez/nCi73ktPYoVZEdjauq8JLpjtSrNyd7kKVaIx+sm7Kwv7DVu6o+BtWk0xcDNObJDut0w+N
Ga1C61KyVWzflUpAhoI0A7GsWYQpIpKv2vhL7ioBNTrgf5hL40Vq6owSFguEiyeKDPYA+zIkn78z
ytskca9yWL1PVgQWG/4GCJgM5cMQqwxeiDYTkkenuQ+8cPniaDz7YFjjbn9P7Fqs019j/SpyRHxg
eqvXnQ/wX09BTWCMNbx9usYB2oKpGczY7pVGUgNzwLxocosVACOPyseOaD3qjv2dnXrsWztyt9Ga
rkt8V4PM8u3sly0K9AJebC3PzP6r6/zZ5zkR+mjdJ8OdSvNbAZQb5csuQwb2UrXpASZmPa744BRQ
VqB5NZ5ksq0l11YMSogDaFsQCdGTT0o/LvS7Db4mSBhY5c9VnOJW2hLbsgcIu9esGtJDXY9hm79A
7nbAUlQklvASH4SkgQcjQALGlcm5MJPOCsqktmeYiPiJinHsE87NPtqp61DPm9xoUqgMODyZLyuj
mWaTXCkqbU6lL039LMRnDFny6AMlHY7DpRQoJJmSAHQz2EOL7x5rgRINaHiFTaH9mBE+IwNCwbWz
6kOgrw0YEOBv59pD9k/voRB11IB/NxhX9q5HD1ZEwDUgtZYWG9hFY2fV1cRHF38m052zuwo0or1B
3zJrIRH/sSEiHZ7syzZdahhpvlqQ9sS265xwo8sHf3nr+sbA9BlES9Qa0dDMe78IOgvL+RJkmcTj
E1K+8jOXuoieXmBUA+LkOcdGKIoiKTgUnfamvV6RMqm6ZFUoaYtnFMF7NuD0MQT5mkLtKI66sWU2
89LhZ517RsN4N2gyuVrRVMI5RQt0xIeEwC4PdW05xdA/tCo8X136gj4RHUyzIu3moxzERTmqvv6J
oCYuBPVTO/ndScdToZ7wMI7CFp/eRKO7ouyAQtZKAtGroddtnrMKKDV4UboeOnO4ExbkDDcWYzpk
FgHQAsFYjzTQAvMAWa1/SnyD/dl7zS/8dlN4FaIEAKdo/8sz4L/xcZCplq1aiosPyhWG9GhRBm1/
RyYcMKMQoaIzV87qW2Qk1jzvuxxECVAHJEbf1aDC+rZZP2hM/lGhf6Na0/ozxprXkSUX2Z6j7A/i
SidNe3AFlUH1c2BthSLxsonVM9Tc2GDwVYSdSg1fuDzoo8/0PYwo5cqr1ISMRB+6iYYc8myZL5fW
OY2ZuJnaQB2kyTbCn6AcyOaoSzfQNsPhfY9kxeeDDO/yz7lW1DkpiDghHyIJP6jk4nrv7KzyIlWl
nL7QHaTCGjiz9kBU7S05vxD8maIwn8UgTVn2Ij9GjbQ0l3byxNkGIRkG2/eTflOsXINh8T5RphMW
qQgTVjE37kp40m5d5zo6fNPRFCjQeEs8Tor6Rgr6ukMncanGtiq/WzNEOcErTxSGaw7KSJJf0L98
zGxDVl0n1rDgJ3HuyxdwtH03zHisr2bYpRbKyhXgMftynkP3WPDRkS0v9G7IfeieDWtykwFYSlCY
K9BM3x6qDogA9BNFjtCit0CmgezZ8SgRA61U8FhZd8znkX1MSLIsdSS1J8Geud/T6Fsz67W521Ae
D6TeBbvypvbE03tCNAKW0sH18WOQDBawvo4xWVfJRjfpHMBn7WWafjaDfDuiI8hF0fszuOmiCvMB
4Qq12OvnfXhcgJ4sJrCHf4zkNTuTrCRKvSzY574N7XXuS+cf5JY4mk5hFiVFEJwTpl5zt5sBi/JQ
L8GgaSx/SmPAETFRfV+bPPSFb9t3xzN3jjlweNwl981kpuaFlf1jhs+rmdTZ4RVcntOvBZEX1ysQ
RpYJVesAiFcDtm9qz53V81PYaONl6oPGRlATYui5rXbmGi+vcxySQvz2Z5Hvezdvm7Qttr5oQnLF
HSUhtQW5E47THAbw0An6BiJvHDdw+LDKAZm8JMPqYCApaIuYcAHs3fuXqN05OWgDhzxm0J5T5zgn
gkd3dbZgx4a5ZrlovS6cznXDS47uddc7PEKq/ckZ3okNcj1OQVdGn7A2Xh++tBKf24wbUJnSEI7z
21/1mypKeJb7XJDeaBOmxxM1nZ/5KAmFh/G40dD2ZUPhoBhyt0Blm6MXrWRfM2ifCB1h3flb/bGq
n/0WzAzi+N8LqQIk96lK/8L0429cyQ4ukBX+tsd3K02nDNAr8PSPdhX69/fPHtoVwwhb/bHnXK45
pFwac03Oin+hbY/ehSBJA4pX3J4mAtWpdH4oDV9rKijMK7XGDqaQ4aPmqUolBkdXupJBFcKWn8GQ
HemIfpd+cKpC3XZPEGtOdqAJZw4XFfLAhJrlLp/dOr6OZkG4jrz9Ag4pmKiK7RHvJkxFvCZ3oPpB
aq0sVG1S8odI/OuPM9MyPzIO3IaVtsWFgZKaHL98d3ASYiFcTan0gwaGIsF9e3NDVJhOlIgcbUZ2
zhZVFOwG/KuzTrK8sn0BtkmYcP+99oQ0I37th4cfyvzC/PcgTQ9kiiQcaUj2+g5VwRVnEtDiOtB5
hbr88zj8Jlo9oZeMntT67WO0H7clK7XvYCtVr1n/glj7L+rix167fHW4KW3KEf1XbV53hJ/AOGVj
IpwA2fRY6Ha1ETb80cVNVCy7zpriWiqWVs84sRECbSikj+3Cjt0XxV4KgRPt39axydwMFASaNUGq
U4IUxYvK84dtOoHAAUZIi0UOjG3qUT8Hm+nwF6h0DZ6LLgl9sWpGI9liBN3m+dblEp4UQNgYMo8F
eWPo7GxzBLWs+43rb0pdMAmXabGZAzQzdsyBKU/KvRAMCsXrck3YqPyQ8mMg9gRJP1Oyc7WmlEsx
OSDGsy4c2tRpAiolU91iDgwjbPBtTX1WhTXxoY9w5dJXB5DwLTjObgCJQGgGgPm2e0QXOZZWfp/M
ve3cu9rbpILTEGrRnbXyKuQ87txV7il+0HAdnCBBsfG+zJnqy110x9pDJxOfxany6TG3wcFaCrr3
6GTVeDKxEW2qqg/A1ih1yY2I68nMun7f442G5XG8im61fFOzcmRUd2sKIDvOFSsQtl1bNYi3GYt6
+OrC2gfPfJX7+6DYqX4b0WXvvTYJYVySszxn+RgCc6tHj86vFIafODNQgx59NZMFBM1u91/3om5S
Vu9mDf129YiLIQKEiNriOz+NWjJ1Ebl+8EmUu9Sw7zyiK0FKnRe8rmF+ltwK9zCJM6rPnjQR/y7d
zxvk55JjfxnBekX6TGkSyudaWK2yz9n8CHxJsNi7zHUBcxici0urFH8r2VIphZnhcQqku2RIZvYN
D0nbCrAJt7bga2TqagVYiIO3it04TpZ5gycmaqUgymI1JsrRugLN66CVcEpvxdG3GtLIf46ErJHV
p2YAHFKzBItvoc5UgRpZvWU6F34M0ghQhxOtn+y+dvoSqNmUPHFODuyQcc0tnYAjAjTL1ATCVQkm
85ShutvEfkcOTlroaPDaaSRbTk4EzaVm6BAXC5PqN+erWpMOj1p5dkhr14hl0SU8Fu6T0DRJbCX6
ZzNmUdWzgyv8wY5e5ob6hoRQ0/bI4Q++PJlHuH0JDc1HVBTs+mj40LVelrFpuplLscxg2Jcbdaju
S5+P7YIGgkLdZXCe7S8yXS2Rs43HU466niUq6SIRpjpFvSY1PWUnv0ALXptugP7A0m7Exd9VXxkC
pN7VqhfeNC9dxdgNvRWpYpU5HVCqn9ByN+KpdjXvb6upk95uyN1SNEcxyjBkXQaiC7wTtfiH6cEr
b2D7ctg5HnhBAYoDZ/lgU0X9cbQZdoBTW+5RLKAU1tSypzN5NYA2bIlCqdfE3xLdkmbfG3hAjPur
BQvCcDCWok82aau/mE/uue8rv8DgW2qDh4J5M0RNDazdxdIb8b0hQUXpj+RGTqelw7pOZGQSByvs
zQzM9INebfrT5H8N0axhDBEzIxtm8gBbJD3jOICOxX4PeKUbPnfIrRGAKVgUjp0G76ruPc3z2rKY
Z5ws1XlIJQuye2hnWZjw7Xd/yEVXoqtJeSzZRDhraPxpa4nUfdlP8sr7bJaluQ9e2aGHA3fxgSrX
FaRtPn/8FBAVRwn0r+/hIRZ+JYl0shUtw4QZsJ9Pz+FiUdwYtBj8nNns/cn4kZq9orsjy44EvGHu
P0oaC5VJ/aEME8xQdvS0ThqhIeaxQYSV5bgMaTQT/6pf/rm+GfZUnIxB5gbkxlt6c01rufr1694H
idGFHL+xzzBT1/vY79+o8knrJPYaI5tTh44nruX13pbtwZmJwQinKk+WQWpo4o58oo6iMO4o8cBh
Leo7+X1wbcC+EVyA0ix6EuS2SB9OhhnGZteEGBNAGc1ZCDO/KJOd0DcSnTDp+7ShcfCdYsFFiBeF
rtFjbWeofQUGeYOefSBtVduk/ZTHfDfsx7L5qhgiORZ9skK2a+UU8Cy5BEMTMByjIG70Ni3RK6Pv
2Rh3cAGMiWORbcC3vD8IsOOnZcUhwwc78QxYmTnhnBNfW8E1pjVvw0o3cmOF4nAlNqHZctCYWa78
4AbI2YDQHaaeBcjF4o6c9E+PhY34/KWsRRv5/i9wEYkhXZ6/jqQb7afjiWOHrivWPpV33cCGsUWE
LFG+amBa++Umy/ZY3328bUq7VacVzPoitf/YNAbortubv0e1PmJZbSxQJx1/AQRknMI+eZmlSwt5
lQofRLjn9hJeYlqiblqtBy5a/z1+fcx5rHBVEb5fz3jvhwhGzDnxWFwnfI7LdgJhzaF0CCBmXD1g
njgnO+ZhNKG4tKQzNt0iF+AdeZTTh0WBMytqNp2buQG2RdHtEZkDr/vKblidogvN8DajcEnPYCTP
rnPotIJKzfiiRr55MXUk6gAAsCgQFBQsOW5Unv8xcvFqvHHh3lbENDTOmKsXkc19vuzSsels55MD
n6eY2aIPd3p+3NG2BkwYsvYR+9bD5Zow7WZwdQPr4NmDD2MxGrobsPBA0HlZUHnqs4aFA9HLk2Nd
5KPky5F+jmXVlQTYcl7+qzR+O6dzYQSXEx1rw84X50yYoiWjWFmk8d/zLwE6y2wSXLUWJhZUoKuq
dImvnYvHb8r94fwoviF1cMEf0LrwfL65Z+WqrC6QLRh5YsCiXmzixfSO6L3WILGA3yka60c1I38A
torB1Wg8ch03P0O+s3ocoBzF1q1h0a3+bWMRPq7WQWWckRl+zwmWwwUqTNj/uYj+iXV+6Kp8uwfB
IVmEbxSnsJf5ehHJy4AcgMsYu6INEKZDk4eAhpb5WAT0w3QleLpaQu6TLYitR6UT1C4EMSq35m1j
tSiY95umrR/GGlxjSHX8505mOHDMJG++v45y2ORYbkCk8T6TtFfbSOlYJFko01lEkFd5YcIBVNo8
q3ToDn7UZJ5TVenJvEIEQbzkne4WG2esLLX/Y9kmkiuOxvYXJG8UfJT78njegSjW9ulEEXYsDcDo
B18bSpnq8a22lbQTxl5MBBKCqm+bPlZ/V+0kpUs1GsPG7fq6r5w1YlMTH9Ygkw5mOrKcGCsi+Oxv
3ea/aL2H5PoYV6DGBeWs8QYe+xONnzF9xfIiz4MPP3bpJp3GUcGXlaUvQnbG+iTH+83+JFDZ/sMi
pi8rvQXMOgNO6kuuuJruHOnG497lMF7nzt0HqihmrRIQIg+qstXjMQUldQk4pfQJeO2bHLfJMOTF
V3FvLEIDGZF6ptxSW0HjIH1+CuUyBIGEnYp/2JbUahYosWuX9K4UnSTDHpllI86pyR5I3CRvMcGK
Mmy92vyZ23nBmrSxKEnoRwhJUfmVhlUiy0WBAF4rg2tDSRu8Nh61evaD1Wx+5ZJ7cjkBRkHe04TT
0pobFld2VVV67o0lF0YztCWaw96H3bv9VyWcrQCoQtB5QjGclSm8haJdQGEU13s8Qu2rdfTDgj0j
REYrk67h5S4CDaQ7q4S6dERfmWGdnz0wr+zGZDXKRCDxacrXPB7b0NRP0tEmN6uH4ziqf46CsQEz
U7tAq5sew6MHHHeX0LeF/TfG0L1xs1BzEo4zHRLq3XyP9yOzXffl2G+IXDqik6lATtILyjlXD0+A
SlbXbqwIFNPGTG0KP2cfoY4GgnQrkyWJjTHdGf+6odv5p2YMWdLRv5rpgwgiRF3OL/9M2qIjSvp9
a6mb86z2k1vimGx90wA2ZbV//ZpcW8pyqD9Gk6Qa4a2vhHyPZ61odkox9Ouv2pXFZTJxV6D3F6qY
4sySw+OD8tAXkZpc8XZ59aGqhIieRtpSzTwhvKTPatqhG6TVC8vBas1DdwR3WdlLnSSqTdXWyQuh
hIQz6CeTqHYjpXBevACf/dDZXxInkt0aj9aGE+J2kc5ur4750qi4LzuZwBZCDFhF6JzDXjQkpgLT
ifDWoTLmCFW8zQYJP4eb7ewtGFrRr7CyNxYHOMK3Xb+WfSKM6cUzsSIwphx+7gWXFQSSQnQ9+YN6
55Q8ehT+6oDuH82InY28hUExEOu3R0CRqs0cj+VJEu4gwiozyG4u9jfh9VnyWPYcRp5a4EVDuPzy
v/wpaKhU70UxmRWvDoj45WRA8/8mTowJYW+gGDVmn4FRvo1cKUeCJfByfot4AGOWFCAE3+RNbeB/
3qZrAOCVRpVtygcl20MUWJHsr+SFlAV+qpOLUK5enD816F3toZIaLlR8F7fri9S720dBRTHYnDNW
cywzYoKgj6BthGMX4f47akdrzUj2qDwKA5M8A1gUzXxaguKsTS+O6CktNpWt2O1u+6m/TlxnBRxt
Boxys9RHDJIGO2ThQEDKOEM1WGmzaaC3HqHBYc6c5lN5GVBoCqr6A4XAY/6iPFyMJIrcVZYiVi17
9g9/8gkma+C9LcUCfT3QAYpDse5199CyU4q31llmhCf6vY+nwn8zpNhDKcLX9+CdsgWET7t4PQjS
NSXUrwQ+UlIT6RVyKbscDH60MfUMFfbLH6ZRFZ1dDIgX33C7Ml6Pp50qnd8NLBBQrB4JHvHPyYYj
63GrvzRlGhb58x7301FfdEIZfSLtEDbkUhbO+wM98QnOstaSgBQTIt8ihDmVsrSOcSMoCZbTLRmt
JmoeF8GjIFNZ6bSAJfwpNlioh/HdR9MsV18mb0AGSz2KTXWMTc2tPMb0j4Hi+cDHPIV+ZNdte0vz
gA5iD35AAChEPh3XJ37sGHLYx5PPOe8caSN7CAGCj60TBpiTlpwpG7rYoH/gQPUeewQI0iTcw6uP
/K+vXv96R4AZIjODB1hBFskMm0DW07oCsplKcuBYXXiEHunDk98Nged1We7p79PS8Y2tcA2IZVrf
gMgIiH1wfj8PRZPkgy8lnEt7Dc7TGb8bOjcxBEgOOF40KRZ4fCsPfVmtaN2dNlOEBQZyHRD78ygc
xnDuwHBoPOzeojVzLWqRtwL6h9MioriuIjm7OuyI9sHXvzZcjbIfJ+VXZT355GSPKBUn/ItnjWtX
9GC1lLsulyBk3XOy+lLaMudYkCx/wDDwIiLb+dPQ9CGMbw5uBs7OFukDeX69vk5mwUXH3wE4mVe5
NFzYN9Nq/6g/6guIsZF7ZXO4eiX2sVexOGnUrp3/bqSTgMW4kcScU20bOgj8MAlyTl7rU3RheSbY
rZWC4Z8zVCK2PNOerK2aamivG3iYOAQGbjNsKTuJ2tQIdKbeX+NYKeSB4kjr4M3o1lQcBGbfRhtq
9gAr/zVexKYi+4bOKE11423bxQR6DrQuRJ8S99zWtbdpsXG8fuomC0kpOXmtkN8kmbHy8GZzpnFa
WjlrM47vUOPRv+/Rm2iGua1TNSGpj02Q1r5rKBIFEFkuSat/epT+/7DXs9wtGVlm27ZcJ6uITt2K
CZ4uUFiCfWu2Atotj0ngh6QTHXJOAnCK7jKkorxAq2hHnI7Jxl7HP2eHUqSzoFRb6X8TthEChHNH
U9eAIlSgqtl5P/X5UgIuS2rRZq2o1edZsTD1KTop5XiYSRnTcnPQsRZazcXxdXq/abnzFwU45IjS
9SDrO4gJ/yDOp/fQvVKsy/Av1tpQtwzPJZI45iUV/S000HbirIl0LQWEwl5hrNykMWCdfEnEAYQS
Ol2b/3mJhZbic3tgTIijYt3eex9zKrE7Y2HnY2ym8ZDzcJXjzI+yuchKSTH/F3d2hSrHX7vmShEg
FvCi1RoiRlggjlfRygJlKdQkZZp0Zcrp83ZKb4GEER2V5AjXjyNhk0V6706U+8Kvf7luQRniFBvi
N7eXZXKFO5DHBDU5Rf/P9skBcjNXczo2RZUZ9M0oNpRNvQz8TWyhCIXzkbIH76J1zyJPfqaGmnuv
hF+rlb9lJMiYfA8bUBHzaBXZCb2iVtfbrh6p9kXJYpMUjQL8xU4bk9MHeWF0nYD+ycFMXGosfPz8
TiqJN4ZaTOn7FMhe0quIdVNL/dqHgwMLGm1xOy9S0AuJmPWq2+8pnm6s2HdpWI1b+VMccXeT/0sP
5CsU+0kP3lBEMxMVUO9yWET8F3lxnDvPIvH7dVqQosCnb2r9VIIPach1Hw7znEhNExzRKp4KiESS
HeMyQHCOJN76AZcEHAXe8JxQlcuBF7WgZn2c4Hom6Qft6np/StjsokdIwTcXqJfw+uSc3WbC2iyV
F0CF+BMiJJVeU/helRU+ca1+dTlV27C3taD/7yJ9bZa48Q/pVO+TttXFOTDctJyzfUI4xcS/b8bd
lroboQTjl/D/G9rJ9iJ3EU+4BO2I21hHXPcuFGfer+CuHyOO5HTI5gBHC3277CZJyctk7OF9465F
kLcvY/bp+JDVrTA3+PAZ+SnGowoni4iopcVuRHaGQeArkf5ZbV2SSuwlAFOf2crH3W50I5D1JI32
hSYdtvL2omKhlaNdsg27utT+qCsUnQSRCd1TSZPj8jDne/N3zkZy+w8bvrvvFy36vW96+vTH8slJ
GSoiBMhi5X8dfIq7HR2uxPdHdyT7Al2FtUjt6HCtG+2HCkS3AgsTORzwYHSS28YTNZ6YytLtesJ1
u67V34pQPs3h/i6z+4Oi4Co+XkVfNjASMxkeBdsl+FXRNZj5WxcFyUfRhwFgUk2BMClt2UigU8w3
gFMs2HpjIgScJaWmD+6KWXB1/jvtrDIa/eQxXeG2Vf+BpxOk2JIIt0ooPeroTzLm4a1INHAS23a5
oJFvKLzPvW9HDw+CYAP1rSf3ubz37PqsFtnhq+IbHwurP+BY1B2rcBgsszVBIYD0qBDhXYEogjv2
eP9k365eRX144PlcT2rUgQrpnfqGlPt46EYQ6na6yS3rH8aJWw2rpm4gPiQ2f06bJSxSRfukCsVD
96iq6pLSwCO9uj8nk7tAnxsyR/RNjGD4SxSDugG6rgKiIiMLtMukfanbcKdtJlzaChD/CJIlOuDt
9Oc+r8/RifLBSgHGPYmjtL/xGI1C/LhMh3YoIQEAT39xUCNsCTjAdgftAJcAUNu6A6Y+eG3l9/dH
vZJgPtYDNS5H6vaOHHFvhOeckQU/3QFV2pCHZ3JlMdiQxTs3O/103bk9AClYPJqPv2ikCFN5Pzr5
kXvTkzOrE3xTSvtgXoI+W8E4SK5JC9TFZ9CISFxhtSPKbaLypz2dlAKAubgSAZAmDPv81WofiFin
UsxxHJIaNyx7kR8g6TkzG+AySNm2TDXk1JCyzboXx+lmQNLGheOk0VzOUPLzG5DrcHFY8NWkGLoh
/UZRIPwb3PLoIb8SG1kNjRmKUktkQ9lKpDPSlQdKvrL8snXjhHKJPwmflTXNW9Sjmg0QRcb+vUKZ
EnrfvqyacSyRKq/2PaqcckIaZAdKunagtBlYqtm8FdNEUJcEi5Ocx5PdpBJCzp/wOV1RQo9kBklW
DTUrhxV3MCt0mW5j2lNYbMiEUwjT3scrgHqTndgOvSiAckx+PgeDNxGOSksU3Qk16AZWgZ9XUnw5
bcKKOF33f5h6BA8kVpgtd3zGY7R5Iq8mnfX/CISjJwy1GjnozJjgzlH6m5ROpMs69khzjVwqwOj3
OvX0DAgY6Z0MMjfaG1aiFOBSSvZ39e5AbP+MayOGw+FvHlFN3RIZXm9z4j8APGsnrmhVh744Dr7s
bskC+pU2ZkEmzfIMM/sfjDW0kfBESQzIuNaZgWLzAyT4kNJIUx8yysV7ldH1pVzq7/b3ubVoNozU
pwdbPbDchbaVuvzLf4/2rgAuEM88bnvygzHi8ma+GeLM3cMU492nCl2lxWPL4c5kd8MJ3hOybkrd
vpu+KthzOTOTS9PULO5TBjnhrY4vTH9aIm0p49xf59X8QtXRu+tneMtHYMHdPK2IJRMG2h8qMy+W
DK6qNdJnNNQZoE9wof7hUoiv42HmM2qasKtt+pUz5Dysv8aTtZnymKAIo9tEj13h0BLhYzaG1qHF
3x/x9t+AmEdzyNrVBTH7Da/TTU7rU/jedZaN8Nk/jLDIbJVl8pHWmfT4Hd42Qy5zNWaySZnmPEEf
tTedM1+uXxu7qYtvvMvw8EUdwfjmvU0186QrEcWnr1K9pjB5B8CjdfB+QTt6+qx8PzwsIBsOAq+7
rPbERwupzB94guN/b2VRCUtYhaaNavyJ4F5Sl4IKziNPUww9kaJWjznxLts3Mr/Ubw2VPZ539uVn
1iumDJbVR9S2PzQHZJHNxuHkYshNY8fl/C+zLy0L2VDoyusN8PWaLL3kO4tf3sbitohC1nCaDwtQ
NAmhxsh3skpOiKAn/WsnjmzIHB4Uk1gfkyTjZ8A27qrA2HnBCxi6zSGGa5Kmaf5IIR+Hk9rRCxGU
clEGqsbXRUaeTdHfdUtPPNBSZh0vB5KvVHKnbLAaH/8j/RXrrsJAHJolgajoAdERgqSGECCo+6tP
h06HC/RfEqSExjkZDdXBMiS+5Z4jwajKOIbBb9mbj101/evcdtONWRFD5kMieVu7gXLcOLxBbV2J
dv6N/JziCsoV68LPhMaskODP2sD8gBEsB+mKToYubvSjywS1gfbxjNhlp70KMoaSOWrt4M8BYl5Z
GXObStu0szfdm9+blQ74a3TZwAtcccJAnsgPz1hzvNJuxAMpJBKoKVgF0etn6BRR78LWkmSg1npN
iOS0k2q/OBESY54beGjF+EweUUUplY2iVhde+nE1SY9H8ptcj9zaXtFuX9B62/ol9DV1iuKH3bQv
CN+yzHiSKJTcMwCIGEFz9Wx/hCZYskO04jkRoQlXIeXTXV5ltqGH5BJx8PNcHri8hBf+HuD2eUQZ
bwlks2WlKJhTE31YEq0lHFwiLaOsHCzKmDvNmFpUWjj9t311YGpbRxownJtNkXaidq062F3uWUIG
/+kP9BLBr3XixJOqVyrjZOB1WV2XzstvUKz+pbHKbdZQP8/iV9bnnmAEKcEIjToB2iPEuGIFD3OJ
QSEUORQZXFq6dGxCNeiYeR34CCm0lWHLu+tABcE1kWEfATh9c7hrP41Vo8AJB4tQmTCv4kfY/STM
1+iGjTUZyoSd6fvAdWDWRqJMQ1NucG+SlZeprrCLG4E4tpukK8JpeearZArYGGUyZ6ZujgVhHOzf
wQBJ8rqndaxwhkaADHlExfwShar7p3Y2GUjWNi0vhCLsnpgi1nmjNZy7Hc7aB4wAEGhWmblf8eXJ
fJ4KU/sXY8y8oyFcJnkcpXxwJOlFzTn5TekL35j6OZ/H7wqW/NXkBuoLHouCkS42fzQ/A0M+wJty
+S5wJP4/rPJ/cGpiGuCAr/DaWexl0SWJkzHxfUhnhbRnfc9kSKqKtp/6yrjQRDA/rE3kvNHKUvI1
J8JZKyttGvou9l1YX16idv2/q+OIcLl4D6KLyBN6u4jwzisWDp++eh0ZKEbSQj5jPNx5Tql83FJl
5Tw0byEnXBYRaZe+cT22hYiv3hOzbG4pmE6/WVVJFiL11/jPf9dLAa6RBY+EFqEUYzPFRWJzLBj1
VkuIxstPkvw5cH1EVT9dk/MxKBgOFlLRsGL0N5myZ6L8LXtGPCZRUxg3mzTvPd3VLagIdwMm64kT
1n2p+F3h3MhJI3SGm0OzUELHAtdR1tl2oxKO8sQWZkruKRhySR05fq289lgr2O5VaegA1H7U1RHy
QgtWvp1F0BsvyjWYE8DeWYEW1NuCOj3gjrcBlmF2W3eT1p56Sy9CcAcGa96TPxz28y1r389jYR5M
MDOTPdmoOcg4yuramWh+A6yKSBKe/w0TPh1XRSH2surf34lTEkvdHgvGaRzMywitQZ7thLoq7v9S
uHYMuIrI7LGjjEf3fRPH61BGTYPLOLVF608st4M70uh2ffICpA298s3QDrokDlohhMPtcJyMDDkp
LyHhHDe7zy6tVfwHDU9rPdPx6wJv+zG1Ul4UC4JoeeJCmGd6zZOZf10ecfkoGM4Vo9Cn3JWceIz/
M+r55Vf8sfFF67vprVQm0LziVscSBMwz9rexOQ5P3xbiO2FxPShz+bq3a4C348J2xqdZXMw/PvEh
9nF24IIW7FbG9ZcDjqnB+IsVxBcF79owx0bDey/Rn55Sxd+OKv5ddYJ+fR3ELEhasEsCCcYx7BkU
OAL00NmCsbAUyfz+mPTMLa85HE4Ltr8tWQREInYVknUAg0mRW2Ccr/T2Rc3WJMtF5tfH+v2m4yOz
VJSrFCl/vMoj0cMNwBNu99pK9nw+4hgMYrwBSh+AONYJefAdFS5cEzNO9YOiKBtSOONCWkDeMiac
ZNNCoPg6PHBpWXjs1g2rFaeEZ7cc9KtnovWzTMKMaxTXhZdC3s+xQ3b4viGk1tL6pBRP8yb4YoSo
rh5xtLuEaiVg11h8dUZ2zR/odf6rKtUEgdltz3kR6ieivw5d6j59G3LXtRPJvG5qsDvgQtA8xs86
/QFqpiCUawSaFNMnqsWnGif1uzPsYqWC/KrWsLd/jAKDgZ3s1ffSvZnVv0aduhBP8cMkDh31joir
AqSSEw3lHk8kfZLA2il4eN3lS4/4C4ULmIo+DEVZVUo3cBKIc7Tjw5Wj9S1r0MCi3oIRExaipsx4
19fmKrndmE32YSUgy6oKYurKLKzuMAwPkzeh/iELQi3UEVnBAk0y9kS7qy8CUqwMgdSqGk5woyB/
pfTLiGwBJo8+kpCAS7RPBEyNjP0gFpCtW8g7yHyPtvcYULZu81UoWsWSeCmJwUUxAQzfsgF4QTr3
BsS7P0HMJkhbixXoGP87TbkKH3FoDn4Ez1xySLxLK29Zxdh3rO+WIIc2xF/DKf/hN6Q160EhPzyM
pt1soP6XW1DtbT2q2eEEA0nGHlgGIewyttMMXhxERO5G/agvTniTPf9/ccPLEbM7eOwgSrFdqO3W
eK54Of1kBo5a4Fe6l0O8pLIKRnhaknHldM9h2Ue6gBrHkOogHRKtYvOrh20u3/c5/Fxsv3dPdDcD
KbRUl5EIQdnT56PnlZ9x/vlY4T9lFigIO9asGwUVswBraXyxN2Si+7hypwvMTpTypX5kA9578qdH
LutUmRub7IUUihJHIcsKr50H6q74GdSaSZ3SLeHZH6WF1y98XVKg3r0JvKfct/tOFbEiPeOINjtY
2CZ8zGYlBkQFoh6zSdCvTrxsrSwjUmzWr1aty8Fn7F1pPn04JzbWvS7Ump2Bfksn/G4PyrDsgqSm
g0MG2wL+ivLb3golbxJYt3i419ap5VeC0djKxYegUipHAF4FgKqMuOPf3XlNU4jA9QrXZ+MgMTQ9
WmKYX85PzRQiT9ofkTNk0D8N8mdiLX/7pzmhgWeR6tiwHTyKgnyVwlyd8jAOsNO/HHHdmhCGxoOs
0Qtv1Xw5LhvKcVQ08L4qrY0JZmvoXMK4431OTvVS67Eo9cpH2jOF4L26EFfzdSDXBAwnJaMd6oQ3
EcwLXn7Ncfhp4L8s0QSlp0xtOanftXOnpcZjY29n7SANP4T2UAEUaEcS5FdmBtbpE+I6XokK01Py
YvoYCWro+oZALC+Af3zQbKEtcUaPmMKJ/UqSsU1dg8qxjc81kIgo3HDSaJFJdcl3t2TO9W87qju2
dKlMU+WKSY3f1nPL35aETUkbTyZ/kHqqAzU+Rv4VM1NpOHNNxdJdR2RdAV/8mwq+h/D82ZLoYsqJ
f582FgU7QuYQPOno0sLZUVJbQRUg+Uua3o+64MURRp5gU1hnArlS/kUsHbgMNyypN0XVvuuWq5fD
wDQrWa31eWH92S7AIves69wb033MXRtTh1VhQggu+P5gWBQF+1u8XXa+dP26HWeXdZR+i/K8nWjx
N6Z4zCMZJQWqNW3ydEXwBY9+2FdCRQjQkOxqKb/+y5DSi5/z++7ugi+29qHckL0DsvANdURWKRNh
qFgaBiwZpkCsGi5Iddu+NfALq9+2se7gd0qlt20CR5wlwWD93SO/7xsYgAEO6pp1bE6AHTvtQOJ8
VhCX8CkXZq8ID3XiJcTvvnjf8kvtNUDc8cU9GwmX9mfvZiUq4/Y9GmavsEsi6Bb8Djf1osrx/xnw
eyM/k/M0lfjfjG/kp7AplKhEUUeh8dU0/0XCj54s35ds4/xc0RRf4uOO5VTfUykcAd7GG4vGsMuz
g7E2UT6i3aeEPWcYLmQR329ox2m0P+8QRkA/b9sQ8XCmkhQyL6a4VmGHh28OFCt7Zes8SJEBZm1h
AZbz5b0fscITQ+ijASJvGSGrXm8AI5JvYQapS0Pz2TizXr0UFM1wjvH930VjLbO4/CnM0TKPLYoE
a2hpIWLMFrZL9G1+TXOxeT++r30OhJoI+w/CnG3VQJBV9tZx+Oger5k/m393HCeidSl3uGx9RX0L
TT8g/X2MLgcqcJIYc6yehpBm8C4/OMcvmq0gBGkWc95+5vALDchCOIK4DfaFmCHlhSa8X9tHxqyu
m+cuHR0lJbgpj16RuaapxHW51awlwIsX2qm34hjAwsnCGRqIbzQ2iWxw6Al8wTY7pWtkA5mATW6c
b4+WsQuKpIUKcatXVQs6m21Fg1Xp0uQ8FAWch1x+IHwI3EvIc1u/w5t915XRxSv2WJV+TlvQPEwd
Y6hL2n0DaZDUS15OWo4ro6o32iBZMPlC49+nnf4nCS41GKcDii/44S6kNYwXTbAReMZhdpP34DT0
EqFmryf4LmbaGdMPqSE9qdJK5KzVopbYi68CR34xDWov753aKpdhmQL61fVo6Woe5xUx8LUfWJ0M
DpE0d8E80AnsofemRU+Tl8e93pSQW9UzzbWYfohNixSON9XcYQIfuxzWxh/CTxR32PmGgv0qLySM
zOU/YYbXriXrrGHwWMnLz2NS3g8WhueQuBUQKgkEEKCBo0vVzepcMiev3vepIF5by98f7i8j3W7e
RBUFrl3ghNxMikPMakzSmu3QIUriYUOWp4MODofC2l+s0Xyl95+bYyaqj0Y0Uy0LbGww0wrQ6fzi
ZXtChfhzGVZQWwbkA57zl1s0pZt5aIbvzqAwqSSLaif2xD694AhcMhuehcMRefI9ZwC6TwFbRNNY
tbrwNaQerc4Z7aUpO+aEgBn/cM3eZ+SUUzSUShNqMRzz56/HDfUvweacNDflDJeHLStAnAwbxv2g
37NhL5Vjigzg/NwRrtMmMDgCx/675JcXO1PQ61KdI2Vu8SsVE7+Ap28Iw0lkIi4W6yO54CzqNpyR
jO7aECzeJyniRQmAnz2D5PclXWj7mgAV/MYUHYz4gqKNq8MNnEPVvBNCfmdni9+PsTyuA9iINCzA
Qg4q5t3UmAxwcLw4wOa6qivO7aShErsJc9cWLDXoMmEDll+LK2830a4rDVib5xTC/6TGzULQXHm1
DizmiuVxJAG404+tMZ8L4RcPJHd5k0wz+K4z3WMiQ4Fq1bbPR0XdpDLNabyNbz6A8PjP9nWL5LOJ
mud1Y4fijYcIgVGTfWZziBkGU88IyKVIc0DA3UOd8c0qyEAiMrOuMh5n6T8D3mBpSZyurUuy2XS+
ZN4NCnuV+YUG1qF4NLtpP7RyBrXmtcvM33LiBUyVYtiJ/1CSkwclINzWSdq5ETibHb/VgMZn3geg
0orbP57I9aMOIiTmd5x76k1CPgfZKf1EjUbYYiY4gErHWlLoubeYhqONZmsfpROgoL5AJ+tWltF1
6AucyFzBV9qGtTSmhjbq/GRrjDIp0kI40905z6Z+wHUJi86bH0t2RDZihi4vhiuQEVdXslTIclhK
VgxHs68UKV8i5pnjA93sYywgRpUVKPMxKt5jowfyokynorrXXhLPsnRoNVD6g+KzrNkBVmWyDHf2
JUpRotEJhrOJEcfrAITABcuVWppLu2j+jvZKsCSTcVsJpAxDIMFISrjq1kH1gZqFpAb39ZuAdVDe
eLgEH36lA5GjzHYmKm6/PzGiWIj6fRHqOGqGr8pdiJubcNol8QjKWYE9yEXEDo+u0/8/d5L2Sf3j
7ckliKqI+cd6OlSORqicAq2QwYbSNnSqg4aSsIzHD9zvUnFbrHpa1eZ3uWXcfGSxF3zV6Bknme8f
Kb009dS/4MLIf34L7ORNLfRFP740q/HrxoHNLckYbGj6fgUHY3jYqd7wtp4pBsKnF5pTWH3QRLPZ
px39qCy+I7CDMIsLSVQLRSgHPcnnkT7mVIXjlGXVgQuJx5d7QoMFRgnlw13eQSmR/u1BXhQ3aHIj
G0NFTtnLTdGjUN8B0+LlnW6p6WEEvYkSwpYiRtFqKxNAe7COM6MhQosxkrnFgnzRX1iEqCLQK2kG
Qd8MIeYG3Ap8oYus7ZQj7Z5GKQbOGkmpBMBivHnfSMi8ga7PTMg0qFN9h5taSeBYHrDzbF4vw+0D
Srz6rZ6LfwNUo7Mp2rrCE5pJZGMZi6nWIit83T9XDxgZ3nrDY6LJNV2UokoT6sB0mBPHVu+vxJzK
FTzkeH05oNaaLzqQ6d1a+PhAP52gNysITPgS2vTJHL06KFb5EldgHWlHxkQPeTgSfkQ/iI7BwgBb
9hQdGVRWQ8jyEfad2jntTGcnp6PDUMCRE7YiMdb/+szg4uiq0nE5NuBc29bEyWsYnT9hI0OP5BiL
bH0PlT4zj8b4x68/szf29U/nV/M47zGCr1oUr2zaveCtKMlBY6OVOeWKyE+2es+si6Jf7nNsbB+P
NqCTZLkAGvE6fvwzac+zjLFzbReHsmPCxdBMjdQ3ol70unKA4a+/2jTUklU0U7AVMVknl05Tgeqc
60YOfy8k6rEJoMO4caFT2eLchXJfEn9s/zPR4amnIZgPdH7f69CBtuUQrjtNDsXA58eXVLyCH6z5
6qhrGzxyTuY13NwGKvzjw+1+a0IvqVhUYbAGRX6jCEeLBPcQYyK5IYtZj9FCfcpl1/n4Ee71mRh2
lSPSZgUbxQ1X5i5NTdhRKff82l+FtyXGX4AeRTpV0G6LH2/bo0GNWZeFH9rbLCvVu0Xy57j9IXMn
290JYyGAuB4dqyp7ZTFHV/XPGEHMhAjM1msmuJuRxQLb6SgItB2p0fcZL0ZqPk3vcrMcAwccOb/O
4KAylNtv1K1zkUfy6v6zuu/yfkCfd0XjFYPz19JfpJNo32v23NHHYwKtNFRYlaHWDFiW4iIchOwD
OPT45BcQymkNNxmgO6HcXBEAuKKofv6wETk54zQgBXdjfKo7rDoJToJ7eZY6CwOFERcougP6srVL
UPxCKduhl+V+i/+6p3yOmlyzg+la5EkRdiJk+UWvQT8zAptXko1Yovumy8uAOCOiTe50IC3+BvvC
QrPeJa9aWci1qyFll368UbgXpM1dzEixPjZ8e/iPI8yJeeEca+lpMXsThFc/04XDhqQK9FRYH7Pb
ZkFUgjM+8PGDbwTXFApuSlmYjJJ6ysmGI/xwXgzb/lqdSCP5vSjulqispdZr+srTrK6lDINAN2Ny
Yp+grmHNBQHBM2n09VZ5A2O7xz5ek5U9wACSE9ewGWaraPWPHcVklkiT5goK75uu/xsE3BKIBQBb
EcnlNGQI2X8Gl8rDQNyZLD98iB9n1qSDAxO0ynTwWVSRnj0BMM55UWiQX4dQJna8wSsEq/LPQE6n
eG7dl2ENPzDahKYL6kXHAfidqMeBGuQluH7fcnF6smk8GjXmNPGt/dH15zIXvhR24f5AHoHqtIlH
8F5xhjy4bjYqKSvx9vLuHLw/tgf5bVZcvXWkV4saNf4IwjccR0q+j0tpfX6U4gvDUi1GTcSgd1Bn
gH5UzvfeXmZXlKZe16t6Bmp9fEZSY4aBuYaoX6Izc7/GBaSINSyRY35T9DdUziEOfxG2hYSR3zIF
TATwpVdC2vwardMgEZW1r2b8JBP3ea0FdA2VqxE/+C1WbMmBfvS7XIO4GRWuNEVUY1YJLYvH2vFz
n5KJ+4xfdTmDgYYB21uYPvxnELyM3g958eKLyMWdvy8Ew3LsLHBBfpMXG/zddn/166SbfUiqZaB0
LjyhAsfBPutzl2NqBFihuYa8DMHCXZ4e2SgXZTDpWI+8vSphbNmoOgzlXonjTsr6J3NNdcma5B14
YaKA8wH9TKJYzSaJSmQVmK4aUwowEU1iXWCg2kSQvwOyB6zCJdX88vrIE8h2+uYodjax22k4JT5Y
nnGsO2hYkDyue5wvLqmiOSCz9W3EuOpL2viYzSFyBxWIb523GVPNv6jOO6mUSY2deftv4RAg0Wgt
b7vbOysG224N5eFR2Qbj1/SF/HzdzWqKpeZBtzb63kHnM+KA2IJVEDrYEeuoGOCwngdvysydBdIz
yvR0MJzSK4eCaALGPjgrHKbgirNlwgxqIaDc5yS37IhchbD//4qPbemRQDg2XYSmTlCkZT+xOFQV
W/4m/arVL5h1Wfq9L/UcR/sQdmTBKfsRp/zLFZvvA3fIhI0LkvypsqK/tHXKR7Nvd7/2qAmld1PI
PNCO5sts2eroAKcXeqhzExLvXTBM9SAR/jREHJIyZXmK3SRJuwLDD8oV+bzL3gRRlKviXiA3LmY+
Kt4jarkB142b168ORqhSBWxi1CmBqsHeS7KgtjL5KMT/QxZlScAHoQL3fNTq+i6/WVxTBmzzlnT7
0f23D12CY+4A/r9O9Rl2az53/tDQ5PCqWXYV0aO6oOspNDSnrwBoSG4VRzd4thbu7XVWEW2r/+vq
gxi9+TZG8NOa0+ChHAtyWRalPGnUIpa8hroqBVrP1dxvhI2p1iCB5tTZoKPCDZBgbn2NIl5DSeqR
AK0mb9hqoXgTxHgWQJYmmFkj0G+cd52A6sFvtuhyUSoQBMNNSouT9I/IDMV16wB2/VIYo9mRm8Wq
cxotlxjebh2CYIGEDaDPj8ramdXsFsREV5mKD8I7y053Tzh55135sWD3t3M+BNIr8P/Fo6i/bqLe
Qxs8vy+HvIKwSpcoiJbJOP3aYQLD1d/luPtiQNQ952A8yR5TStIFtQ803gnU9ADgWO7vtcjBfFtn
juSDiBjzPSXkRZKxTfEmpLl7lMo8nJD2bmxs2O3WYFMRBKEPDamzrckk7CJQF7YDkWstu77kf4e/
0N4fJLs2tfkZrfZApOUY2moWXt3Uk84HtNXk2tFcR3NDKw98uwurP5KNx23jFnFvk/t36XJ9BzAP
/EJ6YM3uVryjnhRM4KahxX+FYubKXo3cK6BwQYNdQhgwznMqDNPJh3gWQi04QlOo3OoowZA3M+Bb
s5Gsxm7a5MbCqShwlnwrXIIU4fNg8IW+W+Y3zMXEgfY1uY8LGVjOq9hcMfB2AiqtJ7TjZhjRKDVJ
LN06b7vhx4CCG538C3Qbfl7vVmEPTlqjXsflzq54MZxzg0WoSskphDbwnCaILdgbtQKHiPmKPaz9
lc6hsD5LHbiN+Y2EZOKo75ApIxq1hMCUMWIdg18fp2sbPTkPTMU+KldqXAhGwVNKG6FlFNYsU/Cm
8hEI+4Pi4c1kQToP2EPS7i1nkmRro6HYXkCMhzr/uWRF9XkJsCweiKHRvR8alnb3nsU2lbzQ/lnv
gTLfoFwOI5R0DMtcONWVl7QS0zzfE2f6++rRSZJYavtkJVGyJ/3kZmzcSwJi8olLAIQhuLS8sQVh
OrRpHdIR3iqdT4uYi+1JlsPoGEyqZ21Ta1asLWTf9wv8WtOB6Am1iV3J3nZuZz1vwKqkOUd+Tyn0
KtKx9rG7h3GUpjtrCwAGJXI1Y0gSDVr4bRSKwtOSiVt/XLZwvCAfZUyGC2ZulBnHbeA4YYBTnO56
n9TfulPKH/demG3ODShxXfuJ49QlA/AQw7Dwzkos4K9NEFBvxSiTewbpcIiynSO9aAmj0ttWYAjM
klqMsYmu5aZr4el2H3Lq1+xGsIWBG+1wkSRp5Tx2WxxU25kvEj48Ns/M0WohWmWE2OiQhK0xStRC
Vp68s0SOmk8XVdOgux0f+0yFyglI0L/9stW90l8TCgvgLt0NXX5pMXKNhAzi7qWREPhajusn5O7c
4rv90PIPHIWBpozOv7UKWYCFoI4V3g7DfkDb6QPRZ3AKOs2QfZGma34Lv75vvzZdtlUtN35SkBC8
eCen0wIMG4uZkk0yRjXgR9X03GytqfzDqKhdUbxf1mAp7wyBSXOQ2nlt5KzSDt3O/r5Lzb5yQtR1
HaZfX56c80dtwSruUdADdwEPTmLfr4PDQqGRzdteXnsT3FcDWxHNLR0sotVufgfOiMGIO6M8+xSd
XR8l69HYz9Ov2t9L/2imTqfX98+xIWI8qmBe+rT6BDLXFghZVYGWGY9dCarNBfHdotDukLCr1rtQ
YiP5GXiraA02+OOp08+EOzVgl/TLbZrzzzDCA1+mJIbqdPv0cOIWZE2hY1cpDz5wKb6/LoWQv6JJ
zxd9B0gMqy/Zyv3uSwKK4U8xNBYThD3xE1oaU0jOouxPEOVuIvn3zPMxrmI2L7uPRsGTJkUz1uQp
NaY9A4ovpUl5tBlmgA7UEzwCuv3I1aE29ym45ls3zcKo8YgnjAgsAAUwgvSFyF5V9NXIosILOBAR
EMaUa4WTGO7kx2x//bUaRWnnG302U2abJJIeJF9LtcCCigfNXUOKcvFh/7GZeQ6LbMOwJ3+ToS1y
ftq7ES/CTlTsH7wEo/ahNzJYJZULUeSLoiExCV9Jx0yCmKyIo3s5XEMzB2nbLqEufl73rUpIjqvf
uvi44AlKClBCnjpUt8GLfQ0FWfSHL9jfIhtAH4u2cDoPOLYbTODewgn/4XnE9KJBGCk3YbMYq5Ln
Gs2r8ewzGZFY4TYhem8L7kgVl0BN5FxRjjW8aD41lz+lFr1fl+d8DUc7UYBKN5ojvVhw48tb9M0W
1CuwhiuGDFtZhWgf02IBb4nbtNfo1o064b6u8Hi1bxWFbAoS365E9c+emOlPY57R7IxeLsI4S/BT
OadcWqSc4ykcG/glEnBtZg4fXoQ0qUNxOV3FT3YiXgv0+0fmOoxxBcZOv+8YcEXv10p0ubaYjd7h
Id0d6/WlpKLqP2M5Y9H9dLlG8YdtvZfyR2P4MyN6hulIW0vaJFkHxpwECyFumuODw+ALAYkmA2iD
dzWmfoRcBuOQlvrQLFV8DH3LQK0wAH+2VCSZ6+1ERXFgQEWfjLxI6bV3XnoGsgw7l+TEZqKlAMhq
SEGzbvziaHFuZ7pzNVVdNeULHSeEIbl8Kw6y+vJRXsRl/H5MiEfQMEB8DGKuiYVJXzz/r3Qg0POS
fS+18NbPE4xwqCcP1omgIMFWrb3fj8k7zNEZfNHc3zi9u9+NqR/aHK3xntFY5sg5dufxCNrYmOPp
E+TQdxX7BSWii1GT0pjE6Y1l6+lg+08u3lsCa6ICEpCPNipN5WxKEiYnFi+VHipG4hjkJqX4f2jH
JLk8rcPmuRKg3+Y9D5R31o2l35YfpQQuActmnGSQuahm4YXxrvneAcRDZySZT4oq2XnD068AFi5K
GqvMz3ECVd0FKOceM0J23HQWhaJn8kDKs1W2v2JHN/pWDuvuHzk4n19LNVQ6tDlJxvV1IhogPniq
oIWBriiBrIulxxkSofwaWUK6JsJ/ahl4iKLmsiy1KmSanPVr+sJJb3GLcA+XTo+PPWF5aCzHIfrk
33tqbGaYKoCvas3cyyY5VwPvRNjS57Zkq1g0k9M1XDE7+LIU+wBqyxpFYkAXu4HfSBcDzbp7JUGz
PuZeSp0Sfvk+z/VAB9tTEKhws7BgKhe0qL0q3xSiGoHRremITa7jbo9GZ8tfuMt+CFsGS9LC9896
4stBSno1rjC8xeUBhAmkrJsPJXGn3ZvQGYR7+imxGDTtp3WAINTlT2qoEmqRoiZ9tbXIdXbEW9Pq
lnfQx2w8baK19RPxPmsi7OOdPKDxv2v+zpQB3oxJDo2/C14mwgHqWvB2IZMQbk30EIMNP9xiy/kN
X/oBqgqHeYncm+4pA1oTEXUIbtRDMB7X5e7UNz3wXOhVaeAGz/JLP/7voyxkM9jkfIG7oEJLjCvl
wjuNlE/nOY17+wVj8k9nFS7PqBC5EFIasS/m18g+B/qhgyKoNA9dzNKDQT38otCz6KDFgWTJsUvf
Zy3L/vO1MdM97V1QQ0mbNfMB3Me+MzjZBW/HHVWyr4lhT0hz9ncGG6/TyvFMgiWkuNe0xr09QKGK
tO32xDkbDXpSSD4pqBgc8ZI9ylynqshXI1JaECAU0g6WEXvGeXQzUn/Kc72vvCK2XHzaDhw2XLdY
C/oUifp5YxMPFd5gvYzeXtqSQcEwA95XxUNEWlyAZvzcmGE3Dsj4HEdxtkp47Y6Rcv3U7UeLJT11
GgTeH7Jn3seSXG+X6xb95aOwa1mDv4oWtkKYLhjgZdrKW8yXCcqzn4ZRpDjNguXMhnQAVlfb8ec6
Mmvh1fopMiLIrbeowvE7qoiUvezfSXTuWHrRcTqARujl4v70I1t5NHbf4XYVSpZh28hEAa5gQbc9
MiCE5j+wFyjV5OWH+4ZjtmwBH+ixe2gv9NqBoFyDKeQrrgFBkoaoN7FJhT/XXAx/9BVvJlwAVT5l
8p1Bi7khzSSV7T/ve6uuIBOVR2F2ErsQnu5AMkuMQwzn4nJTBziaw9N1EcunEntDNwDC1kD9qsmN
k7G/8j3B+d3cXFiYjD45Q0WVOPIvLdvbP54OhHU5uN2hRA+vUHnaPgzro2AgXCW5pDutyFEGZ27f
dXpirunRXsoHIK/3bR8Wkt/XcruXrl7ow+GrH2ofw9yi3WMvbJXMVxBx2H21ccx5cGExcl4fwMzE
V7iN3BIvvRCZuT9EpYBtM+ySv/Ra86QPvPByiWES9Bf/7sU0zEghd0BL1LM3ZyNEmdWkXHtp98Kl
DId5rIWrMGUBUAkdN0DFYPdbpzWmSAKkYgwgjFVWDNnyELt15kbWjot/D/+ni/sRZBKmUhQB2Ztr
DiZ79qZVVElZy6HwD2e5Ea+xlbaMUV9xcJEEE73kJnD1I5sHzSSJbnMDHlhtFRBp2yCbu5dMrG9t
6NthF+dkBVk8yCgjU2NEs5GysEu6H0XB1172MbzBD2aXoDD0mu2aNH5y0DpJgz3/7i1viPdEBsKt
sl7sWSdwxnLbPjiPA0VhQ7KATFPqeyGMGS20OrA78asr7/6sGPb3vNTNJWumQZ9YKZsiGxYbcPIw
1GWNNLQ1NP5z7plxXZsthtQK+8YbHSEJHpleU58qnEXdIciFxKIfKHs4FuKTc5ELo8+Q+b9Ci/6q
c6wsDpdmDalSut9tdhf4T+ifbr/7WI6NDdi/0pOyzZXDPRnYWX1OpSFwA4oOGxz/VELb+CbAw32p
htuKmiqs1mFMfC8O+kqshD0EYoaB22JIp0I8ko+1suDk54f+uaHH3E6A2fQJGBND+18ZYGANVUar
1ufZerNceBgQWsBwxU3cSJ1NC8jqTjgCNmOiNQkLwK97WYpyl+XKxCCs0jTai0k3ZvX6OECQL7KR
xa8PwwDvM10r3F91Ypl8dbQrzOEu0akhpdmhpZh0A3Jipk3ewNo8PFqH75lFghEr2O2HVm9lI4d4
MNClex1W1V0kggJwzy1HHIgLCWGHweNSeXlHHDEdZCLVOzp4RMoUXGNgsOiPT3H+KbOc73Xm080n
Nb+N0lQXhyzA6UZNYuou3+3MIARUxqbLX9WNkoUVdjjfV58dBufsVTTpqPOeREU6aHo2TUl1+7Gh
6uWFlK5BhYUR1jaUP44bttAlGIYSEq7+K5VjYlY3naYLXRfzZ9QK6EVM/Q1DoGRC/QQIEY0GU0di
9ipvROfpWY3/ELdLitVZwM2yT7A5fZ0Rb4txQTIOO/n7h+Ph613Up+Cxl1PXcO2/VPluAVRzFxuo
EQl8xCK0o+0f+2O1F2wK1hnpPtPolI69GAEKLpqkfXxNDAloELiz55OYz36lzWXHt1r87wSU7bJu
a0F14BQQF/UGdD5rb5IguZ4C0Q/y1ZVyoCbVk5eoagDn8aF99zovdqhXnIoZg1cKx/zNd6y3ldAy
nnUQ7COo9ioYKQog3EbUDzEy7466E3VG6ncwcWaUe/dYOMh2uYWCjzBviSQqtQWWZD56ldXFMkY1
zZi+hnUXZPGUPoZhIS3a+BIa5gz/ZqWOq8ru+8Df4t1uNtJHbatQ3pjZ/3Bfv8scM5gVs3duoFQn
hUXquqbaM9cshV5LfT+S7FRrRbSRCSO5wpMuEBp3SNBB0fLFA2OZfUuQRAoPWhTiLsxZJtxD1P1o
GkAaIbhJQr25ydUPCdajSAU+gdw0b8FNox6CkLULVWI2yvukD/JXS2HOgqQuyjB8xwxOyR4hjHnq
bpGbtLyh5QuNRGIVh5M9phAhugDvp06HovkYVwmO9bMVSTKzd1trsbQsNQSWJWUTYadz2qjhGRVL
/YTR/inFifTBhH6792f2fZM6QXssVvb6uUvilYwbCqgyfpe07+N3b0IMuleB6JW4kdrd5JiyaxJa
6NdTEEv1HM2+Laish5KUVWkzWzp5v5THI59obkvD1MX3tq5a65cGV+JDQKl2cDxd7qZJPNSPIVc8
V/MjPlVnxW1LZ4ZvIAlf/fOZ1LsuM1v5Blr84LS7Xno0TZn865cawNs6i446CrpiJJ1WvaK+LlS/
NBGuIyNbXCLNq471uqJSvypcYBgXoC5uj++Dv1WA1XdyxoGH2mOOH0a42wjkaBVS+L4UyRbBJR9g
XDKCOP21RPRjA+A50SZ8JXDQprEO2scpUsco33yUqGXIxHxrxU5X72rNjXIzkk0+njstCEz84Wo8
zQIbF/oM/8BxTjDsaW6WIH9sFh03bNDv+lBRtPVQjV7Gt5IwZAiOzkCxKDPBdoWioo5WN9IkMzx5
qe5cFNsISGteozZ836C/ROcnA4e4FCK448Lsc9IZsbCyyfCtDHjPA2ZhqU3+vX/Udmw+2pyX6Ao+
IfC32mrgI3mrhkWjbMXHWYp38DUkztnk0W7yrGYSSQpyTBMcqlJk8Sa30u+Z5IntMY/f8DJeD6Do
tdHG02YGK1WYZ9BHbq1U+M39mm1On6VPgZL+Efrliugnxc4zr7xuzjPKjiT6Urzl9e3/oKUw0tjq
xiO1xO1oCl10Tz4NaR0YqH9CEbLpDZujjpYpkPGeqjnBpDo9EoxeE+huzNcSc7pPcja+aFFPdGS0
6sDctdmn/5PYOkOID1Z0lnWqPKdDEEudmguLBUH6GLcOBklzLy1LRnOLd/L81NIe+ejs6nnZaHca
zQ7EAtUo7WuPj/dW7MRFtOfsFR/ZSTqalT3t5TG23+eJPNd09VM5eSfOVqwNHu0heBCD99FjFoIC
gBzuB4aG3S/sIY8QRrPID2VRekkH6GydDS1bJj1RGz5in9sRUbsb2XLZyuOoUOLIx4Yv2EhsBXvV
AWBFCt9InBZgcsaVrGW3vOhhxi4OBq4l6bhFaDfo2K5xOJLbnpzADbut4qSgvF3JdhSIgmjuCGWF
D4AdpFdWsvMcgHj3LjU5UNdTkpUIhLD/ZRVXQDwwCbZCPOGkRUwkU6bpHxJj1a59fs286OqhDFcT
0OIo3xggCLNWG5MUanykdxfDRKa5e5/SpyeW5d7nSwGnF8gYcLGVyURGcQsubd3kZ9Eq2XqtyszE
Mau6mpix3OejnZuoq6/vZA10aniBiTlxRRr5VOM6tCQb9ykc+C5wbIHqu/lvljpAej6dLsN4Zh/B
a8SmA9jx8MG2w8Rh5VRlFQi1jRGibF9wHcnotO9BFIc8q1TwIcBQMP0e3Pj4AS5gAY6MQo2mkP3e
tfIq5BT3thaCz8+kmIV0QqqC+9e0/fEnjUR1/CQ5QwxPpYKQM4JYuh6SUnIw6qySYD78rUH4B35f
ikPJOXzhUugb3u19yrFBWN1wDNRzh0YoT1e4BV/e+wejBN5aQMN+IvztCbKBD2RC0K1nn6iyb5Xg
lhguJGd0MOV2NSDnB/zlbqb27An9y5YY8AjjdEGTE2BiUg9f2kxrD84INaReV32HyYsDLN8Kz9lv
zIZNQZ94SK9WM3eJnYwfkt2n2KZ9wXvsM+cuH02yFKH+bqZ3i8Y6iFaZCYGARjru63V8ncERJmF0
dZyc+yWHPK89p1k0kF1QoDkZ/5XX25rvg0znqj8aGorvlVZGwZV00IrznOdY86msMBdmkhzGPQCs
nXuhkjtIYixsSU4aDeqIAH4aUm1BdJg4mLYezJTk4+6zzchkdWj4bTPA/HYLowvbtxk3uix89478
HYSAM0UyneaZgDFPyuvWqwrUt8pmrjloFDzidA2XUMqMGvo8RnENesLk+77v4n1ez5+SMOl5sSNi
Oz9Z8fHZ5cfxzuhUrzOiBCDwMiISL17pTyC1iTkhDX8mzeGn4WzE3zJmnkAsChe63eNT/IlwnOpd
BKqU5Xh8LzoAveIvg1zF3TSdlDpYy5xmLdZl4lhtQPvBDtEFcsBseeUw8G+UmVk3aTYM58CXiFFo
19VZi71z4Jc9/8ru+Hy03jU7pZfNcGE+QvBlM5oNozKOoDY/JsyrZk0uPB0baATlJPemSSew3qiZ
nan4L8By/45G8Pjt4TGH844cQMjxIo9SrSpMyYlScfKEmkol8sXx5uxE6ekZymMR9sNblfmQeqWg
qk4G/UMXN1y6lzZRPHbRiH50lv/VhcrPsx5fiuRWlAC8DaTN21pdCkIKXuWXnvWh3sG06hZlbzXg
9yx0iEW+xO/Uxlq0oZveMXOENeK/I9AHNvvO11Vgyd/PQHQApYTRnbz66LvC/xarvJ9ghfTbh7qm
+s6gNjq9jeewBUvfWghNxhesj8nVswdLaDVGFZ96WLcpS0upkDL6+p7N7zRwXu2kPr770rBbDfJa
Z8J1gWPaBcTVXUJBKtsmw/8Nt+8FSg1iBrM+Z7EpZjZPqeDkLF8kPjJlwGXYB7sraTVwVVloPZ38
N1uk1riaIGuw8h6gpR5K21efy6c2v2ibuhFojf1OZ8I4yKoLRKjwTGobNTk4/CnFiAGtJb3xqE2V
QDfd/hx9YRGhYK9OMEghW5BuCuwCt1a2LpMvLwv47Nsfif2FWlySRybDFpXBIzzFWhkUymLUWAU/
TcwiSOGtgsJUBFw4cYE3CX+V4meCl8b+KyGVaP7seP2/HZ0KfwcDqnshUy4T/q9sgcH+UhO0RdCT
MpZ0a4UZZlclQIrnxRuY8SqMHi1laH5ayNcwbAI/0NyVF4G0/De0KYkg0ek1zq7vSqslEeAv3+v6
x0uVcCXT87eS/x7wmc+jPUvmuOGSM4yQnotZhqcT/N8voBvU7JuJtWH/8kA6ZXggeHRbtxp+1Rx9
NeN4UiHfc+DvXA/3X24+NJXRjART8xY9s4IuI3AdHNblXamCuGhtU/qSepHWEG9F+DFnE28pr5/v
PFEdMTgyPVH05GF+xEikoSlivs2fu7cjCvOcPkQGJjyA5l6CbjC6M9q5jCNw80SLN0lH+3GbIb9y
IrHTFyBzW05HQupJF2tpXFWnbi5VCjxqboxsr0Hk2UL6fsWrJ2y0U+96EDzLEL1Eskriv4h9TnvR
AxZNo6KXUIMSt1xcpF0FNrdD3nzUHVacTbtpWlvoTdYA1rZJnBEKGgZblp6ck6n3bAncJi1jgruo
4XvZ1sfMKXRqmITf8d74YNBE/ev0qYJulrfKmZbf9BHaMmpzASVovYkKESMwchQGET1MvDfX5lwF
x7zet+YJCmHL3uC3jw+TDTSPh7jpb2RKEjo4YROMAu8GIM5tlYEhwmDlwILXQWFTITsECzcZoqmn
KcIUvgVWLTRTEwtErRuRf5K4m/wlyh+3WlYGQDKtyw+dH/uY1W3LWhDQBf/C0BkUNfq9K5JlPobI
bkoab0Wwyvae7yIFThWzcaOa5TTHqz0SmU/Hs5AOXiyaAW8NaTQ2YoKjer7qH9fc+k9CO/SLWIRg
BU/mFy2QVsdipHa/0VrWBTO/PBtinbGWvy+hbr8ZBaIPR5hjsdl/bPFlJ3hRiV37lpg/3FXqgx17
+hYeL/BJsBUV7PLEqknEwAYmiXaeIlB5RM1F+RLQ3BjzotU55mzAlmMbrjGpW96e3S/tb9q8ed52
sCIZfxH6JEiF4UJS4FKKkTzYrQyHqoQzpNdX3d+f+dBF0PYKHNpH7dSVlLboaM4ftN+IHqfcWxve
g3kmx4RKIFfA5PrvVgxbJmpPQX5KiNLpJSyEhVD2Jto5zHLOAaauEnaeGfAjqj63FSKxKwAcyyU9
6ETa00FmJP+jg1UNrvNek3UR7FlvxHs84etmI8NkzHJlza7yCAHSUg0YS3iMS0N62Ggo6km3AHOc
DyA7/oLreewTJ0uE8U3htQnvIBMUY7I9FGOiOZJ4h/5wi5Kt977CWnUgcF/m1xHLHyEFq7ow0k3m
5QDpQYdhpNbaakV1gxRo43mUpxPE2JxcG0s6wUPpzCvYAdSs5sc19B2+2n+9ieM3pzQP5EbrhjhI
Z7TfllajQwkMigRHSF5VIn2nwvad/WmUWoCVVMtc09/o7L2UFLVl5RwofM+qunzkku2rrBrs7/9S
h1apy02wNatc3tr2eZ6nfRiN2tKI25MbmxLKQojrgMgHWE3wl6hO/vLRgaV+cEbQLpmHN5zYDWUz
DYtjJoB6WUUilxRc2wGmh+Uctx9jEemMZ3XOatAIxDffL1+kbOSPWw4BWhYP/jczkTqJYnYVaISU
cmCIMEYho13WrcJn1S/7cNfLrPiw+xzah46zatrE0VdDHpb7J9LlshoQ8Amcc0iyZnpayLsqxtOt
ogvFo4aInyUAZJJx5VMQjMBshzQYe33P6SbjG60duBXfdYxZSc0aKXMUmMraAAHs29YLewOT4fWa
HwHza83exR+S1G5rucYbrKBcNuu8OVCQU99BaGusUdVrHvwKvsqUmE3+oa+lNWfS4NvMwzvjktds
AIdEoSr6ac/a8a100VTmhnCTTRGlTdZGK71qIhSPTpmEi89dc9W8MZHnLL8seFb2vzR//mDHrIDr
jaRL3oNzgT5z196WzpZ9MOWuhRBj96hM4DqPpgewbUjDhhgM/aUMSq9koiM+3uagH8hkZLCx6fYd
+Cgmb2Ow27v9nVaDCo62xtPDcycMXPuzqj+v9CqgXwuK6Jii1udLcNGyTXbqi+Alo1tvrTTCgU/w
y9E0qEfx/+CDfGY90neHk9DMEO3N3+QaZSY+2xuBypnRmyLSFHj6JDwAMggBRcWTaNdUIXgQL+F8
bTHh+8MvKTBJlgp56XRXKcByPDF0CCtAAfbcZshKG4tdCZevxnH+vtu1wyIqFnOB0Bl0xi5JWKWP
IqjyZfnfP/KxsBroXkscdDtp0NlGXCVlHvVswGOWNFBD60Alp4UhM8+/v9FTePYX/GZVDAkZxWVP
SP4MoUpUuBVOcu8kbJqz2KdyhOtZkhxZO+UQnYlh1qkDgaVNpBwFiIAeLZ8bWjK9FDLZ/1rIl7Qf
MqDno666eDnUT4TrBuMXB1AxXBQbiDf44rVtorFL49M727JjY4upMIcNGghvilMOk1pj0tK24YFG
jKRfcYgr0McDn6HYf2ET0Ltj/S8k9jD0DSlN6GqsrAclZ9Dx2jmK/ec8f8tLrYxZOYcy0vfGDnwf
fgGvfmvfJFs7JM7o0Pb3UOw87u8EqVwURs9MB9OKpg+0xIvcYxPqXC33ZZtZTvJlV1JFBHJFufxj
I3kH8vYFVw4DqwB69QgoR4bRnfPEzP15uYd7lW53PXqwS7gNLq2frMyP4Jl/oph7AAokvRgs4zpW
7rbL85ZqriccRn0NftTyQ1Z6B5YGYdqgKEqjib1B/lC4aI6keChylU3kmHcdE2meA37Jpz2EUIAR
yHXYI2l40v+6Oq51WNSov7IQ1CidZCfrxZg/ZN7bTsYIZd/oUA3Iq6PDkNT+Dxd98ZfxGCTTmvlr
qMhMS2oCLq6p3nLIdm8HPQQ8P3D4peuaoL4lr+nekc8+wghx4c0Q9Q+Xgdjwx2C8TcPWu4a0DVhE
WUpV4pVViVD8RynRTF5x4NBt4lBTwEvaqekO5RUXur6b6odorsxIj6JX20Q5lKbjnCbgU39ikPBM
Lqjuyl3WlwH/TRGV8Z5zaFawbY35UcszvrQ86t8H3Qr7VdFiuu1ZY/HVMusb9XWBa1r7hFVGNUS+
yxjUKCXKT1U9wg46bh7RL9kjYC8AgV8JZCCcOCWXs3/WTVFnaU+yUsj0RquzDueZpQAyVWKbkHYK
RNLWTqZdsUPJAxSPi3V+kqvRhefuhABUrw8rpu+5B6P87YgRVVWh97Zytr3H7ps2UFtbCLM337B8
739T7iuqVI+8mKLg3t20BZ/R61BBFiPfgrxjZDIoef+ZGUXJykQ+wxpzbcfr09z+asMUAbeYg7Is
xvrqvTKsC4Tmi8tSYEg5wEcoe/S+ZcECJ8ErPg8pTBW3o3kiofdP8Yup5521Ue83lNcX9AhCQk5X
UdYaWl5irvGgv0+KMZOCfhY3rzNBzKjOFGi6Sn+OcuWmchfzmtRUdDCP+ZY+QfXUxs8SNmi/Z+Ag
RJLfRY6t3082aouNbWr3BXmNZ5PpmhYzKsMX73Uoj2THll3whN/2P7mgZI/kOUmOiQ6wMD3M7msB
yBr+s6tCI1dGVJQKrGQMIopTKPc7rw/z4GhQeWRHHSAaXtoRDEBFpxzBKIiJdm5I5Eump4bXhdZS
KEk1y6ldlsqYnNSNrFO4e2oyzqcyabck8ux/e7YscVQ6vS0TNfTJRVp/emIpuI0Zc/5+KeclgicL
RKJB5SYjTYaBgB4cxfGwQB67oRi6CSrqKUzxbzsbv1fqNE2VVsl/rjrYdo+XK9FD8J/jdhKQbEs3
pviJ843h4FGShdg1FvN9Qh4LhUZgm/DEcGV21hc9qSyh52ZwbQgtMdYaAxDxDee+GRmMCwytRz1n
aIqoo/d59aasRE9mL1BoCNKBoCayOgDJu59GyFYhBSxnOlRacYzle8vFzxw8GJch/WK7ZAf7rOML
mteGgYV4lJ0PaW3V+8g12ZHUnsNhPkVDhxWriv2Hn3/ezl2CUg6gwbv4oFBPdUleyCFSctb92g2w
7Pkgq0wvGXKLRsf5dLGHovW/tB7ufWNvowI+zSv0yYAsoQJPw2Ku4UqwkSOYobJUJk41IRuiLsgz
mWKogwF84Ec1KOEJLHoWJrDjivR9IZMEj1IPk5OJzjD5jAn+UQt2qspRpOvGIHBYmVOm6IrDn5Z+
AcXDVz3Om0ek62T1mB3gPDll1VcJUHK1sv5KoIYsfurV7d9DdIf7w/cjd0b3yEYEL9oKp3D7EkrY
SFKqagYpbR+3QFwpcEXy8rwxeVnUhlxLFdYQ43CB76F2QNisUwW6VFZ53NV9lHShjzc4meQ/31OV
h2epE9DBHpJ3DRFx5LnzWnutMf26GQxLwRIzR3RxVVoCX8ednanCMRVSBiql2c1a2WtbAT0UtDkz
XO9vt0S04bzkfx2EeCzQ5Vffe6ELJ4gXzYLX2Pz66vhnZ3BD0rrxVtMwcrl19TlMWd2WfeQtbH5G
UPM4LUluvQe2/SnnU3Jck+JYskZP2ibDf6vyehtIG0zDAs1XnOL6xUVMVNBI75YTtrZqg5EioqD7
DwCGNiwW1cSgI644OqBDiZ8wY3wEHLd+I6ElDZvpF0vR8SkUxIsLi/ZSqKUPsa9cJ5bXhMpcD9DL
2MavPMli56uVqUL1PzGkK4YXU0tLz/Z8BfJ50znVezKyf3Du6RfuXCne1OrSgBRwGva6FcjvhwUN
aUe9yCKaeWiXh0cLKUJbqLZwUJo/O1K64IFWzlRFY/vdtC00fI+8/gycdT87SnzwLo9SS7fjtQF7
a4cEemcpwcp5bGm2Kxyvm5Za3y9u0yMyU8H/ebAmalMPANDa3cUzbkuxLZA5gKv1YGozQyOH6SUt
m0ueZb4XbLCXDJerjaHjqCNWy6QdycGvFmNEJyOacTKm9EO2uvWl5HRgz4FsddO4w9w4nXlDSefq
BW3QpZoNPuaTaA2V5D/8YR8yLQOJ0nySsWNi/SaJeikraYYKr8y1CtCyKz2DYGkUdDHn1pEWZvSz
qKnAZb0+ThoBdzILq+EMLhAOoHg3/Jbp3G1ECDsdsDHVHOA5SVMUMM/McDP8dowqkFtZlnuzLndO
U0wS4Yoj/sggoutFgea7ez84u9zDkDjYpfOMq/UiGS0UWNYOwarDYv97/LnluhovZfgm+FYcPAWL
ifa2Ahm9KRDJBWYYhEMF8Qv52Dzi/lXNFKS0foZj6VNB36q1qHKqXW78Cxf8OZSeU9pC6WdgcpWf
SSnwCxj3G2DBscuxtHee2oAkGvh9nBCBU0gjNV5O62kBw+NTM/6L2tYLO0bTPyjjUlqdLyG+lNDl
E/LvRnJpnWi4bwAvCUM1PWVVWJ6NHlcZsJYDV648r2Z8HtxWKOWE1RpscDp8S5uVXbQrLpY72fsw
kt5UZM7LLRE9Mtguy3h8vTPdXNNYfm8ZNNFe8PqKOfYbbw+OFZIwR4RCmGsDYbs5xXwSGEPZCuuW
uEH9o5Y0BskmnCpgYzMU5kYxySKmkfMKbuvFQ2fG6238O3wbw6Ribnlgbbo/WE4Vg6llHX0dswuG
3bkByL4qcbfIuCxozdVOmbBPFVrsQqZDHDGUGQI8Dggyw6a5aZqEnTb+p1YwMaDETCz33/IOc439
reNTXrQRYe6Rf5ctFvJQDwciz26mlSxRvsQKMlXHzGAvSZaL7+R46BU0lNQ+ccLKFsnm1ouXXJYc
JhoyCTFiwwKvJK16s6CHHqOhyZuh2nOapfzmQ3onxoQVIoCET52XWb7s62SQaYzEsJ/NPsrTQt90
l/1kKH3k95JLtyZWpQ/KA0erPHo17VPzciS297KOUjcJSxLLLLTQsZVlAD1s81n07oMV8/iKY933
QbS4Mp3s+fEY+QQIAG5EVLYCfBsVwOaIDxUgJSNvX92WyaBiDsFYfJPdYd2HOTRYZS9X5dWP3mfq
hkf79dgDKJy53kmMSzy/zmXBPeDPVOS6BJBv/ii5/E6Q7rHiALK5U3Y6A+iJLWJDKq4dKIt2M19O
o2pCu3/gmVQC8pTu7MFqad9YN77ZIG6tAp4M67GFNtOFDbZCGR6fKYMGxAlrPE6o3ANDzzhUKXx9
EqRxsKkx85+QY6vTKyrscTHPqkLyrM4JefXGKbAng3Ph5lqePuXX62q741XarpT3dPahE3fNTszM
dSwq0i05pOv+IXb6VX6imIL9yH7Pv+JiPoFNp0thOqXag6dr9GOMtwnq84PIPMxKK2mYhw4pmh7y
gyuPfhCErTTQiBb+os4RDfoaxdqlKl22u2Vdx968yK75LUYE5s8rmMtODp9HR6+iN16OHJkTEGtX
mCK8yfgcF7SfC5UJ5c/38uZZykK8QAP4jZG19TQgFSu5BHpioE9VJuixIdgJ4Z8RByByCGW2vn68
cDJ9o8pkC5mc1AqW1+NUqsKwN5ZQEWAaUzdHygY2hoAhwSQ4YeJ62IHaXdK4nnOwi8dhC3DwNZ3d
fgiioeYkQSfc+PVUli6vn63DiJl21Y5meTMJdbc0u8ShFe6RHXTC3D6NKRH5Lx6RPD8UhJMRWC2l
CxU290Lcy+bOHWHmjfNz37Vhed5CeuigHNBCGseGdl9bINgLyaMyG1srWS386PIvixTUjUcpbmg6
UI+0PsTMui47ZNrUTJ88lYZu1z4M6xqzmDnzTVmWutCa9iKVI3LL7TmR3P1+zU3Z9rpVgbsncPfR
j61K0P7ULEPPULVaGnbU8egHxB+W9aFniNskPCsO/rw1gXH8q+9nKbtn4ithL1mPNbGQAVNt5FN0
I2Uw3C32n641S5IV3BQIuDHLDeWFHtez2YRT24mQ5pFrgEKn6FbufeemlLPm1J3O4jmI+nHhkW1C
StONPRLZlFG/FG/nuZr00roCLQCjCqgSJHs7xDj1Zex/VAQZl84uwKuAd5hHgKsX3Sn8duOUbrRO
2eBAztkjQrJX3ZQ1frcNfCb2R5WM4zlQX+T+mB+KUs5KaPBxCCpq7RShqo/95XPQ3PLq+6ZhviOF
3FXk/9yqg2n0rw8kml8K3yaHVJ2DmK4W3hQCi+KzKKWshgdGoPn+qOMRvhlu5K4iRBciOTo7UUH7
SsjBnWqyeROhi5XRWiQuUtb/kMBR6ImsgbcA8BIuy/7W5BIEdm7DK91tqdyhbxkGG+/tLvKtHCQ6
m83c2ZToX7T2Ynnl8j/Geqs6VjhLqocr45kx6Po7kN9e67sLNy1Au3CjCHJe86+nE3Uaw6kJnf09
v/9qUJ6+zETwj7YeH2hyuTVP0paNb62Qa/ZBmKsswD5GZGOXTu8BwMlEBivda5zp0yK8IZqkAca6
Xb7+ibJP3EqH1I1rEvS9O/6LmGOGJsNwbi/FXDCt1pB3b/t+yjgukT/zVaeeyXXcRmpIEYh70sgn
/90TzvCe7UHHO8tb7ekfI5OWW4jsZrMAmihuUA1wMJ+ggbDG1bbG9+tjZcozJ5M8stNE1aHW/Qes
FDos0yjkFZDsbC/DrnIylTxn/CyZZM22OHoovE/vBjMX0YHLsEsETBadMSBc8uwvsl1zZvPH+QAy
40+zdZSZrnDNyvujbClDrX2Uyyy/g9ywCCPilzFamIltz92I6cEXwhHDkwWguB25ky5Sh8f+1HWd
TbOHyWbqDzknWwObskZyv/Cg8dRL7nq7V3m1m+VyUMkR9FxaEIAatNDXXkpICsREbpD2oK2MJcg2
irXcYoYX0kmJ40JncYh5bkruKjUDH4VKEQgDdPEL/WXy4YrnC8v2SD4nocik83DtQo659u4H8FCW
uY2iBEiBt/QjfzQX4DTkE6KY+seb3O2tbRS7p7R4nYDuORfo4ZPoUY9VBSsWhGTjN3tUqMe0fhFv
fJJFcokl3O+yyjOBQHhe0WQqmL7EaUkBGu+unNXuLshkYNGLzWNJJZMpula9FhUKWTXXdjj0QRZT
a6gnB+3+gjkqmnVFmo00mWCyETQrd+2wO1UAOEbfqxV4h6EmsDUHZEvVRCcq2/8zqb9fTNsN8UXy
KJnmbJQuxB3+A5f++dU5Tbvs2foga20xF4OFgFv5CpAywTexthWoOwNzxaqR3BqCCkRVI4ia0T6I
gAT8pvHQ2PN4nxvjNx8R67082DneV/p8BBFF+55I9dV5ACQts4djGh33lx3V64LCoeuSXb2rVlbm
JcU7ho8yxQaLatX3Fkddmvf0toqPGsGeiTo1wtweziY88jqMifDlWSylpVkPnZoRdQ59Vg33nJMB
GQufa4SzToRy4gWAd8DEtjXLTCX7rB/OejclcAxpCiacMOHcOEBL1v3+3RkI8A0ks36ha8Ikw3Ci
0sN4LvOYW4jAOor9slwN8zJSakZ9kTT2XYtSmB6j4HW+0uN+4cqVeOZaXr7Awsj4v7dffsoKoY4n
9XjW2FNzHzxROHUqk1fZarlrwukCuCGaOvTvDBPrjSrBSyZtX4pzNfxmFaOlVfaUlVA/4s/n+/JN
/lqretgb6gRWmVWpvffhbCBkSUaVOg+XYVTf8KbIFO6R4JvbkbbMiNei7WlFYL6MraCCxk0xFhCA
eaHUtbcHz5Zktkk+wf+J/jnEeFW/7zAp4lujkhKW6BePa1HzlMwt0dwBfJEcrAT0nIFbfRfKOvhR
sUrTrVCzREEbvj85sghH4OnmjQ1QP1L6rPL0yDoLd6qtIB4t3rp9BwvAZ4psloULNM17xtBhK4sX
Jpocr3+oDark1y612neYc170bXxeP2fnwEDVVwlgwiPwpEHUse0Fgu6MePwZ3oZY4u3ax9y7s/Uu
fZbR9/WkPtmXetkw8l49I+H5SzhTcdp871QkDAqnq6gSv/jT219wBC+XCYIKBKxrsnvGKEpMeUFQ
Nn2aHqJVgWTIyc1CFow47/WhIVk9pIUCpl7IUhFioYm7VJBw3rzC9HXsCt0XTSyv3kj3eyQNqb4G
ldlwGPkwBujApdqeCCXKn6fIV5SIrX7WTsiCQ+opjqHflxaHoLnzoybuvxfyeSl6qRpw0Y85QTc3
0JtnFHNUa76EIr/FkM3DTuJzZHEuC5F0l36F1T+HrdEiZ9LH86dp5oWcY1jPXS9HrD54KOcFXlbk
Jdl/fkCxVEtiJzDqOKzPRwatXMdeHv4mmgvDHMoxMZTv86i1cswBde0tpVEpS0RB5tdM5W9xZ213
ejpM7xiKuFFBXpCkR1HBSG4A7F0e667BHenGWSPOKSq8vtP0hYVNgv7XTSIoDmWl6e/7y9GhxVuC
zjtJmQWSaAbTmzkq5L+Ac7ExeYSMgzs/RTuwz9gpN6QjYJ8XnZLujBbxg/ijvCJdDSmk7WVSrRpQ
rcJb4XKgGksaN3dfjtUyeihplpdZPtbdnSZ7qlftAk/uftenIdLBh5okTHlqldwSVUawD4izsqZE
aX4DMiCtduGOy9lTWtEStJThDeWfaQHd0zuNa1S5X3ReX0VGtjh8GPAYH/if/WzwupJN2GjGInYG
DSYRThOTOV5KCHbOs318mvgCHYWqo6NwUn2qNcOEJSyclUjqNtwtf0Qq4+7ZNsfY86mapevCnTBN
cVV+yHZQw5kkbn1Shc2FXOfax75jip5pzrB866fQd41lLvWdjRZ9ES/A4ghRPeegchShFR8kT7J8
INYfwN94+r5Fb9NXdaC6NNKE5diKWtt52SK2BpIyscvvChnEj6qW66lmrZ63Pxdg0cggtaLEXVFG
It5z6dSIaIQAKu5Itrfcxd856q0rq3Vta52v6tgjddaz/aIQ8kdzBF7aOxaq14lquqvOIIerv1or
lf3k858JjQfkOzOaMxrHUWO1RsA7oXBV6WkZVyJWxHD7AAJlifu7Ovl8v8XmVMlWSqMtCkz5Ewdq
8vQhyl7f6r57OYnjdtgCflyGxtFVVAyvqAIULucf2WmNhx/HKWNLxRNqRP0Cr0z276oPdG+ghnUN
rAdjVj5lNevnypZoeqPZVkkQPtRls99JcyND2ScNRgRptbILXjuV7S0mwReTUQsptAGoEK+n1zuX
6OGtC86iSh4UX6NiZcbjt5TFvSBf4/kRbX0+nqs3q9NwRpnX6Py0OFn40x3aZbZ81GfgCL8MShFe
Ss0e/faCpwKsf8sBbJgYU8b7KDafI9AMy0xhaxoV4TLcyP31R6br9qJr8rOyx2I9gUUUsTWEkOoQ
OLzrupXTOkbHYAk8ehNFJdtv25orTVtgkpcqZwqQn+F9JrR0yjiNQXi9LUTgXCs9q9GYZ/HYrbXX
8x1QoXkKJbpoEwZhInZdbBkGDW0lpK41fp/gM7ddIszgBPmWG1o/K/IOlr/Y4D5fwKa7X6xo6h7+
THDz+jOdgH3H7Mi8VajHBzK5mQ4Mcg64gSRNkPgt9k7ZurfyiLeX+NrY7tiw+co2l4NNc4m5WqfX
XwdM1Ki7iFs0o1+Gl21mUztxS7LLv0nHtCzr44W9MPbxry0GXUQHIjSiAQ3E2c/dt8Qvmuq3p8I1
t01c3BlFeJG35WWB8v4iYomwPeg7JAHQksX8cwkjxyxyer7fn29QwrgqKOrsf5b8YUQmK6WyD/GY
QwrfzZPWM6VljQoEZFDa6pktIIeknaq+d60LyosVTs8zH7Jv/EZMO5BXOnRZx92gn1kzsDQ2c8zs
mFmEC2CHGVcNxibQcuEIuT7LwgAaof8MR+GOmq/Qu308cZVtIKNQsle/7uqM6p74e9ngynMsZB6P
FDAzUQg7ySd9Boc2hpqyJnQOsZ0fb7W6YHBMQugHA8jfQYhsf42QNJkaYfTwyHjtn1epAOzh7Zm3
Mk85W2dCvdNi/iW9voLME3NIJYmUwvOw3RhNO75YXwdR0e+DbzBcLOUX/8PD2FaHfFt5KsuRKMlZ
43PM4CWnqYsLKVHzO+ZtJ1+qBh5Sz2yMJPYN1T0nWNRHSHPL/4YOoUfi97XIOXk+3V842oRO3Ovq
cZJVsyemMMcmnAz1bTdblIGfnLHLviz3obUbcXDME4Ut6l9ej65ANUEPJfr6vNcT7xUlogWK+jOh
khGOwmMJjcBj5nEr0wUflQrZOg9cA6YDjeZ4QtRPc4pSaTlg/z8Bfu7C+I/F4J/5ZDXaPUHGmvug
FQE/Ki/7f0NK11OMW3ZnDBX4JDu2C9Z4Z/dSQGHtLqZ0zsJDChLX6PDCud176ttD4gTRimj/W0yt
L3sdd+4wdvQExaGAbqDB2IrDzfwm8cRUIQSQlBLBvKjG0gKol5zpDxYm+C2kQqQfEbuA/YY9sBpj
NRJtqU7+oddnHpRZseBgreBWAuIAQ9ANtnpcSCVayOO/fvZIplHActKSF7acgCUSRF99i11bXcXI
KIHeFuwW647EU8ajpGvnnjlddTN+aBcgqgUS6ldi8A5aJJm9nSU39R9NDl1wYIf5fKEiYeFYXHC9
nizOHcKF6AcD0c5wcDVmpBuIWvSIV9flKsTHgzEVYvXGOcu4Lgq3sbLBAaFQ6tDwPbRrEfi2Z+ws
wiCJiykfe9283LyHUB7FA6JTrb6ca1JkcTgMwBZtcwn+UFiC2f9mkyv3JsXols+lFHH8dQYHU3/E
aOR4BsxbQFH6qLyQ7XnucArmqcEj1ST8cnlF6VYUqjwMMpXNkFLcqUiBwCNHpFeiHmD5CQz32xUf
pAsdnZ3AzqndYTXzCIKwI3FbmApc85XYypUDvgnG8M3PuM1XqPA407Mz0iHym050yw7W/Ff/y2ZP
fUj3XAIIkudQUxLHGRxo2zC1t5967XmFlCE45vcUXlpOcRlDIC3OuOlj22kM//7pNkWBrUuVH4VU
QrxUrHGKatloT9rLBkCAnaie1Cgtc+3EVH8RHccbm5cmHegGpPrP4X32oIv5uz+9Cx6syYf+Kb6d
XRhu7/rPprt3hVgnARH8IW6Z5p1rwEwoJ5MPpxpLJN27S21vHVLGGAWq0RB4KP84mDxPt2o/LR2o
+MhzC6RD2RJSJcP35B9qmwhjINNRmJbkooe5mSXqFJoKfVWbfaexPRQ8h4p9YDRswF6wLC5ARu1f
1+U/HhLGg392Z7TV0iYaJOaU7/oeVU8wFRESl3b/QRYTex21B1QUxK9WvzZkaCM6gj5at//wPfva
Zoq6y/UOTnJyM+GT8+XwAN5U0o6RdrP5YDI+GGZaasrXa+tvqq7oK/g71h8FC5maG5shC1SKfu+p
c/JHn6d+d31nypZPkzqEnuNfh00vj2PGoYHwj4XiRhx0bg3LMQ/TWkGIDm6D4hAaFs536pGTIy1k
HXgrzYQj9Q+lYt8HzBVFzyaUqqqCBUczGm6cePzsqRtfSorpMgznFxfa3NrfnG4lZCVERf+BRhvN
mXV2MkL1oBD/NAe5QrqjzxdfcItk1WSh8MElfqv20r9WenLnlXRl9WeZrGIGc6nWuTkUzgRFLjPt
oXjGxYhFh2a3G6w8G2H+mKtdv7T1jgFuxhEkELGxPQuSsuKEh5+vXiDvmWiRLZqxf+IUiJyIgz7F
wUplDub6gtftNQ7gHHdAD+uB37nvKyaYcnS435Fd/I4pR0ZwL7bsFwRLq92kL46ryrYepAp/d2oE
nygioR4s/6DfDs5wKBDmFf813F1CHwGkcJyxoM4BOMYptnqtpP+u/8whbSCV5R6FbChDHAyrk29m
sYTgZhQyI264QA/fWrJgOdjwaPMIGfUJ/a0LbTdAjwW7bmLDXBSwjrzw5st4c7McLFbieROSy4kU
/W0glHSQGPA1GnCj4w6rkmQOLEvT9iJNUsCNknPupoaHFNwHKbMCYuQdbtiAIi8pGZWvdlXEQSzd
7qEUC6espjl2OKOAS91eSvukBQ8kPhhVpiCgH5X6uoF7brzd2SgHXg0W2Jp/GagXF/f5Fu0dKOFd
PvgVFP0U0LBbOtvUBM8AOpRsEjmZ68NtIHQEtprgQiGXDASw9zp5IOU6Di7W5uljw8NcYfuuUwC7
VvJTeNYDd71KkKjiTVN/z2tNJu6dml+4sSEZZHlZoE3V6EEzKBJohM8Cz14LKeOS99ylhL6pmHhP
EZwzCHlx1bzWGtdkoQbgZnfzxxHPK612b61IiwZib8sBLEzXsEwwhA0q7IaQNJOCr8JCDQ/sewvp
D9lgpxP2UdvRGZltLfJ2GGl4Gipeay9L+FoXj6rjP6S2/qmuIhwEwTzlPcix9ODN950ErwJXVUlK
f5/UmQnhXyw3vw5j26MhgM73DpteixMIKD+riU/YeTqkIiF5wo43+ejevRpBlraTzbRo7gQunXll
dlyAy+Mmf7bV0JQW2ZMiYJ50jVHbgVQOaF0wBKUclNe0qDjS1Pm505RYUZePvVuw3P+a1hyGUi8K
Sjc9aQaYj8hXUvJf/lmDhNqsgKTaIOEbFjDwH/E/Jhihvc/Sat72Xr7IPqiy8iLYhW9AvySIh4yV
ezfY08hcbaCONgPUSyz5ldlpJPeJOZkqypiS8gWGXhJ/2E1rcKoWhpAKGwNzrpf7SiD324NTVSCy
JqyHkvNMs7TeyzaxfdpkiliSvTq3mUudLwf1TsbHSM8R7PdYgKyeGVF93szAzxQwX20v23ScNH0k
L0Yw3Oz6eBxVXm4ss1I6Q0qf5kKwLDaqj+aYNAUs5EpiGgwLGklT667M8baG9RWLqhVWN9KG8PY2
OEJwYOleKAXY82/2p4GaCCobgW73FxgNw2AjVMDqGhPjGzbqjj/+/D3tVGVg/Xz2nK2nm6zCnJ7G
4uodTIovLgNhii8ppWvmMtLk+5bBuTFsWp5a2PdKUzQ+LbelQtlDCcB/LUckKvKAFHThipSED9Zz
yh3qvOCTJwvnZZf1DjxXtK10RqS2eoberk5YGb+1VjKLbeGqHT6RHhyT5Ee3eBXw4uKe/xHrRJE/
FzlF2HoG0oiVw4iv9jqxFn8+A6lRyC7sI5472GML7t/Yg1MyuHTNu+1RF+3ew7eSEIxoc9/p4Ta9
1F36xwUldjTCCOiXJJDA0iuhNpqZ9f4jwsDUGQOmXks4l9f5fahnY3/ZOLGCUKIDLd6aJ/09ILYz
nwKoI8o5bNn5YwF0rNS5LNBGZP8XxisFyNIbxKlriU80t8py6gPrB65sjUOU046nh2x+5h54sBkn
a6SUBzl741eMISwEU7y2yrXaMi3VjMLJBQI3SopiY0BTfK9PXdpG7fFSlj/4/0sbBxgsvo5X9OrV
yal0DwVqrEZfNmkeOURmmcGuiW2HCanMNCm6mUX9+CeKnjOkOWBKAl/IcpLoqWAdShK6BvCKkvy1
kfd2gsuRmqFAalavEFXMJMB6p/dJ6Zwt6g8Pk4942Za0chtFo4L68aG8ZleBCZf0TnoGRrFM2/gC
e+pJof72n9AzcMNjjuAdK4PlF/6+k8mxLFWOSMRJCcCr+JH98c7mb2bOIPf+nZp4ECfA9yMhvtkh
JQR7s9wPpqcEEdxCZgf6w+m30r1ygBsCExQ1ebkM1SgJd7U15VUoL5WEHlTWsSG7cCXOiThL3xkv
kZJMAm5qd227/+os4HRZ1tvixkh8YxdN/etLHot8faes6BjDWcSNciG/ckytlQy+dObqfl9wG85k
n2Qn0PLV7VUPbHFYtJ9hjaMx3mnxWs+TFMITqFWi4wf6hXlr9XEiOdeqzaouGyMJacJKbJjZ1cVK
Adzmd1vVY6mIs4tTCAsi8c05P+eyCtRJqlmzxGA/aI+bA6b5Q4imXacEM92SaptBa7dcszMk7HYv
AeLHvHC1NVxAi6SryrCdRGF4kX8t7mMdOnMq0sj1yCp9HNCZz8AL/uX2Du0ywFTh4Vdhc+4Z6aSw
s1tG8rMLr1lsUpXZfXc5j5BWpFskKhMdOrYkb0pYm8D2yhO7VPHpHodMsOkdv2GDpxkrC5UCtGDT
YVfMPSWj2YLujxWh92v0VBwZ3AB4rMmsFOk1XOTmuV5gD3lDdr92Wgxyehh3zzGUYB+FU4lhmlHW
r9SpYkIXQ46UPjxODxKLfgpc+gc0IOZFeqbVoF7T/NTLw1njGLdXNFwfCBSgwexpC/gdgtXOh2ad
X6ixD6LtgEDfJYNcJtBI2rzC+iUTR+eqjF9zYjB0MXCzYAHBaRZoFGVYOJJ22Qk5F53w4oyw3sTz
VqWWppp1TleAlRIMH9R6O1ZsTgic93i/7WWd1evljf+jYxRAOgZ+2s5qCsl5kfyubJ3BU9I3vWUs
mce+CY3ePX8ltfNpXGaH1I9tyYGT4m1SoO2pKgSdQfcj7RL0OGxgwn2IWlmA/pZeZUgdxd+4OgaZ
S9DYp/empBF/KJbFROQ5dzp32uZx5Pf4eOlHMqsh+iyxc3qXETBiH5VB5RioWp/NacjixhBFSa/H
I/xYpqZeuwmxHCHl20kTQLmFV5OXa2aVH+VFBXDDY4HT7gHTBcwZwMnM5q0eWaBrkNqKadRvrUw3
yr+E6uXO5iIKetUBgFnBg1e5JhBqHjLiUil9Ho/VGyDq38J+WhLKd7yLFQyms+NO45Its+FcE7C3
DnSCQeYCerS0/bqdqKhL3RD4mwpd4hWhsJUS3Qjdxigt2/EYJPq6XBX0ZMOu0KS9hQTrJQ6SnuoP
27DddGtSg+zy3bQGzj+/wmVE5nWfGnJRG7hmFvquHf9BCGYdKxeFxnYzeZk59pxgcbKBr6YMdFmv
HncHag5MBgVDKvwQjdkj43WlfwTihq5LMCcIviGHmVCvZH/wdJ77AIoGvmFbABhWqr+JbMG/+ZGn
NtJ+3dblgDFxxQuJcJoeFv+MYR67BDEP2CK9xZByHJjWcStYUTL7ry0/Ufo9R1rSP2Te7acySbnO
k4uouaNjn04ZHw+/WFyPIRTerLzYyLZwmlTuLCYGJxTYNTtMTqoivi3+MeStUz+/wSmeS4bi/Csb
p4IoHMm4bjVtfA+LywJ1Qp1TQr3HuI/e+sPyH0uMsd6pl8l4m0z/Ur8B6eYBbrASkCW+yzfUJvc3
5mqiVH+ZRSN6aGoxbltaZml6z49Z4b9VHM5gZMXKEAZ5PqJOTpLOOl42zPmVCfwR7JNm//0OKBcf
SGjwJUyqp8VN9+uUEwWC2Gq+HNPF61p0cvDT1g4EPggUrs4WfznPqU+iGpOJbgczfNjLAerb/3O3
LJBC+2ngeo2KPqQ+DNHLOOS6KMV2CGw/ylZVWWINxEzgoXqest5gMwMlCoZwqfOxPF6nD2tvfrN/
PZIwxvPCVTaGqXvgYAqLiXz7SajkgyK6Qs3qaFiEt3VpojU9bjLXPlSd/1IOe4rarujyPs8NNfIA
du8ElQfGhWpqc8FuaMmbZXcnqOIVhhC1vFcxPnRGlLKWoUF32L0GBmLuuHNFpji70xpTls4cCJxd
8/N6aFk3TtM5SPBCaKZPuarKOS/pW5UVBWKprdeA29gtxTTi6/8VPsa7tLJBWkZts/N7Dd2U/T8y
uTE2dRthDhZguxAWBUKIyb6ciOVEvnwztO8ZVu+ui7LVK8DzGaI+ZRFkCe6nKtUQ9/Cq+ZvRqHDK
hetnpfmrAQFvtJf/jQ5Zn+m/bzLV5K7Ef8fvDcnZ+ERcqwkC7aDZyE5rP04riCYiS5dAGuYAY/ih
SQpCKfXqtEs8aqcndzQAxAJw394I2f7t18/at4hnibJyLVi9onh2lARCY3wmkIimet0NHF52ZbU5
p7bcVJ22bTI2RXY92MlGY1rK8fy/tSn/gUR2OxBgifSR/Y1/RA4OM/IdqZgfgFzGxdujF6qCUVre
C96+99bdO34XDTmRAaF7aHe+ZAI3QZrI9m/MoZBfo2fSnC2D8CfDypojtXpt8NmsNcdtM8LVA5gy
WQyvvlnFCQwkqrW9SZ8S25/I3zF3G/TYQH6VdXaB8lHS1GxyTtIuZrXpyug+17lHJ6bqk15tKkIj
acRBBYlPugR7yrhA8DubSn4rQCv41k3y6q0mKXwihBK5pF0U4uEZzgjv0ikPUYQuaIEHtiEVHlqW
hrMBALnEev4OhqmQWPOnSxzVKg9QCwBHLQ1AR98bk3IxIdQ2lRkgS/8LhsBjDAUXdquSQeeXdenK
Dj+kj5a5MGf9dRCZ0CIi37Wdb6NnyIHNvuIo8nBkUU9x+G+D+JGdHa/JFG8jgHCotmkOPCEWSFwQ
V5j0HkskqNNcY1gtV0huaECJM8nTWIE45mVnxNGVSJDr5+6Oh3lG6RPmMHyjY1197HerYgtEvLjV
KL3fzJ8G1L544rpNHHUxLP3XV+CR8wXT195oqxPcNhaiq1CRFYqej+I42zlOehIqIbknwkskhx9X
fMP82nf8KeT0MeT47DjfmUvFnksDgtAJqOIAYz+zWLLFHEkXVmD90ImDDbxmcFXLQefuvYV+EHyS
j2JkaGavOpQ81ZVpy5BHMhDhsoGBlywIoiRoOwB81CgLldNghzTVof//l9hxMgieZMublxkwGl0f
VeuLw37t4zzejVLuaVhC5o+XZ80f9N2QyCFU9U4/I7wXf6oRbN2XYnAZX4Msoscs2LnrRkjtBHrk
rbYbxbTU1rM8tP7h3yp3IHlPYCtj2ONyp1oQ6hWaav4hg22CkA0wHP0EF1gR6s5WiV5cFZCaprlT
jK2aT0y4UJLLjEFD67UzoLV6HYp8Jv9xKObLu8sBDIW8pudF4FdpN3QPbFaskPoF75UEsjYByD7f
G4oxvqhWQrhr3IhQPtB7Hf18BgkLZWz1g+CPWlbehPP/VKjv1uOPTYac0p0xjVKW6rzRvVEWWiZU
Kag8BSd2CvJhURZW9pg16zTyeACTrr4aeDTLOxynDkpNk0aun9CWQxs+HUO3TOL1ZBjzBrax7cT+
VsgfrVbz0/xTGFDsUzl04+ijct+otaBCHQpjvmrFqPoEi8mtvHhX8k1YyY97jluDe9L5Rh2lkV3H
cSscr9y8OmYZ9QSQL8N/fNJdigGW8kuS9H0hTg1ZFhT7A6QMSxpV/2VpMkuyf308ba3yHFZ/Z1kf
dS3FCXsHZWj7f0H29ETLKNLuSkuyW/bkHj0JBjXNJT/zNj7KDZ8ghqX8MfeksWqkwWUTlwEAXhpF
vhU8FQT2DYIV0u0X2ZxFoWJ5J50K4+J/UA0sDIzUHtmIHeko1cSNJ3PwQZHkyWYmJCPhNeRGIofl
gGB2Oa7xEpiPIZQa+/wUzArFE5qVPtpYi3m24qNKvG6a7wHMR058nSzjNhUVG5Q6qJfxM5hVP/sR
25FIQnFq+bHoFslo2Yx+bA/BGTSpiAqUDPgKgEKWDpBuCrQFEl1+8/DBCFkNX0ojsskL2SIzpUTk
xANwwh9p9p6pYC+1x30YvlRbi7Jnt4Ka80Ut+KYP5/9DAfpktj0DyzaiwShaLwsAW2BeCWJmXSp3
NiDKb3yX1fOkRTNotvEs9T/1ZeVfglPLzm10eiqfDmQBFdrsa39rDNA4XcN9Ay9WGMhwj6NG3gxd
hFsznp7icLHIb4AZtd8d+3p+L0hJGmSD1SXhsnCMzqWkyTk8dKAxz0lhOkHExfBvE/KeFtt5AmtR
0DHni2wipQQFY+uuM2eauQfMj4Zfvmnsc3Z8XW9R389vaXy1I9uhMkDLL9jnIpoZRY3Bw1gxUlFv
K6tUZGGgUaoBniN06UKOiEwKmY7/CmSBbmhJ6r5f5bUcmY7nrweUfg+T6990cahJv0VJZ+THsmK4
jn4atphscoxD0isxGty6hC4bbzJ0DV1wxoKt75XFXffGdMoUmxhCTqKyIkV6iKYwhBmvH4hr3DKl
UwXAINjYmh2ZzVn43VYj2H3Jfi1y96576RYmqFPa0IKV8dKTIvOwuK28bQt2GzLPEwzwg1hEoT4B
b8zvB5tuTl7fTj5Web9r/MIVOZNOGEeGUVVej6mdMJugOngQTraEQS5gbpdHcUfFSU9BDygVvJBN
8umoB6lonIJSWcc+lukaVrXrf+YjxL4dayRrZpo3/IGKMAwthBj+Qnptd494e7Kk1/7CSN8Hnktr
1o/dyIdIc5gWoQiXuwfszKmRvW27Ga3Q0ZTcd0qKNDNfx2KL3vjxQah9Lu9OuPnoLp4Mb1evGrBT
b/bIc2czV1V7J7bq0Yy5oKvIYZTtFMBrfKgf2/+UHG7NV/8WDJEiszZyqaIODVSphQfBiYpXrrag
6ErQNzC18c+hqUrkxwL6JTpWP32vfzydACima1KXZd/XNYlkzrTm4OSCuQa8hZEMpr3RKm8Dg9kX
fkTjT4tB5PrMv9NWGGKJqJpVScrYmRTDgv7VpzsiLvibOUEu95pVQCQzZRSVeZRejn0ajJixK1yi
gbkk/uDLEhV0PTZOThLbolpVoC1tYjpInbre6G+3oUmyBmqznhliRZFqgjQaxFcadjlBGIjs4tI3
Pd6LiTfaq3SfN3GTSsXurvWQFeFp9tQcK9+/PjSm3Y9+mybc7n4Ap8m+yQyJQ7Z7EzzFXw1oLx2l
V7gK6eKd54Ih8X+ghCGJjD5SGgaGC+UyjP3yw/mSbE6hO6hfrO64RHjgBN/JR3WNHNpehEVwuxVJ
1w4pMFByFlT57qeLIWbg8YVo/TDmBiyKuV4C2C7UGbPGYwC5hp9NgJVVpAZcEiNEENaNCqjBTq+s
tD4ZXh0f0+FsJ2OGHgbrImM29d5d5yrIBBhEsWt7zMsIHeJ7cNf8dEcEnCVBSF+uYJyWu4XOZLE/
WAK5C0ruxoKCZfpDgcq+r+iNVxkUFkgPM1MNC5kQt3FmkkDVeIDibWnSRUOp+hM/fkC1xTHx0vLR
Em1yLs7tzzOhWdFg4bB5uPFnlxVyqfUPR+caxLE1eu9VU8m/G4hmxc7AoD8aNCZxev/DU+U1M13L
kKV52VaKUMRPAcodc8/ay56Dv7EoEFe+BJQOJk7Hi/DwoJ2NN3VrBnlLk4A5rs0RKk5noadIo9I0
xfajySt9A3jvbAqjG5UughtuKMiAGS7W4zDYyZg6KOcVwJYTKi65N1Nm0nXu2A7Lrrbkzl7Tpco1
8cIz1cizBIjOXAemoElAr+L71q0cweS0Lrxz9M5XibL6BrO7ffR0MQT8S0TdPn4k2PLkNEWaQNLB
pMU8DH+6+FpUNUWMdMK5Uwnz+sv7UrHI0D4uYSh8JO02/1D6Qvn8DDPpX8/z1x0XcBayxsSUORlA
yCxuasif3jSQe7mFYsMEQr33mB3q1n0A33sOoaT/MkN/Ar1QTbJgaNDLq14ulxqtIYfbiCKCyCqq
yM37N5PuKIfi39HVpxXTFcwgGvJk6ChdaNU4tD3k6Lt98is1DjQusFei9Whf+6I8lDiV49GN4ojt
pT3wcrDiMOgI3TxfGxcaDneguoxtvji06rkB8gODPACg8hPqo56hJjz50qPqC1qzxAnheOZ3P6TE
A1Fj6U1gKcGB7v490behjJsBTsQxUUB9LzyTeQB3Wi55zjrHBGT7fnllNp0yYY+RCusEF/zAJ4Or
EtNg45Me3/9+8avpBsEAB5/t+3Q2Uf85W6aJtJiFKevpfESYXxY+0ziaeWxPRwO8kKBLYst8rYMV
2MKbGCN+FHKXJQnBXhzS5RirqcV/pzDeyxtXp/gJFKJMC/b6DtuktQYsSSSNXD/sZiTZ7ravSsHL
VPdAOJTN1P+lrgskSjPIsvEpxi7zHH39IZ3edbULlJ7exN5wsRYHXaqeEqpg3aLsLK2/iBzTr8El
rKk49UXpEmE3BQXl1neJNqVW7KiO9wRgfwbPjULQSbQOWGQ16bhH/0/nHZC+hZyg1zU00HOJmSlz
tSySAk2P0dTFAa0ArNO+YQe2iHDV8xezflhQJQWEUZSk85wKu6iH8Rej0XsF+dCdeGaZa/N4ZWY1
eNrEsD0MD4n6yKIaTXsqZbxWs6ElWRm5LqODl57vJ55rD+tSOab2bHTWrXn8AYeI55KznRGZc4U0
jyjmX4EobcAQrg0vab1aVoSHlTM2sBFiYNi9DY2Dmt39Hk4BlY4CO44zGNXL6tEyfnDnTMKY7fMB
feVbXS6Ybbitk5rkE6CElbpenSjA4cGXsexmbiMHmWIs3rY8Ff7UQnNiesibqD/SamMyGNyPQ9WV
8Q8qg/L7PDaFSXcLEYQWXlx3bTVkUky3Z3Q01R0CX0FObC00WAua4xEjgB2VfhUtDNZKO79nTbSX
RCZbdf4jqxycnqTcGd58E/ypUr3yEbQE9DBuO6ByE0my1ZTxVFGtrtF7eb7CEnOrJCVaPT/pXrj4
NrI+BKaJb8BN1liq6HUXzgJmMLlqQZ3WcOyvDXueQ+n8CJs2syWP+VRb37+ZYva7mXHHLENOJ4S7
hclOsWqOu/63jRMwsf8T8jfWVcDIVsdVnV/wqioQK1WqPhUtwt1SMXV78woV5kh1cm037I05L2fX
D+zVYJDPRrVHHy2n4x1YYgMGdldqcwTHFepn7KqlGbLmkfj6E0ynDF97pODNIR2RC1mXUeDs35R6
OFFiICcAAm8LGUUnUetwWzyXSNT2Z4vbKVnL3Vh+S7a9l79msl9vCT95RnPqV86tj3E1akejHoyJ
Y6GI9G617Ae2lA456i0LhR1n+F9G2NZ5PADc5gpR7eVNMd+Y2ppEdoU3YXixBrQ/v73ZBVr9vcTi
8nO5k6+yBPTeMLHYUdg6Zw/gxSECOmhLSnIfJ6aNXbcV/jMQkYJG9OLSiCPlppt2VTK2z1oqSnx3
y9lOsoC9e6q6jhhRpu6f8ZCoiTkaixwIUxSK6mAbDLOruUV4JFqlZsobILq7zVWKMIZB506W/0JP
O5yPtdbTFaAyyawJUH0BbkiMxCyNBbiUxn7E+IIinxZWLo7ylh6dCRf4IEWT2TfwRYG3hEDnf6BA
SY92k1IkJO5nlKIHFtfU22tmoZuItZXRIoOnrtsFVXAWTJOzPwKXJT8MqDTobkSCNXF4VEH0am6M
2tt2BH9sNLy9rt1WHLZLRfW6++VQCy2SLTQPgiBZcSt8A8HaPdCh70t6fV5PJgHcaD6ZnVOTfnOP
aeH3Qzq/I6LpUs+JGONkXgEKIHcBxWeYRInlzthnKE+aiTPkpd14rNtCd4w27V3dInS5s08P3Shc
F3Ke4cDnjnOIOcG2a5hwgQp1WtMdFVodcVefh4pbQvd7api4md/7eaGHFnyTMNpwgkeBzQLSjKLY
3HP9PetqW1TGFY3EAtj/XCepc3q3/mC72ThFcNfPVELC/4hyoZ81QhX3ga15T+FMPxiwaAqiG8gi
89jcJW0L96iliMuad7rzY3AAfwaQf9VYx0gwBE19lJaZfcE0pl32NmjvsSsVPJcleC3DwzaSunhm
rDr1lfU6YYg0aMgPcmHv149XvFe4rJosjH1EYNDr3D4i1vmFsVOj2I8kTOqajaaiEg99TN89nBFt
Up+tYjO1VtvStOEdacc+mo3fFGjPYF/iyDNgABhhtIYhYJIkd+DvQsSU2ZP5ILa0AbaQFrxVBSBG
eeWfgalyLaD16VD9E4BDR1wBPq/kITvKIPa8lk8UhqO+spHWLVZGZ8JYe6gF9UpPvXN5tujB7SEk
bVBRe/ufgcP4pKNj+Adf8PPndCAxACjkliol4aUwVOPcYMHEgjOxtovA5ACfaTUsdHP8ajbLqI3p
GLygUv+s4SNf7zh1Pg6vA3X7S1HRVARr285YG2cETwbw2iEOWDzvp6MHYQoSTFYkqFpl92H5ThM+
i9+9pz24CHYIxKTu8cPuzctYYLJLEjTpA6hRJsDvFimhqg6jQz7Avn2/4oL4v9D9myZiG5l8+1N6
MzYFB2szfaREYaFP5RwbOMBRbluKijjr9JWSqBz3L+crHn//PJ1UsPatTqgoPZ81Awhg2fcokF9f
Oth0Lcn45zC8pUb6SV67QB1MjRV5PDe8vjZjcRGPDTJ6IDduIwNskA1iQ4ZkbNhStS+9X34BKH7j
T2y3lpDISZI0VClUkQ7k439lQxUsI+E7g1jwYDZlKFnlkVd9ym2+SnjHDuwyylPTdfLRT+ZlOH4h
JJEcpwusnRZk/pyY6On2cgw5QNc0RwaimUtSysxAWm0GYy0SdRpdijvJ3bYA0qle50bppftPDE2K
emREs1VOR8rABB7h3wj7OraP1fbv2n9DH8t23BY2xI3anr5ABAo9oa+8O2ommMKkFGz2SlqVpBsT
6MRy4EuKJOlcQXrJuafR3rjg4IoUoQojZG+bLlJ2Yf+1CcunJU+ZibvGi1nt9q+cOLSnEHy0LKqE
2uzULYW14pNIILtL2uucdQBOKpY/j9R/1fgRrCOcln/8yMSXtgPPeQTCcHs8TM5iBtl4mBXWLPQv
k7ckmLyak9XE2kOJ0PZWwmJkKalf0urfC65R6Zcdr48gL2iMQebzk2GyGv73wdBLkgKcXBvfd7f3
9Tyhg2vPoeztICP7aWqIyv+Zh8aNIQUGgGzBh3eNfYg12GU2JJmb45mT9IXiBBJY8kE4YXqGGAp5
dJhix4iHS3mB/HSrDOGYyt6x8vkWI3Ya15YP7csjjl+7DbZnkORDonCT2bjaZxtRGtusrc0DiwE8
G9J5rB7Rne4RWeloMrETNCeN28M6KE71SVKibcKkMLl8f7MQpCJVTp/Jwih+EXeOdoJA2u2sMYrb
ah0fJWrmxBrHfS+LCypysJLvolx11fq/7RTuSLxxX7yek138jdmILqSqElEq7Vd2LnNRwksP15pE
QmqFJDChmNjL1ijrCDeKSd33kEbwJJ71uzVuzKJxxuNdXxIh5s4OPNv0fbyFuMMCOaCR8x5QiGg5
NRD2JyS4oo2K34G4/1GXO6hMdW+NMOxBKMNW5w3GyKgrM/0jRpmPo3SgjSpYA/eFK53ELmreLBt0
n1yrHK0IGnYYY8V8d90RV1n1qS02LSd7b3iCTaojXDoVwxSH+W9Z4r9Zcqfr4P8EMuZUBc4wHJxd
M5tQm0mQsI1vsQjsn8Qyc8aQwdQwIWnX6nmeQoaJnxaiZOHTBMs03yS/Krpp9VMAGfk29qOdwiDX
ZqHtiEfoAl8+CK9FWZ0Ep8ZfPQ2fEg7C4rqSj8iq9TGF6PUOwibkCQwca08rHtZ7Z9fmkkbTcIOa
aibvVbGpy+Wh3jU2vRpuVnTteSqCQzcLYDzdY58H2Y4nf3f0+3GBWxPE/TcBXOU3ctwyEJglX2Cp
5w8pse0JZ/JTBJiIm0yFR3bJJUKxQfNn5Td4EFbDknlhBFRuHM7iwyasilyQLXmP/bekiZis0gJE
dIKnmERXPQUwY7nB5IT2f4BOk/p/oo9hWZgpVHCyFfENlBkcDp8saeZrG8kXDhKW+3vYKPpBC7pU
+I1Cy3aomGs8NF3AeVWHPfZfo63lzZvInVd8Vc0FKVc7vHry1DAsWWIa4eVpMsEdEmBMRVg9TCMw
Wyqg2lBJy2XF6P/ipWZ/K4QkCuoTvzWP61/kJ0In2NoNC3gGCz3ZxgihbBUIXmmg9XRHZeLyKlXa
zewpzCIUn6kSjw4pTDrj9dHxVa1gLPMOiPxNry/64UwXhr0FjILa3bj3Ih++wAgiKoxkVq25jOci
E4PRa4Cp5/uhjLqUY3cqLdth4uupjuhlbw0REKIp2QsGZkbBUzuqMBW8DnBu/ESDE5tD9mbjnrCO
7A8rxki2BNp8koPX08UYSyyx7y9705nb71PlJtO0df0tuDZKbahRERjHyATHCwl5rjJ6G+E2t4xz
yA79ccqMKyx3Qe0na3TXodxuNUJe/ZbqPR7jnbn0QXhdegJnCQetWrLNchaKxF8yspB6k4A9cukD
Zppo/c6WraybCfa9DET6/P4uA28Lw7jo/i75XFg/KOzh5RvY9EOvySWa+uOH+5h4h97A+F0p6mve
D66Yb7eJBaFRXczxFjSVZH2RwI6iipD/+OPbhHYvNGIScWi/9DAD6LtHyC+l+WxfCa77F5aEMMdD
RUszy9E2IlsKxYhM4rVKhhalfIMqGWKK4p2TgsH3BC1ne5ZuNNnHN0nzxvaAeOAkKGhyBzvCCAyB
Vv9di50t72A0XuJd1Zhu+XsVATWoxhVcPQQvHulkCuOZOo0PqbYiiwBEHgamg3Vv1HHvbAWblLgx
O0kYh3i7EDUZSUzHXiPZT1nVqkHcbuEvHqNScfWOjIqgb/FQLTd52+OfuMoltQ/akHS0/meLAAH9
BDcSH+Ekq3IspeZgrxQGViherYclsSSBRq3MNEtXfGXvOs0kTvX5QgSTXCmmkTA7ePnU0SgmUSyR
XbOytlHNOvWmBg3d1Hq2kkQMRD0Qyjz8LgDMlfn6mwLfgFCha4CcqhEca41ZsR0KhStmqb+Xqm9T
EFfFt4aMzXaNkayCOB1mznC1MpV/4krZPFO+SkDFL0rzCI0YbHWeQd/5Whp4JlFQzI/XVjDSSl2S
ddVc+RC8v8Thl7GK+9ZA1KGkEfjEprjgBraEXZ/OMxqKnv8aioecUCVxAm9JTM2PnmNXZlf2xlfX
022mpJ37u/aBQf4w/xq6fVNvtW00kQ7IWS8/kM8RiQgekegc15CcgBwSQhnGkNXUVos01UmzlodM
lQ8D9bdnnQNbfxKwyidetJSwWRZntkcbfHAm+g8eLhY/dS4JBi2IAwtS4C3jVxoGjbcFSqTagu5T
D46R+Fv3o3sKA9zH5oV80oydodHfAUH3gKCa03IX0ki6SMVnkVwpAFB8FJDfoSKss7BLaDJS3dZj
7ajxjQfADgpSjaYoS1/v437O/VCMQXvlpoj2/Ce9og+/KTTuRuy7Yz1ezgiJ7wp7kLtU1+FRIeJF
Cslb7ZBZwKYdVu/NbtNQIknrQsTAm+VUBdsJQNVI1h0its2t/JRQAiXvKCZo1SaquH3U3r7UOKIa
c/B7fZVTDLy3atyeMYN7tHZ/LLi5R/baBTKn8WpkDXtXiHxLHwukb7K7pNjPhxNJa3CbO9gMc1yM
to1yn7jKZD22sDZVAJ9vG+tmwGH8u2YjFcDO+70H+5QOwYWHs6TY+pxQ9PcpMa5pd3u8a2m/OyFl
5OazcY5hbATlATMfsZMwr/7T5lmKaypgioCt5ErFRfhkLf7TkeDE1c+OuOpbohwus2dBiiz9Zv+P
5Y8/utfp4309EB1nLvMY3IxAm6Y8fIqCe3gneKC7VT5R0GpUA5Zxp0L1GilezhVj0qIrepUxGNPI
reOADP0gKEpl3aEZleXCXMyjgopKC1d27JqAIbNxTnc/Tgr+39Ci1tPmxS+DYVaGacqgbM6E9/56
0IsL3EzACXWUS3nNE6baAFbquHZexWcCvFJ8Z8dTDHS2dAdPxxuQqzjeDdWkqJaCsZkNeUZ44Ini
lZUPUWIY0Gkz16aAwlIbI/4OYmFZ4vwhi0eLvi71/olvHKruMZGwKmVrMbCWP2Wu6fptAauEXMxm
GDVjgSwKi+Nr42AEXD+inhJiqbbm3KlnaIqe8dpgERb7DlnSKb+4DSaOPcbHmQgbwEgDdWxIL0/m
Ws+14JaJ6l2zX9XS/rvYTp45MVCIrQViu41cVfVwVEZQw0hJg9bS+jiLso4b1vt1tKL121yN/J4D
KLjmNWfpzlxhda4KHOVzPS0OytjSgWlxmZmR6VXW284ZbBux628D408ahY4ZDIErguRpsq+eewif
zzL4XKGydLmX0J2LJhP6DK2GwwHRabw1tOGJivDZrFG0DOSY6TEvJhbVUBWHtqMePtWw3Y/+p68X
oZEpD6ccdFBcF9MgoSL6upw+k65J5Y+2OO4PfbOdcH73SVxN7fWtCkoz416CYlyax+m6Nmfi/7oC
kcMk+nD5aVDbPNVcPpPek1GGApmML5CQ45GEhnuEUfD56N2z3v/tI0oOIut+91tkzKEerkQ1aVP+
Pm/crrFN7EInd2Qr9+400mvZNVRHk32DC+00zxBhccbzFJXBP/xN1NfGU5kw1iEZi9pHwVdThNyd
lKJ0iFFM1fD4mCWnayNo1ZDflOQQym2aDB6cmYfSK6txTKWkqsmqKJyrPRcWmtfhSpIGrsLGFGFC
aH/gHy9MZK94nJHAUHu7ZK66S5ACzVUqDhshNmg1pHA2DUhPtnm5tr3PCBWpyaHx46wqpWaFJedm
enhcEm+27q/xwvtqyc92DUF/yc59x3CPcMcQw+205MyQOY//CXtH9NE4Sy4cN5h+YbDFLS5MQTtb
F3UmFUuAOuk3X2oPoTy+oYKmb572aM/KtJmtZ6ikWTBJfXgLBrkLXULjuTLczTCF4Eai4gvqy8sp
B16qgs+sL//hbfe7vqzLvhZzt+D+BN2f/IALWiogWEYA//T4XHZvWSUjusFcZwM2k2DO+FAXj4bL
IgRZHe4/ozrR6ELbb7Su+ntBlEbIMNsNyROeepIlXIYZ86PlHr9/pffEVnNGaO8+8bI/Q9mQvZi8
h6wORNDVJUtUAGRwBlX68tXcxaFnRvz10D/A4JjHswcxRPj3+UrMdPDcr9OQRZ47erVj2lmuQhNx
8ShiLIKEc3gpCjSgA3eCivcSl9Q1DSVhkap8Hw43qOaa6KhV1OpIasFPyoQEiZfa8ec5Taf9mxJy
mdIobeEI9tq2siME1fSixSruEc1Fw9qDHmWcekMr5oOYq2HpGtPATuwGDiui/HvdKird+VHtAlzn
cUxvBVvfDGXjWrEeeLsvnaVnuvzVEo67xytw9spSw48Ny3LfYUrwxFHHXMHrr+VzT0zUYkU5W0CU
Y7e5BXfbdIt2Ytczwg5C1lrqJwPggra+IYz18iUhJp8u9sMx7Ge0OKn7i7sHl9yZ4HKyyoibbdNo
aIqP8/PyLlxDhgatup3sBRHUfdvRNnrmsK9ETUb2LaISTfidlRULm/nd8EFIgABEO8OOog5Rn+QY
9WJNjdn5c7FSWwduGfkGeX7CAc2hDnWdjtcn2j6NCUicYN1sWYwAZmFx24wMmPnjG45eKnByI6WH
Nojo9EO7i4el55VC/al51/yBaIkoR0mNmoyjCTuLNFrm84IB7Aq1aw1PnMjuCTqTzlGpuYxB9ojn
LLdT/aJuBBQdllr+4IHYBU9ayo5C1vn6IulZtEQpv19nAt2AJey3Z+NmJOdvA4nmsasoJ8wLzK3h
WUVRqcYYjEYL4JK6Ux8c+KzqHRI/nd8051Ev/nnqoRcz0AsifcOo+qMQOWORo6kwr7fBVV9VAMrv
+lu6lCseK4S3lOZPn+blFct72qbyBKGnpz3SNKq4YrFRQ6kgx5bPtr/Pk+PLtKHKhXgn6aTDafKz
mRnu2Zm21rOgwY7qCXCIIekl77QrEOOumxVHPYQbGj8zTVTDH3Hg2MIktqsy87VkAXEv8cI3efPT
K1fyi5IUHjfG+LCqp9mpqWEowJdI9y7bpzdErCZDvCqpG0HsFKJwfVdp164EFp/5IP7FVqU6u5sK
NMOr4PyskuSCZpPWD5qtrzocxXfDJuW/L1SYtaKHvSlIvYzLgJV/7pogTWQWNMIG/ZKPQ4AKRIIX
JbzET/zzraMLJzGVIAOU2zDGRlVyhTEduUOhVKbHuyk4vER2BFGkgmpAY3OnRD583W17b+fnS1F6
K/dqh9+RCib9pi/w7qte35fGaeI5q91XZ22cFspBWdERMGnHWtjHMqY950vpDI9vdOmMcPudqe1c
yL2Opea1UHtoLjgAMpKFtG7cw3WxYYs3eIvOBWqDkiycvptS67E0hDhQ//qoRBbQv5ev24GhCCfn
oA4bIE0DWFR4Of8Lr4/EcFIfn3q9vQRHBmx05ep+X0NqYnPPC6IQ8pe/HxKKnqshMYyTpzEmovSn
m89v0Upgdl5H9DujgZK7dW2JHOYJj2nJ4QW1A/3TQEcLcZpkf+PB0yRuThkwv7I2Y6Gzj7QhNQyP
Oln3hOVdw6ruTdmVDq3021d/M3NGvpKkeJqDFLFYMOoEgZ2uB7mRebrOFoICtAtFOJkErgYxCWEX
D7PBJXA0wnceHRZ+/ryWpnh7S+CVVNltSj+PycpeQsb6viEad3dG4JAOb35rAua35L4uo3hZlc12
WOJFYeD4bxQ1oXpGUtWA8rXhGukcd6vTr+rdwTj6wCFyXCe9PtRBk1+7hfeOldi9KRVzLhe7CF+1
5Gmc5H1S0ub+xvRMKpgpykB2+rmEGDVpCXIRp0dU74UXjsBMV/c4pfV9+v9E3jBdLnozR8OHNsD7
cXN++BFD0dMicErREIYm0JQViCMDlVhbHfdAWo0E0DxZKahSD2XB3dzLBNNsRtxyQs/wXdE/PK+W
MEg2Q6deb5FipNHBbwrbWsmWlyjSQ2LgY24vGryIBY/stdnmfbPIeDfqyce/C0ycDyFah/ia26W3
NezmQOOnKk/Z+kzH/tjqNAukp4egn21PzQnGXDkx/U1fyqWxb6uvq5XGJ2TOsYu+3IDgT2uXhohe
sThmbcL0w+7GVhvIkNYLcROsWKpXzjS/hhLH6TBIZO3jFD0/5k33CEO4uyY868Emnym5/l6hcycH
1Dc8JHh7YeVeVC01nv03E+R1smoS1qpp3FWnKO3bDczvEdoKEF3pAah+vgf0AOEqr5/wggE9q37X
oJ4QSLOxTjZmacehfHhgozmISxSBhZeMNqFsiOeUOeNe8jY16owj6PyDmplcqYnTu5x72DyNjEpR
G7FlgdF88Ic6IQGVW0mMAwHHmP0UxJBTkqQdtD3eS6pGBvs194D5W9MvHrfTDzUo05mFrbF7h4fz
o8u8ABwrMFQS0Spva2/rhT7fz1JqTZMQZstHW+MmIC8Jm+Qy5IXTzD4zdXjub58yjgF/q8XYCdfk
iEtUKyxWZCQRDGdJxqzWYcWpBItGFGUty/MUVd1pUZ7okxpZUEzGHXGUJp4/ooGRaF1KSUPujTDM
c37NRDTRIDwnGgebb4le9Qo1pcQn3dsiwA8hl4BNZnoSJCe1017vz0IR6MoEmuJn5fVTQVusaD0z
enkDeRU1H374u6S4JFuwGHDvrKrBIb/pirBbKHsMp+EujGas14Z7I0PXFFpB7t0RTMPLkWJHi2iV
xVXwpgbmYrbv+ez3UJ6qaeT2gX/r+ELCvSfDtSQSOJ2JiisZDODztJOf0XePnZC3zV3B8qskxftO
hu/wAi4MQ9MVlUtFb7YNIWIekbDm1hhd2tFv0zHPeh3pu2NRsHFq47qRqjmCtKRlk8u2CY3mz1JQ
zjoZP8g71io0Xjknic000EwQV7XOVq+xUZwjZij0/HZuRQS1zNCJxo2+r6c3mxeOpswgkg1GN+rH
LseE8dEGf1pEEbtXvt9AFZDkYIFDo9w6+y5LQfqPW4Pw9PuGgASh60BEmV3Z7yMSyKMSEGTv5CAJ
G9w979flDeJuyepQlhANLFO0S1qYlQK0F7pm6hD3iTPplipOD20NjL2ShatYvp3XtWHEKTZJx5if
P3Su35myCOFxm1TdjFnPdZNS/bGCw5Kf3DGPC5luaoywwmhb75Ppa/iEodEzrOa8F4SxoHtmYl2h
TE1TDZTQiTZv1RkRkvLxFBRW8R6Q6a2WUBBa/NamVyAsrNUhXsu1/S0Fyct6aWIVAqFMZGvMSf3z
GZ8mSFdMaQaz3sKy1RZ6MISblcndWd3xv76qJwagWcAXCsWHqfvyVH7nERqN6diLpiygIMeTP7wZ
pxXnjEyOnwPiRnR8rIXLLAn/F1YH4ghBqM3oBc12Ex2IW47fu2ky1YRbYXIWAoBAWh0tO7xLRdC2
T1+EcDbBzjvHaNVcGx2nWl6qxzZDcw7GgJVJe+4qNfQsFEO/Z4MlOcHBtmx2Y5pLrwos3YEDHyo2
NCLi7uM7O39AjUiuojWgII9//hEDA4qKaze9Gm4mquJ/EmYXO68CRRpDxYLd1XJ7bKmm12lpImHm
9zgNF4U7Yp+hfyYXH3/n8/t3+1MQjoFYQbni6HK0wdGSjbPQ1hWgQhY+WDllvhzFA8ktVc5H3bsK
ZssxKBy5oBm9R9RFQi48QBlKe+aad4jv8iBWf1F3kzfJzK1mplN362+ySJitvQqEMvUG8BhK0L+g
2E7NziKd3BezmLIFiJJptVaBKuAZdb5vGpRRMk+v8wbjvpR9vvb2q535Xm4s0afeoj5DKzcEaz+e
hlAoKIXv6BmzNA3yb6ZYl2LT9t+8zTYyNPR6Rzfhl0F56MqxIELNvRsOXikTAbgIpEs5ldNFZOqW
jIjg+fdfryDdeIXLyfJpnnpY7TNA8Rzegx0YlRg0LHVWM3fgSw8iEf4oUBqQLnzMs1K7PCWvawo/
gGtIEQmdvMSxvSmoiMekO/7+gL4Xr6hiarOi3vGtznv3hY0zaWo8L0GGL6heDT1aS2NXllXGWetN
SFEnpurvSMMo3XiF8Vbc8OxtHKnyYH+/84aVL/21MyHnAtFgqo5HRNr4NEgI8+5I21OG2bd/lVqr
jKk4JHROpM3MgmVC+cOc8e5yyf18CBOTv8bYFer4gcy2k5a4+eDe1OXEAQcm/JxS0mTOK3XKUjC+
0CZNmsUnEdKp6M863aSDUaBTSNxRX9G38ZX7PO1EEvm33BfcfPtEW4GZTeZ/1XRfwvgIfiRpU4M/
bdVEII3xJQ5moj21AD3LFhU2oyAhOookF43h4g63aaA1Omxu5YuyzjVOq+qpo38/gns1dxm6IpFu
LFBYguf9UotGqTlnqgXQpmk6LIQCpJxmAYABm1rOUJUdCp3slQxVyK/PU3df2Z7cwc86DS0p1JUL
dxdNNJYxpfYf84UFDNm74PnLqIHmt7DYz5bPewSTBehQKkmV0yy+mcqxqON8jkN71APWRb5vkYRa
twfTS/Unwucg05JVhvzTRyNwud5pn9aVZ9ShdSiyox5CnSPPGXSvMhTnkDBDM7oEISg27rR5yhhq
U3LuS7kqAiHj3gJHmSfyzZ8I3bH2eEAOr/GnYuBRYSEdpgVhr+/cR2qXa1eMu3kVM59gbTNzKsGe
DegcxHmVry34BRJKvufhnoMH3zErjaKz6lIjjDPjB0ZMzyiTALNjtmJmvnYVRrsOyhwKlFNhOxhR
/8hCJEKBpK08IanVXqyecdGl6OU3MDkprgqxtG9GGnpIjJqccPglSIIV3wysMvwV8GnY2zqyqnoY
jSgPJy4oWAf6kXlPZ45ZJ+kBwhHA9sOucKrf3iPULAbWvNRtavjfRxkDSyqPbvCraCXJ6QzaxrGD
0r9DnVLWGXCxy9M05ftTzo/NZS35ztDBdlhGtZwlZgH8AoVPBVBexpdiNhqrP53sO5dADu0Q5nrQ
BGIwOXVsa9Vi94T5YS4LrhZOJNFL8+AHtmu96TISB14dE9jUeithgpFCLKfKWUiQbomho5Y8lGYK
4YXONOvf4kYfhS9xtBG0wn9b7I2ekgNOGq3J2C1CmY2TjpxwY1YyfH7LDPe4zJLVPyaUekeD/Zx1
GLBio1dyjV4bEbMcN0k4Bb3MXLGTiTHZyB0fBx20IHHwmSqAAPiQ9DnfSD4Ls/ouketUoZOW6Fm5
nxaOLZuxOtYjO+Epj+Vw6WrRBa0TlHCfdW09BKP2WESh3ZjJ1HCEkdp0Kw9MR4ysxJeBWUSPhmpN
nA8NfF4UrLBLfLfWpXZnGTeP5QE+qUvZQugoCBfI1B5nbDFtBk2TCtwTZjoOv3OYQ6t+f/rgjM+y
RKBNEf0He6kQZFGgZz8knugUyTn+zQ+6kd3ra/f1JD/3dMCzCR7KrMPFFVXRPfOPOcg6tilzbmTy
ZZP1A2fmfls2R07vlkyuRZwfeyEocDrWwF1kcVoKwtD7hWqCpXdP9UnZTeA/wEx1Pj7CiA3PaYM2
3GejIr7+JAwTp9ob/VsnYHfar7iisDy7nUrArLlm5jzH4Ucuq2sF18FQbpZn0v6tWPApbg71yLix
1lDebd1nf3Gx3/jWRJVrle1x5Kw3JcwN+Dn+bYHvwX38bMy1DBmDQI3Rg9i724anw5/HktXVF4IR
PO46Vi9GQRcvhuoQ4ZTXm7OHJPopuIJOHedBnmX96vmXaqsZ7BKVUHn442ZSLZhDIQRMAtPDDxCO
gD40FG8q17UcILo3xaCAaMpyHTBKAj89jcNu52dxlZ08zc/B2pPNNN1XBvd0OlpQ6V0/R4+ICYp2
DCFhfk/hupB8aaQpuSKJf9jGvBncY/EvYWlHqLienxmNa4F6s5LaM8wT4fKuMKGepUios6wjHFei
QGq3ApahhWwmT+76GIHGX6daJGD4ZG/RVTBjxqf1yol4t88tXkaamqKkRKlMdVzewalwMlVaHoND
1ZU5RXuDa+spZ27bDdtv4fSTqQTXZ+vPiTKgfPtO18l/Rq7TRHWw2KmIc+u0pjDpY8SO2Lvlz2tW
c2ShO1qe7FrxwzoX7s3l46GrAkWKPFbbUKQhkeIsCqYF2I1llHToIqwIizk+ASSxYCNreK2p/ACx
bT/mZ1q5f+4zEp1iYmdmQwVsXB9xjpIHcFsTFPxdv9n5JFQnn3GY1hGtRidxUBHfKAkqBbITdUUU
hXqoxRFd9lkA5vkzeuN2tYOLr4fZXx3k1LnSDJceYZWGIuqx1z+YmC3F4mYfAbi6cGpdS6xsbaFN
djgyyne7EUu6LYqqKpgmGodx1NhtwLLIN1QWY+0EwzFMZJGWugeePRqDC459be5r5trqBGW0Ylhi
fIwJcn3M+4J8r3SVEVk13ol3f7I/nPjEebVGfYjB8o36CBZgPmkbmXTbQh911IeGl4BQIWf889ee
XWXtlptsagGNpzKWIm7x8ChbuMNw9Tsn3wuSD9vT3xRzwLzPjF2hK2j7NrEK3fESXICtfqsaPnA1
6d4HUFjv5DCKCuTNiDnsuue7QBx2dUSZ9gXiFDVnkwfvykMiBzbEGK3vhrYQNvcMrCIjaWZqlGts
sWBV8rwVKETGyl0YIuzvMdGiv8uwpgCyq6YVX+P21GODvcTVEOEXwYFQvoF/+4GsVF2nfO0jBnPl
007u4iVBN2RZ4xNtHH/XKE6IMqzAS9vQuXWEZxp4B7apjZfaRibbXgAECe0rDsQoR56NjphZNUH5
oTRhNX6MhevSUsm4cbpG+eirUVH26YQ6/HjkKaXxfzjSj8ThqNsg7dhC/3JPf9wT/nwwyHsspxFD
jB4kf+U3+1hdj+ZvGw2JLR/4e4uGBJJx+kZWt7udaVxsCmlVSCrP1TXYpxHMMw2Cwgt99qCRS3mM
19QED/a9PUxhCE4ZbNM7ltxxzCK6eFYigUeTwPTHq44eju4AvHNxhaWpxVppH3ab4XSm4eUcneLS
xLrEaUfrV8KYV8JhK72lLM1mUeevvJdGN7o1Vd2E0xm0zQaKeRi5iagiMwjzKwPHf9FHR4+SIkWc
dTalJwa9OkEh5oB+uXFDxT6DaqJUKrHDqKTPKttVAntKTuvowujYhSA9UVjvOdIrxJXK4IRquvcP
A3rkot80tCV/UjN0dsfS/l1+BPjkOHbqUHpU6rxIN8vY2KGgx5DmjXWyNGCtUT0nc84sE9AhOQSS
4k6hu2Ja9CGVMi8jItsU6iDvNsm2ZcvqjUIGcMMkc9Z6ux1eH5k8qLyr2jIShpUD/mzzoonN/45B
e85dlOfe8e1I0Ltq25cZeSsXEQUNPf4qyLshBeYjQLzohz98rbL/uaVibQ+3Z4RIgoPbSbtXbblq
VzINLn9TMOt1IH+Jm+Ve9z0ldUtk3zmstLLXIkqzwBfaGH1s6jFp6JuXh0lIqBEaOqIhIfPDGv3r
aO7UKu65FondWPQTxjzQs6tAeztTpAflFj5IyD3gwDsqIdNDDV3BLnBGsIftnJy2pZ9RebrRmJwZ
L0OLrslNhRw8oB0OdlXULXeyr64/cAn2czdq0QfBzWRhjATWP63bNl+6QAkA2UtqHS7SYthiqQkW
FlIEUYQs1tD3uKXV+UmFN7/EUxAlU8UDVH3zDsY6QEtyNFeFFAAHvD1KWLfxW60GxQ0x965EYnn2
u1sojABnsw22v8vgXFJejjqcO7knfaNYBXxnTvkTDZhr+HXCxVyLF96z3Z4hDVqyuLAP/B9Weiws
sEgIvciG1VuT8U3tKH1n8sT2K06Xov1L69nbFJmj1ZpQqK7sSEKI/u2FtpVlyVnLd9fh8Wj3i72h
iTSZaT1RmVofW9DXygdsP6nSZ5KWTVyae1Oy9uPXiIldLujwGn1zQVMkbkJkthN/jiUHMbCbotgr
X9Kao06vcy8a8U5gwUxDGvAYj+smPZul5gZLe4SWMMndJKybLNIvGt1p8ejAAIJH8bhqS3TJM6PL
wryyKZfn9HQuDrkNThSP8QdXdqDcLt6BRa6G1jF8qfzfe1xdUSXJlv+snix/dRoonhL8g/O65Ybx
xNNGRdmn0gK0wEF30bdDBtYD9xixo40di+isJnv1/wEvmBxPdzpR8tWiC+afAyKd0KS9RDQskHgm
ZhH5hzOFRHcGPiASYE6NU7yONafWFBmcrvi2ynDTpdSYuovw14/PyZTZ4D3umhAByHW8HUIRKi5l
27eNRnlXgb5pdgdc9oxDP9IvzdUm/NL2ZT3kPwLpSTvqUhJlx/90PhrEW2NunRknsNxVR8NDc5QP
O+iyE1EGsuNiLRo2KsHBC40XLYoCNG4agLBLhEb31MYUTJtl0QTmIEaFZs5Z3LUIoFChAsxmaqWA
Y01Pn/jdqHSQwoqnKq/psQ7GZEBTpj0A1ZIAVXx4LZNiZMBW1O8YYl4kxWpXJB/saAMzU118tDGE
C6mbfYDTF6/5QmaIY/YkTolba8DdnG2chsq49Wx566pFeO9Nwr4eVhzRAjYpOZMm2XbU/1DXrkWF
/nelVwO0hYzZ3tjJIEFKEBU280obyFzG9hcj5It8KmTNUeMi4vLhBgWUjbABeBVts1+F5voVhuQv
QCnzw3KTtRpe6zBp+Z3we5Ym/o0LnaaxC4JPMLiGGPbZ8JkDDQa31e6rXn2hd1Q74J6/4BZdQTYI
pVZqaht5nZ3arkJUW2JzmrSCJreztQudIyJ+DBv32QjSkOKgejQn8b866Qxlkpc8QCSLibEEKw5b
mZ/npBYIHsmWiiqfHmtC+2J2T4CKhDHuWUZbGKB/xr+FEHBDNoW5WpeVuc0Dg+I2TWkLdAzJXUvF
tWxaLZ0VixNPGDGfnhfJxbt/taGcPTXkt8SjEHYsVMVNmfp9L/aHDyUL/mZAtsCa3SqvUZsc7dSU
W0tXWjf3Tsnrm5NpCJ/vBYxjzq6OSnbzNIBKFp+bniCvNhIM/IYynU87dMrEhatWLvWNGWWbhp9Z
r0wkC4xaYRUNkv+nt1yrlzllCuC+INNhPrga1aqnCuvN0Fa3/bBLsT0Cft8SN9LvZpiwR9ymeuPX
q5e6fhcw43U5ICJwQLZjKUtXWOmoQxrRDO7q0d7LMcS8F7bsmdlaPKR3HUS4kzw2McoBy89hzlA/
28rggzfl9DxNSR3fXDNQeM+fKfkpazQDKR7/gUoX/WsiH2Zbi6Fp0jpOknTbeIx8YtkNlHRxWMER
fUbPmPlc5isYGqXwFwEsTo/55DePB3qB6smhpR8/PQ1qAjKCKO5oSHAOv+Mm9+fzV6F4oPKGpgfR
EvaUOENKr8EfShbDI+DPSvUD1xv6mnSDaRgOILrrp+PVi0QzNFlsbHU7r70pUASRcHBIiDEzIW+I
COli+xChq4l8ExIYuR8j8cWrj001Fudb/n4OsJnMhtAn3xwg/xMF9Mg1PLR0YgK5K2tjZxeX7N18
buJLdii3PUQnImBDShdzzpc4RzU3f9MiBKKsMWT6RxCOrALUpvA4J353V/Xa1ZTPdZXgvJWyynPR
sDubRazH5DUxib+opT0xPNuGZIkN+6t614PGLzhWnB4KGyRmlNIEcpaxETyXwor66VX3AvAIzI21
3AXS0US2/Uotz+4B2naFArieLvMSqfVxNxsfCveaFWcaif/f0TSw3yknsK9k57djm3ZK7AlzfHtU
dE2QDBnAVRcEmTWqir+c4/2p/xOMwNoAiEPsfJtpwf5D47UXetsJiqDRmd2kxLiioixPIOrHtrBg
rgqlIvgdUR6racmJM9s0ndY1vErVZ7KNJdiIzQom/vPWH2S9x7yqRkY8eq9ROsC4b++oSW0I6p30
rMdz1zT02w7uiLiZ1m1x8iLqqJz9TemTTcB3cyIUFGCFzaPWAKpr9jdKDneeFqV/UC33Rr44SD2D
+k/ffExghWi27mx9IfTIfJTTzUU+V6S5kpxTb5JsIZequ6QAI1g1vudFTNdK2YoaQ3jMFg9PdQjP
PZVyBzHh7W5Dz6IuX1P+i6KgFnUfxJn4V23lE2IoXRcYJkWJutsHtlp8+/B4whrK8NmCbwmm+kdy
ptYo33TpAfp1kcsAQHLA6HUbUgEr0+nFyPRkoTFm8LK8sAbIxuB1SYanRkj/ZdtDx4k51EKlfemy
N2OmKcDNClpxSzTCyLOGib5mYI0tILNloCqIpINnInvG7rKc4lHX1BWsquqv/8/2AF+ZqxvThze7
UePDbCM5ouccVUp8b/ptdxSWPL9+VnzmywwYvnQg0P1RT8bt4mVA6nysB/ho8GS1+f4uSx2lAgpP
dhJmqrxPDm3YiTr1tLm9FwieGx2XZHaEq4dnW6YsGwgFlBtdL59nv6P28KJzu0xMHhgYQnzKZUma
covfjg/eLx3XmHZrrFV6cK1ow6FrejdqRtJNgkB2DJMkFczanL0YeDvfJ3Xpbdtq7pbxiP5+Tpml
xJDnxwoqE/nqKsyt4ISlBADjvdNMZj4ScE37/BjJs5Zf1pSVGG/Ocwrd0n00iYta/2TbYhy6pau7
KSWVa1rP+Lgh6VRmPrcCFxCLFF8wAHd+lv8vfvAlVFg2TI8dFMvCWUW3N/o5TZlRDHX4r40DVcK9
Y8lim3KpYMYsZzZeDDYTwhYstGePseymHxcPgy3ZPNiKp+2Bl+YiGnCn4ybnY5qacUb3W7+98GSd
rL8wfylxFaF2ZQkbQ+tm9JrUuKazJspXnP4JROZx/EZkjIWJdRsyWdi/bYguSqyLcGg5IMDTLUq5
7VMDslnBDJbH0Q/PouHEBAcvmeswQqhSenj4BLFsSKNJLjw1mqyrLPhBXfWUMi5COoPIJ9qLuo5P
Ki3RL4uuJ+9eCe23kYNdxqeMfJvmhOkvg3dkBysmJRWsC8ER6QRmliYGTFbzQyRbJKPcYVIJdska
ZKLEb5XVB208dEv17/7r4evyixs1dKPJw4qVJkvB+fZo/mVIXNds1xEwyx/T5GFkmXgJFE/dEKwd
UqGLfuX3vZQu5VyKXS4YCBJh0j7iNJpcYurQFO9LkMrcd/em0F9AMVGb/niJ8rECrqB/vp9PQkdT
GzFirbCMlulHHWTnwFS4GazQw9QxAoxJN3wXPm9dge57TFPJIBfgHy6+IV9qYBaKo1JVBMELdKpt
UkWQgKN9gYSVA98w1p6H0ne50450svw0oYMGytqe6+SeKBvCEdfGSSuXpU0oYnVH4rCUSEEj6V03
wzcIgdTxKilgZejMrak7i/lGditf+EP2vfS7j05m3CmIPz4lFMKi4rE5k4LVLhSqhbEYObvilQVP
++Auz4AoWrand+DX7TIy7bQClRpcmlqe2BVnV6haONuNibVqnJ75MX5ImMbDoD91DM94PcAcM9gJ
/w5xfSVbblFqr/amssc1nI4J/o6DMWo7l+Vdc47Ub9/j4gEWbVuDiTBeiaVIFE8Cm3X+uuI6Z3of
HHWtpMpUXA2tUQk4kROJXZEqjv8HsYNBMiK92qTtqW85ysQ41yol1HlR3W55+LRunpLDr1AhuULy
cv5ymwmYGQgBI/veGLr/BVZ2bzvw2H6CVHT/S2L5jxNSIS7KiVYxlZiJ4g+Pzzn1lsefPIoUl3gU
lohgZxaZcKVL3qhR2k+37h240apfPklksbTnUCN9fE+eJLhk20k6WqOs0p/LFUEICug7tJWHMokR
etjcxWqyyl26f7B5ZOP0PGMJzQ2XurAkBzj0EQIZCf7Y/3Hj0gsyt1Y97O3p3AbLbw4YUusS61mC
PtxZRGRCDAxxbEa7xsE6WRy9OnIIc83bS6R0VE84Doy1tpGX1xnUNGuFEk2KCv9sdr+c72vOelMK
LFi62mH1KtxW8PIbItFolHUBaKrvIy0Ai1pnPIqxq9CXabrIIphgFUcEaJRKKSFmVY5e0KpZzhPz
krFTcIwIX0TxQYWR+paeKYS74SgEkGI3ttrS7Wx8DR/Bxhq/lGbS9lxpy0u6+IKUvu4auPR6Tl/q
s+ht36KvWCF/Gp2EIierkRc5fSUveobigWE0lheGu5XmcPpuEi3qJQOoohJE5BJjgrQWfE9sIk3x
GeBnYGm80iBmAAF84hwdljRZfwULJWAN57jA6iSuNMrK4O1Xei47XRe7bD3T46fbdu0salJzbedh
KvvP3W5J1LumZORfxTyfP00N425i6v2RAhS3hvYp+Ek5cZwERsfgdRN3oj7Y1yCzEakhQr7imHjb
g8S8qSLGy1CcarYH78CXhzYxjLK2hNVACidBht3OoQ9cLCEtT/LsI51UYHGgJlhPhoMhiz/r0sP/
vdozasCQXulVtxSpNFSvbSK54Z5rynP6lMKYloBj/+yRQ14nH/2gEyqUL4ySkQND+4VPByptTRly
tXPB1XHdzvTSNwcNznLh2p1MFRfLv72lRfRcMcyLbZLYFkPJtZhlleX44WZn+1PAEFx/mPY5Noxp
LyXrtuDAki3c1TEfBhG7R8iFe1qJ2pReUthnBmhNOwd8CiekOqqmtq4fWS/V88OWpFnzNBN+DIc0
n3RjaBJMXpL05oYXOadEbvtVVePGzYQH8tLOoSzUawl0CeDepdD04jifPCTNtT6xDyfKnZ0nFV4A
VgSw6f+E7LZYEvQaRq8kCVA3xt7VoOftZVXNn3TPoc9kej+bdvru5qSs5wB3XU8OZqQQa4JM2knc
IIfQq1mMmJFCBtSPj+RpI0EYau4j8Zsl2JSSDGjC/YvMgraB0mOzE24+T4yaqD6WFnuZ1YTMzHse
BUg2B9w/x81re/2jWg7xJUHVWbpswxAF/SAKyDEckDWFfYMHpv4KtMvt/2T5tIWcdeQ81LN3uTKD
cQyPsri4CYBO3lcTO44GtkRTCY2CHNbfVOqUHVAFHD8R3d2tDv8YkUIDYl3Z6wc121OvRHlcUqDg
lhPs1cz/6RE2yDrLKSdJb70lKBJCJRWfO7j6YmpdNwklYoQOEJ1rBtA5hyS8dRujJg12ENJgIiPe
EDeJ9uKqsXAGBPav0UnzFnFUkBuRDmu+FlAUHANf7mhNfcArIpg2ZyynWDFW2BOtrcXO3m68l2Ye
jygTZZGxT3XF3gJHDnd0nxwv3f0cOdT4G8/fThbvSh6/h7mGz7XqDipAYJzVmcqpyJMZzThMuHCI
EQNDq8ZX11VbzxcwQzW857jJPIdPHB9gZrLSc2qLqEEmLEy3wPC1qcXg3PhDfBiceNwerUPENUUX
y9s2iLD5LPc7PmzSxFB6K9szZgD3o9UnnhwwUSFmWmsH1EjYeyoghCJ+dqpdHjXiOVdYY3FuUzTX
r33D5M82/I9JGHtk6Y22Sh04Cgwq/dWYf4mcsthThudlw+jA/oS72Pefrb5aDXazwgJdgcz8anwf
cr/Mf7vUBJxUqa+emFvLp6TPIFuF/sAg5JGdzulCBk+XkHowZadaVDO9EFBCy0MP+HL4R29ZeTs1
cm/Wi8/6LcyuMke+g9GmtONfOYiOk2EqiawbMkjgcBlLIJc0cmdEwFiHWevPkqKqci19XE/Isq5y
/5cTIdL8Ep5wa+82jxPneOTnDIhjKkltpNr8xTm3vRexdGyy5o2H/jH3r3+CKxIPxrwlIdT/smto
sYkayTVFT9ulelTW9sP+fZojFFDrwxGFkilEMZb3jo+ifokVHX8peYhooh6gvohW/ZKEsG9+ARK7
y+ErRHhlFwdpHt/prVP2gZkXiAiF0Y6bYlesjhW8GuNson5Fk9tZOfzNZRbhUalsGrU0aJEGdqAG
PvynlxuwxTgl1BGIioOU8pJA1rsS+SB+CmAjweA59g7EGcXd8WskESkjpNsZ3F8OAi4lmWZekGi2
dnKTfs/EHOEYCAh/B5CtXwpByf1X407LolP+/s9oYTVb0zBQ0iQYLd5RTRUtTFdusZbXjzaRGrSd
MK4wwjSk9gjYhszQoHU4IsqUUnr4rjEPEiZ4OytvJx5ZaiGJIsCwKlanr4TzjJfv/NU+WdRShow8
ZQbXZtHe9/7rgorFmEmYt5b0YQUrPwJ3YszIXISQLiOMHvuklriG2/uc/uSlVDS65y5GzsXzy2Py
5FgKUuUT1jiLL04GU1cEg8t1Vt5NkE5AHqAFI66RfszULqeDpdfN7t0r0pXf7XbwAB0kT2m2gRqj
fNbxVwtFu2xOMkNvBW3PqLO0uBbpXqLqeyV8EuTrSBQd9NoTdiPob77MvKr6fAklPs17I1WDNvT4
KV7QQW04UsvHv91URlsG12T/wpDDhYC6WeGS66zt3mcgudF0ng/xuNHUqQLAzFcu/WgtMDOTmvkv
Lp9RNoT8wScnE+aKkqt6HYS2pEEVb35aSehGFxF1OqHocdtrIC6ZAMNCfaOS/Jyy239p/hhpHdD8
n2Zk3ayR7o+SecmyBNK1XYeAIPwgsdysTtVl0zzdlIC8LhbNKqK5GcD2RHjZGTpB01zSylLm1+qA
KX8sllSCED8uaQ+mn28bRazmKh67mU/otNd15FL6/jDcgGYahSzXBGD5zzWqaxt0FePo+UKbcEMF
f9ZbLUAwkbv+p/vov397Qe7gWO+5Edv6ua5zgkRjAwOIOiJbZRi9E8PkFbCpEKV8DGAobdwOxucZ
j8xBcgObqm/qxoo03X/Ym8VLGmRw8HHUtMzyKCONyXZmFYMwZLY0kTl9GdAZj/KjR3p2YFgtMw3/
FbSA68YBNgM3jMsFTQm5JoT26yQaVYyoXYHFaFj61ZF1zfvnPZBZUm36vDyNZlQgqSllHzOLt+AW
rGbZdsWMtSZdCP1qaaq0I/l2yZiRGikVVRx7wtTCYmCXkc8G6QhgZssARcsUebxEL1sSJCgUZpl8
4Drd1GzT+wwNoMD9Vb+k5mf7YyTqxTmF6jvDy79t4Qw9GU92LKWjpmnbAtscHy1NML+b0jDHuA6Y
qAlNXbk+J2bFq7Dzce4HQnRra+IRWW03iPQr6c2o1FzaZi0MVMJuQbngdiZBiRL+tpa2MQoK779n
SkcQn7MUhX4FCG5mRMXrKAe1eCb4GEZt9EeCyupExiK69GYO9feKtN00kMLRZToZ+wsK6IwPBe+b
fd0JmCCXCJbCY/G/hzCYHssFDABnQG/fn8uH5+iVC80t/P3bY609ydHqHKfCQWwbeyTcbJhPbQGG
UK4zb/cNvBspjxr4u+u9C9PMMnI6EKRZChQB9A67jAgYCcZLVXAwwV6fnc1vF0cPW9/7t5hvp5pA
nbzFvtis4jQin9z8e1PxExgkBo0rslI+v1w2XwiCLA2GrSrZ9fj7l5bg0kFWq4qGuPzMg6hzQczO
PtcdMZOCwoE5nrLsc2sOD0Ke7K1lSFrqj2ExxUg7tZSsV7atT3yxQMFLYZuCT/MwmqiO608rRhzo
jbcAKWiSgnc34JdxkfDH3uHJl35jpZG1CquTfCQGiVj5HV+yvchALyjQS4WiDsG6czbIWlJrMP3P
7tCVDGo5vByvntfY9x6mdP132mIP9phq4mTRG6FFDCLD3eF4xWWJqu+o4vQba0M4EQ/dYA2yL9KG
41anCWVfcZAorCEsj+5uQWdJqJDC9S7+NUwJB86jNx9Qte6SHwm5f0lo21IBpnFroyDOjtquZTBZ
+Kzh/i0J0p7zvtfE769v+XK6Q5ndTa6891sVmO0XW8JtmO9MqXFGsyYWohqtSmug+MGjjHU+32W4
3oBZ+Pqos/JKQRU4AWZ4A6MMSj54H6fdrN0pEZqszFNemE4aEPyI/BYvd5bO3gO5HJOf/WtGjedC
wSprV/8qmgMQsQp8IrCqZp20Nbgoze1bUuusoAyhEraUQ/G4t701JGifU3ecBrZlVDAVrY1tYUyo
pegmd2CyH1mW+1rtXpFLHtBZotxIosmxI+cZRynogbWrReKdKa16JdkbfDTJC/8oJWyaVI5G5n0s
8qW/dW0S7ERy5VeAkEAf/IEEC2s0b/mjnp646q/1CvyLpdbAfyPI8/ZGePJ5dv5i23swuY336NxY
YqMEj3n20dJ9iNfYs0kQ6x/kay2oiq4BpkKwclAmYDeMpUCQhwIewQGmsPf+MotgtvHlEzVqzkgy
zu8SdIy+5WvtJpcS2R20P8yuzGz5gejr3kvvF2DTMXRPle0ixmO0V7Psiggoe9ZfaTEykbeZWspw
5N0SyGlVcug9eSLA6UDJ9NcTRXSTGFEfBtWh1RheRIxqianKZNrGCw8CjFr4hl2zSCg5F6C+RwOp
+uGOHPApZV1Xkqn2FBuhblbk7JEBUZ1LmUlD6o60Fsq/Sv3YrxflAkdtjX/G6GeLSGPqh/fk6Mex
9CTu/sYVmX9H3duIflLGqGD2flUstGVur3q9p/nibZCpsno2SdTZjEf6+/n66VGsR8tcmtmEh0w6
jDvGM/TEfiD8I8OGlyPTJwRVnxkfk9FZqhO8SsCXbGmgq9/xuWeiaVg309fUNqRMqaCpUcGkjxfw
coDbJ3qbZjFRrlVX+HSOWd2kUNJv2fBH2k88NJ+W8694R6TctjKSXyCzJcQA+4F2SkiY/sbQM63J
XnCasVEXQ1UiXPgJeMfnBUA0u4qsA6mvPHv21+b1yApBC+oWTCJceSSrSsv3qHIUclbagGYysTkr
hUQAYkycdTwYdndAywUaknBOtk+t1q08ntIKxjX2dDj3qg4btZ7hgG3dA66PMJJ3qQ5EBk2u/08n
fGLENEiZamfmEeOf8AN0GNwVe54ZAcqMSeeef6HWF5xVy+CSOZbR272I67sn2Ou4gJHut2HYuQL4
NRyKz6IfR16G0QVchCLtmSndY3ah9nMLKZ+zN1T4EBF1DvOWCm/9QI+T+3mv9wlMc2ogH+nxYTCV
NM+UN4xLKMy2HAJcZMiq2bb4Dc1C7lWFKC7QAIL6e1ZRt2gsC27ogY9qqLgiZivVuqRHc4MWotzQ
DDCjpY/9xJ1S40B2lI3ssSzdPll/XpZ6VtdhtdVNU/ihUBhMVSnq5lNzDgiCdgrWy62hzBZOi8Pb
UGZfS1cIw8Jem2Cs2/uuzQnCAt4KBGKDLT3pW9ciQl8AY2Jv2j1M0tlYbnz5QQpzTUV50a1qDCJA
5JJnoMMy1c16k+7q/Hfr9oT6QanlFcQvgMJbDXPKKfv9/HSKI06TDqOmke0Ld9ILP+VA98QiEHLz
h67wUFrjOrR3VYJKiQ7b56QhceeZ63cQGJ/3ZODwwYMOSL5HTE4XtMWjIUFKxO5LNQXZuSqbTP85
KTKoUcHa1lKWKadNbV0jINmKPhnZqVHrL2Rla2LVYWtzbLKmJJR0g9ieqWBWgbYs038JSnuRpWOU
STW6zDRlUnP+lFae9DKkPrIq3Qh1J1dISVykXBOyP7MtlkgCrfe+NybBPYiYnMspbFVlCQVQ2Kb/
vRKsPQsQPdY3MQ5VFFRit8xIboafabVdgI2Rc1wFqjtvyZrQF8tYTjCg63TePtHcXFF1qtjgKO/T
LGOgOFDup7mpMk9DKqhxaJ1Cppg+Fs097uV3Z7fYZZUKYI6n3ujGiFtpmMy8dF1wHFg4d4OFLXBR
DHsfVztZFKDnfueGiU94VWM+uQSLleN9zGfA5EiZI4HUjiglGh4WgvdvOGhamwRZ+aCK5ibHckiN
0UT+g0U0vDADD426BWPIKmrjzuMqfbky1YoAAD77h7HO4cz9KSNBUDg8GM8ke68gsumLomRR8btn
1BC8pdx4IoB3WCuH4mUhUVHaoa8cv2oXwS1EygsR+NGtfqO+nhXUHQCr3PvBsnWSfnZFUWkiVqNG
qCvcQJTEWrLtb1d/8MvK/LGzKByj2usIq81NDKNZBIS0WqlU6sLHmZ6IDw5atTEAwdQjdkj6GwNk
ik72HRspPBUo+qLH2LwHnSyNMaQFj9sEMWRxBYMMfwHOBKkpjdKobxv4iGhqYGtBuRD2CjVau8CG
N9BYIx5tizC9LCnxnkx7S3HHro1DQVxNNOrbAOXF6t10xyrDelRpmBlcmpTP8Z+iqH+yd5ahA6Ym
V5DOp5pY3h/lEjTVx+ib0SFmY1E5Te4qegp6ZiSEAxPBhXOwdL6AwDBzeSxGOZC9d9IjtbGxGKBh
3obx47+IdESNmK6oGpeHX0vItKgPIooEtGbPA2QUjp12lXf43dINpVLJrMxAebF0GXTdkWTYCFaB
yLGuU9jk5HDCqwKVrpLZrp/ECDx8tA2Q5lq+eGLKlBmiiZKOpNO7str4Y9hJApgONmjHtZ2EQQpB
7Kd+1HByA4EqT04bT36UVDCNRxsg20/DtJN8zmTiWWybwvjcYoMN87jv1pIUtEyf7UGos3e172fC
IThrzwXDIi/yYpn9grIYbSpRMnSZWe7zlVqc88BTWsASdq5UxUZay9YMt/nVe4eWcCdVq9cH32nc
kPVoXr0BPfOi4LvsxQ/cVmHgGs14GvZvjcGAUsg9nOu+GLLb12lk/86FNM1aIh7UAAy+XM8N8hAg
3JZTyLTCl0JqRkwNJxAph2ynlojJpuBA6g8HMLCAYUEG1BQ6cY67tP/iKY71Ilcknpv48igz+HfX
lzCEKTsbR5iv6gGGMhi78Jo8IE8Zce+y9pu7emyE0DtCV2u/QNkV7fIJjG6oMm/kurnIBJD8Z547
pxL1jmjbrZewU/1jJhA7YpIJENj74qkJggus1Tnrece9uimvPVinws41bRvhw+IkEkK13z2es9ux
qMssJjL8DyrTrhOrh2/CPnEbCkPwWTZWpxGmYsuZGbpE7v295Zhz5AddCSxJ75WwPtw1D0UyUmfF
RdFLAMkuagQCWKsJeVEd7GvY7EMqGEyzmgwq7gm++CI8j35UOiaBZ/K6Ak/G4vWUmffUF7EN8jtQ
XdZEVg1yMp9p0T9sVj3eD8IxMoStrR7UbFWD0+DnGsKKg/HjQepGmLzveVngc8y0m7615jl7DEkn
if30LTAn2h9sV4Ay/2w4jJk9fVelkqpAkVEesJKiQEylEMlVr71JY/cc2ZmVkrRH0ol7KLkJqOuh
Kh6D3UGwaJnDy3ttGXGLUqRjF2tDfg104HK2oNo1/VZFDr+yohwHlMesJPZMF9jyPmhBmbOY1wsz
Pk+fuP9KB01h66eCywwu1qFR2ylG5lYeIrl7aFQGEWHfAKcdyQDbu2h1TbPoh0clFJ5BiPYRGG+r
iNelgKXTaWVRICNRCpZWqXac7rUB6ZtsAk4mdhNdpu8ejC/Fkz9ghqmrB/+W5czjuqsm+vEb9tPb
QMex6okeyCkvb3xvCS0TK5K2H4vFpT12i1PkOvbIOsa7edn23kSENbiPEWCm9v4Gbac10FifdDah
UddXcKqeYD2xFSxJyTxbXbIMuROAL8dlJJidAGWlR6DYgx6WEwzB3HW1kyfXYKJsT3OnMggBUwJa
OtF6S08Qaa33/GJWsRDa2ubPnaR82U46ZGtF5Ut6RwGeLIjkn2kJRZ/95x59FGJJmFBPL035/eM3
4XbA5TdtsBkh+fukPLbV+yLm27NHbH8SO4I1DXeBLpBbAiFo5tcq34EguGVmLuL/CDuTrlvH/IJP
bRJrPZBMSj3rz9FIcLPa8gmsWkeuR+B5DV/t2w3LFkXDS+AgrZY7OlCulvz/4IXK0qm6HzO7u2WN
2Xhge/qLfJK2szi/SRtSwmPNoSy/1K8fGTDy10lRrIFGlMcw1gbcqsFd8s1QJl7HQrowrwK3lMMF
3a6mql/aD99P0+q65Eb2zMK387Oz5NVgtGqB4leIlb4NpYsIryY2fFcgipYK/rrv8sIBiI0/UHSW
LGbMixNQ98TWCAe2u+ZGM71Gjvo3hU7fHR9XtV11QwCJxXX0PFDfSb+wZ9QxFBbbubg9fkYDmNGt
6urdGuwNXNWvGVH3/kz1gsWKOYSv6JFnPHGe2SvFfHbxOmhDMLzMy5ocrr4VoAKADipYCi9u3/sH
oT9exfqoIGd9rwzCMmVhYviCVlQPHJAWDAKTvo1B1dhdRqRqNtSIb8dfMhTO4NWETNRzi7z4IZlQ
96DyAPRZMbggDWn4BKqSzLx3wKS4EswDuTQliWqIZUzo/ES0Y5P5DVzY4wKKxcSGJ4V+We404jmU
jsmesgaUIlBMl0jO6vKqhgDwoJTmD1RRNci6i5GhCowkeBlm9IyX9ruTU/DsUinWIrgt3FRBZZgN
C2yvk6HPL2Xv9WASF/+5jy/N0R4RUlYuKvLZ05pwTPU5CYGg89teFLDETM5zqUY8KFIeAFJQNJ1a
cMBEiFHHm7BozOjigkWlhRDuuKZsRTjgCJbF5ncUih1prkOH8+5KqBn3+pBAro1z19G6CxXPoT1t
5UlhlSF5cA3nNvv+2ubtzRK0OD+BarQXwdN9aOXVHfGRGuls2ACejaSVntBmLY6iuRuPBj53yI+W
YnsrWIY37GUWjLVwuoxAkvkxi53X11eyCNagk5HDfDJEhpY3yOShRj6y4o6Ul5pmQli5G5a3CJGG
tAL7lvQ8Eegqwam3wa13Y2ijBSfcHxvIrULd6k6O0jYNQWHsIcOUBtE8k04ne2AubbBquHV8Y4Wq
tE9CTSFmAS6NBA9+A/V0nwmnzxP3WQNo8t2NdyHAPyGNN38IRqbMZmgoOC8q0qwwCxUwUl0WJXBo
pn4M5+uBQYac+U8A8EokY/YQzMV/EVX7A4Mb5dIiV4kkTkSTFzXuCL62hHllu6QTl7hvTFY0y9Ig
wrEJ0i/XeiTJc1PJshuxVhu5A0d4PdYXFH0JkodGyBFXXp+y6rOZMNvk5D4innp74ZaLvZaTXtir
Ei16HbKscNxmwx4jljOT2VRLFntaJxsZrKvgKK/LI48TyItv6+S/fZv9agRhwJrWIGVz2D8HOAk8
UXoX9IUnI+MWboaXmDnM6F1Xe9KhqpX8vZwp5dDi5bQeEQkUuu3Hl8RW6QmAKsU0kwYebA2/BXcx
fNC1cm5JzUsY1OcIqS8eDWS+Fu+LjOisFaUGT1kzgfD9Q7LPbUcSCmLTTVNqJhU1mrAnpRbU10DY
la3evfJ+N0V9Ghr4v536lP4n7/dxLmINTkoLBuomqdQYXyi2En1leXSJZ2nQibBDAMYzLcRxOmlp
dAm6q96zJYEkkXIAyYKk/sWWX44bU7JEP3ej/pTFguWFO+e+o/ZDxqShWC5YOu5Cz3fBPeOsiNXo
mlfHZy4Sna5E/DykkEHX5kfIF1bs3BYw6F8vHGFVuSQt1eY0O3jz2qlwRTJZQ5SpWv0i1oZLm7Ap
tZWjeiVLKJnHQ+R4OokcLbn/Tmby9c4XS7SM9MdKWKrlRoTkOdLgK6itR6XIAYJtpLgqAW635HnC
mavhUCooUaAVslczAsf2EBd57n5/fj1u4l4S4apCxEAP770tM7dwm+4d6aUzN2O6bqjn34DES+dQ
ubMu2zkpRqANgsqXHjxoHFDgGPS51nUfcTPO29CmOajgZuzR5g9RozUAQAjhGkIaUtPhggHhUIZF
0/egeWUgUV7pPo7/PxrICjNpXu9QToWnIGbth8PYPlcnjLosx2ZWYK+6KEt5X38cqnsJPbW/BH2b
WqFmyU+WeYb2pEmIh+iTAySFflB0UVi+XwyNefKYkpmPSCf0590EvxKAMRiMrtybioWSRSPavX87
p2XwifuCIcH7fn59yCwC+Bwm+8ox9cBdCbHlFXrLsVYkYmu7DiPB6bQMVjGB1+nioMqQ9JVeMEQ/
lomrxh1M5C+aie+rxkQUR6PYxF7QtyVd7uVxukFca/3zSrvKLlUaWZmSzadIE+lJn0wdMNWO/d87
J+hGDXiTcvHWhdXoHLsbJLEYMsz9Ta5PH5NlqvRVmOvQKfI5ukGyXu7rIiPiw4tVYeh9/WdAix+n
ocb7/ujYluP14gCyv1QMurDiv3/udFDTjHsGGgQ0CBE6+y55XCbVXuTL++bIDpvjw72ZtSozKD+4
Nrmf6Xbgq+9bLwpdTh7v1cHf4tTHFSHI1rYDZvBINh6nhiIlu/2oRb7AD9ATR93wFVoXUbfLbiHx
JYqZUDzND1a1KZrKQuMflitqo5uP8tPeeTlLgB1uHyrmSIjRzVB0LsKUYQsMQCynL+nVBvC+Y8Az
NnZVYmXy73h8URdU3WpTH+F4y2iDUX+vVOHNxAoseiER+qGPZ+0ABOa2UMkweaVOExYhq6ATrlLb
3dTgIK79RZ391/8BboXCaLdYaOhTmsluEbqiMOe5YdQCVi9k0yx6sYQ9nxz+Pl7UeJoCEC0rWZ/L
4dQjsxPgXlx1kuGY98LlU3YJSFgItBQJQb2Zjv68XRviE+mW7UorONi079LTOwElFR1RmLR0huvf
IMOmEw4sZtuTHbj+VwgYt8OIOa8X+qE7oGO/spS1w84dhBucD0gvFyj2NLyI3cauL74WfvtnTn1L
fxUXfxN4Zht08YHl5cLWpZqEU5ZY0eOTdPhZOgxtmrclyKJHsf9CKBFY0z2mslb1TEBAyWXi3VD3
DaziW4A4X2+a9LmVMxTP8CUuMSphE+dbI3q1ZOLJyNG1QF43J0leCpZR8FW3glWJTETNj3rg38G7
wYzPXf48wI+JHUugB3TGRYwgDuSod9J9fkH3iolPxbTyKTUpM8LnFolvlR1oVdHDlU1V0wTfwV8z
5X10HdZoumzmvK/eJSJ5Z2O9QBR1JTSJsJQKgzpas4O1oDYKcL3ek87A9y3f8RX93gpRqoGeC17t
MSWvBmOuG+Kvl2VhC3NjWu9jnk/5v/5mB/j8nba2ibDN1jXDRFNRgcADC8p1HGOtH1EW9b4ulbFi
6HreHqjcz9HS7JgPTqur59UnnDKgwsKqTNVGnCChWuyMk+hgX7iliB1Cz/oN/PQEBPpDrvRCpIVF
rYhKip9HB7LRGKIshPxNH4rqP1c5DoPaMhlu5T1gPMM85lyVMPYFT6v7cbFIOO6ois7mvQzggwpT
ydrXmhiTFxi+uWV/bt9HCbyEJrfrR1xyp5RIlK6xxsJrYkhyzxxd+sOuD0u3cbwdNxDlf//jF5LE
rxPaX3O44+75sLK/vaXX3xcumrpqwsdafsEZO+S3RTj97ihk3g5EWUVrQK1Lo+h5Ae4diGSQEdsQ
Mp9InADnc1TjX6Mr/BO3RFrBvVaInWO9WTfdavqywUJNgvshT1JhoHv49rypM/ZwzUFjz4VW6DFa
RPio+BoKouAgVIicMaytnPnziUElaE9qPug9I4TO73E+/j7t83ZAu3bsqdrGdGBZEc686U1dm4a0
a8AZ9xVh6HWOijz6FtBJPmd6mD2xnTp60GUF4vq4F77rgyum3BgWDYbZLKm8mpLZ23cKHFgQ8LC2
fQanR6CMMvP/vUFWPVOacxc9yf/EpQh92f2bHUBNwTLnhs/5FqRFT6y0KqSF/MXHHm55x1M0yffx
AW4t6AdSTdC6d/mgUj/jOumcRb5h6MWML5EMNlAOGpjyqd0vCBvs+s/+Ytt/XGiPhnxkllV/UYJO
tRjylabWndIMewWaiTX1m/2exVcowZtkdDEOSuWV8KHWH3Q2vWGi5T7EmpgbEiJiqhRjRnlqFCub
6fhJf/8H59bdJTWVmTgUyTey78OKSTQgWDgieOqPT6M49zub4MJgwkfF0I7q9NCg2v9vALTBk3AT
4La0fynGOfgf/OpTI4zkcLUt2QZPE1AKi0kn+wJZhxvRTY2encQEBraMXK9YdQRQy7Dzp42Tkbbp
xHAmLPAUzKpzjo4gYhWbg4nBqAyfH3OU5YVAQ+HZ/vrJme6lVRQWPsPkGxi/n4oW7zlHDAyYxJGN
0Os+bncgYlMCIfmce9cX+JKbnCB/YZZg6hePNxHENw+TTovTJwXHTWN/i7pXatq01V4kMAsCI2eG
hBf6VvNys5gO+d0XRw+3kLAQ5j6LcxfySvUv0jWxoCjLkKq0DWDzc+kTuRgXOBj0ktaRa9gYKl1A
raF+eBvWUwhAETFt4ZmdKxkZMPKAlfrH1lvC5hBENuKRRzBWl/YVMzzamz/haPvTMX9X7v1h4zNz
jRMXf2R8N0ags+JtoD08KQ2NdwUZzGOlp4t+gea5vkZMOPLqZrpNJWRM4xtVEIbpg68h5gn2jTjG
YCBuPEc04L1qsdyk7kZcZBfiSL42TyaHoSn8QNGkfYIcInyl+/OnbS4F8NYF06omCHe0jLdviID8
lufFz1f4Cm8knIOg4zj0p8Y0XYkBLYQSsi5alUiE+s/P4DIMql5feyadIb1jFNb82CFIISvIEH2y
1f0BUj6z2MFGmXTbKfOUQabT234SX5sIqxZ+BjXmpd4QKOYQCVi+2iXUPeJwCDg16S3YIhpqxCCy
KnlSJYYZZ44zgFXJt+cycD3Bod8qziujflscdfWSSqCu/v2SPl/e4eyDf1drhK/JZLcF9uKTDIVE
tNO/gJfKkTV3fa/KYMoMDRJ25nAWz74yuclPVhgsx/fEU5OS2xgmf45Z74K+AMCsHwcASpDeUt8h
iWkyr9TOECqEBOO2MS5/Ns/DWqUa4srUw0rP8o3wSlAb73oKoqTZO0g+ANiCfzSjLkQSBcKGLmqZ
vO7TNZcntwbhKq1HLsIIsoCxM0OoqocniEEVOrpNGdIzDiil/rGeq66MZ6p00Gq6vYadgkfNPGDL
XtLbfrIbim8IDZDclW9+nVpUD0wt7moP6ukTCGJEVO3Oemq/nIUuYOGlOaio8sw5PzKsitrU6lrE
VqTCWr0Y3WpBdtUJQsyGKH8l64wgzSYWSVaE0CWtNdjKPT5+2FIyhrCbW9p6JTAaqU9/cnPa6dMI
aBKMR69ekiBajFqPGufdBKl8HOOOgwbf8MCh9BoftU84AHpXgbZElOPxD4aBA+1He739e0NrXPWI
Wlx8mgPfxSrL+XDa4cEfyR4wEKMbWFDHyXNdVxFavSVO17GpHmUjl0KNOKXfH4FMUREByZoaEq6q
zvusM7pVolYODCaev3A32YI3BKEDvjEVCCucSwLqJbwF8s/FTjuy0sYTcC403L6RoLmweziHFDBK
vqTmXMthlog7JfRsZRJ57hCjhar7JBGlDrYh0BSEkQtEvmj3VNpABkAdfh5mY/74sxSV9IX6li89
RPXT+QeWa7ZhS5DAy1Nh6/K2dywDAT167FVIDAkh8OBQsgl8Y+P5v8ZCrzLzfijeD7BMHzl9gv3c
13mgh5S9ZNE1X/pHSkS3TqV/iA2z6BmZjQikP15ebq8grDJ+7eV156VPN7Wsq4qW+i/T0g4WGzd2
bcDMEmJUdGtOV5XIG3KyaLnf86EtH3+R3LCkY1Q28V47uAoIIVaGl6oDzn7dXzHCbcOezYR3TqGF
IJ3fsCCd5fhEL6U8k1sXfrjG3VueWGrA7wPbvKELjPi0OV3qxDdH1RIzyk1VzFwFfJH7txen9bOq
sEO5u5ihcIPjdx2f4OEd4CR0IrJzKOklXI3uOZjCJNr7ecG6nmzWV1NBtlXM081bzIJlXdibYBgG
1iu/2L3Wrhy+pHwykXucOM4CUVcSY97RjLFAwZYOUS0g1Vqm8DNmCZaoOuv93ixee4DMNiiV+6hS
bxxpH4ViTCcfkfPu5rmYI266KeINxW/Viv5INRrG2CPZCt5EQdb+v6p7P7y/a1/dTFzD8a0Jy8XT
+IM7BIRQJWqEJDUBw6YymYyW2liaz9g72fjNY2Omd8YXhrQCvsPg1wU8q+tkf8bLrLOnKuvwp6x1
v/rhc02b/njEfyzpxyJJTqVJkZoQFia0dcyeiQ3OyJeikMTYqAIwJX/tlzH35MXFa+A7M/QZshox
VmJj7BUmqn+CPNqSVfH8y2f993OTfVoylMm42Gd0arognQbdVZ2It6lEQDz9rO8qcDLNVwYvTH/W
9bcgH6UQQKnuzIj9MDognZI8D8HiAKbgMtXnvESr/zlj5Kh73d/GfiNJh4dRvr0xC5BzDKSUXvae
UWIt0E2+yDZAxXdlBhc0g6Md8ZGJq6TE4vp6JvahkW1lsxP6vGWdKckQZQmKA97ZQyH9IjJtwFDa
duW3bJoxvQEl+jsTCAooJjktunnHcVxrmqzS8ZN/VfZ5ay5SufVF3NQyZd04G4PfANqpnXbVrELv
n2sRQDAr7bk74HyvxlIdPZHSWU3+ITVyyuuGV2aDzQ/0enZ/Gf3/hjG+UnxUtrwb0k7FPYsjoIEF
bWbvjqrEZdgUUzQ7d9KW+Q54M0FwaTBAwbZ0+ryGpOeb3fgOehwhorrMjNvzozZbfDkPhIApNvRh
GY0eU4luIp8U9C7WkvPxylU3p8BsVdRNRknB5/9zGRBH7f/Yo3vPG3xPu6hP3Q1cPhFZb97J3Czc
RoeUb0fW4Cv+Ei/NNA9e7ZLZa5peXDBCFmcT9+AzG8BN/3TTM7HoICrPp/Yj0vm5h5EhKV5FTOR3
GbGKRgKH6AGqBhE5EgkRWmUCFnBqfgriHMaH/rHQS8V4k0gH51T/ESB18Q2h089Z6ZOBUMcmejyT
xvAKZdPXDnLu/GBF0mi0qb9KPOq6A3vQFXjNpL3AR2ahlglC/JTmRsehLNW81kFdBQ7posY9qLa1
sCCkeAQNPzIrdk4lDvD3EIH4CdWQt0on4zgl73SUHBlRywkUWq1opTIjduTqeeM2dvFlyHodlL8O
aIS7k/HgyDGLvk91m8O3QL7puxJncGr63haNqnGMQspVtdds4KEcZj5Z2b2yqv8C3uh18Amgwt2g
C+l5bdgz6+sottQyUjJj4S2dlriP0VHkf1y1T8yPutky+Hr21MuFMRj7D13Qustz4Jm04LoOwSbl
vzg5z7BMvI5cJgBt4s6QZujWM/Vx7AZ0SV7vE2VXlbjn7Zuaeju9jesGc8OI9LJBfTQYSR0gsCdx
THpUmn7Wv/UAtHPVLVs/dJErtDbYPrM6qDv6C/NWKu63GQcdHD+Ch+sXqZ89jbzS0vZdPTbrK73O
Vkt3eADF3rlhhZwa2S8yIFjU/3Iw0RYfUbozVjSCT9PTGyBpxmO8EA2lm2j/ha0MbPLI2tfM/loB
akgGaHtAg+O8rDIvDdJ1gpclfqlj6oPlrWZML8vFy8CJtbKRR/bllfeqqZC9YHPvl3gAUYUQyAyx
yOAXclOd0txDy3zkdcA2Pj5NSXGeCh+/y50d/F7hqtieviMStmsii97Ob6m9M0wffO/ee/XlRbOW
e8oVKHr7G+XoDV6CW+PQN7/vacVUt15giA1yhvWd7h7TwN4cirWyMaPxr723EHnB4Oj59M1YWFVs
4bwOGO9zZFGGaboKGiGCjcTp/K/XOosHVT7VlsTdBV0d1ZrSts/lECz95RhVEeaXuO/3hNb2FYaR
5NUItOAnMWis8OozBjWYNMG+ZnFPwFakK4Vzs4UoGRbDhdbuPVxbGnwHNuUgLYC+mGkC10rh5iSg
Ph+QQFb8RzznOnqzcXa3xAbqNq3su1OvaJhw6MW/43RWKoCmlnLtFBrUA/7U+KMPTjwxXaMzNQ1Q
peOH2YbXqmzDrbEwNrcYLQgnNciy7MxLOajk3qAtrL4F5uD6Xk6+rD2O0OI4ZD+MuVjKChnic7in
3hxvBi4ZqbAMRf0yTJEvipeNfS7AJRjz0pja+AnVcc106gAF2Wv81IlaA1DtcY90qgKSFgVDTfzb
hW0ywT/e50FoSDryv6hpqtQX9xa5Oe5Tv3lD1KG6AyX18mB6lRQNCZGGaG0mRYKTjLWRIZOp/uC9
llGdH3AIpPUx7LtWut4M2TX+5hCi18ucaOh9S0TYv/JCSpyAwXjj24RZqQTuRvsuGQp+5OYDutVW
mzgW+M7Dj2LAPtnFWShVShDBKr5fljn2nsIBsxYQOM7I8rSMxHf0HxQCu75riy0f9olh6WC9/inU
9bdBfJfZ3SaR73yjo/bB8w4BfxPnrSBOxRn42lzDiU2wa/Lfa/KGxehD8L6dlaOSFMKS687n1RLU
miq3Z86+MEXG0TpkCeD+vk0W6LtxoXFOHeUlE31Wz5ylt2DP5h24ywoLtuznocD4p/M9274gJc45
6sLcTKhw2lBCzBCIjpZ+ypnFvxywPxif8A7a2XBfhoaKbE0k8HWqjR0qOH7zOImHlcjKM522u7nA
IW5q2A+K8xktt91BwdJN2KI6JGvVeRcWHF/sedtGGY0qznxn0UBpfAaFgm5nJbG/m7/Jh6b2qpf/
5yMOXZdnjLHVeiBrY2e20YQRqM6zJ5OiDUpmkzimdDZTIna0wExl9eKp/f4Do9RAhd0qeHt6+d1i
bwD/zx6FxAZO22NYTxMQYNKmWO0O38ExW7Qf2GmqefDLXdXbOy9Rn7F1r/LRjwkKHRLn6DmGVwOF
mLNsa125IpKN9bv15/oI2mnsNCPPbA+lFaWapM0UP/pn8xMuu/WrNvg9QHYUIBeAVJvbDj5Wtj+4
6ZGy3NLuQXK50hr3i7AuDfRrp4gNVD1RqPtXILtDTTw7Zo9HGwzidXJuHL3EKtgBaVOHhaLiUm4F
SXhNizM5UpYykAWjEAdPXTipuGgGRUC2fxslwwvrp6H+gDgdXeyXdtysO5tj3CPe3dfO9NBiw/r0
2hMT7w/GbHvNtqm2c1RHWIQHF23uFhgEkwwj1eGFI0xDWhWsllA5R6Y+ZCQVOYekEqGyx5QcxLXL
/rzK6drSnkebey0P6ykmwbAwVTyniSjkIjhjH28fhvLjRzOyH+Te2LTVK26paNzAUKbkvkgzwb6O
zANN3ZxACsI6j3dLvcD0roaS49mZe30ok38Oqb4lzc7/aO1XV7kBVskT5kssyQwHMXuXJegYwvEF
P2unmQrZIEuLKZLOy4SB7h7ey5ZyEP7PIGRkNufEBe0PNe56/J2s4+Nl/JI4hNa0OtDThlzjcp5n
/PgeAocW9Ds/vCU41lMOsXLRWMY3bBHQqr8KmBNyxc3tUz/cqBjAWStELYOB69lo0qtLbgKDxY5y
dr9R82tOjGYgDz6EojhPEEjud6nJwFThtmu1wvGccnHgHVfpgAUzhyucJra2nFAWtlp+9ATVl9R2
z+picOMdIJhSTazmZNJ516rP+9ACZB4yz51sGrFqVmYe0iexV5T5a0yloVbTlLfO/gZw8o7EHRWe
jcKDfVKQeXcUaC3L5MAaXECU8W7xKu+V3WlGPEuI38KyL/56l65dzbdE0WICFtDQqtncZoVTeUcH
54tAnCdzV1b1OwO9v/5fhtP2/4+i8RmbogfSjv9CoS7xmUPSJhWkxlPxbOvDRw31zaCsUZaR6tdj
nQaTXaAIfSodWQpX35TzFa4fxSmg5yIorQ2PpLfyYTsidEAOLeRx8/vsrn4z+rthsGIN2TqznLZT
bls3dblGN3bfeuQ51Q42YNquB+6Prmjd7HbGY3gL1sELpb6+oK2GqNuDJ5HnUyf+q6jfJXTmKp+T
esXNbQ/w+RiSPZBnnoeAbUc8mPEXHjk/uCzSMy0fZJps7DRLW1UknMJ+VillQTzMweB73rr358dH
P4IbNmeVd4oFvk5UR1o18fZjWkpT3ceCSTHfWL53yTSi779b+ENT5vsrs+gFc0Ok2PVGbcV2tWng
KUMOADajvN12Rky955QDQD1idNdIEue9T5NJyPteiVDFvX7zjXuCuLBQSuBqW1EwwSi8fglFUabz
M9MyK1X/ULB/Phgw1PYi1F9MGUPfo27gk2Wf+K5CNdfq16VQDSzPgC9VIMnIWxJz24zLFnWT5NDL
sR9pmi0iO/YwKALK7slqfBGMNwx+44uWSrHGaQpFUi16Q+ItcTH9PXkQJLiX+rh6UH5fEcW7O6ZR
pO7GzxvtNNV+2UyySu475yjeA9p6kRqfvb5RT5BtwNAo+mTSWGok2tM+63MRewtWPo0PbVDzre2A
gBxiIK3n8sxkU1l9MYC6Aon6lq/E5+DEgDNBv4cK0Jgp9VFM+aRkqJxanGAx5DEbD3Oz3Wn6mL/V
d7/hNKtC1ePNMwVuCtMgnkSerpO4jblSa2sXQtnnbtANowCIotXKxD2bdddIrXv5U5HZeKUSaEPA
C/YOLQDyUc5tAr0HKoEMzOj2avmgVz34j2jrv1LlzIHQhRrjYg7n6OsqZ9yB4C3HPjL7pgQJ22Js
1RP6+W+kfT70hebPqNqvADqrHUAecCtp1CteT0q+18/xSnjHGEILu3I2wELrBv1NrwFFUOqFJL1L
3QEbHGeQ2GwtCqoxUKD+Um8bmNF96zVf68t1tjMbKlnYCD7hrDVE4vXTLKo++Ynk/MSOtQxYa8Dq
DhLvntGrkoJuReZkNCLvx0ViEDg8Vm7DBOuhSnQVAzrzNI+vwew0Fk6JhFn3u9BsiKqQW94OpThE
DFlGHbWgfVmeR0VFzZvlQLhmpqROMLNDpgWJE05sr7WsVgfXDNDjEY9FOCJsyCK59vDOEP81/zdS
LE+5nxoSeH+1F7ke11EIuvPw5V4tofq+Yb+EchA49MRKr1LF4VzPvgCEZcQPWHvAS4dieQLlKWjh
AqGodvYGu2tmKGH2Iuf5L1QcXaqX+hHrteDuuA4xuWhNVR7DrS4OkYTEnVF8PqzKa39COs6cKm43
y0tsQ8F4mBa7lD8zlpl4poKH06wcP2vRhpfKyikdGAP9jUU8c6WIIGCARojCs6JiAZ6PE5O4L68F
Fa7eld+SKeEUpXqumvrLig9YcnrpxwOBbvqb0b++48kvi5ppyy+tuAkz5J3iI8a6ixiGwiSXi4m/
BviAHBN7VOa5FO9BPlKYeveNETgrCoGPs7jOiDPlA5RPOElyMRiUo4zNLVtH0RWQ2xFgepzLwlwi
7w8NWIw/F+KL0GjeJa8meIsdgEXjbTfkT5ta3poM++vm6nu6VoX4EpWXEU8aNM99AQLMIhVm2av8
B8RyJAZWvi8/qGB3jDzCbfT+dJtrmJdUl1TuCodoLgooY7ndCHtjYsebRb3fCn1CQp6dP8qu6MR8
WWYCGJm4f/hA6srK5cCWyhRyhKKmHyNjeHxib2J7nnXPweAkky/ai3UIwNQeP1dii6+kooRLpgFl
Ah2f4SIhTCZNIdWLoXCpJLsx4UEONNN1ZDoHKUKke6NlglhEnN5HTGtQJHecrivObWwSyCQ2hBmy
SRmUidgN7wbrw00a04efKdl58d8UedYP4X4U08KrgDGxyTDarx02c58CB4z2z8DQXS1ELiwRK2jX
pzUudo7CcNhoY6U7FYQEWEOB4tDVh0mejkh3/GcZgyVZUwwfnAieia/8vycGZr/M/QOjd/8A6EeB
SqA0FNctyQjX6hZIK1c6lwZxxOXIA0UGoOvltOGBoADfsH1VneN99UMdE21SjmuqtJS+9Bt5GACi
bg7BjxhdYKMVOUy4UvbQn+esgvDww9e9qVMJUP7oSaaR0YiauEEGkxtexm2K1HXGpOcUZMbYB5lE
P+2IZT3KjRWCscLin7sG4K+v/yiftiZh7bEYNiNCqt/p0RDdZDrkLc+CTFtsgqfWDKyr9FjTyvYP
AMIGW8fMf8U4P/bqIXYpLl3wmkrd92Jwuulf5KlIejlgGSwLD/8aYuRP7gAVmbZDcS5bKqodp6PO
JYNWNY7Qrcc49gjVs3BqB1YKz1gWZMzI8+0NwiVcsJre6SIKrN46r+oJZePgATNVv+O2y5167zJV
/87IehTQfnloCWW3L+k9TRRGcUQo1HkD08wO7MZdJt0VnR2LqbDBCYlD2ggxOJTIWszPqYeOg0Tt
NqxKwOTR/QEGJW1lowpkjVfys8nFmXf+yPVvud4j5vESkh6b1Y0tcD2mNegoWI2bag/ScjvjnHI4
1ajkbcI48E+jk8Cvz1Kegr1tHpEOMNoNls9PJRKtMgzkM0uzqNRURhXRHYbf/ykJF+aDOgB5H3dF
1zj3p6dv1XNUVKulu9CcVZyVdEFBU+8mdwChaWlC1v/OAOzWJAS1mv4SIh0nqLy5My383noeVoie
/HXh2VNEctnk2/aaRETPw9ekfIMzIJwFW3IRC7Eh1VsskeOwgjyz7OIhWzZ9XeR3sesVtvrJfrqk
uU2lGrzFzhDTi1uE49z82ejGSO8ZdjBgzB/tpDVsdn6KoM1aL/uZEFkVPBF+2q1gMC7d8FCjzQ+a
6ra5DfbiEgvyhLJ/blsrJwZkFfGKZ/1tm7XzLEr7u0dQMdevoTSAS3XDs8jTFEMbOVv4Jo+JQ4Tf
Gpjuyhos0kkiNu1PvmdI82G546ow2kKvNYHHwhpXBGfPXOh/YVlylTcLVNmp56kAAcz2QXoGT0Fg
fR/1MhzMuXcA0Vw8S9HI0ylIM2egivRgpHi9lUL73JpNpseYMWK/j+FWcR/i98roKVv5UbR42FEs
WpHIJMy1CllXFwmZj8MG1SXZe62843rgqnFWydvT9zyXCQIfr/2W8GAWDgFV0yBm2ZSo5QRU7mW+
uUA2HZwtbrJuk9hWD6+5LVP+anxA3RJAyqs++IL05HlR6CnfLcghxrZNw7CXmm7F/1uP/qqjxV4i
AVrP0/sMkYb0UkBRu9A772649oRmidipTCeO8InPKuXazTj/TZaiQ+CN1qh582ZwPqHh2gxmGXGX
rWnqZHIjNmI7WuGZ0h+t2rsjzSnPSBAvGDV5T2Nj3blyY/wgxe4gsme1gIbauEPuUucQr2OPiZAm
UZTMVRhEVMMK2OaZgM+dcJpRS7XhQbfU81+b49uaZxX8WxvWgKUHr2oYnjWqsyaljAdmB+1GtdBo
QkJZTBykUztSVpX+Hc2c+ktioNn94YT/A00QWrqYuRelnBwkltqaYaq9DGYK+H0j36iYXngnBHiq
AGsO3b9CUhkaf5IhTQuwqTlYV2EEYheQKVZ/s4wwfxeMRINN+7/uqpiHTtxoo5Cmon5UdLIk5Oty
J/hum5YFVwoetLoEV4TRUx1Zr0yOSxCQfr+w590MN74LKPzBuq+eh6+IT9vobhAI0dDf7AhPBm++
DMxTtvakqF5+kyEQ6RIBO6p0hiyDNq0/PnERBQZX27Om0vJCiy9NtDgrh5qXOs+lJRs/W9qeU8zM
aNfapjnMhsJKt3x72PG6heIl3sgrL8lAqblpzG+WAfJDLqAEoGou4EiERd8HUrl1GKaM7ZGf/JjQ
xfr3WPioVsJ6LEjWEvtL5V+Vx2hK8J+hDIPIIl/LCIbDPDOXMSiGPe4/PkYuyIIabmh4DDxF03pz
9QIPoRQqyII9KBSZKvRzsvLoGdGMI5zwhafW+HyiQMNTfiQiULjdBoNZ9Rv0gi5fAOXaJYX99UHU
dvwcU/OF7EapSpQQq+zoHap+xhAxaGDnHWuOsDnJscfgCvnpqI4rJTX1Y8vidh19slAWMMmTZNqx
NNIzvFQNgYAN4CHYgL/tg3bbPKoaWJt2aG2vaG2SAmMLO5XbbtkZrEJR8LFsGeZzG9iPqkJMu6ri
sd410kvQboXmHbjg1uvWwabapZcaDZ8YA46R66E7CwE1QHLN/VBkeogSk67qajmA3p9D3Yi2Cvo5
LInMP5LFnx8N3D577JJrxGQ4OI3neyCcVhgM2oNwXcfvSrM1GATtJo1F3jAUyRRLDBlw5jxrgusC
gDh76mCUAtLkTE53r0wrqVT2mxg4toqYx9ewpiC1NSehEdL6mZAxrMdAAhV/+S8wW3L8Nwf3ilzi
CsaD8tPW8makRtb9xaxUpJJjghy/jCNV9NP2rKqm8I8hhyTemIWPtWpdYCFmWqN2hICYYMhLwlJM
AC3KQBXpmGjpiCt3iSYnTv5Xa/HxOya4SMSGYCt1vJox0Gsv/4eEJ6OIiThBl7wvnZ5uEXgDA40w
/XJSHPuhYH2slzH0Qbk8nevUP3OUq/xEsmWPIHSr8kgPffvfkTOSUfZ5aT1unuJU7uzygkhrQuSz
MSaGz+KA8bV4TDpEyfSsvz54Hj2g/6WPVkSoNIJ4ozP1iLpTCIovEA78rUp+/lEJyQU1A7UQtwvs
0IcBySywCR0p/amYecvYkcKgmeDJQOpEYL0knHrDqm0liisixJ7zmp1QcSi13to7ONm7nKxMvFdI
SOgngn3eBjEai6a6XkJxt1B5qTVkTgbxY5UO3FSW7kz0Fu/4Jcr7079HJd/Ok9G4b519YYQvoI5s
M3LCLDj8FlYTpSXQYfaNZKbLTjL3yjRw2fQMs40R2MQbvmxwRKbd5YAOcTrypdDTofSiuhdz2Q7X
Ls/f0B93DSCEaHsIMunhQb4pC0EfYqxYlEQNZz1udp6gx+72Qh+eP0dRog+qYnPcVLY4c/3gI1hh
0yW1H5GPsShLDXwn115OMubR2yd2Bmu8crDf3jiZDa6VfZD4/KkdXZq+GVQzV/+Gpb62E6GpQmCJ
xYD6WPhO1IImFffgJyYZO5wPJldi+lXqpcE7DauyxTxgnS73ZR/zKVb7yEz3Aq1jG3Ld3o/wS3vA
j9CngDsx2CHrEgUkcXYO1YNRl1WyH7oQmEbJuCdGVJFwOgXORy5wiHOaKmEw4+N894g3Rf+uhNg1
0jsiOkRJKTUJKM9+DpFjfnQRHwzYZaK1oLeyVtpYltTUJU34wW8vwVBcRuf0rRuBGWkbET2VHNZL
Set3Ulipu8fesTr++r7mcdPhGOFBr8CrY+N1gSQ4+mwH6yv0XiBbPkYuTM89KSAuV5mRkrYm0OfG
jRjybY1IngK/xihhsaHeaRRWE4os8lmQeHq20hAGd0OBTtKH1ET6DdwV2xLEH2h3KTBCfkNklGRm
DvFqAYIVqc3F8uzCfHxuIeVFjOzlggLAd4+SPKGbT9XfUbMLsVxZZRQaaYdjfw31o4TIJtwwiAKS
h704IslRJRvLJb1I49LNPs7vMfhu4+904i0Tc5V0v4gA3V7V3knHido9njcKjvd2yItnu+pPvVm3
+iuyM09GhVZBKN//FKnUe/TBt2VOjrKmM4PzLDWm/reiRECgJbJvaGdZnoNROOyPHOLYBP0I2nwB
/Dv7+8+oBHBFiGu5JxLQsC6PxS9hZBqCStIU0XjoyC2R+f1rCBVUH8EVwhIv4E2rNEhHeu4tA53a
XDwo9n6GZMSbgY7kjMuXtzpQaJIxJ7RTanIOmVQYWwPhn7mc2ak31fTC6V1Npf07bTdQEitgzzge
KD+axobW/Vluu4bycgEYlZdn6LGbEXmzmboU8AYTD0s3ETaBDCtUW9saieUJz6h9HGKisTsonff1
rS7wp/TnrntEtMRupnNosgA21JoMaqKABSMO44GkMBst23OT+cy+Al+Uc5S+VickxI10vyoCO9ix
rey1JjZUgKBcV/eSBX5SYUqnlBZlVRYz6sl/axOjLfdBaFtaCAm0ZE/+rBAE4fcEr7FLTLzHx7Sh
RW1aXnWjLoE2YlLUiArr003jPe4nngEcn4JEDI09YyF2YAvhvV0eC8USUtECQ9CEl9yneOWgOqHs
J9mFu7b+qZolVVkRA2u9OK9Ikgwadn+FSS9vmQy3UU1UmImq7YdJG8nXTKHRlcUgyAeU7+1xphhe
KxUwIiGJjb3Ig3mCuOWCVAqAT1mDmUMrsrH/yGbYtxl70C+tol0ZrAwJ19pExc9LdclvFlX5HChk
nRQLoJPdueBpV4w6Z7ZIs2S+KKxkhwU5sq6Kk3VNaWfm76lVUhUbJ2zCs2ZQr7WPc/609977N+ur
/nxJGjyCJwa/6w4jvFs+BiZYTYfUDz7KQH132icPpcG4MO+MYePFA+I2mKxuNpgBSnl5zQ1n97W7
lBCNRgsBU9Xop5Uqsm+9kxFntNMDxrtIPQ8ZlmnKM+aV3/pChZZNeGNx1PE9JeQazkkMtvaWxvll
wTcdpMYI14v4QvnqbjzHg8QSCFMHy9ZBLWIrzgaUjHW9wfl4d2L2aNzL43x6V2x6/3AAzCL94kRw
luV842wLsobNUc6eJ+sESiZRwYdqgY4CnX0Bm5jEFINJpTfhK55+1GzVhPdTgmI/MU4VoCURsgfA
zRfD7X15QTj/efHthnIWjCJXPLwHvmL8V5W901HnsC4r3v1cYTp+sRvcqF/+L9jq2+Qq4cTqG+7L
D4ao/gS7/GTiG0z5ExXf3cu4lhpx/nCSTWky6TP3JsxD7Uwttr0JIb6auLXZDJBY0uSQIVrNgwIf
9HZYbg5PywF0EjdmhkxRRBtMaJCGrcJUJtucGxYvez8sVqJQouINxEd+RYDY3ahlyAdC4CNEZpoi
yG7rdEm5KiUB68NwoglF7V95CF492TknrSQzwbNTUtBYWSljm1eJgdJzSBrzMfXNxt4TL2tLHZ85
X/GuK2JiJWASBio4WcoYS+KZlYt1pCoUrmYEaxXQLMMQBtHgNW0RvtJXx68/42WYk3c+urRwznqs
JBScxKp9uBWjiIG+mU3Z3F9U4zramFuPO7ypdmHWw+XfCGP8Gn3cCSaSFMGIshHXGxwO2wKbOGfD
cfB4HnHKreERYlceFe1bAFogyLdHJNsiV1XHJZV0KkxUNSW2UnR9Qi9so7JChOPfnj6FVvin4HHH
xf1PMJ1Ls/7YwTyv5T0nvTDmni4hpOHFHzrRIiH/+re4U4zKf2WiMGonYK7elza/7bfZWHv45ZCh
uUVjwVyD+kkq2delapRSvPQPnGN8m2UzW8jkWSch6n65o806Qe6Zg8XVBewue3wxsZUEKxHau8ME
h2dm+GnJcdeBGjeDnGuAPhHWOW43ZNRHpKppL8eAZinpnZCF9a0k9BcSGx44ZnBMB4Yqg/IvCb5C
sBG83rfIchRIoITjRPG8sIGUIV3eR7Y0JWUY4gv/hAX5R19zGvbtYjS6wqtAyOg+hLfbEe2/Aaxp
gMT41yoJb9IzAnuMfBP+dahP4fbPlgsSVx/PEBdPsS7OMAkp8e4gtXelj04zSA3Ljgm8/OdD1pj/
C9WMmb56o1EzgwyLmn5O6+0lW5+B+2efBAgUEYLYbqCC9pPTseugYMttfUhzdJUf5bbWIdsVBWiX
8qSL7RHzYnhpNsmZdHvJMHJwXzJQIhuo5XhG0lElm3H7VjOm0DpWg2w+EcOUCQth/yVzuyMWq+jS
h/fxRP3wBPFniIFiYHDnVG0frxbOSSNAiQfANlnO6Bm85MYz4WD/NfvH9EGIGCtlYr/OBZILej5e
E+N+PZzYAgpx5ZFnX6NQc69rpS0IQqpdwaRzilZpIBGXuw7SCrbfaI7MokGy62vFj/K3BBJccjoC
JmnHv2Ou7DqbK9gp2Oy7yFfTLrmhTZEYP/ANLn4pKhB+F4Hn4F7cmQYkzvmpyRX7vt1dx0POxCAG
RGe2WCXjeoqm1mYS20yQmJhr+Q4xChTa8Bx9KLeoUhi07E7qxFJptHiowpF7Vp+8aGmj340x+0vp
4tfXGbqvgTupQCMryqfppPrnK2QyRY1vYQqv3eg64y7VMxdbFLrfCJwhYD0CW40TnKTmhYHaRdS+
Z8S6JYjFXcWPArMtpyE7R/zwhrYp0tel5wBU7Otzrs+bTqIq6ZnNVCrYirLRW7DsWybwMnP66ySY
IJxIw2hOVuDwKP3WQGf9NnmOhciffoVEMV0Hg6/xdTY/fuA+1x8x5yfRMY1vrVBYNlMGcngBrfZX
hwUY0VSWxgAaPbwel45ChrAL6UQPO97EQmnWCzDnOH9nFCrNoSwn2K0fnfLqlNFuztOlnz0qECmL
IsSJ8vtUX1sT/aMqNzAzSKo8k5F7TQXsXRn72sAVAWzcQmTfDgzUP23BJ3jg//KbIRsRWteIWs4I
b2i3yDK7FIRYkE61/rTYXwd05YOfZqaT8TmlqsoFfI0Z1wPXAWCWFkrWbi2iRrQ3aHkmjOV7tCEt
WRdC0TBVrs6yxWBag5BrB1KrNxuCqKoYxqe/xezzPYJwdQrWwI0/rJXS7M53LMx6flrBtAphc4xu
htAvIzz6Fc1BN1i9BtqUYRDyfJtAsfLK6zfknliIYTi/qzYwe4KarTeIifsEq7hj4DaxMxyTxGNX
qsNL9Ru6VW9ZRTfMJlRm+QcSrQlH9ERU4uAluEtVwujdFnmjRPPdxhO6Sr/ECf/R8VM8zPyZd3aj
R/a3upaQRqCJTnX3HIlVf+UvhwzlkTka4N/NBo1jN6+ehJfKqG3+Y3JMtu0CdIYJ8IxZo4fQRTo/
2EligdJBEYpN4unL6+75UA/mJANuItH6qujwJjstbD0UHco/GGfvBj0pvrd3eazpTI9eVBOisegL
VZIDM0yCqyXEbG7dy8PtNZGzYd7XY+Hv34B27F2fuyuCRcEnasiE52i2V5kTvEwy3SdeyNiUMuVS
vH6u+Dlcukw1vvIasrapaX8jmyl5KkFKDH43bcAAAcF0vCwa90ZhiuUMzUiY92jpl9E5nY7F7Pra
EJRkkZoq/LCJVeAAR69FASRYDRX254GS8rrCqF+qFvuGyyDPW0u/dEnoiDLeTn6RspWtB6ENZWPE
bgcuvUKYt/WDzG/nmfbOB+fgdzco7+ZgPBMArJleLro9GYZQJO0/TuhLZNjBv2ngtL3+2QZzIJ5d
Dd3B4MnR30u0co+bZP4OEwBhnNLPPJOMoHEZGGJFRYq+MNHZ/5kzJ9foljOvtGGq0q0SoX/VpSpw
yvt5c29MrOSvxmKB9nrHNizjgkvINqCsVEhhCL4ll3SfGV4wdewa4Qtwjy8VGrOc4zPj0Z9csGa5
6mW3FXt7+fn990xvpcCPbaCg3kvLoUy+bS8nJMQp9fRKyqwQLo/P3n2PcU+8ZvB3gxxlchMlJh4B
/9QISLuIcfJ3zty46DldykbfG6WY6S4DgxkjkTxFzY+jwFfXlEsVxQfDRExd59BWEMtVVXyqBgug
tgi0R3QpDDqn+amF9xxy1tn1VBEgoxRcA5ohwg9PiVLoTVizKrAHVLqvMPhLnV1RcygWIOkPO8wu
bzRbV3cHezajJXUqqMlD9TdLe/1ZShcedUevFZTUEEkijhsRrl/m19ZZWIYSnImMhoqau7k+ARv1
Hcs7o6E5Bh5sxxm2bZ19klwQhO566NVYuqlQ5rDl4Ts5rPKOWPT3/IOCwnZx9bOrkJJqKmh6vCWC
ANcjv6v2D8J5foX4nGBomt/6xkDEqwaCfDXWVkCNv4Z5wfruhnvKdCO9ef8cc4sKi7SNOeWd1Wvg
Is7sUoSa2bdjzpS2ZlmM4WrxTNTNmwFCPQLrfOdcIxfCiaIi0cuz6k3k4sgK58qNLRst8l8D0ms8
TP22QxBTjelOIpJQWDq0Ie4x9/oJQdCSTiVC5WPjcrFB3Atm5UA3AYGnZ79vyNODv+p4U0CDEtk3
8MJnxzdI2mZZL9vCIaUbUWZqQbaPGbQH6m7wnmOHlRmb0HVHIy7epdhSrrUhg5M5tbvkQvR6c0zd
xaXeSUlFuLVcV4qYfLsvccC6ZlwCzDtuw07XGcj1zhOjlZ3+0e/ntJRKcoc8T571aZgDU1zJ4F0T
q39L92pZAS9+NtBdJwRh8uowHyEV2O2FL0241wixw+MRy2g5wYCacVHkf4MsYMsJC6voZPO0aSQV
Nh0s29neX/Ov3vVxy34ejAj4WKtcBW6XnaetsdJXMAUGSYBug9XN1tuB0aBMHjPk94nfVLv5D4O6
umrjObJpbpfHd5y/sd1E6QAxxbZiEGsJ8CYugy8uCHRjMkFi/ph1nJM37IQYNI8JwYTWss6fpejn
xg0hpjCkWJS3NPj+gRnSYawXEQgypFYnVzZnewobIcPjT9WoOEic6Z0etPvtq9jdDqPSSDtWp9HD
zGFX31N+8pJlRDHCraxTd1uulooonxM40gIGIQgEgpnTDOux3I06ppkd2JHnbT9UYgGGKn/1KP4d
TxA7j0srlvArwus1UlEQHA4+LbU0lvAi0LOYKWhG6itsTvTBk57NKspJB6NCnwj6fN/4usNJa8F1
jLe/xPyG4w9tHX8BRrx1SbZl3LtOvrl7z/NtwPCVFHaR+z4zoXkApkPBpfseJtXyuXX0MW9tpa1m
r0xm79iaIl7iTK6BuhX0h2QHR4SaezgsejwozPtMCP3G82V+n/V4cHff/CU+SK1jPLMOlaq1jk1F
09gWKwDbx+rrnx1DHtfXTWQ/BH97azpybmo2WKTu7i7kZNmvjGWJRvLoaOo+sWwev8Z0+nI2ofDM
uUW0b6/ro8RH4GGJVNiOr4saRkhi4q4OCX10m1R8yWUHEWI9W4l4lx6etov2o6co4X836U8MUYYx
EDahuGOfaDYHPhVuJtQH+pxE7VCqOyEwGfRNsBEP3b6B7rSsK1p4pMjuhA5EIWx4u1zUxuzH4fQN
sykqopwMANqHNVvM4t5kAvWzDrCR6QlK91W3xKRmUaFxjK/xHJUSfTfhDgXY82ONT7pSUNLFi3MP
m284/VGU+e2TII9KlGFpDdtvb2LCNX84OFtWOkNwSoS5fhnTjea3UjHGZEiLfFLEJiIJSO0RJbc1
teMdy2AQ7TPw1dX2oHpiiYX1uG6+ElXRH+uP69ITKlyQDZOHH3lymC3sUQ6Z5mMe6K9ubEAUxsZa
nrKynxokhKeFmYbm4EWrCVpd0IJv2rWjwkNDjN9f5/2ZFm7TsUviSxECnvhn73CjhE//I4+FzXiW
nbSCCd7DKk5bH+qxXdWGSMOChazHTj0+l5CUgOkiq/yI6ZPY+SVhJzfjod8NS6cTbQmKNYYa1Mfo
VUBPPkk79HDl3taJff6gd1EKjcxsXUNwlia9HXXdzzIIyj8x10t3yUQbC10+3w4Q+Qi81cNGPhtr
Tro/yjpjojyUEOQzQhX76AZhiAf6iKdlytg9seOiAdlaFrP6/bh/XsHWCdiZDsve+rOCHQU6dwE7
GKCUOX3W/YSoSextkFnSHTpHmOzS6sN8XKqJLRcWbPH69JOxt8TW4pVq2+j41jAT7g4fidHu5Db9
+Ww/a5ZkmKpfbt6kF6cKshCYPbYg6yl95/yBgXkD6F5Z2mbFZJmXyM5c07v2boYvTdlUiOM9PPCD
QW3CIyK8g0q4l0vDbUHp8Z7pZd2CR2mF+k4IKxXbFd3nZy3kevqxm9SZbPVzMkTRwkijnzX+BwNT
OmuCp8RfTS4Uz7g9sLDxGQ8SNx/CmdT0ZaeJzOLw6cukiUOgP9IOHZss560iSCd5+W3ry7yPWgjw
KKlSMHP4oz8+1cfavgZ4t1qEy8EVcoQNaTMTsuNRdSh4JF41d9WrLBLVq3+dmtx/ZWFsnq/9U2rM
ONDwVb3PPw515QPUAl2LpujOwISKnx514KWDhO93gnSA8QvJijLln4ajep4BWuT6c1xrCRzj4bwq
5ItHNbnYU5bkBYDnZr4wpUS46bx/BBMaOtk0rxv0vQysnL1JZLADF6a87qitH+z03+IdL5yFMABs
cJ+AST3ScOLWisV+C1UFcWRLl+7ocYxeZsSNK0HXVtv3OZzAlTtzXgL0bBbRWcEgF8ow0jLMZdO0
oZUmjacEI9H9YXDN7cjfc9feQBp5AUbqfItrUNQURdw6VjqCzwmgL037TgiFNzRUet6d2+lyB/xx
JBzvXzuCCA69zlC58Od0ITqizy/GRtN9DaFW/P01ZqeMLAV3er4yFpcF4MC4BE7N3EkMpE/s6lpv
4mpOPEMBYzVfq9iIhg4RH8MhljK6+Wqxp0Qem6HRTGQlSu4Bgnqm1S+wclodYRrP1yBsDuf4Fay7
TMtLdC4Fgr/OtuOJtZJ8CDHwM7Du5+e67HWCHYOEufsTSIaxWuGz2m6Tn7ErCwG3ioZK5vu9uC2y
pQf0yPR4pyWT9WnlKpmcgrxuzTpqu0lN51etOW86nIq2wMHTgnhtDS3FVOOUaS1R0/lidhoRvOlB
BFEv0utDFuuTOLTh7lOpxpr0Ml9KUb9WHGcMQuFsvK1/bIB+Jvx7RyQHMci93maWBAVeB7SH/2nQ
zRSt1CngjeLSn5RVmgxo82b6V1fnowpd7JDOnKXku3RvDKchRzTpwjWl91RavkVT7E7b3TmUmmvI
y+/A4O1DgSYrAgFLQZGIsT04IzrIaFZ5nggDG7rID/xm+/9bxpW8pN6+Gi/KEAgybmyWIsQlRRos
X7FQ/OosN8BVbLAKgUe4wr7xKYtYn9/1IiczZeUF7ko8iq8IufY/moRTX8+45O9ZeYXDqHdUddhK
Fyy57t3fThssfJoqIgOdTDyTKj44bTcVKe6L0MuPcowQ0rVzYdtVjhPhuvtHF39+I/btKHF+BlmF
mWxIDL185DAm+wvXKQgsB1Nied/XJ48u/zTkGwY94pWlh3i1LrAt+Tm08c0Mk+OnzVr8ywO6dXFI
aNLEHTTk0sWDmnpx1Qvl7iBqEXNPLHOsMZVwvZw9c1BPq55EOu+q6qWXp2MjsY7cuYNMRPmaCh3C
E4ayDlTZbB4AyvMaSEo0bK2nLFhTKSIblpraFajAyY+x3wbHSQ3678/pzPfSXnucFGf4CDA1fAcF
bmF83LeIe3kq24UzZQw/rhyu7mHh8CzqPirdT3D5iuxXpmv33lpH/K8Tc5j7PfSHvrIhXmEObIbw
GxDu4hyDDF7E5fLGkBYAPvCBiLDh8UgprPhFSkf+7e9v9nl0kI4ShwkQx9+ptgGo+Txd0GGnWGgS
ZeNBqRKjFs4eHL2mKwEUMDozxvuHNRA29l+t6fQkdB4VwciCVxW0XnzEZx1gY58XuKTJIotQ1eW4
HYuMymWvtDn4wncPHiELYEVH1uf4XDe3C2svVNiW2svbthOX7msNcM15+twZW9Rar2fJdo6m23Tz
jyNP+eLLSJIRG6T4HS8vubUCbU4zevWy2yFFCCuwps/n1DtpVUo9LXIGKZ0/2VNN7rPSJCJ3ki5L
MKt1RXwLzRjNRZmT3o0ow9BdsfmwHaV6QoHV8oz8rsOojhfmFUcM8JKlj+6qNYLvnTCC/EGG4Hda
+itov3GDOrTkhJV5PyJLy5vLhfrid6UsxKB4RpcJotdFLwI2xKiNT7D6OXPSXAOD0R80FdJC2N8R
KF3Bg6jkhOCf2aa0PespMXYoN/mppYYlcxiVyanjoyYQSOXEP9cWTyuQGszqsWd0IkLavhCOvPcD
fCcpn+wXjBSr97ZXPnWakyiANXWAdbou6+UvtMMCkT5d8cv4L5P8Nh5FdXErzkC1DW4CKfUVjnUg
iYv/2XZwu8LPdY4oPAth+hb6gK5BxKGyZfZ4cck2vqJu9/YdtlhnBOIcgIAb1nt5gGdCY79SV9mC
lG7jrbrRWqg8u/96BgKqbdf+a6rF7ESYYshG/ESRZeRARiBsuKDLCh3c4E0nDpcY50m0d5J0ZQsz
SBr0OZThnojQ9wKaYE8YVbGJgxwZVNd0qOSdHr5tLJ+0jRgnfAiR4Gt1sjNBGLfMqC1u3k3WV6pB
snL3d7j/WPYV222xH1OC2/iNEmXUScmqJLWAGOfvZ/OWr5fN9jSxs4m1uKDjpZUX7o8O82H4PCmd
F85QM/yWsW7MjJ2krBiR5KyDE3fhcNza6aiKiLHgzscPp43UZbgNecdyKRb7TIEvVWGTJSVmG1WF
WdzHUH4cLI7Vn9VXgkJ78ArkYWrS/zcgrdpcJCqrjJPntRf+JAsg607HeWtcTMSjWkzqZj40EHOp
K5gp7d9H6Rm5UocwMVmoDsrysFVowrYRX2L1L1cQiq4lt4mRtlU6VdwCKfgZYQjPIp8y23sKuC7L
xtht4M8Gx/6TfqY+WraC8UdGlw+Y3obw9SasIJ9oWbCgRLn1tOF7e1nPU7+Ij1vvCINia09uYOGG
b9VMSPOs8k9oQ76OWg6PzKtqmykbXmqPSJFcPm+fWOUsrUN8qtLNtkq6wYEpJgjK6U97MQaaV3bA
I7pgclDWgRUDTV817kIHhs9f/nIeeFkZW9bz5LvsytHRtF5m0IjwMjhh0sOJNPTYtXAeRebJBQjw
DfRahcu7ApulHR03rv7SYbkFsI2d00oiv2n65Djl6xU8B4iaKGZlwy85ahTbetgAZrbyMHelqd32
xo54G/Kd43lQWqXXBDQWRB/yYxpyK2Y0AxsAArob/XWftp78QYF1IZimj8Jwu9wd9FfrN1RqbACp
VTfxjQdJvrF4Wup9fxBekq9PeAKsfFMIuUwkBEZqy5MNlZIxsTy1790NIR3TQ7yeURgRBAPzxEsT
Isn209J2nRH8BP8GrvL8QN/EgSvazjX42CyDmWgmNQhzGAuhKjGOiKrTP0LotZeTeT2eHER1mi5f
cenMBDsPH661FIpurCg7yAVBD+8bAnTXxx6UoO5oJ0fegcxqKuIDOPKNu6Gh2CzLIY4Pfn+OTz69
8VzRgO3FOF/awAyjfWHQuCdD0S+Ywa27j7wR1GQwsvZPE1BEmgWeVY1nN2n4uFt/rJBhCh2rKe73
CUqRNv62GzbWHti32nIqbFl41fqRAEOfbTI5tvOVNr4+AfQGDyu0obLcWD55WU7YlFQWZHUwdocG
g0ELtfZISWxSbxAK0N/6dz3VXWt50dP34EEWiASUcjG6gEaoIMCXNTwJq2TTf/kaZ7DCp7aTNPTE
ffBLSL8AUq5ky54GjODsBZW9BihQ3vnM6WEXL4M1Czi8YICiZALPD9VRVZv/rSvKgf6aON3fGDid
fb/ExZpzA/ELD7NbyOexJRxPDLzLlXNE+nx9fd5MeICJxpRcdYpT/2YAkgMdgNk6z7Hkk89miYrB
30Gn8jzKStiPEx7YV9s//1/U5vmioc6BJq1YQ4GsSy3jYG7exSgI/FSdlkHc6KLanUz7p29xCwot
N35gP+G7PNXW0rfUVdgEJOgHvOh89EfcndJdpJIirH/urqSUItph224q2liB1GQA4RYZEadwqPkg
0O+UhjeO0e4K3xey2jVvyYgLlP7OqD+t8bs+Qpi4z4Y6itsY70D9lDbrhSeui7utsyp7Pi0HgwJk
Zp1OVc51v0L0/oJGO8sw3In7fOORx5PssKR93s3gmbI7uQLBs/8ccvHfqCwxKAL+koPwya8xEmTl
glyWHWH3mouVV2nCb1WVJ+aqCD4txEEo2d+DTCKMRbaHSeH5TWocWGUysbZhWY7svW2VMeUzXkZu
f8DshyluyX79g+6yycy5fIC6A9WF0QopUNKtBr2Btv3ikAmuZPisFVY3kNipAhWPzYqrNB5YHd2K
Bg+IcVUCxcb+CzgbOaMEvkmQ3MC/MDstc0WFBLtYiAoWLxm3Zc2Iu75UAQcYCl8NDaRqeLrv8jvs
FO8OjHnpLcqy0UAG/AyRtQC+X7tUVxhzKE2H3Kwj94D0bVwU+MfCEESRWx3icE9aVN1LQJ3znOuc
T39z4kUx3GLFPeUZ9HrXOamUtO4+FG7IAh60ZnJHXXlWW6ZIPkIQCKWOkxVa53JHO+k/hFxYXRWI
mWqDpvc4hiGBXoSpHJNxj/z6Imkjg9PJze1hB5zyBT9/Cct19QmzNp9m4Mo1UDeOMrdcJwAoacap
em2E/i55CBMeKg/q3EbcqkrzXBj4JMoAGckq8hmpYqo22TpK/fCcDGTcG191zvoeNuIELs055YPi
pxH/MfE+R8vqKYIMbSrcj4OKtYjD0y6aW9YACJZVyElb0mW5XnnJUNgrtkbt2DMG2fJRAZ+18IkK
ajedOqfVjA84YOsIkIp3fpfTcd+rkjekIV6nkv5uH6sWhnDD6B8VxEaydF3LmdRio5f31prJfkao
LbVF3Ml5WOmXDCdS5aLpXTAepDGNd8izc9STl6is3A/+n3kg6y9AVUvKeK4ZpQ1I7tYHLweEX6jo
ZKgMutqFfKwigNPt+kONKTucsjsZtJ/LEphcD7O0vD3Xav4DKN/GSBeOj6orVZVVu9UP99JcNxfa
hUZBqqBVLBtxfPKNCOD9BVemO9eaCyq/dzlc+uVz6pAgi/AxlKNm8LfyusZzIKTurNebSnEPexDL
EOTgDFtkL3Y2ByO12Rp8LUgvn8CQHUj+nTeWZo1i355W3yuPAVam/Po+MWxh6JsaEPa1q9MKrinl
pHHg8kJdcl3ixH9r+Jbflhbw80KSGAQhPEMzaBvPon/0mixxcRBRhkYNK0rEOYnt0C/uWLgP/JQn
L6aki5nyScLEeZCSl7DXh/S+vvind8MjUbYB8LSHtXCHYadfA3YetKlJPWeTp2TTg86hWMVa+seI
wGHC+tDmoLxpKP+3JatrXhF5eRn8bZMYJPmFJHq+GwTLtNx5TjuZVBJ7TAvFRusgyaas40e8zYCC
b8/8zvc8PR/piHM9RLN4LCXG7zy+hvPOPCDPlasSg6YL1t5g+O8BpwtdY+/YiBQSYflh6txw0MI0
JnHRISTH65y9bsn9cSx7rJwWz5ckiJlVrSrtn0GiibZ64BNtwfL0/ySwhI+cUQuC/NVGcsIHOiQb
iUOSMBVxlIzxkbFfIdPDOVsTbZpTNikmUmbl+I0u8yZTq+JNuxGiDh3guM/8Wr+qjOW44rDZBfS/
9AWFP4uL0criynuPw2oQ02OMMqMwtN2P0OtoCbbBTzx9/Kt6Diz/ML4zlgrgmYJYdFcqIBqGJ/r+
d7EZk1frLFK+0ZlCCiyOvRX2mxwqpK/x2Pv69DERsCDR0ALL4BZhqWFGDTYGsPwKao7e8WMa0ei3
Ef1QocJl3E0WDPK63lz7VbobXpslzapKuvCRYBI+dNkNpxtprFREhA8wgPEH+Qu1Ai2ngkHVyJez
VXa+RpLttq9+hvCPg3+D6V16X6BbOQ4oGTQYzQekTzB5nLktgPgt/cX63SEmyAe6ZfwNmwhjU9Pk
vTSIkIm37DnkjEVpg3IGwnRPdnS/i/iN0+qUmzV03gwTzQJqdO1uhfVXEk7eUnWunIbepH2/RpsB
JDGUje+SMOlXCeTSnQYu4AfDvfVJPfQSGPMxuMg6gh0M3Swbx476YrMUhmD2eWQAyKlhcorJUvOf
9Bluu+/hYg9M8hN0ts+XLN/ETDZAmLCCKVPOX1Ctjbf9S4vQSHGu8lN/dvHf7bv8YxungxxcvK9T
k9XNmQpRed0KlBI1yZTXqVkZH24Ni17MCgPdSRPDcYK9AU5voBnhZQ2Mj08PFhtOlhAfYlX9WHTY
UOPPN8Fzep3MIzutQh6v45ctvxLPV67dum/HlZO8n3CSWYrC4zhNRxmWPQOYezoyGzr8bTgMAeBR
XWNn+nE/wCy4GW5386yvh9kxl5VyP98sGpN1vclAO+NvdRcgfUi1z1Je46lnhVOnoaUMdiETeBQs
+Vd+KvAfZHIehO5Qmtlx3T405DKjOsZYlq60Nd/uwSTufkWaDvPrTh2kjG3H7w2QVxCcV35DP9UA
9oi2uaAA5xJZyMgvF6c4zpbb0kNG9IFd4OB8XPcDfpJR57bgLOn2SjYmQu54dGiCs0GHaHnPfjZI
NjBrMm2fi+mSVbdm0BgL1Ix0PK6M79W4QN3F2Zx5WlzvwCPIVnx9y6JGxDY5qMGDsqkKjI4GHMrI
2QgTEwO6VXLXbvbq/FVXCHs76Lfhji/TaL2yVe2AI0C56obmqbuHTfP/nPS/56InHaKpG7EJJDOb
D/gr2TmMzELvPIj+s5Zv+EWdiRjpsVWyTTh3Fz716wvTmj5r7Il1W83FEuwiMyPmcTMzN1IAOvEI
9O8KN/kjmwANMlteWPECZl8uHcA/8GokhYAyw3vIMDj8Lpk1BhTUaDmKGzw3wFim0wHY/VahYcaT
SyeHC1adznTB9Z1D+OeHNICZMUoQ+HLbc2eqwK+oOIkK1S0nB+9HScWFxI2zcU+AsihySMEB6pQN
oarAuNyEANfFyzF0DFltLL3MrogP/sxfTEsQLvxduUq3hjOLsktDHgeFgNZaFKB9uLWJr9Fo1lLX
f7UFh1rb0Po9wai7lthatDxTHnBgYoK7rpMzqyv5nH3+eC8j1FhtxUWuCu81VJaGUs/zLYzkkUYF
R8VbbUNzgdO9LTJbQRuimsMBKO1pRaZGZX5cgaMBg3Ovx2sPU/f3CS8eute0/kep2BrwwZAAd0eo
zYxySr/v4ZmdRt3ZHm4doUGxWTeeJijEoYMj+C5VziBEBO3s09OnOA4gv7zXYK6Gps4Ndc9BG5Fd
/dsy9hGqCqTSSDWYyJ2iyg1VfLl4pUnx+vkxip8/XKwI+mPV48N+S774hBHKSZMAZ2xdx+wu8vdK
ywZhumVU4zAwEmcZJ6HwX29DqhU2Saydhj/iH7Pj0kTjudfPsx+hBgmjLKamgphK1NkHiSG1KL5T
Nlm73etrbeUJrQsKYHBTt7RtB6hLwGTJHxn3zWaYJzdT1lgGTBsEeHTVe2Y/jWzFj433LFEh08L/
ADsSQdcxzOIQg7iyjsSxOqmhoUU2Ow3KIF9Wdo8VTwRGoFYb7gNrjBg6B79tiETWxC6pIWXrIj3h
XAXjujYU4IbzMObkCcn3+ZEgBQUK+OCJbeIoVwBaqo0BJTWvRz3LRQ5VSYYew33pY6qvOOkUKbBr
4NETwI6+dlB1rvu+sUlrKuyfsPsg1fiagXAgN3Zb05hZqsrXn3Nab+o5PumTDEu6rDwosI/XUY1o
eUkhjlkaR2hpjq+ZcpRBXKx5ghfyT32n5R/Y8GOvPUCmJ8tzNhuU1f+WCG506WsF5NM9H4GiiLmg
6mcMo7GE4jmZbEujDy7RfndxURai1HVdCSFDHmsfqDqfGJA6EFcWV4fXDJKLE/VADgFJZARJYGet
oAIZt4Kds/bD4bmYGaDIBRkPntDpFDXz3wJWN8sgxeyqXD++7/pKhAmBr8gcS2v+aZVhvpoBuqva
12xodLi3yOOyICW5EaVhk9oztkX64D+1ImRKYgqVHijsvm1HqnVuv/N3NNbGwfqQG62NIRZRSnjJ
Ol1KiqZeYMFVLdt5LWVgtUSigizveSyWVegLIHAIo5sqk2WWcwcu8Q8CF0PKNLmFlJ8pRm67xdvs
YJGPiWdqthTAcqVPZzH9KKZbuDh9E2ZNSknV7G0p+6Nh/ix8bZFhgAbAhaiR9fL9h3v2QD5jQ5R2
p1fEx8xfMwF1hMIz7gFI1Nx1Oq0g2mD5PwOy5kYkkVaEZm0mrpwDnVJ2Sw3am+wMlCz8DsAfEXTZ
jl2rfck1Z6WnK8A5lpiQiSFRC+U6BZnz8gizlU8K6djIodYAjy8ISXkh/DEWvvmswVbmHRm43YQN
Gym32414EfZzigmpNvKcxGxzMAXB9j2w+E/gTHKLY4s6ktv9Zm0nDvc5WdZCFfxxJF6fNPlu0uH8
tJk5/by0xYgPciLoMqlt1PjxadwcOtcZXzHsGoHqQr2Nmgw7oKY6a54+Dqr1Nm3lA6ktYoBfqPg4
LF6Dk5WpBLMWrRogoLP5HMLn7fhbZSX8oBHDMbywvBGuJAx7cxa0YA/gIBBw+nDKLog28uLMwBvf
77YSstRM89W0LjwGJX0l3nshUik5zdQmKinqkBpes3AHJCNdCnGqjgBAY0G8ruVHG/ESr216qTwu
Zwajaab6o9wFsPIhAZaQ2yPJ5TncgBEpGE9H3phWmbS2K4q0tfbzy6EnxJLAXe5T0O55WXMBnyy8
3l8Mrc60/macEfPOR+w3wHoL6XcyXRV7f+brGIoa7UnzTs2a0f0LC5ZNRDYVC1bG3/VVUIH8mlca
DdAvUpmwUWyf1HiHTW7D8K1OWk5W4pyCK0RGOUFSeclx+xbk6Gx2Q39iAyhBr93xFaoVJWQ3guZ+
zJG4IfeIkltgcjKLjvhWpDL0cj7umRAyK7JqcLVRYW45DIX8es007Fj40wNagpaJYa6rIecV37K9
BV213o7G9gX+oZp+9Vw9xzJvgPNPxNUch+YIRaXDHOpQ4Zi7TmshVQSRXs4FKML8UaKCuYb6PNxR
nR0ihf/BRRiYxxt5ViUrHyxDsg4rghqhtleCzX5jYMVN6JfqI55u3tcFe4DlusRSLDQdZ15IlWVf
SitHJPlJH47+gJFThQ/AxxvAOs6QkWz4UEcbFpns2pVLYCmY7wYMdkoAKXtIcAMYziMGHyDUpzDy
R0Hlhd923WukpTHSXF/tFf19ekRwdpMV6BnZagv4vPNNTJyRMVLipbT45mNtB0MPdANwSyvG54qZ
vNG2Io1tG7bAf78Nbfp08K6hjvjj36C2eh16gvuPHS76aShM7U9sr621YMZnKvSQ1qOXJLFERmC/
u3hYh2C0fcaA8pMqbqDPmGtJMHWfOngkYBT2Jy0ev9ILuGOpVMA/MuCZxH++Vm9TR5pSKRloUjfc
0LvcIV2nxWnCg6krPZ6AOd9k4NdLwd4MDa8hdr2Gwe4NqIOuHRmbQoHknZNO7oY4bF55tEPybx6Q
V2LMC7Gj0SfXKP185I0Jxqx32wSn1EYy+gPY7WBYNAC/5GxHAx9bddwgqU/i6PP9Dlz1JhMPliW0
I9v5mO912wKJ8YVMCbOsLbVmZP6YyMNfMVJNmjh4kZcBR58qmVyAEqWU6DVCkzm+SrTiN2w134f9
W81AJYtolm3BSoIEgVdlhEQroxz+NftKjVGCuzB/IZ9A0/dbRFh2yVxQM1/PsMvmZQ2Xg2cJnRJ0
8J1WjdzvRCoUh+lnMQhB5oZ5cvDRkmjhg7pM56YOhHKcu0YqLVsalu1lmV1C+izfUlTjMc0HYmjv
Cd68jlp67I+TU48Mllt+5tUtC5obxB0sKSh+Ml53Oide78Bayzn8idAR/OFm5D3BRLdOs8hC84LF
/FpyMHhetaxddx+xNW/6p5DW/6sisMs7kL2g7ZGRv0uyaTH9PB+uzpTy6azKN0QQ1nO1ADm/kgJ4
L+FEWm6wGtgvcDmPSNGdE8OtRqFfzpmtprE9tb8GwfuSzxPGB06Tshdvq6boR4tqkIDDpOtKh/Wk
RMM6N7ax7ZOoaMVfmyeARFYEys2wfCN3TuAaOlNzvmIkkmLUonrBYxTTQREv8eYUR//tZXHzVL8C
Y9nv3MH3+FgWWD3D1WNE9KyUrUw93ePOT0WjhQKD9/y9zkW+/6+uHiyfvk3IZ58FS0LYvEg23PqD
CHbBjD+QvKVSe8oeG5mJVnlRVLuR2jaNxBaeu+XxA0hjuQkT3lypCptfeTFb2Kok8NGffwV90+ST
ptJVtbbTvtIm3twb38rWxX+ngnTL6lekjukeNGQVWe7bd6xp2s97vqv+6FJGr71zP/1SVK8xIS2G
blbacl8bmgy1XmoETcopupDZE/AJFS4JTeDxEPSgBaEtjlRENSoWfZViRLCZjkS+a9kJVFQJLTCP
tHJ1370vUj9orJSfhpU+bta9sKLDqp1gr769Y+Bt4V5x3l6sQT2JiHybtHVF1va5kxLrDxTpBWV2
3HBWtsQILIzgQcC/7sz27dm5HKFA71N6pDtttxJa0IekcI+GZTzSozpL42SG9X3vKSanHrxM5MsH
l65k/A9omH3G7gtzAzGLOveT6ssZ+IuEW1ou8zffqvutSTyIc8vvvLjksYetsVov5k+fMD4jPDsb
OCT5JO8yLzNgvgsui4ixcRfjVUeA2VH6kyhGVZfJP2efJEIo0fR9kRGlCCGJhd33t+3QNhBFuYy+
wvYjUeJDgrMbd9vLdkNEpwNAr3ugKRGDKTpiR0rgxOuhzf6zH2A74s+MCJWEY+G6AAGqQVfc58l9
GasWoIZz+CIFHaGbWJNO2juJUTGTY7pzZ4MtXzSUptX0qhvvBfRiGf12+GWLnbse+bGYsLmtOGk/
MrCcA2Pw4O1zNgXEXpNvFGt7tyfyeTfOAsHJuu5nHhjPRZab3619cJNL6A2XS/Dorwda+WQjquM5
iSrkKyGL+Tv2wn2ebX8lmgz+4CJsZRGcdWwvVjTVnVbd1QgM4o31KbIjZmBrgeH6uuqYmMIReDBN
h0aJPN11F4OtoHm1WVGRIbQTbPITLnMFB6x6kEMcltKMWsqmjMEuetUyofu18dQvJ9YSK21lyEre
2wr/yP3LwRs7/WX00n23x1MvF5q84vlOynvi5I0dn15p1HIAE9oIy9U2CI/Wkx8PaTB8/TJGzJHo
I1aj0L6UjE1k+arQXBvBHw/egnRqKTxmRNWKiAIGhWYEQZIfj5TlfjmMgahY/PYljPenUcMXyIUl
Po/x/j7jaw6G0njFjpWsmMp2hYtHb4PHV0ktXx1bKIjkJYW+IP7qW5c1UEXBIb4lzxIUjsKdKs8t
fdXATK4e3scArUOt23ZJVATBbVdMG+xyLpdMbbFuH+eKF3sapg/RbdItoVjdon15GgDCQV/6Txf6
ehTUyihXTO7IZJS9ooTKDwNWwnDaObVbFHnFnQKTDTEuNZVo0bKoX9GLbBLfv1uhU6iQ9nfa59vY
3AKyTYCUNYCMF7tg8l1l3rx8HDcCaH/mpqzCmrniyr1femT1onJ3OW2wlwgZcVYlZ8k5GXf8Racc
Z0VOiKbeshPiwtMtwnElqRyJps4ZcDi9Q2gJZ+HW2+W1B4s2s6bdbAodMIYqXdx029TqvE2NCdYc
1aAttXcg/dPkFCiTWNpKehxuyLJhEbQK+23PTSZsEN5ftBF1LzDC05XtXT/8l9QCmsxCTvUxnwis
d2/UUpd6UfOF+IXRuPMtyW8lkfIpAwNDFiQgnpJx+TOvzofCjuc9f1QN/9hsvMXkbJgqdCQ34dDT
6A07f9VeS+nG0FHxNdToA/JDQcZeLnrpBQAzpCFRSt6qi6AT17BhlutbtoL8RCVxuqKl/c2SFiJh
5AeryEYJiiYXvI2M68g8YixbK7tWPMYLt/Hax35CtA2Xh8AU5u6d+5ovHGoHe3oJyjs11eKyfaP3
RlZ1FYBBPrzD3kcKraKxBoikzxXKfUzOaPP/eGniFGJTEqg9uWfTfQu/Ya+Ox42yh5qB6DrATcLv
U/akKnwum7s9jlIv8ukIDnR+TiCq5nOTMSq+FHvVs1nf7yHc4kK373Bgu34tU/YKAzLo6enjglP5
G4fW4Q0Ev0RwnDxBhmVL5TGqjHX/f4rAe1pc/bib65vSrt/BuyqsvgFv4LxrFemG+EqLAxvlVtDF
wOAMO7vbyKnZ4GAScZECoPp7GAuAlTtxB1t7v6+zJv+0QKbHNmlrzX1Efzntd8bJFtWPembGMHZA
ZNj9JaFjrHmSQBIix0Yj75yrIXYlqAPlx7F+kdouF68Cyt8Y1BTCOZRfhw3nJFTRslhKNzR03/aE
wj2KnT/LeCB1ILC1ArFPVr0bFEvCEk2SPLo7hoDhG6p+ErRNlEO7rJ2sQCtlV+w5vva8TFCLBauH
mjgmBlalkDCGi1BJLpOR5neAkjkYDPG/ag4OzeL/VGP1W4kcHqudpDaBW1Vy6mi7YgXZhQ3SA/+9
gIQ3Kmu2rAsnXctCq4lwBaadG1NRyhNsPwE+vqZcF9DIsahLPE7lqaGM7uUPtkTItP3oZefYsg2v
ea8muh5zB0mYb9/k5UFbb35h4feA689PM1pIAG3daWUpqPU4yO3oQFmfnlMTAyjJC3S5ZuRfIja9
1w8eDiz5VDRT7+frQdyJomSR8b8mK62DCiwBpCW+9/QgNC/4CIK7WLQN9It9CQ8q7/UYYIzJEjcR
dec+vstJrWE0iotkrsFxuaPJj7GEwbp/Hbu6nzlZcAiC/0xK3BBCJHC/PBXDpPjvvx9smYYUiHnO
uHv6POgWJ5t9oLd+qPUyiW8oLD2BoY4JiiWjsDhRL3w0Pt0axnuLP31zaO4lPxJY30OXVkxRwuUT
umkxkdJOYBktUMJeADMC+wkyGkREKDFote4f/ISnDtod6cFCIqW9QlinmjK5DzWT1QfpX37e9h0n
8OQsztnNAh7P1ZoR4OeLDAx16rxIKN6cpVro0/A0+r1IY+eWPw4o6kdX7/MiArXdl8t1MlDXIoey
w/pLNF1gU3cXGKeWsZ9FT3g6rZUc1RIe3aAUw83ENkz9NBOdlDfKWw8kyYuBInLI4CIvhFxcf4UL
yZnHX7p41IgQHNVCnfbPwjbXo53rJYXB723wyF9aOeSU/76N/ym4qtBKNucW0CGjiwQjYNtnR2K4
k8sHT1DWEJfABds1rRY1gYL1gemWOy12YUabaggcZd2THHac2eicBWiRe7IJhJCYmEaGthYtswOC
kMmbGMYyA3d/AuDQ3b0K2D+I76E6YDJ4Ofki3eYyu7FWCHuJdOiJLDwBZ3CttNXyYIez7Y7AOp79
K2kcX1WAgQwLYUrQRqgKMms7+fSeoIDxtownx2Ze4OGrgHI8nREoQ65dedjofTWwFEc686iGRGIz
kbYRuMtKmi90VOPAWGCDvVh7pzeFPHw9qBhPB9hvToEgzn1Cl38cImgZq0gTrpgEPOyGLlc8eLPn
ayQq5at9c572YIS1eumjtnHwwXx3rAEMFAUDFAemE5CI0f3Qq78HXMiT/C28wWbHR7eufaD8HepC
lfL4kNhusbYRjfnwk4Kr8tRFNqjrY5F0sCINKsmNT3hRgmTOZpiQ0Ld4S/ftIj0ki66oK1tqhxC/
HcnwKzgwIw8oGDj11qVgLQQebRRj5yyCdHwoxZazNQ+OGHEzhdrzpJdtoZ0mEgMWS+g3McYObYlT
SPgF1jODp7BxLYsqdE0QZTRzCoaOcuzngAyk6AQMR0fi1b1Y5IWIs/XwBwICA+jiowml2ieQVkBK
hK4mQbH/Liskk/j1yhZyyAXzO8ueELxkPaaUYyUjeA7UqRq3bsrsMHM7wVZ6j8eUwRjX9sd2gKtw
QwMhrVFwhsI5aeTR74KS4TodKG1prxTWKyX3wB7ZxBZJMYqmBLttB8Tw57h2H5lmCVs+AdbVf4A7
X9sjOP6x6IqMri4km3+F63LrLRPNbxATidyoiobeb3MdzYVaOnD5689lrZ+/QNRTI9UbO9Y0su8u
rpwR3BodFH38pmPesj11egFCB6KLZyyQPfmeXRWK7cHwOdddnpD7yPKuOMELOWXE8eJAxdRHsej1
lVDAz93FSQnEZyKTo7K/4lqJzYdaV59T57StpzdGRBiX7FRqH6XHeF/izk70Z2xPzXL/jKjgUY4v
tUF95s4wxBEZEm1CBzboubQvWoB3LqrU9hLm3inn3BYABRwQ7tBg8QOx/iYXaLjMmLrUPvhoeF7C
ECzEMJUhhl+D+v7Vx8qlilC0lzR6NCULEX6Fwb5Yz4vElk+FxDITXku8wjbjq7JsHI/VvMp45UzX
al1I3YhI43GEfJzqbaJeA7I+8x7r+t0WRvyoeyuWDqB+sE/dQS/bM/Z0kECi+UV2e7iQelrsQLKc
hZ7DJRGLSkB8nYjt00jPLJL8FJkOqrt+bflCD2ngbKWlDxy7UOmCn6XP9rivZVGzIXFqOjbmbsBB
lUyYrD4qqyApOj3Fmh5rWvc2oBmRMEZvEWGcb8ymSo9Xqe1M9+F/TvdIx4qkakFbbkoqiLMZvVtD
oLNt2xMNKZ8fLmeHDE/ePe7nGJuQ0IAWrsWpstv9kdt/zdKJynQ65vx358ABFIUlJjvhXR9xYe72
QH118CAAXvSWY2urPlNkHFhJFsUQdFvN9mKX8g46GZgVE0M/hTkUjkw2Bk0erBFbRN0WQEp0/Ucl
uVCan/ZhmYnBxZ8whkRSsCXgyMKgkbaFHSLGrwSD/9MyGkNcYYjq9oXoejClxtA+j/YZl0hAbumP
Gnn0iqv+ZnXFQed+j2HE2DtL+HlTuQBgtDk8TScJUawVH0dWl+lAfPYXrh6gwp1qdbxt9w+GiTk6
8+wW9XcHq7U4NOhXEhmMi081LIn4OoqvIDJn0qtkU7BnkJphUD2aQq00dwRvTJuEqRWpleFSdjZD
VSze16N4wiIKCWoGSH3+6+upduZhnsGVALWSQBuGCpaopACe3sKZk65mkaE6YvF/wzRtOVvZwXWF
Hjk0opuMmb7vSxHRrr3t00IY6NUDDEYNRkndOFMBXsqAYIQ2ObgBI3KZ+Ps4Up1fzDI3ijTEQ5E0
MwdMdL2meyAMt2Th3qpQkQNj764kJ+KOiClTJnJbz7U6QZFncssenJt84jesnQGjwhDz1LVZDjeW
B+1MAqyWCVI02mJvkkMXCjay2jN/mmDdm955/VgiwZznrY5s4UkApY0mq/ERR3wiWe+A7cGtfkcv
c5jkbnJcGELaBTnOsotXe+bZWy+dvulVWQDpRo0Hb98iwtNTLuat/PdlWBKpTU+ptj4Hd5apc8lz
zvy+QNl+QU0dqDfrfZmEUd0fvsxUvrsxP+wM4/fKCe/72FZGUMFybXPoRY2T/Xg/E7CggwUwF0d4
oSq/prEkTUNYrdU4zxxqdx13r/zoqu7RnhiYjtwVd06pJDxdlCYYVATNsDvGkK1RiWK7SbnT2r4n
Zs9m8zN4y2zas/RVv6H18gVYLeruDYLow5AyxHMZ7aBtksJX5qu9olnlQJf9CVqA+kYvcA0gJAQ2
c/LdcDYkW4byIiTzn/7v3NL1BrNar7Yx8N7bTbNFmRmuouEPX3xjNhg1VrTmkmtWx/+WdhDa3NI/
eRiExjg102UYJQX0v0tjVlo4B6kZjrK2kVMm2XjA0h1mzlQr+Sap7haYwHF09eEFRj/91dVSoi5o
8Hgs+pTDDJjtZ0gpC0MEII6aCfhNDkYedARvnrKfpENI4LPvQdhY4zV+9GCuIYKe0kat/UlT3RKJ
2V6w1dtGO4IU+UWEYezGvQ8Ik7m8obkJeo1tAENx1yz3Km6N4Pa6dZHxTkHwFVXZe3boLW6M35qz
4IOkf6UtN7PeDB848Z8PK/NovTF9hZYLd+dFZ4HmzSFZnuH8hxv/Z4xZ7f+D4d4lJo932udPm8F2
wDEfcf4SzF0B0f9SRHjlKv62lXGcsW+ikmTNwa+SZIUvg0Vcu1qO4ibhykx4FVdZU61NKIna+YPq
A1pNNhEqMhsLw75Xm/1Pgj0l39QR/ar/ul36+ETP1tJHFosOsZxMX/EET+UHpaEEpuWYhbgHDpBJ
BNEXFE9OwRhAxnP4OtASKKkulIuasyMt5g3BKtr+0D5FA1k0wMii7kVBrtzrQRhMwOmxp942nab0
A3owGCqEKaBFBs+HAoXpIsN33DZk1dQ+yBC9VKW+cVUfVVjAjr2S5pwzqnHO7YGvys4aGYpckPIq
S3rblq5KDXCFkLBlGfCYSQKpCO5nE7VuvtkqUx8/MuPBaycddLJJW1F56OiSbqAYjQPHGBz1HxfU
kyd+/tw7IdM9+VSJGoGtkLfyfZovqUKOqhI6hzh4cOpG/sKz8lG3oevqr/qY+kaQzx/0uWPqpL+z
B5PdtvSfS7YMOnHShWSfw0IZxr2z9BUW+d2r/CgsPixfSIGbtJJcAgSa60ij9eO0FesMCzpmhHbP
X33d/wbJy9OXLM3COFP/oPIuzPBnTmLl8i+zSfwJkyO/P6a+V2lLtqziVKZscmE6Wcaqxrsv93SK
YrQINbSXkvI/eQ0RzJHDfbOKOIe6dfzVUQx8cTfNyEvAwoC6F+eQS9q0Xaptrsnh4OYa4IwOQUXq
QNK2MunH6xdDW7aHiLuMLjCXmCipQzYj2G9LOiyz3M0VWiNPjox1CtgUUKNr48yIa2+7CZ3wnwIg
lDCm+7rEBAuQbnoM36HTXbRne0AjmXRX8A8DciAOCpk1V8WP+7pXTK8SrYlSmAsnxO3GCNZXcx0e
Zdj+AMqO9Pi6Fn4xKvx86H3aAg8R0ATZowXAGI05LMSPdPD/PDZqKfycrijwZSPhg12z1Tc3+VFZ
L7mgXlyI/J8+LngQV5+Ba9n5svaNzT+5NkAcTW7y8jcw14U1QVhfwMcUAeGIhB4HRzMIsP3gXzbd
6AnzggpUsc5qvXqHsdcDoF7WAultSdBfoS7wTwEczxtvg+QrvKtmZ31jZ9H992NxAvk7KI5n07xB
DWUvpWZ2tVRZNorelt1kSu/nRgrsIzM5sh7VnJvhMasNY5fRG4qB63nFcwj3xJzp10WmS34bwO5a
AtJsMrUaR9rdjopXCZLjTeR4maw2jZM21PI3z74HHBSwmbqNwH6YuI++E7OSVEyAAAxTV9D6XNA3
vWvlYFAB2zQ/nyrR3nnMZfEdx69GCaLNqNGeDSR/C4F5hWjFB8lYhZBvoEBO4+L3rPuXX2WZjLNH
8Qr8NCJlhKyPJ9ZyK6v+Ao/+dRENycGWV61Avlt0ddtxFugf+QXogr2+xRh68Dt3odXkm0mjuAqO
Pv1Q7SmeRd5/HDClFbL9K/7RCm9K2inbDCb0LUm8DZB2Pi/keBHWuxLlDrkbrTrWj9uwpktVYo8O
3trQl96u1xDEb1U6OwsyLlV3NjFelDrin7vtP1eONmmMKoF/n5jRixxOaTwv0kFjQyb3eAHCIaIL
itmBjc5agLqn+5LR+7VpL5YqDUGvqaEKGCJB4DKJc9h17i332k+/leVjHL4/Ks8R/2R5OJyDzPVA
sxPOUxQ2MjJK88ICYij28Ew/mSYtQB0MgU5HbuEAyrde9Gc9swdtxMJt55D5vVPhEIb7annE6/hp
diIXljLgmj1ZigqXSniKFR1P0TXIRCfBtoScD6CQg8djQc0HkfZq1/eutl84UkdlUtGYbsv71sLF
ZO3BVdEKiyw9j9CfD4Y38Q3sOQVfDU3c3vWPy4rS2Qi6I1/6gX34HKV/J69gC/7Mtoj7SElXMMpW
IbrnkWY0cPlh15o+A7ZVRZt+xc4tiByo/UY+nlP8OOzTGx+dwoFKtyeYrTYK5muwOYXV0aROMNr8
rCmZusouoAtLgMXWjP5d3QEg71pFh5hsXMQl7zYWZ77solHKegop3jM1x82uJSRyrOmNwbMq4xeZ
nYCTeseCKqEZpM6+ljyfA9hWePZ1Xis9nlN0/OTozoy/JcnFvzCLIr1vJ4ALt0M0HURemRijYc2W
kG1ykGc5Z3XFaBYzB4KhD3JXyrpc1zqEdpExmpN1hqwwhe+AmJTFtFJ07Ly73hpLHMTwTs+3sj4i
TuQCoaQIdayYx7amKsnX2/IyhZPx4nIUbvYPU3BSkeK9plP6kz1EnwpYmIwe0ZInS5eFJPbZFOf2
InapxzPOsuw5LLStKfjnRrWrLDx4U17IJYV5m8hDmvhqJN4+JG1Znikg/w/l9QqdRRd/vQparYqE
9Tl329I6VTv7Oqb3ionfr+t6ft99k0hChOuhn4+Hj+AS2Zvkg42RKna6KQs6L8riHB6f6Z9XiFt3
CyAIVcUk4ga1IjGMqYKahjy0Fqc1ZlVAExffnXtvjO71ChRC2eCIfUOJXJadp7tDZdKbcgz1R/iH
dX/NIjLUC5t67EVzrlMOaMPNSUja0v3g4Wc8WOvX+YnOVqJ7QpyVpDhYiet9+uaOszUHbx2R/Wi3
OaMemVkRHjHauf4KRGK82fAPmv2apo+gujV2vFM6KgYH+8Xj1J/OHNLLj1jNaP2AZ/A1X3ZSfILE
1900rTTxMwJhzpIqyss+oR2kLlcrGDn/HHzx6wMBoG+AtYE2LLU2H2C4nG20WBKdshvEDxLmzoCr
dthR1NMVHUra+gX0yqhxbbFWJpzCb/Ya7KtPM6k2SGlOohOBzvF6VPURT1Rp4bk8l072tBEhTHf+
5e6tj0rKhDGnzzrYmEcndSaPLOI+7l8hvjFBhhDjBR0wskbKwBtRsKgQ3coQ0yYK6RKyeS6i/ZXC
hmZKZYboX5Ku8xqb1NqZSMGylIDNbavqJohIYY0lPSkpt19PFqVPvtjwXB/7iD2s682ILp9R32p0
u7RwbU2ZL8n/egonbxjYQmobiXsZvVpSXyaC27bMkvRFNO8kfvt8iz2eIhEYfCKna+Yt3FUYWvXh
Z1+1z/1eE8leDyfDSem4LYy6DmWgCmhEhK96EDYd7R8qjZHws47uOBPxzhcCnjbGtWqh6MVE2jMn
T64xySC8Pb031xFbZ1Wtyq7J7OOvUizZHC3/ZT0nHnX7x0XN1554WGYxbL679EvJF5pQuTMvFWnO
aLlR6beCEahncXQ6ZjLUCyJQS1b8jBnqg2/okS4JlgVAyVdDheQ8+EnrLs68DP3XGg40WfeYqjpJ
W1GyEFrgVRpV48HfvZpTUtEP7+UlbfrHhJobZ0zUuXISjfiDh8e0pJi/myyOZ2ZdRiFH9nJyeJd9
2HZ7gSNPiCDtjzcUfw6GX1YtqexKGGevfJER2FDGqRDQjz3+6U3sLeXJ9z5huyRHl2XJKxWhrf8N
Q8r81XzMZ9/zJbHncF8nQTh+OS+X4doKmI2pLbF0A+p1RIcSRblesfex9JfujevY9LdsTGyihPwW
tz/mDDk/dRsjaHClxRmqcGjGMXs1dCnXArV96Lhmrkk09DbcUsDFsvQJ/Mj6GeHUT5d19+O8Tbr7
kvWlKG+6DSHyCKh++BfNyOOvramVICPNOhUEKXQA8ljxFMsf3Ip0berEU5rp1u2jf/5cUhvxqmfe
l/mB0vrbeiqFQ98cDq1lEunLzoQcWKAdd/iBscM96VzN4fCUJSPZ2y1HrvuyBdaSguerWhKmThvo
FcHz9wIHtlako4zYTJnKpXsQQVtp2dkkCva5e9HYHggyu3RItDcz3qJnxuLCQ4q0Z3GpjbODfIrL
X9pPVM4Lvj8VIG2sI8izXNqHjauIZZq+RtpCJHJXU+oMf1O3usllzi7J5X5y/HK4DEezZJJuJHKn
8sT8/z60qAoeth5A3NnThRp9YfjqEskCFUoBl+MNyHMW8XrLZ1THKmazYt7HbggjwImTC5oEeavK
xDpzkGW4I5DTUqpotCq+Ah/PZR6HAkFQY4CKXOhAwPNUne5cj/KfGb+gJ1WpeGTyW7aQnAMk3ezx
70fvvjSfvP+yYd7DesLDsJoKq6DF6DaPqqZ0ooq/9uVOst+iTssLCce8qAVlSsO7gqsdPwQIxhcs
N3x/05I8pf/otwknTizJAjeLEl1AfNllX2A/CTzq3zztrD36d45iyKq7Uclv1teZ+siEiv6tDzan
gbWc5J1F4YOD8Nnua0I5P/0QVJ3YvQlJC/W/icWl2XJl3YKMVooTinziwYAV1ykYFAPbW35Syquv
RpKAAklVSC9KvR3WEEgv5rBhOFbAuM9qMWQtGtSJ/0KguwBRTJfA0Q/ExK1iH4rPhUJQcgfuphIx
on3dBzgFERQfCx7a2qWaYIDkGsJfvXBEeYMLftYPfmp5pXaQs8HQ5MaZD8zMPnDEG9crErOx0JZw
eGtbYi1NzQowZlO90R2HMvAdwRRvS20AvjtD6DmJ3AdkXDKa91V6Pd9Qnt7/qkwdrIq7J7dd0rgR
FpWIXfIy1Y1lYOjDm4rxXosgZ5ZOCOHycj1+SyxqBHceMZk6LuiEA7/y3yh6GY6piLXILHtATnOt
q53rxyNgMWvN+sgtFuMCwbrXutp3SCCVDW4nlnzVLZscoiKY0aXTOdJWCoGSrmi9DBNjMzA2sXqc
tV1uPctpPWiYB3b6aHGym7ulKfWDJGKLDI6SWvv4rx4NjpRkk5CDUrZBqh8Dyy48m+uJM4qm4g/r
ANgabGeCCMmtrj0uOZYuUNmgS9BHAR6EuNdc0rfRd8hD6NIYIjVhCyYtxxFPyqrhKAEUouxBxOix
AEHcfCMphdioyNE4R8hKJonVnSfUPXX9VrD4IXdpP0H7C76cx8YWhj+k+10ecYer8epWIKv9P9Yx
OU+r6sTcFMdCLxvZl43W1eGoYsRWrzA/YDQs6KSyOun6lacuk+MaqXoybuXGnwOOc2t4gpWEBnEI
RizZnjw+Yytv8Phgh4Kkj7xQVbO1vdMJWGQa/hp33y5E2+6MOgeKYXLK2lUe911+Y7cBiRdj7qyT
6mHmrFvZUknSVZxmgqXmDMkivfFKh91NiramecZcMbUbHLEBO+4mbvcPTKYNhcO+fuoQgwbaaqTP
o74bQfc+SYAjYvMTHw8mRclbchYz2m3OAiUvrrvMBexEyj9R8KUXLDtbk1FXN8I340gqpAfY3viB
Kuw4Q6HAmupvNmK2ytyrG84chQ9eSeBNQf9koKKa9p9BdVsB4nhos9ts4e5RIXLz6zrgU6yBne+4
QaW4lecevYwF10l+Cb9hpq274+SCRqaaWAr7hXzXLZ0egnunTm7OFVp5kGGbEvCBa0rRL1k//lnV
RXuapkvCEGsi/v+nOR/DwfFCsRdSqtIXk4pZj/t7RBWC3W+WBBrxvcjnwkYgmUML5yD6P/nT0Wpy
nYHAc5pPa8hBrra1MwTAHT5neyjsp2wYFQgyub/HXisKPQ5rufNVfTJnAlY3VYLBkGRSaCBoykZg
iKejH84dP8LDUpBgwSCAjSKlsRP3lBl0B9298Tn6osIsY8A7OhQprqaEiEriDqX2BI9f4aG3G/hm
k2PAsm6BHNznW8/+BtSqRgeBImLbJjleH06bCFyQuLXyPhSvN1hnmlfd1btzPwVVlRGqjrscoNA2
v0f0KsP6DHZ91kDljKEZXsR2LWr6ru2MNa14DoAw1q0upIhEJ9l9WRVwm8kTyJ/suBMnAoCDndYx
oZ0NB2xx0qYGFrJOlO+B6iSE9XcvQhEYeVka+iQRwhO8zQLj8MWrx6+g5kUWdv8zxSKrxdpzCqvG
hsNZ9KqXlYRMM6Svri8Es/RafensoISdJVYs13TpDx71NYfuTuGyem/gx5B+XULP5X7kaDmTa5p0
yGRPHjboJXgPlUL4NQ/nDp+Sk4liMSD9xRnQus90ZVAuoOy0CrKupMYCky9Zezb1t8r8yqHiwEZa
9EiRRv337Fhn5HRNaD8cl+J7sNRustiPelL0wr+oCqaBx5aiEO1gh4uLiVM/5W87k65eD4PSdhTY
4psJiEWVgXRnAZigtfQgV9+y+454H20n/lWiRkrl9BlYFqAO+mWdGY7LY2+nCe4GTkG/LM31h5np
hhmeYJpi4cBznsL+faDyKAcaXgfmUQaC6V7K9N6BKnjbyCx6e9LKGT7wMBdydp+ZkdTvZlSh5Rl1
XxBTWdzV5dcwjgXOD1ugmru21N266EeEjhKv1z7FQPmgruzc8xQG6b/dmIfkn4xWZGgAjyChCr7/
PZBNdiwNmcnHjsLgfFvJ1PZVg906ZtHQ/OXYAQAcXJCrsNq8OyDaCK3VnzyeXcrdIpgjaaA4aX3s
QPqSDk95aszfN3eu8tIlxK5vRNPA825s8pdVmeAjSxA4YwWOmgNdpPJJ85JbHM+/c2cio2G0YbFe
a36ij/R6/DQkd/Fuj4fZUGOupupV7itC+dxcWhqbvdK7Awcg0g/QNt1mmhqej+PXEMII7k+UPGiv
y3zXk+do53X9qQhOolByMPr4HTd1MaN5u2hxJQszkmvRwDF81t85HJyzFMTCrVpEpJexeqaTtNnX
oCu1T5qTWcaARxB3I5t6UI7Bbkjw5GUz675CjJy4+Kiu9wsrBSYLDmrwVy4cTYWVFG5IWyVqXWNQ
YlnU+1C2hxCKeYlQq5aVdtOLk4mp4Ph+T7WKqUcFljfIjYW6i/4LCkLhd/eOLfmu0IQMfSlH7MMp
SI5vzgIXG1CmlIV/ZRyT1a/UfHcwZlG1kBH6tjuPlBPKX4PjvDlLYLhjECudlof+EDIcyRcbtATY
fATxio/8R9OvTRXgj66qFhe6UPeun5hEj7pRBKVjb6UgWmxddOLa2Hkl44ahBQdioEPGd14DCLWh
FfXT12gkw9wgV+sWRtfsjc5V1ZYAPnV3zEnikaVzBkiLZT8/8KFsRq+JpVW/v7Yq880m8N+o/RPI
7Tdrn1vIITdNuLKWc4j8z6X9CO1P+RhAWMLDsg00qBjLcSq5Ca1QuYMaGGMvX+fWAGMykkvnDhwI
WDWQiBPilaJ4FAObxXBe9n/Hzj5elMDlTxXarIh04Ycz5KX0qHZvbcclWM84SuqBUVjgX2lC/k30
bkkTq8vHP/6e8nB80iZdlaOnnk/0dsY6Nc/foIRkuAgB4nwlFi1bC4CEoBftc12QfLezNwZwfkMs
MR+KY5I68ZciBRTgssW8CuRUODUAvhxCqe2rTEUkEc0Me/wNOwJBx8FcOLsBk+zAchHEHPM/ghu8
p39yOhB9dhPbkgXZY9Gb+UdMFsgKr0hav3pnBk+F2kqi0dCzHCtR/WaZIlkynaP6aJQKZJN18ZA9
vcgel7qKxL3sqwV7tIcsOlUWIKtORPGEOtGgdFRTb95e+Lrq2TyMi8S5rsRggfRJtCOEFf1ZsLw/
v7m4WAuGDMO2axx8ShaRU4Tdfwn6cH0BIEBxUa1SNftkLRA/5Z5lTFY7FXU/VD7yKw23sH2z8vKz
+as/Us2defOorFLr5Va9Ra8D8hRyVhyRqxiHEFk+VPlwtnwS9YFHG0RpgtF/4SGAcPm5IvAIcqKC
2QE5ICgFBDjce/VkuJwXGMnJOnFSnY+dVWIqjCrrfRMcCaSDV8PCLYPNbmQfxyA5fzXAM9R55/wT
2/lF72BN+78H+smkvctQAFtseiF395bht1fJ/5cBROcpB1IybC53qPUC2lQi1YEVb6HutayYeJ9T
t1oGWKbOddrxAHXxpq6CO0hdOxkD1+5lC5L4b7wPcF/c5l3tfe1XzpTPif++jf7eqNpgbi1CWUlN
33tsN7P0ARs2fvuwdu1gmVkzIrYO4VdTnspcX3f5hB5Y2/7C7hFs7sL/lSPgFqXY2G/Xd04jmN53
ZykRt6Jrpz/yPFJYKU86JGlbWh7WL81rBtN7upi+KCmWI4MtgSKf/AxeDJIc3JklaWUcir5754z2
ZKaXJVUw1dTO/dRwVJaOIgwhfkR4N2CrscPqBPBlTvfAKM27HXCq9JlgsJJflXXUajHW3xEXkHF6
iSB093zdzpMHIVTlSLc8Rmavh0nZKETEjlq7QCdpxKT01gXSH/AG85m0j7B5BY1VM7e+fZzEWZjp
9RrEDJQALkcrEKHyxqVpOyZa/50ymYLSUrsaOZbqeVfLdhU4PRLofS8FL2BFtCMYoQF4zHCF8LLW
gLABqwd2ocq4fUAwcfd9bQuR1z25eCGOgGH/eU+/zZp6H4bYe9+6sGE6YQMkcBwadi6fXuAf4umh
ZnFmQq+VkIDSE22hmj0HEz6VjfyvGLJjPRJHxMIOK1R535NDQGnYQRE3qTXajARfs9NWJ1URDOG4
52s2xQOXpV6C/ahVq3Gd9UPfFjt2b5q3rRDQ2LI58JoCo+yBoRRb4KEK1LPECtKbfu7IOsjTFQF2
uCmZwodXDmfb6j2dMmKJ5FYMGkXV6RbCmEWljg6KstNVtd0q/h9vZw7bJDvjczGNNBX4aClJl5Jp
WQyNo2v8AseuR5TAWXHd2urA5X8XriMRvhZ2AeJYc0mKDSYKq516sIhBD+tLvTsSDHbl4qguTGje
xFyWECpHa94t+rbzI3flcoJo++7u3Hy6klolFCggcOv53lyyzMOH/p9LXeZrVyRF+8y+vuzOp6bD
5gtTywIv9PYZ5qQkVzpyu8swF9FHZO8+mXn9PCBLHHnETG4Gg+NBAFMKyzH4b4ozRIGBpHr8VAUy
2hPvrMMZuNjiRAcp8bZbfOXzQMpmDAOY68s2unTlffmQuVpB2ddrADc12ErgjhTbxQtbemgLTfdD
QFGRGECQZOn7q9O+RVIrB7btjlf2HScqtmLSH20khJSigKji8lCoNiVIdMmnm/h9YRFhxAygRFF5
jG7ACpo7hiTJpjEf9JvE7D9oAlcOH7IrtymopItclLnxt+zFEZ+jE7vyfHpiKjy35Tr7F66Vm2+0
pL/eMByzFrdVI/IaGznEu1Evw9A5nPIuf3E0z90Sb/FCyAs+ufmVlOjYHSJBDEg5/85GWWXgKo9W
fSUjJnr0AD8MWXA41EXkUy07JMyWVFVEfq+J5IHsc3aN5OcmhpB+DeL0MknFj5QNcGo7On9FPIAw
bvbZs9OzTe5kv3m2hqiIuOWXZZi9LFdj910pFj5cwsMTGS6ztAmayaYNdYAFx4TmiRvTaiNWzKx4
8362BS+4EVnQA5sRfvu+WMtMO5ye8CEkqfT0cwY9go45zMGxU5D0Kyph6Qh8QBTbzSI6QRrkBh0H
IZgsAWKehQcJxvj/wU8+uY1eRj+8Gb5ApeVO2520iJi78aDuV2nhqqgTDhPy07CV5OepjizY5+0R
0CMUzgF3AwGHoXKXjfBnz2FRVyQQovWmLBiQNWTjl2Bkh4uHNOZKIsMMUUNSVGp6J3BDu1CT4KX9
s4jZ1wL/gIAUbjCWAlhWb9LLejQLxYdGcRmeDjJtvxvd354b7n/vwOpZPiTTGdiRRUBQcak23tve
e1g6dzTY4gCdrSLQb/PJEu4uPbmOQdbdGkPed950uJDwCwzRyL5H/2E1HjwpD0cPaTSXtBXyXPwM
23sO5t1HdMLSqi7x4RWrs0snOaOkZk88zpXmZWwOI8WpoKfExy4VMOgacorbxu3ktMyIUwzAOKln
y+xDoRWZKcNWeg0l1J7Z4LUZBH79LNNdIWxRRwyI1QylUA0k893s9p59dOY+ldTEdoAXl8BQa/1O
zlF8FD5UNt6nHeiOudDopsbl0e8Sc2o+1bCCjuh0XpOFbzrOcjc6bJyaZaaNdg5pD7Cvu+GUKg+X
efDxjCZ/n4EFf7sy7+CBaeZ8vk5EJt1bI3+8bSCyiBIVa67prRfdmOsWGucpWl5P96I6MkUyd+AA
m8+Ww44aUrpCHk8PReacqRos78Jz0gRmxxg2ZuYbjZTJHiTS2QgVEa459sz8mDubAh8XWG04hDff
4nWqbgc1LGNb9Gb+62i8pBRyPzb9FnRznn0huGrrgx/lNMatvf38dECVt3ZvJ+Zq5W8Xy4Oe+3zK
0LFOiCH0V7EGVWTaUtqhCxExnbEiuFYKHc3ZpL1VqqjLzsAt7JDQa7ye3P+PFGSubfwyoFflO5vC
Ue4MAz4t0x/xNFhkQTC/1GrwpI7wtGQOC6t7WNSNiuTd7HXe+A320zp0l48OLgUjLAFT/NjR5RYP
/tO8F40ysUCePIdDfI3FvGwa7fda/WVtP5OtPTJ1eonhhz570yQdxxeXDgVmJd/eXIPLTwxLP8FA
87SI9Yx8lSspCRsfmA5GEu0WVXeT28CT4++JN7TQq8iuwQhRaRDzsKNbJnTYcVS1Tpwy1b+gG24+
0xedWqWJhxCVIwpyBbdo1yf5DyIak07TQB0rnYlEWEAlXLaeDpEFkmM2vySZqBGO+BIcP/WV0icG
DUgK8nP1OnyKI2Wc8H/sxrTtXM92ms4SumUrw41el3cnQHNqbDxsxE+6U/damS4LxQ+6JD3UaqSq
6qqxAjrB36ym/AQZ6cCjRpYukkYMAUb2Ng4kqemhXpGPAGBk2rcNwNJhYUR2GMctsgcJnv4Dtn9E
oZkh7jHY4QpDolae8BTjZ+l+O3T1ThwQJoxNZt0E3rq8maYK46tDU4NOo1/U/yvWsDPUxdW4YCYs
8fc9OAbpBCjp1THZgcp091TsQreBQ9SxS113g16WviMqY1Q9t6Wxvo1fNZ6NZpZbldI2M/LJLln7
YrjQd8FBRla534QnVE/gP8Szn+0d7EaFyK1uDTCGIlEecvOiGOQksv6DCxqqGGlYqu4Rir78h+d1
u1SGJKkWxi22FzdGPZwVCFHFO4NrQV0JWRMVu0TB4CgxB2ouuznn6fHFDJctAf2OoSgpXgpEJFR8
q2DGbEnxN7IYFjZagc9FRFit/HAlxV5f9Q6jCSrLqnTUha3kkh5LKJ1+W2zn0UoX5B5ZUV/23Hgw
6XN8qmYTY2/331T2rPhpqnU6GpYNk8Gkrz96y75+elkSl7nSV79wc+b0aDrpFU4CTe9swrt8Xceh
bsUPWd6T6btc7iEdUvFSm05MCj2RuxLXyIwi2wHrgY+Eu4AoXtX90nUrWriC7a3OsT86AVGJdx4x
JuVHcYoH2BV8s9CjhQT8uZNgU2EYcFvtlNg0jl12YGHyOPwQJGiQWX6Ox6IBYJS+8BWnAVg5kKj8
MmPuPt9diTE+0qG8jNqLA/2Wxgh/JSwxb0xTf7yrIRcARNZT46WtFJO1ao8LLVBlmhcooCapgZlk
pxvLnAhr0Y/8x6z0t7f57Fno9EbK9ypaw9/Afj/L7ghT2k1nDaDcToqggVRK3E9i7tA/z1FzyAk2
ImoTpWRsd53JULnBouQslFxh+edumDVnWAPs/l6Kk/tt4uOMxz3pzgHE7IH+CQCNp7F0eMpwXkFs
nYO/AUXZwq6VTSrWz1uiF1cgaf67VoZWPorfLxu0B0//3EDNuteeiDWY04n/IXMOZC3nJCZMJI45
M3IQAJW3orwpGzab6U4HmzNPHivHh5471LYGEB5DMI1pmRmQH6wdzmcyMh/sX9G+o3g4F42T8Rmk
G9qMkL8PgSRYamAScDi3eRLdxC7ywx3aozh3WnW+WcXWXY2nmzwUil1kMcLCvC+Rmwxg+Xu3EPrS
ZwSCX3UbwCX6vhBGeqde5fADq6fG+e0/O+/eoxwPVEbUK33zC1Magrg3vWw/yrixmy/WSt1YrTYM
blPAQShqZJB2qZuSDPhiXBO4Qiv3ZzO8dqdISkT4CqOMorExgSCaRmBL1hVuH1dsD8Df4HyaIQk+
dfy+jGOKUAtWe7cbbwvw9msqQLcnLSYk9YnuJW8teK5byJXNzyb7mtR43yEhjEZctqq6FagqiNN5
FQZmmdaITqbc/Mpq0Y9CwrwBOEdeLhdz0CLzk9PkFoBM7rKoy+i1J7f8hNz6ksKofAy0GjnR144b
Hio/JU3BOArDgen0zVvsi2xaSBkMQLWaOIY5PhNGnYiK2MaiuoSGtCMx7AlpZOfDNCCReQ+GzX1v
IEE+ZVWztGWVvUJt982eW/xC9StYuq1QhvlRzdfA7qXqJwkUrAXd2RrWGMBnLRSuwLcTX3h1Vyqu
71APBDOk8pkufHnpiVdsMmuk7Ea0NGtaMbv2CSV73rmBq48Xv4YMK2haz0h5SAQp4CR0j/gxGLAV
gcn45iPCqHry3bGMHTFj5XMGGyQGe6ef5+HKGSNptlNYG1QyLUjXUEIR0XA5YqgRYsKVfMzWyD5w
31LwazZbvaw5EggaUfFS2D2pnAcvSiwgdGPGuoZAD+m38lScSbZDemYwuepo4UT1+BACBUGUZxVa
SalJ2TzeYTCf36hdnZdxQtb7MfUWDRbIhYEfLVnTYZtiF1oYO0MbyY0X51e0CTb73elHVqyhJvun
58OSLwDrAE/JJuvqTECVPeN+wUV0Vwga6nDCWwRMYGMI//h/eMSQdwbSSLxd806smEMKFPJiydQx
JnhmxcpiOMcVSSYPJjRyTjGZwZjI7tyoAZy1KvUx2Eiu7MfOOfrIKfWmaJt3Y4dtFoiZcy8jE98Z
TRsUerxc9XVVqTCLE6XdaSgzG4Jl/v57VhrTre8+XLrPGqAuGa+ivfeWszgYWRnsXz5fcq4qCjPZ
jkyvJ2J2WZQj9Bi/1xmQ7PVd1lGKcU2Qruh+9X470OHkVLQcWMqJqj9M6N8rkuOS1mFletkHCFuF
uPGfrNZAVC9Amf5IDFFj3lMocQxQ1cJ9MCy3sVTowMSmc8tntQfeSDl/ol3HsH1mtBJiOVxdaMBp
jmgcg360ZKnO3plz78bLKKckiGRA7+kE+wondrDoRAYTmX34012rKlvToQPOIsDlT7Y3PQjcsOtd
Wx9LPIHZK89+5zSf+noKE4mZrOIzE7xo5+tvv1LtyNyrOcoOVPaLyZlR50RfLFaR8Axm/IVg3usq
RFYiV3RLylqAOeyugc6BT6ZkCOefLuOpb9+l7zWvEe2wGyy0s4Q89zdW+Xnn9tbkDGyXdGYt/rBD
R/r6VQ6e9CW5+0GsEzHDbBh1C8IKEw5sGU3mgedR4bMsFmx2G8Bzu6ccRnkKZrheK6vVzlgr/7qn
gsCYD+XCbyDdryJ9+zkqSJHvzY/xnEpOOZxegdtWxtUD26jhoO8pplV7QbHoIAWRqiaWVpOJX3Pp
bC8RdJ49CVToUea/xW+fUrIj9iugGgd++d8KDSfUL8iZXbU4aigSw6h2LyHhkFTMU1QY0mtwD+/4
/eRur9Mh2G4PC75jNVdeteRvr0pjZBsX4CN5ozhg50834XsGzy4RNox0oraMnRAvH3IgEDuZIM03
ldEKJsdne7I9ZJf5dR/1RUO41llGbfIRE82MFbBwdGdJ0yzRGQKhlTN/wMzh3q/a891dRjFezEsx
FsA+ne8Y9Q2r81Qiy78CqLohbPJqiyG4+yYAZSLV6L0vWl0jhe+dp1wu2nSxu+rKN+r3G09gZN8t
XerUFrKoZoGA6KqUO5+k2K9/LdoB0SJb8IxD5AlcUcnV1DhDBjz1VYIGQKQaWWOfLXtoTpfUkSed
D9oPi8uHIhih/En/DGCrzUNRfZZric5npIVhW45xk81SIDh0nxhAzvjQ3mm27VgQBx/Gvtw70fqa
aCuTPQYH1NhfYFOzVsWV2oRk7qyL03Fy5P449Q/Z67Ssy1BvlhrYUpqLXV9A5Ga/akuXfX9Kjs7U
eNxN6myPB1t8AiQuovrr8YOCdUTzQY53sfszmwZyWS3pgACCcVGQ2gcezFUqoKP8CfZFIBdE09ng
X9/wRpvO0rh5h5Mcj/lsS03Ql2B8Y0n2VwRgYOVJqN1mHqquNN1/nnujhMqsdAcFxnaW6uzvbhA9
CKEApbfakYW2kMOKbEPa83zZxz5wPiS9wT06HBhVSlVtUG7HvZ7Pcs+Bs4ZcQfKdmTTOq4r8Wifi
V+N4tD0n2UOnW8Fyur4/23RKIMhcvd65FQgxmK5h21Yv+rGPBHSbDfQEZcs7grXHC4hAt+bMPw12
0qMSzplrY0T1JaIntQcaG+EfcGStoIPDJ5i12vol9U411JvHjkoTNdFXlA7ZjQ/C+4mDdP4F5O28
FEyoVJMTZ3f8Q8uy2jWSt4lgCGmcKW0qBcL8R3UKvGsKd/+tyxllBiFx7Bi/6XVwkWYLeJIbjbqD
VOMC5DsnBmF9iOWdIO52n1Dxga+UYRMm6IFIlIXQfYjQgQPf9TKthyI8DifPeLiZDxrbp1mJoIz1
1IdjihM+pVxmMY8NZVreUR/sK62MdncjUx3kloYRxM8yBHCbN4KXcZH+G3qtbHxM/5OLzViENAZa
FYXl1LF3P5/Fr4+tvwNmlKt1+2NVirNavrQ9Z28ArD/PRJpU7ta8to+p4Oo8vdHp3XaI6SlQ+QlT
yCASXA7BYKCoEOKsDwnN/gae5iawnYe9z2cfMZQ9aKkM+IruGwdGki0+jOMyrEstD9miGxwhPcZv
akzPZn5p87ArcOJiICgOvp5PQ5zKCZFXM2PFnpM4LOasONKvTeqFmHCmxIq1AlJDwnl/ypT5YTVO
3LF5a+ZXEPEBVzsWeIn7mV6VJkn90C/GOu9Q5ZbuMxzkRIfag+IKdRHn56tvTpKvAvIjngzKUguF
YKXStrpiE3PQECdaNTt3xDRC12tr6OKOn0Hksv4nH4QgDPunT+TEJvRYxqGm7mnR1rKhgt720atG
FDQhXuVQX8t/MGWUM7Tf86h2qAW5HMzDqDU7kKPKW/RKwPZH9PhQbAZb5BoylCfMqF0ktmBfGNX0
6KZTGpWvyEkeMB5pWTzNgtznWp3+/tsFYW8mYJkTp4+1hQlcCpFAu+aXhw0n+Wyr1D5LNCNte2ku
K4waMCzu1pa8iHn6KdbQBeEbQboSncEPLCxwtyjLTzkAfTbkDcBi4OniAEkeu1f3fK6yaf6sq70Q
o4kRZjOrm7nrW1dzAaUeqeLLoNIL+vcmjUt5JcVcKqzpmAR5eijMYuwoWSrwOlzLXRmL3YcOqj5L
oRUsFnS8oOYKIuabDM+0ft//iLzD/rLbrWgg+6X7xP40QYKLT31jebuzPe2uuFyOjLl5LmqYPX65
yuDA/JOHXsGq9YJ04t+cRld9BULHp3xiA8hk4QN7YVR2uG51dy9D9ME3Yd3MOr5UmJi16Vk+Oakh
YCu6xmFXspQo2VHkpA3uhD3Pjm2mqCi3i4Q3k3WZpxYG8VK4Vu2NRxntjjzL2/wqYdUr//KWocV2
4tiJ8/V6mCbDyekm6NXJrl2XthX0dkWOuWs67zW17Y5rPbQ51OVwtnvrB21o+TZxfKfkBwt00LWn
mgJO0+yMDunZfrsvzMZzg1uUsHzkhcTxi7/2Y0NSx/u4yR2P7QMdz3RmW2El0ul6gs90E8eORZRy
ZwpXJOzaluPfjCdHKfob0HFlTfy7jXq30spUP9l8v/DStIyxW2o98Ix2/GKtNjZoYU4Ieax9Xgh0
OcdzFHMpgSEgvUIs24UpVN7Bqs5KMp+n0l8PDmYWdppH5cSUrl9vL/ln1E445nzkDALaU+kcQ8Lo
zhWnEGQHw6JpyHLT/ntgINz6hIBDgh8VLDQ8WvAmysBo/vKZeLIzWeyUE7vfiuBInxLUX+vdAC8M
24XPZAWaefxht5Rkud3iaTnE8XWl5xBHOkadKTkSsBeUpXoe+asdOlHP8Y/a83MlQxleXOCuKLVy
ENjFLf3A/lDuzpZlf87mCqWW14zfZ9vlSx5vDkBpkrgFCGv2QXpNVKz+SY7BA9/b4NQpkPg7WTEz
JadffkYlM+weEJ8dBuE2HpNQSTf74UKFlT9O81eBKgvTbKybZ6mHCK+TcxYwLPjmXkgrjN5IYi5t
ODCzrsnc901r/zgXWmsIdNpsJKtA0Cew9kgbRMKseG91pDbYeQg0npOTPgRw/pqHpYxrg3+M/tcs
4VsRcAh+oEumjs2JRaNiQw1/AExrRhcG2H8i5ScYp/CwqXepdysmkd/+UNfDwIIiMTxC+knz/lYr
yaZ8BCy95mRjFG/rJu8pcxSCgz3XnxvxMyM1cs+t47RT0gCbG9Jpe3+ChvUGfB1xEpokbK5Ty1aE
uYbfSHlZasPTl3YVDAl8auHOkboLTeNv+z7g5d+j8r3FpuB5X5ki3dbifdFldbKS3UzJPQhDByhR
p6kr9ET59w6CqC7OIjngdzAQCgQwB5+CMSGQOiDqedwcb3/LR9yrxdlY3ZKVqF/aqH7bkXeLF2La
ogFvjm+zKtjqOj2Mc+0Pt8ur7e5Vzdmbgwm59IrAUmv8rlGqGh/4iEYGFahkrfXBCl97D9JtDwku
vWzo3LnYvkR7L/AXxFUjdYuH0K1bPETO7+L0G5DVukZSGubFmdeaH8DGwzYvfZJczm7/0rgkEvfN
htjhqCjv7F8jxgLUaUxWEIDIcEa5oNgdbGo/fzqsfOsm240LJpd6L1xA2TkNYcaMn30uyxaCXVu8
tTCC8qmj5rF4xV7NnKsUl9B+5FUh6h7ECOFAs3urkKT2MgPj7rttUnNrDda47w+MHmG9/mtcbWsJ
mK7p4A+/y+FrXgCLgBqclEXPKyGKBDPraoCHBXzIB5OS3ZVaUv8KKR10M05kf90Qe5Ve/dYB0cey
CNbDQs95AA6BeR22zHIczkG3nl0H4M3O8gyxCRdahsktZtIZ8ObGfh3ZWr/V+kwIn8crAUthfSLf
OP03ytOuO+L0HoECmY7Cw4UhW0N06+sTsrfcukhbTxGrHlWNW7mHQyx13ht3gyik/104VLa7WSaV
P1WEkNbqI9uTqqTixMVcS6285xbVRgV93tDghdlXg12LdGL1kaWJ8gSZRuvDJjUDbbtkpHVm1l21
+/rIgXd+M3B3J9yEkBbz3i23ytOQ+kAEdA6c7V+snG1rI4pEoVXySjSs+p6Z4TimwqAhVPAV00yN
q3BqXKQdl3Vzylu6m9HnpFDdunDrdVuQYa0k9H4DsO/CpQ5T9iDZzTa1CSYGmroWtpcEJ/eJMaic
7MNX2MwBY7Sr/6XQmlLUZL4BA0jarmSITBP67SGLTPOOoxElCjiLYzC2bcTDZO5NPHK8y+fXP8i/
C9XG44zDGxszoHtf4EyXJs+jE0tyVw5JmT4qC3TmLXNfI+0pV3BL+95W5Sxl8vZHP43z8d4xAnXD
lskMaH4xFN+WND8C9OwEZKYBgapHLfn5p8QCJ8K4F8+8Nsz8sz3iAMC+xG+s5aPw80wGIw5Vq0sP
AkzqIy3UTQR9OzccX24mQOB/bTCAwEoXYcN4NHckuwt5MofDH2VwDJcm+IXDtY+Z8RV/1ivQZVSr
P7nRxGaItQEdTWACfzYE2kAQxy2DqF+gcoyVLXEqMasdFLIXz2k9F/4J9y1MlTtMJJruxiwNTYPe
8gqYH4zhgAozIIbTGWcnPxu9dH90ybTmApAzlOt3RsLIskWGKjdLxdRQleK+XZPYNYXWvBkFkZYG
sBwZL7pKGDHvzr643eePrdUJV6h4lNAqH2F11neHKOY1mzASMXa92gBBMqDGMPUl6l7yQDoYVX+1
6ht6p6FeonFbGaLarFlo00SzTvCYjkppbwpgtcaNBQb94HTTWjSrAqfEmLCjehALSuIWskpPeFsU
5SnlycT4ZS9XUwq4juGMJPAOJ2vxGPAzqcdNYKg5ppxp3bpYmHcLoTrh0MRVxHZqBbJ3RmMhlOjH
m9JgQ18UkSRg8ZVs0MTQC1F6/jQ7Faq+EOLgfSAv0rXVrU10lUL2gJM6ACQDaXaXq49qq6vf/wDv
YRUryz9H7zoLuU5V4ugwHUwN4ZlqEqE68d8ciizNQTi8BlCy+TI/jl384s5ZFAOTGlRXM7NfJ76T
S0711doKQ4VHdyslb+LE5BLvaufvP6rK47nLhbPDrezT25b/jjfkbh9tgBp1QfZHT25lUMj5hQsP
aWXTntuj8HvZyQwqALSMEDxUL5eUY7zF1BpcqOlRZFdGaeiiqiaL24sDjXyqjz0zxLDE/O6LKaHM
E4HTjfR47gSV9IynQWADo35xP3uvPvaJVrk8RsBk3/2mRzYpLGCwMWG/UEHBskiCIOsZL1fs8tcT
l2ZbTlReIdApxX1m/NVcux3YpXIuY/6SLbi6Lu5DRNMyf5rl/dqXCzef+y8hNep1IW6PCKnELK3X
0Pl7I26SbDL11T7eEb7YDr1fbKQFiFhif2rJUBcC7dwXQO3uJi8A1R2q1SqrR9rzdkePEPCCl0WH
FaMkmLDLW4v5Aqa7g5Ne43KkhjrrAg/hxrYIy0JShFDgXIZ3AdBCR19HaKHmS5Q58NO8kJ/pcGPr
avXHi0+xzyOGwxGHUcXy9fxHeKf95+yp+d6VOpHRWrYXHQiwlSyfNBnlT+3gvWZK9hkCoSZSAcV4
4VvERsZWHPZkY+QhQg6vzXzxoWSwVqcuNZWRa9wFwI6yl2UlWhkbJ7lBw9HSeu3BEXRhuQrcDn5W
KmYY1Q6rKFS/UhapoJxd+tjXi9Fk2wwggDo/9Vd6Dp+bLd/gBZ4hcr2XfAt3NYwnA/gs1mk62tfL
O4USGZ3LwuZNQ+h7gjNGjIc3DIAulyHVpt4OA+BcqMd94NdJbJrKM9YGevYczyoNUHPOX9uqfXjF
OSs2EeDfOQ5h6csU7CsgRyEuPKgTs0cCxk3rqqSohVZCzWxTi1WeApiHKjbRcpbx5WF8ycc87zCz
H+DQoql5vLipdx308ZV5yUCLP62+b8qsHtGvcx20MvbWEDDuKvmm5BXPlmRPmr2boR/qPekx/Fyj
5O8epEMSU8yzqgnGPtRYdeOyyAjhfLfGG+f3VB+ROeUnMNhD5tbzZxWfBmJgBK/V1xYDsfOuNTY4
+LQH4d6Xh+iy1KbKx6pAoTalU/SKCipE2L0pLOCt1x0DRDY1enPER5gf2xfR+NbsOZ//JB1d8IrU
OmRjYpBZpWrO005hyf2FPziWDtslmX5T2fu2h4pG/6QSiE5It3fBo8Ez3llj0trnKGWTXOnFydtn
jMuzH/nnnj+++xEnwZpaNSvAIAEHab6A8ORbeKadGibz7Dkbg01nP4mqrCCxQRr7y2KDAhZDPBr7
PxFEq2v88UuT9et9edF/a8O8stEBMBGh+X/ZKqEqRKYeCs/S+ERNkU6tIG7Z6LwBgdlX2Mdc4L6g
g1/ol3MNtMGwpbI9DCRnAbk/QeSMKQCYwllBv8866iP26Be641mWVo8CAinLeX/26+WsZD++a3ov
qWvIEL0G7pJ1WS9m/bLY4CyS8dl0izqzI0tJnvQtcnQaGFS66ey6z/Zmw/OtyNncj0WCqAiHOxj/
mCElz4gTl5ggPnoiF2/E5qMWMoGmcOoG/HnuiJXMwLvpuZxRC5YyT5YOaUUfoU6FNfRL9grDb8Cx
xWAdjVDcDn1AtK5OPD2LWSLR8vmtsulOses7U4HKr8+JIEdg7tL2WXb+T4vCuHD9StIta3Hh0ZAO
AkZqdoYSyqmZRyNp7Kjw4YgQ73OSA/G/q4n6OV2cvAcmbkTeNBue0MV8NfDVdj7Wvr3dQ4SnRYi4
baXtc2hI+I5u4klWC1zncBNEejYA0KFYgCdpArvHhSczHUpLGpEKnT8vCddwtrXItYUvbylj75Nt
GOouM/VGvNqosw/iguhxOqrB5YMFcrjRmDQUV4Jt6CD5Dcvo5xzjMexE+y7L3IukwNOEVYTpGNRa
okVVNN/s+SXl940RSZjPdvNQLBDAfG1xvb7XWcgYt+/G+057jNLhkISRlW3CHld6+4qC0CUvckDY
1/fReKqGoAF2DbrHE11vOd80/ujfN/qZEZgdv0fRD1mAiDq0hXSHSm+7LSUuBQfBF+iJccaPNpUs
DWbKi+RG5btjsuGRmPFbSnUW+UB2NiH1qyc/5cpmCIFbJ8lnNqRbFu7i8Yi5DhhIcUlYD/Aib8fy
1fBLeFpWCtmI8jI5huRSKdNCBy/3GTI0Pfavh4V/hvDk+kTSb85iqaS9UMHAxYx4yaUlDxJvCZdh
+XaZGFxTCpc8BjHzeIGiiepcJ1LyfH/cpw9yL8+3Ra2ygyupTU+uFDtShIJ12/gZWs/b/AohG/Hs
NgLzmqwbGsNNtX8utEC8/NciXnpbt+I0TNwZPomEdNGteNtlNHAdwyHNLYfLARV29EQQSWutD+P7
hM/DUxrqQHDzLYEvabgQUB1lLb8/MAmkxaHdx0/gwJ2KBEHNVV1WwIM6nlYoSV5FyRtZGdKtIqOb
IaI3DWrkIASFXFIq2RWCqpX0eYE3YKeb7QSs2oE1rKs3EYWpHE+pTVWQD5PyqWn77+GtHQstOuAT
2ONq2OHltvWYV/g9qxr6Nm+bcVrMYWzvNI+Qc5RFbFmXXwYgcveOH5zWiKml5WouGF3BScPxHfW4
cdsWwlNe67cQKKSD+sEmJuNAlG8P/FXTCNynp4tPn8Czi1hLYcm3yXo14lvYU7zJ86owVsddss5y
y1lgJVfdpl537+LfFIVRpwyrvKi2YaoHbazw+SuYum+jG0UN7NRmSXL43Ugs9Bk5rUHjaMLRZ1Eq
ZkmOqgLLMPza3Pmz0m3R/JOSEQmLx7Mk3hqPUYRAk3CPebaJT/iIdtSCID5321WN+pSyPucvlNQv
hkkKfmjiw2yn39RUOLz/PiCSJetDFhlyTOFTb2DNzQoRocdFwD7fN6gqJS4n6oRTZbex6VkYSbmU
NXqfsoAROrFsB/BlijqVtXuP3YcrzkTphxv1RMh4DSBQoRZX0so+XHoW1aFJAnzGTae5MajO98vz
kzjM8liYD7pxLP1AA/ALRPeDrN0VPFvC3avT3uFxny5nsgkl6Wg72M4MyqRHb7qqGx9rpzLL0CYk
CKF5VvY/OD/GouUIZ7NuCm9StqJze3zEFJY4r1/AtRX0jINBQdnodqEGvZbgg1Lt+fUkfJ0SHzJx
U3DjZn4tETY8VHEd4bRM2IG+AaC9fIl3KfJ3qlw4UTIwamh3NmFwdwu+SUA2hKDjdQOCSa3PUb4s
UmujHDxT9QebAJgCkbjjDhqfWUbNww5worSIj5SSjch8lSI3ajGY9ZUCiXT6NSImsrZRqFtkNzmz
Grzh5EfaP6yJf5nQkx/GgxULeMqDNjA3GeJVnYavXnjOxhQPlmiBdOPzbmm4T8QWs/iQwy6fBo6q
Jr7E+X9SmqK0TF5h9Eq74qWVSFLVnZIYIDDHDKC9UUIzfIugyhWjVkXiBHThe5n4L4gDNyaYVoFv
y8eve2H+YDceaVi61XW9GhxGR9YOEUMDK5oBJ5xu2ZckGZufPfLL5gmSbYcH/sJhwLX0m7R4Dexl
CXew5N7Pxg85CtbPAmX/qyK0zzXi8y5GGJ/9w2q/y/bjQR03uZQymT8gE+IBZdDLJ41nPFqr+U8Y
rELenr/F9/nXClhZwpcpQGMHIePlZgAzVR4ugq2bHp8KpsIQwffPKaaNlEfNHDGiKFBQCAfv4+oP
GAZGlBKyI5cDtEfzR5v+NpQTl5FMhsOieojGbenRrtMJE3dqgWAooTKoxU8DK6qLIVV9RxZQj+0o
v+IKnF0DlqFjGUS/i/CuQweTwSrcnyiUoe22hEekAv7xQDDftRUjDKSf4R0xenZTDfmPTAT+iWXh
rIuYuzz6byV/Di33/ewbJmNHN8iXdmCKkXqmKllYHZKWfVp6CZWl10q5AQSSw7RAg3pHzg74eMMR
8i1Mo5t+pT2xwW6az+mP92i5V+l4YbiO5ZlvL9ylF7TUhwsIJ+K1m9oxCbRIpe/cqi0R7f9ermu/
Vh7DpcYMY87MHSaqom4RjrjGK02RZjICaTxGai7fRwTeGCI5TxLwlRX5DgTJ99GD6/UWCBIJpGDr
iXzbo7+86vrWpfgOtVz7M+6mRHg1jX0pgWHL7TGmTiCBixaMoM4/TmcrfnvnR5T707kQPkEbSDGi
/ROONjfEFW1sKWg+pc3B8vVoCGQMfVosbylsKuHYP27BSvZotSJbpWJPDPSzT3LclQ5tJzQDOkht
fLLsxHWx8ZIXsEFLZl80C2c6KlVtOq326aCrQWHxZSsTJjBMWSw0z4Fm8XGUqmmElTaTkUAhL8ty
1BBLq1Gth5UJFqhpX2mW/iyJt1l08eyfGN5iGSwSSScFULAI+7B3k3MvgEnhVzfikjj4IAVQd1Wv
BziQAURUJkcpRN2W8AW2IKx/tDWdEIcFepTYBnDwy0s3jqPk6gwoveCZeQ6XI+RxgaUVDgGQI6g8
iFCXfCgtp3JarafcZ8zkjPkY6AiX3I0X6lIwH9fZ1u+gh0UreqhOKYOLcshAbGnZXIYof/YikWgK
s45UnSuH5cKvekORjwawZfr6pCZdJLLIgeiNKab/0H7eIp/QLnGl1XFIgs4NL5HHqYQpgHRTPlw4
ACqUvX+YB6ArY+edET5NMCvlxu3am2wG27uTWjWv8v9bbs+WrS6jXFJcLVbgkuAxGvvXCIfld7nQ
RBFKrLcpVYqSQyiJuVx2HRG82RwdujiTyLFZEsM8DWaI2a4J7mUj0sIQvRBbwezhcL+lhUynwkC0
8e+0vMLCv+iV5Bdcv6+bvjclhdJCDnzvEs34Is7fK9TchnweHKVBB7bv7HqP5hXNLVmguKooEI2n
UmV+O2I6TNIaRr1Q3ZC1YzG3AkCY4+RoPc0GeRBMmvdg4Qgx1YK2mQRSBGbY6T/p1Hk3PNNrZ+OC
gSQUp3PSVTBUJgrjDLcHAsGSzibgBfiHb3vnRQ7BFZGG4FOL+hId6AL9vNTZqvf6dtR89XbSmYjW
h7TRDIDkQOdraK8BuSRbS2+/ZbeEKv+I0Up+E701lJmp93snsGC7ylYqaYlRKR2rbqtVhQPtvblX
MBLEZHvRXK65kZREN4R8OzX5ExOGpMpnRk5vHDLxoMYHwu9Rl2fZ+TauLFa+lGg/UpSOmfPDzQRQ
TZ27/Eu9me8w0XuvJOELgRvIp7vIBDf+r9dAKx2rldX06z1vv+WeP9NVG8IDCdFlSCz7Vg+5+AJr
mkGzJnD0pAcFoFdIQoHFa0/VMlGzbBUM52nT35U1ngi48UkjNEmKfU9ZbsTgrhJ3zFN5cRvz9yF2
p7mwxAjszT2wWdIhBwPT8p5vaMe3LmWZGvxVfSi2wYyNIYlvJTXDQv8r5g6Z5jG4D2FhAGmQivu6
eHyygWQHH8kMIhNNhmSjtj1f/Wjb82a86HFuodfSvOBlHIBsMy/+usKtuefgY3CoRlkeFTVloBM7
2sWOE6eSAZkYQhJ78q6idSsjLiajQe6AXOEGZnWzoybQt+DqwOhBZ51G8fDIemgITUq/o69nFJmx
0QOBQUWNQH00avypSgLCaW0Rb6oM/Cgsu5/1HYVRHFkQUMWt08YaZa/ySqTkKQLhnOwE6nM2As+V
l/uOkX2hP/PFRyjjaLDuWwcogs719gfDUyNjCY4jt4wK9tF7hBkMOM3sG8yDMq2QxF7aR0lc+eow
iC+9EN/kvLiueHTLXdW24fup/A2OM4UYN1wxpZtFZ6sS+FOqiGS0eleRkWxPcpyaDJiPggM0Di2q
t3AdkhooEaAmhEg5j6GjQBCuu+nxnQ4i0sgTjA58Buxfll/ENXbaWuXjl+WsYpoT/yKK/uu4nPCS
s9aY+FyAAh90nV8w1C6ZRLXyKzU1qWEkCDxWYoraw6QlzKqiHtFimxdpLMsBr4SXx3CDN1mISk6c
4FDDRph1dFkhgKOexqxfY6CgGssuu2IAn3OPByZMteLBEzWgHUXn8/VEh8ZR4see1MuB3Ywa570g
HdUbJPWjaGineMYOUUIOyhwL/XRev6cZ77hCk2uU8z/IFNIh5Tfwe12CJaxb08Pft8zF7pfAbdR4
MYT/F11ARYG45wWVKKbQu8Lvt1mhTy3J2f7U5J9DZG3otJYgbQAYuS5D8jo+RDQhEmyt+0SFCbUJ
8YXCI+bpYlaGGBzWK6L6WIoEOcb1GbVz7g+zzy+ocxnfQ5zRtKgiMJH8+lC6nC57vUV4tGPShLyh
KqR4g+BY+jX4O8G9NODZ/CwviMleBKhGI3HphW9sh/slA+NLCYms1kaLXZa4412pSQ+59BPHRT4z
PZCNu9KhZc8OF/u5D8IDUyhuUBP+pJMFn/ue3tWhV3pHKAyjFFVfkA0XrA6n9JbtW6lj39nIUN+0
QnPzUDEDlCzkN7uMAb10PndKUaOtlrThKZbD/w2rOwvD9oGqJhHUuwc6Gn5Vs3UfyMXNCgPY90Li
4prXLQp3LFELeZSs84T+nSDKovol81JnIV9Hzy3yt1qIBMV5kEEWzqerk036kV4CSlLsl7GUNuRU
Aq9GR8/0LNa39VyLMSKz9PSitNytWdwxuWNhs7a1MuTE+UhRPUylpJcm3KMT140beR0b80g7rydX
DknyWVnq6DL87iR0q5hbicymZOhQ+dYgxPr/MQmwELb4sgsAmn0HytXvjY1AZDhI88dKGgH6nTJH
EXC4NgMu7kKdmmo0VlJSfKhPPcV/lPqtcrr5Et1BenwvGtAVbX6IakfKvNFgDjZnR/0xoPmAxTAs
WEmUzavSliqJcBthpV5+DZK+0okSTpqaRidhYvwNatansQS5xBgURem6No7xqDaLzGejXl/Gp6Kv
h2MrhytVxSUq8xAF87MrDDly9I5h/7vqpgsKn5rfId/wyroYlcgd2AZ2POpvZw+NdW3lFl7xlcjy
LklRd8HjhMzvwPmOvXnntolcJqzJbVqMX7x4n/r8h7PcAwpChkyiUD9d3ZCryKd4ic8sk4xG/wM5
CQDe34+iMIRp/U3OZUGkuwCAS3eqqdzQEMVPJbWD2TeER7giqu+Saji4jVYkYGeDRzUT5j28HF3Y
EOi5siWRdVpsG7Y0AnZWF3E0UElWg/NBFG55DRy1B3SUvxnd8hw6wnzOa+zrnLMRfIWxBek4KdWP
fCxbHRNZPLam7R20lpQAG9+WPd8gWss7gIv16Gzm46LEzeeKx9HQOVZCq3CDPCQjWSAx7wSxoldY
p+21KUAlQK5gi1Yq2NNX8WBXqgjLej3PDxgv3UfceMPRdviGrYHiBx2ZwaWr7VEdjgxxK0EO9F/C
Ih+dqO8r+8i0Z6RFxT9S5wkOnmWzjtt0YtoDZi4nxZITRse2ftBy3eaudlGNHx6isTbxxXqmZFpP
mfBqtVoKObzNsy+n35Ub87ZqZtfoG4DLlgK5aMkxyEKnd07+2TYvXBsQOFU1UmRGN557alXt4mCk
IKK5sh5l3SSReiIOXYVac/ZOd+iNTo1KkPkHTizv5I+ZZQ7jAnk3USx28OTf8ZYc1BekWnHxmG2i
wZ4grcYpAY+WotTCsaFw/VF/dNKvrw7BMOvP0qDMATUucOLYaxRlCcAW+uDpE8v3yv7GkYU35yHM
3UPSb+rvl4gbUUWGiYV7TdXSqoC+ZAy7xcyXcnrJZsBcRfrvUmiz4g8oheEmS/Y1Lg914viFgXnk
lM1CXrDmv8pLFwL3/suIJQvwo7NHAnWsRLJI8q7p45NRiOK5oRadxE6ZINV87cRfFZckrb+7LKcM
GKElykKRxXP01Z9reKJlvsjIx5N5vxEJkYUK7tL8Xzou//7e/pYuzknKyFBjcvVZUviQYHz6quJl
Vxtz3tNvfa772G9PVyYGA9KpwJIdz1eeGPjiw9Blr4enbaNHCDnS+y1Av4GNDmODUFb3jxQd1nUU
k1pT34t2vhP5KKRlc4yOjgGtpNyW5vsKG2/mPEoVedUieLTSbWeJldnot1vNoyqN9SYoFIk/nv5g
hdbgvzR3joFCzxItxb0n4qLBE7FZ8qHhMNifCg9SWAA1p0dxzVTYyrSHyqudmmqmmweRf3NIvDWm
adMyxmfJm4ffjo5+io0rAluTqCVi+KdC5NkVEIgf27l6WIDrXBvyxALdoYPQ+IqH7OSYV2iWvP8E
BU8H4TseN+Zog7SQslDP/0kbu8M2y4aYOxYQwWrgPpvrfI45QTBWxY3bWkGPdasYiuTUJTRrvUb8
OlALzIv303cKk3aCalKy0R8QDk5XQSO6h/rfT+yK7ATYwcCGcmGiWkwgBlbmdcqCr+mrRdo6+bxq
xfGaZTMZqZh5Zzv8hz4ztzON0m+g5G0BhOuvwJoG0AkjjYjl1HqC8mPUQIW+qf2sDTKHYGw1D/C2
elyJ1T6ohpz9n7DVT+H6Jzy1STmR09hFo+Yn7kTnqCGcsnaDfL7jRIvTkQo34moJJu1hjgRa25k2
O8xZxS6b5cLUhQZu/rK2UpgnVcGJFUvZc+gjiUBS0VQcO8/tBMv9cLbjs2U06knDOibLvN2kXnYp
0tHNuCSmKyKIYrSdydSYazA5DJyFcmqe2vM/C2rk8DhaGkWVEuXjzCU9KCsH+cw6K1O2awGFqbb5
bMElCbNqttaBsFpHa0WN43lBmi3Q9qW6UBCc0+3xv9LsGiug/gdjHfxOS+wQMBVV7UGxusBuH8nJ
OzRwF8mdqqZfwkK8VgXL22MTx/MCEivGrYuDRfYyTmcSQBnSQE8yM3yKfHjCDxhTzQpGpGLpMa4v
nNis/7QxJP9xrL2xfCS5ZwfPx+QNkytrHCX7xaSdccvSg1lOI2kokpgTuwTwpOUh/Ld0Bm9S310b
9wCb9Bm6jgW9LntcZxDKNa8j1J2Q49KwGBL0mC33zlvQ9DtOWcK4fxKFuSZ901HX1a/DHg9uOoL5
vGltNXcOCP5pldkVbljm2CKOimne8Ro3i81wTn3JHyubkT7yZHUnJPBAhu07C/wOFA1df3YdT9Ez
trNIwXuWUjZ4K3El1BN2p5PheFQmho1COoyS0pdjsuA+SYnETcuP0SFOnwlvEHV/Lc51b55sYSAs
M+Uh+NG68mkf+EsOnltbxU8340ojbqAIwUOXu72+n6GVTEHB/udLDZXImddNWmujyCr89b5Wm6hP
q5hbxbiwMgUPCHtEE0Gx3tT8mfWqMgYPlVv24Lp1KdCstzzQqOktmrQrMrqyG7t+3iT/JoAxkpf5
S97DD9Og9H/tKYfRNSXVMm/SEKLwSoxiQ23cnCwNfNYOjKEbjynvIs76xvtTzsM2ArP0xEa27HnV
/jLFXwy3sVxy03s4cZsOL+/JZ8PKLoHAJIHtn9PEAn/mzxWO0i1rWPIV6PR3MAT1wNkKf/Zs0lnE
fuVzeTYOAvjx9PkTROStOHr4+IXuvx17gXC/HPzZeqiwUQGv2CcIDFye7G9K4kW5TwpmcK5DFqD+
4wL5YjbBQMDgScAf3ZCVprljAOpWnUiH6VwETEaRijYuvfDOPSlgG5blmf/ILHyfz1uwRScUzb9F
yLt/OCqYLvaLvuG/hpi3u6yYgUsvTtvRWlm/uIcsovhY9sASBdaKvG63neTF+TpBh3idYX8XU639
MurDF9u4rAw7ix/4TLQmB/JQDWelDcCYuSGHYKe/jDpZxXhfWR6fo2Z3vH/r6jCA8usuRj6upfAF
pL5rhz0VlAJLwmq5vokg51F01mWLrbTHemj3SH4jH68D+lUYqKlBBzPGWs5HnsmVziA+FrtHMK2z
HgWAkJR9BhhRb+A5DZOOvdJZyyQfkfwr/HHRFws7YyMdQTaEveLskhDLKUXdHsXNBr1eCh6h4Lww
ACipftB6+t6BsMHIcPLDH3sZrPkBh9V0/WCBkPgFVe7wwmyEPax1zPiG/3k94y3qW546vVoNL37C
weV+Bigfnl5oe5QQ46Oc/vlguKb6GyjWku4Rk/NM06A/cKMcoxXo7f4rTHPst9lEJjLqLqrbLFTa
fFklVxTd+1XxkBryFR7/uxkeDF7VhJjBGZXzCN3ggo3sNRoNy/avuXbch7E5qoLENHG0z1QFPHG2
vMh3OB4HoGMuh47M80rUsEiC3FuUNdBNRJ9Ca4E2l9vLHkkMJ99WBRINUN/4AZD0JpA/Eh/ClY6B
94Hf2jvDYV0WrYxGlr+rKlZnRvWAYWLBSFXrLMmXbnz7wX+jws3xv0Vg/Nw7oFZOajqQt0ShEUVv
P8sWOKR2NsR/ITsp8CD72mpJmmV9gGzICqSW1PzfEOQVZ0KHhQteavY6+eTlUHYH2dSdKNmK6YY8
zUe0yT3l9sMiBuwKypYBGxLSgqeI3dbGeGxgldO3PIZYn3gNGELgv0CSxzyZhcAQ6f7v+vXuwzwL
JJPju+y9Roj0jc8MllXx/UZy081WROFMKKcinZnTVvNrhHcNcfqHalLucjuiUcKs1JgaNczXM4o9
ll4l/pmNLfDDRY3CWqTS6Cj1YHZyNjGHi1SILJlUm/X6S7R/ZEf/yUTzn/+dRGs5XC1kgvMb64XW
dNXYSdqyBH0yxMpFjYs+D7MqlhJCvjpqNs25tBwZ+CP5cuaKuJ7ll1P9iQHq/XD+HEDnAaQzv69w
PYPpJCxFYCIEmSUAGGqQwEhcg7C/3pYbEmkt8T+eDUeIPHd5XoqLNYgqf+QxtU7gpMPNkcv3CW86
N4HWhdQKfy7n3YpyMA2WB2UYRsxgj8t1TG1bHPyf7GS8783Igjyoq6bFoaS9AYstgu2yQHE9+MER
ghluPFsWOWskzNFi/Ys0zQYbwFR9vo3XHigeO28HG5eJEuJiqtEPcGEoeuWCFfubf6bIILJ7Ii/3
JlkEOI92MDwQmulutrSWPHvzEsolPPX5NK9uMD1jYBAkYvquCKxuL/pYUc4lZsRWsGfDKC2XQp2a
q842ni2x0OojfnZtM9k0KySXmJUUpRYO9POpNs4yRa79zJQ2p7ABIZgdFwrrNq1Jxpbk3bIArrnl
6CI1zI8Yc6Vx5Jb9gSstWX5B2iK9de2NfIbRlh1hiz+FV65J+HQBAUHx+JRrWVRf+a5hNJiNgAae
/MVhmKWP4hMD3jwo5C564Pvhlt7YYKMmFeJDAsHbBj1Imhi2oQTOG3dWdNaWt6wcENs0IUhOh0FJ
nVTAesCzj43PhLG4XtlzFHiivbB/FTRCVXs2G1tpO83gdU4WBbnbSqD9FqI/4r/s2e8EUfU9SvOl
+peubWT6msJkWX5wo3t9eC1VOx0zAsTqO2j1cevfJd0DiYtmlIQNZ7vcoYCV3pfE3/Q4RZ0HLXk8
jbr7EqUaCFBG5Hw9dzN3TJJ/I8BS9DONYvyJOuEeRnv7hudg5ptwvS1FNmT5Dl5tjEw4dnMhluw5
He/mG94tAuoqTPBex8UnbKaL8KeUQZED84R9981FxC4FY03bzwjdnwXTtNmomw+9z7ttLZug6x/N
M8VisJreiKZBGAixqCAlXkT4t9KTW++66535qSOuICQjDKrdTvXn/iTYkqSYZYrEg7XEaQY4K63/
oDhj41aiFVhcnKSCvj7tJeW7ebzlZsIaouIDWBIHTGDYQ8rMioerANdcjs07LGF/CeJV7jGUG7v1
2BtJqosLLWMtd2k+ZSLVvOmok63No++PrnHilAr5GDzV0XMOlZ3lv3ugrBeO/z4Ca6Z3mI4Abguw
lgRHTivSN6zzJ5epravS8VffgNQSThQbqef3U6BqtqtSIVfOaaKuos/XDrJ/F7nblusFZset22/G
2mhIsVl0I61CmubCDDk5DnGBDO4Hb8srsmEGNkYpGupULjlMMyolwJJ7hxI5K6LYAh1olXnjjUby
UZwLBB/bmawQyXlWaplTAnwrjEpf4PhyXDm23neQeUKC+Xs5j83ro2sBDtKk65NUW5HM89lAbVH/
UW+Xh5nmp9dWlC2CjwfBEgNgRcX5QoRcMJ2PFvhvxVnGTWsBB0a7iwCcWIGFR3pl66YgtrIrLc9Y
vl2CVchCYwteiPI+OZOg9l19mEA9m5hgFypzVqi04Nhe2QZE0j465wQgMRM8UX34Lkyk9QYimFek
ad37XkRvbuiGvTgdImU0QW+t5tuGyZrUmTaF+bjn3Jp1gZnNBEP59Dh+kQ5cllTXZYQ7H9ujWyta
r4oKQZvdV0QpuxCQNncjarMwghQ1ulyKoePlDKvVpB+jqsctLuIG6XeJ+hCWLJguwsGZ7It3SHjZ
MucIfFA+Shc8OfO09YBOzJu/77iNqC9jHN81/N35zKFc+XVhVKaSpe+XpyhZ8qXxhn/2e4AnZ2PT
qZi8G6AlJh4anC22Z+jK8dEaLhY9+icTOrC1cVNLxCIUhItQB3zcErDk3NwNEj3Wt6eY1TZ3gLU9
iceBEbGnHEw9ktuMD7UAy+CH25VURKp+ZGLnRxjrmpipxK0lon7R6dVRbFdbwgNbuUhUg95QCBts
90BcpLizGHAaZkNdEoaJLiQ5lIM4N8+ijBIpk8V2Aq3Wm6OWiGSudiwHjOh9MIPDjbSioUGkCAGJ
Yp4zR13rbEYUoaRgLV4v6wITf6+5qZIDeu88A5xocWrQM5tBmJfHJG6fp3z7WKRDEsUtVxphjztc
EK1KYAl5mGKiOf5Puv3agr4usV1Wdc/7bcdAxTwTz+ohjafJvAhEzl9Tbpa1KJp/JCeSOEmoZ6D+
V3ylkrWUcNujsHN7txek1gz+VN3D+HkKg9kN9/4jN9QX1Snpty4YWb0Ve8VUnok5T5uQcn9hRsnf
TgnBn+Hyi1H66+j+nEdcJtwA0LQ/7Qtg9VFPUwbIGG1pukTf/iAZtEtrETxUrKRK8oPpvNTS6OQ2
Ah6TdNLvHIKdGMi9DD2j3ksv8hkVyY+TVRDLJSZ48IbIbjBNvoFmjL3tRSLxLZRCvOgXukTuxlYO
6K8D9O5YHxyzR+VWJVQSXtMnIlmhtTnBXUSENe3u5lNJG/KYApjeejdF6oZlYdsXsVmNQnSS4L/Y
LOiR4aO1yjviARzTOq2guwRUyR80cfBD+n+o5uVXTwPJ3dZrWT+VHM10WcLHO+I5fZCKEseM8Rbj
3ce1pTYblbugnQIpX+0GbSmbp0ECnjTHYMYGDwR9UTyzf9qKZNu5ZrWPtWE91BPPnB3ezym2VJw8
zSEx+yQ6g2KupEj2jyzZlEzF/AftdAda5X3hgVZL16gT8sZEObAeGgeUgarOIwi05u0MAEtiZ199
IwpQ95aMeiDx4v/qHQUlT36Ipwoea/+rV7hHEe87jL1Z/T81scCzzViHjAZM9Yl1dTeIImAzrVcN
DlXWbFvKhQsj7Zy71OVFauk88a5UIeHiHsjzCBSE0i1uUoWb7zqmfXloqNrWgr4sR9X3v5rZyrZd
HRIX1Xv+TxxtROG+iQOd73wC3SrbQrO/JeQyrf05s+5gMuo54Lq1k6T2P46LwIHgyosxKQ8Jwj6V
ER/sloQoo+kPwCZS4HXgyIVnlRw6XZYropLITWp4PAToAVtpHAIWD4nzT1RQ35adRV9MXMbUvhn8
N3PNYmhIrLuS30hrspI/tNhs+fInH+kpaN4Tpm2leQo97WK7UA2gRNxH3Hu3bYt3lAXlr9PsKP0J
ewTFXZ+WA9JWeghx5EUg7VzfQ/5txzpB+r2mZ49r7FMZ4hcJIVGNWe/jKVP0XUH33oT5j2uC86Z7
8aeePbXpdpQ2CHiYJF6p7xBurcT0OjRzkSJ7jXUqwNzhfpPZvalV9KsWEy6XS0CN0/QseRUcZSdM
Jt4F5K1ziSZbhuHj1ZIVdXwePyZjCog7epS5Gbk4VTGIJZV7iBuF4YygbJYVqN9Q+QW/3fVmaBoZ
WkAsZwzykkK8PwW+LGF3qY/wdph+yMJrHm1AsLw/C0l32oryQklxgQYmDZRhcywrbFzaNMwKIO6B
A85KEY2YavZEU4+X3/9aRFevxbXCTCcI2E+Grlbtji7iMwyRQCRAdmFn70qYwQ3xkp9zGyigQBKp
aygO83i8J9sEpEMnnH31ftGsZynfEup2nwj1B+5GFsP99Q2Vj8p8A9tvBOxPS9/WRSjIxWOh2jRL
pDSnTesvr9PArsgz6843YysLA1WcCs2+N4qktPplj+r1M0HK4IEYPel6Dp0Ns9AHqlsJ5evswsVk
93/wWD1qmPCqutzo0LY1of1y3w5pOxokeVltWEs/P1XKIwRVUEULBih9JDqLVfnM58pZmiCiMg9G
Cmr+6UASf4UgCP2a542kGrRGWBfXIhwVkXWc27+OdNSxit8aWB8w9HWFHxjZZSd+zwXAalhYLW6H
KM10sb/9aG/uktDnxK3f9UeQYf5OxChgNYfaP041xgLqBBbpwvDn5+VPhzzGwGIjmRqS+AAv3nQ1
mPp91XVqdTsZqZb5LrTMWxGNWv0LIeMyuZfaRNLMhX4VhpE61qkxzorDgFqCZS7Sbfc1NUdHdJZA
Rrf8Kb9xn+K2aAN73U16irR69NSBHfG4yvkc1k7FTQWAR8aZmBw+E2iMuRjhavQKCeP7/hcp100t
g61uDg6CEMNeuom1cK2KR6+wMCddSAhsmPh4GlZG+x3scBUMlvkwKU0/Xq69p2Zl9IS5hqO81Jpk
nYAXryVKj3FqZmwHWmyuQrhmPl+jlMm/Y+6QN75/+AlBHC6AFMu610UQZEAlIaIX83YhWCn+4ICy
TX9Y5uMXgCLlAaAPIiNIACulj5+bGqG2NrqIC6BjA09r4iyD9z0c0ivopqDpHVq1ds07ykw2FTKI
redkKXPopqfrmN2HPzku8RQY6GurquFraVGPmDzS4q+5yIUwbUo87GNTwmCsugczf1UQbJ9r+SZW
e6UBNiQZPv1eAzosWR0xHvDJmsx+ZUhcM2e+GJ8w2gGh0FGPVg4evEy3HMsNU9pZf7Y+OtOvnUpb
bA6bitoJZcqDRUJ7qqX4QDTwtOgRtoz+TyEENbeueeEijKk6nrphGud+5wKS8pwTyDOJshva7iAb
sJfdKcPfxsDbH8amEOzJVRlXW2aMOa8C39F1bw//aTf1ff/VcaFYOFhLU3L5E8/husWWRsoGYIXp
HtG/b+KRK9kWWljxI+X2s4AvXorcMxFI9ey+gLogR1sxxy+YKJJvwR9HG4GOK/tkqMTvk+03m//2
bOuLWcYzqzWjYzKTsAZw6shupVLGF7PD61zws6KEwV7rNREnrnOMzCm2Ghe3g53KhpfDsHfdJD7+
x7DKe7KMqYrsJC5jUkej8qImePv5l0dpLyXoeNdmrk2GHj2R9HzUABxdJuv2tWqBzF1sajktupjO
I0fXTHmTHODM5yMNJ+9I/pB11rzGMV6QkrFyWFYpFDZDP8WLIgIqKyzvz2M8n8ltZ0ZvP/wyTcJi
86+w2l+SKT2Mpm9b9Wta1htBq1PwE/MDyLbN8U6Gb01XxhCZrwLVsL1cAlbwcQWNCIHRzCQSW0vW
w/p02VRxF2mnMhFK2dPchk011l20+rZpcEYX1oa9GKTbfwMHd6ivIqRV2Ua3a1sxJBrYrC1awNcv
ZxwItfPY/ceqfqNYBz2dyh7f/P4/Yb0qHr4N7T6ZsjOEtlol3god2zQo37jPF445WJyDA6d14OuK
ko+8tMCG+xsczy9NABGRX9iaFi54cccokybDZ1Fk8G2Svzhp7cr3gkp0eTpwQ+FlGlLtH7Flc8rl
c0/c31ZvxjmZ6xeIJXBL3Xa5aDYMUrjwISdR2jFBjYskiWyNLsL0DyF97q0YrHUTOIBEp5drPCu+
eypFO6h28/h1bVMuy9VgmAWDyh/sC2UXbrF/qFNUmnjIFxeoSeHnKE0cYAC1qhH8ryjK6OkBYFeq
W34EZokT6ip2DAscoMqrhQvgLHXyxJONiGpfRJNjE1ylhX+qVIvjBeHvRCDjjKvIsGDl7ZP+SP/F
x3ZKcrkA9HoHct3YP3zXK+FyFxlBGd1vxdJvj3rVeXaHwuaTC1ob0Q9PBLmiiBmbjQC3xQ08GbLW
RE1CGcmcCHcnCI3TK6FR8Q8iC+q5s4Um5ZSqgwFTp+e6Xmd6lJuXTXarDFa0tA0qNtdbRh0ryQC1
dilz0u8xe6N0VN1OwYszyKbUs7zUKwFYAmkboGXIejlhNsqRH7NKiQq4YohpD4k6mKcoOvlXWV1j
Fg25Oi/IuTm9rTrDt3JE+zIZCvtDWS3ueZjpuqq2V0y4lnFiH/zOa2/cVAb71ynG+Ek2xRPYrau/
sVo0HVOdGpW387CcryHaUKstRGHXuZoJMyC7e1vNGd96Q3mwHMadw8JcGF7D79oOGPl4LX+kk/Xw
uVoHUnCyClGivFWeB7p098afG1mbcI31iCUspSpQ4S2TscAs8GORcujMA3ItFYI01amX5mNzI9O0
HunRsALJbL0TwH0+98w8zK0rvXKUABIIXKNWnVVvaIm7bTEHUGdAUIDeD+HcbBxgcNh1Rg4I9ZIL
xwFzAep2yYIZaaiGp3SydhMj4I0BgNtchVIBtIsIh6YM8P+zaWlF28YwNm7hOerusW1otnNKMgtp
M3TQR7wKLFOjVOdbHFmF8tIug7GK0erCZGoU+Q/0iCcNUf76e3YLtUG3c/PRPtD+WX+4OQBl6lW2
D/aQTlCE8PkOBqSXt3obTEo0erpv9CbbC2uuVfWuCx1tlWnoD8pOgMMYKum/z3XZ5xVrPIm9s6CA
aqtnVE0u43VGdcSEZG6pFnBAg2RdqbhwgU6y6VHCa2q09bUZmqOhKFGvB6fqhpfgblFzo22BtDa+
xsUzMMLubUenfWAW7wEK3ffl53DVSwTTzXCRasU2y+aBTsUDVlSiIHTxzsqz3Z+z5m8akXApCqv+
gPd/kNJy9Z2kkEXJ6rmRN97nrDw2h9JvpXrVvbIDC4at3+67omfO1oCKy13km9QjT0XXI587zL9u
wBE5amnuEOH4bi7KNkb/g8qg//NDa/WuoV//1kkufE/KgHyvxGmFHDfR4ZJtMd4GAbFeGSwuch7B
ezX34Hq9wtyZOYKgez0Ykh2DvHg/8yaMWAZz5rj/9T4v1g0GeMJv/xltI+3PVdpOm+gk37GgZEYV
6qmFpsXmHdD6YUJANtZtSskQFPQo3M+JwIaTUylPZmOpb2ErzYxLa0BS8PkCN0rkoou2Hpzmw7AP
eDAUuiK4+gRZzaYGhTNfW2Tx4GYdH6OynWZ/rhBSrDx3ebqVVk+fN3OoWGFSVB4gWnBflhx4PwMC
6/Pihqd057y1Rtit3GrawEUzeYy1Fd+7vK7TuK9rkJjsm1uXHE5RqwdkQCjd4Jg3HxkpvRCnw4ce
y/D/7ZfAu9Yfd0tulo6SQnORPzb/Kmamu9fH1k23/WWynQwfN7wfMRTrdXjFpg5HLNt3X8p/GvPN
0bEyJ0GN4vuYnvbZH+nwDNrj1jtY5Z8y7sSW9iF2/GRTVjrvYcwjMeTWBHNlq6pNQ3OwbXuUz7FA
+tPTMg5QgkEieBP1AhNDyR6TNWzBZCz3bZx0ygMUXra1OEkFAhnwNerK+t96OQHt13fhMWUjhA2W
hR7ZcS0TwmI0shmL8X7l9uFLIdmtauWH/eXGRz703A2H/mJrMngvCGkL1dbrzbvaOp14Bci4jI2Y
wKhiJlppIhGqTh/RzEKiAZXUReyxwCUA0Ocl5UJ4kT72olyKQET9c8Um9CPOv+/5uxj5oHFYpMc/
1raf6AR2vSF9UtgJLpHJzCVTtGcvPSxxISc3SZv7xeL4O9Ef8vMw7gckRL0kMDI+mzIDYCf796oh
eqD77nUfgGEq7akLYDro5esmhLie+XQSPH8ABoy4F/WUCjIeZ6Bw4tHD1zCIVCfDPkwYs//hC+by
2OQW50pv0meQxLQNgJH3MkostkK8c/zUMuBytUAtXmrKesxO8SBtiGmKHVisx5gG4oZ0edJbHgKT
vqMH5in8WNeNKHJDX2LbPkl9fM+wiEupiLLedqnMj/GyIlj9FfpEerZZTgN1m/S9MpPszZ4VU5RQ
6WGyDkmK2LsOtbG1Z4OeyVecAs5ImBFBWsHTTv0Adth0CpNeix7B50f04oDAYl2UanVFXuZbYvAd
dhld5ZQgzadawE+rUe+KcQDc4/uHIQJs/TkQMBfeNOJPpI95zA815ulxbrbQsAbl9Xit67ZOBRzd
sY+wn4L20FVuH95USGPkif950V8yCRjqPHYKt2OKGX5BRkHD39Lipbg46MIdAqFKvC3oMaznERVD
73YFkmtsSXLeXJBMNcz6N8ZQL0Uf5XfN01cQMbltrRyyqVLf2w0UDhC/coxopPDp5y2deY8efYOj
vDxNoPcjdr2TOSgFplp6+I5XTCCgtppcCe3W94yGK7wtoWKgcZ9S/RAHSnMq0yoywQi7ZghqTkFP
ZDSor9S5As6P7LtYXRsqksWdEi+UiPV6IkHJbHSSC9CFgiTACWoXN91w3Db6ddmrvaMsQyIarOyM
CWZP1sNnS8ZA1GMCSrkghU5MPGmli3rNqo+uyWQnDJMSkl0q9xcP4HTomQcu9T1C+//2s86GQHcM
4fNL1tBaxHVTczLK50LcSLju0frhFlJWb8P418P0kUkSaQhgRP5WW5mSjys9YOGdmxFLB6fUi39d
2VT2tW1wempR1McYRUzAv80Z5AalrqGKhX0vDmnsOyo5LBFJbR69dVZYGjCnvDMrPgGx37XVGxp+
U5JmsVeDA7AcTRkEDofpR83NqNC0EQJ2O4+bd/LucB7gia4eUmZe605ksN4dHjIB2RCPmIzZw61J
ohY/C8jk1xrXspXVO9rE6rUxQgoShxbKDRNCRoVHd51cldR5m2L/PxV+Rx8Z/4ALDihLKB9HZDZx
WzEQcrMdadzVnDOryK16WpVmm34dRPtGhJN2a4FcJqhpW8Q40DJUVVwMRhrNmqjBAlJopPjw2OTU
wEe57OlviytWPwoFO6tqbrHq9BfhGeZ7BL4+i4Flv3Moo2BLC07rJdbgQf0YejGQyBDNWgFXM62D
hIcdCbkKHGejNi8dUq+sbhOWZMgRxtxtjhY42clUOSJjUSfX/g7HFvSvbsm4NigQ4y4moXSuU9a3
QmlpaH1BJCyDzNku4VZysqpiIE35tu7HCWwhJWH/fKm5qvP81b08hPFIdlb8IF2vMxdSgnvhOjnm
DdRdzh8e7D6iYyoyx2c26DyA6fdxrDNUtpmaNIk+Az2TMTgTYdEiJrn4howKfB564pTD7lffsauV
MBfuyI098pY4f2g8O3EXN/aOPPHimzV3dfVn8LL9gzWSdxuVxuolxIuMtGBaBFiZBdaPEaVayar0
zk1xKGFVCHnP9hth2cuX7/tU97BMSl/LSfUWQIHJwQoTA88NF6Sw1fInK/SACTEEibJAmq1Id7Ci
h/PHn015Np6pGdPyzDfhnci6/u1cNDbVh48vvTcmmgkFmR1AoMA2/B0Hzuu8Q+X5g/6N5h8ivN08
mMHCppHRQRBiLu+LCE0dDw12m5hXdrz84teldc+nlZCq7U2CnbsJy1gRB5SjON8FWUqRFvsS3IMe
XrCNIiNrcmWHqVHM3orgtvZO3kugFrfNI/OFyihOkbfWUyA9HFC9ZDfCzrckN4K7Na+vj/3Emh11
J7oiXeqhVf5Lgw9AlHQJ38vu1mV2I4GNq/98s3DUe7Rhpjv5Hf1HHimV/AlNYEJG5h8MZTEosqSG
jnvp87KelAeW0JaoyKXZDLElCFCaWGKorSlRN+UVtsjArcDQtJckCoSzxv3n35ZUKqxlcGrP/coj
rHizHGOJ4D5Zgc3LQ6M53iviBQ8ovHeFCdZLhfsER/RytTfn4qxG6PxRM+nwRUzt7F7PwiZyzndo
d7c5HNhih3pVa+Tw3R2fEsDtVTFAY1QoCC6VSYSQicavpzF9/OBw987kyQHgxXrGt7RpxDfoBcZW
Y02T/kOQIkOaCh8HvIXgQe0KHOqbKT+deJPP9hC3AtLKQEni4fnKy19urJRdCSgvhRowJ5Dg0cL+
4EcJ9XE2F8pzMQSzcrSPSoHKgPU+Y1ukfuz2ZCizld3GYoTZ1eEGj9xS5Pv+gtcp+ecCbPWCfBbB
U6jSDAstVrtEcObP5KyZ6tQDD+TVug6DAm9g1HxrOnxXpqKa7XB2q67AgfFGxW8MVTAfC01efAaW
haj2Kn1q7BA4WqDDF4/hhexkkgoATGDZK1MVdA8o5cFZj7gPLWXfS+P97cKotT6NU6Cg9R826ONU
jma8/0N4R7RpDE8fAsVOILZHrwaV+YXhrb8NHJg7crLUb+1znZkOjhNJr37khhjiPj9bsJJgGN3b
uRdvb85U2CC0K4t3ScoVVwEqHILwTXGa8LwZF3OOCFWl44HndWZjUP74JIdKvUWqRtFmaSU3OvC2
kCHO0GA8Ms3YpcLhipf7NwmAEhxGfwKVDvG7Ry0ymK5uALbnQUA0Ob9yQYumplo/H4ztMZlUhDg2
cWOy3zgisG4bMtr8Oou7SD86D5lfptItY8cJ5xZxqRKcyJWE93Vw0zwv1R/faZELYD2U/Z9EdZLW
G4+AERz595fRAzHV3PkS/PIeXoQlM6AktZEDx7K2rTNBR+MMuCsIc87qD0/kYGYVSVNAdoBDg6s/
mx+atlVr4GpvmlaWQJ5HI6yiP/pLTKBrA/tsOlcgsm3h1u6OAq6fKjaDqFd9xDAvAMGmsloG3E2/
ga6i0NbYx6vUL+IV5YgUyf8YROn4IZLX/rbKTaoQwUnO3GzwP2bMBl9cgdDuxDPfHE4pNuaYOsEo
/UJxP8+6hdtpF3hkWra6oagUhn5iETSpA51My+xj2BEKdNeVfHja38k8f8JcL1fjfJ/qKv16uISR
ZxLYbGshcX8kSYP7DhhMczUBQMrbWnLLybwwjrT/KWgvAQlHFdkqeTtK4eO0OYf8LW3i90RmqZap
e3RbC4VBVap6RZCMJ8KYl4w76X4VEevUro2vNtwMTnxyf3jU54FEJRxseYU/3eFkGTWhr/wDSTtd
wqzYMULk1T1SSuT/67YpWmQQTQ5JN+ReAV4TUTmpypo9ZfmariEIwiy3Usrj51HFGK4gqkHqs2/1
ZECN1ySFXDM4QuRNVIvSELbbCcUCQWMSKCfFk/6gDiDUpenVhw3IQpeEIMBL7PJUVo4bLj2fhU1M
dJUVgEi9IduznQ0+7qUx5hsOWRBVKz64TGqcLLnc2hHK7B/axtXjOfwuIaHFEHsxdXGXRL9gJFVI
Uuhw6nsSocCKGa2bLaAiPqO4/FAWuvEBETrX13aCigaB8THfkyj6ga05yn9OJekheihTEdjwe/t2
eUpqk2aCoTKt/2V7E9B6Wh+tdU7XOFHL5Mu0nKPMqpIxEENoR8C9UARuhy2tf4KBVlfsKtZCe4kH
/3vQtCCkcmDEJ7DPADxEGELiiRpYT15i3KQ4sVcEM7CgPL6JNYobRmYIm/zGLJkIOh4V8NnBuLX1
F0DFiKZSEnCyoGLXO5CEZexTdUxC5Rgqv4QTPoLZqgG5R3Uv87ipx1I6bzFnlVSIjnMrCbf0R5NG
kkOK0BGOrzWqcDDcm/g7/vy/sq478GjQgPYZtoPdVZvnCrT8HQto+Y+10BecbU/SKRIF8JCtsZ2t
2URs21nzMOcaJ9Bg5VEG/7Kce9lA4Q3h5DmptYsNLdopjfCey/P++oiBHAMYEWW204Dg0RWNGjEy
ys9vJR35so3bNialBMidl4kTzmyoPCjprOoOXUNtGCnsLkhN6fup5cVCkMjlIFxKoX3r3S1udt4l
/cZv570TW6VlYovlTnmh6Ks/xB9Jmx8rc+NNMeWdgPTTUXUkdnyN3n5yJn2qQR4OGe7HOjeAfcwE
MsUZDTVyiy1sNBq6RAIhv8rxXBxsaaOdh1x4loJV5tHMthmpmpqKf3etQ2aQPWAZ848Hy2FFSyeU
Y6eVh0gcPLVLJxLqaVH2SUX9VBtGHcfoJRBChX4PC5uojAgB5W8jYQ8lZtKsrcc0gojiPEwnFRXC
GFls1TIasBLwQNYl7HTHTdNcyGkCfL7PbGuh8MdxTGjq851JkyYLNZLQGA+SzO1dvFWVM0T9fd+r
MY8yXGrg4i29XH4evbAIGv3XThZ1zvpxDKPwlM4dLBFlUObIUlWH1UwcUF0dSDDRhO8dL5MyClLD
hnT4jgu3fR8hNT8nK81yo12XjjggIN1hVRUmir+j8ry9hXBxidI6vG0G0RUPbzNpjchI9KjJZXR+
j2oU+WHoiNjPtZqmKLwMACxnynEaZXKDglcfqezdsgg+KvxcWBtoaiQA10+dLXTdF4hNjAyn1Mhh
6pqdWSsSBC4RigvgHikxsbUGCupNJZoe+SOVaqYgl1yd6OZlzzdxps5QAvkVnqqW91kJHdn74o27
kJoK06SKMwCHELaoRQ2VG0WBErPokfX3F1kxYJyAnAm58nbe8dcJP15q0Q576J92pwtbHz7KGNu7
ggdFe1azVEIc7ypKgi+SgImwgD6HRE/lZYh7awPXcclRAvLmuFrsx01V3yXhMu3ccSQWWG0ARyyF
S4w8YVNaXG0iYEyZi+m93TbORoMz+OJ9a2PNvcfsWpBG+R6+t3yNmOMqCqN9S3vK1mEMMJsPmKoN
RsSOA7T8eRUGs+yRhZp9J5+mWQbxNHAH/eOllXaRePBtQ0YT7WJq7Kpo0aed96n1QByQILvFUYvL
bDhZGn0XfWKgS7azG5pmmOG6MV0Kv8i7uZ1CV95C/Z0HWCYagXIWGVkQYaA48Zvowfzxa6DEKLfb
LGyCv9+gm7R3+D8a7ZmnubP0C4V5IArc7qf6Syt825PbwwTbJPSNfhG12HGe16wkTiX5+I9qxSJR
WgbLjTiXBaFi0yejqfT5xfyy1BHaA0bxeLctFCqUX5yznZ0vU1vvlw8HXgOUbqpMpP3p73gVNWy/
OmN/UG1izkP7K1k5E3D+FSWtHc9yKm5N9gCQAjUfRiVO1U5PftqHUBxiWQ2kDDyArranBv6cLBLm
XwG3zKcdiLh53FIzmwEEE6hIdk4xcLjPfQB2L/zPyRAACrEO3IBVs7yo+M+hQHXS4KWq5Eq4YVIJ
iLCd8gf+JlJlo8VEGpPaU93cL5T7BrQs48cFKgSePrbB/bYTKQMdx2DQ88BpnYaB3UL+jFZ8M+R0
06apuHOg4xvvTKbVgr7vjzZK3MSttx/hrrW65cGKi2jt15/BeZQMyXwN+VjcuWVa+WPtKmfgbLLl
FoIREsOatqNUc2whEHmjtzvKoFAzZhWcpGsS0uB2cuAZ16eXn1zerhQ2GDQFfNEJD2wQCVPeHIiM
BKDOz+BmhGZNS3N3oRE3DrnkwOCvM33ixiNO6ENd94b1heFXlBWtmLHantnDxCjaGzj5monPBKQd
wOV2tWnuFjIZnachEg6IjZDIJFqYQZH8oN27y96PqV/00WGDe7LrwDA+T81m+QSW3KcFGSbth5cd
D2UQe4tfaw6egWAIFIo3+q/ORIqNuuXI7ATMwUAcRDSgmg4/ggeJsbmuJ8kcJOp+09a9oHB9Pu2Z
8L/YX44tlvMEQoDaL0VKJ6rRX1b3EzVBS88cFXYQ2dt6i+hsqd0if6oy5XnP/TdzTfg/aF2FR78D
5FKEdAcqL4QwTF2DA05JMuiAiupqyLgRo89yxm78BqrTzdai3EcZwY1obngYDtIe36RZDnU5661G
cgxkRdOmctlOZrC+wupojd+AnrumsgkfljRGaFe0bXEEUL+wvjF8WZ+KA1Ds5RG3I5WPIAYoSWya
iVAZv3m6h0v9hWVZU6V/d/EazfQbi2ArMyORd2m/wwb3k0Y2+5KhCf8IQ6ebrmHHgSCHItoNiL/Z
gKfWPZ/jlfMv9uM9XgI0gteEp4wHQoU8wbStBR30jEDoezcCdjgfog60itm9CoQv/qO53fw3SPuD
G1+T33vWk6amEIvwu0LzAyiZKRIQDOauuulKIorZunMbGds64qVwt2ltcUIBlPMsQjcwvpCsrLdk
6Hy28EIm9dd++UKQ2UyeX02mk4GmxtFD7jp5hCqQwPuBxcQCIfDY8BvC2lrXmCfVy6qaai8kFEUP
+q/2b0GRKitGoyKys8aBC3n93qwo9/KXfQlR/e8YdXRMZFe+NjSIFLFeQsb567mOot4QEe0lQgvM
ihEjZJIbmmIE1NqAUJo+c+WWSEWSL+s5WdRzjerPw/sTZ3Us8jBmgErzbeIqmWeUK5wyxc4zQz9p
sR0MYpncVkX9C61p2qXqEbpgy5soDz7nOiCEgg3fvs86Vyj8H6TnvUt5SVkum1UHJW1HU87IRBhm
xeopUOPsgyMYJX5DYF3Qd3y8HOaxqTgCI5y+XkowL6DHSAWulilGkrqlo3OTc664pNcQbCbNWgzx
q5h66ZmV85SixEKT2nPjU1Q6Tlq4dFurrO8ULgjzPzxZR6C+GuQsEUjQ0riIOsCtAU/bW4jFuJGA
3/a5uO/4iIIf830Hzx4urZA7T8t2rPEADhpXl6xeKJz2nz4Yb/IP7hdvu8/HkvYkHhBYpZSRgr4P
OON1os+OZPJuX2liOZENumQj+ruZIgVvR9BPjm3ZxhAks37jRAOMo+sTTXjNx+BJ56E/y0krpPRO
8dxLL1kF3UmNy0+ghiquJnyYnXu/fj1rkUMbRge7YFHRHe6PKe+6gtYq2D5Ml860QmRBf1dMmqRV
44z+rTdH5PNaa2dpp9AY6gLNJpH4bw4uG3nJOA0kK/cea7k1/Msy+wTb616IjnqdRu9rrDoVXpqX
5PBhCKr1Bn86YqGYmpStgZaTCRMaCgN4vaDfA4WSstTe1w/1d0R59NdcPyWhQESDo9L6/mNDRQfv
JXB0jZGwOV9CdnR8YDzGu3CDo1VKmsn7IuPdkyxIuSPf/me/skIYErXzkYVVjbbtwQQ01Mo5JZ14
g/eAxIJtR07TMEBeAoN8qlmqKEYOmirGLUxF6w8PVNibP7yuBbOQxIwiNcJIjeTzUJVqxYlbNDCV
64/9WcQIcqcs3jUdmz0waP63bjOuQhAqpvdhN9XeqVwaTYsjOPlmsd3SEkY/v3pHpgbwXIQwKbC9
gvhRyxyNlJUMvF4p5CIlN2hAPmbYPLpBC1G64DckjOxmYlibREUICnn0hX9i7bkhlGN7dRe7DesU
BL0BkvlwdaoIUFpisVR80w575MPaLcKQ9ALdV76PGMd5nF8R0UQ1lZ0P1AQi0i/a4zCXYY2hVzqn
f0KzgBgBsLjYH7VnjYiHJaXjmZAh47C8sxhxXdLdzPVEZd6QDiSrsksd9vKnKdoqt9d+B8WeBrqC
KX/Kuf+86V2iCVVCLMtaXtU19CmV7aSybNFk7J3B0NDQj+HT+dghs1cEoQ1ENTotyADnUArJQDQz
av7qBfn6h22CS8hbk0WxDzuFNwKMQO2FIAdtze/iXUm1bOxx7IjP2YTFRveFIzKOSs35zKJuC2Ws
tvOHjzYeKtUWn8znhhL01Ygcch7sBmraBB7N+C5E5jdNEO6egyRD+Tfe2+qW3M1eumAER4DAEwsX
vAggtKPkYTSbbWqaD/5C0er4ExVLoj3fOAQ4IL+GbCdHIKV7p/T0/q8qwVLhUcO575sgsYxHbvnT
OR8wg7aLaOwa6Hc49HGthLY/ywYkx6yrxDKGKkJL7dd1MRSK91UBq5GUnM9a4b/SPxfEPNnJfb6s
v2jtQqm5Wi2Byyp7eYENU77GkUHjVCFeXe+gNCAC5jBWVkaUwsF/WE/2qaQ1Cayng34BUzaNiI7y
4bq0Do1Jji5LzilQXVUCyXmBmLeIHxJxqjpk0gxm1d+X6ZJ2qQ6DOqiIqRiYSgpdGnCepnbDdwc1
vPxrnA7cXGkNKGfoN/B673Umd1U9tUcLC0w2lC5mpRfNj79MVjyCYJ/5Mr2t8chCe/UjQClBqDgw
v6XP0DUGFEStt2MZO5E8vbCquJ6STfyo7HAmIa07zqABBjuW0fYQRxznhQZ+kaHqhyfIxbhWLsEJ
YBC0xj2s5lD3YgOkjI8z3xJfjcJXzJrO8yUGrCSsDnHuOq8/ncFz1dxcNutt7g18pdh9kN6kUrpS
Zl33h/lXf96J0ZfMIms9lbij0JKBI4pQ6AK15hgxoIhXebIrH+zRC+9ge4+Tgb5JgpI6npc5m9c9
n/kTH/k9bV9+/daPszekRdqNgOOgb4b/0Nvb8nqKZ/r8/Y2/re5B5Vgm+mLsOCCJAkwvgvY=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[9]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[14]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[9]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[11]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair60";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair61";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[9]_0\(0) <= \^freq_cnt_o_reg[9]_0\(0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
\cpll_cal_state2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[11]\,
      I1 => \freq_cnt_o_reg_n_0_[10]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^freq_cnt_o_reg[9]_0\(0),
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_0\(5)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_0\(4)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \freq_cnt_o_reg_n_0_[11]\,
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \^freq_cnt_o_reg[9]_0\(0),
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_1\(2)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_1\(1)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_1\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[3]\,
      I1 => \freq_cnt_o_reg_n_0_[2]\,
      O => \freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_1\(7)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[12]\,
      I1 => \freq_cnt_o_reg_n_0_[13]\,
      O => \freq_cnt_o_reg[14]_1\(6)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \freq_cnt_o_reg_n_0_[11]\,
      O => \freq_cnt_o_reg[14]_1\(5)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \^freq_cnt_o_reg[9]_0\(0),
      O => \freq_cnt_o_reg[14]_1\(4)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_1\(3)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_31
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  port (
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair99";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair107";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair97";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_4
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_5
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_6
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_7
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_8
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_9
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_10
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_11
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_12
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_13
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_14
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_out_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_15
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_16
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_17
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_18
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_inv_synchronizer_20
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_21
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(11),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(17),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(6),
      I1 => sm_reset_rx_cdr_to_ctr_reg(3),
      I2 => sm_reset_rx_cdr_to_ctr_reg(10),
      I3 => sm_reset_rx_cdr_to_ctr_reg(8),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(1),
      I2 => sm_reset_rx_cdr_to_ctr_reg(2),
      I3 => sm_reset_rx_cdr_to_ctr_reg(0),
      I4 => sm_reset_rx_cdr_to_ctr_reg(18),
      I5 => sm_reset_rx_cdr_to_ctr_reg(19),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(14),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(13),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(4),
      I3 => sm_reset_rx_pll_timer_ctr_reg(5),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF7FFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(3),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(4),
      I3 => sm_reset_tx_pll_timer_ctr_reg(5),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_int_reg : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cpllpd_int_reg_0 : out STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg_1 : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    i_in_meta_reg_2 : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      cpllpd_int_reg => cpllpd_int_reg,
      cpllpd_int_reg_0 => cpllpd_int_reg_0,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      i_in_meta_reg_1(2 downto 0) => i_in_meta_reg_1(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => i_in_meta_reg_2(6 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 57232)
`protect data_block
oYjQrejy/plCi7J+8Yn9O62uWLKs3Qr6Yp0DiulYjvMZxu9S5JBsGz7Cc4agpgWY7qDO/toM1w1j
NE6Iez/nCi73ktPYoVZEdjauq8JLpjtSrNyd7kKVaIx+sm7Kwv7DVu6o+BtWk0xcDNObJDut0w+N
Ga1C61KyVWzflUpAhoI0A7GsWYQpIpKv2vhL7ioB0CSxtlK1E6yyNxNMUCppJ5glirfZ/63abj91
l+rG1NXp0yL7NGP4/8ue8X0KxTn+yGO7CyC6e4LnGCuWFfTwSt2/bG+yXpZuzYSJUfXIm2kB59cH
7sYeCTVMhpir0rjGhE6i9oCkSPjdajh2zP9gJW0YTCo4dgc5LTZRuvNzyZ9FAWi7NaV5sxU46pgH
zRlLTYueERbfUEKyJX5zJw51e3Fv9bwTwtxIVpniyGmKMQhobB7pzeg5I6vnFEzBEcZCTJ7seTiI
0sIOk351x9p9XzC0jB16pWtQLNfvZK5LeCr1TJbgi4HrBHxz8ctwPiqNW+ARmVfn1dDJFNt9YX0A
OSPvq3drPfJQ1dkQmzlxZBQA1PO8KlzFfhUXeYCqHvKAT4XqUfx+ZNRkLYq5UUmg5d7zwH/yAg7d
Co1Aq5ctOxJXtvliVxilFgEIzXWn0p7lBjVJ97dAIh1GL/MERGaOyp3evMzCHLx3iTFjablLjmcd
Jac4oS4sNRY+BQp3ZOIdjdIEZsr2uXBfgTFpy9xNilUuThtXFDMVaEFEDR2f2wnkIzLlPFP2Mz4o
ZcsIAttG3+Y5XJayi9OP0tyeK7hQJ6gH5EMvmjVhJ3DbXI96QRJgNNV8o4C3+fgI+PRgkL2MGiFk
cs+pzAnM7ORDebC5HcCYHprZbF/UkQUBGUOgTSDU/baKWrGA4JYE2RHN7jVC7VPiQom7YS9JrueN
VVCVGIvsYizXyhgO9MoQZea+Yr1j3olm2BBilAYlc37OpptVmR2chbKoNcsXTpXHjbHgBes8i4mD
yFTo52zD1AajXXaH6oJcQPv8H5j1IyEUhin69Jk1CahOmVZDNBZyzsUYIY/Zs6ZSBRuJ3WfMvKxU
TpVk6TRBlmXVLWK5g1J/PHspSUsLGdsW4CFOUnVnh+BbBZDvUyS3YkuvwtG4wnrK3rlbwaiyXT0V
haw6XfDzMH+9vGrPP2VECzapJvW95G7r3fHCHoc+PWxKA5yAK0NRud0z3BS2+zcwGW6t7jqqfDCG
MHrr1QIr5OsXx9ZZ5BgRkXnxVvLKn0NNQ/5/RFlrL2N6eBCkegzm/W51M1xLVdY4adUNl/1Kh6+Z
EC4wpS+2P7chOUtkDOZNsH3QEfNB5b15OHi8QhnTY+UnJY3i27ofFwEg1K3yCqEy5XgYPIae4l4c
ligupAVbEGRz5pJeM56NNib+ssRQi1C6eOM/M1TPCfsEgaQH4GgvSZMwYV/QmNKXeMT87p+rcHqG
Q1J34QTcC0R/jXEnkuFMX8m62KeHwM6FtnZ4yeQRcjcAvBtBzlCMSnh2yTuMls7ItGbQf4pLMNow
sMs133iDIV8RbGJ+wiVl6NWvj5LjZyWbA0riv5ea65YU4kP2P0w3lq/OibITRaRTddvrwRH5GyWq
fnhf8VwjLf0z4CpxYUwy73SbxIZUSew4FVtcTqsy0MVG1ZdDe2LZJBhCyB/7OKRKuagrA/TOyhPr
jenJwvJuKrF3kPr+hJQE1+XR1K7v0HBvnc7Q+P4pQsXd81q6J7Bsk7vDComprWzW4ZefMZQfMSKL
lSh4B65vRf3E0Kdn6OXHKrr5kZV7KpqBhZmUawoggI0xf1L7VBruWNc7NURLpkS4lFOGsDni+9rU
fQlr6FWrYEwtamzD/ROnZZkYLjs1Y84GV2l1MVfFc2RobA6z8r5Ip86XvKaVt2HIPjNqf105tWOK
vFYcMhBE6ypQpQisexzzD9BdsEjBodMCgFeg63bhJtTz9zlBMAxhW+NEmgfaEyeFcZxcbayJn9m3
VL7MasZ+Ma+nIRRBboTi03e6A2PYaZdfOm7nWsLx2kRK6/IKtoDrtddVdIJQz5YKxuqmUqO0pgct
MYyCixG/T1H5rUD1/aUm4lfPuVjSOutG8/M4d7UazEz6Mnwh8fw2XYh5XZPRh6k0ky3WYdnEVhHa
VQ9xxmg48BFvDCLUGSqtHjVqQ43iE45oSE0FsxswpboMpXsBwXnGeOCN1F0TBAMyur5/KtgtJN3X
MgyTBQ/oIfmO1P9jqJgz3XiqxPiK6pq79QpeP39J/JCB7mU57HALLcBLzSE0b1JQjcpcaK4HPEHj
kKfK9dzM0C3lE7HAFYNqged/15f7qyt+fkOtaaaKKEuhaJMti5mqsRVZJ+dE/RWyQaniZTjz6nL+
QDlO5ON1AF4dXQIS861eyybByIUmEedxHUaRmJaBd3fOePkUltGhdM+ROpYmk5PgwWRPxMQa0dk0
MwuaYyeG0fT6013pGQOW9VJBT0MMf6+XUmz29SwG2KPE+MBAYOC/iL42YOirhTCFgkjjvyFJyuUb
zszxw2B4kWezve/dDxxpTgNv+oxZV+6BioTIAmLpRdbua/eWMm0ZvwHeQ7hH0t0m11lAOQ17wklM
/mbztauT0biXl6zTfOsv29enw2S6PwP3kcJ09nhiFOTHUEl6X/n3J8w6aVP3FaQbjs1c3NzhYf9M
hay4J9gpfN+8PBXw1F2J4yJf2ZilASWE8uozHl/QnO/fgGIx7+VtiPiBVzu20fsy/ItrOmwYjRVA
lXVcNCAewXzoXHAllzOpRnWjs2fvq4sbtMEAvoZHU+Ddce+PSJDhYTzqExVQVxYbc5BjyT+159gJ
pJ8LCC9KQrsKR7bQCfeOFLdTlldbyrNGp2UL4zTuGr+BhiJjU9qHXxheH4GfG/GXJTmP7lEqRXQc
rA6Qor3HIS5aXTfWdQQMgkXQfm83EDwkwQDMUbesBByxuynUKHeFc6MiGA/O5+hpEBcRFcY7ryL1
XVV2vn21MihyKlZWh7v/1jV1hYWNhotX+QscqpbiadZIVgMGFxaO1LLnnjYZMFhJzoVcFp4arIzJ
4Yg6RWgE8iVGzDxdX3F6TZh2Sr2Rj05Nr/nzixNoGiwmIsvLDKiT15Xggf9d7TANl9gwerCbt8M5
NrNVcbFKDbu2OHsDhxDaAyBiJbnVK5PqUx91W9P0pVES9ScGBEkmKuyyce49C06oWXmxMipnuCt1
EHnYZkb1VD2dUNcarXxMZMRRopXl0nizhz3MZ45wXE6zjOsS3kCl1qRZcrS/9MhWhiVZ68VSDFyp
nR1LOITYgbajORO8kFKiUm0AUx+DKZj6yYvWWMoN+69tPHu2RqgZ84ZGFxplm+xgQJvUcozumub7
Fna3/rTUz8AM1Dj2oqmIzHoZpZrpWPs0a9RhH0ubjTcsEvMlenKCxOG3MSi8F5T+KL7ytpO6DS5W
yOztEw4xUi0PGnwjhyOgtsK+YoEI49KxwF8xf7erTxk4l2Mn2TfO//9P3Y3WZyRkh9kxGWoSltWa
it82Xf7kiPttsIOyoEeEQzZUcVabgpDBLm8+dj2OFCJ0wXXE5kJLFXWMdmFlBeqGNqVWtKuAhqXr
CKMyTeikDoY4LRPgrQMH0X1SoVWz5B7p0ZbCwjr4TpS07Ji3LQxsbDA3TTKYS7b+/vIqRBNKAkeB
bGRgr1Xyl97X57m5WV1u47PEsVbCweUabMvF+LCEAKMcadAflZUOT8lfUnfNTH3nTqVlU4ZSksnV
2V+qZpiOBXvRvgVGzQ8omMRhnFM7vt+Ialurylh6k/jVt5OsmJNOe/tg2pEqoa1ttn94gwkE/IEW
CGvo4scZfDdOj7+hdj/fIXvXXJG3biVuVDbZWIldW6abPheIbh1s6ZGlfLnO5wTeTs2C+WMxjpiy
y1R+tzZ6gUM6GIIYdE+OMiAXB7zL1gFcqT0T5LUPjpJNSBCI1xQqIB6X5a2eFU1iBbcbfrIMQeid
NLSEegR4wMYVzfx39HqwnQIJ0ArA5FPS183z2Qv9H4g3lWH7iPi177xKLTylWFW8MZDdfg8prRqv
T+98bhmT2ZoxiHdbxhDvniHlox6vHNEnnIkv+s0yPBYUMZiT2gSEQQXNO5WlphzoA1JEK/M5AzBZ
KlZlvClbH92cIFFsuCz0i+CWFmh8rdzXnJBHrWrD3a+nYkD4KJ3o3oxfuoApJqeZv50uhoJEBXb/
ROFQt9Eb/gLT7nDRE6nm4ArmQMOiFktr9j+Rv+/qrxJwW7DCxcGg6JlE29Wpt7GTS6scejy1Ro+C
kBL5k9CEJ8JG97kHiBRzRXszH9SKAIc/RFWWZfZvt4u0dvL7Eq/XGL739jyhIhnhzCYbZ8y58Y7l
Ce+qV2HjViN4vDOr2wM4E8bEwnN2hOy0LCY/EtPTrVw/nxt66K+lF/xzRXaMbVFtAyj331+NC0l3
NymUOIPL6kam/gwJer4k+W5zW4eE3FCHCgU4ulvU/YQKgvKwmVjvDD3aF//Hvv2ZMM4Ii++bovUj
ksj2Niei62yO/W/IqVJQE9FlAY3Xk4156LTxxy9g9Ch8QQ74HPxTuJyRzqxbA4tRdaMYxTjQIPZM
Fiuz3Lg3QzlVl0itkTpnWM0DPUmst34iVPwi0MECDMPU+EpBViESz0z3KVkQw81D9dGbkvKa8r5r
c4tkpgyhG4SetwNZCPXzK+VIVc8EnC/4BaZ2uBh3g6OnPVW4reQWVlFBulS8wEuMgBOWYInh/3p8
fi8+BYzfMsvvwFGTIi6DW2QOg1ox644z+Je0AFpVyRHaK6ZQ1VHixMOcWQrtig1qtS8lZCWyH9Gp
V4W2DanJLVe5eSSBNFbc3usw3iKVbqZyRHI3pfh3EVxDKUBeXyM3OyCfZ3Jp35/g9i5eOnq5dyrt
WG93x94lew2eOSeRckw5ifAsYODLCSF4KKEXpC8v4Wkl9JoUuO38ruisJmaZAZRWc/Ftr8d168AP
5q01Ni0KbKn+ZVZQLv6WHgjuPQUQJ0GBYXutfY6t7m9fVSguQwDWzDELW07K+vr7VPihOMCRgUao
D48dqkiqg4nJLW5UGnIDsmvfmiRS7cpgurr8oJnIIoRXPa2qbJZ38GdBS7ccNH9LL+WExOSjAOOh
1//Pff8wUFcHbEtvgfzRhC0UdRuC/Ji2iWJd94rC7F+U5ttnaQig+UuU7lYzcOPBYRXWNxQbI/3A
Zc9psDjBT/4HE2j9NTF7zNqU3ZU2C+lFchz+TglkQ4zZx6bnzsXB+D+z1fHtOcsIHtgJWz0Nwa3M
tOSfoyblEfllYTBpVgtQe5NpKj9DaDyyQdr+Owta0/b+PqZ4Te2CdDx75nqbrFHwSVOOPmtHAXfj
XP6FaMr/GNHsFKUoVFzWkCRpRxpE/a0M/uAyhgQ7b+Kth974K43zebI/GvjdBf76B6RqOqBl7Wzo
ycT4Wz92lAsNv8Ds4dqicJQygtJkcHoSuoSpXvi6Vbd87NkyZTEbyDHMhsZyPNDsYj1IjHbt402u
D8q2Kz5WuMm6Y4uzEWtZE6iBKJReJnEysQ/9cVtz5+FSIOhXc6TM2QnaXBIusvIYnCuLcFtVsguO
7Abi0gkW6XKVyxj2x9GMrodzK9gOK/ygR+dGd3CXRHEozhG7OFK2rBosoI61EUzqUN5IE8yZNfi7
c49LIfKgaTKQK7bCk03nVYW1J84o56veQHczruvez3AYIKLyX9s36Z9GzzG438RDgYHBZw6NcFYR
cWuuLCWOfCpJhgqNXYs9BpUUwcsLvvVm3gwa3vWXih0/BpB4fRe7sjj/QoESNOXGXljnYuSeSu9k
s2prWhkLZbfXaSi26OHpKMhUEk3S7yUjcN3rmYVTW6wlPf1yvDBki4f/VJ3S6W36ZuqPl/9RMH6i
FJW85D1woFHmv8JOqJY1iiDoRp1oOwSCzirXpWMwHlx5pUK0ivHy1msMDx35hla4MqjR+SMFgdwj
xctrxGqBTpyV8cnK7lQCzyEsfDm1NHVhvSpw1F5JVjvGt7BaYXQePHwgOrXDGU7/A1oH0N7nc3gS
6otFTQujCK1YkL4FQ0/QfcdnkOlGCr0Jeu1i0xPT2EIJi7g3YVDtUzaAqw1TDRYSry8vSFBjSJMd
sMKCvzEQ4GW3dqkiX1vcXH3boL6LK2dH0iONJ5xPnxMqavQKSshStBbNMaZZSIDKlaUtmTM/6Ntp
LpemEFMxAiXKcCMHxp54StiJnEkxVzta0T6JORVHrqYlssajKpaBjOZPEG1JuifRfbmUt8//mOOw
r0iM/Tmalyv4HE03uitPd4Mexa1b+OOSazGX7IXqsB5SngLFgbCCKl6s0XVXrpecDaqiDP8lXWvE
CPOaHSk+qC5Cm1MF1+bW385ajCZFWsTW96rcRTL0gNiPO5N+Pt0DxIqbMCfuyEhTRaoLil/mygiW
E3M7C670E1NePZe6SpZIaJl/TSWPnFuecwXcxVO1bt97mM9d1g0EtHrtfPZJmgVqrTWXZ7g0yowi
QcqUW2sqCaAzDmW46YH7Ua2X4Q4HZ9FS8bBrS6oa7t1oVWdyjiG8Ej6Aff0JU0KsviER/FF+/sO7
DXLi0oq7/VhtHdzoXHmWBJ7xXaQMe+eU4x6cACN7g+Pf4U85YfZIKV6gE5rEjxc21xiNYJkkq3yW
LKJLhbit5lFCt+v7MAKyxIsBmtDZMqqigX5vNXQSnX21obHgbsoTKsxp1qvQWUiUZ7OuVzk6AQqE
oLdY4w06mDVN9xrhxwZ7UXLafxle8Mj5yV3pCAipUlpOwnHexfdMsbJxI0a89tp2XPgUjoY82fM+
pjPWU8fCL6mz4Bea6tprM5jrs6HLhoE2RU3THqFcarrft4xZilWrVFAwtGiswrB7qLXvozt/I8FW
gS9NiZehushUJOiOa88XAizHKUhxlIu062oj/hqyGmknKyQteVITEbTDh0QF2d5BO41LSSZsofI3
mTWaglBOCwMhw/aMduvh1g4dH0VSHNba0SCB1iC6dFsldsOUpzh5efznforsA9y8w+8ZRaksDMRC
brpiIQLqkjjaZBC05ERCWrqmbOI8CZ97qW0keFvUI2UQQXUxUn88oCNK2TeDQu7612O0vj0pJFyo
IWQkUIFmeADlXqNY9VgymYV1ziikqjubtr9ShnHqtB4mk/D6rKf5kjZG1UMtoEsS2CJ7QtrebtAP
w/eCIRWHShgWySeZLJmW8JCvHUMBlNnRlmiJ8vQ4l7nnOxjMa1myhVxaBSLQDTwZPxHlVLwlrcw8
LLPqkSij4EzQ4E9D2vwtd9TpFcoFJfbnndnEvuy1vb6sFONUn9N8QvaxrqxBZcSG50ZlCx5qCZ/G
hngMy/DL+6TJiIvAvH2fN9K5s9nCt7jtjKOpodHcxYJ2MD7pEu0xYFgIiuB/4TW7n1qWkpuzrezh
/QqURs71P/TrInswB3nAI0MmElQkpPZPOx31Xa19redtNdnbTsLCHhqJQ97g3CnWYCDSzXiqQORu
4IMF2ES6Unmjrux4eQa0OlPeSA5y92aO4FkwLYW0Sn2aeGuHw/OexKE/l8KuAvFM3DQMKRm7dQlg
NBdDubktZaIh0XW7S75cFUVmpaYa4yVu2l7459QKypEjbApfOj4Vb9zQGsiKo1xjKCaqiPh2TG2F
WraLOhogQOdGmeNCGrH+bXTQ1RckiJZfbD5ve+bKdXTjO9RQijGkB1wgK86QhrC5j5kMGFCbmU/3
ziO2vNPntf47iBvQN7hkRNHMmlojEUh3k+aePIKHy+/x9UVyUudCACoTvt4ABvbyckxhKogWv6lZ
pFR0CtQ1nTXbcwvexA33U9Cu+Jn3fFi5W3KzDDSYk3s2cjRtZqz7Gt1gnkW65vFlrPWwVLomM0C+
3rdnKKKWGNVEoDDsJVjBaZo9w+kixiCMPMlE876TnnlLlRFlLmlMewKL1y6NuleJjIUOfRDfOjQy
fe5eyiDfrNG/6tiLy/pK2VYzf3bNv6seVJ2E5KYGW2bUjWrYsEEXRvLggF6xHlUMi0176PT+jhfJ
KPGTREt8zgW7aREdgmWJnTsQB+QYYSrERScB3rBZd5aREsQ+GAsDO+ZdSOVFeGivlqxbNkEs4/QF
w3PeG7n4p1wgMEo3emHH43mKEwupJKByBTPnX157h3Fx5TLubk1efr0woM6H3ivGH1PVolcEZLdF
EPi6r1ViaIrHr56dxABE0CgmnQgLM7xkJHPrImermUOPUoo9bd9RGDwrqY6ikLEmtzC1/CUvaVCb
XkH2U0LCKQfCUDXf/0fJ6CG/aolusn8briS2I2fTsKEFjfStVRX5hdJP22GoKzgl4MNG3QIu+0IT
h/HAeg0XtBoOyFClY5liI4PzOPA/GDl/cFPuMRhORxDUBaOHm/8cyUYprGE4XiE7A0oWKeObyBLP
YBIjyIx7fHaZxaJce3lLkc8l1+Db5tJ0ZhxKopfZTU4z9pjsgKGCUjSZiFMFWMzPou6evKmV9Pd9
MWP5APPf3McIBghVh7kVob2i3dRY60TXdL1VS30/N0NrVxDMxTQTrHJDlJlQzrwEmMOWVGQrQ1Ox
IcH8wkCqnjaNRPoUtrO3BErx02D7oc797ib4RsMBtP4z1S97FsIBTTNfpZVqwaAnJhwufk4MuxCS
HDITZtPxCFIy8M7W+5IW1H5FJnuC0CfJ3uwEdyNx7UUoJjHHfEd7XVobQ7+dYcW1VNtZ8qSmINe4
DU/vfzhge7UC45fUf5CDoO+8T7dDGzH/ouIYATthkca6cImQMrcGlh4oCllhrIRmfv6CBBCstYIE
gkqq4+wxilzQ0tBTPmO3WVpuPUyqv01YviP9s6b5rH1HIwTl2hAKRQff5I/pVUQev4GIescZXKb7
8VeX0GLXzgFNWBBDXBxCetUk09OAnLI95HR9SpbkWGyHWRZ+BTx8L1tdlLlP2HD40XTfR5ynl414
ixUg1pAsV0YJRpeTQ9KnyG6jEqdV7NZLzHjGHFxdbPVXwDI1GC6jdadnozJVRLcpHTscFiP9UmrA
UwuM+Vi/mlUlq+KRUl7+HBsrhjzPOosbduMxoMf9AO2121of24Q9WNTU7Iwz8EsjNSZTQoLZ5N4a
GHhc4vOLZy/wPjmwRrROVoUwuyYyvrTyDh9bIQBJwQmw1t4APOV7+oOVRYL4r0ZYtpSl6nuAbY/s
/QQlqALRdV+4+zaZ2JxiiE1EaQWhrOZrkMhM2hYj/UPwJDVbVRKraLLbEGRlCDbO/h5jF68V1aNd
a6gto+bw9rwCEfVFed3EhnSej1PiC3RCIXb712YtadlMAjSnfgZ1jsA21SpNXKwLV39uAKZocbZR
OsQzeO+4knhM1BHOrjuhAgauzmexcjOIO6JTShc3DvBUFmqfWTboIeHWLTs8MzmTZ1b0uix7CLut
bPd84LuvyhMHMjovc9YL6wYRgEtBLrWbfxhBvfvAKEJr3SbrwhDpnH0sZmxZH2uo3anc+77J+a6F
mq0+hHFgMYCiaS2fwAPGxCPGQOg/A40BGyP+S5atKvYrJc2nKpn+kzMhCFFQgOPRsWpDC7RfTRXJ
WfkOYAAFnUUvRZkfPJbChuY4+yPxrloXN4jqVq4DvlcYSitMA+PApSt/66OBHs6J39TJLZ0jIHmc
518sKcGR8tE2nEQtjmkSoRLrgd3QKBokDl0q+9AbgpwZWWCZ3ygM8eJ86tWwZt+wQf6t61DVgqsW
6f8o16Hgl1nfA1r6VLVuw3KFMZ6VXXg8RrescRfvOFEjSODbuXjBZ4o1hQq5hmPRellE/c1yjyDq
0K73mTrCqU5ohVh83UkxOSrug05dweBHS2js06RtwFimPYLqJtQxg/r4xp7i76+PQRJ09zXbE161
W9TgXOQW+3SFjHUcU24yp3eJnXMLckHQVautBU9vK2LE59VWzYzNjPfdpdEDbQZEKoQEX+NF1SDs
DWQRDW0Z7v+waLcVHjDNHNdClabki5wE6JFp5QVXx/r1zxOje9b98zLznkwratq8FOxwguS4DSQg
ok33aZmX5G6F5d+PLR1GyJ66vEtdbbWRKhmlls6k2PM46zwzCI0OFywuuMXBKc/3D6NT1jJs2vnh
oWie0MrFpbNAyIEYE8s5+KdfoLU5CwAHPIxC32lrCqgRmmDXV7bcArfkHQqpOpSTg1T4dH/o1WH8
tPG1IhSFLSMvT4lJh548xES3pJqW1Sdv4u7BM0sC5XsBu/Yeq2VmpLpHJvA4H1Q4bq7XADztaFTs
H7U7/kIPh1DN5HmfWbl3oF5oU7wmGSk78eDfDTAOZdOeLcKcKbWDerzD07YB5rdsl/xDjcfnE2Zg
eXIfFTRCdT4TVQfz2m+s97G0jDrK9MtumpL5yYlo/AKQd4AW0pC1GHqQwIA7Sq7XGe3Z2be+tdsF
pltJ6tdg0+q9WVZ7SUxYwGs21lKNpFrurC5fzFM8ZBA5ohFtzkbZTdXNZP79ZArgTHvcdXLBHmwu
o/qRkhwO7ZBA4Wbe8PNZTGTHD194wpXIBRG7QAmVmU6cq6RwCW3jwaPRuFrilFPXP1g3rlcp39hd
ckT5MCuF5oi+6wRK7GklSMQ4gCbZUwk8Swrf8ok8u1zg2m57S2IywtJTiBeZsBTiklGAyFFDAzjP
frjAKrRn6SUxMMGtFcuf5cQG36owwv2MFdzUOE0T7lzHXETbbmf7iqEZkYfJHIhSC4qML6dKf04r
43w5toUqXYfgceppCGGp/ttAz1yHlGSXLFQhHRr8YMGa4qPdRsTnc9JJs02zNNu24D+UphRJiIn5
gRbcZo4faA6kqq2CG5yUb2GpDKVwqyrw6IoL2O+tF2jarYnDxA4TWSLD3RRTras2kitFC1SX7MvN
6BkoGs2WE1sijnaUbA+m6RzmFfft/yZTMJfn6Y7BNoYAy3vdOzyBL1yLD1KN+Yfh/fYvCpxri2ur
j26D7eGqh2evZSsp0S/bdethl5ufKoXMC4RixoefKuG2ipqPOrF2t3gM/cto1xS3W5eyFkv2zIaD
Xbaq+NW6IHWpAmf2HBSFV/3VKIDKt/2Gc4sm1RtRhc7LGPnXNMBVGM2joRWABHsJxsnOsiKi4UdR
qb47He0hsxRxHqFOIR8iAAeunBZOY35wd4iETb0FRctPVzGuv8+bhOH3kTJ5RlEFleNe50uTrOqA
hXxYm3/ry9HFhCUP5G/EclVDBHFPw1xAHsjeXQQZf3X6jjHFstH2wBsB287sT2Q1g21zaypoOGhy
TisJ/EUHMj7WcJ+w1Pdiql1zwcwpsYLJiwigpaLqYpKTwKKd63B8aeG6q6We8Lsi/r5P77CQuDZu
GEUTlPIlXLESqpcQN/cVa/45JKnAztrW8q5M9LxErwRuGdKtNIkUnq741QT9lniCPiKN+fOIlPcB
ZFXv1S4RCgKK5iBkrthkGnK/OzwYZjMzPfc7mtZznLFdXTgRvDohbWHf8Jllwa0i94gi1tcg5yJi
iShPIhGrml5aLJ1MXrSoy8gWDJ1J97skNiUbIi6DVb5hUS9kTgmTkpvqOU2PJsHgt661/a7wvoGW
5wsPhbyBofBhHQGA5J7ePd/z53dZ1R5NgCKsQSmmWs7WGrpqx/lm9xF9miwFsEcn7mwj2M6NDtI8
fSAUpw5WvwsplczykJTbKYIJQc1u/BgT8TX90YC9IuCEjDarb+VWdaBDQf8RinKu1/SWty95C1yd
8GRVKvhRutR8MKU8dDs6oVPu43iRa+eB6uB8+3M6+lJ5KBvrSbFT85o3DBDtkU5NeALzOELoDM6T
/uuMUZAKAG+YdJrKMQ18hMt1Pc4DkbwVGbZxQW4SQBYBkOxXXKRUs7tpP+3l0VyCKqlXbGa3Ayw+
LdKv5roPW0CL0K8xSCKrdmEbmHW0RVWxrSSJmBR35LwGjxQpKyO6sAdKCqEkuWLWPEDtHQmdyQkK
rW7wXpYtzGxd0qSY2U4X/tN+8g7ZuiA3t4OOPLofwxIQjIzLynVy5kgt+zx8BibG4Udld6GJ2uih
HE1/6TS7LpUMVrJASlk2FkdSE2LMGx8iGZfr4LKPN/tLVqjwiMe44A8yBVH42JnnmkCSJtd45xfr
re+OoP2rui/W7NLE1PVqgdjhWKlbwtSfDjMuNWZqb7Sn+w5U80aYEokqjVSw7RyE/KLqM7JqbtZL
hEJl8hmPLJMwYOeBPyxqD2sdJ6gHmWm6aQn69g70yC6LzGNJq+ZQpDJcwiRV4qmprgx70MfHxqeg
YnmpKxKYr1xx55gLL7DCc9+rGupBBjJJCVBl9qlJQBsmB8a7SwxQc+wJNvkuS86AI13C0TJIUjRm
pr66c0+iAQh4/yHXSoj++csv3LykFM947pq6OPNBROI+UIxVUPlOvcs1MBY8y7Ldk3ZcfVnR5bP2
Lw3KOgIlXl20WzQoqV9NFv436yuz7fQinF27AovC5cKXIjSf41LHPAUhtSORlE9it7bZzpb1cq77
63ReYPGxZKL3732tUznKcEfpNUrSrA9yV5E8SdIh9FHUBt7CFXeWDkvLiDM1uOQV8O/QQ7RdF9da
cZsvoabgPVxv+lYovmqCm0DovwZnrSrNvs3sAUKP6VRBNwlki5Asjoc+F803NRGRhGb4DBkaNVak
20g//Job20vCXRyqKPEJNxZH++F+mjyrsUgjzS28K6I6A7s9PhRJ9JdO5kkmzzSaZcfsSOKdNGC0
vF79MgYk+/px0YnnMIFTBiJbWX34fzAwgTXDZQvUgrWuJ5Rh8vtEnOl+eLTnZ1RZtk1MEJQsggwV
jNnrfF4Ghx+LSrogl4VG1JpuZih3n3YJdqTdZDDFt8mdXLgrLuHEERSHXMsanmIH4kZhOgfCeWy5
AFhEhFpSvT6u/H6aOIFc1HnApd8hENMLF4xEJMmAb3DeLOamtzH/sW0XmzzWNYFsYzXkMatxZueP
NdVOPasJgrWsxf647UhEOHhuiFPvMGc4semTDOEMgVGhQOZCbRFFluLx92J0PYtv4+mIVmfnKuSB
HYq2xgwXRBUiItgNsA4IYuWG+3lG2k9V4jkcpgVl5X70bxlx9pgYRT+L/UympsdOPPNcqX/MwaDr
fLOpWIYlpAlIwo+FnQNh0Xrsujkje4+eQH6N8bnQCf3dTvFibgQJiaM6W/qpeLztwbd1VpzprzCB
EmCbCXMYEeGcgNdS6sbrOO0GpJks2NTadA84vOnjoJeIv404fUZ7WUZLOUB96YN3TVxXSMu6EPi0
BoBd3VPNtFops80vqdXoYOgtuGubXha6NqBzF7DxmcnxjEuuDtZorSvSY863F8uCNhsTy1iTfUdu
4b1Lp4FGU5S7aa3l1XpZY3PWzYrfa3dOyFTu41O8Bhd49mxd4JT1hcJ+flb/snAQh3hmpqUGgdFy
es7Yi3YhJiB88VdFvQ/7MgkBOkNHE3rGqkcpipribX7V2T04qzJQy8jpbr//zN7kgBN21QifrdEs
OtSvkXCxKS3NAnWLZEMlx+fQE0WFzHjw/vK2uFiY9Yi/ruwqsQyFV/OsjykXyUaiNdBaXRzGtsDA
RHkhm5P6AgCb5tjTIuBMZ3fg68xfRV2pZ79ZBim7QgrfuF6qekkoF6+GkFBNpwJMQnvmuqlqZdAb
CHnMRFnjOFIrWYXaELqD9yKlo16ZZWr1+4L/dfhJbr3g3UrCn40kmQ9ik9K6FHkYn4Lf8+qbhi+h
xuQFRWaOFJt7bt3ruRnI2XpCHC5QFwk6n11ySMIf1MXupJPxz2hKNCmsDyLyFRn99uz6sxpy1Rhe
soL5eQRJxLIh1RAagAargjIhsd5YyMKfaLfXslpnuWThv7yXMNte/nj41k9KqkKyMttBOtnN2Tdc
Y0BOdiPmzAypnlhINhDF/EtUAol1vikZ5vt8hs2atjeR+u+EmRX3HwEEDXCjXg/4nbxDQ19merxy
Rkw/4zq+i8htEDyGwPfYmWq6soShXyvdRdIhXQcjI/1y8kMP7IeF97diA/8QuGKBYL9gvXCaN/hK
exCWhoUbzejKVx0hLmqdDwvNRvmEWO5nP8gnoiOW9N3TiHoSryeWj4Gw63LT79sAzkMzpYfuqDPS
TWiMATA63T9hGyQ0ZDxxvBAdA/ZCdjo2TTgnqreKr2kbB7zzpluDUNgesxTu9P4dU7Pe1Nk5ZbX0
DJcZtL7S/8DaeKevGXXM8Op2rEr/4thAK4bZ4bS7Xw765ho3+Q+MX3NGtkT1IQuZWrqnB0N38y4p
O50GbOGIB9eUkJSH1oDzI/rrMvUYv+I4KDfFVtS6bRyK+f8Zc9qFuDA02pjbC0IDCxvfcOFSJwTn
E+AdKOR8zJRBi0C7lrjMP5pwSaSs9gquTq7Bmrwf4bRI5qSbYT50MrGpgLMkUdvxWkMX8vLKCies
AmPnIDUAtyXQYIbC6071LggrNGAggmUsEcjHdIRnkW03t2lIiQAonPz1ndVOQym7NwO4YDAh/04t
ggWCCAZ6Fzcr1ck7iCHjk2zB0dfVU3+ATrDieBsl7Sy1uqAT+DqkvMa8k8RJWYoCOp/54F9IwP/1
5d/ZClXsZDjaFxAHMBnqBw5ALM3rQr1s4UsirUbcO3+C7t0rdSs+H2QhnyWqsZX2yNjt8sDTZPei
H5zEXJsAUM5/Ux8OYUb40yVtxJfrYCsxFhjM8OfrFSmiTupDkQIHRypXNTmZrleMJrwqiyfnGBFb
8XmxI4AAJ5F904Vk9f6IkMR1Fce33miJn/pVQG4r2uNGwJSvHoiLtvGUubs6RmOroCssSuPw0xZ6
I88tv53RYeEfkhZkd4WgTEOClInG6VVenbvidIQITzo6qVWiCMBBmd+XylxV4OVYNgQ2lpnbVRUC
sq0TKH1wYXfGOm9ZV5SMhkFFeDpCtfa2umAZlsj09DCjdis+BkIiFOokk+T+EDhdiel+eO9uqGB1
Cy/wAusZ3CTBP+f1tdbueYJ+B1Pa0rJnVZq+n+edLzrLCnuFBgnuIut6ox41WKEzxFlW1ApDSaAj
VEP3JWGfHlzh4LpeLva7LQTLktGYDatZxAjVc4rnOBsqZv4JvgXi1S8si+H5jU86ihJu8IovUCcw
7vfL4PsdAjgdOuwx7YKwI6twOOn5OsrR8YZ3uhVtPSKKmlm8aLeXimS3PByKV4xvOyzo6WDbLHCj
RXDyI9Pvi+bLXtL1vqkFKrwk2uwtGhXbdcOsnP/5Ej5QRj2i6IddAtgkLRo1g2xsg60ymDPB2MFE
rWBHSI5pg1UY0lOmPGXZSFVnQjPlmJV3IFg88upJ8Fcz3b0QYIvT0F8TNPsdhTGNh8iknEkdQA5h
WNM5Su5wCcehPxlUSZg42r72erWrLvgZRx4tcIt9x0egFXPZVdegFL4X543p+Heci28srBVyrAiw
iFl0KPHXCxy+MZD8IazCQRN8ZxdoD2CzcnLttAXeTriaxYd5XYqfP33pFR3W7ZZfpEWWnmJj0ff4
t772I8Pj6iALERyYtJZQvpua0iCFz7GE+XqaX3UCW0vYtbZ+uZ6xZadZOko6xlVWjGOaQ9p56ly+
hEU+4/T5cZTKjmFy2JlTIB7Z+GmRAjHgD1NO/kFy00rjKKRftqdH3RG6Smh1JPNwuRCo83xTH13P
t656SVBwyqi6aI7TfMrR9jAaSoPpnD8PQ35KA4/OX9dpX1A8jo7lHEatwxSM7kkkBVppMnz9FDDY
B3pOZeJrECMCKpNq5MTZ+e74NjVjDm/1sW5Bp2YGGe2dQckyL+wNJPW8ANiuiHfnpPVnGVH4A+dg
ZFZ8VHRl4HHVoC6pQWD/aMJKUi0c3A7c7GmxJSrTTzL1JG7wYB6IRFI2gCyQs9pE4ac/klm/JFBr
/M/6L8ZujSau9PumVVqX7Sdrx8TlVQRcP8EC4DQOySIiDs4EVrzflnottpQX0TqUT9o9Mg2d+Xhb
8KdK2cvN5tNy6zQIfeNp1shshm9+ABh23yG2rxXaMVfMdLvDg0banvLR9jqy4kJyFG5AIYkwIQz4
LDZDlUxfgxItDcDUrNFdAB8iZEPzOv/BYqs0jCrJIcj514DJWvRMy447aUwp8omnEurXqx2dn9z4
zBKg8S8veDDGcvXNI5GHftQvMjAeIrtL8JELOu/r+9wl/p+AMsmQY3AZa7lVS/H0F3JV6uIclSPH
u+SUPmrSYgNw+HDlGF/EnbkxhLjHFpZtu6SP/Ku/n1TSEWO+ww8HBT3mz/RgTNxjouYebkPp9Uoq
0njIqcaTLTpsotX/xV0zTcIMcyRCvRzBObANhJF6xZckAizwl/epHDnatWqAC93Wwl98d1DR6SqA
SRgLNQXDk6HOGZh+tXPNRV1DYPXTY8SUhCcd9RstQQ5AWq2kcnnUF7arsNsfIp+3jVA1tUXo7xei
NJSMIr/GALdre1UDIaAdX6UQ+OMJQbc77/wSHCMpFRiG183ucBRM6j/3YCKAI9eHVpaHzO8fsT+G
v0sl/cgvNDb5ZnLD6Z7b4VrnYCZarui7PxGvYnBl96xA/6hOsLu7vNgLA+euHuRBhspNgdtbmQwo
R/vAP0yPt1ejE64zi4dIrSDbLc3oA9dBHuzcpll573klq6Z9ohAKWiMXoUy7RsQAYiUFmHhqd5Sg
Ma7asjwIApbTTqTh3IrxzLUCeWDay3S5mN6ukfM51uxMGRgMQMnDgSE+g6/3p/zXUtlBu8HWFUtI
eTGNVDdfk4IGuttLYsNYEV4zV5BO3e51saqBAv5hBFCAN5L4bqkxOfH/x9qlRFSV1rBEflmH7oGf
Qk/9G9zmNS6qCs0CocqUIu2qRZZe51TC3tC0c2GuKRkLsirfKgD1o3ywIaW8UcY2/cZDNxLJwVUv
3YsU6pehCgVLl+MDvpBJ1blp3j34I9HmzT8XKxPvP5chzIGAsVJqVRY25h9Gk59mzWo3B5h/GQqo
fTMiC3DBt8Vnd0QErF/w8zsdc5aZeYywkg8rFkDcVXZZoA9UfuV3qC/7UChb/ZKtOMthc/uPJFL5
6VqkoYiIegNwRy0X7XPGr5lpeMW08oMnn3KVEOjIxaI2ldBVAXF/ds9AKU4smXzvNiT0XLzdrs1B
OZS0G58jYfLfI7ZD3xNqMwabBuh1qSHOGQDS4KmmnZ+95E7N07jyaiiwQDpb6uuVleuxCYA42LSd
FmJrjFab3tpil7i2mLMDARVvCdx0OuhK2QYWgSpX5IoJei9tToL5R0J81vqi3TAWntcCtucHpRco
LHWciPu697GkWs00yVr4M4GOPD+0aThhdYIe5Lz7RI5dF05SVtBN4kYyv2RvFg93dmOtnKAk2yRj
WXP5/VtcNyLa2+WQ+oiMI1sMtb4faOuOVPAKrfdif2715J/1PvhKOyHtdkYBs9OIOETH0rSn1bbL
cC9U1adF1bPmiqqKnhGGWkQoowGjwHY2vOwz9xWrSxvEzWF8D89r6+RTBajDlpo0DOk6CAKgVjdJ
MMDcIUsqqPjGrz42CBBQvvz9h6Vn7iEDUX4VpS+j0W93nE5ydxXyDt7+W0r2kktfo8EmWVbBgmRf
jcQWOCQ/RAqGO3qn1dYJHrCmNpi0IqKxSZzADIBgfmi6HbkrKavUMnNqEA/JGdH0QUahYYTS4u5y
HlTmXN7Xsd3WuxMCIOwGcfagHHMNeb9UEkYujHJNawGalx5o1b6vDW/BrDg/1pW4d4VgvOuANfTf
NKsqrx3OeNYey3VnFvWmJyRRGPlseS1oLNF1Pd08ak2XDhe3vNJv3N2HfYmachZRztSsr2i6a/Rg
udM2zgllEkSjaB78+d4tQ8JDyHNUbBRoNP7xeh93CT4/yFK2cApocpL3RpODwBzfDi6YGe9yorjc
7PpWFIKA/7Tq9LxAovKkX5c1anUDA0YAmH4YZR4yKEHDye8juWHV2dMHQEm8fYtXLPFFR0KXJWtu
DH2z9bDPajnwEbMFnierj36Qtbj1vVFpvhDDWjtA1HvqQPTxsr0xx3WiY7d63/t5ZQ0+QjBJ4ML7
J4MEWMHXiGl+hKe0aGRC/poBU/AtT/wPjxMHf8OuQPBNXBnXrze1/lrh5GSCZi9kJowbJaVMgBHC
w2XzkQwGVJ+VMSqk0VTm0x+8LRmhczIWkIVY9HdCPKfJLhp1qwXD1Ik/Gq+BqMyhZpgiireNGwzr
QopGgo6aElD9iYDcm2uBUF4OweOaKwzCfS4ZaYPSJ2q2aWLSFBW9sop/lyKg6RKPiiQU1AKZTPL5
BAvUqKk1ZomilA2k/WmAqmj0TJYZo1p441DnvlnZ6Khsek79eiSSU5G5Ng6KPq+/2vwJhfSUWFYT
26FNX9ozakFtPFWrzA4UX+TT9/GnXBGFQJxJdNJwwD8HPqk3lOsD8UQ02tR9I0UWLt5MBFS6P3Ku
VgTIuWs9FYACEKDEAITDgEGQSsTQzWFpaFA/GMvyM4Hg1ysfVFjIGsGsxuM45xbEz4Ww9UsNxWVf
kpRWzEl+9hjmR3RxFJ5dqnMdhOrlM8inqpOsEPYpoeF6ubooaumh3r4P0h9ETLPIf8GOgS2qEybW
KslsukwfX4TrkGJCIyH5nQRUtYJ8EzkX7wZAIMxes6hWqk/2orlJAFoc4EcCE8zzGu2B9LkQHXYy
NCQJgDYx/8L6TyRFoSmBggafDUcHAXuXH65eznQds4mK9/Kbelc5MU7ALqILxTEPS9FJX1WyOiRP
4ajBkGdRNYEH+F/397Ea8+pM+3GpiphX4PCDe8fZyFiV+rg+ONPiX1E0vzodb77zV8U0IFKq9o38
lnHs4aMWtUFg78XKPBOMewRLbkR9Y5cKJf7DRB8y22isvXVwbNVanfNcZMUiE3BGJ+ThofZtw5YC
j+769kroNDhZGstiA/X8w2/P5rSgNyJt9S+lH4VJJknICvsityt6s0Q+qyaLAu81j5whrsOQbM2o
7g+OhHJem7ozObOwfZlXGlsqYtrsaMgfsmnJ6qTus4Y9GCEAKq/hY2tpBn1aHmv/lBbivxGVCERT
RJ+WaiXY7M5YfdphFaU+psoYQwmv2+swe/9SaNw6i7c11Z1IZF7yEjM5vLpABWDhOK5TgsGcCxsG
B7wXMPRK9w9PJrFP+C0HOAOPTRlurhXwauhHTNUf3GIMdFNwmV8tx/DHeIBe4KCA98Slop2y3mF2
CScMTJSsX8DUaztl3th/27uzQlojF60Fwl3I9e9JnE9+wU+Cyd7wtoiGEoz5iIOnY/kU+X83uBmP
KrV170FcTDGCU5hxEOLnbhgiyJEyT89f80e6zCQUQUept6JlHptBiFfa+7XVVhU4u+WpX5P9gk8U
T3VUGXZEHxSAJvkTVqj/r2RKvefBRb3qsAbcAV5iEobOHTXSECakP18mY92oRIcS4yTthuREexL5
S0GoSRa6ttjVe/LHUJJBi1P7bChMsbWRionCtlfAcSKrAIbki+2/g69xHTN62Vh7M4UMp8KO5umE
dubnUJcLN33dKYEuZYG8Kya2oENrLrJPclMLebo2gkl+1xspbCjC73A1l8nBwD2kVZ/a18G0vvfi
wKYNHyHEoqTprdsr/oXn7QbaCfM0gtohPAsE37fEFug/WML1LMnZDW78LWPL6xPqs/ZKEw6kgAH5
HMxKSwXskodJt6aLPQRl5fA4aOO209s+ZauBe3p4CKVvAbyo3X/dnO9RugAMlaX0pG0brgKXRtD8
G5go6YRZgNKNEQmG2Xg/w72ALZMSOLxrDbQ/fzePbfXlAas3T76OAZf4EYDM74Phwc/PjJjk8Roa
Tvp1+ia1q6hmgpQDInEYIfa+bGt+pJrxMvWzzer3uKtiy47A/03uMxTiE7GDZ4EG6YOnIfQbTQzR
KJsNmKaCr3HCM90kmQPDIgUVg1SWiGoeWjj9dTM7Ik0lKh7PEWXFWYNOL2QwSwoVPwurRX4pJot6
Ic+XNtzGICwvfcbI7zaWinxDn/0u71zFtXvyXw4ByJVANcbVpXwvC+BVP0eFhWk1+pFVkx05MBJM
m/k1gzT/9DLSoqapKhQT99ghk3Lmg90K5RixwgdKd3x6VFH1ccbw+uqOsQq9BhZf87whrcl7eMTy
5Hbs+4fTSEHCu1GUZHVqFPYKLxYWAHGb9eUAm3DIAvwNnbEMGjSjaw0sI/NkSVu06eZWonpGExpC
g7ZclJK2Fri2uBoikeV+j0q+aev2KVBPwLALD1RolCIUkwWnjUKjj/xJy72DnFlRo3+cp8l9sIz4
ZkZztTE+gCgLNRw33tvPmBQYQdExms8rDx5xK8MfesTBAijjc4DoswrTwxC1uFoVxpwrADPBP++L
3//o9btcJ/MJskFW6nI8qQY6KvBd2rQN7bQqNGEI3Kkc1bGHBQhPRO/nP5E24FByeLQMmZk8us73
Ei2uDn6WEQm/dAhrr2MdA60n46UBveulE1CzeYCvEqIfGQqfK+ZeoG32PZ9VjyNxlxsU1e8J0sr/
qFyLX4ngVyyuz11vd9H0uw7nPOi/J9qpY9A6GaPT9//R+2JBqh77tvzRyl+EDmVpmgLYWCgE6QrM
oPhjltK0HfQ+uqo770dJiY5N+9eg51MqF1Hka554jtffYm94zdifwh1VC/Tps6KG7fm9q9Plc9g4
+A3DptSg4iWt+aRSS81tXii36+4llHoRdFrgsUlRPDbq/y3c1qfBToel4yt9iJmHrj1TedVCML1l
A3KAJVkvXMQCi1/dZKqwP7r43/XvjgddyawMAZgTnJm9cbtmyoCPOizffevw8882S2hAnia0k+xf
ZJSfQ6m3D76SbSFWbbBa6JmnMgiTfOcio2BUe8aHDbK6qh2s7amGUqhsDm6Vuci+H2bGUjFaN0B6
x4jN3P25T/OOriTJmlNXjTXFz3bhS0aVCRbondZPf+gibTnD+ZlO0x3uDf9/e1RRWs+iF1CTy08F
Rgsl1B/kRVqnPFqg4/RUHxILBiwlTKUALn2vptESazf7nFHPy2jBfvYPg0zgTH9s4zuyZznf2NwD
QABtdhMMM50Kd4CEyzUr8NFunIy4y0wV/IVT8d+4GAX8DHab8HD7rXq84Xe2yL7cN/hK5Hi1DlgX
MpQCV5XBxe0emgHTEhCOvPDUBa8/pxjnUtzjQlioF+Ir26p73SunUU8EUVdsEgsEfka1lz7UB+6F
jMeutAWjrfBdbxmBz9xGRxzMIPlJleIEpHBlZ0E66CqmRd3keb7VJlTOThUE96/W3BzHvI1MyIti
3PA8VbprZ55Z4/csZ2OUHdNvq2pvBP98/snWZdiN7Whj9iiCxnBOdJO1oFoAZqEO2DYUxJ8pcs11
YITxY9D9HwwwdTvlvk+omgedR96LGge9jAPYURIDkcW0pDR8DUHPRhc3WIzmj8gkauxOwPmUVi7l
E2cDfpMxj+NGL6cVaPqIHKRnCrFbkSmswNQZUrQ5enLPyZ7gZemKkFiUP1exd+842Bn4T7J75TF5
EzkHf/yNYrjjAFD9fXqXzPKnZtNVKPV0ozLlemC5oytP/f8WwCm+hiCodbMTXM5XI1LOHJYv4oSa
HzsnwD02iJzTl8z3l+k/HTdQCfhginyfNmqGvp0uPMd3lgrrjqcDmAxxd3/nHAFFxaZlYLQHNYdQ
AbidPEI1jTWgZnaSjv4ZFc4G6omuMiHMtdGaKjN4wL/ijMGOGt+AF5gne+bN1qX8ZvXI9age3gls
/yl1WZGaH5+0rrkTDuBLdtO/6EPUUvC5gptMUzWaEhV/ibOOa9Sz/fSnOO3xaAHGm+0sACKqrdi3
hNYkaTIe1HzEtZpX95HM7QTL6TACowILVsXiuX6P/1RpFV4e3O31dLvcV2PFk//JHhxkRYhtNKD0
VHy08iw/T8/jDqDJUEp57wKzEHHs1rb4mTehyS9d8wNlDBs3rAk5OB2KInYZ6ywcnJS+NEXmgm4J
LsCVIsfoxtSrMfPolFBsbj6gvzkohjC1teHh8t3qqGNLCMa2NjYZtHW/+AnFrnDOb9vxQS5jOKME
ydv6mrvy41KJd+KxmNsC85WZRL4W60c7tJ1D+AZVyOhxCx/cRsgzLeKPekFjE5H8dhKiwjZab8qa
rEmiWr+5+YXe6wXuDeB17hUfT50rqitlYuYlX7pvZ/mZEdq5vOGCKyNj6JC+iPNPxZIjYoxZns1s
1be97Gdt7zMghc+98qgzMhiXesQbLkw8xKeNL/0UvGcOFy80AzOitDNG9n6DJj558zV4IJSO9aQZ
aQU213uYQmjNE4e5iyR+17DsuuJMYa7HyjCBa9bdz5EJaK16v7CVTKRiOJsEc/O3Wj0IS36+uXdw
jH9mnA3zEnrEdAQRN59sCkUs42sKcABpNwYgBh2/zErr5lNPf7VNZ50/9vV+yaVrl49am3QWCpFa
7UfRgv0XDnpugaQ34D85syKdTG1kX3W/XPGuiC5yqI1XKc73Cdhw3IJgEYoLRV8qspnkkdQSVwGS
ZsEMSa2FOajQq08SlhMrYmH8AEsqJO1SB9wActofM5OhsdwoxPpYP4GrarvGawAn9Cx1GE6Nycsz
JIGJ4/XQjIozJlUv2aW3vwrNp6IlXldimWKBzNuciSAhzEbK17THM8tC8VI7V5eKiFLWmsBKJ7z5
bGd4+2P2hzZ60geNfSD9DPTvWJ85+jk5d8jLyGHpnXeRlXVWEjY0lgMbOFk9wlbetR85/OlEk2GY
YZTX4S4eGsCLMF4i4BrtlQqZfZIrhbuc0fkrjlYDOXSoHx2U4JheX/Kuj3JYaCaY7ATuwANp3jgL
iVkHPvTJ1Tp0eyCnUUwxTT1GumrfZOLfyfmVorOucANV+kCw9I5f1gytJqzF8Lxp5bNcZ2cGqTKs
RmDNSALHzro+FYgg2kMRcBTffM3olcl5Ace5inrimHDWjI/216UQ+JowWp4O5ETLRCEMF//TZxZW
yqC8w7qDmszgaqbHdhphz6kMnmNnLWvAs+0H9BO8vmIUH0FV8pma9oXoMz/fcnohw8AiwNWFZmct
dV3qlscrnMbLgfMpbEs7svyLwP/UF7vev372SfZXc3x6QLIc0+Mrb5JSr4XCvGQt7ia0RE6e/eFm
yqpezhOd11TgnRjP/aUF63NOf6QloRORsz9lb7HbyEOFetRqb2pw0Uh/t6aG/aX2wMBXJp8IhEC7
QVNqLUxJokZDHJZBZz49pQIykNE88uCfeiX1YiV3d1LCXB6xaKcMFCHKy3/CA1kSZ/C+7oBb22AV
IUKnfNPX51MpeKjgKaaqmv/XYNDKsQ/V9r6utqk0+fMRjVFL6x90yztbF7UMSa3YgboMUJLAcNiw
kxH+iJEc/IPLDJn3GwLKDypMSOCa3o6I+kEWd5P/Vu2BidzqGgaSUfm+bcg97nb1getZmhg3Nq94
xj99aPQIOB0oJP2jhjIcbUl877dqLZADQqYhpGNARw5mUm1NfJA9XHxYD1slqV78BhsaepjKCwQg
AG9tLd6auKpv7jBIEm2KtjCIIwikDpBB6evYuRn53bQfHEJZTAgNnOmQB+RyhTeaPyoiC1gGcs+y
yrLHQJX5SnD7ddgeU8Yt6Z8fUSASliS1xb+WV+boEnMVEy5T0RqFAOkpAv6n/QZpC7+YUDeZrcDn
QDtGEBsETWh385BIFtrgJyaB8bevWlWP+DkIvv6cnpo8OvdV70wOqLXDXzznm0S1E3k431+fm2Y7
IciFclijTVQe66d1/psQ3AehQWhYbBhqws9WDEWTt20nKdUb8WplsCdQITMT5Xu/zhh8HswXC90M
iGIRkG9VT6IA4FAcW+YH3Dxgl4W9MeWOpVlj31TmLI2lZWEzbhTgk2ug+L4hSpyEchhaOzbLAFlg
iD1hRUP1HYUXUHb+PZ5Kkwf2DRLtUIBrMs8dVU4CryfIIR7+yE+xuRQtWerk4vcfjJ4M9AcDP9bC
OUkLbdhGc/UczbGXaiIrQL85qJHj0plJSaGvRaCW/mvsmKEmxfvNDWasgmnK/MKGzvsOLDu3/ZsC
D8w13BxEt6fWStex4RL/kBx+WmrX3jj8om+RH4YcAM5BAFFoWFHLnfkMeAEy/Q+xaeT82oXEalxh
j6exqHNpuQnSaXSh905qmtD/3dprtRdzrDzYNPjhiMrRJPL37uAtgdBtkxkBR3v1/PHKQ9LFGj6a
LXrU3VbUq/NNkF2Ll8SwIbTVpGOISZN/88r2IAp5pPHJcNRZsg7ErqpIw0ZTAvUXrOhJ6Ytfr+QF
3deLEv8LsiM9OTkPXwhAqCvti47+1yOmetMmnxFLbmc4FtV8qwNRRzUdQLa0gfpid4QkwVRRjwA3
sCC51ThdUHueUy+YjYMlI2s0wiWSdj2sHuF5bKq6jJ1IZAL7BOdUHtfNlFDCl/VLZwbFmfhfQ8Tm
LyrbczV7w7IMPf1cjh1oUG/7RGr8zLZdjGBzFHB7nzRF08vRPUS7GrCRZ3gaZNLuO4eVX2BoSzso
02AXsUTepSYwC3Q+zEqgL/50+68j0SalBPWjjtO68n4QKSLxcXmZZJdh33BfFRPxH8qsjrLDTMYe
w8EE/+oopZ7sn5ZzV+r/u78HKFyXx18ELAsf05OM2OD4OoygkJNjAGUAgN3Ogu/j5HIPNqvAOmRQ
cv+sFMMrtJNg4aBDFuP+yAsg7nSBfqFqLLP7u/DCBXPFo0VooRT5H4j7JEiBnOq9MqWtvC8c9ywd
mOCpjuJ+L2KKEDlsz0pfafDme1SgBebYFwHwsTteM9zYHkcZekKu9lHhuo+jkQ6ynnld/nNtNjvc
Yuwx0EjuF+OAZjayeKuif+3COyG+AIuM8asyurfQCsMlYyQhjb4TU68f3zeRHPdQIpaZkUvCfGz4
85O+DfxRMJr0/xXcEQRvo0arAw6qaLgABOpWZPGhFYxKtW7SRmxAq91D14HZq2iKxbuZdunhFwkd
HVTJcIVMg+f6R1CT+BpouiRSMmzPAB/FS6zKzRrTMYlLc7QbSKChaM9Esq3pdvOK+WCkML6mOuTK
kqeXEiX40FEkf++OT8acGvPw4XnEoPPLubLoZsJa6T3NhBeV2ebAm63e+Msx/xssYdPMSUJkubM5
MSD0ZZvK+MgXMNZkKXs95I7oyFlf82WU3Og73rooDlXy2jhxf1SUCP5tYZqPEtRcSK6GczbkKS6H
A2QXArR2qEfiGi08uBh2FaX3NKlHztzvcRh49UmCA11aHBX0yHJBGXSnFONiDD//5itxIvu7Xbiy
Kn9jEW+drlKLcAPvtNXVurITmLzw1cPJI8//Y2CfYplPJwYmeFV4ggze5OXV0ZfKLzKHHeYQFrIG
LoT9yArUGQmKIjRTLslwFbVIL+uG3G3SoS3SQksxNEv+aEJffH/0OuptvbeeCqTDVjA2l7R2lguB
bjaQK7gXExwr9HzGBXtjtFkHhXBqwmiQgaCRw18yiylTgRoNCcY0+qKcgObkxIGAO1RaVvaYcuFR
9+riGzwNk4mSEiazqbkNIdnVgmwuNbWmCNsnQCeOc3vN5f+notn0SflE2uWVBrzoEUU2ORXF9jbs
sSHw3wNsJx0t7BfsovOypi6sQU5WPDEIIa+nIXXvMGzb2DmEhyuV3RHvU+IlGFPcnf2etnfctt8Z
EFStbFyCN30fgTaIQyavqqJ7S6MX8q0QGsLezdkUnmj0RGLQb6Xet97I3MpGFYZfMmxYvebPS4ua
9L7cNJVCc5ct+xrbJzrruJj00hyKluCQ/LyuphB8q+hkFgjiXaYBw4qsUElE72Hkzddz5hik3VGx
G8xmA9qQAvDOwwIdB/0I4S53pRJWWRpZ6FiwF5N+mZ826z4xC8gHrgwZRpdTdySwHR/KJ9tD+GT4
KFTnol0ur2gnWQlZuIWyUUZ56jODgeZ4BjFVWIi0bfc3hTNnQXX5th5805VZLH2dxmqTdYl8hAnA
BbuHRmH8JaCYZV+/fbUZcr98WHFOT+0UfnkQsXxGCw17lTdzsA6Ag8ZHKRTq7Gz5fNbofaeU80bn
iuKYzW8sgqEOUQ9ZAdV9mF3QCPUdMtzfzAxJKm6Cn/8l3O5aQsz4Mz3j1BTFbqa8l1P7OH2bifp5
1jTTKytIMz3hgRuz+pjbMCFRS5nObh2Sr2wBCaNpXfjVAIlFYzmOex+OkpH8+UCGN1ukcixZH/Ol
7U06fOneTOPEWMvGg1bh7qKM+Fv8hVwcPUsDJZNT9xXL/6FCHsUgSRUq8EwlLwA1TrCBXRxb+dRZ
iKoJ4XlSJRO+ppmD2R9mYpFW+cEW6Ku7FB+DxbB5Oa6pLfomPTi/kqV9qAbcz8OR1q6pbrnwVQsM
sbg9E1feeoJXYz+0tY739+gHU1kowmUgDRAQtH4jFv3GSlVVyJR2DNFilqgeEjveEbbA0rG7zjWm
aF98i+N4lN7+5+daGBVRRmOxFFDMF1+ybvIicj0KmdkSykmzth1FXNT8tOlLQVXZo7ZvCjMFkqXi
c9czGr4o6f1Y7lEdf6unKO/6OnDGB1VHxlrlndQqCts3PHMSmkeu3RCmiUxZa3YUUKZZJmOgY/8O
dB64ETQf4e9BPFydS7wyZx+MqEtU3JEQ602eKjGtf01LKkiDkqckKGOTZP62p2BBKgnAS6WfHRLx
4lsER/bMoDkGGBixcz+UpOHTCfB8nBCSxDuUwrGELlU9UcLYAS3tRmfoIFPJhqFzbj5HKRMnaWTA
gJS5GCx+AusQl6gqsrX6R8g8Cr58ZWeIx1IT/VzTCRNNufAQzV76Ona5cA4BqClrXAcE5OZV+RLk
CKOQ55AjWK2turVp2Q0BrBJd3FfGg2UPiYtuhB+MeWM9c9oo+HFrMbH98i0rCbfjYmMHSQbGEumk
N5FBEU8QhdRirVZX4cUKqjUFR9FMdj96BRqtUQ9gSw9QVU5rjoqfdovJFylUeoxLLHuacCZkI4bc
BDAv21eOaW1Ca8cy9rKJ5ytDsavaZxpvZ7uFVmx+2Kw85yPIOmdMimgL61hu0bV18uJ+ag5r56+B
A6nYfVqsdyflvv+ulM/VqFzuZi0UR0ejPi9gp6Bfg1z4t8EqGVtXw8w9e3YVfhfh6LnrCeNMZ70i
yfSW2WcsO81zDQ0nZXwsv8sTju0dESAIHkqLNcna51NtxxAg0NBVqLXHUPaz4YxwdYo4/kZE68CU
JbDkXAbaz+ENzW3AEPkM81iusukJKbzLSYJ1RgGowHlPTx7TZO0QoryOylk5M/gOvIInDSze3uwA
COrhbjxuRMaqzHwn7ug1GodAtv2aXaqZj+l7X3+PqwAYBVKp5q9bXkJ+JfFSuJdCFWRNc8LHHYmf
uVUJtOmGAdu7zeD7SQ160JSHdTAuOy27nH5fH7i8HRPEpV3gZ+jAF/8ICPlHK58dLd6udJDvte4X
1EO73RdkKVfRl1NdHV2I0PSAoSBRLe/En16WftClBSfwY1+U56cQO2FgATHK8qxfHnDAnYq/j3KA
mt3glgf4CK9M0GRsnEm1xv5ZT9RyRpULxHKh7EXAuPgQicP1wJ6nhjF0RlDgyZwRMBzdRFvNTCp0
HRI2XzxUeDUoMsGchZ2sqCkpsTDBEFIFB3bl1ee61Pj2xl+Ez+GMtUahB1fv7Rn7gPtwj70jFKTT
CqC8DVllkjfiW4wBL6ScQSVp473dWcvgg/4WKQratz+X/LqnXstraSqv/PdsOm3LEOebJ+i0ahKz
g6ubB8MttDWOmiGPDir2D0jZTcllwjYFLM46dh5FpKFOhDZiEsaQ9eb19jmRnr0HZDWbTGcfFgpl
2wIbswu5JoI2UqPNjbbAvSPtmK41jhgaN2GQmw8vWMTih5JcQcPbivXMGwbv9q0KM45CJ9Yu3Sre
Dj29F3O7SjAHsqSgH/wsikS88Mx1f2jeiMWzPCCFJAQh8X3r8KCjfnkPhXoDA9Ey0FOe4lP4oI1K
0XqFE6bapAV2BCqpmVjhjq4m6ScYHsIdzvAm1f/LwhWOlmufn0EmpQksiMN87FxPt8lpyd8EYryG
ygKnJllUDUziRq4BKNM0dKVLoWaB8j+BjxDOn8FkIuu1F5ZZWscpxKvjbHW5iCw3yGdevasisT0D
W+aaSz38YEARAEcmDMiL56oLqy+DAUvzKM1psy+SmoZaaBLW3PY39FHcMeyLXSesRBeyPZIOhB0D
k86MpliUcI+ZoSF2PT/1tuu31Jqyd/gqOAKHsg4HnNDtkgBwFWL8V0TgW1w5eDMlIy3as6rb/Z2w
P4zmn3NdOxo/OnlYmdNS55E+w36uVciNDJfMI68dsidn2olXr4phCppdciQzkXX1EjZneZ779G5W
897j5mmhZ2w22RqWvBaFHQZvtHZ/SBb81vE9l7oJrpkzWAzKkhLfv5yopem6AwQxslCQ9idFEXk2
J44R0u+FG5gKQk5teb3T4hzarXxbic7CxhfptWijQdG9b2MPqc7+hd1QPuPpXIrrIbb0LXdCMvXu
MTQc0kNbU4CeoHdDLxqiN/xukhLUaAP7TD4Z5QPjmsFB1nANBVjT7CICpdHUcaK8jedjj8my8TNc
2M1gU7Xj0/dKANiLYJBb8ObCH8VAod1/qdB//BJ8JutjdGO2KbbimiwPY/EBhCdIlYKkRAEZAXUx
WcoHh8DrP9bGJQesZjzarsftoPhch7MplMG5MW/Tn6zXf20xYj8aE5BGQZWOiYpb1CLvmrq1A9Zw
dID2V8kARvewKqYU8q/wmFvhKzhUGqKhW2Pa9m66yV7lw3sk9PwhAMBophnltDYO1PJi3vaPI0ew
Ley5BKEgZVvBksCCE+1XP9tJlIQj3ii5OK3wc3rFBDlaqB/CPygl/YDEH3OgP2eZ/ojegusQYkAs
s8hKokBYWNe8A8sRk+Orkc+FysPOop1lkPNeUxVsLLCE1CulkIBisIpRisdJ71LGrirYRW5ou2Dc
pUqsa6LzmAxtdSIrnoHHQGC8El5u3a4gCrj5/4blvDwOB0GMsVY9yFIVTUY+SlnXRS1BGW0e+fze
D3KJvkhdcyxPmi1RWRTUujYCgDukgg2N0/zczH0i5NxTPWgOPhVt8qIF2BklWS3jl6c0ZpB3sD4m
WSfzy/EKGP8/yi8hvqFeKnXYiShohe0OuejiVv6hHWzSyc8/hcc0jTQos12dMznO9W2tIe2cNkKV
sLWlAkcpRfGqP1rZyNQ9lL0HmNULKrj5aN65EZO+1LyuUZ2p19+gsUV1ORQU5wWQ8fDX5LHPoT/9
HcO0EfcaMrb3LxrKcIkI505870DIzqmpzPZA49NM3uUAW5R9sr2sDk0b9+scV1UcQfuotJFKmhkb
eIL7rWJDpsiFpa8MGWumyIwwvsn6LE1unWE7PwVVk8WUx21e9ulWb/4SRfOXXuK4hTLqRxRh78eV
oB2X9RUsJ+RUu5YMkGQhmpUJiGY0P76X2v2SnTVzhPySSh5iejzbCBV2Yy854HkUB/UIn018DXR/
yaKNiORqYfDk0LgmFLIeARCEK736QDu2f0NnTmtSgPKX1qk8rVztyDtVj4z8XZxIzH9+ccG1VG7a
Reo8MW8T/7DKK5JCsmpPBx08jLMI1qzLf1jT+MEK+S72u6fVg2zEwh7HRo7FaDsVO6BtB+KmjCtc
GCZ0yPse1GXvkL48uNAhSXd7sd03Z+ImmKJMYCRSucXUAZ6/SP97xQQdu0d657XeilVsVTi/Ekea
EIE8mW0MYFLdBG+pHJjVCshRn7AZ0UFUxtwKq0BoONkeccTTiHh4KvcrkK6S70oPXq5blZkzvdQY
VVzikkf5NJpGgVMwGf63Xb3F/o5TcsClrePgJx0ZaD9VzOah9dHrLQWqoUIHntFs/sawVsU5Pvro
MoyhCppJ6rmg5KL42BcGKLrYIFAverOSi6IfbFOpDml8mWZIk6ml5y0w2k/odYuaBt2Uoqw2iNRc
z/1H29UPTuSD4o2fvrOilHM6x3/ThhP25mwJR9NkCjDAoNj9S5Ju5TfIt6Sb4FMEYrxK4eXaDHCT
GugUoP21N0a/Who4cRETT/WhH0FRQE2ZA0ApYQygtVD7yWl7d63gbsLSdcdbTbySdZGNGLWsS2hR
4IjzDwyqaQ7KA9znFh4XPr+RVRyS6t1ee4WJMvTl4FHd7Fo8x7K9qrUrN+VS6mWxnJ2XZ10W/8rB
jqf8H/r1B4vdlCJFkA5RGuxEoYOejSyrMgZQJVOu6bVAd1qBzkybbob8Ew51YdFgcGvd0r29x84m
28YhONTcJ1zrRCZ2tFpk4WvIzTvfvyeG+GXKfA07i1/YT1zSNNp8bwI/RLgp3ylWVLEPqaN+IBbL
qqBg1y4qR8IUFfrL31RTlO56w7BmNvFXQxENcU1wWh7tupU1+vmVKxzLCotKQ31/38VfAUuUTIsi
B/jxpJ9w8Fzmqyl/DfPvcO57I/07erEnsxm5D5OoTRGgYdBs+kjQyVeN+oc89iQ9K6nwJmXaTvEU
xK9n0DgudvqeroMuzkAqOoPGuMDkuDCn5KHYHQv/8vINVWun6N/MQb+3EnysY4py8cyOGRSq7Wyf
f0cKyeVvCXeCsnte8AyQmLimD+ATYLGlbQ5PB1Fe0WvYrPVnYqasT81Gko5jMqNt322H1WfCRhuY
aiMuZvxn58Jb8tfMKklW3dp4gS/tCivLitGCMNz7NqZBHJdvcjz5l1KYZgJTGYh2ZtXkLrfegFvs
iLadFVh9V5DWQ2L2FHBDyMR55/NyGniwXpxQpRltdUBTociLQMnKBNltVVfhsQvCrEtX31BClNko
YW/dw4/U3jFlRfo+xiL/0tAC66u2fj0x9l9Pa5rXVlHqqz4v77boRA2cWlKBxX6flUqTJ5BY78lw
iXzT6hQet6u6tv6aw97y4oRzjKtXzO9+nLgaMqb22wj5mnSOcJAO6VjPdk5G7uCTzgrA28Gsnfil
jYNoudeYO2Gsa1R/BYpgSZWSYnMXOd/JZLa3mpAo1WLHZfeRzIauWvFMXMQRC/YL6aNiD0MCNpE1
neWwjZMZQRfCiW0hd8ok/kN+TY9FJCwC65/VIXgrMqDYS2eR6Htox293QtzTspV8L0YDk6gf+V01
wIm+fluG3FzL8COMgtjsQflFFN8ADu23LEb3rkuAHchjqTr17lGkBz0w3jepY3D4wOOOPdkPXodW
G68i/4MXepA3yksyQ8Kr2JvT2n0ed1XT9aftSoln78ZPDP58/0d9yF4esI0KZ2jRQ1blKedAPSG4
xXvUDjwpSs3XPWyvLX7SRxGBbaE9o63cBv5Xa0IsDGPuFrsqGtUNGGb8prWJWxLeDFWnvZw/wDlL
+EjKLecy9FEYCfCR8fi7PKLa33A1AyvORSBnIcs0xgr0zmiDJRDWTZ3lj25W10cQpirfGKP+KEX2
De9RgeufJ3f46+C4PRwxVGuftuVFK7+peXrsIKmGPUnEmDrONBgGlMKDs2Gp2pMOSohrdP4U4trL
xzw7TLXG+9/+kn6WV3UUmBzEzLdb9rG4h1iT+LBTmKjVho4ev3ouO3KgOp454yh6TPv86JRcizpy
ZpgBq3lNqk5juXH7hGJZQtheFyZg/Anpv5w2v/wGPvminanMkdRlRZKtETl99p4IrYzQPqHMa7UU
adiWb3MzIsmTtLCUVW0E2Sa5BJjfsKrFTj/Lfy7aJxI1B1RxY8mmqO5Pap5BjkJxUsJ19Xx/SGhv
I/4xZ8SNYdzsMnB16RiRn9A9F36qbJ0YAygr3uNgeQzMm8jzPxjlb1/HuLOtX0S6nW3m6nEHhsYz
QmimuHDvYcpObI8NXaMhHC5raLkG7B1kxrRBzOA4onbczqfp0rmZT11m4C9/dp8HynOlOhn36dz+
XDDThRcGt0vgwT0pW/9kTpX6EHHt1Kd8+v8k3ZAnIINwDoXnp0+Rz+sYLr3jNfclIf4na5wsVmo1
kFg76U6LX4rJi4dHCyPZxjTO+DAkFZOrRfJFHB/aMbknlQQbaSwnhuQgGTZB2Zb1NRGmzYN5byoY
mBZ3vsjiu5346eVgNVipdPTkA27Djwd55r6g9Lua6uNvrBMAXsbNbbadzyxreAe0YeYdq0VWwr9I
rCa2lZcCJwOf8ezHpeA0vbALz7aylVmE6+WVDVEW9IX1avDF3QGwYLMbnaYH9qnObBZA+t70cYp5
lacWcEtgVAL+rZhdpBxycDP/atejbcb07etY+6GgkHE7LY/8CkJ5eoe0yIwu66ziDHrkl3cTI2Rc
UHO8bE8ILnZ1RPp/NGYDeb0+zIk6gjBA23Iodvcp0yx/7NTBhji3u6VKe1f48zUOH0PAkxxgAEOP
4n62q7p0u1ikS5zzb5yWK2hLy6ADHvShGpRvAntHPJ7oxyz/JpfNRalDhzPbOjDGrJAAp6bbZ1hg
RO1rojfkm2um+JHUGIsba3gHIGawxU6Qfw5K0xT6/tIAxaJpqMIf18pwb37H6DvxcWCy9lELcTlM
z2xBGtyCSLa1QdcV6nhXFAzqytRsHL9ueXj3OCNcbGoTJ7Up6wIRuGl1K1mKEMsbG3qGaY+h6Ga9
woFMiNPaWsEyfH6ugcZMpmd1PYQiZ4wRpD3CIbCblh171FLwmR6LKLZsutHjnp2GGlaSW0MB3Jw5
WB47ReciMWj8wCJOeJOxPDbv85oKH2cDI23pLuMDZTwCPY/UkYYioejnwmsFZJjQwZT0/KWkZEnZ
UwMwAW+t1Qi6C+EkGWgRCGNCE6rd5Uof25QwwRozC69JxaqGgAQWBB365diqBnQuK7EyQDOS8TNf
VX7k/sZwUjFcBTXleMNbLPgNncBw3H0/PvMR1vqT4Ke4CMG8RjJsQxPNbyfQ1yTqvrlPRoQNpWcx
zT2cT+4gc2WwIoC6czYQuu9sFg7r5xJm/HCe4CLDD/1aLCb89e9kFriW6aeFv7SikDH9JBmnPUWO
YbWX5xs5RNwXadQbzDgxXDh9wO58OD8LI3l2Cd2WDfHzpnpRrybkmoe702TFo44hOf6Oa0DSanBD
OaOSW/mNTghGdLj+appo43oPunEUignQMUF/tr5kNcohdd/lRxPBEovQEMbfjEVfOgbAqr8rROrm
bxDNxLCOSZQ6EiClF2n4gT1+fZD/Vi9phiv7MKLcbysH45DCChS4JUKPl/nsk+KpkNA7dVnV45Jo
c2LGMtFq5gKE3x0nD0RO0VagSPZiLjaiHGZpyC/t2+cZbKMVInqHpWt7VHhgcZNDBaYZfRyo5pDE
jAWC958dakpXPd8lAU4uG+yCYZNdx8n01Q6iX8m4i92+hmoUwx1AwBzfPIJlMrGdeRt4jpzgIwWj
+PIEBmTFM5uzUknGuKfjUSEoCnHYYpYxIu3MlpFj5HW+1XoGoGWWP9kO/1B192ddMR5uqSL4deLM
P/iDNfaukx09rpDEU2hAEWl22q+0mfsC4Kfv8J2Hrojhysu+vAO264PZfB02VgvbN3228aoOKnhz
d5vmHsCGYh4qNxog4aHf5DCTDx/aLKwvphWRZIHlzE4a5ogJW+pmwaVq1pIgn9jKqLqIZ8Gt5rMN
6oU18foPTUm5P+IxvGrtEya5NVUKsMldLAuQzA8z22AnP2pnr0+YVp9d5VwnYVIHWoMRiPzAPy5y
Onf5FKXtGgeStDM57YnTIoPPOmczSmc0ICYS9gUvetT9fFkPcUlNsFbDYyYSrP425E/sRa6Kja47
S5UtGitK4w8uqICp372sq2pO6aGAi3sTGC7RSD/6MnUGZEDbUDxA8a9fQ9rElJv50MJsofatS4KQ
Iytbx+Po6oPtoSy9kQx+VVF+5Gmgg1TevdEELcf5iHnCSNr1xIVc1TR69PLge58C8Dm+8d5Kih2g
eQ18KNfxI1N/gRvGEtuxRLQbY7J4HNEpIKBp5G8rLUTPlMoxE5yZv9FSdqZUReo2bDgIaFEBRkpm
gAORqF9ipkE/3U3wESgaUw+BrWdg8uKnBxSmdcVWdK5PeSFIcsIFgg920BZQz8Av+XFSkrCxLGXR
JBzqlk8vzmMExoIP4HmhcPi7j606p9trNtPW3hFygxYNeYobnno/X73uMlsfaYkubLB5RmAFEjYb
2daKeUffNpWmrIp64xg3nZnOxEtGb3unkqBZagCZWD7CjqXM6T2+v8UmRQ7SicudJbHnwazuVMb1
qaEyk3JtoumTHyw5BIezZF9FFr8oDUx04gVaxjDu3LR18bITFbqtBYQNCRSf7u+rebxY2RgJ+JUV
G6tPy6MEN2OK5jOv4wPWgpi+sMpnloTSblY5fyYiwXmstHezonU6Hqmm2zNygFNF1asR2VAFRcHn
AIZLyEEWwd6b9Ko6qpT/5EHJ4+LvU793QEyZjopFH4hM7Y3Gk20l3/EZ/LbhXt9aYfx4uI4T21C9
evEFDtCR1skHevmUVG15W+w5Fzgm44pRfV5hWyS2Twnd+SI/jq6RRVq0Dt2gRRK75XO9h0HuMU4/
seuOyI+dkaR+8QWaal8QY8G/SVzQTtLsdljXVPc0IlAHefIbHM3wIjKucXOeZVr+XyqiIe8lLr0s
kdVz7BFdlOOLUBY5l5LtCXTRUDX3sk/Jw/8pHGAwqc0+uVCwBhulxNM/vx5FGxrK1dQ/+b8vePMu
0nFTBAlK0S72lzXAdo/Noe7sZwsDJmmtKUtfxRXfOqftjyRka+iL+clln8uHzcVcdn6roMbeoQM1
n/nBygSIu4to2yVBvc9KxqEioeL/CLNtKKQQQHt9K1hNwvP2CeNc1KWr0U2hxN80rY6qhPeT/DD1
W4/Qa+AoCHSAXSZIZtOPNo0b6d+4io9FAVKldAkaldONR/wVrnUZVsRopYFXXdDon5m1NA3fyZrN
TbYxoc9eDiDY5QgGpUljP3OfmrtJTUILiiT3/dteAdqNsmDq0ERNZ9mJYCKEjbUbz62dJa7jiv34
up4YvXOZR+4a17Puo2g6fSrw+uazlMRGCha14AFKRKw2sJRs16sjM4FX1/dQ6D16fMVcpnQ9mc2N
FRRUGGn0k7rhPjxNpFCLrvFjuMuCza3xGna2TYrG2tt1ORVvKKzDnJzMvwaAQjBjuUXAPBXLIGyH
K96YL+yx/awgal93zuT63qVhZaclKHbmKlSOpean8xRaPYgXHmTz09OuyCe1D3SMlCrEI6LJLcX1
cuBO0xIOD9rAmsJFOr1X8QFij+AoArYkxxF1/IEw0kITEFUvX09Mh3Io9NSsV6MDoGOA+KDoa1/c
ipLkY3Aqaqub5IzD2PZQeKTL/U+fq3pxtVgKDQZe32j0Y9TuPYneXUlL3vH8zgFk7e1C5kUReV/L
50EanlP/QGxLjqoL838qn9nGYoC3d7IpXABLNGpNPlKmVZXaMAnGXkvIUP3m83jfjrybLMKP+I0K
I4QOzLtflhUcwVhIpo5lvCrZXKbFYN5YBcm80hp6ZiGE75wN+ieZBoW8rPXfIiN32dYKKr3i07iY
c75DKvDKRt61xD1fMRg7qv961Tc8dOlq2duzFEnlr8WDSCnf79OIqSH36+wp9JjYMI81zfPGdsqS
NSDmXa9SliEq2Y/a+B6O5CJA6ZH+yZP8TzQMp3xBe6lgpTQ1EW4tl3Rh4HB6FNvgx6dAt1Pgwz/F
N8THUiw0MrwTn4Su4kmAKcUmmbJEL+PmUequpCNCSVFAguG2Cgaeeyo3SbF+pp+J2P3eXUAGKbMc
12MA4itDFI2wGT1i7LWttC/oKRsz8BRJ7Ie9DV800Ysnzt2bY2xgCVghHaeeAaEZkdAOWMsHX44i
617H91JeiTVXELywV8NtwgG9/vVqE6hWFxoNf3wjHsDaDJVHN6AiHKcYOxwtyMkjffTs2KVgOAjN
bZmWAl8gtSC6cxSgib74pbFBsoQmkiX1pPbyZjoAf/2QJRu9j1u42Ro59Rnvkebc1KTgStbnqTM0
WuArIGHmMJM28m1/34CV1Bcgg9aSDQMWjBFX4f+W1mNaJXH5qhoNcHhFJSh4AmjvTASOqI+m6O7T
xCDn8DlKQDtRTp37QjpKOqk9jxjQREKQjyUaJ5w8/WJ4W3ogZ+GELdOSBMeiPxbe1IhIWD1RrmaO
PsmFoE0Kr9XwJXwKzBKkWAFFjOdfesc8lp1+BFDoD4XWNATfYt4tHbeaoqYqFsxYpDBuRm2GnLvB
kfwgH+9WM5jRIm3NnBpo+SJJNM72pyRMb4zqWFz8aPqtAC71lXrfpha1Y+ndZi+B/SFgyDjgKN5e
K1pSHytw3dgKm82x5SKxbpvd6QtrrU5A9MXAFy70C2voqd2ZJwyoAWnj1TXkbS74+NBesHMKrqEI
E1QDkrFmEWZh2tLvdVZmdPqw7rp7ls9DG3HLG5jns4zL/F/sRyzyxXNP6BYLlMACc4lItFx0fw9c
Gj6sZezGJvTO6k8yjQFfeInH+cuR0PS7+eTnsYXWCF2tMhz5mZA45iVDlV8zh2OX0l1Tv1KWfKqy
WmLftoUjKEWR08S7PNzlXwXX+WovYN+MtqVBOyqlqCwxViAS4uQW09GhC7YTL7ZuyjZriwecWmq7
uWX+hxZ2igrWTltDba13qslrtJOdCLpWTKywQB26aBvoQ7jJypKmlRZ1op4NiuL/WZHSUE6eTOgc
iFGXuPFsVujJmJtT/Vas/CJ/KtjM8gm48vBY28si/zNuSUFroBBnvanaUk161k49CJCwJvQDmSqq
/kppIucru/gojRKbrwllyTziccM1Ko9fp7XRAlGoL4Zt6zF3M879Jd1jbgV1zWbXpNZJj6V2q7AI
TnUtFEzG17QfNdTfY2REbQ6rAkzYv6VlIitoJCYmuQEF+AHCgaalkr2B1uBjXgqWKeXBdaHqM1q8
hwXddbVtGyBmKoILsQV+Gs+UAMpKfuRcwCMaop7MsdHOmszjH3vJRHB9NT/O3KyZfPN0J6/RjRZD
vm3btSgls6oWcvA7QECIeiNIrkwBbG7H0+lAYlnl2VF25mZ0XiASAbazWAA/a9/Q927KJMe1bwoX
qX/jOmlbhxrZ5wqCKZZnYYGFRWhG8xsrq6ndpVvdgjyyBLV+H+7lY0CgGn/J8Sz3EQUVAUPWVUvw
zxppOwdTkj3AH7b2xy9XJZCHyb9IXjRVu5BQhUWI7pO/WG1/Iievjpj1L1AwOqmXZw5667T3KJsp
3lUe2O30uEPcKY3YVE1ZSgcTH1i/HwO49GYOAeyiHmSxhV8zCUBTK7uGfWZQ0BRvSLE5jQTlNapV
wTcMY0BtRahPQCwWfjTYzSxLg99u8z6vf+UADgmwetVl8E9I7K5cO6/Iptwc7Ygkf4yzzxVb4Rxy
0h2fOxEifNGxD90EHGJ/i0+twAPGoK98NecQoQjk3MVZeKF3PauIuDaXtSAdylp3ebfoVFWQuhzz
ltQ9cNo8ZmqUbNW5xUyKoY9L9w0F5WOSWonvjyNPqn6Z8q0+HPPw0ow0VPK/gUABcGbvj2rj1zbr
6KyTTXU1aqPHu2dHHdxcXY682Q+uvkEqjYxf8BUOhDsepRjCDz2dRT+df/ogDvuHRVZid2vsoEP+
6wzL2TbTfl9kgeLATtWCj5bDzsmwE5GglX5BLAWb7tkVfGrEHW9DSVGzgKIJogYj7k9FYWWSpew9
PlNqeKCXjGOCuIqdY0QcQV5a6r6wIwi5yHrYHgdxYT7tBpc+qL0zKdN/O3mJjYlXgLpOubByqmqp
j2vqtOShDbVAGiPza1bMMLCrpJ1caTXXZXdwnr6ZfBHoZP11g5JOWdWzkD56ktiW2AOreX99HStJ
bhZDoBAQz2VM9vE6a+srlZ0sFMwUMh+u2Sy2/HcJ3rtnW2Ni9GTSCsArx11nZvMaI5mh9wtpfUTz
MN6E1LGwiSdZSxzCCBf+Eix7S7+InrF8lZKnDXcDsJ5QSXH9hjeLwe01WA2hU8DP1Rjs4DDfWLFi
ua0mSK/Xqi2/45Or4+QS5zLO1uhO2T3RwCDd9L8gl1u3S9Zf1Y17721TkBopqgRUDdIzRd84Of8N
5zVDm5SIUZEUkkdN1YPqeplXK3EBSxwimmuIi7E3Z4dgu4mRsn4D6tB2qvXcWD3nxpTjZp6G00pM
ghZJPHbRPADNaV00UjOqxqIrm6zF9AfC+ga7B2H6h471+SHkwH9KVmjHtJnl307gMVJJQ2emlSn/
x4/pxbCWDD2XglstLME0LI7kBnVuVV9M09j+xrOGgE8SGPOnXQfKV++kOXHttHFczCoD3ZpN0QYf
uCXt2ImQHXb5ifSa0pXD4lSJAzbts5C4bZ7BE6A/9/E8JEbiJ24I+NS/Ho26L+/JPsFtyelt0Cs0
yyfyzWrHq/6VWcwxLqcgQ6nHaC0NbZaze2SnyBvYdn1lr9HYA4IdhaB+AB3YQG31Dh5+oY72tkmG
9dW8ojXuNj4ZZModd0Q5WjimC8Rws0zovJyp5ZHtCKm3dFPu0TKBfGktxCNXgn1dkJnxSLxpymZQ
3iOfw56SlU1i3FFSNr3IrUknnRDNhyW4KVRO/dlgORqtuyicwQeKCIqNsSB9Qj0MxSnOZz+aPht6
bglKydUCEJbg9V1JENwZ86ifmN2sSevpj7XCUHTY3VwmTvN1lpD+WmbVspYow8zOu6SZLRGN53pE
8S3uGXXj+d0hluyXNBPHGW1DNQ6F3AeyTtH4R8Kn/l96l/az9eKVGsiKFj6DjgPC9drUcaEMxniE
X7oiQ/29UMSoDRFvOgkWURdWxf+nD1V4bqDrWy5N2PB8+kWrv3sjz2dqAthJyPr0Zov+MdnySP2y
vRJ9Tt0AYJkklnynyUt79Wo8l7klYLcdzTEI1ko0w9dC1xtOa4U5ExMT4pVZQhN/zkQvAE4CHghC
Cv3DJIvQtatLKqIDwYKSexlcviOI2N5cNl2lpAEYJrujIA0MOEN2n/S0iRrpAxtaBroWahyzxNuA
4YBuJ3un24xUBmyE29xX836zx9fQ4ClEJ/DiXG/zld2ZdauY0IQ0dZgE0m18xrW/8PfaeqkpTs5m
MjikkxMbiCHWEfSaB9gr4nZwwSEfJmoXf3ZqzJ1xefDvcvP4gE1Q3iauBt+v1+tFslpYRjKTCOYi
Z0SP4lQG7EN2CgYTk0Fhny1SPHfMGb7tr7B0s3RH5+xqwh7EKuc7I26g6CuYGiOEmQkxg01hKR8a
H2lbdReSQglAVpUuVOIYMskICZzdwvXhYUxbNWVpNHxJ0iNz7oQj6271l+lsErQYt620b89xpLgl
e4pR6Dl74qavc2DvrP4wV3Q88pc2tOs2C9Jw+eKJ6uA9Q7LjVasIPxJsYPmzyoqoregvnz4iqD5L
3nmtraUn9P7nYRJlNqU4I7YH/wU6meN3+72Dm1og64wmH75alpLEs0b66eR0EzhZKMEXa7AMnOB8
uA+W5l6R+rtrpGo3wbb1PpN/u9/IbSOBftLe3vI+6ZnIvjP5q72pCj2BDh2THARAVnzmvZsibAQt
ALNdkYMKpVM5al6FaJKbZIilj9RiIa4auANKKq9hTC5bDx5tY653DtXGVdfOnQX/ZvwCe6SmxIGA
Uvfl03Vwv1vfhdFdmWbyn066f6CnHcqaVv1pjZNkWpDaJrLMKfTMzyocSo8OGVLKdT0bbt5GdD0m
lke9cLsTswYSamgEAsY0KmSpeNR6fTjRGD7oPFBb/zEE4HxOaBDKxoYEWuuuWauai3XmJMcbIed5
kv5R+RJaMujD7vXlo8KMRqxiyGw6TLP8cbIl+lKkndoJV6vnGdzJkLB1x1b5xXexXg+JCI0UQjzN
4W26kvWhY3xdfng6RYquDmH9k3U9/UiG/q4+K6Ol2McZBA/8mfabeyPqFC0KQZ9ZqvfccJjeHRdb
8MlOHdwoP7R9L/V5GAfkLC5E4Ji7ROOvkwFRbT9XaXEN7rU/i9bXaKcPzBI3X3QtVH9OVrSK6NqW
Kd4Ld12qjT/RaQJlxkveuGSbsFiVtc/H44FM/BuSoLmYtSE5/s8VBbJesI04iwDe9Fjs/V0MO6+9
5QUMfURcHLNixGMaYbhbv6csZuH3GTxuZnmUfYzsW78BF7PWyp+WuPOgAal35wAFEWkSLRN51azZ
6//6q/Sl7GKV0eeGKdnsVQOqrWL/YItywz+EqQfx4KwIfl8ggW5mBvBg8D9ShEGAHSG4Dfc49Mpv
cZRbVDQoMElmm67HQQ5tTbZP4TIGLdUQGPTdjfhSQIDtlpJ1Ojvk27Vt/6mauEwDYJIZcieQpKl2
NgZNp8D9mtwJzzVUPMlQqmYm4g/Wp72MrlFyO0v1B1hXV223Qdj4T0LsLF0lctt1UCmsIzseiO/I
Y8rInyou1ZE4VQJC/nZM7eC98sxDQZpf9684XOUtIW1tqArjFoy+1XKe9Kdl71oX4wUvcBAEISsj
5HteVqnCUdivqNr37VZhe+VMqHKjoP5fQGp0mvfnjsRjFnc2O4hVCiJh+2QGM2nmwvgbiXJOB21Z
0HJuLD+B6r9PITxzghPGsMJYnum4lFXN0zNEW9ZwfsVWoL2Oa64s0eW1Z33lCmQylgeLId/GNeXA
pJ0mo5vtOYNDpueyAST8KmDkn1cBOCNy9NigjIskgSs3sT39mJ/7QZGrsTDPQ1EIpBdc2nBwWidC
GW1/cVGlo8uYUGazPK2/pLD7/ruSPLRH+mT6LFL54xF6oYFtT+6dMMZEHalNz/N54bWBxW7tF63c
R+qJvEo7G8DHgPTyhDcXV2tJ6I25Il7M9c1V/7PeFYSQnomkfjRWegbgxgs10C+8JCEE5NrYTsNl
pmVY5DEofjg01VT6AuhEOxrWieCf1fng0StvtdS+q5mOTON5WAxQeI5RNjks7JjMPM5IP7ljXjae
bkqqHE6u4K+51+nA3PbGWG/tU8nuhASSt2uGVTJTun0xnez5av4rQJmAJ5bgPFbdPVo3g7n/cIjr
rcnMXwl2CKbND7akASDrF2x+1lO1r3ALJwtIXj8YtNljJmh5n4Mz0LbW6HjKzlQaz+MnJlO2TLW/
IyJ4uLYoUss03mNu7+xMsvdawjCxpCB+L+azxuYsdEunnu2EijdvXByGktRx2VJNvuTYP/NBFKfn
ow7pBkIBaiGvapauuuRbn0V8DIOI+wCYT9mvGOcWI3/GUSw/79IOWCxdS1PQ39Ks650aZQAkM6g2
8aH2X6dnr35BJCc/wHA1HpNUQp7JvfHrQSd9RzPXwGPSip3acYzznL9GGOZpLk+wduRM1RGBINj0
4Xha8gqJH2qzbrKgC78Jm4j2tUkfp71mvxEUlVko9pai5g+JquMGa+khIjbCE+Wo0UcrZ/rg/5rS
oUE9VXNHz/V1l0l2uY9R3xbS+rPKHShALJdK7ddP5dD2gr9uA0pCzaBrO+DwRDYn5AYIV/jh75PY
V46fqu5hIPbgwFfTakx8MrdoE9RtfzfTk0wAey9PkHtb5rzMWzxiJVss8XoAGEGtpXo4am3ATrDJ
KYfcWA/sX3msb47USVR2wDpE/CYPsxOqSRkkwZnqnxro35sOPnPyw/JdH2jOfhZCrm9oD3aMDerL
WS9Pkg8WGlBYz3DDb9h6/ohsW2ZLrzA7kdkETZG+1h1BPYAHAWeYHPX+Jv7OE/20oUMDUKXR9D2F
eFxkrTeWL7Yecsn92dJm9g7TfVO5VMIjh7bjsjTHoD9jllbJ4pYHNOPH2bAsgkaD6qK4npIkZNpq
ZyRPmXgnuN3We2LuecN+QXAGAqF+mBiioLCtCVcZ0yHZgAf03+bEeiQFgnB1Br97j5xwsJLRUSZP
I8lCWHyuuEko40yra7m+XQwbFtGtTDRGKU/x3ahbLfJxb3YHCsYaoYY7G7uWaQirg4/G7rh0qUn5
5y80giEteGxTAasa6nPs7Dw4rLsWa7A37i0m93iSX9LccdKX+Yr1yWCduGHV3Q7zkxD1vEBip7BQ
WlxR+togJiIPbuuytHfukN3ngLguEJDOFkktLEaMSGmmRSRJo1gn71H8d4jKHAXXEw9Ku34JN5FM
TJRoqOQQQrrab05QO0b6CqP1E08N4k+qFFurHGVZb1WcQ4LV0jJIQePJ6cuw0GOwzoacGw9ACLsC
JzwH2oN9ufkFn6vB+HIsCiCIv29m7oz7W+obmu5YkktPUhZCmrVqABrytRqD+X+BH0dJLQuqzHV3
MTiidf9OUKZQ8HQi5Nuw/vRlYxZ+z5tF6L/83UC35EpyolRy7ExsyVNdRnV2lG8MXoobf7IqbgUV
Rqrm2CmnwlaOWMZ3SgqFytOEwWf/JIXWdX/tMO72bNZJI2Ty2LJb/hExUAEYtr7IpNLBXpNYNYxk
gjFJylHIfKy/Bk0CQa3Rk+jVEzIN2I+VQPPYcKYJTDji1om/VsuyU9muGRXkNeu4ljGFfacCAx5V
EyGoHVDXDsJXUGvRy2Z8ZxLXRR/1V39WucONzFmtkLLUeO+ANi9YyHXQiCGpWrlxmv+bh0cj8SIr
CzWLZn1A2f3d91BUtxifSFdKZk24xvxnCOoYa/1wzJqpRA5VNy8DDb6dFLln3ErVBpDae5DDB4qz
/gIUbxHud1GlQ4J8nV5M7Sa//bhnltnRCNpk8Mvu2B/NV3nwTnFhMSASMZ0/fbQAvDdZVQJ9tJRM
qDY2Z3W3LFa5oNtbMI/Xhi6Ns7SsDP+Jo115pHVF9h8eghACyraVNa7OqBiimZ1x3DArWdWpgyiA
viN+9fCIa5Csd5iJFc/FxzyBeKGEOH4/Te2V4KUHJLJRX89rzVxpQY5KZYSLBQKsSBx7Q40g+ISm
Ca939Vpd82pSadJX/Hz3bn1qi5rou55xpVbBSXgk2QuF2N8XgPqcvdxRBB123KJMPzExw/NdxAyY
3CJtcOgR1RclPy/n7ciIUnJxGuQJxmWjgws6W5kXaQ/d6ct9VIO+JZz3hNLwytb34fB9UnNSABZj
GNjiNVPmwQjG+PdPt2lCIR+BGwj+4smlF2ZKqEFcNN9LxJFQIZARLwtnbKr9osRcDviuEzCMnjVu
IQ/giB/uYooSZP2myQoRwZXJAxu8h9U9H9Go4K/h27rnibRx+KIcFuSfM23v8DVH44lF/y+QnHbL
qY6esIA6goBrXl2PUwupk6RV4QWqWR+EfyQLHVhEga1F3DSexBgpatebxNBCIrDi/Y/i49q+C4q0
Oqyj98XwRuj/EleO/BUqkc4Rp2Ux0S1jlDgod/zEN9o56z45+L1ZoNCfR8N50KrfLLKfr9AI/gV7
lGDf/zGpeyh7mac5et1k/vgfHeHB54VjoN+73kkRVeG4dY/3VgN0LPyegnkoyGu6gWfP9+lOBq+4
5RCvbM+8oCEQ80QtKXPrQoTJAZK85nIYnc3uJydzzhle4DJ9WuBa9w/wjQnqsLIe60VS+QbrmOra
Sgtagv4nnXhsJck4fS+7EFSp0NiGC6eWn+eYULRp8uQI0w8KhrVJGitYVZZHhWPwUP/15ZS8bdFp
mkF+xYFnc/VDHfY5NkAGfSQeYoRAFcpFo7muVNMvl9Bbloxp+fOROQvnkZY8r1YdJRpwQAJ60fhb
WSLAJe16Of1leB/Od1pRn+1lbbfSa3NDn9xMatSfHJ8V54ccoDQXb4iKuFjxzcq3ZNr9a1/nGTJB
zIjnBH1+ZX+z20bcNyyVLjXiw5/qkIyX741HptTM3dF5WjQNOtDeDuS4FXjRlcvPY8VrEKuhKM9h
b1iixIYDvFKYAPFUu/Y1xDySZ0HkeAEnVrUQTK7emDXylIkoYD73XnI2020vgTGYP1qhHVjtZoCK
aKnI/MTHY/NtIjz8DqIc5TCvjHV94XWSjNKb/y8hTM453iNx+qyTXH5CHYwn81+zMvenDP8Ebs9n
BCDPeURhXZ89hn2ROeMG7FPXhNGkVwLdnRqu0zitkX5s2uXQrWcUvrEWlRJjCB0MNZyOQ2xFxyF9
RCa+NdVj9Kdg5F6NK2yMoUe3QY3EKfXvOC6WIxl1kRnkpLH1rqpIB3eRM3tJVRKC3KFr6kdfAT3G
BOY81s6qOBlhDozufzySNqc2SFg/zDJY1/penjQdxXUyTiGWGCX5Vu1KsJDBomuz4F001pK9FAe9
duWqhST/CvWumJP3JcVpkJG73xhUbKtosa84b4/A3oOUF5MER1irqS0+boborTa/nQTtIn0gVeKx
XHoevAqU3VkP2BDNE5AWa3MRsKEXnVMX08zXZj7RxAYAQKr4sxyeNWuSidXd/WOEZjnq8dmPfzrn
5HusUJ2Lj0io+ny4vcWGsu6uCfubOBk5yFvCMcaR+vh2i7OID/kdA0sYflPs1eUkpqw8Liohfnu6
pl21TUFthbVEKWVxjPjweIokCtslO7lDS3gyNCqMedUie5/NMGAkLfaepBp7bdz4ANLSAWDbZrlz
xbDKBezGZ91ZcZGzUD2xSNFLRct220cwaIP8Cq5IGyzC9CAvqcw2IEnVYvMCSO/NP8xXqtJwWpWW
qNK1J3azgKGoU2iLlljaPQjnD2Y7dt+qiFoEiYdjKPF1uRRhrMz5MdYehSiCxawHHfX1hEr4Dcdr
eOc2C8sZTT26KFR3/f9URC0QuyEFnpwO6OpXbHoymNOl9zhOYclBTBLLDwZRCNFoYInW4TBln/SV
dfgVG6PCEjQC/Nqf+b1ATflU3y3Q+06JdOcomSYrMz7kg4TjgU6c9xWXDdFP3bz/vFFF23bH/POP
rXU6LZXIU1g2iBecKMmsBxz7rewI1lUOFvfRAIeXtEjJUx8cAo/RjE92A198fT+A5H1oUgYhuc3B
lhIX3F3p59CMs+dFJT0Gc8qZ0tJ/XymMNh8zG6+sQUv+V38ENHjNruOrsJLl7MZrpQcyxK9GdGGk
Wo7ItWg9v8kKFanaoa21IMUlGYchY+sNlLR8RGtOLyC26AQyP61EfJ9AgJl9qFfEYSr51zy4EFjI
gEVMvBpdLirBfDevZ9ZSy8FiQ17p5Vr0iAj9l7IzDJSA7qVLiHYYRwu3RAfeZIxn0THjfBKReFfu
Ow7/ETuQk/4Wpq0IUSjhHQRNjQ5LZoX/OOkBPrRhw2xvhhXhXANPVa6OGDuBjHxGWFHctUhOp/ZC
oDr7B4TRw0DmTtnK1f8xSpii2wq+SIuxKokyN/2JgWvgiPl778tf0an9D3P1CITaD/cCTmX+1fe5
1AfZS88oHUbEIPEoqrXUfzWcB/P55cluZWPnor41W3EI59rOjKF20eGqv6HjY+JRuFgiTRkwJ1pb
mr/jqarkGHuju8zCxVxJeH6fKu50FxxjgCGszL6cY09t2Bm0o8M1SM0EMWSwxL9VyUpwd/R4A397
4JSNfZkw43DgrRx9QzOiO99b+P80kTLHOGU7iYNMnWicqYViLNJCuboU1KqTa40bzQks6RgKEw7j
0pRyIC1Ty8DMKYEpgYuZEA3OTEgzeNj2qx8oe9nUNmjkdR1x08f/EQ7WXMa60NBvK7lcQO9bH8x7
rfBBNG/SdhPwTkDQ47aLXZb9GFV6fHTNl/1y2dwV3LruZ590viOiQJLHEuvGNVn5u9hS0nr+zagt
Cyb2sIQJ0WqQ31HoOzEmrHABZIonmiNFRcnCD8v634YKcwQUT43Uxx/+d4QpB6fB1Xw/kh3Jo5sQ
wnVOKDzSjBEAeIfpTtrpLck/h58SFzX5LY9uAHoLdc2PJ2FEzvwlsrD0K3Rsc4JG8M+EuFZs8vhi
0FHShnUwh2L2q5RROz6IZkAqezTojt5gYjyjBmfrUNciMHw0/c3Bq8yufOYX0o9BAmBGpYXjz33G
kgr6+nYpJdG/wOJKGxJSNN18Olx/6OFLZhv7P304OWV+FNoSVH6Qygk1Inbrg8VR+kWtov7KvS4i
MBBiKBEULPlAvFYlBstGRHbbDct/6kvWbmSon6WwO+pP1JA9WDpJiK2mY9447ZP2qjR9xK/BIx7I
OsWdliLD8hrI0IDiKpjN4lFVTmCkyzM36DjePXKBmpZ0lqlsWEP+lh6bhoUcH+rSB6Tb/nZfwUPX
waWJRtM3doGJ/jA43yl+jxK2F9MMWQsOXh5aOPWjzSIUF556HSEPZF1LciDkPLQjJqBC77A/gR4d
pYSyMRNDML25WUZYM9w1BcZUQIR8skeFoGYsWxgo2pdleyyR2v8D3q85fV7RlzA2NRHMfkuJx4y0
0jgAtfwxQ7I+a6aEfVE3P6v6JHoJcUiph2PWQ23qrQZpLt/zeLUw+922Ww6rkHhTROExs75DGm0w
vo4TRuMHPkfy/EQShcaN/95ff/rP95za3HBpst/nMyr2t3hsoD6GXvqF6EzBppKEoM1z9RJz+czV
WD0KWk9hVcA5Oxg27zne7HJu4jRnUrkpdSdP/HfT2gy6vdT0vI4ZWQKAR27MnpO/g4c7A7bBiOEw
717IOk/7KkxEWGesJcDO6uf3WqvjdS84xV2q5OVd8jDXTlxbUtomxUyCcSt2dr/RiUc4kgAj/ejp
w8SHM3mmVUm4/3zOPrFfeaqQh6Wh0/MT2BLFYgybhF0qI+XUIIpvdiN1LeeS4L8167HN0psP1Ce6
KyavDfhpnuWuuPWXrARlZ393xrntSKrLV6Pt1ormwNDYGvsh7PKraqZEmR7FhlMtCIDywlhj1fAK
4N/Pi8TDMyAXfBGxYoE6/RIit8S/V7QghDKlBwu51Uy/oj6Ixm0QEX0rvuz3d3+1W7aJLk9bukCo
5J7LxZXnuHu1CFf6vhPISKBZv7QTj5+xoHTf48h3iDTwHFKBbibPLhhQskH9Py4h4xbzSWy890E1
L9hUpQmmd87wmcmvjy2dYMr2FerzCkVYNWpWaJnUfub4jKrpYD462UpAb51AqnZ3pQFN7LV6z+db
lmGJyc521j4BctA6uQ1Tjw4ZBFAvt/NpS9tfZPSh81gndv4iahb9Jgp+8+D00A4GmjhNgP4zfrFs
APBuFKT6kKJttBClCV6fDO6uY3UZLu4p9fydeajmLzxi4XKJ2CiticKVFWijezFpLDzjS+8zNCxv
jRDLtLhB4Khuwb3D8DWCfPNHD0mTS/aoFZdS0nHpXwIIhruwcWOSD46zGYB4u7XR9/iwsXJLBfk3
W9WVDyaVv1GlF9QmFhPRNfaLHVz2bWf2PcysEIeidhiXYw7yo7F9n9hwjldqx+UrsfB8e97DU4SX
XkjupVQNAPtvOj+nhBT91gVOuCu2mA/7pIDlzLxNIG+YXY6BZhiQEeNHCT4CZrJEa1ja1z/YDqIf
2hSCrbf896v+is2dVg3C++sZna5TP87Obd7459zRgRoR1+KuLS6ZEqh+tIVyibES7/6ev8PqdCYg
soz9D6g3oMH5kT0jnmI0OV1p68iyn6q4z4xf3NH8QkxTe5mzn9rJsDKwvSJjFupDXtYkmgFKEKbC
i5/hdCFMNYVipscW2kTy25OJVoUioxPXdX8fuwVVI0ox8WZZ9APl5g7HYSVeeopUONt9oC8Mzx+Y
TQtPSjOFYjcyq8thhNeZ8WMZP7Q33XW+4uf4p2yXF7nTRMPOTEHDy27+xxFwtgdsZfJfcbCjV4oL
l5Rzr4keMEONMwSLgW7S3HmvIHGD6cJ5Ib5sCB+MIU8YpTzxJ0kdzd7e1ycVgngSiyx+ruZP0pDN
fOmuBXcombFkD3kjd5lWSXeK9BxQ7w1/sCgvqFgxa9JJ+VSKwq45KjKNtL1QuUWVa2rRwQqUMu2B
6ioRHMLEGxFt6+oNXR/hcArtXDsG90QIdrMRG1INE1z9qW9yyiCOYos5w23QRvTtvsXeQ59S3Wv6
MRqRi2px0aqkjXeUaYXbt/tsJ3BY66kP96+VTuU3oCshVN8KrJUhYzGHamSkD5JgKvEIU1l5wLNb
XtcfOoiNGabsVOJQcPyEFj5Um7GQTmZWBisLWpfEo8rt4cvKnv8LDjeqjAx222ZVJcyVdfkxtTKU
R2pEZ8T0rrbvwGj1QlgwECNxUP6WptYbZ6XkR27NKla6V2xoDh5IKlPii7Fr40aJvOeGubjE6/5E
MOtfFBtpP+crJ/ruZSRgLgJtcK9KDV1BykzqgTJFPDAssNnwV5RhKKupDHHAnaOYT56kFAo/rImO
DuMfDzRMvuUySBMvNEphB8Co8lrYOJyBGxMyr3hYBa/gUltZxgiuLNufXiOhQwSXTh2xgMV8IL0S
1THFywWFk4A9s7tHqZV+O8FMBRwqWZfSyMnfND2MiROMS3mbIoGfG+MmZLAskIrUZL8F48TWmvSX
XFDn8Xubw4+R4J7faR+UB48/AR69yfesLwyrTdZAAm5ymDjeyNu96Yrgt+21+cE7bLSi5XmGmldU
owrphcPlhpWbAKmYlMhAhg2S+9dckJ5cPtmYT9FqRS8pYq+w4Y3Dhxf8CXeA00u0Czlq4IIR4zZs
eUdTcTIXb4fxj/ZjrmVFdAEPp3gRvWjJyub2V0qIr3CdsjiAZbvUq0B0jgCwsj4DjJ+rXkPEFIev
0XZOb80Ie4WnuyxpSG8JrPpNo9mHiGcXQS8rJVVDBtpjoYrLnAFDI869KB6sIF0eqZRCfEj/hYWx
+1WIG+j/ZEJImzWqWi21qEeJFk/PWX2duD4Ga8QgCOV434FN2qfS/PXDxJOixOXSjtbe0n3o7CS/
D48F54O8NTn841F5uMzM0KCGHIRTkKKEM6o6mT3xa6d58MB3e+j7olCwSI+FaJOu/tsCsDjB1ZR4
lYH+uDe8A71Ax+Yl6ESG/PWa/DBMShdUdLeXV+H2Y3PX6mS4k75rxsN+E2GL04GaWC+AfBCsAQMz
hTKnddxdZ3JHuDBGP/v9FnmiEygZrz0nt6K7caTwUBOZIRyFR/Jnbf9V2fylPxUV79L/xPxrDCaS
2CEav2lMoKBWZGTcgAr2oSXI8IcvfZxIYl6JB0TiLZMdeYcg546Xjf1N04zI0IJ20cAhvcy48iV4
VRugaZReIBBZHFCDivx2G8LgrR/JQ2uh9GuKWTMW+BPSielBM3M+2ogPBB0Q4S713VF5kBV1wI2a
p+lSOXjDgqc8kbvu39S/U6aFvqMF1WlZDyVdfwmqXHrP/pjB0e0IvNgKC92nor87MLkLOZQTsf3W
GQtRrpLi0vxT4EFZmc4KkDrWMwiFVHV7ecasjRWMXYsKRAX113/yiqD4S7+LPcX+DG4kD0XSQHAc
zEWVSx7XuWjhAGnhxs9OEPpL679nbFmQ+hAMdX3buWWymgrsQa9B4QIibQIAXb/h7nxci7VcZJNN
ItcYZmMncRMTmlwmCmTi65j6mejs9TaobHF++Y+1q/0vC9vupPpM/OZgT+ytf/NyaVV7avATNfdK
FF6UkEErGDuPsO6tzgl7AomOmewWWTwvWjaSwwa+FE8KlRd/prpgwcJ72mDrTlTwawWyqdO9Rtww
HjMpc7OTCN53HAbkYNz2Td6DCS2axunhvbKBsgo84hXTdzKs1oZSsvo/RVvA0apY1HbjjAya510x
HYt90WaTPn8ZoeP/lJL7uVeEz3c6f0ajchqB5F9rRp80YURooY18y6fvu39tbpM2LA2K4eS5ZPsO
exmNvv0IP+eXebBAm0BQXNEBKIB7SQped54zsbMpP/MVnUq94DwkTCrWBxufUtAVr6ZCI7UG+H7j
rn0iOv0ZECMCvmlM9pFtJe+J01hta1szQ93TALNO24V8Lm9GkwAfBWCGzewd5Koxk+9aeVwWAT4Z
jdg/8tFgrJPSOPPH4DzBc7+UtfdgXfwTU+XBazt+RNKV6LVpEemW5Ul+N4Wy5pk7L4vpVZod0NLI
KlfVtMtwdFBDzSri9xeEr2cHShYKD4/DbX+nZD04XRKNDs53jvIomvIsmWdYRoUaZKvvT0eGt/hy
O9W1q/B7U/imdzBcL+9op1Wyi0eEklHDURVFcIDviXgIsNbICgy9iwyCMxyeinYXY4szQOMZXuf9
3WAq/Paj717hqGlMY8bErbBbBkFIomNqjGUm1B2cgO7nV2bRK/EwUj33dV/Nw2eDY1Ifuii0zddB
450yyj0HCSF5I7IN6vjkpByeLfJBPNMha6KxKvRlmRrUdXNIKbVL1qqOKreLhVpb354FcMIk+lyA
Vx7w3wDxllqD4oyTibTB89q27u8Iqzn6cgCEPPNrM1UJYqGl1tWXGtlUGgZFg88mJzidOl8tkSCd
Nd1Xqh4UIoJPK3rHBLyJhAIgQn4yBGC5bcL7/zbH5H04q6KguWKB76s4uPRv4D2Ztdnxk8gaS+1D
/RZPo3fakLE/gqmelHA+DnNQka4o4pMURLWlb9qIX6bGLq9OZsOx++LLKvVfQMWSyfMWGxTUpjxk
EkV3S8cU8NHVZq7RFl3VNXF2gmQyb7j5g/buASfot/zSio/qIHh6ueUGUOiQrZwjRPhj1tBebC1J
Rd0Yme2qPkwo2jJO4+GKjLV0km28wd9C+5pT14YeJK7NmSRVZl1+Wsph3tiw+kB0SEP2lfryLCVM
PITLJ3bvB8JbJEj0hW9pJMblXMFGGruVyYMqm8Kk8kHT5TgXtAa0JB9iLJsPVK1XyyOSxmpmx8pi
03PbYOhK+8cqJEJiDiVK4fJvnMrW8ZBd2oSJw5E7ILAF//yljpAhNAum8O3/2r6m7flO2daj9KJ7
4AOGMl1lrLFiXoMXnk9Zrzh4nTT1J4OL6GBO9BO80M7/KitHs5kKKDmo4jaHslcJXjiFxDxtBO25
b3gTDpl9TLlGzxL1ly10OHl6hoRSlVZuSe6u9JXI2M7Jx5ixL53Z0uN6DulnThcvgEAf1TuPmn7U
M4tnLdRLCZOtpucC4ypZ6um0M1AGMZtdrna/a+ktjbvMqBHuFeIP824nIWSsLXPkl8KIx0/H6rhc
OfMMfhPThd21yV4AI0bJqCA131RwCtST+XM07IFXUmr4ZNEUtxHhEQoCxnqg78VIyQagK/hxMhWD
JAmeEx1u5GwkIDsAeXfo7hM+M7vMGRz2i6NYNZN1FOm0JAvzPQud+uCnPKrYPhL4eegyNeQK6U6P
E8oGq0QEHsZmgA3HXjTqylWxPPvS8k/V8frpOnd4uZ2u/UqVAFSr9evtPC37dIR0rgeYGgFKo2KN
PKXi9EgwivHxhtGe2A7Wek+mD0mzvCBQS2B4M79kjrX7RWUS7UKgDmqlu4TJEjUamn4OAuWtSVKp
+amdkS1ouwAZ0oNlYe3ywG5p/2MrlZTjQDKhedUELhh3OeoXWjATYAxAn1RCyKPqYDbdtVO/XWI+
XRKeAZyGsqjU0yCynMHnOkAX+kFaqU4FO6dFy0TqUI2GoEPgMnIvnr9lK1EAQiEMxwSVmpF5zzW7
EEjOkPJ0phGAfJegTtMnRVQMRNV9V0FNjFBXJ9lCWNRuPurG5VuuvFXp1xCd1bw61AFGLwxjxYwb
ep+0EbmrkK9I41bv0/Wqu4pX+UP2kvSurc0eaHTB4lMG55x0AiwfrTp942WrkbNDtQKaU9BUJ1nr
AUDRMb7V9lXZnD0fO1FuI10Afe5Vx3tj14P2qp1jd+92HIwmBCDXgFPQQ2anCDa920Whqna9U4bT
6QxAiWnn5nLG7p5BII/Mo/8r73ULXeHPxRkAzK+rGQNo7wJLxTDotAHttPtVL9BkvWScmes+PQRV
wp144M9uIYo0j5q9c9C0YqTLagZp3ST6lx/MyfOEzLL8Uq8zYKgplbOLkS9oKmUUhSlT/9ZxALlA
TOlYusKo2fS0ByqWY/hH3tsXpA6reF6XbL1r6kQalZDg73h/SBBcDf+BeULMu5PMSUjtgzjYRQ1x
S3e/WBuxI3LS167EF1EqFMCpzG0lWKG7C29d3yzZ8fu155Ou16JZFxLY35SuVjBgKQSYNlkgEhFc
BaqtdpfPslQapTTtfolixtPWJmCBl+oA9GqNfEOJyQ3BZTu9rdza4QF4VIyn2/cKXNUKOIYAtw7J
qoIPAufrDuhMZ/Jk+Yud/JQCUieWI3/WuCR5jqevXC5GcBrJqpsAH+Vo+uCm/6NnbLMpSb03NG4U
EduHo/f/TG07USpB2UuMOw8K8QPZQxfWQffJO2APtSILcdnd93etn75PjXk2RlpAi3XnRVC6roQe
J+Jt0Rh7zuR5N/2+wyGvr91c7XYPgKyg/hZgeH/bUmAjnV+GqhoHtQ94iHbXagHFQtiA+Fg53wYV
1jz3FKI+whh/TLra6nb92zaNHixcjABem9+57C8nKGWblq+eLJCvUJBoAm7kurctEu4WMJD8GYaQ
oJGPm4KikP/Y4E2zCTj0H+EgW2zj5l32q2wPVzo4gIy+m0TjnsJb8Kc6cHzy0w83/TA4fV63eZ+Y
khNUX1BmmqK4NkSWCE3JzOSUhf50apxkdvnMUGZaTbkchHi6giRFvQASyNjSCJWD5PI8dPg+kWIb
t7Y6kTcD60Ne7+tf9XbQYipj2nbkGPBYejWKZ41AOVNkCvtwCUfnXXyxs0qm5bM4qM/eNnhMr+kd
qN/fra622f+30ZKvSrVBOTMSw5dDubUT3vQqnaTesJwAd1cs0kpquF05PCC2VuF0z+vqADQjZTtw
D8uRxt/pL7ACWOnwYYC/XVe1P0SfYGjiOuTkK5pYijt+Hd4q5lDB3KmUaMuLT7UeDk14+c42pSha
eoCvz1o/uyMnvSPlq1dX9uYi+HOFxVOsqG2PXq/nAmzi9SEMuP4z09OuNr10I+OqsvVoB/3RipIy
iT3UWZOG+nDs36zavSN+PV3gZWbBp9ZspT4v5qMzry7uOHBGOs8+VTQPkoPm/nFxQrUFJVhrd40h
r8QM/PZKQwpMau4oXeiUEFtSlVKfSzZljdk3e6Mlq6k2/nqi3PYQIQ05GqiJ6BqPHDqXgp5YYtBA
4NqxwNATBcxj5EOc2nTq8Z+DZxHXkH9I/EyJmwhaLnNnIGpb0RyJ0CH/A0TfLJZr5lmJUNv0xsdG
a+UHRB7usXBQLz7kksyrGLV2TPrnQLQ0V8hqMBhiQG5V+aebNm2L3Cc3VakYx4lKeSv2UQ14BIxz
uoWuKZ2a32q4ifUfRN98LKWzvrHdG/D+N8gZdYUnvSBGaY+Q+bKkaeb50lmtH3tXsS5ar2ijfAvg
yGMWQgEaxECOq233dg7u2Nv8YhPkXq+lS/7XsHrVFuoYozU8Cbio03ldyuOnHwOp7hHXuU5VtNQ4
vuGg0UmsDwX5dFk/Z6e2v4wVU2PIiSTpCh251GdRek73hIhw+yyBCxF6sV/9N5b1lUH2Yq4leQag
lknqJ69SPMS8WAXx1rLq/btYmVQWAJEpT4R0PMdO5PMVX1yWHIG2m0AihMupg8CEK9lHXjE+jNqZ
QZ+bVw3IzT+Y220ZStsKue9ALYMlNPk5t6LgkEGkeRIdg+GvvM392C+wyZdARJn6mLniuIE9+ruD
qrt/jekcsNtvy1i+0njhSqH68tF1y2r7a1z+EBCcZNf3PKRFozi8+j8tKcJPCIx8JdeIORVVukUS
hGx9LQkq18QkshvZsbsjradFj550fg4tBuvULUgimAeAceaJlER3w6Hfm9CZPCdhbg1zLeMekhEm
iMB6oGcH2MIJEE6k/Ens8AoIMsdhE0YKhFTbz27Jafloy5zKm964RY2xxtVRVBp+91+fWhD6A3YZ
7C4MCB/E8ux9DAOqP2kf0A4hWtuu6+i3Mj+J9BUphj65cEGcZdXLYVKbXLVzxMK4DG4bb5IkFGy8
k9jLgXBXD/fXd7SWwTgIkGzQBF6uDVro25YGbyuO9KRAdhAJOlc7LwsmULjR4aqp0iT9int6IW60
oE1AqSeL57UTsAUvJoxeXpKgHdptZKlx0lzlMnrVvPxmh2vTo/C/3EO90jXInJCbgilx56B/Mo6f
KZz4swgWi5HD4iw3LVUusDTxwfTm7BJiJEOYI4UOsXzZ8T5Uhm789LGYKPNnS3RwvCWZwaygkG3z
b39StDeMzG/qywx77kuvNVPei3fnbxKSnyvtaRM7cASwj1iNLkLpBaR9Jz6T4aVgUfnE5b+1A2jn
ZTWjfxhECjgeeBaw4+e1Drt5HVgeKj/bgIYdKj05D73aTYjRlIAmC/yw9YcZmIQNEjAwgUt0TC1s
8RV1Kqa6Kndn7+IG2Eeiq51R8uUsAlhhcnJAyCS7WdJzHCFvZPnfVsDzBEau5wPXselpNaL0yEkg
y0vGpPYfyu8fnGmeCfpw0GV9MGKmmV+Pnr4y+twqbeWxLkY8SrM/haZogndtJLnmlKT8+vog9RMT
2rMl/IYeKfGO2uGpPSHFYj86h7YVTk3Sz2XFKVWRyrVSXI7slTZtDo0NJP6Q29+YIx1uFyZRIeTs
HIx5K7aemYeXHlcl3/RV99o/SoRWdBkxjHfkEybVEFSM1Lm3v/S+7OaH4fCnDRxSRgWCcuHNd5U7
Mq3fTLfKyu3N6i4cqiIZ/WoNgv4MR85L5o4u03RTlpQD07RlJ1Z66HCY4ARGc3ErgzDEZDwgC/Js
S00ABv0rVvsbS/1tdMzJLl3Mz9ZYKsQUAfbHwMVR3ZK3ezFMFeD1T/dWOoDc8NeCkiS5MU6FiqwY
2WKtVo4iLg3xkpojk4M5gdbcuZ9wL3Z8iPXBo84d4fX02WTAMsV/G3jkgBoad+r2xUkll6deOORc
INyttakuFlLgRgihOAGuQfK0ehRAd7F1Ox0mzpVClDYmbb8O568tiOIZQta8Xa5jaoCmnMS+o7uf
DEbAPNbsk+6KKdoWQ06bMOgH17gCcdTkdReQEMMvKRF4KivtcASLKjNPwnoqT112zbzdk22SKlv4
tNnSQKrQu8gZV6OKl6cJhURfK5WtTupyyoqlV2S5Bq+G5KoqTvd8c7VvGvm4xfn3EG8ym0T4cXNN
Jsx3UwdOyQJgWB72tdBT30iyNhZmQ9br56YVv46eyBEdUlUglO01U+H/RLEDdxAwTaiF+pA53H3V
nQTMrwhDRQFeIJy0BhdJ1sZG1hED5dnpP+UmUR/t19Z3YC1r5XICoCPVjqimdzGympycweKJ9W/Y
f6yWkEHOlej5MnV2EVTLquCUJh0okH8xhjwpU1iqmPqv5JsudLHz54eYfBQ9mq9s3jlpuEHwSshV
MrIyDORLWIkkOMalgNYSgOVXCEfaP6B8AZTFPGePBROcWSg5ckHbsdM0Ozqu59jbHf6TR4LqCgoD
2j1wd0HxniQ5+RTkGRbmZ/dAXbe88YdyaXJVKojWP0zo/799f30Cwb1qBMvGvOTXR17S99awLiJZ
GHL4alb6HCUHrcAHQrWINkVKeyKprimIpbiwS7ZOBKD+KjwmJ005klM9tFxwaAM2ja1lX8f2klmY
X5hqcvhbeRAiDUQqKUkxshkE38uG23m2QcD9VXDAUgtPBtgIaBDBW+Y8M+VGVvHrt2jS0dPCftax
XcGkwt89XgN3nQcSW6Qgf3/fKRbdafGwosGSJpZrh8YB5G6zrwlsEgx1AeX3DT05XwCUyk+H4Tt4
WtMtQjhCXxRUN4qSKx7irCHtyc+lK9lPbWm2oWVI99vW2KP6dyHj19wJvNX+F0EBi2qJ0vi1fdaj
iS9ufoVgSnJ8kuszifrxPsxexgWYDP5NG712oBkCBcfxEDJ7js58EKhqp6EdS57KxBiTPU6GHGVF
z9pwTxjG3wwGutjjnbRx5itJAfo6UirksA/tWN+XJbjdT5cI0Np/1kTqgMBF7Iyxg1FIvITQe8yV
rE0mlQSw7DS2EENyX3sklG7QJJ/h/IJcbw+MxwPTLUz7mUXFAIfAusglZbAFXUwcMc1juynSqdpl
S5jr1H5drrH9/iOZwX+CqHhMbHYSspZGAxWi6L6/iqH33CH5aIvY5iNQZatEROG3a5PXibRZ5WNf
UvUUEfu1xV4VBl82e0Ce649nKuRIerskh665eMCDyAfkAA4zZVimIAiOdACJ/TnHmYvPLnEVuQPp
ziHrbqFNf29wi6QFSCSfJL6FV/3Sw/1QE5Dxs1V51Hey32Om2POpcqbeRU4n0310FfvZbGPlrlBa
W8XAcij3/oDs5bOxv6KvG80nvlUsKaOqwe3qk3Fu/g916yvb/EUbrT7hS9hHWlxV/q15QxO6JRqE
50uuOrKVGEYALEupHf99N3uusI/hC70aPr2TdtGReJhk59gx5yIG5fv/OLUU7Di/h9aS5BPL0DtI
idA+aSSieQ9COWSoICLOpxDpWB1MGbVDKsLUuGI2Tc2KChv2cgahj7+EiZFITxLcJ0cM9sAcH7kw
7zxio2k47Xa/ofBdRNvd7pb36ONvgjs4gMi422eob9ECFyINluL/xyIwTngBaXBjFP3fHZP7M8ie
aePTJC4qxNmMKnZK2q7Z8L+kWe/EUZAzpj8tooh/JDx4wWBEJ+TqaDeSN2M3+PuJpzJ7WYbmaYrM
84koN1KQZ1x5Vu5tP9IIj3yI1HloYO6+VCIyLlbxC9sWjcCyXqUbx8bc5N9ZkmDNkfk3qH5J2WUe
Lj22K6UhUxF7erWndUZW/ZmjVqjBdtxCNwC5BhCI1zpp9k7mkxkMjCC1IVLLcSyZlNTFzZka5rb/
sMaFKrJ96/NGy0mX8zP7GthhGT4TESKS4mUS+1k/aODsKC8J/uC83Xv+7SybTtk7MVUdfh2PbNNR
1JxofJpHl0/2Ue+kIpNLAfLHzAmDJJTHzXhDC/kiqJ3JzjEWuxSQr1AWY/MHxbz/319ll0Vb/YSq
xoE5lFxvKbnuO0zcGITpLii8jze9FTOuFm7ffwLwlcfQL/hr/i+RE6GAX088N0RkQt8SsVmAN4op
muMAUgasIDF6CjfrR3/PNuEoHNYuq1Nce/wv7CtJpSRynEhQyZvnHHJnfpabpkf14oZ6TRABl9ZT
1u63XHMnFybMqfB2pNbwc38G5cl1wLDcWNWqVwEPTXASYmdeddFM6teTpLHA+ltZZHtoOpvf2A9I
BUzKqIlUVrzmNFR4O8pwo7O4HY+3GSaWrsKnA6o4av6vZ4Y8XkHS9o6u4GRnLvDMnnFAvWcxMvm+
4O9oJAb/P5h97sirUhw7GUWtQO81Ylyg92gxGMWJxIKuSobAdjf0A4H20HcLIQVDZqPQ12ofsSJ/
9NALoC/eD+kp2M5R/oe6iTK6NgtxDT7QQkLXA2BzXHoHcsLSa9RLH3notXW05BuCUqjVLnWZ0s/2
cFqjUCWFx36hF54s8t5gZHmY2oMuyv8UPw7XUXNH/K6wn/e3NOVUTfTOZvRcCLTTDlkwczEq+iZ/
GYYc9Q6c0qtgbnCOwQHBczm9O9W3iYN/LBuWg+krqwm4LPezam1eDbqR6Hi4dx6r/CpQIl9zdqq6
sYgQ92vBPMxnityZ3ekQZ4l2mRNhMtWtnCbjqNKABQa1/rVL4XfPCdvim06hJlrzuRQb2Ca3CVDx
j1sX013Vs7F0uXlSNh6UNOTzYPETE6LW5hes1DT7ob2lK4aN29hLGg7gAPjmMcvHvwXqwlGwTLMY
RzyuNQLlP8y3rxx96YV40j/VbC8LQNxLkAWlVD2SwTIP0VzbAMqdfMsqlLoqWSnsgkrnCq6wamLI
Nc1djiQ06OAvZpoEnfYWx9cVGs+juHYOv6gx07Ovl0TFVSN6cRLA70roIWFJdhbo69gvNPoQrcKI
0fUK/ttVVcbuMbdvnyRxwd83LPDiuQ/xBgndWGc+6IAX1ooM/uStIj8+zBSal8l+u+7SJijK7RMx
LcTW6FzkXRq1B0JgX/WpRtS56Ni3dZnFz8HtwphchHoShaP7i2IDB67iS/WFzq4B6GoAvNt7Rnh3
BgsE0kmCAfJ5FpgI7NR6ZIdj4RwxkkXyKaKny5MXDKL5+xHcUqQFkgO9rJfWWjbvNiKUPPqisJGu
BD8pMIIFGj0LnODuHhpurzC9AnGcn7ttLiy11P3xTQ1bNBPj4xhOkdDMir8eLfnJIoPvAQclhRgH
9PAt+KGVmJI1rPrS0XVHb/82q6i7SefZjql+m0Wd1Xny+8zRth6Rvr77mWTC7z3buY7bwjHoQV0O
SmpPri0dr+CJXsyQfMEBy9LwNxq6YR2dZjV4PKKeoGsy75N1O/3zE+XaKr+m4ILMhskXkAYnk8/c
XoJ+NlnjrxJoUtfmw16Gxs5drXG84GVQ9gYMOawREj+xjUgSZxvoUESLbrO9P6qEi6Juo0ejVAR2
XDuaH+UQBGlysNUWRQOjj8FBGXOzQS9Uol2GqashVqdchIxwBBywBOgHreiCUaY1YZ3r3nPzJuH4
52eLSQZTQUA6znttxHZqu5ut4NRbXMnXNnMmskMOglQY9cWH9nYEKpj9ReQAL8AkvIaQJHBO8X7l
Zo9M85MU+GCQfixu5i8uRXuYqpsdEYfQCa5SwQCHPPpyPovAsXuAdk8YdwFk1KouIGqqQ5btAAbA
ocjG/8DM9tdsEPSFbDmKbeLGabb+tRwIh7z93le/X+iG8YdFhkliwe3fNdlcwkpBHyzAhIuVhUG/
FEmdXLqhReun3hISDFhh7xhFyKsOkZfrPui+imSmQKVPJSQd8xPkh9EzOcabsLSKGeMSGOcXPT5q
NjWjjDWY6vyLlqxVGYZl8EVICCoeGYwnaMkgSKRfevbfhUJCvbzBbS3ubazWOjGq+XmMzXtBk/xd
PQ8/IrbSE0HelWYib3Qs0cEIpLw5iyU114BnE/ESuOgMoA8+gSTkE7vta4EahOyhGdTAfVsHvd8j
Z76ymLO++LlDshUaCCOf1rdR70NeW/ITLRCODmIrd/aOi42H+RYObnTZUKphW0776iFKjP6ZlsQO
3DhJ/SLX7L/8ZvGbQDHpDjFMK2pxjmnS34GFrp36M5foO81ZmBskdyLrN4Ytf4iVh5V5zuoZBH3o
iC6PrWzem8JDkmlq3N7uIF8PHeKbMxFyrgZ73vzcbZgHeOmxaaelSlzAFXl6SkLYAGycS6rwOgln
RIGZDEU517Avn1HuC4u7uGOa2VnsWkqpgNiNJzkq3MS8lBTDznGuDo+DiRzrnw7f76G6hnaEG+ma
on+fN9EGw41IIPMAzixdSJjVt11kUZ10C2pTE8aiIgvkYgpdViG3GSqCt9r4fmKS8EWl2PRUKWHR
JJUW9aCDKi3ivVq5WVH3eb2Szmqag4UeeLa6CQ7AIxhDm4DQrQS/5qH/vSUJE/zKtR5FiJaVnNC3
oL4FC+K0Rf8xABEON5qG7yoctwaFPifjArKbcj4u2msdWFOzW3yqmpypJP0ZDyh44emXbY3sUnpe
ETLfRUmVDLTsgmZAsRW1vM9DWc9OqFhuLIaDeqQ/AwBYaqoCVNY/2nsq+qQ3DDGxhttCdNJXcclD
YEFYLCqbWUYvaKVa1sLTFugBWYtK2PdXb5GzgiqDAnooUbYI+9F0O+N2w+9AevltZrhqJ6Vr5ian
QNGjI1fLdstj9Vt70vnOs34CawVZ25K0W7er6z/iqvWQtgApaUxwDPa+6HPfYuaja9r47dtlpJ2C
kJwobi33LhMUfmFiz1zQSVw9rnkkQ1/umSYxzRARM3pqBL7CSrBTbQ5K2jNCGxWT3ypi9QZ3hc1c
meoOZDZGBngc7fnQadK8bj5vLjbsbLFDaQdTbN3QW+rsMUZ30YKzItrF7cjqN1jaZlpRF4DQrhvo
vsuNFAKGligBBoCqtAg/lyhVkJ/XZdm0g8YnjqyUP/uXLLBZfGtGulGuMkUmlaRiCiyyns15dqO+
4vEXg492+XMuYPWTEGOuShyEvM1SZisrcKWIwK5eCWNxuMP1WZYuRbZ3qBEdpGKUuWSoivJtGJye
ffMaNv1NSSGws6VLVJopxQ7Q6Lr2cAbIzeaIstGDZIzBzbcx3+xfNfR7FjbSdIhU3+sg76Es0/YW
A9X7Cxq0UyANUWr+7YSugWtTyZUoXfdrYjRgg6c3hjxLDrO+6TLw1wUTvdA5LI4Gb4gW4Ordl5Pp
WXkzf1fFTmct/ry/ZWIhZ5b5phSzG8QMgKc20FKdaPzsXdUeuXAVMqvhvNGcpWefEf44sJCRmqMy
1rFV6Sm6rj3KchM/ovAHKHVOaXXd6WQhGLRJSipgzPFzbqi7KEPmpDO7j8P9uM+01rb8OhVY8UiG
TXFoM4jphtePuyclkIDOWwhQtfgGxh7nIlDwxVG5LhbjH5zMApN4XtAYNDtl0h8GEHNqfDziMXFL
mZtBVjbasS/M0XQQ3/enRXiP1cRlgwIV7vlpXtG1H97YRvmvpgJHvPbyZtxoIXL04b3dT1DVab6U
4PW/puFX9OR8F+BZheKeRRGkNyqU0ALet7YKhFxKXM+YGBdZ+R3Hto0ALbkV75kYgjA6ZdKo0X6k
X+RvU3xBwSpTK/1HX/GuBjq18KAQFQHTEgokobdwa3w52QU5mlHmDoKCnrywOv7PmqZsVtd3LWuH
SqtVbWqUT7jSO8ecbf9bywNqReh427sMD91FCU+a9HEzYnd6NjZSkehJ4kE5OAxuIQCZJxM3Iqb6
sFo3OxQVA8iznnRZ4o+VCpZs8wj9TOkjACS3ry49VlTqejqHen7jOiDb4HPURcxj3ZD6xTUisjwt
XWCMZd5Vr/xx1zEiyHbAdsHVI9SJf3kJRmyGtm8Ik3SXoVzhig6aF3NmucYg8DPsK54PvOQtjrYc
na5c9mBUKsd2dLX2zwwKdsRZ2Owmj0mJ1kyuIAHJgxJoHiZ7Dtso4z0vPMaRyfqz8thogn2p2yK4
q5hnJDu8GObaU+06WE5mHW6BWwArxET7Idf1dnjFYl9ZjhQQU7tXVlRGOJX2ykxbG2tKQi/s6nlq
9M3VPQW3g8Mw0GDlyIe3MCE+Dr1H60V/6w6hKgrpUNywttM6Yzl70djtyhp9MaQxEn/lhf6QsOPe
y3suTTXnHhWUJIWhIQSFi//7HP6fd3wpIn5ZnUxDFiw3ZFOc/rVAHibmIttcuEqgTwogTfQnklYi
D0LKSgxBJugfr8rHEmESYjn5ED49hFEULr/PJZupwnIcOw6Wnk7GFP6E5ejKK+jHENCvZgmypmyi
+lrScNcjp/bW4J8NbzLBRZC0GZIxCNI/F6gjct2dPG9+NO6JzWgXOkEjLk/zY0QpdcdqQrjj8FxY
2xegVZgyeXDL0jdJ/xlZwBhVGn/EULXr1ug55WUZ5d64UYQOlO/EPmDzFKOsnpAajSIVdSe99BSf
DkNg6lvy1OISgX4/Izg2YSphYec/fa/2jQAUkvsf1SJN8LWqBBDQFFsxYdpxmLIsIFikXMj+Qvr5
wvS0YWFFH8NaK/AX/z3P2B8vlHOHBe/2j8+ZNwebehZBkivz1BF0usKIP8glNXWmH925ynXe/i82
T06juxvbL3zpR/BrzdaLl3N2jn7GYtr+P+QGEFbYHMFm7Lj8ioDNgLeIvmtqMXLvKadYyMQC2BHU
0S9h6/adO+qatBXrk/KSkzGWi4+pUJ0aIVkrkKLaf6nHsb8R84d1QC1HXNuosfEFgnsq4rJlCoWZ
koFK/E1lx5qoTDGmjlgy7MXt552BuJRHE2EHsoilsGPs18gBqR2KpKvQuiWgLvCr7SdwaPPSNuWI
FkV8HRHtLxwSRzZuvjK/LVZ6pVvyXJ33m3kFhqfq1VYZ4SaccjF3bHBgSNTHhaIDHfcIX7DdBoAY
Bze9R5fVi0SijDHueIcvFWnOVfx098hR+Ozi271aYuM4+KksCzOuhNlUmKX/pyUovLlMr/Fk3Lbo
4S5jkxEpmK5L+oRL42ZcGQinOMYDG5YWpG/OCpMmZC0egOJPVKstZiSBQVvq/BO/P2iKnBgbQ9nH
3AkzunEw0lnYMitad8gj5IbKuur3K5qIPxEp9FAPZdjr0Gb3o5fGEOvZGF8GSjIt8GYh0RKTser4
sCfqNFLsVw+51EDWlbEpbFBYMSn0kAjQR+3pLNEU+/yzZnc7VHE0D6d9E07DAZfnzq7LsxmSfTZr
bzT98vH2nDyVdfaMTp0qWFviMRp4MZ3mEVrneHj6UD/p7xi98F64wnQh8cdlSq1iz26pVWM0re3N
Ea2/lwd28yP6lGTPT1o9QO38jkMQoohOLtiAwi+u6a1obnT+W3iU2Q/Rz4nXYMp2f/70Oi5d27ee
50osaCXoDG96dxnaeiUTVEI5NKjTkDg7X/vFNYlFWWBKQq+nm+kdO8OEAiN+9GnN8bxQvbZYhi9p
iMtLiq2/wgfq3plXhQlCUb63W+HHjitLROPi+ZAaxEJ/K1PNjJah0yjCdjwJqX2tqC7s/USIRor4
9g1no3otPEsdQZfZMMdtt3iiHWbXYCivzNqcf1CJshF2UXKpvugbEJ0Ypfc25vS7ZOWMaYj8npD0
QrWZBRJ8fg3SPNA2bigdcyzb2vxPD8bxwfnRhEkkV7y1OnbPxIUGSLpEhZaAOxUECsMjePR7jEP2
dVFqwP7ztR8P2csxS99gX2QSI+JMfmRvot/XijZFha7tSdbNSOA+JomisvtW72IFWRGM8exxbrZb
O4kXiMzf9/mr+BGQvKS7g6EawU+bt9Xs8lNTveVj5aWJxQA74UrBoNn9tH0p1AKVvMm6SqVaejlP
XmXYIQcAsC1+MyEvL53bWxLDkmxzgvFWiiSR8KXWv3uiM0ITg3LcX981oFlqPL6pa+ysZV1bn1Ls
fUiNnDQwGJQ0fxInrGRXezHj1wjTeUrucZb2oIyvTIBbl9Y8WMSPTM92jWh7TPTVrNGIaKBeRabl
GiV6qfGZ84kCxsyeZkvebTrAHPJbZauJL4JuMrq92kDoyckAFHbYAVisBvpB5+2nvmHm4m1OUbrG
nuaqONzkpTjiQLC04ETThYL/II/lGRXNbPSHV+wzp5Y+Gv84ne3sXnZrv6I6ovvPTPPRm0hXJiWg
JwZpBKf4IvEMrY8y9VT+1OdSnTlj8N05zp3ZpAtL2aQK5QwiHElBDla4Szed8u/yV7aMbJp2lMBB
mL1PoXOxHmLzEpR5jRt249wFNlMU7bTwiIPj44kQuQJDNoHiQd9LqHCSSAw4jrpy0I+mx1UE0Z30
bBSMZ16/VwjTeCHc9JQqLwi2DfHqK91dNxfg0T67xnUV0DmwbOOr83v2x3R3+xFDloIHKcYQ5Tze
I5lProdUL9q7gV5Sxuff02TN8jgB3NYrBNSYnnvCtoFefXz0ceh26MvkHxggJznx+iUfxiz234/D
oh2VK1wm058UpHdbT+e8iK5eiJD1wZuKIW7uo6sGqAfR1R8Ya48fyTdVPWk1PE4DEHZfsV/j37KI
2NFbGz0w3ZBMkIbpMecPPECvNYrlCLY/W4MaupickYNqhiH2qE6abZyhBZyEaaQ3O07C7Yss169u
t1wTWNEienV6iUi63aShsg+BLFwSHAHsaJjJLPwUTMulX0JTriu0NDg1X9MeumDM7FNt8NObF2gx
O5GQhcGSGOmKcWcKMGycixoosqkKgC9eXX/XJJNbhanp/JgLXfh38BZdht2YHDKYOZa13rDjKUuP
Co5zA1kl7kPCiRtf9r/tshoL6RiRWGi5rY2FzsUvYYBX7QJdO7LaPxg5yCJ9UtUCIavhU6uqcjvW
n1KJ0MsU4qJiOhHbhl0TxPJR2QKpgVpJpRhMx1n/R14TKBCuTpw/yTW1dv3kCEhNDHcwURKEBIYx
HICVi4rRlO5i+9tOqSOUAW4dnrewrTlGRjX/vRrrHePdIYrTVNO93FdugXrFfdjV1Oh67HjU4sj+
/APlx4magEZy6BzN9UsY2HKvchJ+kWY2CLDRNN3DBXJBAjE0FsfVrfjMIJCRv7QrSvl+FbVTnzYr
//EJVSHK5KUIdFaBmz3vAHHrb9MU7vkMhEmdCUF9te5IABPyQCgt8ed/cKTBB9fIFl6hrf0OOe8i
2uE+ejM0hxReZvjeM4MKyKyHTwZhVGsUBSP8sHTtH+XDnE1NOIgBVD7KhPgukA2fj6uG67JCKC08
dFgrvOrnRt1KPz3PkUcHDKqZNNgqJd1t+xBcQawiNFmg1QxsCl6XnrSE86hreAjH4EX1wpLwUPrL
Ref64tTz1DsegnBVtGLMiFaQyrhg0qTuX+eUmlAGyARfEDRWI5HyzsEKKOCF7TJMxN/4B7esDP1g
F67lBZ0cQD2RNUpP/T3yp2ILMICSxpZs1wd0MQcaH9F7fNUJ62myM+rZfcDj+1UgNRIR/BIAKvZF
Y2cxA9rXN5WlpjWNix9tTilXnaqH5PuSWGfkG5oM5aXiRPbZa8o0pb1hf78yOgKIyLTB0/2imDpF
6yHCGxpP+B5qKF3BNvT8oRxJaLC5S8iIcFFhNfjl6L78fmZ3SKyYmDudTOckaep02Y5jPzLi2IrV
t/+xHrpYNjIyzN06EJW36C5uWfa/z1XfTque3CqzQJo1xGLAOv4Wsg3ZANnetPM0Hq0h1s6MMP7L
Ut+eP/QJpLac8yTeBNM+L+K0KSjPm3UYLRIETjSozCt6LCDu2rE95uOJEe+89n9g8ePwlqxKTNsX
QUMoG4c5ShvfpiEhYWvFqkW/hh40lDBp77L8c/TGA4lEGuatWnaw7XtF4l/mNwTFrZuTR2ebm7CA
UIyNOi4gFTs+fBLaBzaq3P8TFXjU0N4NPmfduOKbStGpvVKX6ZO/rnpUMuLC7Aplf3nirjOPUc0l
uQ0ET/IFQ4Bj3jHnar08HQ7uhrtcZRkkEMWq4Qw/v+AKqMq/LYNEuxng2+MJ7ifT+9ZG65t/+Xv+
hRmqSC7ZbtxuB3ZJU6GD4T2iitnXs0wADHiftyfazC/E6nt2wUGylgeF/qoSu51qVUaVQiDvqNHa
0RFw9jC1Q2SkTTSk1kD/lgCxYpMwRAU/V96Di7P3NnArbwcHhJUVwciImaiuEQsaB5RyBp7zlSEa
z8yc6NCMJP6ie6qN04ONi3NP3yiPKk8MoWgb8Rtr5v8NYXkTB2Zt9wYFcie0+XUW1V62LoYKifcq
gKyVrKIbLKk6MLUQWzGuLE++bgwxAX2AkJpHkNA3VMz0YM+Y1vSNyiNeUH7S0Vy2umWAvCtZfQaY
obLQls1Y3tiuGYTUuYC2WVAP4io7MCw5thOp+HauHh9Y9e3nrve9ng6chsXHHRGPgEGN0RJKAFUm
3F4kZX6T0iAvCRi0wzyoF9FBefK+eZrR3oK9vdlB8Uns9mOTyXOUtLHD5kt44eVxCN6r/PscSzTu
MOdszHBWH2QZuWHoWP4Fag5BkZgxMqMfD9rI3K0a6MFXx5h3SuQ3UQCOvLUAAehwKkiO9TAHusDb
2ELDX7RpXtZkj0guQ6mQ0ubqUXZbEHEn3Qtcsv/jYCcyF4r3fq0A4OmD53+zBuVvEEHd3+WL/eFJ
yWFmDfGQOz3XOGYKJ71swKXm2AM4C4Utm71GXD13YWmSZpqpT2T6S5pT4syxSQjcoFhhTXoukpKR
9piwCr6qFMHmyEgK8uFl0UUyKnafV2jx7e3uup92RP/5KWxZYE7dqX9W094lNnGvjVd89+nElh8Q
IVQDKr4OXBveIpjGPmzPSkRFVAI3C0SKvwkd5wXkGQZ44Sn/W901zdfpdqhX1IE7XK4e8iqQ7KlD
FL/vNOSosUOUTJllIlaKXhk39GpCeHckX6P0fNUh0XQnsmAp9npGTLHzF5zMjg0hNEB2i4tgjS0o
I6vaFHgUUZ7o/ajj2MOPvG1vfs852A3qldNqs/yvfk9a88rbc8Sqv9euA+Kh288f1dCCV+v2xa9h
9jxJCEkbp1TfAGb6g0xQupXm1lWWraEeo/PYZIFdumkAHNi8sWlskw1pzJfOJHwuJQ0AEhf93vLR
xC3n7yuxIaYYmT0y6YZbBl8P89D02PhY8K6cnVxKAyK5wasq6aGyAdsxDkCPNoYUaY9t5fSkjpyf
8uzwge8bJPnlKWd/aC8noOrTX/Rb1uRuLvn+xQcmpXI7BPTWFs0iyHqPHbouGixJrK0ybe6r/Bq/
1tXKMKAIM4kiCxgGoJ2/akYrRa8kGoqbH9wnhYHHeAyhXGq3hau9nscQkv+sr1xAffpQI9ry9mph
bmU2T8QEmuLQ8CZ6TvYnEHVVlnesckXkPbqUFvSax4TeCO8ZNWaVpRjWuAJks9u4eJ8VBNiezYZb
JyrlJzCOJ2lXKNsEfV0agV96qBevgthN4Xv257UzezB5hMOfBHCVAnNvHdjKeOcdjlytuVROOLqm
Q5ZgG74EWExDR9T3JN03j/KgZcIWSSCE9zYD/S4XVqJOSCebp1Jh1sA9j4w9vjpi4DjYvFpiNw7k
wPIKVzldcCKwS1Ftg6si2ExqWuPMzL2BAIJJO+bU3jyt+SbWcCw/WGlM3qkOw/9+y7mK31fFm1DL
8lLaBwt5+3y+2nsDsktI0+J0jjWca7mKOS7n4bNOueqkgLLJRsL4U7Fx8XYBjIuPbvyjqjbYQNy3
OhC5GtzsjAoiFsapg6DeiFCK/SicO2ys1C2WJSUU5EdCbWAW0Es2KbRFqwCP8c7Y1ULFNrJ3bYnr
NWjvxkEzMRVaFckE5ZzHuY7Cp16zhERj+s/5WSSEK7t1ri4vV82m0e4wrFARDTvNm4ZGGas8nkiZ
mjJWfsVYFu+soFCHIgzvp2IFYbrcvgIQLXCwb0XjgHhZyKuXmYRI5MlIbYd4rpdnpHghMEmrqj3b
M1GARI6ghjxE5CKDUnK9xLbeCmdFEZg/WU30d5+qXfGRb9VLTKly5g0/+ECf4I4V01CceI5gBL/T
Zl9j+2biTsvX9QCmcqdtgPqEC4MMC2n15tQMmCHvM0zhz9SxAVgob10ZLkX4/hZ56hkZiCudcVKf
opBILMZxzBVrrvBYBo7NobJsZWQtS/z8vKWB8+TNkALWbfxI/7eD6Tx+rvgjY0R/QHG8IYpMKjL5
4ygWEkORKI2fwIXRCD1RkGdJY4toLQAEr02t4vHDxTCuQ3OwzMJp/1B4FsC51PGj37LAMgJUzEtd
a2Wr94Poo3cdxfUm+ywbsDWDQJrtMSt5HkQ+1Bt0IpdQHDHbxja2XZKwmgsEDs3jFdWVk9kk0Onz
erH8j92GfUtUIG0xsx9ZdWl4pcEMYnwt6VyNbLPLnRXcFtPjqKzYv+4Z3G7/vu72QpTPsoD2e9uD
rNZd5U5BQ5yoaTyO8DsCz1JWik0Fvtu4vd+T1mXFHpDIimRqGrNV2TOao8u2GaHjLMEOmiLLILzJ
HykPjb4rlmeGpDrT6LpNloWKCIyryK2jGJ6w+uVF9CI+rWQdTI5CAS8qsGybLgYUsWwglBlk+s2l
Y50Vq8Q6DsQRg/vDwDHTjYFQRrmFW3M9uUo09fguGLAyfDJ1zM6WLlFpSC4+16fQx3E29guR+j+v
1icaPtW45dEIYKSIC7o2PHt2zn1as3WnHanzrcAWUaHXzrg5celWg3flIi6WVKj1gzn1NBwCpMsx
qyRvi9duyZ16c77ga6ZFDosx22XqKhZ8hzDqevneNf4vWH7PRdlvyQvDMgk5WDq+k4eyFGOGw9nV
tlu3aKik82Edgvxtx7aDvkYeohXAJ3ZFxsZDSAN4haz7TA9EDykPAVNavvnCBHSHllenzxBMPG9k
i55YBg7SfqaUo83tX6s7DQvW1HbF45rK37AH2XbvWF5IATjhEPfQCNdCQtps9r1eDZAJM4qkzN/h
XHCVQoa8wU7U44OdDWmZNQOjOy4DjHGCve+OPAwurkEE1u+VLnE6gbCKCGAClsVIsuOZ7A/oA/kj
hF2uId/Okl8JnMH+cNs90cifGOfyhKfnA/sDKkq3OkC8GUpB9dRZ8rkVH8FahcJgBmRaYeOkwBlT
3VUpRRfisdPubctFqzHjetvTDrYVWmYPc/Nt1jlshpihM3zNDNJWFhL37kAy4p1JceiozvP7ZN0/
dNIgsFNGjIXbuvc4lr77UPE381TbGdTrxZ6JScUQlXWleRPSVdvnDNO/GrMV07XujP+2Ilt5AxAG
ipNpjbmIWw7VykxmNz7Z7YMRHeDq2z8biegNkDdNHIy+acP2SqwEAYttZ3t7dB0S0V7JB1KI4bG0
f4Icnq4ASqVsFfbU7qlcW74QKFf+7OV/BS84OGdwKB9gAwVunKJzEJLl+aiCCGcyWENo0NBd+szC
UMcCTYqXafvvxL2uMenmdqgJ+l+VHdJJfjPynJyttJqAi+viy/kJWnq74SPvmn+b1WOY0zmBqRPD
1US4p2sa04Naqu08Qh9iT9IS+O4UM/G/Sb7iDmVfdN0Fme02QI9qgZ8eRZCuyTPOR4gybmjVAG1t
PgOIWhzu5vyT9TrF3XT9iS/OBS51p6sxia+S5J3E/X6u4vYeNC4wImUROhExHW25lD4tU2VdFLJh
RZtjjBW0yOFKDU7FpbHl/G3CooHQc6S7WeFu+yOqlYXtXR8mxcfLt/akMnsIpD77X/JvoQ8l6mDP
ow7c5JyWH9zpYrxacAfBen2cvaNP47s7EZaDcfoMiTtPpMe9vIMfzTI6PREVBWZQlzCvYwq/a3eo
NUOoFnp2VcAoqkIFe+QIoL3aA4n1CAmVMGu6LNoBLpev0yesdNbnQe5uulr5zoEZOfmF+VbZSdaI
7BI5yNviD7KZxnXenPi0CPCawb/qpByEnXQnvbP9II+WDY7Kxt5uMmcz/fsHkqeuFDJy4JfMwqWl
kNFTtc9up7aPOu0aoHf/MM0dU0PBtqrONIWc8M+5a8T6TMxKaIJTuT8BGIGv12gULefsCYX6RNBe
meI/k3+EcLByNhI63sJE6UXK6n5Hxh2vfhJzCcnSe6OAvspqmiete/8XpWzy03ztdxkw7FJiXV9p
kIBcg6Fzx1ZFwZ+dm4gupxoG1DG8m0Z4w2rYzuXTB3MOPQ9/CZNsykJ0kAHLVIXs+4yMdHs4fAtr
NPrWqPuYvEwIRaQA3uLkq+yMKmvDpiGTsOPtb2aSwCpxy9Glnq582DQrWniHFM21hAKktrIW61IO
xOIp/Fw8n/T/pRhy/bYo9ly8iGczDVHQQimYRkvNJtIRQqmI/hnj2gwZsY89Nfs/vr6bq2MEws8N
FPch6zxNryHkHMdD1QqKsbXsXTjKM3usPCndf9oWns67Ny4HOcezimddYykQR2s8bn7KqE0YG1HF
qqqJQoXG4TZvqk3tD2gaUlMRNTLOeei0ozqBwiJVHJuAPsQg1sSdaUe/ptNKMZGz5vyISqjnhzcO
BkobGOn9cZrOyy+af/X4CmO1llDJumckahrff2KVuWYFZc9tgskCP9GR+68gwiLhouKaDeFgSZz5
FZlRgj+POfEYGQFFHmArKK3G7Ms0d5kLZNCFUY3Tg/St+BP2EDGh+n9ySyDZ3I5MEWIS4VAN0WjA
eLOQoOSXrD5fypGFac5Koo02/kslhzpRkXgV3zBDayLR+5bc3Sx+MySJ8zhPpptt23UKl4CGUu3E
KCQEL75hn0ierupO/fg2oPaaZSYBpGoTLJ+qsC+krEcgsdlAk+6cV/ForMFWlysJUXmhT4pT1EB+
sboe/1VRwS7AL7lvmZEXTK/aKYHt/4R5UnLpM8BuqoE2DYsZdkpWq+i9CFdYjttHhHuf482ucFXO
fxLz2Ruz9M2DKXcrabkqXA6j8AIWcnxDWko8CgsnKUP++tRSx/XZJDxATRh6456uQ8MK3KnBBtAC
UUzxVS2ERHAh6NzuzPlP8n242mW7MJB46SSktx3SDHiWcYfFSLvfphqbhEZw3IzeX/R1rrusDDr5
CxieXLSf7zLZUW2ZSbrSrD11002n1KQuMT4vP4L+BSBRGY/d071Sj95n6I0OMsFmAPAk0++Dg/Dc
b11Tut/H8FRZ8NYhCjWEGxgvLoD3GwsXQo1sOvAZIlUyRRWC+ZgTcOzp/8rAwREOMAIl0PcZ2Ly1
gCZREtpgVkCA7HFgz0HphXo1gCAhzDYyGcSuTYIAam3jneoLleT2Bp5FbhdKK+xqBEbwEf6e4TmA
IKB/fuEkZReW3FPvBSa/rTvZO/XNJmg0XPe0vrsb+khEgisjG0Pl72/kt75yQrTextmN1QhRljGo
QlVjKes/w4J6Pfm5qCk5lP46D75UGDQ4a1SzPGM/EedTM5T/5/NgRuVL2YrzdZYPfBclCNJagWcY
WTE5MEpq0ym7084DB1UiFnddJAX0RBo3JZmcCmaU9szEvjLlBdAl2xh4hKKF/Bos7IXm79wqTMl+
J8AKkSJht32qt70tbvHu37W/EbAk7CIoYk9yHk2aJJdu14UteVhW4QRB01CrWLlQkqdKidjOamam
+Dt8eOgfC1uirT1V14so+euHQoxYIH6w97+84e40F/xYyL3Jn8huv0QFiujUyZJiZsxc4Xh9SGjm
3xevI+m28u/Fdd1+Fj3iUs2UayVpQFn71qb6ZKujwgLao5l0jJ0dcgBUIcED3M1rD8vXeb8IFvBI
eCPqDVv4NLALC0ssv9ITP+6RmaxAOCB6H8qfHrjMyGAss3vnKnt0MpUjscEIaoM7idVe6rgFncfT
DuBLzsVox6UU+oykGy2oph6J5q7vpcT76yhXcb8Bs95nMkX+tfJBDkH57l+PHeEIotC1mCXufaHU
ARKhz6Ll6YYOzSRwrx8xhU+TnEmp5D3Is64Yr8SXHVwPH/Ggb0hIsexhIRmtXRmXjMosB8e4NNwb
MqSXLC+AePKwn25X8lnPPnVdtxJ8VqiDRglP3EV9eZGTJUbz/fdur6qjdq2iC3RkTfIOt3CVt8vT
YC8dyrR8rOkMhU/KWN9LQXidrgrJ2sW2AEmqzLHrXTaWBLQhbwZSpRcl7Yvscfht931aVX7KsXRI
ZrH9R4bhfRHlgGvfPw/XVPZ5ijf9PxL4DA0Ry859CdzD/Iqta3i6GrV9riymzgfhi2wFmA+Fl1Iy
d+xf76Sp8bxV25zTjjC4bllMYK5/8EHz2fO/6nyfrvgtDUPmJ0IHS7o4r1Z6+Xmn1OLtWqpbTfva
fIxdxa7ppa/fTSdcFNCiwlJWwv3SC6+UKWvR2tun0muOdKIs9VQGVm7DQa6LIUiwqh7iaWa9qils
Ds7vIrhNgjKeBxmAcDnO2sW+sMfw0GDtaoeA0UgGB/j4CeaM2pg4WHxkphTGhM8+oJS9f1W7rtSX
IPpm48LUQOXZNF7yVC1ANaVOw4+2pAJ3NNL9tz0kLBvFipaKtMDfXCu70+cSdE9wK0I+YZ1e7Cjd
wIGeucLxlopGlnc2yYB6CcuJJw+ubeUlJ5B/cj8xc8XGWU9A8mWh6G2hDq9OE9cUFHErulywmVot
azp6DjoZyJAJAPsxgq6CVw5TuZ8u+FlPlP/oHt+JvYoXTERO+KR7V7Yig5PT8nX6FDx5s/FNqngU
4xfgZw2dTaK21lN9xt3kFhCwRcM5HQkgjc8uW39Z+VIGXYrq/nGAPHru8gCPlwc7KlIPlOJ+LIX8
GZu3Ga1LzmyYbnTSrE1sQmTlA1sdRw04Be0lwkmt5T2ZkxBgIcmuLHqBVUojO12Bqqvm1+t8hW6Q
EIUJtfPGZg13k3f54l0seedrfUOWsNiRpLeqWJICNqv3kMS3RMNIXg6UEz/Bu7gQow2vZbKKU6qm
pNMJ7IRrqBP9+V7nj311Z59SUxukFr0BedRRd4p1HoEaBA5KcOBUgLvaeeZmj/1TfHUZPj0sdmS3
BcG5rDgdErYDEMaK19p5spr9rDuTKMCuOgFjWtFSqu1Ml3ry8TSlucuORsYRzEZwQFaok6TGyXOi
Tw61l07HlcD5nGW2V67VPlnlsM9CWVmzAsYM0LooOMuePzC3iJEDza8mi15oBBOR4wasZM+8IILy
zJAjbVstdngIE9vSNnNQemCppOYuMVL7URG5Uf7St8y7+YC7M9tKKZU2+mWhy5gnLIsENYcQYPZa
4lOWLeXK9vT5BhYz0wpgNstDYrtKW++QnOmh8hgBUiroGH9HMYuZ8JrRwH1sTjw0VWwNAdZorSgc
YAtzjYz87tDcdpq0JNHzQwNE0qOuVDKOnqSXsDF9wk8E8L9vEeuQOaF/RWe3BM0Aiu+gDiyH6qku
+14ncN98J4Vp7RQbZm7PTIN0xivuLuWqSJsV7+hCMkzXorZD8Rz9JC4D2HjeGo8P0fgx5hPfL4Hz
tCse4BRxUf9V0GF7q40l5EM8nhoLVGp8WV/VpriwMl/UFT2MWZA2ptT7UQfuAXlegQX0Ve4jy+I0
WGPYo09Hh+WyEknLBTux63aSYtbc9pyKzgBi2G659mW5/rnfGoh4uAxbhvxMhFnuJVQ45yfcNfj5
3qUfApjNQ76ihu/CsCe8M3/v+Z54Uej+AirD7Cr52IbW+r4OmrZVGiTXG0Ykfr0NJhxS1DwEc9rl
vBhnLPmxfbd1Kd2HwpaHQaBakJnpmZL6TzgDbuhgMWMDr//A0QIEfrp1V9wZKgvqZbst9j9Sbr7p
lSJ+mtrYBimvCfgT/uSsJOlguLgddgHCz34iV8Q3V8AwMyt6kViG1REZW8jlWoKaOY4ravhX2etR
HZa+lTYp5kAM4bQgsIhoEi82WVzCRky2p9UN/HudlPs9UsmniO+vlNerW8BMlZ/+8w4FLgloZATJ
b1kcG66ZLxpktfDAiof70YcJwUxSmJqvqMe8CA9AH2ZIopbiVUZ8kuGEdOzF0cPMLfzeQPWKXI/g
Hq0lP3bpsM14uRxL6q211XCy4vF0jJW9Ek/LgG7kEdkLgAhP8bgqTk1JO9lB4XEqwcrlxJFCY67q
7eutqHiyisvBmNLlfq4162X5bCqXkJgBeQSPRgSsPN4Ej1Ypq2Bm69Mc4IeB1Q0psUgC2NRQg/c5
7k93jsnOhRlfNkKzASTcmdmthGgE3SzuWgvqw5Gk15LcIWVJKj514k4F4eTKy+iFUYAn47rxnm7i
i+lw4kQv9B+cS/pCBMzeFUtRLwxZnDwSV9dn9oY41LLSJTblShcDBWGKtcV5ktZrrxGxu+dKg5s+
5Y4TfhMpYcwazA0fAkj3pg/fkY8hoai6oipL0UL2xr8wKOy/rYyIqAI0uN1TCOeD848jgqz5aMED
UF2NtVUdLqXxB9caR9EtsvZngBGyo2D7d8vFGcQ6qtUBdJRlbJJW2H0d5kPqsxOs967TZdGYxVcp
8211lY9DWZtQgRcLqWeC7Dzz50lO+A6ICArMg6nQFG8Emf1bWRytEnnm8PxoBgr3F3NqObtKv+Rs
n6e0i2l2JA5KNWnGiNwVgJ5tIeP12MTCNERiEnvZfTxVUplF/66/nHkCAzBEDLgW0EFZmqdVVMdl
GZGGZTFB9pjsx4bpbn7HPvkeOYVYDeFPL65Bu9es4M8SoU0UkxtB2J6/gyjOB0P1ItkZh7Kcs7FM
kKVOnYn800dXlFDcLhR+V4oVrTqOyIGUnA8onpZcva7ignuo1rq6kVyNO5d0kPGNmMAANRHnHWBD
ZmUBUuk6Sbak6OTs/dsH9Tk1U9twTNorFDYWj05QWvpHbuyHFkwkU9Gp3s5Y96qv4wE2IvgKvMS+
tBQEvthxD4LDpDW/wDGrB99bc9m4qCKId91lqVzfABM1jmvDpE4T08LM2q49RupeDIITNEvICYJ4
QjkIAu8M0dXv1/RYRwnNHATPDycVFmDbR4u5Yl9IPV3Ss++bEe7hHA+8BfVSYiVukT7oYijkga3y
UpLybKO7X4lzTvMkkIze02lbu8WCGq9Z5tJu56jt9fDiFC7G0pHmdDeYC2H2VeNImsiVzSz+eJZ8
09jPUtkx9yLDUmHUpFQG7NgcS3dLm9kMtF8eaOqxlhyPwEgj8/lAfputEiiBG6NlYhMrJLF3dFxF
YVAtJY2il4U6ey2oARNdkxetFZFlnYHBbf3t0pj/Rhtr4OFCSJh1YzZmLzI9X9zueuRGSTS6dKuf
AxPW+kWo0/qiwXIPo1YFqhI2hlxAybdXd4ozCuv31f0pWpWAF1v7Xn/FsoFv0zyaXC1G+2A53xml
7go6n4pUHfPpym/5AMnYseTVv52ePlcHhQyMTRDUTTSUTxFdjPnl29ql+/gIQbFrO9Nu0RSoGutk
VsD8rHNc6iBrqd+DqbLo2/aNUWvn6UUf31YOqFFh62O8DkgrJ7uKcMJbMfba9bsWqSr+rpcb7wGh
t0WWG+IdOPEE+ss/xY29Onch4uz2MbgpIa/ivBoh9dc4fOY1py1K88imM14Qd9gOpTyhINRMtI2s
lzn9vLpzTEhQde/C/6ar4bNARYIQAAWgTrMTMkmDnQsnX7upSXg2/Tm5BdMkiCN2xzCMTmPfWk1L
Y/c2OuenBGPUkOKKbWZfw4BWBCTMV8oOC9fg4OLwZ9npi1qibYfkbisWSEaFkYReflwCZFAU3HfR
QS80Ge0O0Wtc4FYjrvR28ZuB2QqqCezTNNrAQ/b19oAYs6rBxpj4lBnNBtSeuU6QA3ky1cq3nZr7
8+jg2DcFEsSeRkOcGg+naw6PcS2qg9ZVWxpGWld8qkZZJGuFmYoXy1TlXvESnKDGdVVY70lMrqoe
kPHZ7McfTjgW4ALW/EjDPTJ09z4ZdZsqYaIz3gopOC3ZLty8PuRrJ0oCbW9I2YA1tRxSWyL6EhK3
6lALSfw3cRAi+tQu2javcxG+AXTT7moJOPeJRBUJXqvtJQLZXpxaiMiku38wTg0kmuH5g0PRzfKG
QuLJdUhYm3Xikt/8I+vycMa+qIPKBvlW3VHXNyo1oZ4kR5o9KuW0nEI53WmCZshBG+SVo8fXFhTQ
U0rW1E6kSyjtgnyMQ5tNU2a6/QPxPSFdEbOsfMAMBvunf2Q6FHc2TA/hIrYtKMCQ3/flPcJ2ep6d
sx3gTMN7XAu1lFEMcpp9FqINFUe3xqAWEyDCyY0nnDRxcPNrlUxoUERjnPcZki1Kb9trVKsAk3iD
t81L1WeYcKzQv7qBQOzdhjX0q/XVj7NWjECXLQqvAgaLxUtiwI9b3T1PXJTlzIQjzJlw13g/CQ1w
NW2jZRlOODEbGouYaoCHdmto2xToXWlQnm3n2QR2RPTqlOB2DwGXCc4eey3dD9DcaJ0lYqBt4c7T
qo3uQQoo2HopoNhCjNAoiqf9uQXqMOBZRmVYUjCaym1njmCt9bJZmAVfwLRB/vhXDVj34jW9f14+
6fh/yxV70LTCoad0a4tnpziZzw2bhMQxakdqYJegXrGGeSUEtooFStGQZoFnYYfO+zxPFYUnMsQz
a8M7r1hcYwCozEkFdDdhgT5uNKDkzckuaA08duAO/LZFl8fRtpSWhHguUK+FOfyrYlOk9s9YO7RA
JQRPXf11OlULP7vodoAHSNzin4JwUNSb30WWAY1L/uy7hTIm1oAGPa7T8bS0BflRzJxbimTRdkna
x0ljI6DJYI2vfO3lslOk+6bcmudJ9erzvAqGDMz9gvpc4N+qtPqDFAdd9kAR9xDoqw3SsXKEbbC2
Vzlwf51MbbqLq1oAWZsqhZy9Luz5mjjXZtjtCcd9OvW+Vve66qNPTaEmRhKN+iJlHgS0YDo5qJVT
SDjWpzluTPy3bW5jSCCoPXUjgmfeaIxX6iRFXD3UEzVWjhc+MzoCNv8YUwbt3rNyUh1JrlsIDF/d
sD/ko3UvafLt42JkzMgYzkVdrloB65IiZKFPKxbdkLfEa7Mw1T7r0pMtGg5EDFus1731Bdr4hA75
jQapMV6jsHFkOVINepPIrl6k/w8d/eui+APu1jzxtJkMwwVceFWrXTVUGTTXK/2rgndjdHOIXYmg
GIMvHMmzqiyHoYm5lF5GD0fQdD+0z3gmNN2syVmL3qO0U3vzsJtPs98xeiuAmBoPIX+99lZmqHsm
qmH241hm2Ww5Xg3hJQC8z1m4wXi2wplMCmsIWJp81hgDbrHGfUnEidsqXvT63O7Kb4T3sGcr7yHO
171wgofE0LI76svUsNFLSW4hI+MCfwNCHqUtd4S7kpW7M3EVoU+8NnS8Qhg9J2tr7vnt/SzEYrSL
1qix9xa38eHYxthYHH2RSzR+X5iGhgWyTClcX1SuKS3XxWq0j7aMDfHJ0ghjObtDZ3UM0HASFFev
6c5VO4nWCa5hMHsJJb8o/dJcOpCzFsRCKuRevnPEwRrljGARfsybkT6Oarr5THKcquTY0jj9bGJt
8NycAnnwyHE0pSi65DqZzJB22GrRMZ9DTzIlMcm0/ZIPflyGmc7Uc/5h3JAYsJbAvHErrzbokkTT
bRBcinn0vSGtB2spBE7EjNctEQeyGZvOUizBYjL+xJWg0TWil0r8Kfm3npk4Eyg7oeXiyfZ0ylm3
7IPjZrGkJcmo1L9jwuVWuhshCgrSdfPjkgn0b4rCIlpKPozifBybLroYXo9vB9P9TO5/Vkw979l9
UBzyUCWjYptzwHxlHgvck/Q3lg9xsIoXmmEUrZMPZdSlalvoAdchYvhN9H9NpzniM17RuHcJN73K
+Dpvtzlw4zPGooLf96hkHesA06r0XgokAezYkQ7ZedzMds/iISIrJhluTDKf0mfcxdECgGFiGFRP
/Z4Mo5MuDQ2Z152O1Zk4/y0EyMr/8OfwrWtu0GM8Q8XBN2CzcWryjvO2pj60SNcHWznfARDiK/LZ
eNgZ1Bav8mw6/KJjJz1RWJi4+8Ohf2lSMGWW6WmysV4T5OsoPFl2fOSS8IDDzVuzfmArzZDNmcUA
MChc14dOlJoRXnHNIbwFu6jgg8nAymT9mFZE9t1vFDK1zCsatB83bZdoqdZ2PdwuukoawRQYWoYN
JVqBAWvbEUbk4XmXfiNAKywbqLJ/spRugge4aMcagIRgM9zhYZMx+HLkOH1eh7kEzujQFzc0uzNv
nd2FHtBArdsLfSelWdWHlGifscJ11Xk1wVhqhI41b9+5LI5vDEzm32w+1uowZo9a8qb5uQ9WIX+D
dCez7JCjtNjoLq9GzHd0iR9Y78kYQnoHFdL3fdYlukigH4qvpjLePExRxtkCXTnprZKm9U5ZTflf
VGSPXazGRdVwUsMsWKfP1B5JcKE8szGxfnN4fVrH3x6sEX1zLUq6jWJygtVwznHWp4scUVxsIhWL
HBqKzN6kFD2NXej8j6iNXJ+oLO8+KhMipFFnHXUou8B6Zt9Vl2OSxvD6EfSvK2Qo3lVavO1LpNJi
D+rznJnzu1/bANYoWhv9WQn6VMFcQLNLTYFJpU0QBOk7x1y21sRPKkdD1JsVKhEv8LTPsJJbzPPR
gdOFNw==
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_0 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state[18]_i_2_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_3_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_4_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_5_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_6_n_0\ : STD_LOGIC;
  signal \cpll_cal_state[18]_i_7_n_0\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal \daddr[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_2__0_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair82";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_carry__0\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \cpll_cal_state[17]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \cpll_cal_state[18]_i_5\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \daddr[1]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair76";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[0]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_11\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_5\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_6\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_7\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \wait_ctr[11]_i_9\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_6\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair85";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[11]_i_3_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[14]_1\(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[14]_1\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[14]_1\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[14]_1\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[14]_1\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[14]_1\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[14]_1\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[14]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[9]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_25
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_26
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_27
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_28
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_29
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[15]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[11]_i_3_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_3_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \cpll_cal_state[18]_i_2_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => cpll_cal_state2_carry_n_0,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7) => '0',
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1 downto 0) => B"00",
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_34
    );
\cpll_cal_state2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => cpll_cal_state2_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cpll_cal_state2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_50
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      DI(6 downto 5) => B"00",
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      DI(3) => '0',
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_43
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_49
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_18_in,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_15_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => p_13_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFEFFFEFFFEFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \cpll_cal_state[18]_i_5_n_0\,
      I3 => \cpll_cal_state[18]_i_6_n_0\,
      I4 => \wait_ctr[11]_i_9_n_0\,
      I5 => \cpll_cal_state[18]_i_7_n_0\,
      O => \cpll_cal_state[18]_i_2_n_0\
    );
\cpll_cal_state[18]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \cpll_cal_state[18]_i_3_n_0\
    );
\cpll_cal_state[18]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[19]\,
      I1 => \wait_ctr_reg_n_0_[20]\,
      I2 => \wait_ctr_reg_n_0_[17]\,
      I3 => \wait_ctr_reg_n_0_[18]\,
      O => \cpll_cal_state[18]_i_4_n_0\
    );
\cpll_cal_state[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[16]\,
      I1 => \wait_ctr_reg_n_0_[15]\,
      O => \cpll_cal_state[18]_i_5_n_0\
    );
\cpll_cal_state[18]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF7FFF7FFFFFFF"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[14]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[12]\,
      I3 => \wait_ctr_reg_n_0_[11]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \cpll_cal_state[18]_i_6_n_0\
    );
\cpll_cal_state[18]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFE00"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[3]\,
      I3 => \wait_ctr_reg_n_0_[4]\,
      I4 => \wait_ctr_reg_n_0_[10]\,
      O => \cpll_cal_state[18]_i_7_n_0\
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[11]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_29_in,
      I1 => \status_store__0\,
      I2 => p_1_in5_in,
      I3 => drp_done,
      I4 => p_0_in7_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => p_25_in,
      I1 => \status_store__0\,
      I2 => p_4_in,
      I3 => drp_done,
      I4 => p_0_in3_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF778F00"
    )
        port map (
      I0 => \wait_ctr[24]_i_3_n_0\,
      I1 => p_17_in,
      I2 => \wait_ctr[11]_i_3_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFFFA888"
    )
        port map (
      I0 => p_16_in,
      I1 => \cpll_cal_state[18]_i_2_n_0\,
      I2 => \wait_ctr[24]_i_3_n_0\,
      I3 => p_15_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in5_in,
      I2 => p_2_in4_in,
      I3 => p_0_in3_in,
      I4 => p_3_in,
      O => \daddr[2]_i_1__0_n_0\
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_4_in,
      I1 => p_2_in8_in,
      I2 => p_3_in9_in,
      I3 => p_1_in10_in,
      I4 => p_0_in7_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0002AAAA"
    )
        port map (
      I0 => daddr0_in(3),
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1111111555555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_0_in0_in,
      I3 => p_2_in1_in,
      I4 => p_1_in2_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555455555555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_3_in,
      I2 => p_0_in3_in,
      I3 => p_2_in4_in,
      I4 => p_1_in5_in,
      I5 => \daddr[6]_i_2_n_0\,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_1_in10_in,
      I2 => p_3_in9_in,
      I3 => p_2_in8_in,
      I4 => p_4_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEFF"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => daddr0_in(1),
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_4_in,
      I2 => p_2_in8_in,
      I3 => p_3_in9_in,
      I4 => p_1_in10_in,
      I5 => p_0_in7_in,
      O => \daddr[7]_i_2__0_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[2]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[7]_i_2__0_n_0\,
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[3]\,
      I2 => \progdiv_cfg_store_reg_n_0_[3]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[3]\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[4]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[4]\,
      I4 => \progclk_sel_store_reg_n_0_[4]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[11]_i_3_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00545555"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[0]\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01FF000000000000"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[28]\,
      I1 => p_13_in,
      I2 => p_18_in,
      I3 => \wait_ctr[11]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_2_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[11]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[11]_i_10_n_0\
    );
\wait_ctr[11]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_16_in,
      I1 => p_14_in,
      O => \wait_ctr[11]_i_11_n_0\
    );
\wait_ctr[11]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[12]\,
      I1 => \wait_ctr_reg_n_0_[13]\,
      I2 => \wait_ctr_reg_n_0_[14]\,
      O => \wait_ctr[11]_i_12_n_0\
    );
\wait_ctr[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[11]_i_5_n_0\,
      I5 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[11]_i_2_n_0\
    );
\wait_ctr[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_8_n_0\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      I5 => \wait_ctr[11]_i_9_n_0\,
      O => \wait_ctr[11]_i_3_n_0\
    );
\wait_ctr[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEFEEEFEEEF0000"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr[11]_i_10_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \cpll_cal_state[18]_i_2_n_0\,
      I5 => \wait_ctr[11]_i_11_n_0\,
      O => \wait_ctr[11]_i_4_n_0\
    );
\wait_ctr[11]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[11]_i_5_n_0\
    );
\wait_ctr[11]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[11]_i_6_n_0\
    );
\wait_ctr[11]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state[18]_i_3_n_0\,
      I1 => \cpll_cal_state[18]_i_4_n_0\,
      I2 => \wait_ctr_reg_n_0_[16]\,
      I3 => \wait_ctr_reg_n_0_[15]\,
      I4 => \wait_ctr[11]_i_12_n_0\,
      O => \wait_ctr[11]_i_7_n_0\
    );
\wait_ctr[11]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88888880"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[4]\,
      I1 => \wait_ctr_reg_n_0_[3]\,
      I2 => \wait_ctr_reg_n_0_[2]\,
      I3 => \wait_ctr_reg_n_0_[1]\,
      I4 => \wait_ctr_reg_n_0_[0]\,
      O => \wait_ctr[11]_i_8_n_0\
    );
\wait_ctr[11]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[5]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[6]\,
      I3 => \wait_ctr_reg_n_0_[7]\,
      O => \wait_ctr[11]_i_9_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_14\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_13\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_15,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_12\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_11\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_10\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_9\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000000888A"
    )
        port map (
      I0 => \wait_ctr[11]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_3_n_0\,
      I2 => p_17_in,
      I3 => p_15_in,
      I4 => \wait_ctr[24]_i_4_n_0\,
      I5 => \wait_ctr[11]_i_3_n_0\,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__1_n_8\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAEAEAEAEAEAEAAA"
    )
        port map (
      I0 => \wait_ctr[11]_i_7_n_0\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[10]\,
      I3 => \wait_ctr[24]_i_5_n_0\,
      I4 => \wait_ctr[24]_i_6_n_0\,
      I5 => \wait_ctr_reg_n_0_[9]\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state[18]_i_2_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFA8000000000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      I5 => \wait_ctr_reg_n_0_[5]\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[7]\,
      I1 => \wait_ctr_reg_n_0_[6]\,
      I2 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_13,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_12,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_11,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => wait_ctr0_carry_n_10,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00A8AAAA"
    )
        port map (
      I0 => \wait_ctr0_carry__0_n_15\,
      I1 => p_15_in,
      I2 => p_17_in,
      I3 => \wait_ctr[24]_i_3_n_0\,
      I4 => \wait_ctr[11]_i_6_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_14\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr0_carry__0_n_13\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[24]_i_2_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_14,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_9,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => wait_ctr0_carry_n_8,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[11]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2020.2"
`protect key_keyowner="Cadence Design Systems.", key_keyname="cds_rsa_key", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=64)
`protect key_block
WrLPAmevOeee/HiaIGgPKffTsGjPw79Mvhb1LvIE3IQs20r9+LQOoFGpfUylEN1UW2O2frWdS04S
72SDyqvJ5A==

`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
C57Uh05FvDEJaXQ4H8lC5UbDO/jg7m+45NOtD4cM+eEYb3jcEPXS/mMv8e0ZOAe/mg7S5VXmkWr7
VEk0dR5AU4kxRj4XjFKlvVLZkhNdXiS3LQk/EziN2GSKJjjDKBkNHEfhYIGF1ZkOpC43O4yuYrxk
CIWTpVXywZi8wCaExe8=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
lnTbrZfs2R120YpSyobtyskobEgxZSAlXnUQXw1gJpszgY/hqhzTy3v0ru7GipkY6qPoEcZwNnVX
iD7GpCBRhqKix8pqMugQ1kvNhkn1r2YRhmA6XHA0ry90LNrf+n9uqlf476IBJTLTd3uu4ZngV06I
QvBbiq8tjaP25el1krCHHl5rfNirhuwiDDOMI2E116k0hSU8spCYQ0rZ4zCPJqOKT+fAtz1I+L2I
7khRnsRzR+YQ1RpBojQPxfqkEiv3A1XZQAUu2jSrW9PWm/3IpjLtJkZmcI7pciYLWv6MsTfFOhxV
6plNRVK33O7OxS/zjPhtulkG1IT36qOdQJ/Taw==

`protect key_keyowner="ATRENTA", key_keyname="ATR-SG-2015-RSA-3", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NYPBrFjA8rEwnRj94/W5n/OoJJ3VW9KspqmB8LGhkba5zTpRXGx5cP5VSAONdwboNqGe1cRhXJpS
mEHlKqR0glqNIxnLFETHEfkwnm/8dMDrYX6GKlEZVWbhg4uvlJIq7o63AhclqIqjyA+EUIWFI9av
c/Cg2WZkvMEk5Voduuli2eqGDoNjtmDUO4UdgeH75LdFY+E+U4xGGx2EjuMxwi6MtgMAzDD+P/gb
2nE3Cf73IZGJnwsh0ov4Y7OeTZ3lhbpUZqjEbOmWRvr+qHsDr7W/qKnJlzCwft/TK1nwPSkQvDoO
Sh4iuY6J4CC2wm95ser/gBAkQRbDLCyN6r+p6Q==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
l8u9KWR7K0iPE4cKBtlWMJgIHngboNXFVNkkmZ6xHn0dciEOTcoZJ47OzbolWOOFGMusDRe3wPtf
ExmCTLetP1a5jaZMnwKNMmVJqq0v1MCXmQo7CRSSvmjqubldjetWzfvokwLk6MZBAh7O+uM2lRVg
2JUh5JSpOyhotZWrrds=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
sS8d+5TDoy1zTTZMk5jun5fAGkESRFp8QMV8vg1sxwTYGe/MJptNpwEltS6HAqGJ0yAsHgTGiwbT
+PlF6ZE7GdA3glLDui13HfwGjVy0dNgtbTeWYb0FHGMjNDSJfT/IEaYDdKr1JpgrZJPIOQ7HrQF6
YMldqxFOawfLh/OhhNaa5tKLjc6+CsSrjpDc2xu/XL01G1T40M44u9ezedVs8kEEFbhhJoSZJr+R
Ylnota7Y4vr97XPxV540BG16z5uWCTfxzmtqjY0jRsdmMdWnhPVEemtBUdyBgpquhyWigLjIdd+m
9FytOvuiYqx/QxlsxkfK+SGt5NTbSf8tnbpcTg==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
jNC3g1ETgClEMyVRhJ9X1s0X3KSfCdTvdZ0hojJSjoINg4/IQZvPSTnm6KvDNN/9PD4ErCjmDDOV
7sMbtgU6WCbq/U9qhyKK/PWjXyTgOd32u9xnMP6sNlms5y7haCan/c0J3oVpTutiV6FVgEClXJfB
n6wb0JyxR6eXI1RBZNNu4xSis1Eylp63Pg2jds0dA3HV1PfmkSmZ2llTUpuUh9dt5hBDsgevFCqq
lEiJByppRy8Qv3L8bbNSl4LQSQfiGho07tKxnCrEOqJG7yd5jckcWNgwK4ONAZrBPYPjgPr/6etW
42E/gtZfx84l0bOSgB+lTAvbVJ/HXcEJ+ULNJQ==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2020_08", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
pTLqFXpPpE2wsvVFAPd6keg/FFvC68hyF9vLqKPMM2rj+6kUgPBCKgz90mreQi2fbuua+uvx6l++
PnxknxaYB9TXxHfRJsyoZX/lDaUDvlgNy3lgZ10JP/sGNlu8DMEiANoLx2Ohda9e4aq9Dcpr3IWp
CBAzAaUYSGBBZlIxhN0o1NGemu0bHisB4FMqqN144xTFb3G/ofll70V6WbXVqq4JSE85mg9m8Sny
Mylfwhg7XM4vQBhWx1WmUxD19oquKtZeWYm8xJ/0FtlO/dZW/v/IrTsBHO+g31Tuc4Yeq02xEa1c
lAadhPvCyPFXNR39xVwlTKf8TjWKchWjriUEHA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Mz18GBawyyJpgag5k/ejGuWP7010DXxbJmmL/KB398ON6rHGp/E040EN7rcmiOjYamjthKi+JJ2H
Tsnh2qF0B/TBwgXWQfN04JV3tPSOr334V4HruGr6OWUGQAHJKJsH0QNDci9vwkafL+ZLz1+0JhRU
Gw+LKI/lB6iQ5sxRT75gHKPtr4swUQdSkdcS9UFHulKsKMJPsSMMQnlVkHPnlvM3c5gHCbWM1V/+
GXVuzNWNhwqGZz8iUOKWTw2IVwb2FoqM8OcImKR2VhTloz8FFMN3uYbLd6PqzMrb/IOKBNzLq6ZA
HllfEYb6sxyvg7DpPdUkiMIe4F4KLLEgaFkhGw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17984)
`protect data_block
oYjQrejy/plCi7J+8Yn9O62uWLKs3Qr6Yp0DiulYjvMZxu9S5JBsGz7Cc4agpgWY7qDO/toM1w1j
NE6Iez/nCi73ktPYoVZEdjauq8JLpjtSrNyd7kKVaIx+sm7Kwv7DVu6o+BtWk0xcDNObJDut0w+N
Ga1C61KyVWzflUpAhoI0A7GsWYQpIpKv2vhL7ioBEAalw+m1ue+TQo/Hm48KwdWChAnYprj5t/6z
aI2KKVuFU6cNioEO7AYIEKKDvZ5SrfOqce8KbreCRsmPsq3NKWQdTqUYwZyWbakVuYdVNcBvyRZD
ll8QU1L/eu5XhlSCi4f2DtCWWgS7U0IHM4OnWtEa3JSIJ81iEivuMdY3kiywsd7IZ0nbwD3KQvyp
55yE7nEJFM9xJkg3FbqHQ0DchfSQXQoijGYjIvzxAYKDzVq36/O2zCmKi0jMaN1yY57aQsat2yhs
rkZqn/AaaAewklxTtpuTOSxKakgtzZEd4IMOCvViSJ6ndBvJvr48kEkBXIGIiUtG05yZUzHuKKdJ
U4/RrH0TIFA0Xy3lyan/h78RfwPeDIpuZx5lN0CRxOKSaNa0lLPb+7/wtC7VyQK4LRkSeey4Fx6f
nMPELwYGKkMXPnDUcs/1NHeubCDZLp0BZoxFwvRw8fZAXd08eyh93wj67WYiyosFAj1RYMcQSquG
q+cyysDnt4eMfz2rAKGRsgMyee7ARil8P8iOm2dlbV5PtTTksbPLueyq43sx4WMqngSzShuwJ0d4
dIWOBOqq3Z45TYXRTVbVkO+PPHWdZGNCFieLW26iypUycWK1hv5r84PLLCDswnjDYXFubC5X7VjY
cRKUoXgOPE6quF9gr6zZMgN8/Qlvfl7hw6VJ4v3TYOL+KFFhJRiTah/o9QRwRikPLcXhg1Pq2kZW
2pDingN+wxB+5fSDECiLJfZlUl10aMdFCzjCiFhuGoNqOUjqRyTzET/Jc3jTZZ00b+lgicM5XAIj
JogP4UoDxK12wXJqIRBwIclCCZ4jzbpNBC1+LwcePGX/1tFMzkpkCOJyt5Co3aiTAwS2Iq9PZVQi
Tgz+gVE/Q38pSnTvr/45T4zJpM0NsU5TkjP9aFhMAIQA7f33chHjmHSjVGWo4zLpZqV6Vdw3rdi0
at3blHMMmwWGtjezxbP3i4DUlp5WOCEGckErtG2fMvrzAMo+6Ywe24/d44USrVtYe/cO5Vl9icay
3rI2vnKJTqqiKyqnpsylUA7c9OiYwk3MPNnsyS1R+dR6wj8n9FX3jAhFNXPrHubzmvoBCFB5bwMm
5Qs/q5XzPoh28ZC9O1DWwUooFpRShW6oSbk9fj9CzLbNDjwIjWieoWnQ46z2PBiZrT/jTrLBsmh6
wJGwR/ZhB+fi9AJfpYVMKLFNnmNgExSvecO+cl8SA2mb2p8a3wEovqLS/yojcSu0/qMhF5e9VfcY
lAcIbLH9oVGh6rTf5AR/HP26AqkQa5aOgygq2PrrE3m/kL2wPJ5fWqaq27j291VTzbxGQD9cCe3I
KpD58Wro4Be2Fp6P0meEZ3FMDIEucw7ziAixRkniWxssKaBtxOxFBmgArJrDHBHneqd+2V2erxPK
V35Ci+Nf23o3LM7q8JnbrzS4t/knbORTCTpW8tCmPrpmUwVZLB0w8K9MP8DZ8ddWALUoh18QkGxV
1PssQ8t7qWHYMToVniDNxoUQZzdpz7YcgcRDCpnzZ2BeXf8v+AscHau/GQh6LKVXzPk/ALd6GgFJ
gpTmkpgSY7ptNYmnxVFu09HK7gCBOg233hsMl5iTrx8TuIoA3tXDM+P2ZmujG5a7ggco3ut842b4
7RauCAS4q2Nf0TpOu+Lb/53yMpiQ6zjrM2Z3U9j3i0i8HN/iQdWgM3dLn7cBHoQrgP0RiBgR5NOL
pzsKDk3LYZLYr5VWIJA5H3ABZAKd0wthss2r86GGsHRHnivt6Z3FwSiqq9HiI/ePVm+kPdJyI7MF
PwG8mDDle7X5Wi+7v2tRDTgpK/RlN9ja8Ndy4vWZxgnRas6lA6gFHrfoCiQwa4YqyWBa8BfHugqr
ArcRRH1QdcZrePZRV9CBXt5u3f0vYY0eMmYoTzDwiFkNHRixPuRaFjqttwBv7vnS3TfMtlE6ll+G
cNvBAwM4Jeub0/GlnBfcUzxIQ/0QLGHPhqrFS8EhfhaNFvQBPSg22D2bRs9sLimwWfKL6aiYMabB
GRSDUVp/5GElGsEQIhbiG6kn0XPyzt944O/srtloGDvJVjta5xLmhjOHoDl5n30tVZgD1R7zf7pE
tqnzjMOWpJ4wRz9JpFIzWZHg2f4MuIyp0N9CuxT2hBFItjPXMo+QgDQynZeUziRwKH0piwN5f/nz
S+tS+axOY85vBj6Xwsk0abuifKPX1xyVrK+fXoc2buQKgRLzBmupx1uFs1IFMIHXVNpG4NMve4KP
e1W5wogiBNonPewA5xNwanNUygXU08MfxUIuy4i79Aju9PHw8Sd59ByNpFSCVy7v+9gS+ezHhuOc
xzO31tyoxZ6BdGqHA6DLE0s8KvpLQjXTY/SjiSXgef0ZwPlnB6T56SagJgqoHvczhwpWZvU4pMtU
p9MXkBmnqkzUhfHJsHV9Ws6KBw3YQv+BjRv+Q5kDLCLX6UcvQGneQomUCTRYEuehluCBrp+PIRtr
Sz2vZcbbDoVsX25G2jIGSdLEpcP2gr2RH9gTRD2y+lOs9BFvEUIZ7c24t1Jc6P6Foj9bqAQKes4k
09vNFfA/hWLADBfojNoZw0mMnJZuTnE9OEE+GGIkZCOYIzFsLRwbAh5rgyzNHP/Z9MPjQuVQ5oFt
m7Ye/OutdEX/6lzJwuts+xvvTAsGOa4Ar+Sai4jlYHahMNVXvfhjSIw8WFqxq0ZTKcPkxW5Pa30+
UrC0U/KoHVR0V6DNyJRMST9PAAahnQyWjYSxm5GMjaIoTNFisScjHNAHrHauRXLb2g8QM1zPv1QR
zyuPdoq1n+4tjiimiTnEL2sURNu+ao+FloLoz50ziC5Qw0D9RmdahOIR4AdzVV1uv2SzJXHg61vl
uQwZo6z1oPLqs5htwUZn5XMiq2QpKtlK1v+QyJRNhin9n7wgHLB/JRjldvzpMzrp7OI05EYxyZ24
auU0L3I4sSawSibhdy+uuGY2m3JUeDOdNm1469y6AvSpMMIfpN0L7er7floKaqcCCCcB34TLiBvv
/pTyIs0OGa4KNR7HZ7W8ovFibwGP0sEDkG7t8EE6jC1qQkK4rA+qHM9XTka4708EVWOpeM88zh2n
MLHZ/Um1gGXtRBPiYX8bqkWnGip36YkFeSKvqYwFMdpi7/K8jSKSKzbrSloVkgCWgI/XMA0cryrx
8oT3B6mHcNAR1xzuXmrZl+yn2ib3kPF2xE2aIoaKpHbkOMDdayHiuNE0DrGEcXRz2bmuS1EIKOwR
vpouaXPS3PZujalk/iwb9FcK64fyKMTXcZuTy5irIdPdNKnunKdLbcdPUITXMETP5EGtxhEOhje1
DCexcCPMKT+kB7EoBGPv2Q+WSLJFqR1dc4rumYONJus4UqObAd06UssOYdiEaPvqxBYKjpW1NOls
mcndawrOdms4NTrlbm+aZt3MsvZ92qGXXOd65TpkjEnv6rP1F9oV6/vBNxMVgIFc1/POm4DfkE3B
aTYL1FqNew/4p85RBStZw3F2oyrACEmFW7LvKBGemzTSp/Elt9r8kZ9kSBmr9D16nPgXzewoSI/z
72pbbtypgEZMpv4Bgv5MJWBaWcl2Mdu0tOJtYVXCDcszNZZ0y1ZEvvpNJdQWW5yLElwcFhSiudKm
9ppjvYIBrcHrr2uGliT17zaHFMGEu8dyiILWQr8fR9cAkfl970HSsACbBDLDzaZBf2178e47baPP
f6m/XQ+K0Ll0hTs4DwP7Pf5g12U4lzX/knHzc7id60UTVWOf0rnMoTEw5bdbgNHJJHgov3db4sNE
eIHGYyJsMUNh+PrDfIMh355X5AnNkZnPsu/13xkevgDDUMYfH2CUh78T9QinwJUbwf/2Uquzv57a
qnWekFAujk7u7pL0am/LWxYprQ8G5CmZJMi40qsw4YKqHDPaVk5gwRy1pbfc0m/ytw8KbzUfu0JA
WezejH3YdPJ0M2yKYRAZW60m3FGQlvuH0QFiaRm1vOrGSccRkx3HHK7Yf0s0TgWbrmhMtlBLhpuH
g44jz557ITqLHzPWN9oOPCLyx5gBt+Yn3cu3Ect/U+7S06kUiyMZYG4Ba7i0tfUcgsCWWVZEW7mh
Sqag1vomHgn6sbjcjpTnGUB1EHfM/PfqzMgy/bK1WcOMfKZR/YldJP7naoBASbN7yOIM4mc1aTOK
T97KjdsNffcH8jWLJsGYdHYK+DlxkKK7iuB/kJWHrAjzOLSCF99i9YMmuMJQTgwd5YpOgkF7SyX4
MvzU9jhQ36yrOSdvJz2aNR3OsMlr4Tt9ILek84XmrWuTKdpweskLsmtdwyVIondt/8cmkvYAP4m8
Zsvkw4bvILKqzZuO0N7Eo3HSkIiqZiUxwb1AyE4qEbNBvoP6gGgCC67X1nHe0EloASAVz42aFMMH
EmL8rX268qx0HDuFBHzoHIYyS3s9dTP23IsUXfS4DW3AnYjHUqxN8Rgmuznh4ilW0sVnBczBrcAu
Pka5KKE5+5AdwOBEL6iPB77Ry+hdvEceGyGNcGMrJ/zRYnOsyxGxoTnR6F80sG48CABRulLevfnm
KzjZr5/lWAP3QUarLuWSl1AaabCcwuNWkUr92vGlJGdkQtz3njfN8T1eE3sgqvG3NOVPxT7Wpg1p
bTGA6M72q3F9SNtNzTgnyd8z5dgob3YIh+kvKUd5aKO0kMU/RdgvE7ZI51xx0zljK/XZ26IbSlae
bjcatUWUxTY/2Mvlz+uvpukCwknUbLnJcbCMNY2AXI73W1B/N+oTqS+VOTtlVNBh2j73BuTtG+U3
cGqxWvz7zXQ/YisktJyKskWwQFw8KxuN4BLRbJL6V4ub3cr67McQJqDN5EQUItR+BZbZuqvoZKAv
iatw651j+b1oCzND09mlwWXU9k318mBgN8eCwMdAqnDHCcTnvPtbT5IJRjl1jWRzUas/cMpqFdPo
1F3SXVTzABGAYO3KwXcO21iZPIfv+H1MU2C9jW9QdK6ckWREEF5KpuLXctvDFAUspeBeLx6IMXjy
WQIWOZv+7s7bU74wmDe+yldLhgLXox+gd0Dl9W3AQ2G79EdZsi+8e1p/9WiL9UQQDJ1XVGCHZq83
0rpkUOrQBrYuFGtvVwH4p/odQiPkl1rkgjkjg+A42lYiI9ViIwuDrUQ4oOPbc9QdTXd+yk2Yz/u+
HQwv9UUCm/bm+hd+Gs9yh7Wpt0ojttlfyNkyfASLpcb8lwN2+izu54v4sc/jzcAOKfOEVACZFL7D
HHZlKqH+U3HIjbSMW/YnYu6q76oG07qXnCVTK2CmJmMKKZIzOGjCi0QINqo3UFycsj7RjfwBLDlW
rPVxJCtWBuqlSTNg7PtBAs8BXr1Mf6WPh9d5P6dgD/AW4sbSpUW6m3NcmRCyIhHyXcxPy1CGgJmZ
VzSg4huUYp+2JsT16k/9KUopliZgHWzzlfV6GRqygZwyHNYYnYwxb/tFsIDVw7zHOaU4wi6Ik1Iw
U6JLNTuAjgmJLYzvnb7v54PPPd1GPYANdJzpfyteDsBo19VdtwbMSbHTMIHCONj+5q3KTflpxIQW
3GMLCj9IkTlP+QhVuByRULq7MLtWymsZ5fVq3kmExPx9lhvquPeV1fDTYqjVf8JXIq59XqCTF8a6
5Lyo1PXjQz9bXgYmD0kYBNORrRduiCERCM3VawjXJJJ0FIfCpEeqNOBUX/GVXRkuNf8Bo8Dk8y15
PWuTUb9sECuUwdGB0heU0F1clJfkEqdr17+D8egGErSiKC6ldlRhZBffpNcJTIRYBRFPI0gnU5CV
k6Z75jvjFe+cf78Ou0V3lLPvya/dxZf2xu9BxzmY4zB6K+SL12MZSLRIV65x4qqA5DYDxN7N/BNA
qruqqEXHQSAJnH10EaHezNG0bCY6OSnufz6EnAhK5A312aILjMOS72kcThhpBUmox7weiNutacPT
J06BO+PtlkfdS9R1IAc2GxcFCcC1k17SPyNJ+u+rZ6spgodTSp4MSjcOA9GROynCeTKr2h9+q+59
usmuawCrfVheSAiaIANAV+pSsHaJFwjUzbXhjI7b8pi1lSXbbd7wjaO/DIpCYRMY3tX6zpKaSfNf
JYYnhaZ4iTKwD+mEItQVL5yZAEHyJ+Odv4vxVvPa85gnSY5tyGtBaMAnHkrz5FTXaQxIJXPhC0Jj
bVBkpuw1QGubGJbJWL3cZuwsGivxe1h3jBGxxEOpA83oGo4hkHAepTcUo0D7vW1cM0Ju+QjRj98C
K8PqrwZiey+ubnJHU2rwcGkeW4NW4d1CHvH7mtAacgBcSzXu/B/WQe2FiAn6Hjyaku34J37iroad
mWPHEkloI9FiobXd2TNSajI1YWvCon9VwAPaG1RGBaYWCxfYsS5M1vcnOpmWKUUaYp6LycoLsU5y
bSiX4N7QNNL29ul2Vw/QuEKYSZIC/fHL8ybMDqNjjFI2cHSVtthHoEXXpIlL5VbrXM/FZpBh0vaQ
7V4z+ikNWA6o9Dgm9du33UCBvl0+5tPHWOB2EVBIcZjiabm/dAPdtuYMJQEGm2DcXDkCmD4vUo3N
ZcyjlqTPKqUldgMvRjzHYWRaw8ljQsFZVu5JHzT4B840JXN5lK/6o+gp+FHWtRJa0SCO58ktnnYa
gCdyLM8nwYBDSGL3/61PpaRLnKik5YMdUlRxBjIZCmcCEFtBs5qzVz8d5/tzsF7KPfUhgZXWBrGi
D7H1dBd1ukcgxYn9HRn3tMFmwxV/XGNix7OcWU6JSBzUyTLdAGRhG/NSKBjQL2qfMtsAULsap8xT
PHiZOsxYV0rWpiC0zNRmzmjCyK8/oV5GVIBWGDOYlADg/7ASY5ZFb+v1TIyFCjE1gKI1SRgPZtt3
B01ddvu85RUCCc5IaiQaNInqENFKuYMxjbcjFgM1aTRz780OXlXWXpkL9Q9OjGqhk/bGLvig/Gtr
q/9RMDZfwDP329+mMrFeKdBceNFEj8n6GPsWGSKbZt/1kWRpU9LQnkhlVOALZ+ykj06kSLWFLCIK
7rTPjlyIVe0VmwCHh7CCGBzrDqarkqjcHw2j1FpY5cldFlunTzXYHx7kmqe38FS6/xI2tCqyrElr
cPn08qzD+gnJwK5nVh9o2ZZsPaMGn8ZKhKf9j9Nl+gteAHsEYQSr+B6KOjEj+i+PewIbEVKUbhpC
dm9wTVWQiMNTxzJDFNGN+5zZb15uLcTE+aapvEAAKTVxafw7EtL3kR/pGDSNhWtD+8BE4n5Tk2nT
XqWJ8dykZVA9yVvsAlgePMtgLUiGXwnMziTeTmLI/E6KtWbGeDWj7TF6VgjrNI6TgdKILuSB9mVe
8kxADJTmJu47+uLX01kHmBE3awIrnIrCvbAza6xGFp9UJeepC+gj6jKuwYuAMLOoP1QQ0PRfG92C
D+Nc0wbM2z1yvgljKVG3jAf1G9R6PqaNIajEqxl0JnE8mBCUP/JFHPCOeSIdPowMZaWBJfYiHshZ
s8gsFs86OtURVgRDG/LfmkH40gZ6feVp7fJbsctyTU5JGLYKXVVPM2jdO1VCLefm3IM7dvDfQarq
iqSRrK1C4716kvg2NqYH5ULguA1c8OIwmgHBgcaE3Z1MYliiz8Oj8ip6K+lyV8aLskt5wq5fQjZx
ooKJZARoHX8jPQQriozStLOM7ioe9ZgJIfNB/Rmiz4v1RLsz0HDen0D2CIVEMiUe/mZdEpDAMjyq
Oi2TKCFYszNnIpwTZXaK4sjlS0gvBWNsNrZWXjJIwnRASkJq8yrWVlDkccr4JWnOhRYafU73G6Q0
OtxZRglcohdiMSSesey+N4X58ahXXW+7uqEeP01fu1miqXa8J1dkpXuOZgW7besFRaWI9zw5+pck
aCXeWcM2Q2vRApqHR+hvs4J+5qfqD+h9I8J+YJ8b9jyUCupa8aUUpZY1lRB1aNg707/Q/HqvwZfn
3RM4m5GW4Exy3/kYL+1HNW/U66WAwl36D2zNjzyvbcj8T0fG+/YcwDiXCiXDyV7wC416UoELikvf
DRk6jAJ/adH2YvgFkbkA+iiapXFurFWt31yw8UJKAtgv7HRd3AnWtcXDxW11YF1Imr3XVBPC15D5
6H5jW1n9Qzm7AEmXIx9pRXkvTy9HnaNteBbMXJP3Qt+BAdQIH7f/RiKP6mLzVRfRIX/7YZhpPGy4
6hv7WzwMVkUPFClG9Dmv7M272rl+CRO8dQBCf4vnRznv/8WFhKUpC4kZ4j0UcvGViyLQXpUYlwbF
AAIrkZAVOl6sXx7LnNIpo0Ayf+J6Br51SaaX7vXxMRI2LcxZXYmEFnoV5tijlaVikS7si1z/FMwq
Z3tRg2VG8Ly0f5cn5mpfjFA/Va94pHiAx8IHu/lIwO+Z0v1pNjtrS4IwILs2uWBfDLUTyvJnLlIu
cAICO37X7LrjpRMnPjWHVnNINHfTXJaSYm2hY4tNWKsrK2Mhrh2jNP3fqmBuhtPqhTr2TLhXJANf
ff0jtPinoBfKpkSYguA2o6sNR7wg8PZMIUQzIvt0T94mTZWSkm80x/l6W+Xk22zBKcn5hkGVyxV6
WyRV/sSE6EqsNRE4mQ3kugXToEUqVXqGBU8NFPYMw7RX207Bc7AD8mnd4CtHAIb5g28tjMwteiWb
P21jCQwTraZdw7YAUYglXkrpqBOXM9edcpdX0DbaPP5MrC+Z7iSQMEwOhTP+Ycy42JblR51Mq/+3
gwPEJYNdIEX9+3AYQoNNys4NUFyRNFueeDwwJlrQ0fh4GabfnBlZ3HEvyH7A7KRoy7GQ0/lUpTVE
NBiDt+kInM/dic7g5EDUPk8jz49qRY7XqwMlvy5pU4uPb/alvnLwZoLpc8I7uF2ja8VgjOGCoesN
qAlI1s6ykcnls7bn0ydHAZfaycqdQF0TNJAv2m4OxkAwbpfUSpdoQGjPYG63dTA2yZDQpfqDcF7r
b1VX3vOyMOBDxn+aMox8DcAHlAVWoza4beKeYFNRtKnr5X64IH4ciM4QaeEudDbwjqlfOy8FfAvQ
wuS6YExjkxLkZFP2SEMYJmuei9onn7GyKBI520OMhTJ3gbWu/h0Gozd5E1Fpps2GTo5yUzjfh/sW
jMKmaPMxR5mZ7LqM9hGZ8aedsmKacCKGCaqz9YS140JIM8eyB6TsPSnmnYX3DmtqShXXxCu0Xw9D
sXjgzWP9Sp2lQrg3IJkrlMY6VjA4QcTJlqWI6+Cb9Rk0N3Km5fHBrkS9hO3kdV4Tvbp/nUuu30su
pTtEm0OIHq6iZg0+NU6jZb4L9j5IjN6hrDpUZM3A09bHUBDW9sCrXrt1dC178ajDvcnM1SqBRRWT
Ns86xionUIKwnXYpeCMVadVJ3L72fNUw46JRL2iFsWev/Vtb1JzaoUV39o7khq5Hqowrmjp1XO1M
MQ2q1dRblSIU9WJUpR3zUr+GYSjtIZg+VwnR4t82CreVrThAFmlKZdXOb9TTCnYgZdt5kv72sHWu
/bF8Q6dpFSsaAzIW4hah6a24yWi/afBxORhyvn6R052qXQDudSLg+ZVuvbcAn4pi5EcsNDXLALNk
U+HTqZpTDe4RZjSh4NdsJrqvqA4KUB3lFXYucDO35iKO3E8fAHDJcXhEBp9AN4Lq9z30vUdL31AE
Bcg8SCVEUj5dA+oqgLO9DHGk6BNnuMtFsa93WAKXr0yLdvJzSVACewtP2xtWSbjO6tomgpMKFeGY
gpgQqWydML9miStkNOjW4elc6OnvB2eQ7hwC1ib/NHq5G7fPDwpMGCZdvxiOpDhbxEYGCUrkVqBO
ga+5A/jrw6q6rDoiz3DPHz94uQBxe0U60K+siv7cu//CZz4jty8qdtQ/y8jYioT03pMEwGdkGAwu
tXGK1vTy4mZdSFbPLZop1ZKX5tI/nzIRS1mTFiqMfaWg88QtV2lotxXf+Vov3CY/DAjMHiVYavCp
2p7lnLu2u511pVtYoeT16yN9VL3QYKjfT0HgOIpILRGtQT8Nkr/+/jaZVk3kQhoyRS3Z5YSSYeDy
srEWjmTiL9fYpEPMm+UjggwzODGqHTPo31FrzMuWmjpnZkwsVlz6r7Wle9NUk6sqEtgTViaBe2N+
CCNjW5+Py4sk8FNzGxzuGUGBZOYOGPTbPQwDzLZZGMbKW4M+SR/lwM0NK8/C4WsoMdjjAKo7LwWq
PGxVxabYqqwc8MtzKMeLO2k5t6jkJl0dkZrJKy6jUEM0DbpeH+HOpUQEK5Q+ZC88qF6AqucxGiX+
erKMQfh0JbRfc32EgKZVwf3oZMP2ud6/E8Ovl/p/ZhJG+GvZwSAP0VHpZwkTWrlPELlNJ/+Y9hqn
OWsWKyNwtQQsOGJjD5TroqcFBxVL4lnLn6PWhssdfFh7KUhSvioilMn2Q6Waj/6/i4vK9T/pufxg
Kz9WFKvpIlITK2ISoSSAALHkZN4mhWJabdeuLRZUsjvgq8LFrOy73+hqhG98CKTxXaxc/tGOec7b
EK7NuvskYCuMmEgE6qjHwE49j96F4qDiNbGpnsrAWLNgVBJWor7U/z/O6/Z2kPTnOxR6xHXxvUcM
yhOcpAjmyn6QHaNBq6s1lvTv475sST17tF3im9BjlX90weVlpu4qJ15SySutcWZ8oFFh8BTMvb5J
BbAZkNKUOhn4pZ3tvQMX4F3h97rkEA8FjkDpitWKfmGyqR0nneCqf2saJEeVpYzuMYEfk6ME2HCd
FgXm3IE71UiNR7c9RIqJPdS14KOMGPCx9NGirz+4SSUV1wvQqkAVHR1EE0RuqrNKLmBl1KWjBi9R
UezItUs5j7cmf1wrGujHdD8A9MwihxWQif0OaOs/DtcwLOzqbrOAOULBw3fGyJWkH1ej3bIa2azL
2F4SJPkca0tnCA0CHQcF6uA7SMdvO1U0PSwqIX7SQCjw05yWdpsRB+WPV3a5i9yir36in3nNb3Nb
Frt/UPlOzM/N9hLsV2R3eQIyt9/u+azHLkVOCqlK2Ln5sCle3CGBOWymmbvSYGGTfdXMXyD31Pwr
aVnvbEFUdh5Gfrd8uC4JG1pespUYcq1ELMfovEQmorcU5gvLzICzYWZG8+0o+xdTr85OJwv3T+dm
wKkMNO1vPgIyKU+nV7JNua36x81kJS1Xl8RClSMw5EYHIoF6Dzsi39/dl5RcFWD0WnrNTlXry0Au
AfBVZfHJO297mMggsCszWJM2Oyg7azahLHcLxWieUc8/JFv0dcoOdBrNFh8jw+e47gpKumuFwCVG
WhVCoH2HywT/A4OTj+9CZZFbisWCIiDj+oDOllI6m9NnRlksK8x5DRaizaxTgtZXw2H5wChYNtjD
pWG77aW7VLOztPPsw4uTeBWfOTq3jLMDX+mcWXH+E4h4aqBiQtlGkEbgVkjguygbTAJhhn0TkBjZ
UTQlY8223p/D6HM7b8d8dn56bkCI7WuEB/Pz2FAFa9oMwuVr/FuO776aa4N0o1XLhyHgQq3AWXWC
U3RL1aTPTfMtnIbCLfCvhABbKZ7K4tnqpngpDfFO+18XEs4ZVZtn452d3GzEw2z+0jHQBvU6zh5Z
oSXHOFLDBhHdUhoirp61tgZqx23zwVm1u1yYWGrsXa2dc5uVxyi3vfIx7JVpZKefd0QctJVQyI64
ZT7TesbDnhzoY55QXyEK5ZA+dlA/DiLUjtIvoo6FZzrFQLSJ/XS/irEYo6wC8C3dtQFDiobhUqcX
dwRsH4bIImevRiZy8kjVSDXEyZVQ2G0B5hje/XIuyvXvUJe1Sl00KryhORPBronExJhaWEOoYCN5
sVSFuf3V7NPQHvDy0baqUYyVDY71otPp0VJemU6dVg6itoCMXBsgC0WTD1Z1REwFCNxVwKkABsD1
C/N6FtaJMQ2KvT2l3vCigirFLD8sRBbt9gdim1yiaQPH51uQleyhJOKCS5w7+C0gnyUEiR/3p8cw
SYqgs3LQr0YV+4/yu4bxOKE2xTt8qeU++S3m+zm5PGCTTouFKcFKIuwzljrotEyndKG3BXhNvU82
ct9eqEpli5pCj30PtLE5D4hUzHbIsTtcW8VwudL9hIA/sOGgx0ZIKcLkHYpK9lk9OY6PLw+bH0F+
b+k2rSI7UXi+462D0gczr6WICmU56gd5GJlrss0/7VyCa46dw1hQo38O+EcROfNHu0/AqfqFNFk0
72jKkVi/xQasUHBvJTkHhBCEbK0ALdCl7mKFCq8DAALSKYA3DyuM6RFjerVSTcSezKuP+IqZHi8Q
zYtRkpbf6J5F1gxVj2O+fCYZ0O9dPGakasVXub5V/jxJppfE2OdP0Jvr58U8XL/87SqUP6EHnKSs
jd9i/0RfgR4bJMn2UhGYfLATOtOGo6+5YyXiltutcD+5lRiKl9j4Z3Fr7oeV+uYpX7Aicl9QfG48
vx0VKbyic9dVJXnKVb8hbQlPNy419pk8ACdV2fFTQjgBbL5qjk4bkeI1J5Ze8KN1SL5lFkQtpV6U
YZ5HsJY09zoJhGsqxkEjAplWN1c1IywvkoQQQGGEx8Y6buCKLNpY3N+W/7hK0Q3dUxWXnqUkf8U/
X4/efcD3Z35vZ1dRQ3BN0k6oRgIj9JeiFu0kwlZeKhzUiTStoeq1g66fEGiq5cYMdgmCwl+BMroQ
Eq/ksAAPbkeLCe2kDWsXvcmr8xFkUrEzGbJLxrKLMTFjEmKJyKlhMfYzxu/jZryfwVwEekG2Ycfn
xszaYkS32RIr45CtqyIfKEr9L+qnB2NV8N5HoSNW8hKdtOT2HoqVoUX2Eu95srUP+UaiHCcxFCDw
xMaS1aFXephrFnybn1kQ375/l3Do41H3Yh8La3OyUP/BQN9iChPoh8QYmJDlX3msmoNXGy2QmVqG
ne6hi97SnTU3ebukrKoMIMIVD035BOByDZVpEQft5RoWE5xyXDKr0xbpNjgrE68Ye4X+Yy3JUyS8
bNsfIWPLHB4bxV9KPRMcJS+DoqElqXNPL2JUhoaMHnGHgN6HrA7RhAJ9ZrXkhm8pX9amrQ/ieKYF
7OMXKJSiB+I862UhSh83dy8ajMaX3zxf6Bsibzf5I/RBxXZI7h8/RqgcG0FxraI+4E0qeKPlIgKj
TEOumDuAx6MFBf6mIFw7gJjptW6/P6s7Vw4liH5XhcJ6NY5npcYVC5n5ii5ScWq48kwtKfI72Wkf
FYWuNZnPb3G1rrHUiWgley9KkbwztBWxmrN09tzKqF50hrO6A9HCzQOeoAgkZhcPSiXm3n0G6EQl
EzzA07YWfCpJb/fvIrHLhnXNXTI7kyUU5xmAjKmclW0Sb1PY1AALz+sDjf/+tWhkTuAg9IMjrwIY
v15E9afBRGNTCXpE6Iwt8FclG2UJFI90BcQJQq3s4Rz8SCbHgE4yRCLCXjGg3bhcR6ersp77hi9u
/ARz9yNxr9wrMTWr4fkCZmS4qT8ZIo7tfZLcIZ9lpNBSAtd3+4OAl+wA+vTATim7CJNx8VxUMKu2
1oLr9NADqO9mVpsBzL/KEBRPAQEyi8DMOGffyxSrWMLbq0APt7cP4FHC/ZzAuknf8+bTOLAW7KwS
pEGmJgxSW5ALaNbljVguQJI5ZK1FwabSbUTVhRLEpMgiR63DlaC22KnCee2NIUMsAWTAN0EbxETh
MwBBMQaAlEr8VQ+jeqX9RAv10kdsu2hpOvsgdJ/GhuT9vys298Uait4wAxz33kR58+IyshJ7bAut
piSMgsUA6zxXiDqDIQJqiI5CCvU4zKubMEqzui7nYsDcnU6rlTaq1ElLuwcevikRTfqAuyjtBzMc
PXnXSXiS8Npfqyf3v4+ui3SIPhrMyEERYGTggAQyq8j6Nryxzr8NYpasAf8lnqxuPCaYZ7bCbqC/
BMwZ59QgMNNc7oBPxvmPw9rVgmTj5cwUCP8iEIZSuyfn5Ue4LLDnSScYP/f9gH7XhlfTm+XR8s9h
ng7a9eMyWc2Zib3EQ3+4fGE1xAy9QjyOvcm9e3ovYuE/It8SpVw1ta3nlSKLWElSxJuA7WRERpZ0
y8n6eQ0lMt/RG5wQ42fk62DpN+8D4aC/O1tF6/Pye1zNqA41zAqnLqfzrDdfOFyrXDrIQrpec9bY
PhG9PuWiKH22XBCvBbYeR+gc1tA/ccjPLplz4uD49iBr5seb+QQgSDDo6lMdF+IcpTlXXqgo5y/W
vTXUYzHbgd5WWN3srnUoXzjzG3QCzRr4JKgk8Ig4bJc8dwHprNpUKQqnlK/pIN0enLbW4+Rk7Yye
8rVv9D655Wh1TS52kgPwKsb0kmf7yopNuR/gqjwxPHw2mtAVBOwUD+BajXvCNu6ZpKrwXV2lSKaH
ov0jaH81xkuz1VjgH00VgyCi8qQuV4byOe7hmkDQYQRamPesLJA3izaDm1bFNEgpHNJ+Cb0Hh/YW
+jMbkPP5h75Ivt7AcgXVbqymDpdg/wy05zrVoqD9iPlWALqNg1VE7HPjQ0y3btQZg9OpuMX2KzhU
wfr3lopRYP2KjGNrYC/s/JQ6aiDlwPLYqRw/4ZXGI4W2WVf5QsPQ0LEb8VsCoui2GzlfXDe+PmOV
OGsAEIUev+bjab9Cf/hASBdm4W9+nTi2flXrNPIc2nlsbcvgtIOewTu0cW3QOhjXKZG5hhJdB05+
aBOhPQxEZQwPK5T/H4WyB8RnAcvBwnd0ngj4yMpy928sAc8/FlPIrZ/qUjDlJ9cO1OOaarxt6PgD
up9oCmORghdWga9nqLPz7sa1pkcd8dQJGT2B2IKrAxvJSXfQrmckr2mJWy9pT6yWaHfxHWJ0ME/4
KjnXySp5uh0OxKlfF1Sq82EYjtTMfaFgnr9D3FRAEE4FBDTGulnXRSD6iKThBV4x7WY/Q/aQs4CS
F0CUAUP6dxburwrH27MYV/0iGJ6CfvOHV6s5NYaZA9IN8Aa7se6BGSB9ZRpVlBv3640+r6NueAFA
P3YDCH03lJFYUEFOCtibyYSOqbUvRrgxq66hxkuqxzwWU0VvXo/c+xEWiqOiK3gnbttsnW/4imsR
IlC3TxorShZsMKBHngMa46miVYyWxFna/K77F/llTEYHg0W3a7/xRXGE/huGRh4qM4xOjrHlhv/I
rGPgEUEnzUEqMCob589w/0Rwxl+ZIHgKKq27nF5lQpH8aigNMXKjbR5eak/IyibT2BlT4W1BpxkA
R5maon7oWFQp6ZzYNzFcu9atc2v+urI6NzLiQqcs01fQpK8E+uTu78n5Jih8tgbxILOXaSI2XlQO
pcg+XFrc2dh3ukwx7lUM7x3BBZh74C7waBsm5ZNGoPsP/DMKKaSdJgnW+9ft7lz5JhSRX9gfD6FH
MDadQRWZEMXb22ZX+MU6SjW7rfqR7JkcNL5qFKiW1BiQ9N/erqnWX1jsHHkJkV+ciVG7d0fU4+dA
OGlQsug7PNJjrpxio2nTV1kTGkT+XYdg4FPaqBv12c3XWHifoY7ZqkUeR2SRhfPmyGhNCdWlA4lH
vk75uethlKVbQtcS13hMb1JDwMwCcFyWHEfRTydR03MDVHt/uXpyjzwddouTBVX5JwEWboUqbChW
+IU+h4AndcgUHgEG9ns8tfq2iWhrETbzxQwt5d63HGc2HRo/yY1/oKU8WZFinDwOWXruM7BXLeOg
zegfWufPRwkY3asWLGeV99v5PnOhG9mtt5uRHRPaEi5SCsdfU6Hv4PgBpazFYkOUDdRTdo2e4VQQ
2tvuYALbKkrhxuaOF+n1cDEHo/SlugmYsECcY4NlSO1D89baJUQnxNl29e9weFEDCrdMZh71886a
uIWmLSP166FBHi+grbpCrvqgxrA5BToan8CIeBlapOPlY3G9lBI7f3D9OjCzZCr/3KzoDTNlFSOu
EHjwUC6mF9/NYsKjndBYexW0GnojTldRzfGOwm+aKh6ldUjQdW1XnCDK/zYMQEY2vqVp+y7eDMVZ
B0A6PwHQm+goPQOfZ8d8bF26eqb1J90rCuS4ReIWo6GJhtWkl9epBrYNDv6DkA7LKvOl/C3EGl6n
1lOol9MiSPeHCBKp8OiX+lnl5ccXVlCYrTuaWFZ/xn9jnJW9l5DxYdaiuYd1opBeXYSgiSvgasY1
Qib3BMFLODms+T+o78SsQZfeBw7ufJtzH9mj2fkTfGNuv9TJjvBKewt6axLo0EIQ5jBWGflKkhL8
Ty5c8mS6Y+WWzcm3tV5hmFZ7xgMkaB9HTF6YcbJPcrAbQ812ilH4dJUtNzTVcwFiGJvwPPpSX0sn
hfQ+e4Xyr23DYVKExeMWCzJOCqQMmApxYkbUUfwl8YMW+WE6SB+NP1Iz3k5p+OfdwCPbqoUOMsmD
7fuAzbTiuw7BiA2lJpMhqTF8zUVAAK9G76MyUruYHaVyesLFSmrATFt6fd0/fCnJ88i9IYUOcaCd
R4GzU3LHOts7zoQ9VuttBCq407nt22eQT0bmm4uahxMWKgkj/0Q/XfA7InzaK/qU7gZncm2pcOp6
6uh1VEUYuc895XmK8Nx7ZLRgoxwveSIn5C434KIaZz5TZKD3oJP/YXQEvxdthLUJZnimMhDYkI9v
bNrFH4NR5AWZJdkHUIJEIjQDVntAY18HnixBiQZN7qT9Sfp7uK5nQNX9foL60QTKitkOHNumUgVQ
SUx3ofVuNr1nWSuj/MT+Ts99Bn7ReVaCXillx8M3vZBaXaLW8WZW9+ZqZbFdfiuAVLb4q7LIQtdv
4eREO/4uf6VsNBnbcjnqypaGXjbRwW8o0AFX+RvaiWFq351mVaNvycjv2xi7xZoO+DfMVL0/1RLr
kJXPMPc7lEn9bamvsVoEADvLCoVnKzr78xFldAK6lwxG/laS6bZMicj5Z25qWQZRpMJgqrpYQmle
Up6vHW08ebs0IquzJaEFoyTa/em2iSrDrh22gB5+i5diS0gm4Sqa+1KUUwwSfHGCejiN10IejzQZ
3OLAOEKlavssQ0zYVk70CW3BpkqI6Onxj4GKzBFXAuRc4NQHsp6bjyjk58i3FNFvPYEr+joO2laA
tDuW9lxBGxTBJrPJOYC4JrZHzVFKyB978u04YOsm+tjIqhjIiClyV6HEyW9t2INMErQznN12LWHp
5p8iwcPUXqPybHtHnjig6LSSuKV5qpRLoEEhUujNX0DPFMxYMosDzAfVEXNcdS1pwmbjRDfys34O
+FhgVv0D9tf6Z8fpIbF9dibGpnwsMb4jba2z6Uo1NNK7Pdq75ijJjk0gcAdwLetQhCA4Zzy52Vbl
G7E3RmwE+/Z7y9Rn6FnlH2V0JWnyQs/jB0yHnaeyqkX3rTmni2nhBpu/xeJdfN43tnPw6Co3CD/O
WcuSA+lNFyHYccCfsARAUA/EAfhluYeTePs18o2bFSBMNgE64+5MGYKbC/Kn5+OER1n77JZVj/Ea
GDUaVoegsjK2zrfR0HLS94qVQXFpiRxz/051mANybz+ijYw8CRHx7YORCzh3SCdZ9xwAwaMGRhEu
UIIjQ3QiOkR6q36HXla1dQJFZGHiasc5OBQY8cK3XKbQ6x/QPnzIpv8Eh8NrSSL0asmz8vhLrH6E
r8VE4B62bLNS1Lp8Ex2hmZp2YJH21NBN3s3+y4bVYj5krFHDFy8vrQgGEwAMOJj+sR/xB7mqZMBg
jsPiYoNOZF8om/+n6Tezs8LPxkRG0f3kG9jXKGSTE9JtFnRFOpfUdoVsJuk1TztLwGn3KIcldsmi
raXFbuQDCjWxuVU98+8tnuujKTXhGhH2SLC9GOGxROmdeCqkF9/gwIBHeIrqK2DqtDbxEeW2NHVe
IRzP9VfZ8ZpzQddKd1dTRzH72Gu/ZYtJ+Ar427epVJB80aDjqijCdmeQzZq7XLyhM6kA4ZgE3R82
FOSJg7T4GKzW/B4luFtsEiavSW5MxjLru10IpQ8kHjeRMvN0/XQ8MsHvp5L7kCPUmEvF7hvDSC30
lqDe9369f7zMymroyw/JJyW4iV4vn0OJre1+C5LavluVdrYpnmAI9SML5FXiIIz+8LIHV5/gH5n5
o2Z1XwxyFVPCWEFamcx5tyEJ1F83C65UGsVS/e3iz8MNtm8wWukERI7PRS5bN+jztEChphCOwKHu
MsLxYer/rtFUDS3VajXIyHU1pJuyX30i03Vur8bD6M+F+uC+AszqkO5wyC9+ZapdYKamriMCc6SJ
H64q2fa/i2Hv5qEavkSxW1gf00UNkh9Wr2+O3iJjQw5EJQHUo7lx3UhVdEiwoXDfLrVU824LGY5+
aitndhHuqieDacCwQLOXshn+l+QBPsO/weAC8/B8GgLz7lHwScUDAPZj4HspLfmDy923nb+pUy/K
qBV/o5a2qRTLjdY0lGi5GGbJ5Hjg+iYViRpuzA3KTOwcZuprKtuNqOBHvUqzyaWlxKtt6gn+PCxc
fWED9jHGR49if8o0AuH3wWIPoKR9+cmCYT7GnWdDHinTtnrVkP9dNGkPl6OT1S64g7wHdnIWvJYg
kaRiSi9leeZcsRxh45+rtxt652ojpkwzLYUJ7O4ogVorZsZ8Nbsrz4k4kQ9wdcCbmcRWOasurAXr
zO/LbN9neGFWNyf2JzmArYhp7Cx8zOXcDqgFEVydcW9+mWeUhiRqfFrF0xMuSAJ6K+TLuN2w56Bm
Vyj6rE+uxsKIaaWGtvv82Ct4ezuauDWCzYx9S6wxLXJ5D41yI7EK4q6uhqvDsjw28IbMVbF03Bpl
7hy6JPzc8SGB+fzIbtuqCgEN8SIYb5kQcAJmF/jHWy5TED9SUMpcQDqdsJntvdT7TxPM0XQOkw/r
0TtUbzqk3WTP9WzasMgAzvyTxq0A60ZWi6UP0KJPdi7orIMYPMAujtJ9l8rUs/eP8XXXymctyY8w
342l/8yzLlbPR2JlpjvrPOcldcNLydts4gwcJ5k1dl+ESHARcqlCMEexiskNhlUCh1oXS4o6tmic
3ICdZIZW9eAtmZO68KkyqXojq87LBA0uIryFSutGAXy6lNtldtq6J20ybhsVjTqgIuMEHxYYC95z
V9A4aPKwwuo31yJFPkt32Ay8y5KG8AOzVl4Xnz6lrJQFC+hZSsS9Yq/uZ6NOBUrJvu2XhCSrOtWJ
XllR9JWSCnPkKSYYw3DqOcHJWhjvOLTtyVeun7837NidvzklM2Ln0BiIceHhxtQo6ZN4JMlO6V2X
0ZP2YYOA3vx2RC0ADlrCE3vZjgHoXPcwcrLbT2Xa8oIrVvoCPVdNSPJErQ38QuPKlmzs0GLHYqDu
OuoTc/0cNLU1X+eORLdfx9n5WryPW0zkIuz2uSqmU+d6Nu3BILR88Yb87fps0QXNW5WqD/2faTjX
NoS1GwznIsMtxLHFqSfbuiRB0+Ik9QsgssQSRtb5uEIr5TVguyJjpFyn42iEM07fw03KpnKUp0LD
MLDtMl8vJ2B7JhKM42v3OprX7muHxb332vN3MFeGwaSmoGbmwNo71sZc0iughgrzLz1EPyqmepLs
Q4fP+hIJv4Zf/JSMsja59u4rm3qj5W7z1Eaxw+oqgko8tskr7YmYaPYnl91VI46w/0ZyJqGIvJCS
/zVwkbgT9nXZItWhF6SQg36C7Bcjpa9PhEKzVEXIqzZtzDlwvuoOXPJ/pQ4yvvTBYKHkQavyXMpi
/7FXJ4WZxnCy7YP5g2Y6GLZ0xTd5lTfwmfaw/AzWkaYaH5hXgFGgS6S54c7P0zb5m2Gz3A47jYuz
0T+f06LFrEKO4zLRs/jP+Zu6752z7krjQHWWmg0kJche34v0Kf5GlmXHhTm0NNsPfqM9qRdxH01h
tXEt1c4/ta7w+tXampE+dUlyFROuuFU/YMT/N/fJy1Pj1VXgk/u5liHZYYdhHAs8U1rU2iVmxv45
poBkV8/a+0S/d6ESMeBQugFETfAXjlNOHnxrCNTdFRWztP4hjfvJU3Dzs29Qn8SQrCe1srxxM1IF
FDg8Xb/afClDdRzvZU4LCGYBAuqeX5grlXd/vrWlce8abWxeLZPh8vJObvchZuAKY7rBGheav82k
qoWmg8nWYqHgvknSYtwALNS6psIwi7PvOLZTD4xCpctB/aOjKdJeFpL3W3fgUols1efestKiCE08
JX8g5ue9Vv9j4g5LIw80aGsIfDGvX+mThJPmKZ1cfo6AuYy/DbslibpqVAjhtQl7Zy0rksKmox6T
DkkY8KXi3B5PbJW+preUHhIntC0QzOIZmSnyss6O5XF9srRVXGy9OvACKd01ubew437ZxUlOfj/Y
yMtv+cCK6UwYhAjyx7+7bN80Htvq/BfW98sYN/WKOvoCfPfRV7GFKZ8MzC4jDf4YqgzqbE+YU1bA
Blzmz7EZNtGxc+sPIhqvOUhm9SfqDx67/Rufd0ywJ4Mtj3nuLEznWqNyZyv1hqWBuAsktvFU+mLk
O89yQGgad8RMuwjjLp6krd9DUcNATcJW6sfRBc7yDPdUVUP4W7bNIAtcOXyc3U0R5qnC8/NNL2Us
R3RMpE2C+iBv4H9a0CnOJsT082rJ5JIbUyejtpVMeCSxCDZmQXputuucw8bF3XHaatZHqmaQkbk4
qIFeD9xlK4VVimjCjrXo3zXTBP/vZ44mUtqtLsE5IvSsyc72ehu78ZO8Gm3iYO+s/SVDCMrHru2x
hYf+ecQZ4K5Y6xlhNHhc1aT6fzbo2EGmCyk0Cu2bvnXX9LroUCumy6q+nujBlqWRNRHGDsIe6PXm
kOwNdvFo6sFSYkVDNmIdpnam5r591mCgN7HvfHWib2m2lK/ciYIRtAX2TKW2Azc5NXzpxezJzZrb
E2t0cEpPC5KbxFpaNo/jflozArKFXPL6sb93hjufJyW8VMNuZVqo8FSo0WSFuboZQt16oTaj8h7h
fdtoGFen92l2gUnZVdhaIpPf0Knl70KoGY2CQTzatPsc3Sg6p+j8LxmXachkxzeeP+S+hDayAC5E
utyNSKqtMlq7XDfS9R7SpfLwgFOS1BTmZowPlOGUKG7KVd171Y4IQ0RZQogT23HdNR0Su0Ok6maM
15BYRjQCr7ZGnTg4GKUPfvVM0og8d6Is7CPRw/TDXeILD3OfQussLgt8prVlD8YejZHHlcVb1uwS
ZjCJjFwDhteZTqhV4SytY0LXudlIiqx0DXHU46kdQdrmpKmB5zNdBtbCu0DNPozMMKPUJqZL5hDp
h0RiLq2+McfOH11NYJaRRusZ2MJK9AL+Wprsfpbnr/UjxRfuD0Wg3pC2nbAIP5x1/BJuF7JckgoO
akynD9S9lE6QHxheG9WzEkgI9QlT03p3vr8iaF0dEgGRzkczq1X9YgHS4Zzcp8+cuwzyF0gkJ1Ss
TG8d2EZbD9XsLdTAeXwIi4RYafo4ox17+RysTyJWGtyb2aByKdxBU0srhipnIV+VEhojyNs6mBLR
dT3t7+ajN5wstczV9cMCwn3afgr93b+1mJEatST57UUIQidxRoTHR3C5E0M4Gr6Df1gP6iSgfyqD
Z0CJFr1Z+S4ysobF0Yz5W0dt4BXFtbP9a0rhVCneOlP+rH7X7h80roQoNOTcbmEJKCJuyRdPmAUe
KWAVAS9uhNZ+JAgGsWTODOkuRK8Pm+PDK1Pmh7ezd7qG8D74T+ZbtM8zcwCPInLEQwdqheizvvEB
xDAfMtMe1amMa3cVGuyIcbWhx74dAiNT3xtuJ6M7B+8x/6L+ubSAE0ItWr0mNRt8puYdqTuBMci9
Ng6FkWK1RDYNOXMNExzZZvNWgJIKJ6XLFK6NaWVMxUAGvcYMmMfjkPGStf4CqU+OBVfh4H0kmJ1a
0mF+uljSZblPMJFFPrKsbDmuwxNrMW2umQtiHFdTFYWHCua7UlLjeyDF9ZVjdb6uT2EQ7FeFnUwz
LoObpFQogGSk7Uvl/rsvYY9qwg2sH9N0caIJogn2ai7SHyb1Bb4O+FmQz6sPfgWRgSiOQIp8WmU4
sZcZH7cieQeytCMj4PjATXua3yB6jZyX7Q+2ykOnSZ0kMzRT5K1Uxcq1qBXawQYWwc7p2qJE2ixK
5xkrxl86GGyhqJmcvvyqljY9j977qjjvtt529l3Ggbm6Uhm0p1T32p0vwCggsqdcfkktNc/saYVJ
/I1o1WvRGxOisR+6O3MkaMC413ttLbxjWN042ckslIndfAsFmmr++Hc55BVOaYnTUJ6Ul95W4+nR
XCGsJbj2gqw2DrQCn/dnz83PY6DlapXfyIwT5pZciwuvb1G7Jj4DFdAUur6JZGcBFwWpiVbsq00u
DTLpvwfdx33Iwq6SCz44IgmThzfZrcmmDaTNiRWapuyig4Y3S+pqDAIYjyQFSttCxMc2kZTcGHoj
flUD3YNGkly4nWHuxp/rEBCuGxPzdDOuouYCtVlubl4oN+LX+9iT9CvvgWArBMYvewqKnU6UmRQm
uD5jcE3b9RADmOGx1dTnpx9lGJm5yfI8fA3hzNtCYWhztQrN3iypBuAUsf63eJQluG3UFf/PqJk1
F8opYFQOLnuRpejAttC58nisWaSps90rbFQOF1PQH6A5P7ERsBVPdW1u309wsWIgW954a1UVNoYR
agMQeN5f8Ny6lHlLqvhDh8L49IrGMRjrJPZN9X859F7RyHGwJanfSVW3RN1Niz07WGukMq4bomCl
PEG0yqWrUntpGX6kZt5jR6/RBzxjdIjjDQg4emEIOQV2V/po5kBk3zrgoisNPNmNL3HzHSUUogmP
TQ8ukGZ1Pn1X8OQsI+/88CTfO6Cor1fmfc9TB8Dyw5LrKCvAF0mPT7JXuDwTzPMX44jrFnvgDexB
iHBXMk+9K1wi2z8EHEQbBvLA+6XHh5dh6SPJEea/gG/EVVCWmNQKeFwZ2G+BxbUaBnijOWJYP/id
AmvaCcoFjMUX1NAdzmCQ0HpPOFGfJwcK2Uz6rNTVxB/OnI2+t/Nor5fFh8LnL3PW599wWKczPNVa
DTDxcKpXMX2hY5/2saL+c1UIfVqWRQOQhN8c/OK8CUtR8HKwg4frvE2yQ9asLmZOQazGppiYqKwg
ZhV45KBEyT5CD7a74YQ/tcdy6R9wath4AntoDgcQYE6+g6NYW3H17/pyqttdHyruR6yX0a54+YM5
g6uoe4MBbM9pp+TdAi8dVlVxWXIOmDmfa+nGVfIavkHyao2fTAtPdHt9+gtTW9XhHiAV97KdD1hW
cnnO1WDXMdceaYYUnevC7oEGUIyH+5fTeWhWJwq/ndnRPyM3mgOlmgFSVua1DQFIbJ/anEfozkya
Q2FdpFJFxq+K40A7wd1D3qMDfUqTRXt24RRV3oBAfdiCYnnoUI6Dz7VKXi9T7es4g9FrQFT4N8cu
Icp2W5sDv9HEjGc34T7WGkGAS1nO/g/E5+OOyG/4Igw0bJ1qrZCFKTTvYIPnVi2bZ4hPOr2A5ou5
NzI7M+qAot/flvBwcbqhgPvJMrFkPY31pujWZPhccg6EFWG+JMGoOWApMblZh+KvTW1xeDAPOKTZ
xX6ov+NM0BmqHeVqNdsdlq8hCdanXfAieODUtoyJt7W9uBWwp/qm7D+AppZsNwsl+jYR1ujab+Ip
cX40xiDGyDH8CqHNwYfBgmIPX/h4LlWvuPZDqcN0WwAKMYaMrauzBDWr+fnW028MM1PqsaUFlnwe
KxWPj/ms4Fo19TYdzNtG0bdFXlqmG5hu7I8r97cQm1zmfQ3U+097/SU2hUS7rr3E7BM3md8Qbx36
T4weKs23QFEnM/1DhsPV1wx+2jDNHZgUWYEWcNJPPVlyIshBGqgYfHOD+ziNVIM4NYcVkGyqx0mg
TqR4Co3Sc+vq2lO91aupDWJH+rAfARqn7PcrZf29kaViCS3mWEBvQEQrfwTJT6PxG3KaaHtbNcKX
jGktfM9zvhSu/Bknx2ClW8OVkcGlQ0O16hscQL5hC0APh2z2WD7mJafyO03wWHfZ2rVy/rkxxppr
rjkR9Caald8JF1dm56fttPyVXcbOQMvpPicnLc3IS19PTggvjT1eCccnZBUO+i4b9Jy9o/Q8NzYw
eoxWAzwmpY0S+SnjBQlXpUQ++B+FmnEIm2nbUF8=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_22
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_9_gte4_drp_arb_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_23
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_reset_synchronizer_24
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      cpllpd_int_reg_0 => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      i_in_meta_reg_1(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      i_in_meta_reg_2(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxbufstatus_out(0) => rxbufstatus_out(0),
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_57\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_bit_synchronizer_3
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_12\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gtwizard_ultrascale_v1_7_9_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_9_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top : entity is 1;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4_inst\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxbufstatus_out(0) => \^rxbufstatus_out\(2),
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt : entity is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxbufstatus_out\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "31.250000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 1;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 1;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00010001";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 2;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 2;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000001011010100101111000000000000000000000000010100000010111100";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 110;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \^rxbufstatus_out\(2);
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxresetdone_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => NLW_inst_gtwiz_buffbypass_rx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => '0',
      gtwiz_buffbypass_rx_start_user_in(0) => '0',
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => \^rxbufstatus_out\(2),
      rxbufstatus_out(1 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_out(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '1',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '1',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => NLW_inst_rxresetdone_out_UNCONNECTED(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0',
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbuferr : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \rxdata_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    reset_sync5 : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver is
  signal encommaalign_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int_reg0 : STD_LOGIC;
  signal gtwiz_reset_tx_done_out : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int_reg0 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117 : STD_LOGIC;
  signal mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal rxchariscomma_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxchariscomma_i_1_n_0 : STD_LOGIC;
  signal \rxchariscomma_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxcharisk_i_1_n_0 : STD_LOGIC;
  signal \rxcharisk_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxclkcorcnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxdata[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdata_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxdisperr_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdisperr_i_1_n_0 : STD_LOGIC;
  signal \rxdisperr_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxnotintable_i_1_n_0 : STD_LOGIC;
  signal \rxnotintable_reg__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxpowerdown : STD_LOGIC;
  signal rxpowerdown_double : STD_LOGIC;
  signal \rxpowerdown_reg__0\ : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt,mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_gtwizard_top,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxchariscomma_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of rxcharisk_i_1 : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \rxdata[0]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[1]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \rxdata[2]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \rxdata[4]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[5]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \rxdata[6]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \rxdata[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of rxdisperr_i_1 : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of rxnotintable_i_1 : label is "soft_lutpair113";
begin
SYNC_ASYNC_RESET_GT_RX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_RX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_0
     port map (
      SR(0) => SR(0),
      gtwiz_reset_rx_done_out_int_reg0 => gtwiz_reset_rx_done_out_int_reg0,
      reset_out => gtwiz_reset_rx_done_out_int,
      rxuserclk2 => rxuserclk2
    );
SYNC_ASYNC_RESET_TX: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_1
     port map (
      CLK => CLK,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_done_out_int_reg0 => gtwiz_reset_tx_done_out_int_reg0,
      reset_sync5_0(0) => reset_sync5(0)
    );
data_sync1_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out,
      I1 => gtwiz_reset_rx_done_out,
      O => data_in
    );
gtwiz_reset_rx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_reset_rx_done_out_int_reg0,
      Q => gtwiz_reset_rx_done_out_int_reg,
      R => '0'
    );
gtwiz_reset_tx_done_out_int_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => gtwiz_reset_tx_done_out_int_reg0,
      Q => gtwiz_reset_tx_done_out_int_reg,
      R => '0'
    );
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt
     port map (
      cplllock_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_done_out_int_reg,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_done_out_int_reg,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_int(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      rxbufstatus_out(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbufstatus_out_UNCONNECTED(1 downto 0),
      rxbyteisaligned_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxclkcorcnt_out(1 downto 0) => rxclkcorcnt_int(1 downto 0),
      rxcommadet_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_int,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpowerdown,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_rxresetdone_out_UNCONNECTED(0),
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => CLK,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      txbufstatus_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => '0'
    );
reclock_encommaalign: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_reset_sync_2
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_int,
      userclk2 => userclk2
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => p_0_in,
      Q => rxbufstatus(0),
      R => '0'
    );
\rxbufstatus_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_57,
      Q => p_0_in,
      R => '0'
    );
\rxchariscomma_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(0),
      Q => rxchariscomma_double(0),
      R => SR(0)
    );
\rxchariscomma_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxchariscomma_reg__0\(1),
      Q => rxchariscomma_double(1),
      R => SR(0)
    );
rxchariscomma_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxchariscomma_double(1),
      I1 => toggle,
      I2 => rxchariscomma_double(0),
      O => rxchariscomma_i_1_n_0
    );
rxchariscomma_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxchariscomma_i_1_n_0,
      Q => rxchariscomma(0),
      R => SR(0)
    );
\rxchariscomma_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(0),
      Q => \rxchariscomma_reg__0\(0),
      R => '0'
    );
\rxchariscomma_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl2_out(1),
      Q => \rxchariscomma_reg__0\(1),
      R => '0'
    );
\rxcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(0),
      Q => rxcharisk_double(0),
      R => SR(0)
    );
\rxcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxcharisk_reg__0\(1),
      Q => rxcharisk_double(1),
      R => SR(0)
    );
rxcharisk_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxcharisk_double(1),
      I1 => toggle,
      I2 => rxcharisk_double(0),
      O => rxcharisk_i_1_n_0
    );
rxcharisk_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxcharisk_i_1_n_0,
      Q => rxcharisk(0),
      R => SR(0)
    );
\rxcharisk_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(0),
      Q => \rxcharisk_reg__0\(0),
      R => '0'
    );
\rxcharisk_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl0_out(1),
      Q => \rxcharisk_reg__0\(1),
      R => '0'
    );
\rxclkcorcnt_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(0),
      Q => rxclkcorcnt_double(0),
      R => SR(0)
    );
\rxclkcorcnt_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxclkcorcnt_reg(1),
      Q => rxclkcorcnt_double(1),
      R => SR(0)
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(0),
      Q => Q(0),
      R => SR(0)
    );
\rxclkcorcnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxclkcorcnt_double(1),
      Q => Q(1),
      R => SR(0)
    );
\rxclkcorcnt_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(0),
      Q => rxclkcorcnt_reg(0),
      R => '0'
    );
\rxclkcorcnt_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxclkcorcnt_int(1),
      Q => rxclkcorcnt_reg(1),
      R => '0'
    );
\rxdata[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(8),
      I1 => toggle,
      I2 => rxdata_double(0),
      O => \rxdata[0]_i_1_n_0\
    );
\rxdata[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(9),
      I1 => toggle,
      I2 => rxdata_double(1),
      O => \rxdata[1]_i_1_n_0\
    );
\rxdata[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(10),
      I1 => toggle,
      I2 => rxdata_double(2),
      O => \rxdata[2]_i_1_n_0\
    );
\rxdata[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(11),
      I1 => toggle,
      I2 => rxdata_double(3),
      O => \rxdata[3]_i_1_n_0\
    );
\rxdata[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(12),
      I1 => toggle,
      I2 => rxdata_double(4),
      O => \rxdata[4]_i_1_n_0\
    );
\rxdata[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(13),
      I1 => toggle,
      I2 => rxdata_double(5),
      O => \rxdata[5]_i_1_n_0\
    );
\rxdata[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(14),
      I1 => toggle,
      I2 => rxdata_double(6),
      O => \rxdata[6]_i_1_n_0\
    );
\rxdata[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdata_double(15),
      I1 => toggle,
      I2 => rxdata_double(7),
      O => \rxdata[7]_i_1_n_0\
    );
\rxdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(0),
      Q => rxdata_double(0),
      R => SR(0)
    );
\rxdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(10),
      Q => rxdata_double(10),
      R => SR(0)
    );
\rxdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(11),
      Q => rxdata_double(11),
      R => SR(0)
    );
\rxdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(12),
      Q => rxdata_double(12),
      R => SR(0)
    );
\rxdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(13),
      Q => rxdata_double(13),
      R => SR(0)
    );
\rxdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(14),
      Q => rxdata_double(14),
      R => SR(0)
    );
\rxdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(15),
      Q => rxdata_double(15),
      R => SR(0)
    );
\rxdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(1),
      Q => rxdata_double(1),
      R => SR(0)
    );
\rxdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(2),
      Q => rxdata_double(2),
      R => SR(0)
    );
\rxdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(3),
      Q => rxdata_double(3),
      R => SR(0)
    );
\rxdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(4),
      Q => rxdata_double(4),
      R => SR(0)
    );
\rxdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(5),
      Q => rxdata_double(5),
      R => SR(0)
    );
\rxdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(6),
      Q => rxdata_double(6),
      R => SR(0)
    );
\rxdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(7),
      Q => rxdata_double(7),
      R => SR(0)
    );
\rxdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(8),
      Q => rxdata_double(8),
      R => SR(0)
    );
\rxdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => rxdata_reg(9),
      Q => rxdata_double(9),
      R => SR(0)
    );
\rxdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[0]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(0),
      R => SR(0)
    );
\rxdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[1]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(1),
      R => SR(0)
    );
\rxdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[2]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(2),
      R => SR(0)
    );
\rxdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[3]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(3),
      R => SR(0)
    );
\rxdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[4]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(4),
      R => SR(0)
    );
\rxdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[5]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(5),
      R => SR(0)
    );
\rxdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[6]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(6),
      R => SR(0)
    );
\rxdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \rxdata[7]_i_1_n_0\,
      Q => \rxdata_reg[7]_0\(7),
      R => SR(0)
    );
\rxdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(0),
      Q => rxdata_reg(0),
      R => '0'
    );
\rxdata_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(10),
      Q => rxdata_reg(10),
      R => '0'
    );
\rxdata_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(11),
      Q => rxdata_reg(11),
      R => '0'
    );
\rxdata_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(12),
      Q => rxdata_reg(12),
      R => '0'
    );
\rxdata_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(13),
      Q => rxdata_reg(13),
      R => '0'
    );
\rxdata_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(14),
      Q => rxdata_reg(14),
      R => '0'
    );
\rxdata_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(15),
      Q => rxdata_reg(15),
      R => '0'
    );
\rxdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(1),
      Q => rxdata_reg(1),
      R => '0'
    );
\rxdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(2),
      Q => rxdata_reg(2),
      R => '0'
    );
\rxdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(3),
      Q => rxdata_reg(3),
      R => '0'
    );
\rxdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(4),
      Q => rxdata_reg(4),
      R => '0'
    );
\rxdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(5),
      Q => rxdata_reg(5),
      R => '0'
    );
\rxdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(6),
      Q => rxdata_reg(6),
      R => '0'
    );
\rxdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(7),
      Q => rxdata_reg(7),
      R => '0'
    );
\rxdata_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(8),
      Q => rxdata_reg(8),
      R => '0'
    );
\rxdata_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdata_int(9),
      Q => rxdata_reg(9),
      R => '0'
    );
\rxdisperr_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(0),
      Q => rxdisperr_double(0),
      R => SR(0)
    );
\rxdisperr_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxdisperr_reg__0\(1),
      Q => rxdisperr_double(1),
      R => SR(0)
    );
rxdisperr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxdisperr_double(1),
      I1 => toggle,
      I2 => rxdisperr_double(0),
      O => rxdisperr_i_1_n_0
    );
rxdisperr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxdisperr_i_1_n_0,
      Q => rxdisperr(0),
      R => SR(0)
    );
\rxdisperr_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(0),
      Q => \rxdisperr_reg__0\(0),
      R => '0'
    );
\rxdisperr_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl1_out(1),
      Q => \rxdisperr_reg__0\(1),
      R => '0'
    );
\rxnotintable_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(0),
      Q => rxnotintable_double(0),
      R => SR(0)
    );
\rxnotintable_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle,
      D => \rxnotintable_reg__0\(1),
      Q => rxnotintable_double(1),
      R => SR(0)
    );
rxnotintable_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxnotintable_double(1),
      I1 => toggle,
      I2 => rxnotintable_double(0),
      O => rxnotintable_i_1_n_0
    );
rxnotintable_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => rxnotintable_i_1_n_0,
      Q => rxnotintable(0),
      R => SR(0)
    );
\rxnotintable_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(0),
      Q => \rxnotintable_reg__0\(0),
      R => '0'
    );
\rxnotintable_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxctrl3_out(1),
      Q => \rxnotintable_reg__0\(1),
      R => '0'
    );
rxpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => rxpowerdown_double,
      R => '0'
    );
rxpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \rxpowerdown_reg__0\,
      Q => rxpowerdown,
      R => '0'
    );
rxpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => rxpowerdown_double,
      Q => \rxpowerdown_reg__0\,
      R => SR(0)
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_gt_i_n_117,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => reset_sync5(0)
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => reset_sync5(0)
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => reset_sync5(0)
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => reset_sync5(0)
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => reset_sync5(0)
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => reset_sync5(0)
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => reset_sync5(0)
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => reset_sync5(0)
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => reset_sync5(0)
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => reset_sync5(0)
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => reset_sync5(0)
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => reset_sync5(0)
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => reset_sync5(0)
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => reset_sync5(0)
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => reset_sync5(0)
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => reset_sync5(0)
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => reset_sync5(0)
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => reset_sync5(0)
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => reset_sync5(0)
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => reset_sync5(0)
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => reset_sync5(0)
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => reset_sync5(0)
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => reset_sync5(0)
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => reset_sync5(0)
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => reset_sync5(0)
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => reset_sync5(0)
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => reset_sync5(0)
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => reset_sync5(0)
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => reset_sync5(0)
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => reset_sync5(0)
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => reset_sync5(0)
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => reset_sync5(0)
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => userclk2,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => reset_sync5(0)
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => reset_sync5(0)
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => userclk2,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => reset_sync5(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  port (
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 6 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    userclk2 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 2 downto 0 );
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block is
  signal enablealign : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbufstatus : STD_LOGIC_VECTOR ( 1 to 1 );
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  signal NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "mopshub_readout_bd_gig_ethernet_pcs_pma_0_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core : label is "true";
begin
  resetdone <= \^resetdone\;
mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_gig_ethernet_pcs_pma_v16_2_1
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_enable_UNCONNECTED,
      an_interrupt => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_an_interrupt_UNCONNECTED,
      an_restart_config => '0',
      basex_or_sgmii => '0',
      configuration_valid => '0',
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(2 downto 0),
      configuration_vector(0) => '0',
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000000000",
      loc_ref => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_loc_ref_UNCONNECTED,
      mdc => '0',
      mdio_in => '0',
      mdio_out => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_out_UNCONNECTED,
      mdio_tri => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_mdio_tri_UNCONNECTED,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => B"00000",
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011011000",
      rxbufstatus(1) => rxbufstatus(1),
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => '0',
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 7) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => status_vector(6 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => userclk2
    );
sync_block_reset_done: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_sync_block
     port map (
      data_in => resetdone_i,
      resetdone => \^resetdone\,
      userclk2 => userclk2
    );
transceiver_inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(1 downto 0) => rxclkcorcnt(1 downto 0),
      SR(0) => mgt_rx_reset,
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_sync5(0) => mgt_tx_reset,
      rxbufstatus(0) => rxbufstatus(1),
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      \rxdata_reg[7]_0\(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp,
      userclk2 => userclk2
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_block
     port map (
      CLK => \^userclk_out\,
      configuration_vector(2 downto 0) => configuration_vector(3 downto 1),
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      signal_detect => signal_detect,
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp,
      userclk2 => \^userclk2_out\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is 0;
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal NLW_inst_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_inst_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 7 );
  attribute EXAMPLE_SIMULATION of inst : label is 0;
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of inst : label is "gig_ethernet_pcs_pma_v16_2_1,Vivado 2020.2";
  attribute downgradeipidentifiedwarnings of inst : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13) <= \<const0>\;
  status_vector(12) <= \<const0>\;
  status_vector(11) <= \<const0>\;
  status_vector(10) <= \<const0>\;
  status_vector(9) <= \<const0>\;
  status_vector(8) <= \<const0>\;
  status_vector(7) <= \<const0>\;
  status_vector(6 downto 0) <= \^status_vector\(6 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_mopshub_readout_bd_gig_ethernet_pcs_pma_0_0_support
     port map (
      configuration_vector(4) => '0',
      configuration_vector(3 downto 1) => configuration_vector(3 downto 1),
      configuration_vector(0) => '0',
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mmcm_locked_out => NLW_inst_mmcm_locked_out_UNCONNECTED,
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      signal_detect => signal_detect,
      status_vector(15 downto 7) => NLW_inst_status_vector_UNCONNECTED(15 downto 7),
      status_vector(6 downto 0) => \^status_vector\(6 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
end STRUCTURE;
