
LCD_Spaghiti.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         0000249a  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001c  00800060  0000249a  0000250e  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .stab         000014a0  00000000  00000000  0000252c  2**2
                  CONTENTS, READONLY, DEBUGGING
  3 .stabstr      0000096f  00000000  00000000  000039cc  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_aranges 00000160  00000000  00000000  0000433b  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_pubnames 0000018f  00000000  00000000  0000449b  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_info   00002045  00000000  00000000  0000462a  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_abbrev 00001101  00000000  00000000  0000666f  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_line   00000f82  00000000  00000000  00007770  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_frame  00000180  00000000  00000000  000086f4  2**2
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_str    000002c2  00000000  00000000  00008874  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_loc    0000088e  00000000  00000000  00008b36  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_ranges 00000050  00000000  00000000  000093c4  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       8:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
       c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      10:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      14:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      18:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      1c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      20:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      24:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      28:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      2c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      30:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      34:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      38:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      3c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      40:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      44:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      48:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      4c:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>
      50:	0c 94 3f 00 	jmp	0x7e	; 0x7e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ea e9       	ldi	r30, 0x9A	; 154
      68:	f4 e2       	ldi	r31, 0x24	; 36
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	ac 37       	cpi	r26, 0x7C	; 124
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>
      76:	0e 94 77 0b 	call	0x16ee	; 0x16ee <main>
      7a:	0c 94 4b 12 	jmp	0x2496	; 0x2496 <_exit>

0000007e <__bad_interrupt>:
      7e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000082 <__fixunssfsi>:
      82:	ef 92       	push	r14
      84:	ff 92       	push	r15
      86:	0f 93       	push	r16
      88:	1f 93       	push	r17
      8a:	7b 01       	movw	r14, r22
      8c:	8c 01       	movw	r16, r24
      8e:	20 e0       	ldi	r18, 0x00	; 0
      90:	30 e0       	ldi	r19, 0x00	; 0
      92:	40 e0       	ldi	r20, 0x00	; 0
      94:	5f e4       	ldi	r21, 0x4F	; 79
      96:	0e 94 ed 03 	call	0x7da	; 0x7da <__gesf2>
      9a:	88 23       	and	r24, r24
      9c:	8c f0       	brlt	.+34     	; 0xc0 <__fixunssfsi+0x3e>
      9e:	c8 01       	movw	r24, r16
      a0:	b7 01       	movw	r22, r14
      a2:	20 e0       	ldi	r18, 0x00	; 0
      a4:	30 e0       	ldi	r19, 0x00	; 0
      a6:	40 e0       	ldi	r20, 0x00	; 0
      a8:	5f e4       	ldi	r21, 0x4F	; 79
      aa:	0e 94 b9 01 	call	0x372	; 0x372 <__subsf3>
      ae:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      b2:	9b 01       	movw	r18, r22
      b4:	ac 01       	movw	r20, r24
      b6:	20 50       	subi	r18, 0x00	; 0
      b8:	30 40       	sbci	r19, 0x00	; 0
      ba:	40 40       	sbci	r20, 0x00	; 0
      bc:	50 48       	sbci	r21, 0x80	; 128
      be:	06 c0       	rjmp	.+12     	; 0xcc <__fixunssfsi+0x4a>
      c0:	c8 01       	movw	r24, r16
      c2:	b7 01       	movw	r22, r14
      c4:	0e 94 4d 04 	call	0x89a	; 0x89a <__fixsfsi>
      c8:	9b 01       	movw	r18, r22
      ca:	ac 01       	movw	r20, r24
      cc:	b9 01       	movw	r22, r18
      ce:	ca 01       	movw	r24, r20
      d0:	1f 91       	pop	r17
      d2:	0f 91       	pop	r16
      d4:	ff 90       	pop	r15
      d6:	ef 90       	pop	r14
      d8:	08 95       	ret

000000da <_fpadd_parts>:
      da:	a0 e0       	ldi	r26, 0x00	; 0
      dc:	b0 e0       	ldi	r27, 0x00	; 0
      de:	e3 e7       	ldi	r30, 0x73	; 115
      e0:	f0 e0       	ldi	r31, 0x00	; 0
      e2:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__>
      e6:	dc 01       	movw	r26, r24
      e8:	2b 01       	movw	r4, r22
      ea:	fa 01       	movw	r30, r20
      ec:	9c 91       	ld	r25, X
      ee:	92 30       	cpi	r25, 0x02	; 2
      f0:	08 f4       	brcc	.+2      	; 0xf4 <_fpadd_parts+0x1a>
      f2:	39 c1       	rjmp	.+626    	; 0x366 <_fpadd_parts+0x28c>
      f4:	eb 01       	movw	r28, r22
      f6:	88 81       	ld	r24, Y
      f8:	82 30       	cpi	r24, 0x02	; 2
      fa:	08 f4       	brcc	.+2      	; 0xfe <_fpadd_parts+0x24>
      fc:	33 c1       	rjmp	.+614    	; 0x364 <_fpadd_parts+0x28a>
      fe:	94 30       	cpi	r25, 0x04	; 4
     100:	69 f4       	brne	.+26     	; 0x11c <_fpadd_parts+0x42>
     102:	84 30       	cpi	r24, 0x04	; 4
     104:	09 f0       	breq	.+2      	; 0x108 <_fpadd_parts+0x2e>
     106:	2f c1       	rjmp	.+606    	; 0x366 <_fpadd_parts+0x28c>
     108:	11 96       	adiw	r26, 0x01	; 1
     10a:	9c 91       	ld	r25, X
     10c:	11 97       	sbiw	r26, 0x01	; 1
     10e:	89 81       	ldd	r24, Y+1	; 0x01
     110:	98 17       	cp	r25, r24
     112:	09 f4       	brne	.+2      	; 0x116 <_fpadd_parts+0x3c>
     114:	28 c1       	rjmp	.+592    	; 0x366 <_fpadd_parts+0x28c>
     116:	a4 e7       	ldi	r26, 0x74	; 116
     118:	b0 e0       	ldi	r27, 0x00	; 0
     11a:	25 c1       	rjmp	.+586    	; 0x366 <_fpadd_parts+0x28c>
     11c:	84 30       	cpi	r24, 0x04	; 4
     11e:	09 f4       	brne	.+2      	; 0x122 <_fpadd_parts+0x48>
     120:	21 c1       	rjmp	.+578    	; 0x364 <_fpadd_parts+0x28a>
     122:	82 30       	cpi	r24, 0x02	; 2
     124:	a9 f4       	brne	.+42     	; 0x150 <_fpadd_parts+0x76>
     126:	92 30       	cpi	r25, 0x02	; 2
     128:	09 f0       	breq	.+2      	; 0x12c <_fpadd_parts+0x52>
     12a:	1d c1       	rjmp	.+570    	; 0x366 <_fpadd_parts+0x28c>
     12c:	9a 01       	movw	r18, r20
     12e:	ad 01       	movw	r20, r26
     130:	88 e0       	ldi	r24, 0x08	; 8
     132:	ea 01       	movw	r28, r20
     134:	09 90       	ld	r0, Y+
     136:	ae 01       	movw	r20, r28
     138:	e9 01       	movw	r28, r18
     13a:	09 92       	st	Y+, r0
     13c:	9e 01       	movw	r18, r28
     13e:	81 50       	subi	r24, 0x01	; 1
     140:	c1 f7       	brne	.-16     	; 0x132 <_fpadd_parts+0x58>
     142:	e2 01       	movw	r28, r4
     144:	89 81       	ldd	r24, Y+1	; 0x01
     146:	11 96       	adiw	r26, 0x01	; 1
     148:	9c 91       	ld	r25, X
     14a:	89 23       	and	r24, r25
     14c:	81 83       	std	Z+1, r24	; 0x01
     14e:	08 c1       	rjmp	.+528    	; 0x360 <_fpadd_parts+0x286>
     150:	92 30       	cpi	r25, 0x02	; 2
     152:	09 f4       	brne	.+2      	; 0x156 <_fpadd_parts+0x7c>
     154:	07 c1       	rjmp	.+526    	; 0x364 <_fpadd_parts+0x28a>
     156:	12 96       	adiw	r26, 0x02	; 2
     158:	2d 90       	ld	r2, X+
     15a:	3c 90       	ld	r3, X
     15c:	13 97       	sbiw	r26, 0x03	; 3
     15e:	eb 01       	movw	r28, r22
     160:	8a 81       	ldd	r24, Y+2	; 0x02
     162:	9b 81       	ldd	r25, Y+3	; 0x03
     164:	14 96       	adiw	r26, 0x04	; 4
     166:	ad 90       	ld	r10, X+
     168:	bd 90       	ld	r11, X+
     16a:	cd 90       	ld	r12, X+
     16c:	dc 90       	ld	r13, X
     16e:	17 97       	sbiw	r26, 0x07	; 7
     170:	ec 80       	ldd	r14, Y+4	; 0x04
     172:	fd 80       	ldd	r15, Y+5	; 0x05
     174:	0e 81       	ldd	r16, Y+6	; 0x06
     176:	1f 81       	ldd	r17, Y+7	; 0x07
     178:	91 01       	movw	r18, r2
     17a:	28 1b       	sub	r18, r24
     17c:	39 0b       	sbc	r19, r25
     17e:	b9 01       	movw	r22, r18
     180:	37 ff       	sbrs	r19, 7
     182:	04 c0       	rjmp	.+8      	; 0x18c <_fpadd_parts+0xb2>
     184:	66 27       	eor	r22, r22
     186:	77 27       	eor	r23, r23
     188:	62 1b       	sub	r22, r18
     18a:	73 0b       	sbc	r23, r19
     18c:	60 32       	cpi	r22, 0x20	; 32
     18e:	71 05       	cpc	r23, r1
     190:	0c f0       	brlt	.+2      	; 0x194 <_fpadd_parts+0xba>
     192:	61 c0       	rjmp	.+194    	; 0x256 <_fpadd_parts+0x17c>
     194:	12 16       	cp	r1, r18
     196:	13 06       	cpc	r1, r19
     198:	6c f5       	brge	.+90     	; 0x1f4 <_fpadd_parts+0x11a>
     19a:	37 01       	movw	r6, r14
     19c:	48 01       	movw	r8, r16
     19e:	06 2e       	mov	r0, r22
     1a0:	04 c0       	rjmp	.+8      	; 0x1aa <_fpadd_parts+0xd0>
     1a2:	96 94       	lsr	r9
     1a4:	87 94       	ror	r8
     1a6:	77 94       	ror	r7
     1a8:	67 94       	ror	r6
     1aa:	0a 94       	dec	r0
     1ac:	d2 f7       	brpl	.-12     	; 0x1a2 <_fpadd_parts+0xc8>
     1ae:	21 e0       	ldi	r18, 0x01	; 1
     1b0:	30 e0       	ldi	r19, 0x00	; 0
     1b2:	40 e0       	ldi	r20, 0x00	; 0
     1b4:	50 e0       	ldi	r21, 0x00	; 0
     1b6:	04 c0       	rjmp	.+8      	; 0x1c0 <_fpadd_parts+0xe6>
     1b8:	22 0f       	add	r18, r18
     1ba:	33 1f       	adc	r19, r19
     1bc:	44 1f       	adc	r20, r20
     1be:	55 1f       	adc	r21, r21
     1c0:	6a 95       	dec	r22
     1c2:	d2 f7       	brpl	.-12     	; 0x1b8 <_fpadd_parts+0xde>
     1c4:	21 50       	subi	r18, 0x01	; 1
     1c6:	30 40       	sbci	r19, 0x00	; 0
     1c8:	40 40       	sbci	r20, 0x00	; 0
     1ca:	50 40       	sbci	r21, 0x00	; 0
     1cc:	2e 21       	and	r18, r14
     1ce:	3f 21       	and	r19, r15
     1d0:	40 23       	and	r20, r16
     1d2:	51 23       	and	r21, r17
     1d4:	21 15       	cp	r18, r1
     1d6:	31 05       	cpc	r19, r1
     1d8:	41 05       	cpc	r20, r1
     1da:	51 05       	cpc	r21, r1
     1dc:	21 f0       	breq	.+8      	; 0x1e6 <_fpadd_parts+0x10c>
     1de:	21 e0       	ldi	r18, 0x01	; 1
     1e0:	30 e0       	ldi	r19, 0x00	; 0
     1e2:	40 e0       	ldi	r20, 0x00	; 0
     1e4:	50 e0       	ldi	r21, 0x00	; 0
     1e6:	79 01       	movw	r14, r18
     1e8:	8a 01       	movw	r16, r20
     1ea:	e6 28       	or	r14, r6
     1ec:	f7 28       	or	r15, r7
     1ee:	08 29       	or	r16, r8
     1f0:	19 29       	or	r17, r9
     1f2:	3c c0       	rjmp	.+120    	; 0x26c <_fpadd_parts+0x192>
     1f4:	23 2b       	or	r18, r19
     1f6:	d1 f1       	breq	.+116    	; 0x26c <_fpadd_parts+0x192>
     1f8:	26 0e       	add	r2, r22
     1fa:	37 1e       	adc	r3, r23
     1fc:	35 01       	movw	r6, r10
     1fe:	46 01       	movw	r8, r12
     200:	06 2e       	mov	r0, r22
     202:	04 c0       	rjmp	.+8      	; 0x20c <_fpadd_parts+0x132>
     204:	96 94       	lsr	r9
     206:	87 94       	ror	r8
     208:	77 94       	ror	r7
     20a:	67 94       	ror	r6
     20c:	0a 94       	dec	r0
     20e:	d2 f7       	brpl	.-12     	; 0x204 <_fpadd_parts+0x12a>
     210:	21 e0       	ldi	r18, 0x01	; 1
     212:	30 e0       	ldi	r19, 0x00	; 0
     214:	40 e0       	ldi	r20, 0x00	; 0
     216:	50 e0       	ldi	r21, 0x00	; 0
     218:	04 c0       	rjmp	.+8      	; 0x222 <_fpadd_parts+0x148>
     21a:	22 0f       	add	r18, r18
     21c:	33 1f       	adc	r19, r19
     21e:	44 1f       	adc	r20, r20
     220:	55 1f       	adc	r21, r21
     222:	6a 95       	dec	r22
     224:	d2 f7       	brpl	.-12     	; 0x21a <_fpadd_parts+0x140>
     226:	21 50       	subi	r18, 0x01	; 1
     228:	30 40       	sbci	r19, 0x00	; 0
     22a:	40 40       	sbci	r20, 0x00	; 0
     22c:	50 40       	sbci	r21, 0x00	; 0
     22e:	2a 21       	and	r18, r10
     230:	3b 21       	and	r19, r11
     232:	4c 21       	and	r20, r12
     234:	5d 21       	and	r21, r13
     236:	21 15       	cp	r18, r1
     238:	31 05       	cpc	r19, r1
     23a:	41 05       	cpc	r20, r1
     23c:	51 05       	cpc	r21, r1
     23e:	21 f0       	breq	.+8      	; 0x248 <_fpadd_parts+0x16e>
     240:	21 e0       	ldi	r18, 0x01	; 1
     242:	30 e0       	ldi	r19, 0x00	; 0
     244:	40 e0       	ldi	r20, 0x00	; 0
     246:	50 e0       	ldi	r21, 0x00	; 0
     248:	59 01       	movw	r10, r18
     24a:	6a 01       	movw	r12, r20
     24c:	a6 28       	or	r10, r6
     24e:	b7 28       	or	r11, r7
     250:	c8 28       	or	r12, r8
     252:	d9 28       	or	r13, r9
     254:	0b c0       	rjmp	.+22     	; 0x26c <_fpadd_parts+0x192>
     256:	82 15       	cp	r24, r2
     258:	93 05       	cpc	r25, r3
     25a:	2c f0       	brlt	.+10     	; 0x266 <_fpadd_parts+0x18c>
     25c:	1c 01       	movw	r2, r24
     25e:	aa 24       	eor	r10, r10
     260:	bb 24       	eor	r11, r11
     262:	65 01       	movw	r12, r10
     264:	03 c0       	rjmp	.+6      	; 0x26c <_fpadd_parts+0x192>
     266:	ee 24       	eor	r14, r14
     268:	ff 24       	eor	r15, r15
     26a:	87 01       	movw	r16, r14
     26c:	11 96       	adiw	r26, 0x01	; 1
     26e:	9c 91       	ld	r25, X
     270:	d2 01       	movw	r26, r4
     272:	11 96       	adiw	r26, 0x01	; 1
     274:	8c 91       	ld	r24, X
     276:	98 17       	cp	r25, r24
     278:	09 f4       	brne	.+2      	; 0x27c <_fpadd_parts+0x1a2>
     27a:	45 c0       	rjmp	.+138    	; 0x306 <_fpadd_parts+0x22c>
     27c:	99 23       	and	r25, r25
     27e:	39 f0       	breq	.+14     	; 0x28e <_fpadd_parts+0x1b4>
     280:	a8 01       	movw	r20, r16
     282:	97 01       	movw	r18, r14
     284:	2a 19       	sub	r18, r10
     286:	3b 09       	sbc	r19, r11
     288:	4c 09       	sbc	r20, r12
     28a:	5d 09       	sbc	r21, r13
     28c:	06 c0       	rjmp	.+12     	; 0x29a <_fpadd_parts+0x1c0>
     28e:	a6 01       	movw	r20, r12
     290:	95 01       	movw	r18, r10
     292:	2e 19       	sub	r18, r14
     294:	3f 09       	sbc	r19, r15
     296:	40 0b       	sbc	r20, r16
     298:	51 0b       	sbc	r21, r17
     29a:	57 fd       	sbrc	r21, 7
     29c:	08 c0       	rjmp	.+16     	; 0x2ae <_fpadd_parts+0x1d4>
     29e:	11 82       	std	Z+1, r1	; 0x01
     2a0:	33 82       	std	Z+3, r3	; 0x03
     2a2:	22 82       	std	Z+2, r2	; 0x02
     2a4:	24 83       	std	Z+4, r18	; 0x04
     2a6:	35 83       	std	Z+5, r19	; 0x05
     2a8:	46 83       	std	Z+6, r20	; 0x06
     2aa:	57 83       	std	Z+7, r21	; 0x07
     2ac:	1d c0       	rjmp	.+58     	; 0x2e8 <_fpadd_parts+0x20e>
     2ae:	81 e0       	ldi	r24, 0x01	; 1
     2b0:	81 83       	std	Z+1, r24	; 0x01
     2b2:	33 82       	std	Z+3, r3	; 0x03
     2b4:	22 82       	std	Z+2, r2	; 0x02
     2b6:	88 27       	eor	r24, r24
     2b8:	99 27       	eor	r25, r25
     2ba:	dc 01       	movw	r26, r24
     2bc:	82 1b       	sub	r24, r18
     2be:	93 0b       	sbc	r25, r19
     2c0:	a4 0b       	sbc	r26, r20
     2c2:	b5 0b       	sbc	r27, r21
     2c4:	84 83       	std	Z+4, r24	; 0x04
     2c6:	95 83       	std	Z+5, r25	; 0x05
     2c8:	a6 83       	std	Z+6, r26	; 0x06
     2ca:	b7 83       	std	Z+7, r27	; 0x07
     2cc:	0d c0       	rjmp	.+26     	; 0x2e8 <_fpadd_parts+0x20e>
     2ce:	22 0f       	add	r18, r18
     2d0:	33 1f       	adc	r19, r19
     2d2:	44 1f       	adc	r20, r20
     2d4:	55 1f       	adc	r21, r21
     2d6:	24 83       	std	Z+4, r18	; 0x04
     2d8:	35 83       	std	Z+5, r19	; 0x05
     2da:	46 83       	std	Z+6, r20	; 0x06
     2dc:	57 83       	std	Z+7, r21	; 0x07
     2de:	82 81       	ldd	r24, Z+2	; 0x02
     2e0:	93 81       	ldd	r25, Z+3	; 0x03
     2e2:	01 97       	sbiw	r24, 0x01	; 1
     2e4:	93 83       	std	Z+3, r25	; 0x03
     2e6:	82 83       	std	Z+2, r24	; 0x02
     2e8:	24 81       	ldd	r18, Z+4	; 0x04
     2ea:	35 81       	ldd	r19, Z+5	; 0x05
     2ec:	46 81       	ldd	r20, Z+6	; 0x06
     2ee:	57 81       	ldd	r21, Z+7	; 0x07
     2f0:	da 01       	movw	r26, r20
     2f2:	c9 01       	movw	r24, r18
     2f4:	01 97       	sbiw	r24, 0x01	; 1
     2f6:	a1 09       	sbc	r26, r1
     2f8:	b1 09       	sbc	r27, r1
     2fa:	8f 5f       	subi	r24, 0xFF	; 255
     2fc:	9f 4f       	sbci	r25, 0xFF	; 255
     2fe:	af 4f       	sbci	r26, 0xFF	; 255
     300:	bf 43       	sbci	r27, 0x3F	; 63
     302:	28 f3       	brcs	.-54     	; 0x2ce <_fpadd_parts+0x1f4>
     304:	0b c0       	rjmp	.+22     	; 0x31c <_fpadd_parts+0x242>
     306:	91 83       	std	Z+1, r25	; 0x01
     308:	33 82       	std	Z+3, r3	; 0x03
     30a:	22 82       	std	Z+2, r2	; 0x02
     30c:	ea 0c       	add	r14, r10
     30e:	fb 1c       	adc	r15, r11
     310:	0c 1d       	adc	r16, r12
     312:	1d 1d       	adc	r17, r13
     314:	e4 82       	std	Z+4, r14	; 0x04
     316:	f5 82       	std	Z+5, r15	; 0x05
     318:	06 83       	std	Z+6, r16	; 0x06
     31a:	17 83       	std	Z+7, r17	; 0x07
     31c:	83 e0       	ldi	r24, 0x03	; 3
     31e:	80 83       	st	Z, r24
     320:	24 81       	ldd	r18, Z+4	; 0x04
     322:	35 81       	ldd	r19, Z+5	; 0x05
     324:	46 81       	ldd	r20, Z+6	; 0x06
     326:	57 81       	ldd	r21, Z+7	; 0x07
     328:	57 ff       	sbrs	r21, 7
     32a:	1a c0       	rjmp	.+52     	; 0x360 <_fpadd_parts+0x286>
     32c:	c9 01       	movw	r24, r18
     32e:	aa 27       	eor	r26, r26
     330:	97 fd       	sbrc	r25, 7
     332:	a0 95       	com	r26
     334:	ba 2f       	mov	r27, r26
     336:	81 70       	andi	r24, 0x01	; 1
     338:	90 70       	andi	r25, 0x00	; 0
     33a:	a0 70       	andi	r26, 0x00	; 0
     33c:	b0 70       	andi	r27, 0x00	; 0
     33e:	56 95       	lsr	r21
     340:	47 95       	ror	r20
     342:	37 95       	ror	r19
     344:	27 95       	ror	r18
     346:	82 2b       	or	r24, r18
     348:	93 2b       	or	r25, r19
     34a:	a4 2b       	or	r26, r20
     34c:	b5 2b       	or	r27, r21
     34e:	84 83       	std	Z+4, r24	; 0x04
     350:	95 83       	std	Z+5, r25	; 0x05
     352:	a6 83       	std	Z+6, r26	; 0x06
     354:	b7 83       	std	Z+7, r27	; 0x07
     356:	82 81       	ldd	r24, Z+2	; 0x02
     358:	93 81       	ldd	r25, Z+3	; 0x03
     35a:	01 96       	adiw	r24, 0x01	; 1
     35c:	93 83       	std	Z+3, r25	; 0x03
     35e:	82 83       	std	Z+2, r24	; 0x02
     360:	df 01       	movw	r26, r30
     362:	01 c0       	rjmp	.+2      	; 0x366 <_fpadd_parts+0x28c>
     364:	d2 01       	movw	r26, r4
     366:	cd 01       	movw	r24, r26
     368:	cd b7       	in	r28, 0x3d	; 61
     36a:	de b7       	in	r29, 0x3e	; 62
     36c:	e2 e1       	ldi	r30, 0x12	; 18
     36e:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__>

00000372 <__subsf3>:
     372:	a0 e2       	ldi	r26, 0x20	; 32
     374:	b0 e0       	ldi	r27, 0x00	; 0
     376:	ef eb       	ldi	r30, 0xBF	; 191
     378:	f1 e0       	ldi	r31, 0x01	; 1
     37a:	0c 94 20 12 	jmp	0x2440	; 0x2440 <__prologue_saves__+0x18>
     37e:	69 83       	std	Y+1, r22	; 0x01
     380:	7a 83       	std	Y+2, r23	; 0x02
     382:	8b 83       	std	Y+3, r24	; 0x03
     384:	9c 83       	std	Y+4, r25	; 0x04
     386:	2d 83       	std	Y+5, r18	; 0x05
     388:	3e 83       	std	Y+6, r19	; 0x06
     38a:	4f 83       	std	Y+7, r20	; 0x07
     38c:	58 87       	std	Y+8, r21	; 0x08
     38e:	e9 e0       	ldi	r30, 0x09	; 9
     390:	ee 2e       	mov	r14, r30
     392:	f1 2c       	mov	r15, r1
     394:	ec 0e       	add	r14, r28
     396:	fd 1e       	adc	r15, r29
     398:	ce 01       	movw	r24, r28
     39a:	01 96       	adiw	r24, 0x01	; 1
     39c:	b7 01       	movw	r22, r14
     39e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3a2:	8e 01       	movw	r16, r28
     3a4:	0f 5e       	subi	r16, 0xEF	; 239
     3a6:	1f 4f       	sbci	r17, 0xFF	; 255
     3a8:	ce 01       	movw	r24, r28
     3aa:	05 96       	adiw	r24, 0x05	; 5
     3ac:	b8 01       	movw	r22, r16
     3ae:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     3b2:	8a 89       	ldd	r24, Y+18	; 0x12
     3b4:	91 e0       	ldi	r25, 0x01	; 1
     3b6:	89 27       	eor	r24, r25
     3b8:	8a 8b       	std	Y+18, r24	; 0x12
     3ba:	c7 01       	movw	r24, r14
     3bc:	b8 01       	movw	r22, r16
     3be:	ae 01       	movw	r20, r28
     3c0:	47 5e       	subi	r20, 0xE7	; 231
     3c2:	5f 4f       	sbci	r21, 0xFF	; 255
     3c4:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     3c8:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     3cc:	a0 96       	adiw	r28, 0x20	; 32
     3ce:	e6 e0       	ldi	r30, 0x06	; 6
     3d0:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__epilogue_restores__+0x18>

000003d4 <__addsf3>:
     3d4:	a0 e2       	ldi	r26, 0x20	; 32
     3d6:	b0 e0       	ldi	r27, 0x00	; 0
     3d8:	e0 ef       	ldi	r30, 0xF0	; 240
     3da:	f1 e0       	ldi	r31, 0x01	; 1
     3dc:	0c 94 20 12 	jmp	0x2440	; 0x2440 <__prologue_saves__+0x18>
     3e0:	69 83       	std	Y+1, r22	; 0x01
     3e2:	7a 83       	std	Y+2, r23	; 0x02
     3e4:	8b 83       	std	Y+3, r24	; 0x03
     3e6:	9c 83       	std	Y+4, r25	; 0x04
     3e8:	2d 83       	std	Y+5, r18	; 0x05
     3ea:	3e 83       	std	Y+6, r19	; 0x06
     3ec:	4f 83       	std	Y+7, r20	; 0x07
     3ee:	58 87       	std	Y+8, r21	; 0x08
     3f0:	f9 e0       	ldi	r31, 0x09	; 9
     3f2:	ef 2e       	mov	r14, r31
     3f4:	f1 2c       	mov	r15, r1
     3f6:	ec 0e       	add	r14, r28
     3f8:	fd 1e       	adc	r15, r29
     3fa:	ce 01       	movw	r24, r28
     3fc:	01 96       	adiw	r24, 0x01	; 1
     3fe:	b7 01       	movw	r22, r14
     400:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     404:	8e 01       	movw	r16, r28
     406:	0f 5e       	subi	r16, 0xEF	; 239
     408:	1f 4f       	sbci	r17, 0xFF	; 255
     40a:	ce 01       	movw	r24, r28
     40c:	05 96       	adiw	r24, 0x05	; 5
     40e:	b8 01       	movw	r22, r16
     410:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     414:	c7 01       	movw	r24, r14
     416:	b8 01       	movw	r22, r16
     418:	ae 01       	movw	r20, r28
     41a:	47 5e       	subi	r20, 0xE7	; 231
     41c:	5f 4f       	sbci	r21, 0xFF	; 255
     41e:	0e 94 6d 00 	call	0xda	; 0xda <_fpadd_parts>
     422:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     426:	a0 96       	adiw	r28, 0x20	; 32
     428:	e6 e0       	ldi	r30, 0x06	; 6
     42a:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__epilogue_restores__+0x18>

0000042e <__mulsf3>:
     42e:	a0 e2       	ldi	r26, 0x20	; 32
     430:	b0 e0       	ldi	r27, 0x00	; 0
     432:	ed e1       	ldi	r30, 0x1D	; 29
     434:	f2 e0       	ldi	r31, 0x02	; 2
     436:	0c 94 14 12 	jmp	0x2428	; 0x2428 <__prologue_saves__>
     43a:	69 83       	std	Y+1, r22	; 0x01
     43c:	7a 83       	std	Y+2, r23	; 0x02
     43e:	8b 83       	std	Y+3, r24	; 0x03
     440:	9c 83       	std	Y+4, r25	; 0x04
     442:	2d 83       	std	Y+5, r18	; 0x05
     444:	3e 83       	std	Y+6, r19	; 0x06
     446:	4f 83       	std	Y+7, r20	; 0x07
     448:	58 87       	std	Y+8, r21	; 0x08
     44a:	ce 01       	movw	r24, r28
     44c:	01 96       	adiw	r24, 0x01	; 1
     44e:	be 01       	movw	r22, r28
     450:	67 5f       	subi	r22, 0xF7	; 247
     452:	7f 4f       	sbci	r23, 0xFF	; 255
     454:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     458:	ce 01       	movw	r24, r28
     45a:	05 96       	adiw	r24, 0x05	; 5
     45c:	be 01       	movw	r22, r28
     45e:	6f 5e       	subi	r22, 0xEF	; 239
     460:	7f 4f       	sbci	r23, 0xFF	; 255
     462:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     466:	99 85       	ldd	r25, Y+9	; 0x09
     468:	92 30       	cpi	r25, 0x02	; 2
     46a:	88 f0       	brcs	.+34     	; 0x48e <__mulsf3+0x60>
     46c:	89 89       	ldd	r24, Y+17	; 0x11
     46e:	82 30       	cpi	r24, 0x02	; 2
     470:	c8 f0       	brcs	.+50     	; 0x4a4 <__mulsf3+0x76>
     472:	94 30       	cpi	r25, 0x04	; 4
     474:	19 f4       	brne	.+6      	; 0x47c <__mulsf3+0x4e>
     476:	82 30       	cpi	r24, 0x02	; 2
     478:	51 f4       	brne	.+20     	; 0x48e <__mulsf3+0x60>
     47a:	04 c0       	rjmp	.+8      	; 0x484 <__mulsf3+0x56>
     47c:	84 30       	cpi	r24, 0x04	; 4
     47e:	29 f4       	brne	.+10     	; 0x48a <__mulsf3+0x5c>
     480:	92 30       	cpi	r25, 0x02	; 2
     482:	81 f4       	brne	.+32     	; 0x4a4 <__mulsf3+0x76>
     484:	84 e7       	ldi	r24, 0x74	; 116
     486:	90 e0       	ldi	r25, 0x00	; 0
     488:	c6 c0       	rjmp	.+396    	; 0x616 <__mulsf3+0x1e8>
     48a:	92 30       	cpi	r25, 0x02	; 2
     48c:	49 f4       	brne	.+18     	; 0x4a0 <__mulsf3+0x72>
     48e:	20 e0       	ldi	r18, 0x00	; 0
     490:	9a 85       	ldd	r25, Y+10	; 0x0a
     492:	8a 89       	ldd	r24, Y+18	; 0x12
     494:	98 13       	cpse	r25, r24
     496:	21 e0       	ldi	r18, 0x01	; 1
     498:	2a 87       	std	Y+10, r18	; 0x0a
     49a:	ce 01       	movw	r24, r28
     49c:	09 96       	adiw	r24, 0x09	; 9
     49e:	bb c0       	rjmp	.+374    	; 0x616 <__mulsf3+0x1e8>
     4a0:	82 30       	cpi	r24, 0x02	; 2
     4a2:	49 f4       	brne	.+18     	; 0x4b6 <__mulsf3+0x88>
     4a4:	20 e0       	ldi	r18, 0x00	; 0
     4a6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a8:	8a 89       	ldd	r24, Y+18	; 0x12
     4aa:	98 13       	cpse	r25, r24
     4ac:	21 e0       	ldi	r18, 0x01	; 1
     4ae:	2a 8b       	std	Y+18, r18	; 0x12
     4b0:	ce 01       	movw	r24, r28
     4b2:	41 96       	adiw	r24, 0x11	; 17
     4b4:	b0 c0       	rjmp	.+352    	; 0x616 <__mulsf3+0x1e8>
     4b6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4b8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ba:	4f 84       	ldd	r4, Y+15	; 0x0f
     4bc:	58 88       	ldd	r5, Y+16	; 0x10
     4be:	6d 88       	ldd	r6, Y+21	; 0x15
     4c0:	7e 88       	ldd	r7, Y+22	; 0x16
     4c2:	8f 88       	ldd	r8, Y+23	; 0x17
     4c4:	98 8c       	ldd	r9, Y+24	; 0x18
     4c6:	ee 24       	eor	r14, r14
     4c8:	ff 24       	eor	r15, r15
     4ca:	87 01       	movw	r16, r14
     4cc:	aa 24       	eor	r10, r10
     4ce:	bb 24       	eor	r11, r11
     4d0:	65 01       	movw	r12, r10
     4d2:	40 e0       	ldi	r20, 0x00	; 0
     4d4:	50 e0       	ldi	r21, 0x00	; 0
     4d6:	60 e0       	ldi	r22, 0x00	; 0
     4d8:	70 e0       	ldi	r23, 0x00	; 0
     4da:	e0 e0       	ldi	r30, 0x00	; 0
     4dc:	f0 e0       	ldi	r31, 0x00	; 0
     4de:	c1 01       	movw	r24, r2
     4e0:	81 70       	andi	r24, 0x01	; 1
     4e2:	90 70       	andi	r25, 0x00	; 0
     4e4:	89 2b       	or	r24, r25
     4e6:	e9 f0       	breq	.+58     	; 0x522 <__mulsf3+0xf4>
     4e8:	e6 0c       	add	r14, r6
     4ea:	f7 1c       	adc	r15, r7
     4ec:	08 1d       	adc	r16, r8
     4ee:	19 1d       	adc	r17, r9
     4f0:	9a 01       	movw	r18, r20
     4f2:	ab 01       	movw	r20, r22
     4f4:	2a 0d       	add	r18, r10
     4f6:	3b 1d       	adc	r19, r11
     4f8:	4c 1d       	adc	r20, r12
     4fa:	5d 1d       	adc	r21, r13
     4fc:	80 e0       	ldi	r24, 0x00	; 0
     4fe:	90 e0       	ldi	r25, 0x00	; 0
     500:	a0 e0       	ldi	r26, 0x00	; 0
     502:	b0 e0       	ldi	r27, 0x00	; 0
     504:	e6 14       	cp	r14, r6
     506:	f7 04       	cpc	r15, r7
     508:	08 05       	cpc	r16, r8
     50a:	19 05       	cpc	r17, r9
     50c:	20 f4       	brcc	.+8      	; 0x516 <__mulsf3+0xe8>
     50e:	81 e0       	ldi	r24, 0x01	; 1
     510:	90 e0       	ldi	r25, 0x00	; 0
     512:	a0 e0       	ldi	r26, 0x00	; 0
     514:	b0 e0       	ldi	r27, 0x00	; 0
     516:	ba 01       	movw	r22, r20
     518:	a9 01       	movw	r20, r18
     51a:	48 0f       	add	r20, r24
     51c:	59 1f       	adc	r21, r25
     51e:	6a 1f       	adc	r22, r26
     520:	7b 1f       	adc	r23, r27
     522:	aa 0c       	add	r10, r10
     524:	bb 1c       	adc	r11, r11
     526:	cc 1c       	adc	r12, r12
     528:	dd 1c       	adc	r13, r13
     52a:	97 fe       	sbrs	r9, 7
     52c:	08 c0       	rjmp	.+16     	; 0x53e <__mulsf3+0x110>
     52e:	81 e0       	ldi	r24, 0x01	; 1
     530:	90 e0       	ldi	r25, 0x00	; 0
     532:	a0 e0       	ldi	r26, 0x00	; 0
     534:	b0 e0       	ldi	r27, 0x00	; 0
     536:	a8 2a       	or	r10, r24
     538:	b9 2a       	or	r11, r25
     53a:	ca 2a       	or	r12, r26
     53c:	db 2a       	or	r13, r27
     53e:	31 96       	adiw	r30, 0x01	; 1
     540:	e0 32       	cpi	r30, 0x20	; 32
     542:	f1 05       	cpc	r31, r1
     544:	49 f0       	breq	.+18     	; 0x558 <__mulsf3+0x12a>
     546:	66 0c       	add	r6, r6
     548:	77 1c       	adc	r7, r7
     54a:	88 1c       	adc	r8, r8
     54c:	99 1c       	adc	r9, r9
     54e:	56 94       	lsr	r5
     550:	47 94       	ror	r4
     552:	37 94       	ror	r3
     554:	27 94       	ror	r2
     556:	c3 cf       	rjmp	.-122    	; 0x4de <__mulsf3+0xb0>
     558:	fa 85       	ldd	r31, Y+10	; 0x0a
     55a:	ea 89       	ldd	r30, Y+18	; 0x12
     55c:	2b 89       	ldd	r18, Y+19	; 0x13
     55e:	3c 89       	ldd	r19, Y+20	; 0x14
     560:	8b 85       	ldd	r24, Y+11	; 0x0b
     562:	9c 85       	ldd	r25, Y+12	; 0x0c
     564:	28 0f       	add	r18, r24
     566:	39 1f       	adc	r19, r25
     568:	2e 5f       	subi	r18, 0xFE	; 254
     56a:	3f 4f       	sbci	r19, 0xFF	; 255
     56c:	17 c0       	rjmp	.+46     	; 0x59c <__mulsf3+0x16e>
     56e:	ca 01       	movw	r24, r20
     570:	81 70       	andi	r24, 0x01	; 1
     572:	90 70       	andi	r25, 0x00	; 0
     574:	89 2b       	or	r24, r25
     576:	61 f0       	breq	.+24     	; 0x590 <__mulsf3+0x162>
     578:	16 95       	lsr	r17
     57a:	07 95       	ror	r16
     57c:	f7 94       	ror	r15
     57e:	e7 94       	ror	r14
     580:	80 e0       	ldi	r24, 0x00	; 0
     582:	90 e0       	ldi	r25, 0x00	; 0
     584:	a0 e0       	ldi	r26, 0x00	; 0
     586:	b0 e8       	ldi	r27, 0x80	; 128
     588:	e8 2a       	or	r14, r24
     58a:	f9 2a       	or	r15, r25
     58c:	0a 2b       	or	r16, r26
     58e:	1b 2b       	or	r17, r27
     590:	76 95       	lsr	r23
     592:	67 95       	ror	r22
     594:	57 95       	ror	r21
     596:	47 95       	ror	r20
     598:	2f 5f       	subi	r18, 0xFF	; 255
     59a:	3f 4f       	sbci	r19, 0xFF	; 255
     59c:	77 fd       	sbrc	r23, 7
     59e:	e7 cf       	rjmp	.-50     	; 0x56e <__mulsf3+0x140>
     5a0:	0c c0       	rjmp	.+24     	; 0x5ba <__mulsf3+0x18c>
     5a2:	44 0f       	add	r20, r20
     5a4:	55 1f       	adc	r21, r21
     5a6:	66 1f       	adc	r22, r22
     5a8:	77 1f       	adc	r23, r23
     5aa:	17 fd       	sbrc	r17, 7
     5ac:	41 60       	ori	r20, 0x01	; 1
     5ae:	ee 0c       	add	r14, r14
     5b0:	ff 1c       	adc	r15, r15
     5b2:	00 1f       	adc	r16, r16
     5b4:	11 1f       	adc	r17, r17
     5b6:	21 50       	subi	r18, 0x01	; 1
     5b8:	30 40       	sbci	r19, 0x00	; 0
     5ba:	40 30       	cpi	r20, 0x00	; 0
     5bc:	90 e0       	ldi	r25, 0x00	; 0
     5be:	59 07       	cpc	r21, r25
     5c0:	90 e0       	ldi	r25, 0x00	; 0
     5c2:	69 07       	cpc	r22, r25
     5c4:	90 e4       	ldi	r25, 0x40	; 64
     5c6:	79 07       	cpc	r23, r25
     5c8:	60 f3       	brcs	.-40     	; 0x5a2 <__mulsf3+0x174>
     5ca:	2b 8f       	std	Y+27, r18	; 0x1b
     5cc:	3c 8f       	std	Y+28, r19	; 0x1c
     5ce:	db 01       	movw	r26, r22
     5d0:	ca 01       	movw	r24, r20
     5d2:	8f 77       	andi	r24, 0x7F	; 127
     5d4:	90 70       	andi	r25, 0x00	; 0
     5d6:	a0 70       	andi	r26, 0x00	; 0
     5d8:	b0 70       	andi	r27, 0x00	; 0
     5da:	80 34       	cpi	r24, 0x40	; 64
     5dc:	91 05       	cpc	r25, r1
     5de:	a1 05       	cpc	r26, r1
     5e0:	b1 05       	cpc	r27, r1
     5e2:	61 f4       	brne	.+24     	; 0x5fc <__mulsf3+0x1ce>
     5e4:	47 fd       	sbrc	r20, 7
     5e6:	0a c0       	rjmp	.+20     	; 0x5fc <__mulsf3+0x1ce>
     5e8:	e1 14       	cp	r14, r1
     5ea:	f1 04       	cpc	r15, r1
     5ec:	01 05       	cpc	r16, r1
     5ee:	11 05       	cpc	r17, r1
     5f0:	29 f0       	breq	.+10     	; 0x5fc <__mulsf3+0x1ce>
     5f2:	40 5c       	subi	r20, 0xC0	; 192
     5f4:	5f 4f       	sbci	r21, 0xFF	; 255
     5f6:	6f 4f       	sbci	r22, 0xFF	; 255
     5f8:	7f 4f       	sbci	r23, 0xFF	; 255
     5fa:	40 78       	andi	r20, 0x80	; 128
     5fc:	1a 8e       	std	Y+26, r1	; 0x1a
     5fe:	fe 17       	cp	r31, r30
     600:	11 f0       	breq	.+4      	; 0x606 <__mulsf3+0x1d8>
     602:	81 e0       	ldi	r24, 0x01	; 1
     604:	8a 8f       	std	Y+26, r24	; 0x1a
     606:	4d 8f       	std	Y+29, r20	; 0x1d
     608:	5e 8f       	std	Y+30, r21	; 0x1e
     60a:	6f 8f       	std	Y+31, r22	; 0x1f
     60c:	78 a3       	std	Y+32, r23	; 0x20
     60e:	83 e0       	ldi	r24, 0x03	; 3
     610:	89 8f       	std	Y+25, r24	; 0x19
     612:	ce 01       	movw	r24, r28
     614:	49 96       	adiw	r24, 0x19	; 25
     616:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     61a:	a0 96       	adiw	r28, 0x20	; 32
     61c:	e2 e1       	ldi	r30, 0x12	; 18
     61e:	0c 94 30 12 	jmp	0x2460	; 0x2460 <__epilogue_restores__>

00000622 <__divsf3>:
     622:	a8 e1       	ldi	r26, 0x18	; 24
     624:	b0 e0       	ldi	r27, 0x00	; 0
     626:	e7 e1       	ldi	r30, 0x17	; 23
     628:	f3 e0       	ldi	r31, 0x03	; 3
     62a:	0c 94 1c 12 	jmp	0x2438	; 0x2438 <__prologue_saves__+0x10>
     62e:	69 83       	std	Y+1, r22	; 0x01
     630:	7a 83       	std	Y+2, r23	; 0x02
     632:	8b 83       	std	Y+3, r24	; 0x03
     634:	9c 83       	std	Y+4, r25	; 0x04
     636:	2d 83       	std	Y+5, r18	; 0x05
     638:	3e 83       	std	Y+6, r19	; 0x06
     63a:	4f 83       	std	Y+7, r20	; 0x07
     63c:	58 87       	std	Y+8, r21	; 0x08
     63e:	b9 e0       	ldi	r27, 0x09	; 9
     640:	eb 2e       	mov	r14, r27
     642:	f1 2c       	mov	r15, r1
     644:	ec 0e       	add	r14, r28
     646:	fd 1e       	adc	r15, r29
     648:	ce 01       	movw	r24, r28
     64a:	01 96       	adiw	r24, 0x01	; 1
     64c:	b7 01       	movw	r22, r14
     64e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     652:	8e 01       	movw	r16, r28
     654:	0f 5e       	subi	r16, 0xEF	; 239
     656:	1f 4f       	sbci	r17, 0xFF	; 255
     658:	ce 01       	movw	r24, r28
     65a:	05 96       	adiw	r24, 0x05	; 5
     65c:	b8 01       	movw	r22, r16
     65e:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     662:	29 85       	ldd	r18, Y+9	; 0x09
     664:	22 30       	cpi	r18, 0x02	; 2
     666:	08 f4       	brcc	.+2      	; 0x66a <__divsf3+0x48>
     668:	7e c0       	rjmp	.+252    	; 0x766 <__divsf3+0x144>
     66a:	39 89       	ldd	r19, Y+17	; 0x11
     66c:	32 30       	cpi	r19, 0x02	; 2
     66e:	10 f4       	brcc	.+4      	; 0x674 <__divsf3+0x52>
     670:	b8 01       	movw	r22, r16
     672:	7c c0       	rjmp	.+248    	; 0x76c <__divsf3+0x14a>
     674:	8a 85       	ldd	r24, Y+10	; 0x0a
     676:	9a 89       	ldd	r25, Y+18	; 0x12
     678:	89 27       	eor	r24, r25
     67a:	8a 87       	std	Y+10, r24	; 0x0a
     67c:	24 30       	cpi	r18, 0x04	; 4
     67e:	11 f0       	breq	.+4      	; 0x684 <__divsf3+0x62>
     680:	22 30       	cpi	r18, 0x02	; 2
     682:	31 f4       	brne	.+12     	; 0x690 <__divsf3+0x6e>
     684:	23 17       	cp	r18, r19
     686:	09 f0       	breq	.+2      	; 0x68a <__divsf3+0x68>
     688:	6e c0       	rjmp	.+220    	; 0x766 <__divsf3+0x144>
     68a:	64 e7       	ldi	r22, 0x74	; 116
     68c:	70 e0       	ldi	r23, 0x00	; 0
     68e:	6e c0       	rjmp	.+220    	; 0x76c <__divsf3+0x14a>
     690:	34 30       	cpi	r19, 0x04	; 4
     692:	39 f4       	brne	.+14     	; 0x6a2 <__divsf3+0x80>
     694:	1d 86       	std	Y+13, r1	; 0x0d
     696:	1e 86       	std	Y+14, r1	; 0x0e
     698:	1f 86       	std	Y+15, r1	; 0x0f
     69a:	18 8a       	std	Y+16, r1	; 0x10
     69c:	1c 86       	std	Y+12, r1	; 0x0c
     69e:	1b 86       	std	Y+11, r1	; 0x0b
     6a0:	04 c0       	rjmp	.+8      	; 0x6aa <__divsf3+0x88>
     6a2:	32 30       	cpi	r19, 0x02	; 2
     6a4:	21 f4       	brne	.+8      	; 0x6ae <__divsf3+0x8c>
     6a6:	84 e0       	ldi	r24, 0x04	; 4
     6a8:	89 87       	std	Y+9, r24	; 0x09
     6aa:	b7 01       	movw	r22, r14
     6ac:	5f c0       	rjmp	.+190    	; 0x76c <__divsf3+0x14a>
     6ae:	2b 85       	ldd	r18, Y+11	; 0x0b
     6b0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6b2:	8b 89       	ldd	r24, Y+19	; 0x13
     6b4:	9c 89       	ldd	r25, Y+20	; 0x14
     6b6:	28 1b       	sub	r18, r24
     6b8:	39 0b       	sbc	r19, r25
     6ba:	3c 87       	std	Y+12, r19	; 0x0c
     6bc:	2b 87       	std	Y+11, r18	; 0x0b
     6be:	ed 84       	ldd	r14, Y+13	; 0x0d
     6c0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6c2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6c4:	18 89       	ldd	r17, Y+16	; 0x10
     6c6:	ad 88       	ldd	r10, Y+21	; 0x15
     6c8:	be 88       	ldd	r11, Y+22	; 0x16
     6ca:	cf 88       	ldd	r12, Y+23	; 0x17
     6cc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6ce:	ea 14       	cp	r14, r10
     6d0:	fb 04       	cpc	r15, r11
     6d2:	0c 05       	cpc	r16, r12
     6d4:	1d 05       	cpc	r17, r13
     6d6:	40 f4       	brcc	.+16     	; 0x6e8 <__divsf3+0xc6>
     6d8:	ee 0c       	add	r14, r14
     6da:	ff 1c       	adc	r15, r15
     6dc:	00 1f       	adc	r16, r16
     6de:	11 1f       	adc	r17, r17
     6e0:	21 50       	subi	r18, 0x01	; 1
     6e2:	30 40       	sbci	r19, 0x00	; 0
     6e4:	3c 87       	std	Y+12, r19	; 0x0c
     6e6:	2b 87       	std	Y+11, r18	; 0x0b
     6e8:	20 e0       	ldi	r18, 0x00	; 0
     6ea:	30 e0       	ldi	r19, 0x00	; 0
     6ec:	40 e0       	ldi	r20, 0x00	; 0
     6ee:	50 e0       	ldi	r21, 0x00	; 0
     6f0:	80 e0       	ldi	r24, 0x00	; 0
     6f2:	90 e0       	ldi	r25, 0x00	; 0
     6f4:	a0 e0       	ldi	r26, 0x00	; 0
     6f6:	b0 e4       	ldi	r27, 0x40	; 64
     6f8:	60 e0       	ldi	r22, 0x00	; 0
     6fa:	70 e0       	ldi	r23, 0x00	; 0
     6fc:	ea 14       	cp	r14, r10
     6fe:	fb 04       	cpc	r15, r11
     700:	0c 05       	cpc	r16, r12
     702:	1d 05       	cpc	r17, r13
     704:	40 f0       	brcs	.+16     	; 0x716 <__divsf3+0xf4>
     706:	28 2b       	or	r18, r24
     708:	39 2b       	or	r19, r25
     70a:	4a 2b       	or	r20, r26
     70c:	5b 2b       	or	r21, r27
     70e:	ea 18       	sub	r14, r10
     710:	fb 08       	sbc	r15, r11
     712:	0c 09       	sbc	r16, r12
     714:	1d 09       	sbc	r17, r13
     716:	b6 95       	lsr	r27
     718:	a7 95       	ror	r26
     71a:	97 95       	ror	r25
     71c:	87 95       	ror	r24
     71e:	ee 0c       	add	r14, r14
     720:	ff 1c       	adc	r15, r15
     722:	00 1f       	adc	r16, r16
     724:	11 1f       	adc	r17, r17
     726:	6f 5f       	subi	r22, 0xFF	; 255
     728:	7f 4f       	sbci	r23, 0xFF	; 255
     72a:	6f 31       	cpi	r22, 0x1F	; 31
     72c:	71 05       	cpc	r23, r1
     72e:	31 f7       	brne	.-52     	; 0x6fc <__divsf3+0xda>
     730:	da 01       	movw	r26, r20
     732:	c9 01       	movw	r24, r18
     734:	8f 77       	andi	r24, 0x7F	; 127
     736:	90 70       	andi	r25, 0x00	; 0
     738:	a0 70       	andi	r26, 0x00	; 0
     73a:	b0 70       	andi	r27, 0x00	; 0
     73c:	80 34       	cpi	r24, 0x40	; 64
     73e:	91 05       	cpc	r25, r1
     740:	a1 05       	cpc	r26, r1
     742:	b1 05       	cpc	r27, r1
     744:	61 f4       	brne	.+24     	; 0x75e <__divsf3+0x13c>
     746:	27 fd       	sbrc	r18, 7
     748:	0a c0       	rjmp	.+20     	; 0x75e <__divsf3+0x13c>
     74a:	e1 14       	cp	r14, r1
     74c:	f1 04       	cpc	r15, r1
     74e:	01 05       	cpc	r16, r1
     750:	11 05       	cpc	r17, r1
     752:	29 f0       	breq	.+10     	; 0x75e <__divsf3+0x13c>
     754:	20 5c       	subi	r18, 0xC0	; 192
     756:	3f 4f       	sbci	r19, 0xFF	; 255
     758:	4f 4f       	sbci	r20, 0xFF	; 255
     75a:	5f 4f       	sbci	r21, 0xFF	; 255
     75c:	20 78       	andi	r18, 0x80	; 128
     75e:	2d 87       	std	Y+13, r18	; 0x0d
     760:	3e 87       	std	Y+14, r19	; 0x0e
     762:	4f 87       	std	Y+15, r20	; 0x0f
     764:	58 8b       	std	Y+16, r21	; 0x10
     766:	be 01       	movw	r22, r28
     768:	67 5f       	subi	r22, 0xF7	; 247
     76a:	7f 4f       	sbci	r23, 0xFF	; 255
     76c:	cb 01       	movw	r24, r22
     76e:	0e 94 a1 04 	call	0x942	; 0x942 <__pack_f>
     772:	68 96       	adiw	r28, 0x18	; 24
     774:	ea e0       	ldi	r30, 0x0A	; 10
     776:	0c 94 38 12 	jmp	0x2470	; 0x2470 <__epilogue_restores__+0x10>

0000077a <__gtsf2>:
     77a:	a8 e1       	ldi	r26, 0x18	; 24
     77c:	b0 e0       	ldi	r27, 0x00	; 0
     77e:	e3 ec       	ldi	r30, 0xC3	; 195
     780:	f3 e0       	ldi	r31, 0x03	; 3
     782:	0c 94 20 12 	jmp	0x2440	; 0x2440 <__prologue_saves__+0x18>
     786:	69 83       	std	Y+1, r22	; 0x01
     788:	7a 83       	std	Y+2, r23	; 0x02
     78a:	8b 83       	std	Y+3, r24	; 0x03
     78c:	9c 83       	std	Y+4, r25	; 0x04
     78e:	2d 83       	std	Y+5, r18	; 0x05
     790:	3e 83       	std	Y+6, r19	; 0x06
     792:	4f 83       	std	Y+7, r20	; 0x07
     794:	58 87       	std	Y+8, r21	; 0x08
     796:	89 e0       	ldi	r24, 0x09	; 9
     798:	e8 2e       	mov	r14, r24
     79a:	f1 2c       	mov	r15, r1
     79c:	ec 0e       	add	r14, r28
     79e:	fd 1e       	adc	r15, r29
     7a0:	ce 01       	movw	r24, r28
     7a2:	01 96       	adiw	r24, 0x01	; 1
     7a4:	b7 01       	movw	r22, r14
     7a6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7aa:	8e 01       	movw	r16, r28
     7ac:	0f 5e       	subi	r16, 0xEF	; 239
     7ae:	1f 4f       	sbci	r17, 0xFF	; 255
     7b0:	ce 01       	movw	r24, r28
     7b2:	05 96       	adiw	r24, 0x05	; 5
     7b4:	b8 01       	movw	r22, r16
     7b6:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     7ba:	89 85       	ldd	r24, Y+9	; 0x09
     7bc:	82 30       	cpi	r24, 0x02	; 2
     7be:	40 f0       	brcs	.+16     	; 0x7d0 <__gtsf2+0x56>
     7c0:	89 89       	ldd	r24, Y+17	; 0x11
     7c2:	82 30       	cpi	r24, 0x02	; 2
     7c4:	28 f0       	brcs	.+10     	; 0x7d0 <__gtsf2+0x56>
     7c6:	c7 01       	movw	r24, r14
     7c8:	b8 01       	movw	r22, r16
     7ca:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     7ce:	01 c0       	rjmp	.+2      	; 0x7d2 <__gtsf2+0x58>
     7d0:	8f ef       	ldi	r24, 0xFF	; 255
     7d2:	68 96       	adiw	r28, 0x18	; 24
     7d4:	e6 e0       	ldi	r30, 0x06	; 6
     7d6:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__epilogue_restores__+0x18>

000007da <__gesf2>:
     7da:	a8 e1       	ldi	r26, 0x18	; 24
     7dc:	b0 e0       	ldi	r27, 0x00	; 0
     7de:	e3 ef       	ldi	r30, 0xF3	; 243
     7e0:	f3 e0       	ldi	r31, 0x03	; 3
     7e2:	0c 94 20 12 	jmp	0x2440	; 0x2440 <__prologue_saves__+0x18>
     7e6:	69 83       	std	Y+1, r22	; 0x01
     7e8:	7a 83       	std	Y+2, r23	; 0x02
     7ea:	8b 83       	std	Y+3, r24	; 0x03
     7ec:	9c 83       	std	Y+4, r25	; 0x04
     7ee:	2d 83       	std	Y+5, r18	; 0x05
     7f0:	3e 83       	std	Y+6, r19	; 0x06
     7f2:	4f 83       	std	Y+7, r20	; 0x07
     7f4:	58 87       	std	Y+8, r21	; 0x08
     7f6:	89 e0       	ldi	r24, 0x09	; 9
     7f8:	e8 2e       	mov	r14, r24
     7fa:	f1 2c       	mov	r15, r1
     7fc:	ec 0e       	add	r14, r28
     7fe:	fd 1e       	adc	r15, r29
     800:	ce 01       	movw	r24, r28
     802:	01 96       	adiw	r24, 0x01	; 1
     804:	b7 01       	movw	r22, r14
     806:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     80a:	8e 01       	movw	r16, r28
     80c:	0f 5e       	subi	r16, 0xEF	; 239
     80e:	1f 4f       	sbci	r17, 0xFF	; 255
     810:	ce 01       	movw	r24, r28
     812:	05 96       	adiw	r24, 0x05	; 5
     814:	b8 01       	movw	r22, r16
     816:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     81a:	89 85       	ldd	r24, Y+9	; 0x09
     81c:	82 30       	cpi	r24, 0x02	; 2
     81e:	40 f0       	brcs	.+16     	; 0x830 <__gesf2+0x56>
     820:	89 89       	ldd	r24, Y+17	; 0x11
     822:	82 30       	cpi	r24, 0x02	; 2
     824:	28 f0       	brcs	.+10     	; 0x830 <__gesf2+0x56>
     826:	c7 01       	movw	r24, r14
     828:	b8 01       	movw	r22, r16
     82a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     82e:	01 c0       	rjmp	.+2      	; 0x832 <__gesf2+0x58>
     830:	8f ef       	ldi	r24, 0xFF	; 255
     832:	68 96       	adiw	r28, 0x18	; 24
     834:	e6 e0       	ldi	r30, 0x06	; 6
     836:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__epilogue_restores__+0x18>

0000083a <__ltsf2>:
     83a:	a8 e1       	ldi	r26, 0x18	; 24
     83c:	b0 e0       	ldi	r27, 0x00	; 0
     83e:	e3 e2       	ldi	r30, 0x23	; 35
     840:	f4 e0       	ldi	r31, 0x04	; 4
     842:	0c 94 20 12 	jmp	0x2440	; 0x2440 <__prologue_saves__+0x18>
     846:	69 83       	std	Y+1, r22	; 0x01
     848:	7a 83       	std	Y+2, r23	; 0x02
     84a:	8b 83       	std	Y+3, r24	; 0x03
     84c:	9c 83       	std	Y+4, r25	; 0x04
     84e:	2d 83       	std	Y+5, r18	; 0x05
     850:	3e 83       	std	Y+6, r19	; 0x06
     852:	4f 83       	std	Y+7, r20	; 0x07
     854:	58 87       	std	Y+8, r21	; 0x08
     856:	89 e0       	ldi	r24, 0x09	; 9
     858:	e8 2e       	mov	r14, r24
     85a:	f1 2c       	mov	r15, r1
     85c:	ec 0e       	add	r14, r28
     85e:	fd 1e       	adc	r15, r29
     860:	ce 01       	movw	r24, r28
     862:	01 96       	adiw	r24, 0x01	; 1
     864:	b7 01       	movw	r22, r14
     866:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     86a:	8e 01       	movw	r16, r28
     86c:	0f 5e       	subi	r16, 0xEF	; 239
     86e:	1f 4f       	sbci	r17, 0xFF	; 255
     870:	ce 01       	movw	r24, r28
     872:	05 96       	adiw	r24, 0x05	; 5
     874:	b8 01       	movw	r22, r16
     876:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     87a:	89 85       	ldd	r24, Y+9	; 0x09
     87c:	82 30       	cpi	r24, 0x02	; 2
     87e:	40 f0       	brcs	.+16     	; 0x890 <__stack+0x31>
     880:	89 89       	ldd	r24, Y+17	; 0x11
     882:	82 30       	cpi	r24, 0x02	; 2
     884:	28 f0       	brcs	.+10     	; 0x890 <__stack+0x31>
     886:	c7 01       	movw	r24, r14
     888:	b8 01       	movw	r22, r16
     88a:	0e 94 ee 05 	call	0xbdc	; 0xbdc <__fpcmp_parts_f>
     88e:	01 c0       	rjmp	.+2      	; 0x892 <__stack+0x33>
     890:	81 e0       	ldi	r24, 0x01	; 1
     892:	68 96       	adiw	r28, 0x18	; 24
     894:	e6 e0       	ldi	r30, 0x06	; 6
     896:	0c 94 3c 12 	jmp	0x2478	; 0x2478 <__epilogue_restores__+0x18>

0000089a <__fixsfsi>:
     89a:	ac e0       	ldi	r26, 0x0C	; 12
     89c:	b0 e0       	ldi	r27, 0x00	; 0
     89e:	e3 e5       	ldi	r30, 0x53	; 83
     8a0:	f4 e0       	ldi	r31, 0x04	; 4
     8a2:	0c 94 24 12 	jmp	0x2448	; 0x2448 <__prologue_saves__+0x20>
     8a6:	69 83       	std	Y+1, r22	; 0x01
     8a8:	7a 83       	std	Y+2, r23	; 0x02
     8aa:	8b 83       	std	Y+3, r24	; 0x03
     8ac:	9c 83       	std	Y+4, r25	; 0x04
     8ae:	ce 01       	movw	r24, r28
     8b0:	01 96       	adiw	r24, 0x01	; 1
     8b2:	be 01       	movw	r22, r28
     8b4:	6b 5f       	subi	r22, 0xFB	; 251
     8b6:	7f 4f       	sbci	r23, 0xFF	; 255
     8b8:	0e 94 76 05 	call	0xaec	; 0xaec <__unpack_f>
     8bc:	8d 81       	ldd	r24, Y+5	; 0x05
     8be:	82 30       	cpi	r24, 0x02	; 2
     8c0:	61 f1       	breq	.+88     	; 0x91a <__fixsfsi+0x80>
     8c2:	82 30       	cpi	r24, 0x02	; 2
     8c4:	50 f1       	brcs	.+84     	; 0x91a <__fixsfsi+0x80>
     8c6:	84 30       	cpi	r24, 0x04	; 4
     8c8:	21 f4       	brne	.+8      	; 0x8d2 <__fixsfsi+0x38>
     8ca:	8e 81       	ldd	r24, Y+6	; 0x06
     8cc:	88 23       	and	r24, r24
     8ce:	51 f1       	breq	.+84     	; 0x924 <__fixsfsi+0x8a>
     8d0:	2e c0       	rjmp	.+92     	; 0x92e <__fixsfsi+0x94>
     8d2:	2f 81       	ldd	r18, Y+7	; 0x07
     8d4:	38 85       	ldd	r19, Y+8	; 0x08
     8d6:	37 fd       	sbrc	r19, 7
     8d8:	20 c0       	rjmp	.+64     	; 0x91a <__fixsfsi+0x80>
     8da:	6e 81       	ldd	r22, Y+6	; 0x06
     8dc:	2f 31       	cpi	r18, 0x1F	; 31
     8de:	31 05       	cpc	r19, r1
     8e0:	1c f0       	brlt	.+6      	; 0x8e8 <__fixsfsi+0x4e>
     8e2:	66 23       	and	r22, r22
     8e4:	f9 f0       	breq	.+62     	; 0x924 <__fixsfsi+0x8a>
     8e6:	23 c0       	rjmp	.+70     	; 0x92e <__fixsfsi+0x94>
     8e8:	8e e1       	ldi	r24, 0x1E	; 30
     8ea:	90 e0       	ldi	r25, 0x00	; 0
     8ec:	82 1b       	sub	r24, r18
     8ee:	93 0b       	sbc	r25, r19
     8f0:	29 85       	ldd	r18, Y+9	; 0x09
     8f2:	3a 85       	ldd	r19, Y+10	; 0x0a
     8f4:	4b 85       	ldd	r20, Y+11	; 0x0b
     8f6:	5c 85       	ldd	r21, Y+12	; 0x0c
     8f8:	04 c0       	rjmp	.+8      	; 0x902 <__fixsfsi+0x68>
     8fa:	56 95       	lsr	r21
     8fc:	47 95       	ror	r20
     8fe:	37 95       	ror	r19
     900:	27 95       	ror	r18
     902:	8a 95       	dec	r24
     904:	d2 f7       	brpl	.-12     	; 0x8fa <__fixsfsi+0x60>
     906:	66 23       	and	r22, r22
     908:	b1 f0       	breq	.+44     	; 0x936 <__fixsfsi+0x9c>
     90a:	50 95       	com	r21
     90c:	40 95       	com	r20
     90e:	30 95       	com	r19
     910:	21 95       	neg	r18
     912:	3f 4f       	sbci	r19, 0xFF	; 255
     914:	4f 4f       	sbci	r20, 0xFF	; 255
     916:	5f 4f       	sbci	r21, 0xFF	; 255
     918:	0e c0       	rjmp	.+28     	; 0x936 <__fixsfsi+0x9c>
     91a:	20 e0       	ldi	r18, 0x00	; 0
     91c:	30 e0       	ldi	r19, 0x00	; 0
     91e:	40 e0       	ldi	r20, 0x00	; 0
     920:	50 e0       	ldi	r21, 0x00	; 0
     922:	09 c0       	rjmp	.+18     	; 0x936 <__fixsfsi+0x9c>
     924:	2f ef       	ldi	r18, 0xFF	; 255
     926:	3f ef       	ldi	r19, 0xFF	; 255
     928:	4f ef       	ldi	r20, 0xFF	; 255
     92a:	5f e7       	ldi	r21, 0x7F	; 127
     92c:	04 c0       	rjmp	.+8      	; 0x936 <__fixsfsi+0x9c>
     92e:	20 e0       	ldi	r18, 0x00	; 0
     930:	30 e0       	ldi	r19, 0x00	; 0
     932:	40 e0       	ldi	r20, 0x00	; 0
     934:	50 e8       	ldi	r21, 0x80	; 128
     936:	b9 01       	movw	r22, r18
     938:	ca 01       	movw	r24, r20
     93a:	2c 96       	adiw	r28, 0x0c	; 12
     93c:	e2 e0       	ldi	r30, 0x02	; 2
     93e:	0c 94 40 12 	jmp	0x2480	; 0x2480 <__epilogue_restores__+0x20>

00000942 <__pack_f>:
     942:	df 92       	push	r13
     944:	ef 92       	push	r14
     946:	ff 92       	push	r15
     948:	0f 93       	push	r16
     94a:	1f 93       	push	r17
     94c:	fc 01       	movw	r30, r24
     94e:	e4 80       	ldd	r14, Z+4	; 0x04
     950:	f5 80       	ldd	r15, Z+5	; 0x05
     952:	06 81       	ldd	r16, Z+6	; 0x06
     954:	17 81       	ldd	r17, Z+7	; 0x07
     956:	d1 80       	ldd	r13, Z+1	; 0x01
     958:	80 81       	ld	r24, Z
     95a:	82 30       	cpi	r24, 0x02	; 2
     95c:	48 f4       	brcc	.+18     	; 0x970 <__pack_f+0x2e>
     95e:	80 e0       	ldi	r24, 0x00	; 0
     960:	90 e0       	ldi	r25, 0x00	; 0
     962:	a0 e1       	ldi	r26, 0x10	; 16
     964:	b0 e0       	ldi	r27, 0x00	; 0
     966:	e8 2a       	or	r14, r24
     968:	f9 2a       	or	r15, r25
     96a:	0a 2b       	or	r16, r26
     96c:	1b 2b       	or	r17, r27
     96e:	a5 c0       	rjmp	.+330    	; 0xaba <__pack_f+0x178>
     970:	84 30       	cpi	r24, 0x04	; 4
     972:	09 f4       	brne	.+2      	; 0x976 <__pack_f+0x34>
     974:	9f c0       	rjmp	.+318    	; 0xab4 <__pack_f+0x172>
     976:	82 30       	cpi	r24, 0x02	; 2
     978:	21 f4       	brne	.+8      	; 0x982 <__pack_f+0x40>
     97a:	ee 24       	eor	r14, r14
     97c:	ff 24       	eor	r15, r15
     97e:	87 01       	movw	r16, r14
     980:	05 c0       	rjmp	.+10     	; 0x98c <__pack_f+0x4a>
     982:	e1 14       	cp	r14, r1
     984:	f1 04       	cpc	r15, r1
     986:	01 05       	cpc	r16, r1
     988:	11 05       	cpc	r17, r1
     98a:	19 f4       	brne	.+6      	; 0x992 <__pack_f+0x50>
     98c:	e0 e0       	ldi	r30, 0x00	; 0
     98e:	f0 e0       	ldi	r31, 0x00	; 0
     990:	96 c0       	rjmp	.+300    	; 0xabe <__pack_f+0x17c>
     992:	62 81       	ldd	r22, Z+2	; 0x02
     994:	73 81       	ldd	r23, Z+3	; 0x03
     996:	9f ef       	ldi	r25, 0xFF	; 255
     998:	62 38       	cpi	r22, 0x82	; 130
     99a:	79 07       	cpc	r23, r25
     99c:	0c f0       	brlt	.+2      	; 0x9a0 <__pack_f+0x5e>
     99e:	5b c0       	rjmp	.+182    	; 0xa56 <__pack_f+0x114>
     9a0:	22 e8       	ldi	r18, 0x82	; 130
     9a2:	3f ef       	ldi	r19, 0xFF	; 255
     9a4:	26 1b       	sub	r18, r22
     9a6:	37 0b       	sbc	r19, r23
     9a8:	2a 31       	cpi	r18, 0x1A	; 26
     9aa:	31 05       	cpc	r19, r1
     9ac:	2c f0       	brlt	.+10     	; 0x9b8 <__pack_f+0x76>
     9ae:	20 e0       	ldi	r18, 0x00	; 0
     9b0:	30 e0       	ldi	r19, 0x00	; 0
     9b2:	40 e0       	ldi	r20, 0x00	; 0
     9b4:	50 e0       	ldi	r21, 0x00	; 0
     9b6:	2a c0       	rjmp	.+84     	; 0xa0c <__pack_f+0xca>
     9b8:	b8 01       	movw	r22, r16
     9ba:	a7 01       	movw	r20, r14
     9bc:	02 2e       	mov	r0, r18
     9be:	04 c0       	rjmp	.+8      	; 0x9c8 <__pack_f+0x86>
     9c0:	76 95       	lsr	r23
     9c2:	67 95       	ror	r22
     9c4:	57 95       	ror	r21
     9c6:	47 95       	ror	r20
     9c8:	0a 94       	dec	r0
     9ca:	d2 f7       	brpl	.-12     	; 0x9c0 <__pack_f+0x7e>
     9cc:	81 e0       	ldi	r24, 0x01	; 1
     9ce:	90 e0       	ldi	r25, 0x00	; 0
     9d0:	a0 e0       	ldi	r26, 0x00	; 0
     9d2:	b0 e0       	ldi	r27, 0x00	; 0
     9d4:	04 c0       	rjmp	.+8      	; 0x9de <__pack_f+0x9c>
     9d6:	88 0f       	add	r24, r24
     9d8:	99 1f       	adc	r25, r25
     9da:	aa 1f       	adc	r26, r26
     9dc:	bb 1f       	adc	r27, r27
     9de:	2a 95       	dec	r18
     9e0:	d2 f7       	brpl	.-12     	; 0x9d6 <__pack_f+0x94>
     9e2:	01 97       	sbiw	r24, 0x01	; 1
     9e4:	a1 09       	sbc	r26, r1
     9e6:	b1 09       	sbc	r27, r1
     9e8:	8e 21       	and	r24, r14
     9ea:	9f 21       	and	r25, r15
     9ec:	a0 23       	and	r26, r16
     9ee:	b1 23       	and	r27, r17
     9f0:	00 97       	sbiw	r24, 0x00	; 0
     9f2:	a1 05       	cpc	r26, r1
     9f4:	b1 05       	cpc	r27, r1
     9f6:	21 f0       	breq	.+8      	; 0xa00 <__pack_f+0xbe>
     9f8:	81 e0       	ldi	r24, 0x01	; 1
     9fa:	90 e0       	ldi	r25, 0x00	; 0
     9fc:	a0 e0       	ldi	r26, 0x00	; 0
     9fe:	b0 e0       	ldi	r27, 0x00	; 0
     a00:	9a 01       	movw	r18, r20
     a02:	ab 01       	movw	r20, r22
     a04:	28 2b       	or	r18, r24
     a06:	39 2b       	or	r19, r25
     a08:	4a 2b       	or	r20, r26
     a0a:	5b 2b       	or	r21, r27
     a0c:	da 01       	movw	r26, r20
     a0e:	c9 01       	movw	r24, r18
     a10:	8f 77       	andi	r24, 0x7F	; 127
     a12:	90 70       	andi	r25, 0x00	; 0
     a14:	a0 70       	andi	r26, 0x00	; 0
     a16:	b0 70       	andi	r27, 0x00	; 0
     a18:	80 34       	cpi	r24, 0x40	; 64
     a1a:	91 05       	cpc	r25, r1
     a1c:	a1 05       	cpc	r26, r1
     a1e:	b1 05       	cpc	r27, r1
     a20:	39 f4       	brne	.+14     	; 0xa30 <__pack_f+0xee>
     a22:	27 ff       	sbrs	r18, 7
     a24:	09 c0       	rjmp	.+18     	; 0xa38 <__pack_f+0xf6>
     a26:	20 5c       	subi	r18, 0xC0	; 192
     a28:	3f 4f       	sbci	r19, 0xFF	; 255
     a2a:	4f 4f       	sbci	r20, 0xFF	; 255
     a2c:	5f 4f       	sbci	r21, 0xFF	; 255
     a2e:	04 c0       	rjmp	.+8      	; 0xa38 <__pack_f+0xf6>
     a30:	21 5c       	subi	r18, 0xC1	; 193
     a32:	3f 4f       	sbci	r19, 0xFF	; 255
     a34:	4f 4f       	sbci	r20, 0xFF	; 255
     a36:	5f 4f       	sbci	r21, 0xFF	; 255
     a38:	e0 e0       	ldi	r30, 0x00	; 0
     a3a:	f0 e0       	ldi	r31, 0x00	; 0
     a3c:	20 30       	cpi	r18, 0x00	; 0
     a3e:	a0 e0       	ldi	r26, 0x00	; 0
     a40:	3a 07       	cpc	r19, r26
     a42:	a0 e0       	ldi	r26, 0x00	; 0
     a44:	4a 07       	cpc	r20, r26
     a46:	a0 e4       	ldi	r26, 0x40	; 64
     a48:	5a 07       	cpc	r21, r26
     a4a:	10 f0       	brcs	.+4      	; 0xa50 <__pack_f+0x10e>
     a4c:	e1 e0       	ldi	r30, 0x01	; 1
     a4e:	f0 e0       	ldi	r31, 0x00	; 0
     a50:	79 01       	movw	r14, r18
     a52:	8a 01       	movw	r16, r20
     a54:	27 c0       	rjmp	.+78     	; 0xaa4 <__pack_f+0x162>
     a56:	60 38       	cpi	r22, 0x80	; 128
     a58:	71 05       	cpc	r23, r1
     a5a:	64 f5       	brge	.+88     	; 0xab4 <__pack_f+0x172>
     a5c:	fb 01       	movw	r30, r22
     a5e:	e1 58       	subi	r30, 0x81	; 129
     a60:	ff 4f       	sbci	r31, 0xFF	; 255
     a62:	d8 01       	movw	r26, r16
     a64:	c7 01       	movw	r24, r14
     a66:	8f 77       	andi	r24, 0x7F	; 127
     a68:	90 70       	andi	r25, 0x00	; 0
     a6a:	a0 70       	andi	r26, 0x00	; 0
     a6c:	b0 70       	andi	r27, 0x00	; 0
     a6e:	80 34       	cpi	r24, 0x40	; 64
     a70:	91 05       	cpc	r25, r1
     a72:	a1 05       	cpc	r26, r1
     a74:	b1 05       	cpc	r27, r1
     a76:	39 f4       	brne	.+14     	; 0xa86 <__pack_f+0x144>
     a78:	e7 fe       	sbrs	r14, 7
     a7a:	0d c0       	rjmp	.+26     	; 0xa96 <__pack_f+0x154>
     a7c:	80 e4       	ldi	r24, 0x40	; 64
     a7e:	90 e0       	ldi	r25, 0x00	; 0
     a80:	a0 e0       	ldi	r26, 0x00	; 0
     a82:	b0 e0       	ldi	r27, 0x00	; 0
     a84:	04 c0       	rjmp	.+8      	; 0xa8e <__pack_f+0x14c>
     a86:	8f e3       	ldi	r24, 0x3F	; 63
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	a0 e0       	ldi	r26, 0x00	; 0
     a8c:	b0 e0       	ldi	r27, 0x00	; 0
     a8e:	e8 0e       	add	r14, r24
     a90:	f9 1e       	adc	r15, r25
     a92:	0a 1f       	adc	r16, r26
     a94:	1b 1f       	adc	r17, r27
     a96:	17 ff       	sbrs	r17, 7
     a98:	05 c0       	rjmp	.+10     	; 0xaa4 <__pack_f+0x162>
     a9a:	16 95       	lsr	r17
     a9c:	07 95       	ror	r16
     a9e:	f7 94       	ror	r15
     aa0:	e7 94       	ror	r14
     aa2:	31 96       	adiw	r30, 0x01	; 1
     aa4:	87 e0       	ldi	r24, 0x07	; 7
     aa6:	16 95       	lsr	r17
     aa8:	07 95       	ror	r16
     aaa:	f7 94       	ror	r15
     aac:	e7 94       	ror	r14
     aae:	8a 95       	dec	r24
     ab0:	d1 f7       	brne	.-12     	; 0xaa6 <__pack_f+0x164>
     ab2:	05 c0       	rjmp	.+10     	; 0xabe <__pack_f+0x17c>
     ab4:	ee 24       	eor	r14, r14
     ab6:	ff 24       	eor	r15, r15
     ab8:	87 01       	movw	r16, r14
     aba:	ef ef       	ldi	r30, 0xFF	; 255
     abc:	f0 e0       	ldi	r31, 0x00	; 0
     abe:	6e 2f       	mov	r22, r30
     ac0:	67 95       	ror	r22
     ac2:	66 27       	eor	r22, r22
     ac4:	67 95       	ror	r22
     ac6:	90 2f       	mov	r25, r16
     ac8:	9f 77       	andi	r25, 0x7F	; 127
     aca:	d7 94       	ror	r13
     acc:	dd 24       	eor	r13, r13
     ace:	d7 94       	ror	r13
     ad0:	8e 2f       	mov	r24, r30
     ad2:	86 95       	lsr	r24
     ad4:	49 2f       	mov	r20, r25
     ad6:	46 2b       	or	r20, r22
     ad8:	58 2f       	mov	r21, r24
     ada:	5d 29       	or	r21, r13
     adc:	b7 01       	movw	r22, r14
     ade:	ca 01       	movw	r24, r20
     ae0:	1f 91       	pop	r17
     ae2:	0f 91       	pop	r16
     ae4:	ff 90       	pop	r15
     ae6:	ef 90       	pop	r14
     ae8:	df 90       	pop	r13
     aea:	08 95       	ret

00000aec <__unpack_f>:
     aec:	fc 01       	movw	r30, r24
     aee:	db 01       	movw	r26, r22
     af0:	40 81       	ld	r20, Z
     af2:	51 81       	ldd	r21, Z+1	; 0x01
     af4:	22 81       	ldd	r18, Z+2	; 0x02
     af6:	62 2f       	mov	r22, r18
     af8:	6f 77       	andi	r22, 0x7F	; 127
     afa:	70 e0       	ldi	r23, 0x00	; 0
     afc:	22 1f       	adc	r18, r18
     afe:	22 27       	eor	r18, r18
     b00:	22 1f       	adc	r18, r18
     b02:	93 81       	ldd	r25, Z+3	; 0x03
     b04:	89 2f       	mov	r24, r25
     b06:	88 0f       	add	r24, r24
     b08:	82 2b       	or	r24, r18
     b0a:	28 2f       	mov	r18, r24
     b0c:	30 e0       	ldi	r19, 0x00	; 0
     b0e:	99 1f       	adc	r25, r25
     b10:	99 27       	eor	r25, r25
     b12:	99 1f       	adc	r25, r25
     b14:	11 96       	adiw	r26, 0x01	; 1
     b16:	9c 93       	st	X, r25
     b18:	11 97       	sbiw	r26, 0x01	; 1
     b1a:	21 15       	cp	r18, r1
     b1c:	31 05       	cpc	r19, r1
     b1e:	a9 f5       	brne	.+106    	; 0xb8a <__unpack_f+0x9e>
     b20:	41 15       	cp	r20, r1
     b22:	51 05       	cpc	r21, r1
     b24:	61 05       	cpc	r22, r1
     b26:	71 05       	cpc	r23, r1
     b28:	11 f4       	brne	.+4      	; 0xb2e <__unpack_f+0x42>
     b2a:	82 e0       	ldi	r24, 0x02	; 2
     b2c:	37 c0       	rjmp	.+110    	; 0xb9c <__unpack_f+0xb0>
     b2e:	82 e8       	ldi	r24, 0x82	; 130
     b30:	9f ef       	ldi	r25, 0xFF	; 255
     b32:	13 96       	adiw	r26, 0x03	; 3
     b34:	9c 93       	st	X, r25
     b36:	8e 93       	st	-X, r24
     b38:	12 97       	sbiw	r26, 0x02	; 2
     b3a:	9a 01       	movw	r18, r20
     b3c:	ab 01       	movw	r20, r22
     b3e:	67 e0       	ldi	r22, 0x07	; 7
     b40:	22 0f       	add	r18, r18
     b42:	33 1f       	adc	r19, r19
     b44:	44 1f       	adc	r20, r20
     b46:	55 1f       	adc	r21, r21
     b48:	6a 95       	dec	r22
     b4a:	d1 f7       	brne	.-12     	; 0xb40 <__unpack_f+0x54>
     b4c:	83 e0       	ldi	r24, 0x03	; 3
     b4e:	8c 93       	st	X, r24
     b50:	0d c0       	rjmp	.+26     	; 0xb6c <__unpack_f+0x80>
     b52:	22 0f       	add	r18, r18
     b54:	33 1f       	adc	r19, r19
     b56:	44 1f       	adc	r20, r20
     b58:	55 1f       	adc	r21, r21
     b5a:	12 96       	adiw	r26, 0x02	; 2
     b5c:	8d 91       	ld	r24, X+
     b5e:	9c 91       	ld	r25, X
     b60:	13 97       	sbiw	r26, 0x03	; 3
     b62:	01 97       	sbiw	r24, 0x01	; 1
     b64:	13 96       	adiw	r26, 0x03	; 3
     b66:	9c 93       	st	X, r25
     b68:	8e 93       	st	-X, r24
     b6a:	12 97       	sbiw	r26, 0x02	; 2
     b6c:	20 30       	cpi	r18, 0x00	; 0
     b6e:	80 e0       	ldi	r24, 0x00	; 0
     b70:	38 07       	cpc	r19, r24
     b72:	80 e0       	ldi	r24, 0x00	; 0
     b74:	48 07       	cpc	r20, r24
     b76:	80 e4       	ldi	r24, 0x40	; 64
     b78:	58 07       	cpc	r21, r24
     b7a:	58 f3       	brcs	.-42     	; 0xb52 <__unpack_f+0x66>
     b7c:	14 96       	adiw	r26, 0x04	; 4
     b7e:	2d 93       	st	X+, r18
     b80:	3d 93       	st	X+, r19
     b82:	4d 93       	st	X+, r20
     b84:	5c 93       	st	X, r21
     b86:	17 97       	sbiw	r26, 0x07	; 7
     b88:	08 95       	ret
     b8a:	2f 3f       	cpi	r18, 0xFF	; 255
     b8c:	31 05       	cpc	r19, r1
     b8e:	79 f4       	brne	.+30     	; 0xbae <__unpack_f+0xc2>
     b90:	41 15       	cp	r20, r1
     b92:	51 05       	cpc	r21, r1
     b94:	61 05       	cpc	r22, r1
     b96:	71 05       	cpc	r23, r1
     b98:	19 f4       	brne	.+6      	; 0xba0 <__unpack_f+0xb4>
     b9a:	84 e0       	ldi	r24, 0x04	; 4
     b9c:	8c 93       	st	X, r24
     b9e:	08 95       	ret
     ba0:	64 ff       	sbrs	r22, 4
     ba2:	03 c0       	rjmp	.+6      	; 0xbaa <__unpack_f+0xbe>
     ba4:	81 e0       	ldi	r24, 0x01	; 1
     ba6:	8c 93       	st	X, r24
     ba8:	12 c0       	rjmp	.+36     	; 0xbce <__unpack_f+0xe2>
     baa:	1c 92       	st	X, r1
     bac:	10 c0       	rjmp	.+32     	; 0xbce <__unpack_f+0xe2>
     bae:	2f 57       	subi	r18, 0x7F	; 127
     bb0:	30 40       	sbci	r19, 0x00	; 0
     bb2:	13 96       	adiw	r26, 0x03	; 3
     bb4:	3c 93       	st	X, r19
     bb6:	2e 93       	st	-X, r18
     bb8:	12 97       	sbiw	r26, 0x02	; 2
     bba:	83 e0       	ldi	r24, 0x03	; 3
     bbc:	8c 93       	st	X, r24
     bbe:	87 e0       	ldi	r24, 0x07	; 7
     bc0:	44 0f       	add	r20, r20
     bc2:	55 1f       	adc	r21, r21
     bc4:	66 1f       	adc	r22, r22
     bc6:	77 1f       	adc	r23, r23
     bc8:	8a 95       	dec	r24
     bca:	d1 f7       	brne	.-12     	; 0xbc0 <__unpack_f+0xd4>
     bcc:	70 64       	ori	r23, 0x40	; 64
     bce:	14 96       	adiw	r26, 0x04	; 4
     bd0:	4d 93       	st	X+, r20
     bd2:	5d 93       	st	X+, r21
     bd4:	6d 93       	st	X+, r22
     bd6:	7c 93       	st	X, r23
     bd8:	17 97       	sbiw	r26, 0x07	; 7
     bda:	08 95       	ret

00000bdc <__fpcmp_parts_f>:
     bdc:	1f 93       	push	r17
     bde:	dc 01       	movw	r26, r24
     be0:	fb 01       	movw	r30, r22
     be2:	9c 91       	ld	r25, X
     be4:	92 30       	cpi	r25, 0x02	; 2
     be6:	08 f4       	brcc	.+2      	; 0xbea <__fpcmp_parts_f+0xe>
     be8:	47 c0       	rjmp	.+142    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bea:	80 81       	ld	r24, Z
     bec:	82 30       	cpi	r24, 0x02	; 2
     bee:	08 f4       	brcc	.+2      	; 0xbf2 <__fpcmp_parts_f+0x16>
     bf0:	43 c0       	rjmp	.+134    	; 0xc78 <__fpcmp_parts_f+0x9c>
     bf2:	94 30       	cpi	r25, 0x04	; 4
     bf4:	51 f4       	brne	.+20     	; 0xc0a <__fpcmp_parts_f+0x2e>
     bf6:	11 96       	adiw	r26, 0x01	; 1
     bf8:	1c 91       	ld	r17, X
     bfa:	84 30       	cpi	r24, 0x04	; 4
     bfc:	99 f5       	brne	.+102    	; 0xc64 <__fpcmp_parts_f+0x88>
     bfe:	81 81       	ldd	r24, Z+1	; 0x01
     c00:	68 2f       	mov	r22, r24
     c02:	70 e0       	ldi	r23, 0x00	; 0
     c04:	61 1b       	sub	r22, r17
     c06:	71 09       	sbc	r23, r1
     c08:	3f c0       	rjmp	.+126    	; 0xc88 <__fpcmp_parts_f+0xac>
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	21 f0       	breq	.+8      	; 0xc16 <__fpcmp_parts_f+0x3a>
     c0e:	92 30       	cpi	r25, 0x02	; 2
     c10:	31 f4       	brne	.+12     	; 0xc1e <__fpcmp_parts_f+0x42>
     c12:	82 30       	cpi	r24, 0x02	; 2
     c14:	b9 f1       	breq	.+110    	; 0xc84 <__fpcmp_parts_f+0xa8>
     c16:	81 81       	ldd	r24, Z+1	; 0x01
     c18:	88 23       	and	r24, r24
     c1a:	89 f1       	breq	.+98     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c1c:	2d c0       	rjmp	.+90     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c1e:	11 96       	adiw	r26, 0x01	; 1
     c20:	1c 91       	ld	r17, X
     c22:	11 97       	sbiw	r26, 0x01	; 1
     c24:	82 30       	cpi	r24, 0x02	; 2
     c26:	f1 f0       	breq	.+60     	; 0xc64 <__fpcmp_parts_f+0x88>
     c28:	81 81       	ldd	r24, Z+1	; 0x01
     c2a:	18 17       	cp	r17, r24
     c2c:	d9 f4       	brne	.+54     	; 0xc64 <__fpcmp_parts_f+0x88>
     c2e:	12 96       	adiw	r26, 0x02	; 2
     c30:	2d 91       	ld	r18, X+
     c32:	3c 91       	ld	r19, X
     c34:	13 97       	sbiw	r26, 0x03	; 3
     c36:	82 81       	ldd	r24, Z+2	; 0x02
     c38:	93 81       	ldd	r25, Z+3	; 0x03
     c3a:	82 17       	cp	r24, r18
     c3c:	93 07       	cpc	r25, r19
     c3e:	94 f0       	brlt	.+36     	; 0xc64 <__fpcmp_parts_f+0x88>
     c40:	28 17       	cp	r18, r24
     c42:	39 07       	cpc	r19, r25
     c44:	bc f0       	brlt	.+46     	; 0xc74 <__fpcmp_parts_f+0x98>
     c46:	14 96       	adiw	r26, 0x04	; 4
     c48:	8d 91       	ld	r24, X+
     c4a:	9d 91       	ld	r25, X+
     c4c:	0d 90       	ld	r0, X+
     c4e:	bc 91       	ld	r27, X
     c50:	a0 2d       	mov	r26, r0
     c52:	24 81       	ldd	r18, Z+4	; 0x04
     c54:	35 81       	ldd	r19, Z+5	; 0x05
     c56:	46 81       	ldd	r20, Z+6	; 0x06
     c58:	57 81       	ldd	r21, Z+7	; 0x07
     c5a:	28 17       	cp	r18, r24
     c5c:	39 07       	cpc	r19, r25
     c5e:	4a 07       	cpc	r20, r26
     c60:	5b 07       	cpc	r21, r27
     c62:	18 f4       	brcc	.+6      	; 0xc6a <__fpcmp_parts_f+0x8e>
     c64:	11 23       	and	r17, r17
     c66:	41 f0       	breq	.+16     	; 0xc78 <__fpcmp_parts_f+0x9c>
     c68:	0a c0       	rjmp	.+20     	; 0xc7e <__fpcmp_parts_f+0xa2>
     c6a:	82 17       	cp	r24, r18
     c6c:	93 07       	cpc	r25, r19
     c6e:	a4 07       	cpc	r26, r20
     c70:	b5 07       	cpc	r27, r21
     c72:	40 f4       	brcc	.+16     	; 0xc84 <__fpcmp_parts_f+0xa8>
     c74:	11 23       	and	r17, r17
     c76:	19 f0       	breq	.+6      	; 0xc7e <__fpcmp_parts_f+0xa2>
     c78:	61 e0       	ldi	r22, 0x01	; 1
     c7a:	70 e0       	ldi	r23, 0x00	; 0
     c7c:	05 c0       	rjmp	.+10     	; 0xc88 <__fpcmp_parts_f+0xac>
     c7e:	6f ef       	ldi	r22, 0xFF	; 255
     c80:	7f ef       	ldi	r23, 0xFF	; 255
     c82:	02 c0       	rjmp	.+4      	; 0xc88 <__fpcmp_parts_f+0xac>
     c84:	60 e0       	ldi	r22, 0x00	; 0
     c86:	70 e0       	ldi	r23, 0x00	; 0
     c88:	cb 01       	movw	r24, r22
     c8a:	1f 91       	pop	r17
     c8c:	08 95       	ret

00000c8e <MDIO_stderrSetPortDirection>:
/* SWC Includes */
#include "MDIO_private.h"
#include "MDIO_interface.h"

STD_error_t MDIO_stderrSetPortDirection(u8 ARG_u8Port, u8 ARG_u8Direction)
{
     c8e:	df 93       	push	r29
     c90:	cf 93       	push	r28
     c92:	00 d0       	rcall	.+0      	; 0xc94 <MDIO_stderrSetPortDirection+0x6>
     c94:	00 d0       	rcall	.+0      	; 0xc96 <MDIO_stderrSetPortDirection+0x8>
     c96:	0f 92       	push	r0
     c98:	cd b7       	in	r28, 0x3d	; 61
     c9a:	de b7       	in	r29, 0x3e	; 62
     c9c:	8a 83       	std	Y+2, r24	; 0x02
     c9e:	6b 83       	std	Y+3, r22	; 0x03
	STD_error_t L_stderrError = E_OK;
     ca0:	19 82       	std	Y+1, r1	; 0x01
	switch(ARG_u8Port)
     ca2:	8a 81       	ldd	r24, Y+2	; 0x02
     ca4:	28 2f       	mov	r18, r24
     ca6:	30 e0       	ldi	r19, 0x00	; 0
     ca8:	3d 83       	std	Y+5, r19	; 0x05
     caa:	2c 83       	std	Y+4, r18	; 0x04
     cac:	8c 81       	ldd	r24, Y+4	; 0x04
     cae:	9d 81       	ldd	r25, Y+5	; 0x05
     cb0:	82 30       	cpi	r24, 0x02	; 2
     cb2:	91 05       	cpc	r25, r1
     cb4:	d9 f0       	breq	.+54     	; 0xcec <MDIO_stderrSetPortDirection+0x5e>
     cb6:	2c 81       	ldd	r18, Y+4	; 0x04
     cb8:	3d 81       	ldd	r19, Y+5	; 0x05
     cba:	23 30       	cpi	r18, 0x03	; 3
     cbc:	31 05       	cpc	r19, r1
     cbe:	34 f4       	brge	.+12     	; 0xccc <MDIO_stderrSetPortDirection+0x3e>
     cc0:	8c 81       	ldd	r24, Y+4	; 0x04
     cc2:	9d 81       	ldd	r25, Y+5	; 0x05
     cc4:	81 30       	cpi	r24, 0x01	; 1
     cc6:	91 05       	cpc	r25, r1
     cc8:	61 f0       	breq	.+24     	; 0xce2 <MDIO_stderrSetPortDirection+0x54>
     cca:	1f c0       	rjmp	.+62     	; 0xd0a <MDIO_stderrSetPortDirection+0x7c>
     ccc:	2c 81       	ldd	r18, Y+4	; 0x04
     cce:	3d 81       	ldd	r19, Y+5	; 0x05
     cd0:	23 30       	cpi	r18, 0x03	; 3
     cd2:	31 05       	cpc	r19, r1
     cd4:	81 f0       	breq	.+32     	; 0xcf6 <MDIO_stderrSetPortDirection+0x68>
     cd6:	8c 81       	ldd	r24, Y+4	; 0x04
     cd8:	9d 81       	ldd	r25, Y+5	; 0x05
     cda:	84 30       	cpi	r24, 0x04	; 4
     cdc:	91 05       	cpc	r25, r1
     cde:	81 f0       	breq	.+32     	; 0xd00 <MDIO_stderrSetPortDirection+0x72>
     ce0:	14 c0       	rjmp	.+40     	; 0xd0a <MDIO_stderrSetPortDirection+0x7c>
	{
		case MDIO_PORTA: GPIOA -> DDR = ARG_u8Direction; break;
     ce2:	e9 e3       	ldi	r30, 0x39	; 57
     ce4:	f0 e0       	ldi	r31, 0x00	; 0
     ce6:	8b 81       	ldd	r24, Y+3	; 0x03
     ce8:	81 83       	std	Z+1, r24	; 0x01
     cea:	11 c0       	rjmp	.+34     	; 0xd0e <MDIO_stderrSetPortDirection+0x80>
		case MDIO_PORTB: GPIOB -> DDR = ARG_u8Direction; break;
     cec:	e6 e3       	ldi	r30, 0x36	; 54
     cee:	f0 e0       	ldi	r31, 0x00	; 0
     cf0:	8b 81       	ldd	r24, Y+3	; 0x03
     cf2:	81 83       	std	Z+1, r24	; 0x01
     cf4:	0c c0       	rjmp	.+24     	; 0xd0e <MDIO_stderrSetPortDirection+0x80>
		case MDIO_PORTC: GPIOC -> DDR = ARG_u8Direction; break;
     cf6:	e3 e3       	ldi	r30, 0x33	; 51
     cf8:	f0 e0       	ldi	r31, 0x00	; 0
     cfa:	8b 81       	ldd	r24, Y+3	; 0x03
     cfc:	81 83       	std	Z+1, r24	; 0x01
     cfe:	07 c0       	rjmp	.+14     	; 0xd0e <MDIO_stderrSetPortDirection+0x80>
		case MDIO_PORTD: GPIOD -> DDR = ARG_u8Direction; break;
     d00:	e0 e3       	ldi	r30, 0x30	; 48
     d02:	f0 e0       	ldi	r31, 0x00	; 0
     d04:	8b 81       	ldd	r24, Y+3	; 0x03
     d06:	81 83       	std	Z+1, r24	; 0x01
     d08:	02 c0       	rjmp	.+4      	; 0xd0e <MDIO_stderrSetPortDirection+0x80>
		default: L_stderrError = E_NOK; break; /* Report an Error */
     d0a:	81 e0       	ldi	r24, 0x01	; 1
     d0c:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
     d0e:	89 81       	ldd	r24, Y+1	; 0x01
}
     d10:	0f 90       	pop	r0
     d12:	0f 90       	pop	r0
     d14:	0f 90       	pop	r0
     d16:	0f 90       	pop	r0
     d18:	0f 90       	pop	r0
     d1a:	cf 91       	pop	r28
     d1c:	df 91       	pop	r29
     d1e:	08 95       	ret

00000d20 <MDIO_stderrSetPortValue>:

STD_error_t MDIO_stderrSetPortValue(u8 ARG_u8Port, u8 ARG_u8Value)
{
     d20:	df 93       	push	r29
     d22:	cf 93       	push	r28
     d24:	00 d0       	rcall	.+0      	; 0xd26 <MDIO_stderrSetPortValue+0x6>
     d26:	00 d0       	rcall	.+0      	; 0xd28 <MDIO_stderrSetPortValue+0x8>
     d28:	0f 92       	push	r0
     d2a:	cd b7       	in	r28, 0x3d	; 61
     d2c:	de b7       	in	r29, 0x3e	; 62
     d2e:	8a 83       	std	Y+2, r24	; 0x02
     d30:	6b 83       	std	Y+3, r22	; 0x03
	STD_error_t L_stderrError = E_OK;
     d32:	19 82       	std	Y+1, r1	; 0x01
	switch(ARG_u8Port)
     d34:	8a 81       	ldd	r24, Y+2	; 0x02
     d36:	28 2f       	mov	r18, r24
     d38:	30 e0       	ldi	r19, 0x00	; 0
     d3a:	3d 83       	std	Y+5, r19	; 0x05
     d3c:	2c 83       	std	Y+4, r18	; 0x04
     d3e:	8c 81       	ldd	r24, Y+4	; 0x04
     d40:	9d 81       	ldd	r25, Y+5	; 0x05
     d42:	82 30       	cpi	r24, 0x02	; 2
     d44:	91 05       	cpc	r25, r1
     d46:	d9 f0       	breq	.+54     	; 0xd7e <MDIO_stderrSetPortValue+0x5e>
     d48:	2c 81       	ldd	r18, Y+4	; 0x04
     d4a:	3d 81       	ldd	r19, Y+5	; 0x05
     d4c:	23 30       	cpi	r18, 0x03	; 3
     d4e:	31 05       	cpc	r19, r1
     d50:	34 f4       	brge	.+12     	; 0xd5e <MDIO_stderrSetPortValue+0x3e>
     d52:	8c 81       	ldd	r24, Y+4	; 0x04
     d54:	9d 81       	ldd	r25, Y+5	; 0x05
     d56:	81 30       	cpi	r24, 0x01	; 1
     d58:	91 05       	cpc	r25, r1
     d5a:	61 f0       	breq	.+24     	; 0xd74 <MDIO_stderrSetPortValue+0x54>
     d5c:	1f c0       	rjmp	.+62     	; 0xd9c <MDIO_stderrSetPortValue+0x7c>
     d5e:	2c 81       	ldd	r18, Y+4	; 0x04
     d60:	3d 81       	ldd	r19, Y+5	; 0x05
     d62:	23 30       	cpi	r18, 0x03	; 3
     d64:	31 05       	cpc	r19, r1
     d66:	81 f0       	breq	.+32     	; 0xd88 <MDIO_stderrSetPortValue+0x68>
     d68:	8c 81       	ldd	r24, Y+4	; 0x04
     d6a:	9d 81       	ldd	r25, Y+5	; 0x05
     d6c:	84 30       	cpi	r24, 0x04	; 4
     d6e:	91 05       	cpc	r25, r1
     d70:	81 f0       	breq	.+32     	; 0xd92 <MDIO_stderrSetPortValue+0x72>
     d72:	14 c0       	rjmp	.+40     	; 0xd9c <MDIO_stderrSetPortValue+0x7c>
	{
		case MDIO_PORTA: GPIOA -> PORT = ARG_u8Value; break;
     d74:	e9 e3       	ldi	r30, 0x39	; 57
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	8b 81       	ldd	r24, Y+3	; 0x03
     d7a:	82 83       	std	Z+2, r24	; 0x02
     d7c:	11 c0       	rjmp	.+34     	; 0xda0 <MDIO_stderrSetPortValue+0x80>
		case MDIO_PORTB: GPIOB -> PORT = ARG_u8Value; break;
     d7e:	e6 e3       	ldi	r30, 0x36	; 54
     d80:	f0 e0       	ldi	r31, 0x00	; 0
     d82:	8b 81       	ldd	r24, Y+3	; 0x03
     d84:	82 83       	std	Z+2, r24	; 0x02
     d86:	0c c0       	rjmp	.+24     	; 0xda0 <MDIO_stderrSetPortValue+0x80>
		case MDIO_PORTC: GPIOC -> PORT = ARG_u8Value; break;
     d88:	e3 e3       	ldi	r30, 0x33	; 51
     d8a:	f0 e0       	ldi	r31, 0x00	; 0
     d8c:	8b 81       	ldd	r24, Y+3	; 0x03
     d8e:	82 83       	std	Z+2, r24	; 0x02
     d90:	07 c0       	rjmp	.+14     	; 0xda0 <MDIO_stderrSetPortValue+0x80>
		case MDIO_PORTD: GPIOD -> PORT = ARG_u8Value; break;
     d92:	e0 e3       	ldi	r30, 0x30	; 48
     d94:	f0 e0       	ldi	r31, 0x00	; 0
     d96:	8b 81       	ldd	r24, Y+3	; 0x03
     d98:	82 83       	std	Z+2, r24	; 0x02
     d9a:	02 c0       	rjmp	.+4      	; 0xda0 <MDIO_stderrSetPortValue+0x80>
		default: L_stderrError = E_NOK; break; /* Report an Error */
     d9c:	81 e0       	ldi	r24, 0x01	; 1
     d9e:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
     da0:	89 81       	ldd	r24, Y+1	; 0x01
}
     da2:	0f 90       	pop	r0
     da4:	0f 90       	pop	r0
     da6:	0f 90       	pop	r0
     da8:	0f 90       	pop	r0
     daa:	0f 90       	pop	r0
     dac:	cf 91       	pop	r28
     dae:	df 91       	pop	r29
     db0:	08 95       	ret

00000db2 <MDIO_stderrGetPortValue>:

STD_error_t	MDIO_stderrGetPortValue(u8* ARG_u8pValue, u8 ARG_u8Port)
{
     db2:	df 93       	push	r29
     db4:	cf 93       	push	r28
     db6:	00 d0       	rcall	.+0      	; 0xdb8 <MDIO_stderrGetPortValue+0x6>
     db8:	00 d0       	rcall	.+0      	; 0xdba <MDIO_stderrGetPortValue+0x8>
     dba:	00 d0       	rcall	.+0      	; 0xdbc <MDIO_stderrGetPortValue+0xa>
     dbc:	cd b7       	in	r28, 0x3d	; 61
     dbe:	de b7       	in	r29, 0x3e	; 62
     dc0:	9b 83       	std	Y+3, r25	; 0x03
     dc2:	8a 83       	std	Y+2, r24	; 0x02
     dc4:	6c 83       	std	Y+4, r22	; 0x04
	STD_error_t L_stderrError = E_OK;
     dc6:	19 82       	std	Y+1, r1	; 0x01
	switch(ARG_u8Port)
     dc8:	8c 81       	ldd	r24, Y+4	; 0x04
     dca:	28 2f       	mov	r18, r24
     dcc:	30 e0       	ldi	r19, 0x00	; 0
     dce:	3e 83       	std	Y+6, r19	; 0x06
     dd0:	2d 83       	std	Y+5, r18	; 0x05
     dd2:	8d 81       	ldd	r24, Y+5	; 0x05
     dd4:	9e 81       	ldd	r25, Y+6	; 0x06
     dd6:	82 30       	cpi	r24, 0x02	; 2
     dd8:	91 05       	cpc	r25, r1
     dda:	e9 f0       	breq	.+58     	; 0xe16 <MDIO_stderrGetPortValue+0x64>
     ddc:	2d 81       	ldd	r18, Y+5	; 0x05
     dde:	3e 81       	ldd	r19, Y+6	; 0x06
     de0:	23 30       	cpi	r18, 0x03	; 3
     de2:	31 05       	cpc	r19, r1
     de4:	34 f4       	brge	.+12     	; 0xdf2 <MDIO_stderrGetPortValue+0x40>
     de6:	8d 81       	ldd	r24, Y+5	; 0x05
     de8:	9e 81       	ldd	r25, Y+6	; 0x06
     dea:	81 30       	cpi	r24, 0x01	; 1
     dec:	91 05       	cpc	r25, r1
     dee:	61 f0       	breq	.+24     	; 0xe08 <MDIO_stderrGetPortValue+0x56>
     df0:	27 c0       	rjmp	.+78     	; 0xe40 <MDIO_stderrGetPortValue+0x8e>
     df2:	2d 81       	ldd	r18, Y+5	; 0x05
     df4:	3e 81       	ldd	r19, Y+6	; 0x06
     df6:	23 30       	cpi	r18, 0x03	; 3
     df8:	31 05       	cpc	r19, r1
     dfa:	a1 f0       	breq	.+40     	; 0xe24 <MDIO_stderrGetPortValue+0x72>
     dfc:	8d 81       	ldd	r24, Y+5	; 0x05
     dfe:	9e 81       	ldd	r25, Y+6	; 0x06
     e00:	84 30       	cpi	r24, 0x04	; 4
     e02:	91 05       	cpc	r25, r1
     e04:	b1 f0       	breq	.+44     	; 0xe32 <MDIO_stderrGetPortValue+0x80>
     e06:	1c c0       	rjmp	.+56     	; 0xe40 <MDIO_stderrGetPortValue+0x8e>
	{
		case MDIO_PORTA: *ARG_u8pValue = GPIOA -> PIN; break;
     e08:	e9 e3       	ldi	r30, 0x39	; 57
     e0a:	f0 e0       	ldi	r31, 0x00	; 0
     e0c:	80 81       	ld	r24, Z
     e0e:	ea 81       	ldd	r30, Y+2	; 0x02
     e10:	fb 81       	ldd	r31, Y+3	; 0x03
     e12:	80 83       	st	Z, r24
     e14:	17 c0       	rjmp	.+46     	; 0xe44 <MDIO_stderrGetPortValue+0x92>
        case MDIO_PORTB: *ARG_u8pValue = GPIOB -> PIN; break;
     e16:	e6 e3       	ldi	r30, 0x36	; 54
     e18:	f0 e0       	ldi	r31, 0x00	; 0
     e1a:	80 81       	ld	r24, Z
     e1c:	ea 81       	ldd	r30, Y+2	; 0x02
     e1e:	fb 81       	ldd	r31, Y+3	; 0x03
     e20:	80 83       	st	Z, r24
     e22:	10 c0       	rjmp	.+32     	; 0xe44 <MDIO_stderrGetPortValue+0x92>
        case MDIO_PORTC: *ARG_u8pValue = GPIOC -> PIN; break;
     e24:	e3 e3       	ldi	r30, 0x33	; 51
     e26:	f0 e0       	ldi	r31, 0x00	; 0
     e28:	80 81       	ld	r24, Z
     e2a:	ea 81       	ldd	r30, Y+2	; 0x02
     e2c:	fb 81       	ldd	r31, Y+3	; 0x03
     e2e:	80 83       	st	Z, r24
     e30:	09 c0       	rjmp	.+18     	; 0xe44 <MDIO_stderrGetPortValue+0x92>
        case MDIO_PORTD: *ARG_u8pValue = GPIOD -> PIN; break;
     e32:	e0 e3       	ldi	r30, 0x30	; 48
     e34:	f0 e0       	ldi	r31, 0x00	; 0
     e36:	80 81       	ld	r24, Z
     e38:	ea 81       	ldd	r30, Y+2	; 0x02
     e3a:	fb 81       	ldd	r31, Y+3	; 0x03
     e3c:	80 83       	st	Z, r24
     e3e:	02 c0       	rjmp	.+4      	; 0xe44 <MDIO_stderrGetPortValue+0x92>
        default: L_stderrError = E_NOK; break; /* Report an Error */
     e40:	81 e0       	ldi	r24, 0x01	; 1
     e42:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
     e44:	89 81       	ldd	r24, Y+1	; 0x01
}
     e46:	26 96       	adiw	r28, 0x06	; 6
     e48:	0f b6       	in	r0, 0x3f	; 63
     e4a:	f8 94       	cli
     e4c:	de bf       	out	0x3e, r29	; 62
     e4e:	0f be       	out	0x3f, r0	; 63
     e50:	cd bf       	out	0x3d, r28	; 61
     e52:	cf 91       	pop	r28
     e54:	df 91       	pop	r29
     e56:	08 95       	ret

00000e58 <MDIO_stderrSetPinDirection>:

STD_error_t MDIO_stderrSetPinDirection(u8 ARG_u8Port, u8 ARG_u8Pin, u8 ARG_u8Direction)
{
     e58:	df 93       	push	r29
     e5a:	cf 93       	push	r28
     e5c:	cd b7       	in	r28, 0x3d	; 61
     e5e:	de b7       	in	r29, 0x3e	; 62
     e60:	2a 97       	sbiw	r28, 0x0a	; 10
     e62:	0f b6       	in	r0, 0x3f	; 63
     e64:	f8 94       	cli
     e66:	de bf       	out	0x3e, r29	; 62
     e68:	0f be       	out	0x3f, r0	; 63
     e6a:	cd bf       	out	0x3d, r28	; 61
     e6c:	8a 83       	std	Y+2, r24	; 0x02
     e6e:	6b 83       	std	Y+3, r22	; 0x03
     e70:	4c 83       	std	Y+4, r20	; 0x04
	STD_error_t L_stderrError = E_OK;
     e72:	19 82       	std	Y+1, r1	; 0x01
	if((ARG_u8Pin>=MDIO_PIN0) && (ARG_u8Pin<=MDIO_PIN7))
     e74:	8b 81       	ldd	r24, Y+3	; 0x03
     e76:	88 30       	cpi	r24, 0x08	; 8
     e78:	08 f0       	brcs	.+2      	; 0xe7c <MDIO_stderrSetPinDirection+0x24>
     e7a:	d9 c1       	rjmp	.+946    	; 0x122e <MDIO_stderrSetPinDirection+0x3d6>
	{
		if(MDIO_OUTPUT == ARG_u8Direction)
     e7c:	8c 81       	ldd	r24, Y+4	; 0x04
     e7e:	81 30       	cpi	r24, 0x01	; 1
     e80:	09 f0       	breq	.+2      	; 0xe84 <MDIO_stderrSetPinDirection+0x2c>
     e82:	7c c0       	rjmp	.+248    	; 0xf7c <MDIO_stderrSetPinDirection+0x124>
		{
			switch(ARG_u8Port)
     e84:	8a 81       	ldd	r24, Y+2	; 0x02
     e86:	28 2f       	mov	r18, r24
     e88:	30 e0       	ldi	r19, 0x00	; 0
     e8a:	3a 87       	std	Y+10, r19	; 0x0a
     e8c:	29 87       	std	Y+9, r18	; 0x09
     e8e:	89 85       	ldd	r24, Y+9	; 0x09
     e90:	9a 85       	ldd	r25, Y+10	; 0x0a
     e92:	82 30       	cpi	r24, 0x02	; 2
     e94:	91 05       	cpc	r25, r1
     e96:	69 f1       	breq	.+90     	; 0xef2 <MDIO_stderrSetPinDirection+0x9a>
     e98:	29 85       	ldd	r18, Y+9	; 0x09
     e9a:	3a 85       	ldd	r19, Y+10	; 0x0a
     e9c:	23 30       	cpi	r18, 0x03	; 3
     e9e:	31 05       	cpc	r19, r1
     ea0:	34 f4       	brge	.+12     	; 0xeae <MDIO_stderrSetPinDirection+0x56>
     ea2:	89 85       	ldd	r24, Y+9	; 0x09
     ea4:	9a 85       	ldd	r25, Y+10	; 0x0a
     ea6:	81 30       	cpi	r24, 0x01	; 1
     ea8:	91 05       	cpc	r25, r1
     eaa:	69 f0       	breq	.+26     	; 0xec6 <MDIO_stderrSetPinDirection+0x6e>
     eac:	64 c0       	rjmp	.+200    	; 0xf76 <MDIO_stderrSetPinDirection+0x11e>
     eae:	29 85       	ldd	r18, Y+9	; 0x09
     eb0:	3a 85       	ldd	r19, Y+10	; 0x0a
     eb2:	23 30       	cpi	r18, 0x03	; 3
     eb4:	31 05       	cpc	r19, r1
     eb6:	99 f1       	breq	.+102    	; 0xf1e <MDIO_stderrSetPinDirection+0xc6>
     eb8:	89 85       	ldd	r24, Y+9	; 0x09
     eba:	9a 85       	ldd	r25, Y+10	; 0x0a
     ebc:	84 30       	cpi	r24, 0x04	; 4
     ebe:	91 05       	cpc	r25, r1
     ec0:	09 f4       	brne	.+2      	; 0xec4 <MDIO_stderrSetPinDirection+0x6c>
     ec2:	43 c0       	rjmp	.+134    	; 0xf4a <MDIO_stderrSetPinDirection+0xf2>
     ec4:	58 c0       	rjmp	.+176    	; 0xf76 <MDIO_stderrSetPinDirection+0x11e>
			{
				case MDIO_PORTA: SET_BIT(GPIOA -> DDR, ARG_u8Pin); break;
     ec6:	a9 e3       	ldi	r26, 0x39	; 57
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	e9 e3       	ldi	r30, 0x39	; 57
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	81 81       	ldd	r24, Z+1	; 0x01
     ed0:	48 2f       	mov	r20, r24
     ed2:	8b 81       	ldd	r24, Y+3	; 0x03
     ed4:	28 2f       	mov	r18, r24
     ed6:	30 e0       	ldi	r19, 0x00	; 0
     ed8:	81 e0       	ldi	r24, 0x01	; 1
     eda:	90 e0       	ldi	r25, 0x00	; 0
     edc:	02 2e       	mov	r0, r18
     ede:	02 c0       	rjmp	.+4      	; 0xee4 <MDIO_stderrSetPinDirection+0x8c>
     ee0:	88 0f       	add	r24, r24
     ee2:	99 1f       	adc	r25, r25
     ee4:	0a 94       	dec	r0
     ee6:	e2 f7       	brpl	.-8      	; 0xee0 <MDIO_stderrSetPinDirection+0x88>
     ee8:	84 2b       	or	r24, r20
     eea:	11 96       	adiw	r26, 0x01	; 1
     eec:	8c 93       	st	X, r24
     eee:	11 97       	sbiw	r26, 0x01	; 1
     ef0:	a0 c1       	rjmp	.+832    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTB: SET_BIT(GPIOB -> DDR, ARG_u8Pin); break;
     ef2:	a6 e3       	ldi	r26, 0x36	; 54
     ef4:	b0 e0       	ldi	r27, 0x00	; 0
     ef6:	e6 e3       	ldi	r30, 0x36	; 54
     ef8:	f0 e0       	ldi	r31, 0x00	; 0
     efa:	81 81       	ldd	r24, Z+1	; 0x01
     efc:	48 2f       	mov	r20, r24
     efe:	8b 81       	ldd	r24, Y+3	; 0x03
     f00:	28 2f       	mov	r18, r24
     f02:	30 e0       	ldi	r19, 0x00	; 0
     f04:	81 e0       	ldi	r24, 0x01	; 1
     f06:	90 e0       	ldi	r25, 0x00	; 0
     f08:	02 2e       	mov	r0, r18
     f0a:	02 c0       	rjmp	.+4      	; 0xf10 <MDIO_stderrSetPinDirection+0xb8>
     f0c:	88 0f       	add	r24, r24
     f0e:	99 1f       	adc	r25, r25
     f10:	0a 94       	dec	r0
     f12:	e2 f7       	brpl	.-8      	; 0xf0c <MDIO_stderrSetPinDirection+0xb4>
     f14:	84 2b       	or	r24, r20
     f16:	11 96       	adiw	r26, 0x01	; 1
     f18:	8c 93       	st	X, r24
     f1a:	11 97       	sbiw	r26, 0x01	; 1
     f1c:	8a c1       	rjmp	.+788    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTC: SET_BIT(GPIOC -> DDR, ARG_u8Pin); break;
     f1e:	a3 e3       	ldi	r26, 0x33	; 51
     f20:	b0 e0       	ldi	r27, 0x00	; 0
     f22:	e3 e3       	ldi	r30, 0x33	; 51
     f24:	f0 e0       	ldi	r31, 0x00	; 0
     f26:	81 81       	ldd	r24, Z+1	; 0x01
     f28:	48 2f       	mov	r20, r24
     f2a:	8b 81       	ldd	r24, Y+3	; 0x03
     f2c:	28 2f       	mov	r18, r24
     f2e:	30 e0       	ldi	r19, 0x00	; 0
     f30:	81 e0       	ldi	r24, 0x01	; 1
     f32:	90 e0       	ldi	r25, 0x00	; 0
     f34:	02 2e       	mov	r0, r18
     f36:	02 c0       	rjmp	.+4      	; 0xf3c <MDIO_stderrSetPinDirection+0xe4>
     f38:	88 0f       	add	r24, r24
     f3a:	99 1f       	adc	r25, r25
     f3c:	0a 94       	dec	r0
     f3e:	e2 f7       	brpl	.-8      	; 0xf38 <MDIO_stderrSetPinDirection+0xe0>
     f40:	84 2b       	or	r24, r20
     f42:	11 96       	adiw	r26, 0x01	; 1
     f44:	8c 93       	st	X, r24
     f46:	11 97       	sbiw	r26, 0x01	; 1
     f48:	74 c1       	rjmp	.+744    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTD: SET_BIT(GPIOD -> DDR, ARG_u8Pin); break;
     f4a:	a0 e3       	ldi	r26, 0x30	; 48
     f4c:	b0 e0       	ldi	r27, 0x00	; 0
     f4e:	e0 e3       	ldi	r30, 0x30	; 48
     f50:	f0 e0       	ldi	r31, 0x00	; 0
     f52:	81 81       	ldd	r24, Z+1	; 0x01
     f54:	48 2f       	mov	r20, r24
     f56:	8b 81       	ldd	r24, Y+3	; 0x03
     f58:	28 2f       	mov	r18, r24
     f5a:	30 e0       	ldi	r19, 0x00	; 0
     f5c:	81 e0       	ldi	r24, 0x01	; 1
     f5e:	90 e0       	ldi	r25, 0x00	; 0
     f60:	02 2e       	mov	r0, r18
     f62:	02 c0       	rjmp	.+4      	; 0xf68 <MDIO_stderrSetPinDirection+0x110>
     f64:	88 0f       	add	r24, r24
     f66:	99 1f       	adc	r25, r25
     f68:	0a 94       	dec	r0
     f6a:	e2 f7       	brpl	.-8      	; 0xf64 <MDIO_stderrSetPinDirection+0x10c>
     f6c:	84 2b       	or	r24, r20
     f6e:	11 96       	adiw	r26, 0x01	; 1
     f70:	8c 93       	st	X, r24
     f72:	11 97       	sbiw	r26, 0x01	; 1
     f74:	5e c1       	rjmp	.+700    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				default: L_stderrError = E_NOK; break; /* Report an Error */
     f76:	81 e0       	ldi	r24, 0x01	; 1
     f78:	89 83       	std	Y+1, r24	; 0x01
     f7a:	5b c1       	rjmp	.+694    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
			}
		}
		else if(MDIO_INPUT == ARG_u8Direction)
     f7c:	8c 81       	ldd	r24, Y+4	; 0x04
     f7e:	82 30       	cpi	r24, 0x02	; 2
     f80:	09 f0       	breq	.+2      	; 0xf84 <MDIO_stderrSetPinDirection+0x12c>
     f82:	80 c0       	rjmp	.+256    	; 0x1084 <MDIO_stderrSetPinDirection+0x22c>
		{
			switch(ARG_u8Port)
     f84:	8a 81       	ldd	r24, Y+2	; 0x02
     f86:	28 2f       	mov	r18, r24
     f88:	30 e0       	ldi	r19, 0x00	; 0
     f8a:	38 87       	std	Y+8, r19	; 0x08
     f8c:	2f 83       	std	Y+7, r18	; 0x07
     f8e:	8f 81       	ldd	r24, Y+7	; 0x07
     f90:	98 85       	ldd	r25, Y+8	; 0x08
     f92:	82 30       	cpi	r24, 0x02	; 2
     f94:	91 05       	cpc	r25, r1
     f96:	71 f1       	breq	.+92     	; 0xff4 <MDIO_stderrSetPinDirection+0x19c>
     f98:	2f 81       	ldd	r18, Y+7	; 0x07
     f9a:	38 85       	ldd	r19, Y+8	; 0x08
     f9c:	23 30       	cpi	r18, 0x03	; 3
     f9e:	31 05       	cpc	r19, r1
     fa0:	34 f4       	brge	.+12     	; 0xfae <MDIO_stderrSetPinDirection+0x156>
     fa2:	8f 81       	ldd	r24, Y+7	; 0x07
     fa4:	98 85       	ldd	r25, Y+8	; 0x08
     fa6:	81 30       	cpi	r24, 0x01	; 1
     fa8:	91 05       	cpc	r25, r1
     faa:	69 f0       	breq	.+26     	; 0xfc6 <MDIO_stderrSetPinDirection+0x16e>
     fac:	68 c0       	rjmp	.+208    	; 0x107e <MDIO_stderrSetPinDirection+0x226>
     fae:	2f 81       	ldd	r18, Y+7	; 0x07
     fb0:	38 85       	ldd	r19, Y+8	; 0x08
     fb2:	23 30       	cpi	r18, 0x03	; 3
     fb4:	31 05       	cpc	r19, r1
     fb6:	a9 f1       	breq	.+106    	; 0x1022 <MDIO_stderrSetPinDirection+0x1ca>
     fb8:	8f 81       	ldd	r24, Y+7	; 0x07
     fba:	98 85       	ldd	r25, Y+8	; 0x08
     fbc:	84 30       	cpi	r24, 0x04	; 4
     fbe:	91 05       	cpc	r25, r1
     fc0:	09 f4       	brne	.+2      	; 0xfc4 <MDIO_stderrSetPinDirection+0x16c>
     fc2:	46 c0       	rjmp	.+140    	; 0x1050 <MDIO_stderrSetPinDirection+0x1f8>
     fc4:	5c c0       	rjmp	.+184    	; 0x107e <MDIO_stderrSetPinDirection+0x226>
			{
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> DDR, ARG_u8Pin); break;
     fc6:	a9 e3       	ldi	r26, 0x39	; 57
     fc8:	b0 e0       	ldi	r27, 0x00	; 0
     fca:	e9 e3       	ldi	r30, 0x39	; 57
     fcc:	f0 e0       	ldi	r31, 0x00	; 0
     fce:	81 81       	ldd	r24, Z+1	; 0x01
     fd0:	48 2f       	mov	r20, r24
     fd2:	8b 81       	ldd	r24, Y+3	; 0x03
     fd4:	28 2f       	mov	r18, r24
     fd6:	30 e0       	ldi	r19, 0x00	; 0
     fd8:	81 e0       	ldi	r24, 0x01	; 1
     fda:	90 e0       	ldi	r25, 0x00	; 0
     fdc:	02 2e       	mov	r0, r18
     fde:	02 c0       	rjmp	.+4      	; 0xfe4 <MDIO_stderrSetPinDirection+0x18c>
     fe0:	88 0f       	add	r24, r24
     fe2:	99 1f       	adc	r25, r25
     fe4:	0a 94       	dec	r0
     fe6:	e2 f7       	brpl	.-8      	; 0xfe0 <MDIO_stderrSetPinDirection+0x188>
     fe8:	80 95       	com	r24
     fea:	84 23       	and	r24, r20
     fec:	11 96       	adiw	r26, 0x01	; 1
     fee:	8c 93       	st	X, r24
     ff0:	11 97       	sbiw	r26, 0x01	; 1
     ff2:	1f c1       	rjmp	.+574    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> DDR, ARG_u8Pin); break;
     ff4:	a6 e3       	ldi	r26, 0x36	; 54
     ff6:	b0 e0       	ldi	r27, 0x00	; 0
     ff8:	e6 e3       	ldi	r30, 0x36	; 54
     ffa:	f0 e0       	ldi	r31, 0x00	; 0
     ffc:	81 81       	ldd	r24, Z+1	; 0x01
     ffe:	48 2f       	mov	r20, r24
    1000:	8b 81       	ldd	r24, Y+3	; 0x03
    1002:	28 2f       	mov	r18, r24
    1004:	30 e0       	ldi	r19, 0x00	; 0
    1006:	81 e0       	ldi	r24, 0x01	; 1
    1008:	90 e0       	ldi	r25, 0x00	; 0
    100a:	02 2e       	mov	r0, r18
    100c:	02 c0       	rjmp	.+4      	; 0x1012 <MDIO_stderrSetPinDirection+0x1ba>
    100e:	88 0f       	add	r24, r24
    1010:	99 1f       	adc	r25, r25
    1012:	0a 94       	dec	r0
    1014:	e2 f7       	brpl	.-8      	; 0x100e <MDIO_stderrSetPinDirection+0x1b6>
    1016:	80 95       	com	r24
    1018:	84 23       	and	r24, r20
    101a:	11 96       	adiw	r26, 0x01	; 1
    101c:	8c 93       	st	X, r24
    101e:	11 97       	sbiw	r26, 0x01	; 1
    1020:	08 c1       	rjmp	.+528    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> DDR, ARG_u8Pin); break;
    1022:	a3 e3       	ldi	r26, 0x33	; 51
    1024:	b0 e0       	ldi	r27, 0x00	; 0
    1026:	e3 e3       	ldi	r30, 0x33	; 51
    1028:	f0 e0       	ldi	r31, 0x00	; 0
    102a:	81 81       	ldd	r24, Z+1	; 0x01
    102c:	48 2f       	mov	r20, r24
    102e:	8b 81       	ldd	r24, Y+3	; 0x03
    1030:	28 2f       	mov	r18, r24
    1032:	30 e0       	ldi	r19, 0x00	; 0
    1034:	81 e0       	ldi	r24, 0x01	; 1
    1036:	90 e0       	ldi	r25, 0x00	; 0
    1038:	02 2e       	mov	r0, r18
    103a:	02 c0       	rjmp	.+4      	; 0x1040 <MDIO_stderrSetPinDirection+0x1e8>
    103c:	88 0f       	add	r24, r24
    103e:	99 1f       	adc	r25, r25
    1040:	0a 94       	dec	r0
    1042:	e2 f7       	brpl	.-8      	; 0x103c <MDIO_stderrSetPinDirection+0x1e4>
    1044:	80 95       	com	r24
    1046:	84 23       	and	r24, r20
    1048:	11 96       	adiw	r26, 0x01	; 1
    104a:	8c 93       	st	X, r24
    104c:	11 97       	sbiw	r26, 0x01	; 1
    104e:	f1 c0       	rjmp	.+482    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> DDR, ARG_u8Pin); break;
    1050:	a0 e3       	ldi	r26, 0x30	; 48
    1052:	b0 e0       	ldi	r27, 0x00	; 0
    1054:	e0 e3       	ldi	r30, 0x30	; 48
    1056:	f0 e0       	ldi	r31, 0x00	; 0
    1058:	81 81       	ldd	r24, Z+1	; 0x01
    105a:	48 2f       	mov	r20, r24
    105c:	8b 81       	ldd	r24, Y+3	; 0x03
    105e:	28 2f       	mov	r18, r24
    1060:	30 e0       	ldi	r19, 0x00	; 0
    1062:	81 e0       	ldi	r24, 0x01	; 1
    1064:	90 e0       	ldi	r25, 0x00	; 0
    1066:	02 2e       	mov	r0, r18
    1068:	02 c0       	rjmp	.+4      	; 0x106e <MDIO_stderrSetPinDirection+0x216>
    106a:	88 0f       	add	r24, r24
    106c:	99 1f       	adc	r25, r25
    106e:	0a 94       	dec	r0
    1070:	e2 f7       	brpl	.-8      	; 0x106a <MDIO_stderrSetPinDirection+0x212>
    1072:	80 95       	com	r24
    1074:	84 23       	and	r24, r20
    1076:	11 96       	adiw	r26, 0x01	; 1
    1078:	8c 93       	st	X, r24
    107a:	11 97       	sbiw	r26, 0x01	; 1
    107c:	da c0       	rjmp	.+436    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				default: L_stderrError = E_NOK; break; /* Report an Error */
    107e:	81 e0       	ldi	r24, 0x01	; 1
    1080:	89 83       	std	Y+1, r24	; 0x01
    1082:	d7 c0       	rjmp	.+430    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
			}
		}
		else if(MDIO_INPUT_PULLUP == ARG_u8Direction)
    1084:	8c 81       	ldd	r24, Y+4	; 0x04
    1086:	83 30       	cpi	r24, 0x03	; 3
    1088:	09 f0       	breq	.+2      	; 0x108c <MDIO_stderrSetPinDirection+0x234>
    108a:	ce c0       	rjmp	.+412    	; 0x1228 <MDIO_stderrSetPinDirection+0x3d0>
		{
			switch(ARG_u8Port)
    108c:	8a 81       	ldd	r24, Y+2	; 0x02
    108e:	28 2f       	mov	r18, r24
    1090:	30 e0       	ldi	r19, 0x00	; 0
    1092:	3e 83       	std	Y+6, r19	; 0x06
    1094:	2d 83       	std	Y+5, r18	; 0x05
    1096:	8d 81       	ldd	r24, Y+5	; 0x05
    1098:	9e 81       	ldd	r25, Y+6	; 0x06
    109a:	82 30       	cpi	r24, 0x02	; 2
    109c:	91 05       	cpc	r25, r1
    109e:	09 f4       	brne	.+2      	; 0x10a2 <MDIO_stderrSetPinDirection+0x24a>
    10a0:	42 c0       	rjmp	.+132    	; 0x1126 <MDIO_stderrSetPinDirection+0x2ce>
    10a2:	2d 81       	ldd	r18, Y+5	; 0x05
    10a4:	3e 81       	ldd	r19, Y+6	; 0x06
    10a6:	23 30       	cpi	r18, 0x03	; 3
    10a8:	31 05       	cpc	r19, r1
    10aa:	34 f4       	brge	.+12     	; 0x10b8 <MDIO_stderrSetPinDirection+0x260>
    10ac:	8d 81       	ldd	r24, Y+5	; 0x05
    10ae:	9e 81       	ldd	r25, Y+6	; 0x06
    10b0:	81 30       	cpi	r24, 0x01	; 1
    10b2:	91 05       	cpc	r25, r1
    10b4:	71 f0       	breq	.+28     	; 0x10d2 <MDIO_stderrSetPinDirection+0x27a>
    10b6:	b5 c0       	rjmp	.+362    	; 0x1222 <MDIO_stderrSetPinDirection+0x3ca>
    10b8:	2d 81       	ldd	r18, Y+5	; 0x05
    10ba:	3e 81       	ldd	r19, Y+6	; 0x06
    10bc:	23 30       	cpi	r18, 0x03	; 3
    10be:	31 05       	cpc	r19, r1
    10c0:	09 f4       	brne	.+2      	; 0x10c4 <MDIO_stderrSetPinDirection+0x26c>
    10c2:	5b c0       	rjmp	.+182    	; 0x117a <MDIO_stderrSetPinDirection+0x322>
    10c4:	8d 81       	ldd	r24, Y+5	; 0x05
    10c6:	9e 81       	ldd	r25, Y+6	; 0x06
    10c8:	84 30       	cpi	r24, 0x04	; 4
    10ca:	91 05       	cpc	r25, r1
    10cc:	09 f4       	brne	.+2      	; 0x10d0 <MDIO_stderrSetPinDirection+0x278>
    10ce:	7f c0       	rjmp	.+254    	; 0x11ce <MDIO_stderrSetPinDirection+0x376>
    10d0:	a8 c0       	rjmp	.+336    	; 0x1222 <MDIO_stderrSetPinDirection+0x3ca>
			{
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> DDR, ARG_u8Pin); SET_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    10d2:	a9 e3       	ldi	r26, 0x39	; 57
    10d4:	b0 e0       	ldi	r27, 0x00	; 0
    10d6:	e9 e3       	ldi	r30, 0x39	; 57
    10d8:	f0 e0       	ldi	r31, 0x00	; 0
    10da:	81 81       	ldd	r24, Z+1	; 0x01
    10dc:	48 2f       	mov	r20, r24
    10de:	8b 81       	ldd	r24, Y+3	; 0x03
    10e0:	28 2f       	mov	r18, r24
    10e2:	30 e0       	ldi	r19, 0x00	; 0
    10e4:	81 e0       	ldi	r24, 0x01	; 1
    10e6:	90 e0       	ldi	r25, 0x00	; 0
    10e8:	02 c0       	rjmp	.+4      	; 0x10ee <MDIO_stderrSetPinDirection+0x296>
    10ea:	88 0f       	add	r24, r24
    10ec:	99 1f       	adc	r25, r25
    10ee:	2a 95       	dec	r18
    10f0:	e2 f7       	brpl	.-8      	; 0x10ea <MDIO_stderrSetPinDirection+0x292>
    10f2:	80 95       	com	r24
    10f4:	84 23       	and	r24, r20
    10f6:	11 96       	adiw	r26, 0x01	; 1
    10f8:	8c 93       	st	X, r24
    10fa:	a9 e3       	ldi	r26, 0x39	; 57
    10fc:	b0 e0       	ldi	r27, 0x00	; 0
    10fe:	e9 e3       	ldi	r30, 0x39	; 57
    1100:	f0 e0       	ldi	r31, 0x00	; 0
    1102:	82 81       	ldd	r24, Z+2	; 0x02
    1104:	48 2f       	mov	r20, r24
    1106:	8b 81       	ldd	r24, Y+3	; 0x03
    1108:	28 2f       	mov	r18, r24
    110a:	30 e0       	ldi	r19, 0x00	; 0
    110c:	81 e0       	ldi	r24, 0x01	; 1
    110e:	90 e0       	ldi	r25, 0x00	; 0
    1110:	02 2e       	mov	r0, r18
    1112:	02 c0       	rjmp	.+4      	; 0x1118 <MDIO_stderrSetPinDirection+0x2c0>
    1114:	88 0f       	add	r24, r24
    1116:	99 1f       	adc	r25, r25
    1118:	0a 94       	dec	r0
    111a:	e2 f7       	brpl	.-8      	; 0x1114 <MDIO_stderrSetPinDirection+0x2bc>
    111c:	84 2b       	or	r24, r20
    111e:	12 96       	adiw	r26, 0x02	; 2
    1120:	8c 93       	st	X, r24
    1122:	12 97       	sbiw	r26, 0x02	; 2
    1124:	86 c0       	rjmp	.+268    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> DDR, ARG_u8Pin); SET_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    1126:	a6 e3       	ldi	r26, 0x36	; 54
    1128:	b0 e0       	ldi	r27, 0x00	; 0
    112a:	e6 e3       	ldi	r30, 0x36	; 54
    112c:	f0 e0       	ldi	r31, 0x00	; 0
    112e:	81 81       	ldd	r24, Z+1	; 0x01
    1130:	48 2f       	mov	r20, r24
    1132:	8b 81       	ldd	r24, Y+3	; 0x03
    1134:	28 2f       	mov	r18, r24
    1136:	30 e0       	ldi	r19, 0x00	; 0
    1138:	81 e0       	ldi	r24, 0x01	; 1
    113a:	90 e0       	ldi	r25, 0x00	; 0
    113c:	02 c0       	rjmp	.+4      	; 0x1142 <MDIO_stderrSetPinDirection+0x2ea>
    113e:	88 0f       	add	r24, r24
    1140:	99 1f       	adc	r25, r25
    1142:	2a 95       	dec	r18
    1144:	e2 f7       	brpl	.-8      	; 0x113e <MDIO_stderrSetPinDirection+0x2e6>
    1146:	80 95       	com	r24
    1148:	84 23       	and	r24, r20
    114a:	11 96       	adiw	r26, 0x01	; 1
    114c:	8c 93       	st	X, r24
    114e:	a6 e3       	ldi	r26, 0x36	; 54
    1150:	b0 e0       	ldi	r27, 0x00	; 0
    1152:	e6 e3       	ldi	r30, 0x36	; 54
    1154:	f0 e0       	ldi	r31, 0x00	; 0
    1156:	82 81       	ldd	r24, Z+2	; 0x02
    1158:	48 2f       	mov	r20, r24
    115a:	8b 81       	ldd	r24, Y+3	; 0x03
    115c:	28 2f       	mov	r18, r24
    115e:	30 e0       	ldi	r19, 0x00	; 0
    1160:	81 e0       	ldi	r24, 0x01	; 1
    1162:	90 e0       	ldi	r25, 0x00	; 0
    1164:	02 2e       	mov	r0, r18
    1166:	02 c0       	rjmp	.+4      	; 0x116c <MDIO_stderrSetPinDirection+0x314>
    1168:	88 0f       	add	r24, r24
    116a:	99 1f       	adc	r25, r25
    116c:	0a 94       	dec	r0
    116e:	e2 f7       	brpl	.-8      	; 0x1168 <MDIO_stderrSetPinDirection+0x310>
    1170:	84 2b       	or	r24, r20
    1172:	12 96       	adiw	r26, 0x02	; 2
    1174:	8c 93       	st	X, r24
    1176:	12 97       	sbiw	r26, 0x02	; 2
    1178:	5c c0       	rjmp	.+184    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> DDR, ARG_u8Pin); SET_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    117a:	a3 e3       	ldi	r26, 0x33	; 51
    117c:	b0 e0       	ldi	r27, 0x00	; 0
    117e:	e3 e3       	ldi	r30, 0x33	; 51
    1180:	f0 e0       	ldi	r31, 0x00	; 0
    1182:	81 81       	ldd	r24, Z+1	; 0x01
    1184:	48 2f       	mov	r20, r24
    1186:	8b 81       	ldd	r24, Y+3	; 0x03
    1188:	28 2f       	mov	r18, r24
    118a:	30 e0       	ldi	r19, 0x00	; 0
    118c:	81 e0       	ldi	r24, 0x01	; 1
    118e:	90 e0       	ldi	r25, 0x00	; 0
    1190:	02 c0       	rjmp	.+4      	; 0x1196 <MDIO_stderrSetPinDirection+0x33e>
    1192:	88 0f       	add	r24, r24
    1194:	99 1f       	adc	r25, r25
    1196:	2a 95       	dec	r18
    1198:	e2 f7       	brpl	.-8      	; 0x1192 <MDIO_stderrSetPinDirection+0x33a>
    119a:	80 95       	com	r24
    119c:	84 23       	and	r24, r20
    119e:	11 96       	adiw	r26, 0x01	; 1
    11a0:	8c 93       	st	X, r24
    11a2:	a3 e3       	ldi	r26, 0x33	; 51
    11a4:	b0 e0       	ldi	r27, 0x00	; 0
    11a6:	e3 e3       	ldi	r30, 0x33	; 51
    11a8:	f0 e0       	ldi	r31, 0x00	; 0
    11aa:	82 81       	ldd	r24, Z+2	; 0x02
    11ac:	48 2f       	mov	r20, r24
    11ae:	8b 81       	ldd	r24, Y+3	; 0x03
    11b0:	28 2f       	mov	r18, r24
    11b2:	30 e0       	ldi	r19, 0x00	; 0
    11b4:	81 e0       	ldi	r24, 0x01	; 1
    11b6:	90 e0       	ldi	r25, 0x00	; 0
    11b8:	02 2e       	mov	r0, r18
    11ba:	02 c0       	rjmp	.+4      	; 0x11c0 <MDIO_stderrSetPinDirection+0x368>
    11bc:	88 0f       	add	r24, r24
    11be:	99 1f       	adc	r25, r25
    11c0:	0a 94       	dec	r0
    11c2:	e2 f7       	brpl	.-8      	; 0x11bc <MDIO_stderrSetPinDirection+0x364>
    11c4:	84 2b       	or	r24, r20
    11c6:	12 96       	adiw	r26, 0x02	; 2
    11c8:	8c 93       	st	X, r24
    11ca:	12 97       	sbiw	r26, 0x02	; 2
    11cc:	32 c0       	rjmp	.+100    	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> DDR, ARG_u8Pin); SET_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    11ce:	a0 e3       	ldi	r26, 0x30	; 48
    11d0:	b0 e0       	ldi	r27, 0x00	; 0
    11d2:	e0 e3       	ldi	r30, 0x30	; 48
    11d4:	f0 e0       	ldi	r31, 0x00	; 0
    11d6:	81 81       	ldd	r24, Z+1	; 0x01
    11d8:	48 2f       	mov	r20, r24
    11da:	8b 81       	ldd	r24, Y+3	; 0x03
    11dc:	28 2f       	mov	r18, r24
    11de:	30 e0       	ldi	r19, 0x00	; 0
    11e0:	81 e0       	ldi	r24, 0x01	; 1
    11e2:	90 e0       	ldi	r25, 0x00	; 0
    11e4:	02 c0       	rjmp	.+4      	; 0x11ea <MDIO_stderrSetPinDirection+0x392>
    11e6:	88 0f       	add	r24, r24
    11e8:	99 1f       	adc	r25, r25
    11ea:	2a 95       	dec	r18
    11ec:	e2 f7       	brpl	.-8      	; 0x11e6 <MDIO_stderrSetPinDirection+0x38e>
    11ee:	80 95       	com	r24
    11f0:	84 23       	and	r24, r20
    11f2:	11 96       	adiw	r26, 0x01	; 1
    11f4:	8c 93       	st	X, r24
    11f6:	a0 e3       	ldi	r26, 0x30	; 48
    11f8:	b0 e0       	ldi	r27, 0x00	; 0
    11fa:	e0 e3       	ldi	r30, 0x30	; 48
    11fc:	f0 e0       	ldi	r31, 0x00	; 0
    11fe:	82 81       	ldd	r24, Z+2	; 0x02
    1200:	48 2f       	mov	r20, r24
    1202:	8b 81       	ldd	r24, Y+3	; 0x03
    1204:	28 2f       	mov	r18, r24
    1206:	30 e0       	ldi	r19, 0x00	; 0
    1208:	81 e0       	ldi	r24, 0x01	; 1
    120a:	90 e0       	ldi	r25, 0x00	; 0
    120c:	02 2e       	mov	r0, r18
    120e:	02 c0       	rjmp	.+4      	; 0x1214 <MDIO_stderrSetPinDirection+0x3bc>
    1210:	88 0f       	add	r24, r24
    1212:	99 1f       	adc	r25, r25
    1214:	0a 94       	dec	r0
    1216:	e2 f7       	brpl	.-8      	; 0x1210 <MDIO_stderrSetPinDirection+0x3b8>
    1218:	84 2b       	or	r24, r20
    121a:	12 96       	adiw	r26, 0x02	; 2
    121c:	8c 93       	st	X, r24
    121e:	12 97       	sbiw	r26, 0x02	; 2
    1220:	08 c0       	rjmp	.+16     	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
				default: L_stderrError = E_NOK; break; /* Report an Error */
    1222:	81 e0       	ldi	r24, 0x01	; 1
    1224:	89 83       	std	Y+1, r24	; 0x01
    1226:	05 c0       	rjmp	.+10     	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
			}
		}
		else
		{
			/* Report an Error */
			L_stderrError = E_NOK;
    1228:	81 e0       	ldi	r24, 0x01	; 1
    122a:	89 83       	std	Y+1, r24	; 0x01
    122c:	02 c0       	rjmp	.+4      	; 0x1232 <MDIO_stderrSetPinDirection+0x3da>
		}
	}
	else
	{
		/* Report an Error */
		L_stderrError = E_NOK;
    122e:	81 e0       	ldi	r24, 0x01	; 1
    1230:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
    1232:	89 81       	ldd	r24, Y+1	; 0x01
}
    1234:	2a 96       	adiw	r28, 0x0a	; 10
    1236:	0f b6       	in	r0, 0x3f	; 63
    1238:	f8 94       	cli
    123a:	de bf       	out	0x3e, r29	; 62
    123c:	0f be       	out	0x3f, r0	; 63
    123e:	cd bf       	out	0x3d, r28	; 61
    1240:	cf 91       	pop	r28
    1242:	df 91       	pop	r29
    1244:	08 95       	ret

00001246 <MDIO_stderrSetPinValue>:

STD_error_t MDIO_stderrSetPinValue(u8 ARG_u8Port, u8 ARG_u8Pin, u8 ARG_u8Value)
{
    1246:	df 93       	push	r29
    1248:	cf 93       	push	r28
    124a:	cd b7       	in	r28, 0x3d	; 61
    124c:	de b7       	in	r29, 0x3e	; 62
    124e:	28 97       	sbiw	r28, 0x08	; 8
    1250:	0f b6       	in	r0, 0x3f	; 63
    1252:	f8 94       	cli
    1254:	de bf       	out	0x3e, r29	; 62
    1256:	0f be       	out	0x3f, r0	; 63
    1258:	cd bf       	out	0x3d, r28	; 61
    125a:	8a 83       	std	Y+2, r24	; 0x02
    125c:	6b 83       	std	Y+3, r22	; 0x03
    125e:	4c 83       	std	Y+4, r20	; 0x04
	STD_error_t L_stderrError = E_OK;
    1260:	19 82       	std	Y+1, r1	; 0x01
	if((ARG_u8Pin>=MDIO_PIN0) && (ARG_u8Pin<=MDIO_PIN7))
    1262:	8b 81       	ldd	r24, Y+3	; 0x03
    1264:	88 30       	cpi	r24, 0x08	; 8
    1266:	08 f0       	brcs	.+2      	; 0x126a <MDIO_stderrSetPinValue+0x24>
    1268:	07 c1       	rjmp	.+526    	; 0x1478 <MDIO_stderrSetPinValue+0x232>
	{
		if(MDIO_HIGH == ARG_u8Value)
    126a:	8c 81       	ldd	r24, Y+4	; 0x04
    126c:	82 30       	cpi	r24, 0x02	; 2
    126e:	09 f0       	breq	.+2      	; 0x1272 <MDIO_stderrSetPinValue+0x2c>
    1270:	7c c0       	rjmp	.+248    	; 0x136a <MDIO_stderrSetPinValue+0x124>
		{
			switch(ARG_u8Port)
    1272:	8a 81       	ldd	r24, Y+2	; 0x02
    1274:	28 2f       	mov	r18, r24
    1276:	30 e0       	ldi	r19, 0x00	; 0
    1278:	38 87       	std	Y+8, r19	; 0x08
    127a:	2f 83       	std	Y+7, r18	; 0x07
    127c:	8f 81       	ldd	r24, Y+7	; 0x07
    127e:	98 85       	ldd	r25, Y+8	; 0x08
    1280:	82 30       	cpi	r24, 0x02	; 2
    1282:	91 05       	cpc	r25, r1
    1284:	69 f1       	breq	.+90     	; 0x12e0 <MDIO_stderrSetPinValue+0x9a>
    1286:	2f 81       	ldd	r18, Y+7	; 0x07
    1288:	38 85       	ldd	r19, Y+8	; 0x08
    128a:	23 30       	cpi	r18, 0x03	; 3
    128c:	31 05       	cpc	r19, r1
    128e:	34 f4       	brge	.+12     	; 0x129c <MDIO_stderrSetPinValue+0x56>
    1290:	8f 81       	ldd	r24, Y+7	; 0x07
    1292:	98 85       	ldd	r25, Y+8	; 0x08
    1294:	81 30       	cpi	r24, 0x01	; 1
    1296:	91 05       	cpc	r25, r1
    1298:	69 f0       	breq	.+26     	; 0x12b4 <MDIO_stderrSetPinValue+0x6e>
    129a:	64 c0       	rjmp	.+200    	; 0x1364 <MDIO_stderrSetPinValue+0x11e>
    129c:	2f 81       	ldd	r18, Y+7	; 0x07
    129e:	38 85       	ldd	r19, Y+8	; 0x08
    12a0:	23 30       	cpi	r18, 0x03	; 3
    12a2:	31 05       	cpc	r19, r1
    12a4:	99 f1       	breq	.+102    	; 0x130c <MDIO_stderrSetPinValue+0xc6>
    12a6:	8f 81       	ldd	r24, Y+7	; 0x07
    12a8:	98 85       	ldd	r25, Y+8	; 0x08
    12aa:	84 30       	cpi	r24, 0x04	; 4
    12ac:	91 05       	cpc	r25, r1
    12ae:	09 f4       	brne	.+2      	; 0x12b2 <MDIO_stderrSetPinValue+0x6c>
    12b0:	43 c0       	rjmp	.+134    	; 0x1338 <MDIO_stderrSetPinValue+0xf2>
    12b2:	58 c0       	rjmp	.+176    	; 0x1364 <MDIO_stderrSetPinValue+0x11e>
			{
				case MDIO_PORTA: SET_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    12b4:	a9 e3       	ldi	r26, 0x39	; 57
    12b6:	b0 e0       	ldi	r27, 0x00	; 0
    12b8:	e9 e3       	ldi	r30, 0x39	; 57
    12ba:	f0 e0       	ldi	r31, 0x00	; 0
    12bc:	82 81       	ldd	r24, Z+2	; 0x02
    12be:	48 2f       	mov	r20, r24
    12c0:	8b 81       	ldd	r24, Y+3	; 0x03
    12c2:	28 2f       	mov	r18, r24
    12c4:	30 e0       	ldi	r19, 0x00	; 0
    12c6:	81 e0       	ldi	r24, 0x01	; 1
    12c8:	90 e0       	ldi	r25, 0x00	; 0
    12ca:	02 2e       	mov	r0, r18
    12cc:	02 c0       	rjmp	.+4      	; 0x12d2 <MDIO_stderrSetPinValue+0x8c>
    12ce:	88 0f       	add	r24, r24
    12d0:	99 1f       	adc	r25, r25
    12d2:	0a 94       	dec	r0
    12d4:	e2 f7       	brpl	.-8      	; 0x12ce <MDIO_stderrSetPinValue+0x88>
    12d6:	84 2b       	or	r24, r20
    12d8:	12 96       	adiw	r26, 0x02	; 2
    12da:	8c 93       	st	X, r24
    12dc:	12 97       	sbiw	r26, 0x02	; 2
    12de:	ce c0       	rjmp	.+412    	; 0x147c <MDIO_stderrSetPinValue+0x236>
				case MDIO_PORTB: SET_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    12e0:	a6 e3       	ldi	r26, 0x36	; 54
    12e2:	b0 e0       	ldi	r27, 0x00	; 0
    12e4:	e6 e3       	ldi	r30, 0x36	; 54
    12e6:	f0 e0       	ldi	r31, 0x00	; 0
    12e8:	82 81       	ldd	r24, Z+2	; 0x02
    12ea:	48 2f       	mov	r20, r24
    12ec:	8b 81       	ldd	r24, Y+3	; 0x03
    12ee:	28 2f       	mov	r18, r24
    12f0:	30 e0       	ldi	r19, 0x00	; 0
    12f2:	81 e0       	ldi	r24, 0x01	; 1
    12f4:	90 e0       	ldi	r25, 0x00	; 0
    12f6:	02 2e       	mov	r0, r18
    12f8:	02 c0       	rjmp	.+4      	; 0x12fe <MDIO_stderrSetPinValue+0xb8>
    12fa:	88 0f       	add	r24, r24
    12fc:	99 1f       	adc	r25, r25
    12fe:	0a 94       	dec	r0
    1300:	e2 f7       	brpl	.-8      	; 0x12fa <MDIO_stderrSetPinValue+0xb4>
    1302:	84 2b       	or	r24, r20
    1304:	12 96       	adiw	r26, 0x02	; 2
    1306:	8c 93       	st	X, r24
    1308:	12 97       	sbiw	r26, 0x02	; 2
    130a:	b8 c0       	rjmp	.+368    	; 0x147c <MDIO_stderrSetPinValue+0x236>
				case MDIO_PORTC: SET_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    130c:	a3 e3       	ldi	r26, 0x33	; 51
    130e:	b0 e0       	ldi	r27, 0x00	; 0
    1310:	e3 e3       	ldi	r30, 0x33	; 51
    1312:	f0 e0       	ldi	r31, 0x00	; 0
    1314:	82 81       	ldd	r24, Z+2	; 0x02
    1316:	48 2f       	mov	r20, r24
    1318:	8b 81       	ldd	r24, Y+3	; 0x03
    131a:	28 2f       	mov	r18, r24
    131c:	30 e0       	ldi	r19, 0x00	; 0
    131e:	81 e0       	ldi	r24, 0x01	; 1
    1320:	90 e0       	ldi	r25, 0x00	; 0
    1322:	02 2e       	mov	r0, r18
    1324:	02 c0       	rjmp	.+4      	; 0x132a <MDIO_stderrSetPinValue+0xe4>
    1326:	88 0f       	add	r24, r24
    1328:	99 1f       	adc	r25, r25
    132a:	0a 94       	dec	r0
    132c:	e2 f7       	brpl	.-8      	; 0x1326 <MDIO_stderrSetPinValue+0xe0>
    132e:	84 2b       	or	r24, r20
    1330:	12 96       	adiw	r26, 0x02	; 2
    1332:	8c 93       	st	X, r24
    1334:	12 97       	sbiw	r26, 0x02	; 2
    1336:	a2 c0       	rjmp	.+324    	; 0x147c <MDIO_stderrSetPinValue+0x236>
				case MDIO_PORTD: SET_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    1338:	a0 e3       	ldi	r26, 0x30	; 48
    133a:	b0 e0       	ldi	r27, 0x00	; 0
    133c:	e0 e3       	ldi	r30, 0x30	; 48
    133e:	f0 e0       	ldi	r31, 0x00	; 0
    1340:	82 81       	ldd	r24, Z+2	; 0x02
    1342:	48 2f       	mov	r20, r24
    1344:	8b 81       	ldd	r24, Y+3	; 0x03
    1346:	28 2f       	mov	r18, r24
    1348:	30 e0       	ldi	r19, 0x00	; 0
    134a:	81 e0       	ldi	r24, 0x01	; 1
    134c:	90 e0       	ldi	r25, 0x00	; 0
    134e:	02 2e       	mov	r0, r18
    1350:	02 c0       	rjmp	.+4      	; 0x1356 <MDIO_stderrSetPinValue+0x110>
    1352:	88 0f       	add	r24, r24
    1354:	99 1f       	adc	r25, r25
    1356:	0a 94       	dec	r0
    1358:	e2 f7       	brpl	.-8      	; 0x1352 <MDIO_stderrSetPinValue+0x10c>
    135a:	84 2b       	or	r24, r20
    135c:	12 96       	adiw	r26, 0x02	; 2
    135e:	8c 93       	st	X, r24
    1360:	12 97       	sbiw	r26, 0x02	; 2
    1362:	8c c0       	rjmp	.+280    	; 0x147c <MDIO_stderrSetPinValue+0x236>
				default: L_stderrError = E_NOK; break; /* Report an Error */
    1364:	81 e0       	ldi	r24, 0x01	; 1
    1366:	89 83       	std	Y+1, r24	; 0x01
    1368:	89 c0       	rjmp	.+274    	; 0x147c <MDIO_stderrSetPinValue+0x236>
			}
		}
		else if(MDIO_LOW == ARG_u8Value)
    136a:	8c 81       	ldd	r24, Y+4	; 0x04
    136c:	81 30       	cpi	r24, 0x01	; 1
    136e:	09 f0       	breq	.+2      	; 0x1372 <MDIO_stderrSetPinValue+0x12c>
    1370:	80 c0       	rjmp	.+256    	; 0x1472 <MDIO_stderrSetPinValue+0x22c>
		{
			switch(ARG_u8Port)
    1372:	8a 81       	ldd	r24, Y+2	; 0x02
    1374:	28 2f       	mov	r18, r24
    1376:	30 e0       	ldi	r19, 0x00	; 0
    1378:	3e 83       	std	Y+6, r19	; 0x06
    137a:	2d 83       	std	Y+5, r18	; 0x05
    137c:	8d 81       	ldd	r24, Y+5	; 0x05
    137e:	9e 81       	ldd	r25, Y+6	; 0x06
    1380:	82 30       	cpi	r24, 0x02	; 2
    1382:	91 05       	cpc	r25, r1
    1384:	71 f1       	breq	.+92     	; 0x13e2 <MDIO_stderrSetPinValue+0x19c>
    1386:	2d 81       	ldd	r18, Y+5	; 0x05
    1388:	3e 81       	ldd	r19, Y+6	; 0x06
    138a:	23 30       	cpi	r18, 0x03	; 3
    138c:	31 05       	cpc	r19, r1
    138e:	34 f4       	brge	.+12     	; 0x139c <MDIO_stderrSetPinValue+0x156>
    1390:	8d 81       	ldd	r24, Y+5	; 0x05
    1392:	9e 81       	ldd	r25, Y+6	; 0x06
    1394:	81 30       	cpi	r24, 0x01	; 1
    1396:	91 05       	cpc	r25, r1
    1398:	69 f0       	breq	.+26     	; 0x13b4 <MDIO_stderrSetPinValue+0x16e>
    139a:	68 c0       	rjmp	.+208    	; 0x146c <MDIO_stderrSetPinValue+0x226>
    139c:	2d 81       	ldd	r18, Y+5	; 0x05
    139e:	3e 81       	ldd	r19, Y+6	; 0x06
    13a0:	23 30       	cpi	r18, 0x03	; 3
    13a2:	31 05       	cpc	r19, r1
    13a4:	a9 f1       	breq	.+106    	; 0x1410 <MDIO_stderrSetPinValue+0x1ca>
    13a6:	8d 81       	ldd	r24, Y+5	; 0x05
    13a8:	9e 81       	ldd	r25, Y+6	; 0x06
    13aa:	84 30       	cpi	r24, 0x04	; 4
    13ac:	91 05       	cpc	r25, r1
    13ae:	09 f4       	brne	.+2      	; 0x13b2 <MDIO_stderrSetPinValue+0x16c>
    13b0:	46 c0       	rjmp	.+140    	; 0x143e <MDIO_stderrSetPinValue+0x1f8>
    13b2:	5c c0       	rjmp	.+184    	; 0x146c <MDIO_stderrSetPinValue+0x226>
			{
				case MDIO_PORTA: CLEAR_BIT(GPIOA -> PORT, ARG_u8Pin); break;
    13b4:	a9 e3       	ldi	r26, 0x39	; 57
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e9 e3       	ldi	r30, 0x39	; 57
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	82 81       	ldd	r24, Z+2	; 0x02
    13be:	48 2f       	mov	r20, r24
    13c0:	8b 81       	ldd	r24, Y+3	; 0x03
    13c2:	28 2f       	mov	r18, r24
    13c4:	30 e0       	ldi	r19, 0x00	; 0
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	02 2e       	mov	r0, r18
    13cc:	02 c0       	rjmp	.+4      	; 0x13d2 <MDIO_stderrSetPinValue+0x18c>
    13ce:	88 0f       	add	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	0a 94       	dec	r0
    13d4:	e2 f7       	brpl	.-8      	; 0x13ce <MDIO_stderrSetPinValue+0x188>
    13d6:	80 95       	com	r24
    13d8:	84 23       	and	r24, r20
    13da:	12 96       	adiw	r26, 0x02	; 2
    13dc:	8c 93       	st	X, r24
    13de:	12 97       	sbiw	r26, 0x02	; 2
    13e0:	4d c0       	rjmp	.+154    	; 0x147c <MDIO_stderrSetPinValue+0x236>
				case MDIO_PORTB: CLEAR_BIT(GPIOB -> PORT, ARG_u8Pin); break;
    13e2:	a6 e3       	ldi	r26, 0x36	; 54
    13e4:	b0 e0       	ldi	r27, 0x00	; 0
    13e6:	e6 e3       	ldi	r30, 0x36	; 54
    13e8:	f0 e0       	ldi	r31, 0x00	; 0
    13ea:	82 81       	ldd	r24, Z+2	; 0x02
    13ec:	48 2f       	mov	r20, r24
    13ee:	8b 81       	ldd	r24, Y+3	; 0x03
    13f0:	28 2f       	mov	r18, r24
    13f2:	30 e0       	ldi	r19, 0x00	; 0
    13f4:	81 e0       	ldi	r24, 0x01	; 1
    13f6:	90 e0       	ldi	r25, 0x00	; 0
    13f8:	02 2e       	mov	r0, r18
    13fa:	02 c0       	rjmp	.+4      	; 0x1400 <MDIO_stderrSetPinValue+0x1ba>
    13fc:	88 0f       	add	r24, r24
    13fe:	99 1f       	adc	r25, r25
    1400:	0a 94       	dec	r0
    1402:	e2 f7       	brpl	.-8      	; 0x13fc <MDIO_stderrSetPinValue+0x1b6>
    1404:	80 95       	com	r24
    1406:	84 23       	and	r24, r20
    1408:	12 96       	adiw	r26, 0x02	; 2
    140a:	8c 93       	st	X, r24
    140c:	12 97       	sbiw	r26, 0x02	; 2
    140e:	36 c0       	rjmp	.+108    	; 0x147c <MDIO_stderrSetPinValue+0x236>
				case MDIO_PORTC: CLEAR_BIT(GPIOC -> PORT, ARG_u8Pin); break;
    1410:	a3 e3       	ldi	r26, 0x33	; 51
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	e3 e3       	ldi	r30, 0x33	; 51
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	82 81       	ldd	r24, Z+2	; 0x02
    141a:	48 2f       	mov	r20, r24
    141c:	8b 81       	ldd	r24, Y+3	; 0x03
    141e:	28 2f       	mov	r18, r24
    1420:	30 e0       	ldi	r19, 0x00	; 0
    1422:	81 e0       	ldi	r24, 0x01	; 1
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	02 2e       	mov	r0, r18
    1428:	02 c0       	rjmp	.+4      	; 0x142e <MDIO_stderrSetPinValue+0x1e8>
    142a:	88 0f       	add	r24, r24
    142c:	99 1f       	adc	r25, r25
    142e:	0a 94       	dec	r0
    1430:	e2 f7       	brpl	.-8      	; 0x142a <MDIO_stderrSetPinValue+0x1e4>
    1432:	80 95       	com	r24
    1434:	84 23       	and	r24, r20
    1436:	12 96       	adiw	r26, 0x02	; 2
    1438:	8c 93       	st	X, r24
    143a:	12 97       	sbiw	r26, 0x02	; 2
    143c:	1f c0       	rjmp	.+62     	; 0x147c <MDIO_stderrSetPinValue+0x236>
				case MDIO_PORTD: CLEAR_BIT(GPIOD -> PORT, ARG_u8Pin); break;
    143e:	a0 e3       	ldi	r26, 0x30	; 48
    1440:	b0 e0       	ldi	r27, 0x00	; 0
    1442:	e0 e3       	ldi	r30, 0x30	; 48
    1444:	f0 e0       	ldi	r31, 0x00	; 0
    1446:	82 81       	ldd	r24, Z+2	; 0x02
    1448:	48 2f       	mov	r20, r24
    144a:	8b 81       	ldd	r24, Y+3	; 0x03
    144c:	28 2f       	mov	r18, r24
    144e:	30 e0       	ldi	r19, 0x00	; 0
    1450:	81 e0       	ldi	r24, 0x01	; 1
    1452:	90 e0       	ldi	r25, 0x00	; 0
    1454:	02 2e       	mov	r0, r18
    1456:	02 c0       	rjmp	.+4      	; 0x145c <MDIO_stderrSetPinValue+0x216>
    1458:	88 0f       	add	r24, r24
    145a:	99 1f       	adc	r25, r25
    145c:	0a 94       	dec	r0
    145e:	e2 f7       	brpl	.-8      	; 0x1458 <MDIO_stderrSetPinValue+0x212>
    1460:	80 95       	com	r24
    1462:	84 23       	and	r24, r20
    1464:	12 96       	adiw	r26, 0x02	; 2
    1466:	8c 93       	st	X, r24
    1468:	12 97       	sbiw	r26, 0x02	; 2
    146a:	08 c0       	rjmp	.+16     	; 0x147c <MDIO_stderrSetPinValue+0x236>
				default: L_stderrError = E_NOK; break; /* Report an Error */
    146c:	81 e0       	ldi	r24, 0x01	; 1
    146e:	89 83       	std	Y+1, r24	; 0x01
    1470:	05 c0       	rjmp	.+10     	; 0x147c <MDIO_stderrSetPinValue+0x236>
			}
		}
		else
		{
			/* Report an Error */
			L_stderrError = E_NOK;
    1472:	81 e0       	ldi	r24, 0x01	; 1
    1474:	89 83       	std	Y+1, r24	; 0x01
    1476:	02 c0       	rjmp	.+4      	; 0x147c <MDIO_stderrSetPinValue+0x236>
		}
	}
	else
	{
		/* Report an Error */
		L_stderrError = E_NOK;
    1478:	81 e0       	ldi	r24, 0x01	; 1
    147a:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
    147c:	89 81       	ldd	r24, Y+1	; 0x01
}
    147e:	28 96       	adiw	r28, 0x08	; 8
    1480:	0f b6       	in	r0, 0x3f	; 63
    1482:	f8 94       	cli
    1484:	de bf       	out	0x3e, r29	; 62
    1486:	0f be       	out	0x3f, r0	; 63
    1488:	cd bf       	out	0x3d, r28	; 61
    148a:	cf 91       	pop	r28
    148c:	df 91       	pop	r29
    148e:	08 95       	ret

00001490 <MDIO_stderrGetPinValue>:

STD_error_t MDIO_stderrGetPinValue(u8* ARG_u8pValue, u8 ARG_u8Port, u8 ARG_u8Pin)
{
    1490:	df 93       	push	r29
    1492:	cf 93       	push	r28
    1494:	cd b7       	in	r28, 0x3d	; 61
    1496:	de b7       	in	r29, 0x3e	; 62
    1498:	27 97       	sbiw	r28, 0x07	; 7
    149a:	0f b6       	in	r0, 0x3f	; 63
    149c:	f8 94       	cli
    149e:	de bf       	out	0x3e, r29	; 62
    14a0:	0f be       	out	0x3f, r0	; 63
    14a2:	cd bf       	out	0x3d, r28	; 61
    14a4:	9b 83       	std	Y+3, r25	; 0x03
    14a6:	8a 83       	std	Y+2, r24	; 0x02
    14a8:	6c 83       	std	Y+4, r22	; 0x04
    14aa:	4d 83       	std	Y+5, r20	; 0x05
	STD_error_t L_stderrError = E_OK;
    14ac:	19 82       	std	Y+1, r1	; 0x01
	if(NULL_POINTER==ARG_u8pValue)
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	9b 81       	ldd	r25, Y+3	; 0x03
    14b2:	00 97       	sbiw	r24, 0x00	; 0
    14b4:	19 f4       	brne	.+6      	; 0x14bc <MDIO_stderrGetPinValue+0x2c>
	{
		L_stderrError = E_NULL_POINTER;
    14b6:	82 e0       	ldi	r24, 0x02	; 2
    14b8:	89 83       	std	Y+1, r24	; 0x01
    14ba:	7a c0       	rjmp	.+244    	; 0x15b0 <MDIO_stderrGetPinValue+0x120>
	}
	else if((ARG_u8Pin>=MDIO_PIN0) && (ARG_u8Pin<=MDIO_PIN7))
    14bc:	8d 81       	ldd	r24, Y+5	; 0x05
    14be:	88 30       	cpi	r24, 0x08	; 8
    14c0:	08 f0       	brcs	.+2      	; 0x14c4 <MDIO_stderrGetPinValue+0x34>
    14c2:	74 c0       	rjmp	.+232    	; 0x15ac <MDIO_stderrGetPinValue+0x11c>
	{
		switch(ARG_u8Port)
    14c4:	8c 81       	ldd	r24, Y+4	; 0x04
    14c6:	28 2f       	mov	r18, r24
    14c8:	30 e0       	ldi	r19, 0x00	; 0
    14ca:	3f 83       	std	Y+7, r19	; 0x07
    14cc:	2e 83       	std	Y+6, r18	; 0x06
    14ce:	4e 81       	ldd	r20, Y+6	; 0x06
    14d0:	5f 81       	ldd	r21, Y+7	; 0x07
    14d2:	42 30       	cpi	r20, 0x02	; 2
    14d4:	51 05       	cpc	r21, r1
    14d6:	59 f1       	breq	.+86     	; 0x152e <MDIO_stderrGetPinValue+0x9e>
    14d8:	8e 81       	ldd	r24, Y+6	; 0x06
    14da:	9f 81       	ldd	r25, Y+7	; 0x07
    14dc:	83 30       	cpi	r24, 0x03	; 3
    14de:	91 05       	cpc	r25, r1
    14e0:	34 f4       	brge	.+12     	; 0x14ee <MDIO_stderrGetPinValue+0x5e>
    14e2:	2e 81       	ldd	r18, Y+6	; 0x06
    14e4:	3f 81       	ldd	r19, Y+7	; 0x07
    14e6:	21 30       	cpi	r18, 0x01	; 1
    14e8:	31 05       	cpc	r19, r1
    14ea:	69 f0       	breq	.+26     	; 0x1506 <MDIO_stderrGetPinValue+0x76>
    14ec:	5c c0       	rjmp	.+184    	; 0x15a6 <MDIO_stderrGetPinValue+0x116>
    14ee:	4e 81       	ldd	r20, Y+6	; 0x06
    14f0:	5f 81       	ldd	r21, Y+7	; 0x07
    14f2:	43 30       	cpi	r20, 0x03	; 3
    14f4:	51 05       	cpc	r21, r1
    14f6:	79 f1       	breq	.+94     	; 0x1556 <MDIO_stderrGetPinValue+0xc6>
    14f8:	8e 81       	ldd	r24, Y+6	; 0x06
    14fa:	9f 81       	ldd	r25, Y+7	; 0x07
    14fc:	84 30       	cpi	r24, 0x04	; 4
    14fe:	91 05       	cpc	r25, r1
    1500:	09 f4       	brne	.+2      	; 0x1504 <MDIO_stderrGetPinValue+0x74>
    1502:	3d c0       	rjmp	.+122    	; 0x157e <MDIO_stderrGetPinValue+0xee>
    1504:	50 c0       	rjmp	.+160    	; 0x15a6 <MDIO_stderrGetPinValue+0x116>
		{
			case MDIO_PORTA: *ARG_u8pValue = GET_BIT(GPIOA -> PIN, ARG_u8Pin); break;
    1506:	e9 e3       	ldi	r30, 0x39	; 57
    1508:	f0 e0       	ldi	r31, 0x00	; 0
    150a:	80 81       	ld	r24, Z
    150c:	28 2f       	mov	r18, r24
    150e:	30 e0       	ldi	r19, 0x00	; 0
    1510:	8d 81       	ldd	r24, Y+5	; 0x05
    1512:	88 2f       	mov	r24, r24
    1514:	90 e0       	ldi	r25, 0x00	; 0
    1516:	a9 01       	movw	r20, r18
    1518:	02 c0       	rjmp	.+4      	; 0x151e <MDIO_stderrGetPinValue+0x8e>
    151a:	55 95       	asr	r21
    151c:	47 95       	ror	r20
    151e:	8a 95       	dec	r24
    1520:	e2 f7       	brpl	.-8      	; 0x151a <MDIO_stderrGetPinValue+0x8a>
    1522:	ca 01       	movw	r24, r20
    1524:	81 70       	andi	r24, 0x01	; 1
    1526:	ea 81       	ldd	r30, Y+2	; 0x02
    1528:	fb 81       	ldd	r31, Y+3	; 0x03
    152a:	80 83       	st	Z, r24
    152c:	41 c0       	rjmp	.+130    	; 0x15b0 <MDIO_stderrGetPinValue+0x120>
			case MDIO_PORTB: *ARG_u8pValue = GET_BIT(GPIOB -> PIN, ARG_u8Pin); break;
    152e:	e6 e3       	ldi	r30, 0x36	; 54
    1530:	f0 e0       	ldi	r31, 0x00	; 0
    1532:	80 81       	ld	r24, Z
    1534:	28 2f       	mov	r18, r24
    1536:	30 e0       	ldi	r19, 0x00	; 0
    1538:	8d 81       	ldd	r24, Y+5	; 0x05
    153a:	88 2f       	mov	r24, r24
    153c:	90 e0       	ldi	r25, 0x00	; 0
    153e:	a9 01       	movw	r20, r18
    1540:	02 c0       	rjmp	.+4      	; 0x1546 <MDIO_stderrGetPinValue+0xb6>
    1542:	55 95       	asr	r21
    1544:	47 95       	ror	r20
    1546:	8a 95       	dec	r24
    1548:	e2 f7       	brpl	.-8      	; 0x1542 <MDIO_stderrGetPinValue+0xb2>
    154a:	ca 01       	movw	r24, r20
    154c:	81 70       	andi	r24, 0x01	; 1
    154e:	ea 81       	ldd	r30, Y+2	; 0x02
    1550:	fb 81       	ldd	r31, Y+3	; 0x03
    1552:	80 83       	st	Z, r24
    1554:	2d c0       	rjmp	.+90     	; 0x15b0 <MDIO_stderrGetPinValue+0x120>
			case MDIO_PORTC: *ARG_u8pValue = GET_BIT(GPIOC -> PIN, ARG_u8Pin); break;
    1556:	e3 e3       	ldi	r30, 0x33	; 51
    1558:	f0 e0       	ldi	r31, 0x00	; 0
    155a:	80 81       	ld	r24, Z
    155c:	28 2f       	mov	r18, r24
    155e:	30 e0       	ldi	r19, 0x00	; 0
    1560:	8d 81       	ldd	r24, Y+5	; 0x05
    1562:	88 2f       	mov	r24, r24
    1564:	90 e0       	ldi	r25, 0x00	; 0
    1566:	a9 01       	movw	r20, r18
    1568:	02 c0       	rjmp	.+4      	; 0x156e <MDIO_stderrGetPinValue+0xde>
    156a:	55 95       	asr	r21
    156c:	47 95       	ror	r20
    156e:	8a 95       	dec	r24
    1570:	e2 f7       	brpl	.-8      	; 0x156a <MDIO_stderrGetPinValue+0xda>
    1572:	ca 01       	movw	r24, r20
    1574:	81 70       	andi	r24, 0x01	; 1
    1576:	ea 81       	ldd	r30, Y+2	; 0x02
    1578:	fb 81       	ldd	r31, Y+3	; 0x03
    157a:	80 83       	st	Z, r24
    157c:	19 c0       	rjmp	.+50     	; 0x15b0 <MDIO_stderrGetPinValue+0x120>
			case MDIO_PORTD: *ARG_u8pValue = GET_BIT(GPIOD -> PIN, ARG_u8Pin); break;
    157e:	e0 e3       	ldi	r30, 0x30	; 48
    1580:	f0 e0       	ldi	r31, 0x00	; 0
    1582:	80 81       	ld	r24, Z
    1584:	28 2f       	mov	r18, r24
    1586:	30 e0       	ldi	r19, 0x00	; 0
    1588:	8d 81       	ldd	r24, Y+5	; 0x05
    158a:	88 2f       	mov	r24, r24
    158c:	90 e0       	ldi	r25, 0x00	; 0
    158e:	a9 01       	movw	r20, r18
    1590:	02 c0       	rjmp	.+4      	; 0x1596 <MDIO_stderrGetPinValue+0x106>
    1592:	55 95       	asr	r21
    1594:	47 95       	ror	r20
    1596:	8a 95       	dec	r24
    1598:	e2 f7       	brpl	.-8      	; 0x1592 <MDIO_stderrGetPinValue+0x102>
    159a:	ca 01       	movw	r24, r20
    159c:	81 70       	andi	r24, 0x01	; 1
    159e:	ea 81       	ldd	r30, Y+2	; 0x02
    15a0:	fb 81       	ldd	r31, Y+3	; 0x03
    15a2:	80 83       	st	Z, r24
    15a4:	05 c0       	rjmp	.+10     	; 0x15b0 <MDIO_stderrGetPinValue+0x120>
			default: L_stderrError = E_NOK; break; /* Report an Error */
    15a6:	81 e0       	ldi	r24, 0x01	; 1
    15a8:	89 83       	std	Y+1, r24	; 0x01
    15aa:	02 c0       	rjmp	.+4      	; 0x15b0 <MDIO_stderrGetPinValue+0x120>
		}
	}
	else
	{
		/* Report an Error */
		L_stderrError = E_NOK;
    15ac:	81 e0       	ldi	r24, 0x01	; 1
    15ae:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
    15b0:	89 81       	ldd	r24, Y+1	; 0x01
}
    15b2:	27 96       	adiw	r28, 0x07	; 7
    15b4:	0f b6       	in	r0, 0x3f	; 63
    15b6:	f8 94       	cli
    15b8:	de bf       	out	0x3e, r29	; 62
    15ba:	0f be       	out	0x3f, r0	; 63
    15bc:	cd bf       	out	0x3d, r28	; 61
    15be:	cf 91       	pop	r28
    15c0:	df 91       	pop	r29
    15c2:	08 95       	ret

000015c4 <MDIO_stderrTogglePinValue>:

STD_error_t MDIO_stderrTogglePinValue(u8 ARG_u8Port ,u8 ARG_u8Pin)
{
    15c4:	df 93       	push	r29
    15c6:	cf 93       	push	r28
    15c8:	00 d0       	rcall	.+0      	; 0x15ca <MDIO_stderrTogglePinValue+0x6>
    15ca:	00 d0       	rcall	.+0      	; 0x15cc <MDIO_stderrTogglePinValue+0x8>
    15cc:	0f 92       	push	r0
    15ce:	cd b7       	in	r28, 0x3d	; 61
    15d0:	de b7       	in	r29, 0x3e	; 62
    15d2:	8a 83       	std	Y+2, r24	; 0x02
    15d4:	6b 83       	std	Y+3, r22	; 0x03
	STD_error_t L_stderrError= E_OK;
    15d6:	19 82       	std	Y+1, r1	; 0x01
	if(ARG_u8Pin>= MDIO_PIN0 && ARG_u8Pin<= MDIO_PIN7)
    15d8:	8b 81       	ldd	r24, Y+3	; 0x03
    15da:	88 30       	cpi	r24, 0x08	; 8
    15dc:	08 f0       	brcs	.+2      	; 0x15e0 <MDIO_stderrTogglePinValue+0x1c>
    15de:	7c c0       	rjmp	.+248    	; 0x16d8 <MDIO_stderrTogglePinValue+0x114>
	{
		switch(ARG_u8Port)
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	28 2f       	mov	r18, r24
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	3d 83       	std	Y+5, r19	; 0x05
    15e8:	2c 83       	std	Y+4, r18	; 0x04
    15ea:	8c 81       	ldd	r24, Y+4	; 0x04
    15ec:	9d 81       	ldd	r25, Y+5	; 0x05
    15ee:	82 30       	cpi	r24, 0x02	; 2
    15f0:	91 05       	cpc	r25, r1
    15f2:	69 f1       	breq	.+90     	; 0x164e <MDIO_stderrTogglePinValue+0x8a>
    15f4:	2c 81       	ldd	r18, Y+4	; 0x04
    15f6:	3d 81       	ldd	r19, Y+5	; 0x05
    15f8:	23 30       	cpi	r18, 0x03	; 3
    15fa:	31 05       	cpc	r19, r1
    15fc:	34 f4       	brge	.+12     	; 0x160a <MDIO_stderrTogglePinValue+0x46>
    15fe:	8c 81       	ldd	r24, Y+4	; 0x04
    1600:	9d 81       	ldd	r25, Y+5	; 0x05
    1602:	81 30       	cpi	r24, 0x01	; 1
    1604:	91 05       	cpc	r25, r1
    1606:	69 f0       	breq	.+26     	; 0x1622 <MDIO_stderrTogglePinValue+0x5e>
    1608:	64 c0       	rjmp	.+200    	; 0x16d2 <MDIO_stderrTogglePinValue+0x10e>
    160a:	2c 81       	ldd	r18, Y+4	; 0x04
    160c:	3d 81       	ldd	r19, Y+5	; 0x05
    160e:	23 30       	cpi	r18, 0x03	; 3
    1610:	31 05       	cpc	r19, r1
    1612:	99 f1       	breq	.+102    	; 0x167a <MDIO_stderrTogglePinValue+0xb6>
    1614:	8c 81       	ldd	r24, Y+4	; 0x04
    1616:	9d 81       	ldd	r25, Y+5	; 0x05
    1618:	84 30       	cpi	r24, 0x04	; 4
    161a:	91 05       	cpc	r25, r1
    161c:	09 f4       	brne	.+2      	; 0x1620 <MDIO_stderrTogglePinValue+0x5c>
    161e:	43 c0       	rjmp	.+134    	; 0x16a6 <MDIO_stderrTogglePinValue+0xe2>
    1620:	58 c0       	rjmp	.+176    	; 0x16d2 <MDIO_stderrTogglePinValue+0x10e>
		{
			case MDIO_PORTA: TOGGLE_BIT(GPIOA->PORT ,ARG_u8Pin) ; break;
    1622:	a9 e3       	ldi	r26, 0x39	; 57
    1624:	b0 e0       	ldi	r27, 0x00	; 0
    1626:	e9 e3       	ldi	r30, 0x39	; 57
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	82 81       	ldd	r24, Z+2	; 0x02
    162c:	48 2f       	mov	r20, r24
    162e:	8b 81       	ldd	r24, Y+3	; 0x03
    1630:	28 2f       	mov	r18, r24
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	02 2e       	mov	r0, r18
    163a:	02 c0       	rjmp	.+4      	; 0x1640 <MDIO_stderrTogglePinValue+0x7c>
    163c:	88 0f       	add	r24, r24
    163e:	99 1f       	adc	r25, r25
    1640:	0a 94       	dec	r0
    1642:	e2 f7       	brpl	.-8      	; 0x163c <MDIO_stderrTogglePinValue+0x78>
    1644:	84 27       	eor	r24, r20
    1646:	12 96       	adiw	r26, 0x02	; 2
    1648:	8c 93       	st	X, r24
    164a:	12 97       	sbiw	r26, 0x02	; 2
    164c:	47 c0       	rjmp	.+142    	; 0x16dc <MDIO_stderrTogglePinValue+0x118>
			case MDIO_PORTB: TOGGLE_BIT(GPIOB->PORT ,ARG_u8Pin) ; break;
    164e:	a6 e3       	ldi	r26, 0x36	; 54
    1650:	b0 e0       	ldi	r27, 0x00	; 0
    1652:	e6 e3       	ldi	r30, 0x36	; 54
    1654:	f0 e0       	ldi	r31, 0x00	; 0
    1656:	82 81       	ldd	r24, Z+2	; 0x02
    1658:	48 2f       	mov	r20, r24
    165a:	8b 81       	ldd	r24, Y+3	; 0x03
    165c:	28 2f       	mov	r18, r24
    165e:	30 e0       	ldi	r19, 0x00	; 0
    1660:	81 e0       	ldi	r24, 0x01	; 1
    1662:	90 e0       	ldi	r25, 0x00	; 0
    1664:	02 2e       	mov	r0, r18
    1666:	02 c0       	rjmp	.+4      	; 0x166c <MDIO_stderrTogglePinValue+0xa8>
    1668:	88 0f       	add	r24, r24
    166a:	99 1f       	adc	r25, r25
    166c:	0a 94       	dec	r0
    166e:	e2 f7       	brpl	.-8      	; 0x1668 <MDIO_stderrTogglePinValue+0xa4>
    1670:	84 27       	eor	r24, r20
    1672:	12 96       	adiw	r26, 0x02	; 2
    1674:	8c 93       	st	X, r24
    1676:	12 97       	sbiw	r26, 0x02	; 2
    1678:	31 c0       	rjmp	.+98     	; 0x16dc <MDIO_stderrTogglePinValue+0x118>
			case MDIO_PORTC: TOGGLE_BIT(GPIOC->PORT ,ARG_u8Pin) ; break;
    167a:	a3 e3       	ldi	r26, 0x33	; 51
    167c:	b0 e0       	ldi	r27, 0x00	; 0
    167e:	e3 e3       	ldi	r30, 0x33	; 51
    1680:	f0 e0       	ldi	r31, 0x00	; 0
    1682:	82 81       	ldd	r24, Z+2	; 0x02
    1684:	48 2f       	mov	r20, r24
    1686:	8b 81       	ldd	r24, Y+3	; 0x03
    1688:	28 2f       	mov	r18, r24
    168a:	30 e0       	ldi	r19, 0x00	; 0
    168c:	81 e0       	ldi	r24, 0x01	; 1
    168e:	90 e0       	ldi	r25, 0x00	; 0
    1690:	02 2e       	mov	r0, r18
    1692:	02 c0       	rjmp	.+4      	; 0x1698 <MDIO_stderrTogglePinValue+0xd4>
    1694:	88 0f       	add	r24, r24
    1696:	99 1f       	adc	r25, r25
    1698:	0a 94       	dec	r0
    169a:	e2 f7       	brpl	.-8      	; 0x1694 <MDIO_stderrTogglePinValue+0xd0>
    169c:	84 27       	eor	r24, r20
    169e:	12 96       	adiw	r26, 0x02	; 2
    16a0:	8c 93       	st	X, r24
    16a2:	12 97       	sbiw	r26, 0x02	; 2
    16a4:	1b c0       	rjmp	.+54     	; 0x16dc <MDIO_stderrTogglePinValue+0x118>
			case MDIO_PORTD: TOGGLE_BIT(GPIOD->PORT ,ARG_u8Pin) ; break;
    16a6:	a0 e3       	ldi	r26, 0x30	; 48
    16a8:	b0 e0       	ldi	r27, 0x00	; 0
    16aa:	e0 e3       	ldi	r30, 0x30	; 48
    16ac:	f0 e0       	ldi	r31, 0x00	; 0
    16ae:	82 81       	ldd	r24, Z+2	; 0x02
    16b0:	48 2f       	mov	r20, r24
    16b2:	8b 81       	ldd	r24, Y+3	; 0x03
    16b4:	28 2f       	mov	r18, r24
    16b6:	30 e0       	ldi	r19, 0x00	; 0
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	90 e0       	ldi	r25, 0x00	; 0
    16bc:	02 2e       	mov	r0, r18
    16be:	02 c0       	rjmp	.+4      	; 0x16c4 <MDIO_stderrTogglePinValue+0x100>
    16c0:	88 0f       	add	r24, r24
    16c2:	99 1f       	adc	r25, r25
    16c4:	0a 94       	dec	r0
    16c6:	e2 f7       	brpl	.-8      	; 0x16c0 <MDIO_stderrTogglePinValue+0xfc>
    16c8:	84 27       	eor	r24, r20
    16ca:	12 96       	adiw	r26, 0x02	; 2
    16cc:	8c 93       	st	X, r24
    16ce:	12 97       	sbiw	r26, 0x02	; 2
    16d0:	05 c0       	rjmp	.+10     	; 0x16dc <MDIO_stderrTogglePinValue+0x118>
			default: L_stderrError = E_NOK; break; /* report an error*/
    16d2:	81 e0       	ldi	r24, 0x01	; 1
    16d4:	89 83       	std	Y+1, r24	; 0x01
    16d6:	02 c0       	rjmp	.+4      	; 0x16dc <MDIO_stderrTogglePinValue+0x118>
		}	
	}
	else{
		/* Report an Error */
		L_stderrError=E_NULL_POINTER;
    16d8:	82 e0       	ldi	r24, 0x02	; 2
    16da:	89 83       	std	Y+1, r24	; 0x01
	}
	return L_stderrError;
    16dc:	89 81       	ldd	r24, Y+1	; 0x01
}
    16de:	0f 90       	pop	r0
    16e0:	0f 90       	pop	r0
    16e2:	0f 90       	pop	r0
    16e4:	0f 90       	pop	r0
    16e6:	0f 90       	pop	r0
    16e8:	cf 91       	pop	r28
    16ea:	df 91       	pop	r29
    16ec:	08 95       	ret

000016ee <main>:

void LCD_init(void);
void LCD_sendCmd(u8 ARG_u8Cmd);
void LCD_sendData(u8 ARG_u8Data);

int main(void){
    16ee:	df 93       	push	r29
    16f0:	cf 93       	push	r28
    16f2:	cd b7       	in	r28, 0x3d	; 61
    16f4:	de b7       	in	r29, 0x3e	; 62
    16f6:	6b 97       	sbiw	r28, 0x1b	; 27
    16f8:	0f b6       	in	r0, 0x3f	; 63
    16fa:	f8 94       	cli
    16fc:	de bf       	out	0x3e, r29	; 62
    16fe:	0f be       	out	0x3f, r0	; 63
    1700:	cd bf       	out	0x3d, r28	; 61
	// Initialization  (Run Once)

	int i=0;
    1702:	1a 82       	std	Y+2, r1	; 0x02
    1704:	19 82       	std	Y+1, r1	; 0x01
	char arr [20]= "7ADEDA *_*";
    1706:	ce 01       	movw	r24, r28
    1708:	03 96       	adiw	r24, 0x03	; 3
    170a:	98 8f       	std	Y+24, r25	; 0x18
    170c:	8f 8b       	std	Y+23, r24	; 0x17
    170e:	a0 e6       	ldi	r26, 0x60	; 96
    1710:	b0 e0       	ldi	r27, 0x00	; 0
    1712:	ba 8f       	std	Y+26, r27	; 0x1a
    1714:	a9 8f       	std	Y+25, r26	; 0x19
    1716:	bb e0       	ldi	r27, 0x0B	; 11
    1718:	bb 8f       	std	Y+27, r27	; 0x1b
    171a:	e9 8d       	ldd	r30, Y+25	; 0x19
    171c:	fa 8d       	ldd	r31, Y+26	; 0x1a
    171e:	00 80       	ld	r0, Z
    1720:	89 8d       	ldd	r24, Y+25	; 0x19
    1722:	9a 8d       	ldd	r25, Y+26	; 0x1a
    1724:	01 96       	adiw	r24, 0x01	; 1
    1726:	9a 8f       	std	Y+26, r25	; 0x1a
    1728:	89 8f       	std	Y+25, r24	; 0x19
    172a:	af 89       	ldd	r26, Y+23	; 0x17
    172c:	b8 8d       	ldd	r27, Y+24	; 0x18
    172e:	0c 92       	st	X, r0
    1730:	ef 89       	ldd	r30, Y+23	; 0x17
    1732:	f8 8d       	ldd	r31, Y+24	; 0x18
    1734:	31 96       	adiw	r30, 0x01	; 1
    1736:	f8 8f       	std	Y+24, r31	; 0x18
    1738:	ef 8b       	std	Y+23, r30	; 0x17
    173a:	fb 8d       	ldd	r31, Y+27	; 0x1b
    173c:	f1 50       	subi	r31, 0x01	; 1
    173e:	fb 8f       	std	Y+27, r31	; 0x1b
    1740:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1742:	88 23       	and	r24, r24
    1744:	51 f7       	brne	.-44     	; 0x171a <main+0x2c>
    1746:	89 e0       	ldi	r24, 0x09	; 9
    1748:	fe 01       	movw	r30, r28
    174a:	3e 96       	adiw	r30, 0x0e	; 14
    174c:	df 01       	movw	r26, r30
    174e:	98 2f       	mov	r25, r24
    1750:	1d 92       	st	X+, r1
    1752:	9a 95       	dec	r25
    1754:	e9 f7       	brne	.-6      	; 0x1750 <main+0x62>

	LCD_init();
    1756:	0e 94 c7 0b 	call	0x178e	; 0x178e <LCD_init>

	do{
		LCD_sendData(arr[i]);
    175a:	29 81       	ldd	r18, Y+1	; 0x01
    175c:	3a 81       	ldd	r19, Y+2	; 0x02
    175e:	ce 01       	movw	r24, r28
    1760:	03 96       	adiw	r24, 0x03	; 3
    1762:	fc 01       	movw	r30, r24
    1764:	e2 0f       	add	r30, r18
    1766:	f3 1f       	adc	r31, r19
    1768:	80 81       	ld	r24, Z
    176a:	0e 94 36 10 	call	0x206c	; 0x206c <LCD_sendData>
		i++;
    176e:	89 81       	ldd	r24, Y+1	; 0x01
    1770:	9a 81       	ldd	r25, Y+2	; 0x02
    1772:	01 96       	adiw	r24, 0x01	; 1
    1774:	9a 83       	std	Y+2, r25	; 0x02
    1776:	89 83       	std	Y+1, r24	; 0x01
	}while(arr[i]!='\0');
    1778:	29 81       	ldd	r18, Y+1	; 0x01
    177a:	3a 81       	ldd	r19, Y+2	; 0x02
    177c:	ce 01       	movw	r24, r28
    177e:	03 96       	adiw	r24, 0x03	; 3
    1780:	fc 01       	movw	r30, r24
    1782:	e2 0f       	add	r30, r18
    1784:	f3 1f       	adc	r31, r19
    1786:	80 81       	ld	r24, Z
    1788:	88 23       	and	r24, r24
    178a:	39 f7       	brne	.-50     	; 0x175a <main+0x6c>
    178c:	ff cf       	rjmp	.-2      	; 0x178c <main+0x9e>

0000178e <LCD_init>:

	}
	return 0;
}

void LCD_init(void){
    178e:	0f 93       	push	r16
    1790:	1f 93       	push	r17
    1792:	df 93       	push	r29
    1794:	cf 93       	push	r28
    1796:	cd b7       	in	r28, 0x3d	; 61
    1798:	de b7       	in	r29, 0x3e	; 62
    179a:	ce 56       	subi	r28, 0x6E	; 110
    179c:	d0 40       	sbci	r29, 0x00	; 0
    179e:	0f b6       	in	r0, 0x3f	; 63
    17a0:	f8 94       	cli
    17a2:	de bf       	out	0x3e, r29	; 62
    17a4:	0f be       	out	0x3f, r0	; 63
    17a6:	cd bf       	out	0x3d, r28	; 61

	MDIO_stderrSetPortDirection(LCD_DATA_PORT,0xFF);
    17a8:	81 e0       	ldi	r24, 0x01	; 1
    17aa:	6f ef       	ldi	r22, 0xFF	; 255
    17ac:	0e 94 47 06 	call	0xc8e	; 0xc8e <MDIO_stderrSetPortDirection>
	MDIO_stderrSetPinDirection(LCD_CTRL_PORT, LCD_RS_PIN ,MDIO_OUTPUT);
    17b0:	82 e0       	ldi	r24, 0x02	; 2
    17b2:	60 e0       	ldi	r22, 0x00	; 0
    17b4:	41 e0       	ldi	r20, 0x01	; 1
    17b6:	0e 94 2c 07 	call	0xe58	; 0xe58 <MDIO_stderrSetPinDirection>
	MDIO_stderrSetPinDirection(LCD_CTRL_PORT, LCD_RW_PIN ,MDIO_OUTPUT);
    17ba:	82 e0       	ldi	r24, 0x02	; 2
    17bc:	61 e0       	ldi	r22, 0x01	; 1
    17be:	41 e0       	ldi	r20, 0x01	; 1
    17c0:	0e 94 2c 07 	call	0xe58	; 0xe58 <MDIO_stderrSetPinDirection>
	MDIO_stderrSetPinDirection(LCD_CTRL_PORT, LCD_EN_PIN ,MDIO_OUTPUT);
    17c4:	82 e0       	ldi	r24, 0x02	; 2
    17c6:	62 e0       	ldi	r22, 0x02	; 2
    17c8:	41 e0       	ldi	r20, 0x01	; 1
    17ca:	0e 94 2c 07 	call	0xe58	; 0xe58 <MDIO_stderrSetPinDirection>

	LCD_sendCmd(0x3c);
    17ce:	8c e3       	ldi	r24, 0x3C	; 60
    17d0:	0e 94 25 11 	call	0x224a	; 0x224a <LCD_sendCmd>
    17d4:	fe 01       	movw	r30, r28
    17d6:	e5 59       	subi	r30, 0x95	; 149
    17d8:	ff 4f       	sbci	r31, 0xFF	; 255
    17da:	80 e0       	ldi	r24, 0x00	; 0
    17dc:	90 e0       	ldi	r25, 0x00	; 0
    17de:	a8 e4       	ldi	r26, 0x48	; 72
    17e0:	b2 e4       	ldi	r27, 0x42	; 66
    17e2:	80 83       	st	Z, r24
    17e4:	91 83       	std	Z+1, r25	; 0x01
    17e6:	a2 83       	std	Z+2, r26	; 0x02
    17e8:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    17ea:	8e 01       	movw	r16, r28
    17ec:	09 59       	subi	r16, 0x99	; 153
    17ee:	1f 4f       	sbci	r17, 0xFF	; 255
    17f0:	fe 01       	movw	r30, r28
    17f2:	e5 59       	subi	r30, 0x95	; 149
    17f4:	ff 4f       	sbci	r31, 0xFF	; 255
    17f6:	60 81       	ld	r22, Z
    17f8:	71 81       	ldd	r23, Z+1	; 0x01
    17fa:	82 81       	ldd	r24, Z+2	; 0x02
    17fc:	93 81       	ldd	r25, Z+3	; 0x03
    17fe:	2b ea       	ldi	r18, 0xAB	; 171
    1800:	3a ea       	ldi	r19, 0xAA	; 170
    1802:	4a e2       	ldi	r20, 0x2A	; 42
    1804:	50 e4       	ldi	r21, 0x40	; 64
    1806:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    180a:	dc 01       	movw	r26, r24
    180c:	cb 01       	movw	r24, r22
    180e:	f8 01       	movw	r30, r16
    1810:	80 83       	st	Z, r24
    1812:	91 83       	std	Z+1, r25	; 0x01
    1814:	a2 83       	std	Z+2, r26	; 0x02
    1816:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1818:	fe 01       	movw	r30, r28
    181a:	e9 59       	subi	r30, 0x99	; 153
    181c:	ff 4f       	sbci	r31, 0xFF	; 255
    181e:	60 81       	ld	r22, Z
    1820:	71 81       	ldd	r23, Z+1	; 0x01
    1822:	82 81       	ldd	r24, Z+2	; 0x02
    1824:	93 81       	ldd	r25, Z+3	; 0x03
    1826:	20 e0       	ldi	r18, 0x00	; 0
    1828:	30 e0       	ldi	r19, 0x00	; 0
    182a:	40 e8       	ldi	r20, 0x80	; 128
    182c:	5f e3       	ldi	r21, 0x3F	; 63
    182e:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1832:	88 23       	and	r24, r24
    1834:	34 f4       	brge	.+12     	; 0x1842 <LCD_init+0xb4>
		__ticks = 1;
    1836:	fe 01       	movw	r30, r28
    1838:	ea 59       	subi	r30, 0x9A	; 154
    183a:	ff 4f       	sbci	r31, 0xFF	; 255
    183c:	81 e0       	ldi	r24, 0x01	; 1
    183e:	80 83       	st	Z, r24
    1840:	e0 c0       	rjmp	.+448    	; 0x1a02 <LCD_init+0x274>
	else if (__tmp > 255)
    1842:	fe 01       	movw	r30, r28
    1844:	e9 59       	subi	r30, 0x99	; 153
    1846:	ff 4f       	sbci	r31, 0xFF	; 255
    1848:	60 81       	ld	r22, Z
    184a:	71 81       	ldd	r23, Z+1	; 0x01
    184c:	82 81       	ldd	r24, Z+2	; 0x02
    184e:	93 81       	ldd	r25, Z+3	; 0x03
    1850:	20 e0       	ldi	r18, 0x00	; 0
    1852:	30 e0       	ldi	r19, 0x00	; 0
    1854:	4f e7       	ldi	r20, 0x7F	; 127
    1856:	53 e4       	ldi	r21, 0x43	; 67
    1858:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    185c:	18 16       	cp	r1, r24
    185e:	0c f0       	brlt	.+2      	; 0x1862 <LCD_init+0xd4>
    1860:	c0 c0       	rjmp	.+384    	; 0x19e2 <LCD_init+0x254>
	{
		_delay_ms(__us / 1000.0);
    1862:	fe 01       	movw	r30, r28
    1864:	e5 59       	subi	r30, 0x95	; 149
    1866:	ff 4f       	sbci	r31, 0xFF	; 255
    1868:	60 81       	ld	r22, Z
    186a:	71 81       	ldd	r23, Z+1	; 0x01
    186c:	82 81       	ldd	r24, Z+2	; 0x02
    186e:	93 81       	ldd	r25, Z+3	; 0x03
    1870:	20 e0       	ldi	r18, 0x00	; 0
    1872:	30 e0       	ldi	r19, 0x00	; 0
    1874:	4a e7       	ldi	r20, 0x7A	; 122
    1876:	54 e4       	ldi	r21, 0x44	; 68
    1878:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    187c:	dc 01       	movw	r26, r24
    187e:	cb 01       	movw	r24, r22
    1880:	fe 01       	movw	r30, r28
    1882:	ee 59       	subi	r30, 0x9E	; 158
    1884:	ff 4f       	sbci	r31, 0xFF	; 255
    1886:	80 83       	st	Z, r24
    1888:	91 83       	std	Z+1, r25	; 0x01
    188a:	a2 83       	std	Z+2, r26	; 0x02
    188c:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    188e:	8e 01       	movw	r16, r28
    1890:	02 5a       	subi	r16, 0xA2	; 162
    1892:	1f 4f       	sbci	r17, 0xFF	; 255
    1894:	fe 01       	movw	r30, r28
    1896:	ee 59       	subi	r30, 0x9E	; 158
    1898:	ff 4f       	sbci	r31, 0xFF	; 255
    189a:	60 81       	ld	r22, Z
    189c:	71 81       	ldd	r23, Z+1	; 0x01
    189e:	82 81       	ldd	r24, Z+2	; 0x02
    18a0:	93 81       	ldd	r25, Z+3	; 0x03
    18a2:	20 e0       	ldi	r18, 0x00	; 0
    18a4:	30 e0       	ldi	r19, 0x00	; 0
    18a6:	4a ef       	ldi	r20, 0xFA	; 250
    18a8:	54 e4       	ldi	r21, 0x44	; 68
    18aa:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    18ae:	dc 01       	movw	r26, r24
    18b0:	cb 01       	movw	r24, r22
    18b2:	f8 01       	movw	r30, r16
    18b4:	80 83       	st	Z, r24
    18b6:	91 83       	std	Z+1, r25	; 0x01
    18b8:	a2 83       	std	Z+2, r26	; 0x02
    18ba:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    18bc:	fe 01       	movw	r30, r28
    18be:	e2 5a       	subi	r30, 0xA2	; 162
    18c0:	ff 4f       	sbci	r31, 0xFF	; 255
    18c2:	60 81       	ld	r22, Z
    18c4:	71 81       	ldd	r23, Z+1	; 0x01
    18c6:	82 81       	ldd	r24, Z+2	; 0x02
    18c8:	93 81       	ldd	r25, Z+3	; 0x03
    18ca:	20 e0       	ldi	r18, 0x00	; 0
    18cc:	30 e0       	ldi	r19, 0x00	; 0
    18ce:	40 e8       	ldi	r20, 0x80	; 128
    18d0:	5f e3       	ldi	r21, 0x3F	; 63
    18d2:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    18d6:	88 23       	and	r24, r24
    18d8:	44 f4       	brge	.+16     	; 0x18ea <LCD_init+0x15c>
		__ticks = 1;
    18da:	fe 01       	movw	r30, r28
    18dc:	e4 5a       	subi	r30, 0xA4	; 164
    18de:	ff 4f       	sbci	r31, 0xFF	; 255
    18e0:	81 e0       	ldi	r24, 0x01	; 1
    18e2:	90 e0       	ldi	r25, 0x00	; 0
    18e4:	91 83       	std	Z+1, r25	; 0x01
    18e6:	80 83       	st	Z, r24
    18e8:	64 c0       	rjmp	.+200    	; 0x19b2 <LCD_init+0x224>
	else if (__tmp > 65535)
    18ea:	fe 01       	movw	r30, r28
    18ec:	e2 5a       	subi	r30, 0xA2	; 162
    18ee:	ff 4f       	sbci	r31, 0xFF	; 255
    18f0:	60 81       	ld	r22, Z
    18f2:	71 81       	ldd	r23, Z+1	; 0x01
    18f4:	82 81       	ldd	r24, Z+2	; 0x02
    18f6:	93 81       	ldd	r25, Z+3	; 0x03
    18f8:	20 e0       	ldi	r18, 0x00	; 0
    18fa:	3f ef       	ldi	r19, 0xFF	; 255
    18fc:	4f e7       	ldi	r20, 0x7F	; 127
    18fe:	57 e4       	ldi	r21, 0x47	; 71
    1900:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1904:	18 16       	cp	r1, r24
    1906:	0c f0       	brlt	.+2      	; 0x190a <LCD_init+0x17c>
    1908:	43 c0       	rjmp	.+134    	; 0x1990 <LCD_init+0x202>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    190a:	fe 01       	movw	r30, r28
    190c:	ee 59       	subi	r30, 0x9E	; 158
    190e:	ff 4f       	sbci	r31, 0xFF	; 255
    1910:	60 81       	ld	r22, Z
    1912:	71 81       	ldd	r23, Z+1	; 0x01
    1914:	82 81       	ldd	r24, Z+2	; 0x02
    1916:	93 81       	ldd	r25, Z+3	; 0x03
    1918:	20 e0       	ldi	r18, 0x00	; 0
    191a:	30 e0       	ldi	r19, 0x00	; 0
    191c:	40 e2       	ldi	r20, 0x20	; 32
    191e:	51 e4       	ldi	r21, 0x41	; 65
    1920:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1924:	dc 01       	movw	r26, r24
    1926:	cb 01       	movw	r24, r22
    1928:	8e 01       	movw	r16, r28
    192a:	04 5a       	subi	r16, 0xA4	; 164
    192c:	1f 4f       	sbci	r17, 0xFF	; 255
    192e:	bc 01       	movw	r22, r24
    1930:	cd 01       	movw	r24, r26
    1932:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1936:	dc 01       	movw	r26, r24
    1938:	cb 01       	movw	r24, r22
    193a:	f8 01       	movw	r30, r16
    193c:	91 83       	std	Z+1, r25	; 0x01
    193e:	80 83       	st	Z, r24
    1940:	1f c0       	rjmp	.+62     	; 0x1980 <LCD_init+0x1f2>
    1942:	fe 01       	movw	r30, r28
    1944:	e6 5a       	subi	r30, 0xA6	; 166
    1946:	ff 4f       	sbci	r31, 0xFF	; 255
    1948:	88 ec       	ldi	r24, 0xC8	; 200
    194a:	90 e0       	ldi	r25, 0x00	; 0
    194c:	91 83       	std	Z+1, r25	; 0x01
    194e:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1950:	fe 01       	movw	r30, r28
    1952:	e6 5a       	subi	r30, 0xA6	; 166
    1954:	ff 4f       	sbci	r31, 0xFF	; 255
    1956:	80 81       	ld	r24, Z
    1958:	91 81       	ldd	r25, Z+1	; 0x01
    195a:	01 97       	sbiw	r24, 0x01	; 1
    195c:	f1 f7       	brne	.-4      	; 0x195a <LCD_init+0x1cc>
    195e:	fe 01       	movw	r30, r28
    1960:	e6 5a       	subi	r30, 0xA6	; 166
    1962:	ff 4f       	sbci	r31, 0xFF	; 255
    1964:	91 83       	std	Z+1, r25	; 0x01
    1966:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1968:	de 01       	movw	r26, r28
    196a:	a4 5a       	subi	r26, 0xA4	; 164
    196c:	bf 4f       	sbci	r27, 0xFF	; 255
    196e:	fe 01       	movw	r30, r28
    1970:	e4 5a       	subi	r30, 0xA4	; 164
    1972:	ff 4f       	sbci	r31, 0xFF	; 255
    1974:	80 81       	ld	r24, Z
    1976:	91 81       	ldd	r25, Z+1	; 0x01
    1978:	01 97       	sbiw	r24, 0x01	; 1
    197a:	11 96       	adiw	r26, 0x01	; 1
    197c:	9c 93       	st	X, r25
    197e:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1980:	fe 01       	movw	r30, r28
    1982:	e4 5a       	subi	r30, 0xA4	; 164
    1984:	ff 4f       	sbci	r31, 0xFF	; 255
    1986:	80 81       	ld	r24, Z
    1988:	91 81       	ldd	r25, Z+1	; 0x01
    198a:	00 97       	sbiw	r24, 0x00	; 0
    198c:	d1 f6       	brne	.-76     	; 0x1942 <LCD_init+0x1b4>
    198e:	4b c0       	rjmp	.+150    	; 0x1a26 <LCD_init+0x298>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1990:	8e 01       	movw	r16, r28
    1992:	04 5a       	subi	r16, 0xA4	; 164
    1994:	1f 4f       	sbci	r17, 0xFF	; 255
    1996:	fe 01       	movw	r30, r28
    1998:	e2 5a       	subi	r30, 0xA2	; 162
    199a:	ff 4f       	sbci	r31, 0xFF	; 255
    199c:	60 81       	ld	r22, Z
    199e:	71 81       	ldd	r23, Z+1	; 0x01
    19a0:	82 81       	ldd	r24, Z+2	; 0x02
    19a2:	93 81       	ldd	r25, Z+3	; 0x03
    19a4:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19a8:	dc 01       	movw	r26, r24
    19aa:	cb 01       	movw	r24, r22
    19ac:	f8 01       	movw	r30, r16
    19ae:	91 83       	std	Z+1, r25	; 0x01
    19b0:	80 83       	st	Z, r24
    19b2:	de 01       	movw	r26, r28
    19b4:	a8 5a       	subi	r26, 0xA8	; 168
    19b6:	bf 4f       	sbci	r27, 0xFF	; 255
    19b8:	fe 01       	movw	r30, r28
    19ba:	e4 5a       	subi	r30, 0xA4	; 164
    19bc:	ff 4f       	sbci	r31, 0xFF	; 255
    19be:	80 81       	ld	r24, Z
    19c0:	91 81       	ldd	r25, Z+1	; 0x01
    19c2:	11 96       	adiw	r26, 0x01	; 1
    19c4:	9c 93       	st	X, r25
    19c6:	8e 93       	st	-X, r24
    19c8:	fe 01       	movw	r30, r28
    19ca:	e8 5a       	subi	r30, 0xA8	; 168
    19cc:	ff 4f       	sbci	r31, 0xFF	; 255
    19ce:	80 81       	ld	r24, Z
    19d0:	91 81       	ldd	r25, Z+1	; 0x01
    19d2:	01 97       	sbiw	r24, 0x01	; 1
    19d4:	f1 f7       	brne	.-4      	; 0x19d2 <LCD_init+0x244>
    19d6:	fe 01       	movw	r30, r28
    19d8:	e8 5a       	subi	r30, 0xA8	; 168
    19da:	ff 4f       	sbci	r31, 0xFF	; 255
    19dc:	91 83       	std	Z+1, r25	; 0x01
    19de:	80 83       	st	Z, r24
    19e0:	22 c0       	rjmp	.+68     	; 0x1a26 <LCD_init+0x298>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    19e2:	8e 01       	movw	r16, r28
    19e4:	0a 59       	subi	r16, 0x9A	; 154
    19e6:	1f 4f       	sbci	r17, 0xFF	; 255
    19e8:	fe 01       	movw	r30, r28
    19ea:	e9 59       	subi	r30, 0x99	; 153
    19ec:	ff 4f       	sbci	r31, 0xFF	; 255
    19ee:	60 81       	ld	r22, Z
    19f0:	71 81       	ldd	r23, Z+1	; 0x01
    19f2:	82 81       	ldd	r24, Z+2	; 0x02
    19f4:	93 81       	ldd	r25, Z+3	; 0x03
    19f6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    19fa:	dc 01       	movw	r26, r24
    19fc:	cb 01       	movw	r24, r22
    19fe:	f8 01       	movw	r30, r16
    1a00:	80 83       	st	Z, r24
    1a02:	de 01       	movw	r26, r28
    1a04:	a9 5a       	subi	r26, 0xA9	; 169
    1a06:	bf 4f       	sbci	r27, 0xFF	; 255
    1a08:	fe 01       	movw	r30, r28
    1a0a:	ea 59       	subi	r30, 0x9A	; 154
    1a0c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a0e:	80 81       	ld	r24, Z
    1a10:	8c 93       	st	X, r24
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1a12:	fe 01       	movw	r30, r28
    1a14:	e9 5a       	subi	r30, 0xA9	; 169
    1a16:	ff 4f       	sbci	r31, 0xFF	; 255
    1a18:	80 81       	ld	r24, Z
    1a1a:	8a 95       	dec	r24
    1a1c:	f1 f7       	brne	.-4      	; 0x1a1a <LCD_init+0x28c>
    1a1e:	fe 01       	movw	r30, r28
    1a20:	e9 5a       	subi	r30, 0xA9	; 169
    1a22:	ff 4f       	sbci	r31, 0xFF	; 255
    1a24:	80 83       	st	Z, r24
	_delay_us(50);
	LCD_sendCmd(0x06);
    1a26:	86 e0       	ldi	r24, 0x06	; 6
    1a28:	0e 94 25 11 	call	0x224a	; 0x224a <LCD_sendCmd>
    1a2c:	fe 01       	movw	r30, r28
    1a2e:	ed 5a       	subi	r30, 0xAD	; 173
    1a30:	ff 4f       	sbci	r31, 0xFF	; 255
    1a32:	80 e0       	ldi	r24, 0x00	; 0
    1a34:	90 e0       	ldi	r25, 0x00	; 0
    1a36:	a8 e4       	ldi	r26, 0x48	; 72
    1a38:	b2 e4       	ldi	r27, 0x42	; 66
    1a3a:	80 83       	st	Z, r24
    1a3c:	91 83       	std	Z+1, r25	; 0x01
    1a3e:	a2 83       	std	Z+2, r26	; 0x02
    1a40:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1a42:	8e 01       	movw	r16, r28
    1a44:	01 5b       	subi	r16, 0xB1	; 177
    1a46:	1f 4f       	sbci	r17, 0xFF	; 255
    1a48:	fe 01       	movw	r30, r28
    1a4a:	ed 5a       	subi	r30, 0xAD	; 173
    1a4c:	ff 4f       	sbci	r31, 0xFF	; 255
    1a4e:	60 81       	ld	r22, Z
    1a50:	71 81       	ldd	r23, Z+1	; 0x01
    1a52:	82 81       	ldd	r24, Z+2	; 0x02
    1a54:	93 81       	ldd	r25, Z+3	; 0x03
    1a56:	2b ea       	ldi	r18, 0xAB	; 171
    1a58:	3a ea       	ldi	r19, 0xAA	; 170
    1a5a:	4a e2       	ldi	r20, 0x2A	; 42
    1a5c:	50 e4       	ldi	r21, 0x40	; 64
    1a5e:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1a62:	dc 01       	movw	r26, r24
    1a64:	cb 01       	movw	r24, r22
    1a66:	f8 01       	movw	r30, r16
    1a68:	80 83       	st	Z, r24
    1a6a:	91 83       	std	Z+1, r25	; 0x01
    1a6c:	a2 83       	std	Z+2, r26	; 0x02
    1a6e:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1a70:	fe 01       	movw	r30, r28
    1a72:	e1 5b       	subi	r30, 0xB1	; 177
    1a74:	ff 4f       	sbci	r31, 0xFF	; 255
    1a76:	60 81       	ld	r22, Z
    1a78:	71 81       	ldd	r23, Z+1	; 0x01
    1a7a:	82 81       	ldd	r24, Z+2	; 0x02
    1a7c:	93 81       	ldd	r25, Z+3	; 0x03
    1a7e:	20 e0       	ldi	r18, 0x00	; 0
    1a80:	30 e0       	ldi	r19, 0x00	; 0
    1a82:	40 e8       	ldi	r20, 0x80	; 128
    1a84:	5f e3       	ldi	r21, 0x3F	; 63
    1a86:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1a8a:	88 23       	and	r24, r24
    1a8c:	34 f4       	brge	.+12     	; 0x1a9a <LCD_init+0x30c>
		__ticks = 1;
    1a8e:	fe 01       	movw	r30, r28
    1a90:	e2 5b       	subi	r30, 0xB2	; 178
    1a92:	ff 4f       	sbci	r31, 0xFF	; 255
    1a94:	81 e0       	ldi	r24, 0x01	; 1
    1a96:	80 83       	st	Z, r24
    1a98:	e0 c0       	rjmp	.+448    	; 0x1c5a <LCD_init+0x4cc>
	else if (__tmp > 255)
    1a9a:	fe 01       	movw	r30, r28
    1a9c:	e1 5b       	subi	r30, 0xB1	; 177
    1a9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1aa0:	60 81       	ld	r22, Z
    1aa2:	71 81       	ldd	r23, Z+1	; 0x01
    1aa4:	82 81       	ldd	r24, Z+2	; 0x02
    1aa6:	93 81       	ldd	r25, Z+3	; 0x03
    1aa8:	20 e0       	ldi	r18, 0x00	; 0
    1aaa:	30 e0       	ldi	r19, 0x00	; 0
    1aac:	4f e7       	ldi	r20, 0x7F	; 127
    1aae:	53 e4       	ldi	r21, 0x43	; 67
    1ab0:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1ab4:	18 16       	cp	r1, r24
    1ab6:	0c f0       	brlt	.+2      	; 0x1aba <LCD_init+0x32c>
    1ab8:	c0 c0       	rjmp	.+384    	; 0x1c3a <LCD_init+0x4ac>
	{
		_delay_ms(__us / 1000.0);
    1aba:	fe 01       	movw	r30, r28
    1abc:	ed 5a       	subi	r30, 0xAD	; 173
    1abe:	ff 4f       	sbci	r31, 0xFF	; 255
    1ac0:	60 81       	ld	r22, Z
    1ac2:	71 81       	ldd	r23, Z+1	; 0x01
    1ac4:	82 81       	ldd	r24, Z+2	; 0x02
    1ac6:	93 81       	ldd	r25, Z+3	; 0x03
    1ac8:	20 e0       	ldi	r18, 0x00	; 0
    1aca:	30 e0       	ldi	r19, 0x00	; 0
    1acc:	4a e7       	ldi	r20, 0x7A	; 122
    1ace:	54 e4       	ldi	r21, 0x44	; 68
    1ad0:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1ad4:	dc 01       	movw	r26, r24
    1ad6:	cb 01       	movw	r24, r22
    1ad8:	fe 01       	movw	r30, r28
    1ada:	e6 5b       	subi	r30, 0xB6	; 182
    1adc:	ff 4f       	sbci	r31, 0xFF	; 255
    1ade:	80 83       	st	Z, r24
    1ae0:	91 83       	std	Z+1, r25	; 0x01
    1ae2:	a2 83       	std	Z+2, r26	; 0x02
    1ae4:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1ae6:	8e 01       	movw	r16, r28
    1ae8:	0a 5b       	subi	r16, 0xBA	; 186
    1aea:	1f 4f       	sbci	r17, 0xFF	; 255
    1aec:	fe 01       	movw	r30, r28
    1aee:	e6 5b       	subi	r30, 0xB6	; 182
    1af0:	ff 4f       	sbci	r31, 0xFF	; 255
    1af2:	60 81       	ld	r22, Z
    1af4:	71 81       	ldd	r23, Z+1	; 0x01
    1af6:	82 81       	ldd	r24, Z+2	; 0x02
    1af8:	93 81       	ldd	r25, Z+3	; 0x03
    1afa:	20 e0       	ldi	r18, 0x00	; 0
    1afc:	30 e0       	ldi	r19, 0x00	; 0
    1afe:	4a ef       	ldi	r20, 0xFA	; 250
    1b00:	54 e4       	ldi	r21, 0x44	; 68
    1b02:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b06:	dc 01       	movw	r26, r24
    1b08:	cb 01       	movw	r24, r22
    1b0a:	f8 01       	movw	r30, r16
    1b0c:	80 83       	st	Z, r24
    1b0e:	91 83       	std	Z+1, r25	; 0x01
    1b10:	a2 83       	std	Z+2, r26	; 0x02
    1b12:	b3 83       	std	Z+3, r27	; 0x03
	if (__tmp < 1.0)
    1b14:	fe 01       	movw	r30, r28
    1b16:	ea 5b       	subi	r30, 0xBA	; 186
    1b18:	ff 4f       	sbci	r31, 0xFF	; 255
    1b1a:	60 81       	ld	r22, Z
    1b1c:	71 81       	ldd	r23, Z+1	; 0x01
    1b1e:	82 81       	ldd	r24, Z+2	; 0x02
    1b20:	93 81       	ldd	r25, Z+3	; 0x03
    1b22:	20 e0       	ldi	r18, 0x00	; 0
    1b24:	30 e0       	ldi	r19, 0x00	; 0
    1b26:	40 e8       	ldi	r20, 0x80	; 128
    1b28:	5f e3       	ldi	r21, 0x3F	; 63
    1b2a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1b2e:	88 23       	and	r24, r24
    1b30:	44 f4       	brge	.+16     	; 0x1b42 <LCD_init+0x3b4>
		__ticks = 1;
    1b32:	fe 01       	movw	r30, r28
    1b34:	ec 5b       	subi	r30, 0xBC	; 188
    1b36:	ff 4f       	sbci	r31, 0xFF	; 255
    1b38:	81 e0       	ldi	r24, 0x01	; 1
    1b3a:	90 e0       	ldi	r25, 0x00	; 0
    1b3c:	91 83       	std	Z+1, r25	; 0x01
    1b3e:	80 83       	st	Z, r24
    1b40:	64 c0       	rjmp	.+200    	; 0x1c0a <LCD_init+0x47c>
	else if (__tmp > 65535)
    1b42:	fe 01       	movw	r30, r28
    1b44:	ea 5b       	subi	r30, 0xBA	; 186
    1b46:	ff 4f       	sbci	r31, 0xFF	; 255
    1b48:	60 81       	ld	r22, Z
    1b4a:	71 81       	ldd	r23, Z+1	; 0x01
    1b4c:	82 81       	ldd	r24, Z+2	; 0x02
    1b4e:	93 81       	ldd	r25, Z+3	; 0x03
    1b50:	20 e0       	ldi	r18, 0x00	; 0
    1b52:	3f ef       	ldi	r19, 0xFF	; 255
    1b54:	4f e7       	ldi	r20, 0x7F	; 127
    1b56:	57 e4       	ldi	r21, 0x47	; 71
    1b58:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1b5c:	18 16       	cp	r1, r24
    1b5e:	0c f0       	brlt	.+2      	; 0x1b62 <LCD_init+0x3d4>
    1b60:	43 c0       	rjmp	.+134    	; 0x1be8 <LCD_init+0x45a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b62:	fe 01       	movw	r30, r28
    1b64:	e6 5b       	subi	r30, 0xB6	; 182
    1b66:	ff 4f       	sbci	r31, 0xFF	; 255
    1b68:	60 81       	ld	r22, Z
    1b6a:	71 81       	ldd	r23, Z+1	; 0x01
    1b6c:	82 81       	ldd	r24, Z+2	; 0x02
    1b6e:	93 81       	ldd	r25, Z+3	; 0x03
    1b70:	20 e0       	ldi	r18, 0x00	; 0
    1b72:	30 e0       	ldi	r19, 0x00	; 0
    1b74:	40 e2       	ldi	r20, 0x20	; 32
    1b76:	51 e4       	ldi	r21, 0x41	; 65
    1b78:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1b7c:	dc 01       	movw	r26, r24
    1b7e:	cb 01       	movw	r24, r22
    1b80:	8e 01       	movw	r16, r28
    1b82:	0c 5b       	subi	r16, 0xBC	; 188
    1b84:	1f 4f       	sbci	r17, 0xFF	; 255
    1b86:	bc 01       	movw	r22, r24
    1b88:	cd 01       	movw	r24, r26
    1b8a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1b8e:	dc 01       	movw	r26, r24
    1b90:	cb 01       	movw	r24, r22
    1b92:	f8 01       	movw	r30, r16
    1b94:	91 83       	std	Z+1, r25	; 0x01
    1b96:	80 83       	st	Z, r24
    1b98:	1f c0       	rjmp	.+62     	; 0x1bd8 <LCD_init+0x44a>
    1b9a:	fe 01       	movw	r30, r28
    1b9c:	ee 5b       	subi	r30, 0xBE	; 190
    1b9e:	ff 4f       	sbci	r31, 0xFF	; 255
    1ba0:	88 ec       	ldi	r24, 0xC8	; 200
    1ba2:	90 e0       	ldi	r25, 0x00	; 0
    1ba4:	91 83       	std	Z+1, r25	; 0x01
    1ba6:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1ba8:	fe 01       	movw	r30, r28
    1baa:	ee 5b       	subi	r30, 0xBE	; 190
    1bac:	ff 4f       	sbci	r31, 0xFF	; 255
    1bae:	80 81       	ld	r24, Z
    1bb0:	91 81       	ldd	r25, Z+1	; 0x01
    1bb2:	01 97       	sbiw	r24, 0x01	; 1
    1bb4:	f1 f7       	brne	.-4      	; 0x1bb2 <LCD_init+0x424>
    1bb6:	fe 01       	movw	r30, r28
    1bb8:	ee 5b       	subi	r30, 0xBE	; 190
    1bba:	ff 4f       	sbci	r31, 0xFF	; 255
    1bbc:	91 83       	std	Z+1, r25	; 0x01
    1bbe:	80 83       	st	Z, r24
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1bc0:	de 01       	movw	r26, r28
    1bc2:	ac 5b       	subi	r26, 0xBC	; 188
    1bc4:	bf 4f       	sbci	r27, 0xFF	; 255
    1bc6:	fe 01       	movw	r30, r28
    1bc8:	ec 5b       	subi	r30, 0xBC	; 188
    1bca:	ff 4f       	sbci	r31, 0xFF	; 255
    1bcc:	80 81       	ld	r24, Z
    1bce:	91 81       	ldd	r25, Z+1	; 0x01
    1bd0:	01 97       	sbiw	r24, 0x01	; 1
    1bd2:	11 96       	adiw	r26, 0x01	; 1
    1bd4:	9c 93       	st	X, r25
    1bd6:	8e 93       	st	-X, r24
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bd8:	fe 01       	movw	r30, r28
    1bda:	ec 5b       	subi	r30, 0xBC	; 188
    1bdc:	ff 4f       	sbci	r31, 0xFF	; 255
    1bde:	80 81       	ld	r24, Z
    1be0:	91 81       	ldd	r25, Z+1	; 0x01
    1be2:	00 97       	sbiw	r24, 0x00	; 0
    1be4:	d1 f6       	brne	.-76     	; 0x1b9a <LCD_init+0x40c>
    1be6:	42 c0       	rjmp	.+132    	; 0x1c6c <LCD_init+0x4de>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1be8:	8e 01       	movw	r16, r28
    1bea:	0c 5b       	subi	r16, 0xBC	; 188
    1bec:	1f 4f       	sbci	r17, 0xFF	; 255
    1bee:	fe 01       	movw	r30, r28
    1bf0:	ea 5b       	subi	r30, 0xBA	; 186
    1bf2:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf4:	60 81       	ld	r22, Z
    1bf6:	71 81       	ldd	r23, Z+1	; 0x01
    1bf8:	82 81       	ldd	r24, Z+2	; 0x02
    1bfa:	93 81       	ldd	r25, Z+3	; 0x03
    1bfc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c00:	dc 01       	movw	r26, r24
    1c02:	cb 01       	movw	r24, r22
    1c04:	f8 01       	movw	r30, r16
    1c06:	91 83       	std	Z+1, r25	; 0x01
    1c08:	80 83       	st	Z, r24
    1c0a:	de 01       	movw	r26, r28
    1c0c:	a0 5c       	subi	r26, 0xC0	; 192
    1c0e:	bf 4f       	sbci	r27, 0xFF	; 255
    1c10:	fe 01       	movw	r30, r28
    1c12:	ec 5b       	subi	r30, 0xBC	; 188
    1c14:	ff 4f       	sbci	r31, 0xFF	; 255
    1c16:	80 81       	ld	r24, Z
    1c18:	91 81       	ldd	r25, Z+1	; 0x01
    1c1a:	11 96       	adiw	r26, 0x01	; 1
    1c1c:	9c 93       	st	X, r25
    1c1e:	8e 93       	st	-X, r24
    1c20:	fe 01       	movw	r30, r28
    1c22:	e0 5c       	subi	r30, 0xC0	; 192
    1c24:	ff 4f       	sbci	r31, 0xFF	; 255
    1c26:	80 81       	ld	r24, Z
    1c28:	91 81       	ldd	r25, Z+1	; 0x01
    1c2a:	01 97       	sbiw	r24, 0x01	; 1
    1c2c:	f1 f7       	brne	.-4      	; 0x1c2a <LCD_init+0x49c>
    1c2e:	fe 01       	movw	r30, r28
    1c30:	e0 5c       	subi	r30, 0xC0	; 192
    1c32:	ff 4f       	sbci	r31, 0xFF	; 255
    1c34:	91 83       	std	Z+1, r25	; 0x01
    1c36:	80 83       	st	Z, r24
    1c38:	19 c0       	rjmp	.+50     	; 0x1c6c <LCD_init+0x4de>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1c3a:	8e 01       	movw	r16, r28
    1c3c:	02 5b       	subi	r16, 0xB2	; 178
    1c3e:	1f 4f       	sbci	r17, 0xFF	; 255
    1c40:	fe 01       	movw	r30, r28
    1c42:	e1 5b       	subi	r30, 0xB1	; 177
    1c44:	ff 4f       	sbci	r31, 0xFF	; 255
    1c46:	60 81       	ld	r22, Z
    1c48:	71 81       	ldd	r23, Z+1	; 0x01
    1c4a:	82 81       	ldd	r24, Z+2	; 0x02
    1c4c:	93 81       	ldd	r25, Z+3	; 0x03
    1c4e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1c52:	dc 01       	movw	r26, r24
    1c54:	cb 01       	movw	r24, r22
    1c56:	f8 01       	movw	r30, r16
    1c58:	80 83       	st	Z, r24
    1c5a:	fe 01       	movw	r30, r28
    1c5c:	e2 5b       	subi	r30, 0xB2	; 178
    1c5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c60:	80 81       	ld	r24, Z
    1c62:	8f af       	std	Y+63, r24	; 0x3f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1c64:	8f ad       	ldd	r24, Y+63	; 0x3f
    1c66:	8a 95       	dec	r24
    1c68:	f1 f7       	brne	.-4      	; 0x1c66 <LCD_init+0x4d8>
    1c6a:	8f af       	std	Y+63, r24	; 0x3f
	_delay_us(50);
	LCD_sendCmd(0x0F);
    1c6c:	8f e0       	ldi	r24, 0x0F	; 15
    1c6e:	0e 94 25 11 	call	0x224a	; 0x224a <LCD_sendCmd>
    1c72:	80 e0       	ldi	r24, 0x00	; 0
    1c74:	90 e0       	ldi	r25, 0x00	; 0
    1c76:	a8 e4       	ldi	r26, 0x48	; 72
    1c78:	b2 e4       	ldi	r27, 0x42	; 66
    1c7a:	8b af       	std	Y+59, r24	; 0x3b
    1c7c:	9c af       	std	Y+60, r25	; 0x3c
    1c7e:	ad af       	std	Y+61, r26	; 0x3d
    1c80:	be af       	std	Y+62, r27	; 0x3e
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1c82:	6b ad       	ldd	r22, Y+59	; 0x3b
    1c84:	7c ad       	ldd	r23, Y+60	; 0x3c
    1c86:	8d ad       	ldd	r24, Y+61	; 0x3d
    1c88:	9e ad       	ldd	r25, Y+62	; 0x3e
    1c8a:	2b ea       	ldi	r18, 0xAB	; 171
    1c8c:	3a ea       	ldi	r19, 0xAA	; 170
    1c8e:	4a e2       	ldi	r20, 0x2A	; 42
    1c90:	50 e4       	ldi	r21, 0x40	; 64
    1c92:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1c96:	dc 01       	movw	r26, r24
    1c98:	cb 01       	movw	r24, r22
    1c9a:	8f ab       	std	Y+55, r24	; 0x37
    1c9c:	98 af       	std	Y+56, r25	; 0x38
    1c9e:	a9 af       	std	Y+57, r26	; 0x39
    1ca0:	ba af       	std	Y+58, r27	; 0x3a
	if (__tmp < 1.0)
    1ca2:	6f a9       	ldd	r22, Y+55	; 0x37
    1ca4:	78 ad       	ldd	r23, Y+56	; 0x38
    1ca6:	89 ad       	ldd	r24, Y+57	; 0x39
    1ca8:	9a ad       	ldd	r25, Y+58	; 0x3a
    1caa:	20 e0       	ldi	r18, 0x00	; 0
    1cac:	30 e0       	ldi	r19, 0x00	; 0
    1cae:	40 e8       	ldi	r20, 0x80	; 128
    1cb0:	5f e3       	ldi	r21, 0x3F	; 63
    1cb2:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1cb6:	88 23       	and	r24, r24
    1cb8:	1c f4       	brge	.+6      	; 0x1cc0 <LCD_init+0x532>
		__ticks = 1;
    1cba:	81 e0       	ldi	r24, 0x01	; 1
    1cbc:	8e ab       	std	Y+54, r24	; 0x36
    1cbe:	91 c0       	rjmp	.+290    	; 0x1de2 <LCD_init+0x654>
	else if (__tmp > 255)
    1cc0:	6f a9       	ldd	r22, Y+55	; 0x37
    1cc2:	78 ad       	ldd	r23, Y+56	; 0x38
    1cc4:	89 ad       	ldd	r24, Y+57	; 0x39
    1cc6:	9a ad       	ldd	r25, Y+58	; 0x3a
    1cc8:	20 e0       	ldi	r18, 0x00	; 0
    1cca:	30 e0       	ldi	r19, 0x00	; 0
    1ccc:	4f e7       	ldi	r20, 0x7F	; 127
    1cce:	53 e4       	ldi	r21, 0x43	; 67
    1cd0:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1cd4:	18 16       	cp	r1, r24
    1cd6:	0c f0       	brlt	.+2      	; 0x1cda <LCD_init+0x54c>
    1cd8:	7b c0       	rjmp	.+246    	; 0x1dd0 <LCD_init+0x642>
	{
		_delay_ms(__us / 1000.0);
    1cda:	6b ad       	ldd	r22, Y+59	; 0x3b
    1cdc:	7c ad       	ldd	r23, Y+60	; 0x3c
    1cde:	8d ad       	ldd	r24, Y+61	; 0x3d
    1ce0:	9e ad       	ldd	r25, Y+62	; 0x3e
    1ce2:	20 e0       	ldi	r18, 0x00	; 0
    1ce4:	30 e0       	ldi	r19, 0x00	; 0
    1ce6:	4a e7       	ldi	r20, 0x7A	; 122
    1ce8:	54 e4       	ldi	r21, 0x44	; 68
    1cea:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1cee:	dc 01       	movw	r26, r24
    1cf0:	cb 01       	movw	r24, r22
    1cf2:	8a ab       	std	Y+50, r24	; 0x32
    1cf4:	9b ab       	std	Y+51, r25	; 0x33
    1cf6:	ac ab       	std	Y+52, r26	; 0x34
    1cf8:	bd ab       	std	Y+53, r27	; 0x35
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1cfa:	6a a9       	ldd	r22, Y+50	; 0x32
    1cfc:	7b a9       	ldd	r23, Y+51	; 0x33
    1cfe:	8c a9       	ldd	r24, Y+52	; 0x34
    1d00:	9d a9       	ldd	r25, Y+53	; 0x35
    1d02:	20 e0       	ldi	r18, 0x00	; 0
    1d04:	30 e0       	ldi	r19, 0x00	; 0
    1d06:	4a ef       	ldi	r20, 0xFA	; 250
    1d08:	54 e4       	ldi	r21, 0x44	; 68
    1d0a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d0e:	dc 01       	movw	r26, r24
    1d10:	cb 01       	movw	r24, r22
    1d12:	8e a7       	std	Y+46, r24	; 0x2e
    1d14:	9f a7       	std	Y+47, r25	; 0x2f
    1d16:	a8 ab       	std	Y+48, r26	; 0x30
    1d18:	b9 ab       	std	Y+49, r27	; 0x31
	if (__tmp < 1.0)
    1d1a:	6e a5       	ldd	r22, Y+46	; 0x2e
    1d1c:	7f a5       	ldd	r23, Y+47	; 0x2f
    1d1e:	88 a9       	ldd	r24, Y+48	; 0x30
    1d20:	99 a9       	ldd	r25, Y+49	; 0x31
    1d22:	20 e0       	ldi	r18, 0x00	; 0
    1d24:	30 e0       	ldi	r19, 0x00	; 0
    1d26:	40 e8       	ldi	r20, 0x80	; 128
    1d28:	5f e3       	ldi	r21, 0x3F	; 63
    1d2a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1d2e:	88 23       	and	r24, r24
    1d30:	2c f4       	brge	.+10     	; 0x1d3c <LCD_init+0x5ae>
		__ticks = 1;
    1d32:	81 e0       	ldi	r24, 0x01	; 1
    1d34:	90 e0       	ldi	r25, 0x00	; 0
    1d36:	9d a7       	std	Y+45, r25	; 0x2d
    1d38:	8c a7       	std	Y+44, r24	; 0x2c
    1d3a:	3f c0       	rjmp	.+126    	; 0x1dba <LCD_init+0x62c>
	else if (__tmp > 65535)
    1d3c:	6e a5       	ldd	r22, Y+46	; 0x2e
    1d3e:	7f a5       	ldd	r23, Y+47	; 0x2f
    1d40:	88 a9       	ldd	r24, Y+48	; 0x30
    1d42:	99 a9       	ldd	r25, Y+49	; 0x31
    1d44:	20 e0       	ldi	r18, 0x00	; 0
    1d46:	3f ef       	ldi	r19, 0xFF	; 255
    1d48:	4f e7       	ldi	r20, 0x7F	; 127
    1d4a:	57 e4       	ldi	r21, 0x47	; 71
    1d4c:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1d50:	18 16       	cp	r1, r24
    1d52:	4c f5       	brge	.+82     	; 0x1da6 <LCD_init+0x618>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1d54:	6a a9       	ldd	r22, Y+50	; 0x32
    1d56:	7b a9       	ldd	r23, Y+51	; 0x33
    1d58:	8c a9       	ldd	r24, Y+52	; 0x34
    1d5a:	9d a9       	ldd	r25, Y+53	; 0x35
    1d5c:	20 e0       	ldi	r18, 0x00	; 0
    1d5e:	30 e0       	ldi	r19, 0x00	; 0
    1d60:	40 e2       	ldi	r20, 0x20	; 32
    1d62:	51 e4       	ldi	r21, 0x41	; 65
    1d64:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1d68:	dc 01       	movw	r26, r24
    1d6a:	cb 01       	movw	r24, r22
    1d6c:	bc 01       	movw	r22, r24
    1d6e:	cd 01       	movw	r24, r26
    1d70:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1d74:	dc 01       	movw	r26, r24
    1d76:	cb 01       	movw	r24, r22
    1d78:	9d a7       	std	Y+45, r25	; 0x2d
    1d7a:	8c a7       	std	Y+44, r24	; 0x2c
    1d7c:	0f c0       	rjmp	.+30     	; 0x1d9c <LCD_init+0x60e>
    1d7e:	88 ec       	ldi	r24, 0xC8	; 200
    1d80:	90 e0       	ldi	r25, 0x00	; 0
    1d82:	9b a7       	std	Y+43, r25	; 0x2b
    1d84:	8a a7       	std	Y+42, r24	; 0x2a
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1d86:	8a a5       	ldd	r24, Y+42	; 0x2a
    1d88:	9b a5       	ldd	r25, Y+43	; 0x2b
    1d8a:	01 97       	sbiw	r24, 0x01	; 1
    1d8c:	f1 f7       	brne	.-4      	; 0x1d8a <LCD_init+0x5fc>
    1d8e:	9b a7       	std	Y+43, r25	; 0x2b
    1d90:	8a a7       	std	Y+42, r24	; 0x2a
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d92:	8c a5       	ldd	r24, Y+44	; 0x2c
    1d94:	9d a5       	ldd	r25, Y+45	; 0x2d
    1d96:	01 97       	sbiw	r24, 0x01	; 1
    1d98:	9d a7       	std	Y+45, r25	; 0x2d
    1d9a:	8c a7       	std	Y+44, r24	; 0x2c
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d9c:	8c a5       	ldd	r24, Y+44	; 0x2c
    1d9e:	9d a5       	ldd	r25, Y+45	; 0x2d
    1da0:	00 97       	sbiw	r24, 0x00	; 0
    1da2:	69 f7       	brne	.-38     	; 0x1d7e <LCD_init+0x5f0>
    1da4:	24 c0       	rjmp	.+72     	; 0x1dee <LCD_init+0x660>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1da6:	6e a5       	ldd	r22, Y+46	; 0x2e
    1da8:	7f a5       	ldd	r23, Y+47	; 0x2f
    1daa:	88 a9       	ldd	r24, Y+48	; 0x30
    1dac:	99 a9       	ldd	r25, Y+49	; 0x31
    1dae:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1db2:	dc 01       	movw	r26, r24
    1db4:	cb 01       	movw	r24, r22
    1db6:	9d a7       	std	Y+45, r25	; 0x2d
    1db8:	8c a7       	std	Y+44, r24	; 0x2c
    1dba:	8c a5       	ldd	r24, Y+44	; 0x2c
    1dbc:	9d a5       	ldd	r25, Y+45	; 0x2d
    1dbe:	99 a7       	std	Y+41, r25	; 0x29
    1dc0:	88 a7       	std	Y+40, r24	; 0x28
    1dc2:	88 a5       	ldd	r24, Y+40	; 0x28
    1dc4:	99 a5       	ldd	r25, Y+41	; 0x29
    1dc6:	01 97       	sbiw	r24, 0x01	; 1
    1dc8:	f1 f7       	brne	.-4      	; 0x1dc6 <LCD_init+0x638>
    1dca:	99 a7       	std	Y+41, r25	; 0x29
    1dcc:	88 a7       	std	Y+40, r24	; 0x28
    1dce:	0f c0       	rjmp	.+30     	; 0x1dee <LCD_init+0x660>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1dd0:	6f a9       	ldd	r22, Y+55	; 0x37
    1dd2:	78 ad       	ldd	r23, Y+56	; 0x38
    1dd4:	89 ad       	ldd	r24, Y+57	; 0x39
    1dd6:	9a ad       	ldd	r25, Y+58	; 0x3a
    1dd8:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ddc:	dc 01       	movw	r26, r24
    1dde:	cb 01       	movw	r24, r22
    1de0:	8e ab       	std	Y+54, r24	; 0x36
    1de2:	8e a9       	ldd	r24, Y+54	; 0x36
    1de4:	8f a3       	std	Y+39, r24	; 0x27
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1de6:	8f a1       	ldd	r24, Y+39	; 0x27
    1de8:	8a 95       	dec	r24
    1dea:	f1 f7       	brne	.-4      	; 0x1de8 <LCD_init+0x65a>
    1dec:	8f a3       	std	Y+39, r24	; 0x27
	_delay_us(50);
	LCD_sendCmd(0x01);
    1dee:	81 e0       	ldi	r24, 0x01	; 1
    1df0:	0e 94 25 11 	call	0x224a	; 0x224a <LCD_sendCmd>
    1df4:	80 e0       	ldi	r24, 0x00	; 0
    1df6:	90 e0       	ldi	r25, 0x00	; 0
    1df8:	a8 e4       	ldi	r26, 0x48	; 72
    1dfa:	b2 e4       	ldi	r27, 0x42	; 66
    1dfc:	8b a3       	std	Y+35, r24	; 0x23
    1dfe:	9c a3       	std	Y+36, r25	; 0x24
    1e00:	ad a3       	std	Y+37, r26	; 0x25
    1e02:	be a3       	std	Y+38, r27	; 0x26
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1e04:	6b a1       	ldd	r22, Y+35	; 0x23
    1e06:	7c a1       	ldd	r23, Y+36	; 0x24
    1e08:	8d a1       	ldd	r24, Y+37	; 0x25
    1e0a:	9e a1       	ldd	r25, Y+38	; 0x26
    1e0c:	2b ea       	ldi	r18, 0xAB	; 171
    1e0e:	3a ea       	ldi	r19, 0xAA	; 170
    1e10:	4a e2       	ldi	r20, 0x2A	; 42
    1e12:	50 e4       	ldi	r21, 0x40	; 64
    1e14:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e18:	dc 01       	movw	r26, r24
    1e1a:	cb 01       	movw	r24, r22
    1e1c:	8f 8f       	std	Y+31, r24	; 0x1f
    1e1e:	98 a3       	std	Y+32, r25	; 0x20
    1e20:	a9 a3       	std	Y+33, r26	; 0x21
    1e22:	ba a3       	std	Y+34, r27	; 0x22
	if (__tmp < 1.0)
    1e24:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1e26:	78 a1       	ldd	r23, Y+32	; 0x20
    1e28:	89 a1       	ldd	r24, Y+33	; 0x21
    1e2a:	9a a1       	ldd	r25, Y+34	; 0x22
    1e2c:	20 e0       	ldi	r18, 0x00	; 0
    1e2e:	30 e0       	ldi	r19, 0x00	; 0
    1e30:	40 e8       	ldi	r20, 0x80	; 128
    1e32:	5f e3       	ldi	r21, 0x3F	; 63
    1e34:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1e38:	88 23       	and	r24, r24
    1e3a:	1c f4       	brge	.+6      	; 0x1e42 <LCD_init+0x6b4>
		__ticks = 1;
    1e3c:	81 e0       	ldi	r24, 0x01	; 1
    1e3e:	8e 8f       	std	Y+30, r24	; 0x1e
    1e40:	91 c0       	rjmp	.+290    	; 0x1f64 <LCD_init+0x7d6>
	else if (__tmp > 255)
    1e42:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1e44:	78 a1       	ldd	r23, Y+32	; 0x20
    1e46:	89 a1       	ldd	r24, Y+33	; 0x21
    1e48:	9a a1       	ldd	r25, Y+34	; 0x22
    1e4a:	20 e0       	ldi	r18, 0x00	; 0
    1e4c:	30 e0       	ldi	r19, 0x00	; 0
    1e4e:	4f e7       	ldi	r20, 0x7F	; 127
    1e50:	53 e4       	ldi	r21, 0x43	; 67
    1e52:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1e56:	18 16       	cp	r1, r24
    1e58:	0c f0       	brlt	.+2      	; 0x1e5c <LCD_init+0x6ce>
    1e5a:	7b c0       	rjmp	.+246    	; 0x1f52 <LCD_init+0x7c4>
	{
		_delay_ms(__us / 1000.0);
    1e5c:	6b a1       	ldd	r22, Y+35	; 0x23
    1e5e:	7c a1       	ldd	r23, Y+36	; 0x24
    1e60:	8d a1       	ldd	r24, Y+37	; 0x25
    1e62:	9e a1       	ldd	r25, Y+38	; 0x26
    1e64:	20 e0       	ldi	r18, 0x00	; 0
    1e66:	30 e0       	ldi	r19, 0x00	; 0
    1e68:	4a e7       	ldi	r20, 0x7A	; 122
    1e6a:	54 e4       	ldi	r21, 0x44	; 68
    1e6c:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    1e70:	dc 01       	movw	r26, r24
    1e72:	cb 01       	movw	r24, r22
    1e74:	8a 8f       	std	Y+26, r24	; 0x1a
    1e76:	9b 8f       	std	Y+27, r25	; 0x1b
    1e78:	ac 8f       	std	Y+28, r26	; 0x1c
    1e7a:	bd 8f       	std	Y+29, r27	; 0x1d
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e7c:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1e7e:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1e80:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1e82:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1e84:	20 e0       	ldi	r18, 0x00	; 0
    1e86:	30 e0       	ldi	r19, 0x00	; 0
    1e88:	4a ef       	ldi	r20, 0xFA	; 250
    1e8a:	54 e4       	ldi	r21, 0x44	; 68
    1e8c:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1e90:	dc 01       	movw	r26, r24
    1e92:	cb 01       	movw	r24, r22
    1e94:	8e 8b       	std	Y+22, r24	; 0x16
    1e96:	9f 8b       	std	Y+23, r25	; 0x17
    1e98:	a8 8f       	std	Y+24, r26	; 0x18
    1e9a:	b9 8f       	std	Y+25, r27	; 0x19
	if (__tmp < 1.0)
    1e9c:	6e 89       	ldd	r22, Y+22	; 0x16
    1e9e:	7f 89       	ldd	r23, Y+23	; 0x17
    1ea0:	88 8d       	ldd	r24, Y+24	; 0x18
    1ea2:	99 8d       	ldd	r25, Y+25	; 0x19
    1ea4:	20 e0       	ldi	r18, 0x00	; 0
    1ea6:	30 e0       	ldi	r19, 0x00	; 0
    1ea8:	40 e8       	ldi	r20, 0x80	; 128
    1eaa:	5f e3       	ldi	r21, 0x3F	; 63
    1eac:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1eb0:	88 23       	and	r24, r24
    1eb2:	2c f4       	brge	.+10     	; 0x1ebe <LCD_init+0x730>
		__ticks = 1;
    1eb4:	81 e0       	ldi	r24, 0x01	; 1
    1eb6:	90 e0       	ldi	r25, 0x00	; 0
    1eb8:	9d 8b       	std	Y+21, r25	; 0x15
    1eba:	8c 8b       	std	Y+20, r24	; 0x14
    1ebc:	3f c0       	rjmp	.+126    	; 0x1f3c <LCD_init+0x7ae>
	else if (__tmp > 65535)
    1ebe:	6e 89       	ldd	r22, Y+22	; 0x16
    1ec0:	7f 89       	ldd	r23, Y+23	; 0x17
    1ec2:	88 8d       	ldd	r24, Y+24	; 0x18
    1ec4:	99 8d       	ldd	r25, Y+25	; 0x19
    1ec6:	20 e0       	ldi	r18, 0x00	; 0
    1ec8:	3f ef       	ldi	r19, 0xFF	; 255
    1eca:	4f e7       	ldi	r20, 0x7F	; 127
    1ecc:	57 e4       	ldi	r21, 0x47	; 71
    1ece:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1ed2:	18 16       	cp	r1, r24
    1ed4:	4c f5       	brge	.+82     	; 0x1f28 <LCD_init+0x79a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ed6:	6a 8d       	ldd	r22, Y+26	; 0x1a
    1ed8:	7b 8d       	ldd	r23, Y+27	; 0x1b
    1eda:	8c 8d       	ldd	r24, Y+28	; 0x1c
    1edc:	9d 8d       	ldd	r25, Y+29	; 0x1d
    1ede:	20 e0       	ldi	r18, 0x00	; 0
    1ee0:	30 e0       	ldi	r19, 0x00	; 0
    1ee2:	40 e2       	ldi	r20, 0x20	; 32
    1ee4:	51 e4       	ldi	r21, 0x41	; 65
    1ee6:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1eea:	dc 01       	movw	r26, r24
    1eec:	cb 01       	movw	r24, r22
    1eee:	bc 01       	movw	r22, r24
    1ef0:	cd 01       	movw	r24, r26
    1ef2:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ef6:	dc 01       	movw	r26, r24
    1ef8:	cb 01       	movw	r24, r22
    1efa:	9d 8b       	std	Y+21, r25	; 0x15
    1efc:	8c 8b       	std	Y+20, r24	; 0x14
    1efe:	0f c0       	rjmp	.+30     	; 0x1f1e <LCD_init+0x790>
    1f00:	88 ec       	ldi	r24, 0xC8	; 200
    1f02:	90 e0       	ldi	r25, 0x00	; 0
    1f04:	9b 8b       	std	Y+19, r25	; 0x13
    1f06:	8a 8b       	std	Y+18, r24	; 0x12
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1f08:	8a 89       	ldd	r24, Y+18	; 0x12
    1f0a:	9b 89       	ldd	r25, Y+19	; 0x13
    1f0c:	01 97       	sbiw	r24, 0x01	; 1
    1f0e:	f1 f7       	brne	.-4      	; 0x1f0c <LCD_init+0x77e>
    1f10:	9b 8b       	std	Y+19, r25	; 0x13
    1f12:	8a 8b       	std	Y+18, r24	; 0x12
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1f14:	8c 89       	ldd	r24, Y+20	; 0x14
    1f16:	9d 89       	ldd	r25, Y+21	; 0x15
    1f18:	01 97       	sbiw	r24, 0x01	; 1
    1f1a:	9d 8b       	std	Y+21, r25	; 0x15
    1f1c:	8c 8b       	std	Y+20, r24	; 0x14
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f1e:	8c 89       	ldd	r24, Y+20	; 0x14
    1f20:	9d 89       	ldd	r25, Y+21	; 0x15
    1f22:	00 97       	sbiw	r24, 0x00	; 0
    1f24:	69 f7       	brne	.-38     	; 0x1f00 <LCD_init+0x772>
    1f26:	24 c0       	rjmp	.+72     	; 0x1f70 <LCD_init+0x7e2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f28:	6e 89       	ldd	r22, Y+22	; 0x16
    1f2a:	7f 89       	ldd	r23, Y+23	; 0x17
    1f2c:	88 8d       	ldd	r24, Y+24	; 0x18
    1f2e:	99 8d       	ldd	r25, Y+25	; 0x19
    1f30:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f34:	dc 01       	movw	r26, r24
    1f36:	cb 01       	movw	r24, r22
    1f38:	9d 8b       	std	Y+21, r25	; 0x15
    1f3a:	8c 8b       	std	Y+20, r24	; 0x14
    1f3c:	8c 89       	ldd	r24, Y+20	; 0x14
    1f3e:	9d 89       	ldd	r25, Y+21	; 0x15
    1f40:	99 8b       	std	Y+17, r25	; 0x11
    1f42:	88 8b       	std	Y+16, r24	; 0x10
    1f44:	88 89       	ldd	r24, Y+16	; 0x10
    1f46:	99 89       	ldd	r25, Y+17	; 0x11
    1f48:	01 97       	sbiw	r24, 0x01	; 1
    1f4a:	f1 f7       	brne	.-4      	; 0x1f48 <LCD_init+0x7ba>
    1f4c:	99 8b       	std	Y+17, r25	; 0x11
    1f4e:	88 8b       	std	Y+16, r24	; 0x10
    1f50:	0f c0       	rjmp	.+30     	; 0x1f70 <LCD_init+0x7e2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1f52:	6f 8d       	ldd	r22, Y+31	; 0x1f
    1f54:	78 a1       	ldd	r23, Y+32	; 0x20
    1f56:	89 a1       	ldd	r24, Y+33	; 0x21
    1f58:	9a a1       	ldd	r25, Y+34	; 0x22
    1f5a:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1f5e:	dc 01       	movw	r26, r24
    1f60:	cb 01       	movw	r24, r22
    1f62:	8e 8f       	std	Y+30, r24	; 0x1e
    1f64:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1f66:	8f 87       	std	Y+15, r24	; 0x0f
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1f68:	8f 85       	ldd	r24, Y+15	; 0x0f
    1f6a:	8a 95       	dec	r24
    1f6c:	f1 f7       	brne	.-4      	; 0x1f6a <LCD_init+0x7dc>
    1f6e:	8f 87       	std	Y+15, r24	; 0x0f
    1f70:	80 e0       	ldi	r24, 0x00	; 0
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	a0 e0       	ldi	r26, 0x00	; 0
    1f76:	b0 e4       	ldi	r27, 0x40	; 64
    1f78:	8b 87       	std	Y+11, r24	; 0x0b
    1f7a:	9c 87       	std	Y+12, r25	; 0x0c
    1f7c:	ad 87       	std	Y+13, r26	; 0x0d
    1f7e:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1f80:	6b 85       	ldd	r22, Y+11	; 0x0b
    1f82:	7c 85       	ldd	r23, Y+12	; 0x0c
    1f84:	8d 85       	ldd	r24, Y+13	; 0x0d
    1f86:	9e 85       	ldd	r25, Y+14	; 0x0e
    1f88:	20 e0       	ldi	r18, 0x00	; 0
    1f8a:	30 e0       	ldi	r19, 0x00	; 0
    1f8c:	4a ef       	ldi	r20, 0xFA	; 250
    1f8e:	54 e4       	ldi	r21, 0x44	; 68
    1f90:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1f94:	dc 01       	movw	r26, r24
    1f96:	cb 01       	movw	r24, r22
    1f98:	8f 83       	std	Y+7, r24	; 0x07
    1f9a:	98 87       	std	Y+8, r25	; 0x08
    1f9c:	a9 87       	std	Y+9, r26	; 0x09
    1f9e:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1fa0:	6f 81       	ldd	r22, Y+7	; 0x07
    1fa2:	78 85       	ldd	r23, Y+8	; 0x08
    1fa4:	89 85       	ldd	r24, Y+9	; 0x09
    1fa6:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fa8:	20 e0       	ldi	r18, 0x00	; 0
    1faa:	30 e0       	ldi	r19, 0x00	; 0
    1fac:	40 e8       	ldi	r20, 0x80	; 128
    1fae:	5f e3       	ldi	r21, 0x3F	; 63
    1fb0:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    1fb4:	88 23       	and	r24, r24
    1fb6:	2c f4       	brge	.+10     	; 0x1fc2 <LCD_init+0x834>
		__ticks = 1;
    1fb8:	81 e0       	ldi	r24, 0x01	; 1
    1fba:	90 e0       	ldi	r25, 0x00	; 0
    1fbc:	9e 83       	std	Y+6, r25	; 0x06
    1fbe:	8d 83       	std	Y+5, r24	; 0x05
    1fc0:	3f c0       	rjmp	.+126    	; 0x2040 <LCD_init+0x8b2>
	else if (__tmp > 65535)
    1fc2:	6f 81       	ldd	r22, Y+7	; 0x07
    1fc4:	78 85       	ldd	r23, Y+8	; 0x08
    1fc6:	89 85       	ldd	r24, Y+9	; 0x09
    1fc8:	9a 85       	ldd	r25, Y+10	; 0x0a
    1fca:	20 e0       	ldi	r18, 0x00	; 0
    1fcc:	3f ef       	ldi	r19, 0xFF	; 255
    1fce:	4f e7       	ldi	r20, 0x7F	; 127
    1fd0:	57 e4       	ldi	r21, 0x47	; 71
    1fd2:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    1fd6:	18 16       	cp	r1, r24
    1fd8:	4c f5       	brge	.+82     	; 0x202c <LCD_init+0x89e>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1fda:	6b 85       	ldd	r22, Y+11	; 0x0b
    1fdc:	7c 85       	ldd	r23, Y+12	; 0x0c
    1fde:	8d 85       	ldd	r24, Y+13	; 0x0d
    1fe0:	9e 85       	ldd	r25, Y+14	; 0x0e
    1fe2:	20 e0       	ldi	r18, 0x00	; 0
    1fe4:	30 e0       	ldi	r19, 0x00	; 0
    1fe6:	40 e2       	ldi	r20, 0x20	; 32
    1fe8:	51 e4       	ldi	r21, 0x41	; 65
    1fea:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    1fee:	dc 01       	movw	r26, r24
    1ff0:	cb 01       	movw	r24, r22
    1ff2:	bc 01       	movw	r22, r24
    1ff4:	cd 01       	movw	r24, r26
    1ff6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    1ffa:	dc 01       	movw	r26, r24
    1ffc:	cb 01       	movw	r24, r22
    1ffe:	9e 83       	std	Y+6, r25	; 0x06
    2000:	8d 83       	std	Y+5, r24	; 0x05
    2002:	0f c0       	rjmp	.+30     	; 0x2022 <LCD_init+0x894>
    2004:	88 ec       	ldi	r24, 0xC8	; 200
    2006:	90 e0       	ldi	r25, 0x00	; 0
    2008:	9c 83       	std	Y+4, r25	; 0x04
    200a:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    200c:	8b 81       	ldd	r24, Y+3	; 0x03
    200e:	9c 81       	ldd	r25, Y+4	; 0x04
    2010:	01 97       	sbiw	r24, 0x01	; 1
    2012:	f1 f7       	brne	.-4      	; 0x2010 <LCD_init+0x882>
    2014:	9c 83       	std	Y+4, r25	; 0x04
    2016:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2018:	8d 81       	ldd	r24, Y+5	; 0x05
    201a:	9e 81       	ldd	r25, Y+6	; 0x06
    201c:	01 97       	sbiw	r24, 0x01	; 1
    201e:	9e 83       	std	Y+6, r25	; 0x06
    2020:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2022:	8d 81       	ldd	r24, Y+5	; 0x05
    2024:	9e 81       	ldd	r25, Y+6	; 0x06
    2026:	00 97       	sbiw	r24, 0x00	; 0
    2028:	69 f7       	brne	.-38     	; 0x2004 <LCD_init+0x876>
    202a:	14 c0       	rjmp	.+40     	; 0x2054 <LCD_init+0x8c6>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    202c:	6f 81       	ldd	r22, Y+7	; 0x07
    202e:	78 85       	ldd	r23, Y+8	; 0x08
    2030:	89 85       	ldd	r24, Y+9	; 0x09
    2032:	9a 85       	ldd	r25, Y+10	; 0x0a
    2034:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2038:	dc 01       	movw	r26, r24
    203a:	cb 01       	movw	r24, r22
    203c:	9e 83       	std	Y+6, r25	; 0x06
    203e:	8d 83       	std	Y+5, r24	; 0x05
    2040:	8d 81       	ldd	r24, Y+5	; 0x05
    2042:	9e 81       	ldd	r25, Y+6	; 0x06
    2044:	9a 83       	std	Y+2, r25	; 0x02
    2046:	89 83       	std	Y+1, r24	; 0x01
    2048:	89 81       	ldd	r24, Y+1	; 0x01
    204a:	9a 81       	ldd	r25, Y+2	; 0x02
    204c:	01 97       	sbiw	r24, 0x01	; 1
    204e:	f1 f7       	brne	.-4      	; 0x204c <LCD_init+0x8be>
    2050:	9a 83       	std	Y+2, r25	; 0x02
    2052:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(50);
	_delay_ms(2);
}
    2054:	c2 59       	subi	r28, 0x92	; 146
    2056:	df 4f       	sbci	r29, 0xFF	; 255
    2058:	0f b6       	in	r0, 0x3f	; 63
    205a:	f8 94       	cli
    205c:	de bf       	out	0x3e, r29	; 62
    205e:	0f be       	out	0x3f, r0	; 63
    2060:	cd bf       	out	0x3d, r28	; 61
    2062:	cf 91       	pop	r28
    2064:	df 91       	pop	r29
    2066:	1f 91       	pop	r17
    2068:	0f 91       	pop	r16
    206a:	08 95       	ret

0000206c <LCD_sendData>:

void LCD_sendData(u8 ARG_u8Data)
{
    206c:	df 93       	push	r29
    206e:	cf 93       	push	r28
    2070:	cd b7       	in	r28, 0x3d	; 61
    2072:	de b7       	in	r29, 0x3e	; 62
    2074:	69 97       	sbiw	r28, 0x19	; 25
    2076:	0f b6       	in	r0, 0x3f	; 63
    2078:	f8 94       	cli
    207a:	de bf       	out	0x3e, r29	; 62
    207c:	0f be       	out	0x3f, r0	; 63
    207e:	cd bf       	out	0x3d, r28	; 61
    2080:	89 8f       	std	Y+25, r24	; 0x19
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_RS_PIN,MDIO_HIGH);
    2082:	82 e0       	ldi	r24, 0x02	; 2
    2084:	60 e0       	ldi	r22, 0x00	; 0
    2086:	42 e0       	ldi	r20, 0x02	; 2
    2088:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_RW_PIN,MDIO_LOW);
    208c:	82 e0       	ldi	r24, 0x02	; 2
    208e:	61 e0       	ldi	r22, 0x01	; 1
    2090:	41 e0       	ldi	r20, 0x01	; 1
    2092:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>


	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN,MDIO_LOW);
    2096:	82 e0       	ldi	r24, 0x02	; 2
    2098:	62 e0       	ldi	r22, 0x02	; 2
    209a:	41 e0       	ldi	r20, 0x01	; 1
    209c:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN,MDIO_HIGH);
    20a0:	82 e0       	ldi	r24, 0x02	; 2
    20a2:	62 e0       	ldi	r22, 0x02	; 2
    20a4:	42 e0       	ldi	r20, 0x02	; 2
    20a6:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
	MDIO_stderrSetPortValue(LCD_DATA_PORT,ARG_u8Data);
    20aa:	81 e0       	ldi	r24, 0x01	; 1
    20ac:	69 8d       	ldd	r22, Y+25	; 0x19
    20ae:	0e 94 90 06 	call	0xd20	; 0xd20 <MDIO_stderrSetPortValue>
    20b2:	80 e0       	ldi	r24, 0x00	; 0
    20b4:	90 e0       	ldi	r25, 0x00	; 0
    20b6:	a0 e0       	ldi	r26, 0x00	; 0
    20b8:	b0 e4       	ldi	r27, 0x40	; 64
    20ba:	8d 8b       	std	Y+21, r24	; 0x15
    20bc:	9e 8b       	std	Y+22, r25	; 0x16
    20be:	af 8b       	std	Y+23, r26	; 0x17
    20c0:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    20c2:	6d 89       	ldd	r22, Y+21	; 0x15
    20c4:	7e 89       	ldd	r23, Y+22	; 0x16
    20c6:	8f 89       	ldd	r24, Y+23	; 0x17
    20c8:	98 8d       	ldd	r25, Y+24	; 0x18
    20ca:	2b ea       	ldi	r18, 0xAB	; 171
    20cc:	3a ea       	ldi	r19, 0xAA	; 170
    20ce:	4a e2       	ldi	r20, 0x2A	; 42
    20d0:	50 e4       	ldi	r21, 0x40	; 64
    20d2:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    20d6:	dc 01       	movw	r26, r24
    20d8:	cb 01       	movw	r24, r22
    20da:	89 8b       	std	Y+17, r24	; 0x11
    20dc:	9a 8b       	std	Y+18, r25	; 0x12
    20de:	ab 8b       	std	Y+19, r26	; 0x13
    20e0:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    20e2:	69 89       	ldd	r22, Y+17	; 0x11
    20e4:	7a 89       	ldd	r23, Y+18	; 0x12
    20e6:	8b 89       	ldd	r24, Y+19	; 0x13
    20e8:	9c 89       	ldd	r25, Y+20	; 0x14
    20ea:	20 e0       	ldi	r18, 0x00	; 0
    20ec:	30 e0       	ldi	r19, 0x00	; 0
    20ee:	40 e8       	ldi	r20, 0x80	; 128
    20f0:	5f e3       	ldi	r21, 0x3F	; 63
    20f2:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    20f6:	88 23       	and	r24, r24
    20f8:	1c f4       	brge	.+6      	; 0x2100 <LCD_sendData+0x94>
		__ticks = 1;
    20fa:	81 e0       	ldi	r24, 0x01	; 1
    20fc:	88 8b       	std	Y+16, r24	; 0x10
    20fe:	91 c0       	rjmp	.+290    	; 0x2222 <LCD_sendData+0x1b6>
	else if (__tmp > 255)
    2100:	69 89       	ldd	r22, Y+17	; 0x11
    2102:	7a 89       	ldd	r23, Y+18	; 0x12
    2104:	8b 89       	ldd	r24, Y+19	; 0x13
    2106:	9c 89       	ldd	r25, Y+20	; 0x14
    2108:	20 e0       	ldi	r18, 0x00	; 0
    210a:	30 e0       	ldi	r19, 0x00	; 0
    210c:	4f e7       	ldi	r20, 0x7F	; 127
    210e:	53 e4       	ldi	r21, 0x43	; 67
    2110:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2114:	18 16       	cp	r1, r24
    2116:	0c f0       	brlt	.+2      	; 0x211a <LCD_sendData+0xae>
    2118:	7b c0       	rjmp	.+246    	; 0x2210 <LCD_sendData+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    211a:	6d 89       	ldd	r22, Y+21	; 0x15
    211c:	7e 89       	ldd	r23, Y+22	; 0x16
    211e:	8f 89       	ldd	r24, Y+23	; 0x17
    2120:	98 8d       	ldd	r25, Y+24	; 0x18
    2122:	20 e0       	ldi	r18, 0x00	; 0
    2124:	30 e0       	ldi	r19, 0x00	; 0
    2126:	4a e7       	ldi	r20, 0x7A	; 122
    2128:	54 e4       	ldi	r21, 0x44	; 68
    212a:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    212e:	dc 01       	movw	r26, r24
    2130:	cb 01       	movw	r24, r22
    2132:	8c 87       	std	Y+12, r24	; 0x0c
    2134:	9d 87       	std	Y+13, r25	; 0x0d
    2136:	ae 87       	std	Y+14, r26	; 0x0e
    2138:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    213a:	6c 85       	ldd	r22, Y+12	; 0x0c
    213c:	7d 85       	ldd	r23, Y+13	; 0x0d
    213e:	8e 85       	ldd	r24, Y+14	; 0x0e
    2140:	9f 85       	ldd	r25, Y+15	; 0x0f
    2142:	20 e0       	ldi	r18, 0x00	; 0
    2144:	30 e0       	ldi	r19, 0x00	; 0
    2146:	4a ef       	ldi	r20, 0xFA	; 250
    2148:	54 e4       	ldi	r21, 0x44	; 68
    214a:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    214e:	dc 01       	movw	r26, r24
    2150:	cb 01       	movw	r24, r22
    2152:	88 87       	std	Y+8, r24	; 0x08
    2154:	99 87       	std	Y+9, r25	; 0x09
    2156:	aa 87       	std	Y+10, r26	; 0x0a
    2158:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    215a:	68 85       	ldd	r22, Y+8	; 0x08
    215c:	79 85       	ldd	r23, Y+9	; 0x09
    215e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2160:	9b 85       	ldd	r25, Y+11	; 0x0b
    2162:	20 e0       	ldi	r18, 0x00	; 0
    2164:	30 e0       	ldi	r19, 0x00	; 0
    2166:	40 e8       	ldi	r20, 0x80	; 128
    2168:	5f e3       	ldi	r21, 0x3F	; 63
    216a:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    216e:	88 23       	and	r24, r24
    2170:	2c f4       	brge	.+10     	; 0x217c <LCD_sendData+0x110>
		__ticks = 1;
    2172:	81 e0       	ldi	r24, 0x01	; 1
    2174:	90 e0       	ldi	r25, 0x00	; 0
    2176:	9f 83       	std	Y+7, r25	; 0x07
    2178:	8e 83       	std	Y+6, r24	; 0x06
    217a:	3f c0       	rjmp	.+126    	; 0x21fa <LCD_sendData+0x18e>
	else if (__tmp > 65535)
    217c:	68 85       	ldd	r22, Y+8	; 0x08
    217e:	79 85       	ldd	r23, Y+9	; 0x09
    2180:	8a 85       	ldd	r24, Y+10	; 0x0a
    2182:	9b 85       	ldd	r25, Y+11	; 0x0b
    2184:	20 e0       	ldi	r18, 0x00	; 0
    2186:	3f ef       	ldi	r19, 0xFF	; 255
    2188:	4f e7       	ldi	r20, 0x7F	; 127
    218a:	57 e4       	ldi	r21, 0x47	; 71
    218c:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    2190:	18 16       	cp	r1, r24
    2192:	4c f5       	brge	.+82     	; 0x21e6 <LCD_sendData+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2194:	6c 85       	ldd	r22, Y+12	; 0x0c
    2196:	7d 85       	ldd	r23, Y+13	; 0x0d
    2198:	8e 85       	ldd	r24, Y+14	; 0x0e
    219a:	9f 85       	ldd	r25, Y+15	; 0x0f
    219c:	20 e0       	ldi	r18, 0x00	; 0
    219e:	30 e0       	ldi	r19, 0x00	; 0
    21a0:	40 e2       	ldi	r20, 0x20	; 32
    21a2:	51 e4       	ldi	r21, 0x41	; 65
    21a4:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    21a8:	dc 01       	movw	r26, r24
    21aa:	cb 01       	movw	r24, r22
    21ac:	bc 01       	movw	r22, r24
    21ae:	cd 01       	movw	r24, r26
    21b0:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21b4:	dc 01       	movw	r26, r24
    21b6:	cb 01       	movw	r24, r22
    21b8:	9f 83       	std	Y+7, r25	; 0x07
    21ba:	8e 83       	std	Y+6, r24	; 0x06
    21bc:	0f c0       	rjmp	.+30     	; 0x21dc <LCD_sendData+0x170>
    21be:	88 ec       	ldi	r24, 0xC8	; 200
    21c0:	90 e0       	ldi	r25, 0x00	; 0
    21c2:	9d 83       	std	Y+5, r25	; 0x05
    21c4:	8c 83       	std	Y+4, r24	; 0x04
    21c6:	8c 81       	ldd	r24, Y+4	; 0x04
    21c8:	9d 81       	ldd	r25, Y+5	; 0x05
    21ca:	01 97       	sbiw	r24, 0x01	; 1
    21cc:	f1 f7       	brne	.-4      	; 0x21ca <LCD_sendData+0x15e>
    21ce:	9d 83       	std	Y+5, r25	; 0x05
    21d0:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    21d2:	8e 81       	ldd	r24, Y+6	; 0x06
    21d4:	9f 81       	ldd	r25, Y+7	; 0x07
    21d6:	01 97       	sbiw	r24, 0x01	; 1
    21d8:	9f 83       	std	Y+7, r25	; 0x07
    21da:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    21dc:	8e 81       	ldd	r24, Y+6	; 0x06
    21de:	9f 81       	ldd	r25, Y+7	; 0x07
    21e0:	00 97       	sbiw	r24, 0x00	; 0
    21e2:	69 f7       	brne	.-38     	; 0x21be <LCD_sendData+0x152>
    21e4:	24 c0       	rjmp	.+72     	; 0x222e <LCD_sendData+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    21e6:	68 85       	ldd	r22, Y+8	; 0x08
    21e8:	79 85       	ldd	r23, Y+9	; 0x09
    21ea:	8a 85       	ldd	r24, Y+10	; 0x0a
    21ec:	9b 85       	ldd	r25, Y+11	; 0x0b
    21ee:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    21f2:	dc 01       	movw	r26, r24
    21f4:	cb 01       	movw	r24, r22
    21f6:	9f 83       	std	Y+7, r25	; 0x07
    21f8:	8e 83       	std	Y+6, r24	; 0x06
    21fa:	8e 81       	ldd	r24, Y+6	; 0x06
    21fc:	9f 81       	ldd	r25, Y+7	; 0x07
    21fe:	9b 83       	std	Y+3, r25	; 0x03
    2200:	8a 83       	std	Y+2, r24	; 0x02
    2202:	8a 81       	ldd	r24, Y+2	; 0x02
    2204:	9b 81       	ldd	r25, Y+3	; 0x03
    2206:	01 97       	sbiw	r24, 0x01	; 1
    2208:	f1 f7       	brne	.-4      	; 0x2206 <LCD_sendData+0x19a>
    220a:	9b 83       	std	Y+3, r25	; 0x03
    220c:	8a 83       	std	Y+2, r24	; 0x02
    220e:	0f c0       	rjmp	.+30     	; 0x222e <LCD_sendData+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    2210:	69 89       	ldd	r22, Y+17	; 0x11
    2212:	7a 89       	ldd	r23, Y+18	; 0x12
    2214:	8b 89       	ldd	r24, Y+19	; 0x13
    2216:	9c 89       	ldd	r25, Y+20	; 0x14
    2218:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    221c:	dc 01       	movw	r26, r24
    221e:	cb 01       	movw	r24, r22
    2220:	88 8b       	std	Y+16, r24	; 0x10
    2222:	88 89       	ldd	r24, Y+16	; 0x10
    2224:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2226:	89 81       	ldd	r24, Y+1	; 0x01
    2228:	8a 95       	dec	r24
    222a:	f1 f7       	brne	.-4      	; 0x2228 <LCD_sendData+0x1bc>
    222c:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(2);
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN,MDIO_LOW);
    222e:	82 e0       	ldi	r24, 0x02	; 2
    2230:	62 e0       	ldi	r22, 0x02	; 2
    2232:	41 e0       	ldi	r20, 0x01	; 1
    2234:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
}
    2238:	69 96       	adiw	r28, 0x19	; 25
    223a:	0f b6       	in	r0, 0x3f	; 63
    223c:	f8 94       	cli
    223e:	de bf       	out	0x3e, r29	; 62
    2240:	0f be       	out	0x3f, r0	; 63
    2242:	cd bf       	out	0x3d, r28	; 61
    2244:	cf 91       	pop	r28
    2246:	df 91       	pop	r29
    2248:	08 95       	ret

0000224a <LCD_sendCmd>:

void LCD_sendCmd(u8 ARG_u8Cmd)
{
    224a:	df 93       	push	r29
    224c:	cf 93       	push	r28
    224e:	cd b7       	in	r28, 0x3d	; 61
    2250:	de b7       	in	r29, 0x3e	; 62
    2252:	69 97       	sbiw	r28, 0x19	; 25
    2254:	0f b6       	in	r0, 0x3f	; 63
    2256:	f8 94       	cli
    2258:	de bf       	out	0x3e, r29	; 62
    225a:	0f be       	out	0x3f, r0	; 63
    225c:	cd bf       	out	0x3d, r28	; 61
    225e:	89 8f       	std	Y+25, r24	; 0x19
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_RS_PIN,MDIO_LOW);
    2260:	82 e0       	ldi	r24, 0x02	; 2
    2262:	60 e0       	ldi	r22, 0x00	; 0
    2264:	41 e0       	ldi	r20, 0x01	; 1
    2266:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_RW_PIN,MDIO_LOW);
    226a:	82 e0       	ldi	r24, 0x02	; 2
    226c:	61 e0       	ldi	r22, 0x01	; 1
    226e:	41 e0       	ldi	r20, 0x01	; 1
    2270:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>


	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN,MDIO_LOW);
    2274:	82 e0       	ldi	r24, 0x02	; 2
    2276:	62 e0       	ldi	r22, 0x02	; 2
    2278:	41 e0       	ldi	r20, 0x01	; 1
    227a:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN,MDIO_HIGH);
    227e:	82 e0       	ldi	r24, 0x02	; 2
    2280:	62 e0       	ldi	r22, 0x02	; 2
    2282:	42 e0       	ldi	r20, 0x02	; 2
    2284:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
	MDIO_stderrSetPortValue(LCD_DATA_PORT,ARG_u8Cmd);
    2288:	81 e0       	ldi	r24, 0x01	; 1
    228a:	69 8d       	ldd	r22, Y+25	; 0x19
    228c:	0e 94 90 06 	call	0xd20	; 0xd20 <MDIO_stderrSetPortValue>
    2290:	80 e0       	ldi	r24, 0x00	; 0
    2292:	90 e0       	ldi	r25, 0x00	; 0
    2294:	a0 e0       	ldi	r26, 0x00	; 0
    2296:	b0 e4       	ldi	r27, 0x40	; 64
    2298:	8d 8b       	std	Y+21, r24	; 0x15
    229a:	9e 8b       	std	Y+22, r25	; 0x16
    229c:	af 8b       	std	Y+23, r26	; 0x17
    229e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    22a0:	6d 89       	ldd	r22, Y+21	; 0x15
    22a2:	7e 89       	ldd	r23, Y+22	; 0x16
    22a4:	8f 89       	ldd	r24, Y+23	; 0x17
    22a6:	98 8d       	ldd	r25, Y+24	; 0x18
    22a8:	2b ea       	ldi	r18, 0xAB	; 171
    22aa:	3a ea       	ldi	r19, 0xAA	; 170
    22ac:	4a e2       	ldi	r20, 0x2A	; 42
    22ae:	50 e4       	ldi	r21, 0x40	; 64
    22b0:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    22b4:	dc 01       	movw	r26, r24
    22b6:	cb 01       	movw	r24, r22
    22b8:	89 8b       	std	Y+17, r24	; 0x11
    22ba:	9a 8b       	std	Y+18, r25	; 0x12
    22bc:	ab 8b       	std	Y+19, r26	; 0x13
    22be:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    22c0:	69 89       	ldd	r22, Y+17	; 0x11
    22c2:	7a 89       	ldd	r23, Y+18	; 0x12
    22c4:	8b 89       	ldd	r24, Y+19	; 0x13
    22c6:	9c 89       	ldd	r25, Y+20	; 0x14
    22c8:	20 e0       	ldi	r18, 0x00	; 0
    22ca:	30 e0       	ldi	r19, 0x00	; 0
    22cc:	40 e8       	ldi	r20, 0x80	; 128
    22ce:	5f e3       	ldi	r21, 0x3F	; 63
    22d0:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    22d4:	88 23       	and	r24, r24
    22d6:	1c f4       	brge	.+6      	; 0x22de <LCD_sendCmd+0x94>
		__ticks = 1;
    22d8:	81 e0       	ldi	r24, 0x01	; 1
    22da:	88 8b       	std	Y+16, r24	; 0x10
    22dc:	91 c0       	rjmp	.+290    	; 0x2400 <LCD_sendCmd+0x1b6>
	else if (__tmp > 255)
    22de:	69 89       	ldd	r22, Y+17	; 0x11
    22e0:	7a 89       	ldd	r23, Y+18	; 0x12
    22e2:	8b 89       	ldd	r24, Y+19	; 0x13
    22e4:	9c 89       	ldd	r25, Y+20	; 0x14
    22e6:	20 e0       	ldi	r18, 0x00	; 0
    22e8:	30 e0       	ldi	r19, 0x00	; 0
    22ea:	4f e7       	ldi	r20, 0x7F	; 127
    22ec:	53 e4       	ldi	r21, 0x43	; 67
    22ee:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    22f2:	18 16       	cp	r1, r24
    22f4:	0c f0       	brlt	.+2      	; 0x22f8 <LCD_sendCmd+0xae>
    22f6:	7b c0       	rjmp	.+246    	; 0x23ee <LCD_sendCmd+0x1a4>
	{
		_delay_ms(__us / 1000.0);
    22f8:	6d 89       	ldd	r22, Y+21	; 0x15
    22fa:	7e 89       	ldd	r23, Y+22	; 0x16
    22fc:	8f 89       	ldd	r24, Y+23	; 0x17
    22fe:	98 8d       	ldd	r25, Y+24	; 0x18
    2300:	20 e0       	ldi	r18, 0x00	; 0
    2302:	30 e0       	ldi	r19, 0x00	; 0
    2304:	4a e7       	ldi	r20, 0x7A	; 122
    2306:	54 e4       	ldi	r21, 0x44	; 68
    2308:	0e 94 11 03 	call	0x622	; 0x622 <__divsf3>
    230c:	dc 01       	movw	r26, r24
    230e:	cb 01       	movw	r24, r22
    2310:	8c 87       	std	Y+12, r24	; 0x0c
    2312:	9d 87       	std	Y+13, r25	; 0x0d
    2314:	ae 87       	std	Y+14, r26	; 0x0e
    2316:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2318:	6c 85       	ldd	r22, Y+12	; 0x0c
    231a:	7d 85       	ldd	r23, Y+13	; 0x0d
    231c:	8e 85       	ldd	r24, Y+14	; 0x0e
    231e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2320:	20 e0       	ldi	r18, 0x00	; 0
    2322:	30 e0       	ldi	r19, 0x00	; 0
    2324:	4a ef       	ldi	r20, 0xFA	; 250
    2326:	54 e4       	ldi	r21, 0x44	; 68
    2328:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    232c:	dc 01       	movw	r26, r24
    232e:	cb 01       	movw	r24, r22
    2330:	88 87       	std	Y+8, r24	; 0x08
    2332:	99 87       	std	Y+9, r25	; 0x09
    2334:	aa 87       	std	Y+10, r26	; 0x0a
    2336:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2338:	68 85       	ldd	r22, Y+8	; 0x08
    233a:	79 85       	ldd	r23, Y+9	; 0x09
    233c:	8a 85       	ldd	r24, Y+10	; 0x0a
    233e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2340:	20 e0       	ldi	r18, 0x00	; 0
    2342:	30 e0       	ldi	r19, 0x00	; 0
    2344:	40 e8       	ldi	r20, 0x80	; 128
    2346:	5f e3       	ldi	r21, 0x3F	; 63
    2348:	0e 94 1d 04 	call	0x83a	; 0x83a <__ltsf2>
    234c:	88 23       	and	r24, r24
    234e:	2c f4       	brge	.+10     	; 0x235a <LCD_sendCmd+0x110>
		__ticks = 1;
    2350:	81 e0       	ldi	r24, 0x01	; 1
    2352:	90 e0       	ldi	r25, 0x00	; 0
    2354:	9f 83       	std	Y+7, r25	; 0x07
    2356:	8e 83       	std	Y+6, r24	; 0x06
    2358:	3f c0       	rjmp	.+126    	; 0x23d8 <LCD_sendCmd+0x18e>
	else if (__tmp > 65535)
    235a:	68 85       	ldd	r22, Y+8	; 0x08
    235c:	79 85       	ldd	r23, Y+9	; 0x09
    235e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2360:	9b 85       	ldd	r25, Y+11	; 0x0b
    2362:	20 e0       	ldi	r18, 0x00	; 0
    2364:	3f ef       	ldi	r19, 0xFF	; 255
    2366:	4f e7       	ldi	r20, 0x7F	; 127
    2368:	57 e4       	ldi	r21, 0x47	; 71
    236a:	0e 94 bd 03 	call	0x77a	; 0x77a <__gtsf2>
    236e:	18 16       	cp	r1, r24
    2370:	4c f5       	brge	.+82     	; 0x23c4 <LCD_sendCmd+0x17a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2372:	6c 85       	ldd	r22, Y+12	; 0x0c
    2374:	7d 85       	ldd	r23, Y+13	; 0x0d
    2376:	8e 85       	ldd	r24, Y+14	; 0x0e
    2378:	9f 85       	ldd	r25, Y+15	; 0x0f
    237a:	20 e0       	ldi	r18, 0x00	; 0
    237c:	30 e0       	ldi	r19, 0x00	; 0
    237e:	40 e2       	ldi	r20, 0x20	; 32
    2380:	51 e4       	ldi	r21, 0x41	; 65
    2382:	0e 94 17 02 	call	0x42e	; 0x42e <__mulsf3>
    2386:	dc 01       	movw	r26, r24
    2388:	cb 01       	movw	r24, r22
    238a:	bc 01       	movw	r22, r24
    238c:	cd 01       	movw	r24, r26
    238e:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    2392:	dc 01       	movw	r26, r24
    2394:	cb 01       	movw	r24, r22
    2396:	9f 83       	std	Y+7, r25	; 0x07
    2398:	8e 83       	std	Y+6, r24	; 0x06
    239a:	0f c0       	rjmp	.+30     	; 0x23ba <LCD_sendCmd+0x170>
    239c:	88 ec       	ldi	r24, 0xC8	; 200
    239e:	90 e0       	ldi	r25, 0x00	; 0
    23a0:	9d 83       	std	Y+5, r25	; 0x05
    23a2:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    23a4:	8c 81       	ldd	r24, Y+4	; 0x04
    23a6:	9d 81       	ldd	r25, Y+5	; 0x05
    23a8:	01 97       	sbiw	r24, 0x01	; 1
    23aa:	f1 f7       	brne	.-4      	; 0x23a8 <LCD_sendCmd+0x15e>
    23ac:	9d 83       	std	Y+5, r25	; 0x05
    23ae:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    23b0:	8e 81       	ldd	r24, Y+6	; 0x06
    23b2:	9f 81       	ldd	r25, Y+7	; 0x07
    23b4:	01 97       	sbiw	r24, 0x01	; 1
    23b6:	9f 83       	std	Y+7, r25	; 0x07
    23b8:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    23ba:	8e 81       	ldd	r24, Y+6	; 0x06
    23bc:	9f 81       	ldd	r25, Y+7	; 0x07
    23be:	00 97       	sbiw	r24, 0x00	; 0
    23c0:	69 f7       	brne	.-38     	; 0x239c <LCD_sendCmd+0x152>
    23c2:	24 c0       	rjmp	.+72     	; 0x240c <LCD_sendCmd+0x1c2>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    23c4:	68 85       	ldd	r22, Y+8	; 0x08
    23c6:	79 85       	ldd	r23, Y+9	; 0x09
    23c8:	8a 85       	ldd	r24, Y+10	; 0x0a
    23ca:	9b 85       	ldd	r25, Y+11	; 0x0b
    23cc:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23d0:	dc 01       	movw	r26, r24
    23d2:	cb 01       	movw	r24, r22
    23d4:	9f 83       	std	Y+7, r25	; 0x07
    23d6:	8e 83       	std	Y+6, r24	; 0x06
    23d8:	8e 81       	ldd	r24, Y+6	; 0x06
    23da:	9f 81       	ldd	r25, Y+7	; 0x07
    23dc:	9b 83       	std	Y+3, r25	; 0x03
    23de:	8a 83       	std	Y+2, r24	; 0x02
    23e0:	8a 81       	ldd	r24, Y+2	; 0x02
    23e2:	9b 81       	ldd	r25, Y+3	; 0x03
    23e4:	01 97       	sbiw	r24, 0x01	; 1
    23e6:	f1 f7       	brne	.-4      	; 0x23e4 <LCD_sendCmd+0x19a>
    23e8:	9b 83       	std	Y+3, r25	; 0x03
    23ea:	8a 83       	std	Y+2, r24	; 0x02
    23ec:	0f c0       	rjmp	.+30     	; 0x240c <LCD_sendCmd+0x1c2>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    23ee:	69 89       	ldd	r22, Y+17	; 0x11
    23f0:	7a 89       	ldd	r23, Y+18	; 0x12
    23f2:	8b 89       	ldd	r24, Y+19	; 0x13
    23f4:	9c 89       	ldd	r25, Y+20	; 0x14
    23f6:	0e 94 41 00 	call	0x82	; 0x82 <__fixunssfsi>
    23fa:	dc 01       	movw	r26, r24
    23fc:	cb 01       	movw	r24, r22
    23fe:	88 8b       	std	Y+16, r24	; 0x10
    2400:	88 89       	ldd	r24, Y+16	; 0x10
    2402:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2404:	89 81       	ldd	r24, Y+1	; 0x01
    2406:	8a 95       	dec	r24
    2408:	f1 f7       	brne	.-4      	; 0x2406 <LCD_sendCmd+0x1bc>
    240a:	89 83       	std	Y+1, r24	; 0x01
	_delay_us(2);
	MDIO_stderrSetPinValue(LCD_CTRL_PORT, LCD_EN_PIN,MDIO_LOW);
    240c:	82 e0       	ldi	r24, 0x02	; 2
    240e:	62 e0       	ldi	r22, 0x02	; 2
    2410:	41 e0       	ldi	r20, 0x01	; 1
    2412:	0e 94 23 09 	call	0x1246	; 0x1246 <MDIO_stderrSetPinValue>
}
    2416:	69 96       	adiw	r28, 0x19	; 25
    2418:	0f b6       	in	r0, 0x3f	; 63
    241a:	f8 94       	cli
    241c:	de bf       	out	0x3e, r29	; 62
    241e:	0f be       	out	0x3f, r0	; 63
    2420:	cd bf       	out	0x3d, r28	; 61
    2422:	cf 91       	pop	r28
    2424:	df 91       	pop	r29
    2426:	08 95       	ret

00002428 <__prologue_saves__>:
    2428:	2f 92       	push	r2
    242a:	3f 92       	push	r3
    242c:	4f 92       	push	r4
    242e:	5f 92       	push	r5
    2430:	6f 92       	push	r6
    2432:	7f 92       	push	r7
    2434:	8f 92       	push	r8
    2436:	9f 92       	push	r9
    2438:	af 92       	push	r10
    243a:	bf 92       	push	r11
    243c:	cf 92       	push	r12
    243e:	df 92       	push	r13
    2440:	ef 92       	push	r14
    2442:	ff 92       	push	r15
    2444:	0f 93       	push	r16
    2446:	1f 93       	push	r17
    2448:	cf 93       	push	r28
    244a:	df 93       	push	r29
    244c:	cd b7       	in	r28, 0x3d	; 61
    244e:	de b7       	in	r29, 0x3e	; 62
    2450:	ca 1b       	sub	r28, r26
    2452:	db 0b       	sbc	r29, r27
    2454:	0f b6       	in	r0, 0x3f	; 63
    2456:	f8 94       	cli
    2458:	de bf       	out	0x3e, r29	; 62
    245a:	0f be       	out	0x3f, r0	; 63
    245c:	cd bf       	out	0x3d, r28	; 61
    245e:	09 94       	ijmp

00002460 <__epilogue_restores__>:
    2460:	2a 88       	ldd	r2, Y+18	; 0x12
    2462:	39 88       	ldd	r3, Y+17	; 0x11
    2464:	48 88       	ldd	r4, Y+16	; 0x10
    2466:	5f 84       	ldd	r5, Y+15	; 0x0f
    2468:	6e 84       	ldd	r6, Y+14	; 0x0e
    246a:	7d 84       	ldd	r7, Y+13	; 0x0d
    246c:	8c 84       	ldd	r8, Y+12	; 0x0c
    246e:	9b 84       	ldd	r9, Y+11	; 0x0b
    2470:	aa 84       	ldd	r10, Y+10	; 0x0a
    2472:	b9 84       	ldd	r11, Y+9	; 0x09
    2474:	c8 84       	ldd	r12, Y+8	; 0x08
    2476:	df 80       	ldd	r13, Y+7	; 0x07
    2478:	ee 80       	ldd	r14, Y+6	; 0x06
    247a:	fd 80       	ldd	r15, Y+5	; 0x05
    247c:	0c 81       	ldd	r16, Y+4	; 0x04
    247e:	1b 81       	ldd	r17, Y+3	; 0x03
    2480:	aa 81       	ldd	r26, Y+2	; 0x02
    2482:	b9 81       	ldd	r27, Y+1	; 0x01
    2484:	ce 0f       	add	r28, r30
    2486:	d1 1d       	adc	r29, r1
    2488:	0f b6       	in	r0, 0x3f	; 63
    248a:	f8 94       	cli
    248c:	de bf       	out	0x3e, r29	; 62
    248e:	0f be       	out	0x3f, r0	; 63
    2490:	cd bf       	out	0x3d, r28	; 61
    2492:	ed 01       	movw	r28, r26
    2494:	08 95       	ret

00002496 <_exit>:
    2496:	f8 94       	cli

00002498 <__stop_program>:
    2498:	ff cf       	rjmp	.-2      	; 0x2498 <__stop_program>
