<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › mn10300 › include › asm › rtc-regs.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>rtc-regs.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/* MN10300 on-chip Real-Time Clock registers</span>
<span class="cm"> *</span>
<span class="cm"> * Copyright (C) 2007 Red Hat, Inc. All Rights Reserved.</span>
<span class="cm"> * Written by David Howells (dhowells@redhat.com)</span>
<span class="cm"> *</span>
<span class="cm"> * This program is free software; you can redistribute it and/or</span>
<span class="cm"> * modify it under the terms of the GNU General Public Licence</span>
<span class="cm"> * as published by the Free Software Foundation; either version</span>
<span class="cm"> * 2 of the Licence, or (at your option) any later version.</span>
<span class="cm"> */</span>
<span class="cp">#ifndef _ASM_RTC_REGS_H</span>
<span class="cp">#define _ASM_RTC_REGS_H</span>

<span class="cp">#include &lt;asm/intctl-regs.h&gt;</span>

<span class="cp">#ifdef __KERNEL__</span>

<span class="cp">#define RTSCR			__SYSREG(0xd8600000, u8) </span><span class="cm">/* RTC seconds count reg */</span><span class="cp"></span>
<span class="cp">#define RTSAR			__SYSREG(0xd8600001, u8) </span><span class="cm">/* RTC seconds alarm reg */</span><span class="cp"></span>
<span class="cp">#define RTMCR			__SYSREG(0xd8600002, u8) </span><span class="cm">/* RTC minutes count reg */</span><span class="cp"></span>
<span class="cp">#define RTMAR			__SYSREG(0xd8600003, u8) </span><span class="cm">/* RTC minutes alarm reg */</span><span class="cp"></span>
<span class="cp">#define RTHCR			__SYSREG(0xd8600004, u8) </span><span class="cm">/* RTC hours count reg */</span><span class="cp"></span>
<span class="cp">#define RTHAR			__SYSREG(0xd8600005, u8) </span><span class="cm">/* RTC hours alarm reg */</span><span class="cp"></span>
<span class="cp">#define RTDWCR			__SYSREG(0xd8600006, u8) </span><span class="cm">/* RTC day of the week count reg */</span><span class="cp"></span>
<span class="cp">#define RTDMCR			__SYSREG(0xd8600007, u8) </span><span class="cm">/* RTC days count reg */</span><span class="cp"></span>
<span class="cp">#define RTMTCR			__SYSREG(0xd8600008, u8) </span><span class="cm">/* RTC months count reg */</span><span class="cp"></span>
<span class="cp">#define RTYCR			__SYSREG(0xd8600009, u8) </span><span class="cm">/* RTC years count reg */</span><span class="cp"></span>

<span class="cp">#define RTCRA			__SYSREG(0xd860000a, u8)</span><span class="cm">/* RTC control reg A */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS		0x0f	</span><span class="cm">/* periodic timer interrupt cycle setting */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_NONE		0x00	</span><span class="cm">/* - off */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_3_90625ms	0x01	</span><span class="cm">/* - 3.90625ms	(1/256s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_7_8125ms	0x02	</span><span class="cm">/* - 7.8125ms	(1/128s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_122_070us	0x03	</span><span class="cm">/* - 122.070us	(1/8192s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_244_141us	0x04	</span><span class="cm">/* - 244.141us	(1/4096s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_488_281us	0x05	</span><span class="cm">/* - 488.281us	(1/2048s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_976_5625us	0x06	</span><span class="cm">/* - 976.5625us	(1/1024s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_1_953125ms	0x07	</span><span class="cm">/* - 1.953125ms	(1/512s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_3_90624ms	0x08	</span><span class="cm">/* - 3.90624ms	(1/256s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_7_8125ms_b	0x09	</span><span class="cm">/* - 7.8125ms	(1/128s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_15_625ms	0x0a	</span><span class="cm">/* - 15.625ms	(1/64s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_31_25ms	0x0b	</span><span class="cm">/* - 31.25ms	(1/32s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_62_5ms		0x0c	</span><span class="cm">/* - 62.5ms	(1/16s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_125ms		0x0d	</span><span class="cm">/* - 125ms	(1/8s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_250ms		0x0e	</span><span class="cm">/* - 250ms	(1/4s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_RS_500ms		0x0f	</span><span class="cm">/* - 500ms	(1/2s) */</span><span class="cp"></span>
<span class="cp">#define RTCRA_DVR		0x40	</span><span class="cm">/* divider reset */</span><span class="cp"></span>
<span class="cp">#define RTCRA_UIP		0x80	</span><span class="cm">/* clock update flag */</span><span class="cp"></span>

<span class="cp">#define RTCRB			__SYSREG(0xd860000b, u8) </span><span class="cm">/* RTC control reg B */</span><span class="cp"></span>
<span class="cp">#define RTCRB_DSE		0x01	</span><span class="cm">/* daylight savings time enable */</span><span class="cp"></span>
<span class="cp">#define RTCRB_TM		0x02	</span><span class="cm">/* time format */</span><span class="cp"></span>
<span class="cp">#define RTCRB_TM_12HR		0x00	</span><span class="cm">/* - 12 hour format */</span><span class="cp"></span>
<span class="cp">#define RTCRB_TM_24HR		0x02	</span><span class="cm">/* - 24 hour format */</span><span class="cp"></span>
<span class="cp">#define RTCRB_DM		0x04	</span><span class="cm">/* numeric value format */</span><span class="cp"></span>
<span class="cp">#define RTCRB_DM_BCD		0x00	</span><span class="cm">/* - BCD */</span><span class="cp"></span>
<span class="cp">#define RTCRB_DM_BINARY		0x04	</span><span class="cm">/* - binary */</span><span class="cp"></span>
<span class="cp">#define RTCRB_UIE		0x10	</span><span class="cm">/* update interrupt disable */</span><span class="cp"></span>
<span class="cp">#define RTCRB_AIE		0x20	</span><span class="cm">/* alarm interrupt disable */</span><span class="cp"></span>
<span class="cp">#define RTCRB_PIE		0x40	</span><span class="cm">/* periodic interrupt disable */</span><span class="cp"></span>
<span class="cp">#define RTCRB_SET		0x80	</span><span class="cm">/* clock update enable */</span><span class="cp"></span>

<span class="cp">#define RTSRC			__SYSREG(0xd860000c, u8) </span><span class="cm">/* RTC status reg C */</span><span class="cp"></span>
<span class="cp">#define RTSRC_UF		0x10	</span><span class="cm">/* update end interrupt flag */</span><span class="cp"></span>
<span class="cp">#define RTSRC_AF		0x20	</span><span class="cm">/* alarm interrupt flag */</span><span class="cp"></span>
<span class="cp">#define RTSRC_PF		0x40	</span><span class="cm">/* periodic interrupt flag */</span><span class="cp"></span>
<span class="cp">#define RTSRC_IRQF		0x80	</span><span class="cm">/* interrupt flag */</span><span class="cp"></span>

<span class="cp">#define RTIRQ			32</span>
<span class="cp">#define RTICR			GxICR(RTIRQ)</span>

<span class="cm">/*</span>
<span class="cm"> * MC146818 RTC compatibility defs for the MN10300 on-chip RTC</span>
<span class="cm"> */</span>
<span class="cp">#define RTC_PORT(x)		0xd8600000</span>
<span class="cp">#define RTC_ALWAYS_BCD		1	</span><span class="cm">/* RTC operates in binary mode */</span><span class="cp"></span>

<span class="cp">#define CMOS_READ(addr)		__SYSREG(0xd8600000 + (addr), u8)</span>
<span class="cp">#define CMOS_WRITE(val, addr)	\</span>
<span class="cp">	do { __SYSREG(0xd8600000 + (addr), u8) = val; } while (0)</span>

<span class="cp">#define RTC_IRQ			RTIRQ</span>

<span class="cp">#endif </span><span class="cm">/* __KERNEL__ */</span><span class="cp"></span>

<span class="cp">#endif </span><span class="cm">/* _ASM_RTC_REGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
