

================================================================
== Vivado HLS Report for 'kernel_fdtd_2d_optimized'
================================================================
* Date:           Tue Aug 28 14:12:20 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        fir_prj
* Solution:       my_version_with_mul
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.731|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------------+------------+------------+------------+---------+
    |         Latency         |         Interval        | Pipeline|
    |     min    |     max    |     min    |     max    |   Type  |
    +------------+------------+------------+------------+---------+
    |  5541053901|  5541053901|  5541053901|  5541053901|   none  |
    +------------+------------+------------+------------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+------------+------------+-----------+-----------+-----------+------+----------+
        |                     |         Latency         | Iteration |  Initiation Interval  | Trip |          |
        |      Loop Name      |     min    |     max    |  Latency  |  achieved |   target  | Count| Pipelined|
        +---------------------+------------+------------+-----------+-----------+-----------+------+----------+
        |- Loop 1             |  5541053900|  5541053900|  110821078|          -|          -|    50|    no    |
        | + Loop 1.1          |        3000|        3000|          3|          -|          -|  1000|    no    |
        | + Loop 1.2          |    16984998|    16984998|      17002|          -|          -|   999|    no    |
        |  ++ Loop 1.2.1      |       17000|       17000|         17|          -|          -|  1000|    no    |
        | + Loop 1.3          |    16985000|    16985000|      16985|          -|          -|  1000|    no    |
        |  ++ Loop 1.3.1      |       16983|       16983|         17|          -|          -|   999|    no    |
        | + Loop 1.4          |    76848075|    76848075|      76925|          -|          -|   999|    no    |
        |  ++ Loop 1.4.1      |       76923|       76923|         77|          -|          -|   999|    no    |
        |   +++ Loop 1.4.1.1  |          38|          38|          2|          -|          -|    19|    no    |
        +---------------------+------------+------------+-----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 78
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond2)
	6  / (exitcond2)
4 --> 
	5  / true
5 --> 
	3  / true
6 --> 
	7  / (!exitcond3)
	24  / (exitcond3)
7 --> 
	8  / (!exitcond4)
	6  / (exitcond4)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	7  / true
24 --> 
	25  / (!exitcond9)
	42  / (exitcond9)
25 --> 
	26  / (!exitcond8)
	24  / (exitcond8)
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	25  / true
42 --> 
	43  / (!exitcond7)
	2  / (exitcond7)
43 --> 
	44  / (!exitcond)
	42  / (exitcond)
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	52  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	55  / true
55 --> 
	56  / true
56 --> 
	57  / true
57 --> 
	58  / true
58 --> 
	59  / true
59 --> 
	60  / true
60 --> 
	61  / true
61 --> 
	62  / true
62 --> 
	63  / true
63 --> 
	64  / true
64 --> 
	65  / true
65 --> 
	66  / true
66 --> 
	67  / true
67 --> 
	68  / true
68 --> 
	69  / true
69 --> 
	70  / true
70 --> 
	71  / (!tmp_45)
	72  / (tmp_45)
71 --> 
	70  / true
72 --> 
	73  / true
73 --> 
	74  / true
74 --> 
	75  / true
75 --> 
	76  / true
76 --> 
	77  / true
77 --> 
	78  / true
78 --> 
	43  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.06>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %tmax) nounwind, !map !286"   --->   Operation 79 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %nx) nounwind, !map !292"   --->   Operation 80 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 %ny) nounwind, !map !296"   --->   Operation 81 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ex) nounwind, !map !300"   --->   Operation 82 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %ey) nounwind, !map !306"   --->   Operation 83 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1000000 x double]* %hz) nounwind, !map !310"   --->   Operation 84 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([50 x double]* %p_fict_s) nounwind, !map !314"   --->   Operation 85 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([25 x i8]* @kernel_fdtd_2d_optim) nounwind"   --->   Operation 86 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (1.06ns)   --->   "br label %.loopexit" [fdtd-2d.cpp:372]   --->   Operation 87 'br' <Predicate = true> <Delay = 1.06>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%t = phi i6 [ 0, %0 ], [ %t_1, %.loopexit.loopexit ]"   --->   Operation 88 'phi' 't' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (1.15ns)   --->   "%exitcond1 = icmp eq i6 %t, -14" [fdtd-2d.cpp:372]   --->   Operation 89 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.15> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind"   --->   Operation 90 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (1.35ns)   --->   "%t_1 = add i6 %t, 1" [fdtd-2d.cpp:372]   --->   Operation 91 'add' 't_1' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %8, label %.preheader19.preheader" [fdtd-2d.cpp:372]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%tmp = zext i6 %t to i64" [fdtd-2d.cpp:375]   --->   Operation 93 'zext' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%p_fict_addr = getelementptr [50 x double]* %p_fict_s, i64 0, i64 %tmp" [fdtd-2d.cpp:375]   --->   Operation 94 'getelementptr' 'p_fict_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 95 [1/1] (1.06ns)   --->   "br label %.preheader19" [fdtd-2d.cpp:374]   --->   Operation 95 'br' <Predicate = (!exitcond1)> <Delay = 1.06>
ST_2 : Operation 96 [1/1] (0.00ns)   --->   "ret void" [fdtd-2d.cpp:391]   --->   Operation 96 'ret' <Predicate = (exitcond1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.66>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_4, %1 ], [ 0, %.preheader19.preheader ]"   --->   Operation 97 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.29ns)   --->   "%exitcond2 = icmp eq i10 %j, -24" [fdtd-2d.cpp:374]   --->   Operation 98 'icmp' 'exitcond2' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [1/1] (0.00ns)   --->   "%empty_12 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 99 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 100 [1/1] (1.41ns)   --->   "%j_4 = add i10 %j, 1" [fdtd-2d.cpp:374]   --->   Operation 100 'add' 'j_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %.preheader18.preheader, label %1" [fdtd-2d.cpp:374]   --->   Operation 101 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 102 [2/2] (2.66ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:375]   --->   Operation 102 'load' 'p_fict_load' <Predicate = (!exitcond2)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_3 : Operation 103 [1/1] (1.06ns)   --->   "br label %.preheader18" [fdtd-2d.cpp:377]   --->   Operation 103 'br' <Predicate = (exitcond2)> <Delay = 1.06>

State 4 <SV = 3> <Delay = 5.32>
ST_4 : Operation 104 [1/2] (2.66ns)   --->   "%p_fict_load = load double* %p_fict_addr, align 8" [fdtd-2d.cpp:375]   --->   Operation 104 'load' 'p_fict_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_4 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_s = zext i10 %j to i64" [fdtd-2d.cpp:375]   --->   Operation 105 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%ey_addr = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_s" [fdtd-2d.cpp:375]   --->   Operation 106 'getelementptr' 'ey_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [2/2] (2.66ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [fdtd-2d.cpp:375]   --->   Operation 107 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 5 <SV = 4> <Delay = 2.66>
ST_5 : Operation 108 [1/2] (2.66ns)   --->   "store double %p_fict_load, double* %ey_addr, align 8" [fdtd-2d.cpp:375]   --->   Operation 108 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "br label %.preheader19" [fdtd-2d.cpp:374]   --->   Operation 109 'br' <Predicate = true> <Delay = 0.00>

State 6 <SV = 3> <Delay = 7.20>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%i = phi i10 [ %i_3, %3 ], [ 1, %.preheader18.preheader ]"   --->   Operation 110 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 111 [1/1] (1.29ns)   --->   "%exitcond3 = icmp eq i10 %i, -24" [fdtd-2d.cpp:377]   --->   Operation 111 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 112 [1/1] (0.00ns)   --->   "%empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 112 'speclooptripcount' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 113 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader16.preheader, label %.preheader17.preheader" [fdtd-2d.cpp:377]   --->   Operation 113 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_8_cast = zext i10 %i to i20" [fdtd-2d.cpp:379]   --->   Operation 114 'zext' 'tmp_8_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 115 [1/1] (5.79ns)   --->   "%tmp_1 = mul i20 %tmp_8_cast, 1000" [fdtd-2d.cpp:379]   --->   Operation 115 'mul' 'tmp_1' <Predicate = (!exitcond3)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 116 [1/1] (1.41ns)   --->   "%tmp_9 = add i10 %i, -1" [fdtd-2d.cpp:379]   --->   Operation 116 'add' 'tmp_9' <Predicate = (!exitcond3)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i10 %tmp_9 to i20" [fdtd-2d.cpp:379]   --->   Operation 117 'zext' 'tmp_1_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_6 : Operation 118 [1/1] (5.79ns)   --->   "%tmp_2 = mul i20 %tmp_1_cast, 1000" [fdtd-2d.cpp:379]   --->   Operation 118 'mul' 'tmp_2' <Predicate = (!exitcond3)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 119 [1/1] (1.06ns)   --->   "br label %.preheader17" [fdtd-2d.cpp:378]   --->   Operation 119 'br' <Predicate = (!exitcond3)> <Delay = 1.06>
ST_6 : Operation 120 [1/1] (1.06ns)   --->   "br label %.preheader16"   --->   Operation 120 'br' <Predicate = (exitcond3)> <Delay = 1.06>

State 7 <SV = 4> <Delay = 4.22>
ST_7 : Operation 121 [1/1] (0.00ns)   --->   "%j_1 = phi i10 [ %j_5, %2 ], [ 0, %.preheader17.preheader ]"   --->   Operation 121 'phi' 'j_1' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 122 [1/1] (1.29ns)   --->   "%exitcond4 = icmp eq i10 %j_1, -24" [fdtd-2d.cpp:378]   --->   Operation 122 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 123 [1/1] (0.00ns)   --->   "%empty_14 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 123 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 124 [1/1] (1.41ns)   --->   "%j_5 = add i10 %j_1, 1" [fdtd-2d.cpp:378]   --->   Operation 124 'add' 'j_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 125 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %3, label %2" [fdtd-2d.cpp:378]   --->   Operation 125 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_5_cast = zext i10 %j_1 to i20" [fdtd-2d.cpp:379]   --->   Operation 126 'zext' 'tmp_5_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 127 [1/1] (1.56ns)   --->   "%tmp_3 = add i20 %tmp_5_cast, %tmp_1" [fdtd-2d.cpp:379]   --->   Operation 127 'add' 'tmp_3' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 128 [1/1] (0.00ns)   --->   "%tmp_31_cast = zext i20 %tmp_3 to i64" [fdtd-2d.cpp:379]   --->   Operation 128 'zext' 'tmp_31_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 129 [1/1] (0.00ns)   --->   "%ey_addr_1 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_31_cast" [fdtd-2d.cpp:379]   --->   Operation 129 'getelementptr' 'ey_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 130 [1/1] (0.00ns)   --->   "%hz_addr = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_31_cast" [fdtd-2d.cpp:379]   --->   Operation 130 'getelementptr' 'hz_addr' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 131 [1/1] (1.56ns)   --->   "%tmp_4 = add i20 %tmp_5_cast, %tmp_2" [fdtd-2d.cpp:379]   --->   Operation 131 'add' 'tmp_4' <Predicate = (!exitcond4)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_32_cast = zext i20 %tmp_4 to i64" [fdtd-2d.cpp:379]   --->   Operation 132 'zext' 'tmp_32_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 133 [1/1] (0.00ns)   --->   "%hz_addr_1 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_32_cast" [fdtd-2d.cpp:379]   --->   Operation 133 'getelementptr' 'hz_addr_1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_7 : Operation 134 [4/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:379]   --->   Operation 134 'load' 'hz_load' <Predicate = (!exitcond4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 135 [4/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 135 'load' 'hz_load_1' <Predicate = (!exitcond4)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_7 : Operation 136 [1/1] (1.41ns)   --->   "%i_3 = add i10 %i, 1" [fdtd-2d.cpp:377]   --->   Operation 136 'add' 'i_3' <Predicate = (exitcond4)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 137 [1/1] (0.00ns)   --->   "br label %.preheader18" [fdtd-2d.cpp:377]   --->   Operation 137 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 8 <SV = 5> <Delay = 2.66>
ST_8 : Operation 138 [3/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:379]   --->   Operation 138 'load' 'hz_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_8 : Operation 139 [3/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 139 'load' 'hz_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 9 <SV = 6> <Delay = 2.66>
ST_9 : Operation 140 [2/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:379]   --->   Operation 140 'load' 'hz_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_9 : Operation 141 [2/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 141 'load' 'hz_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 10 <SV = 7> <Delay = 2.66>
ST_10 : Operation 142 [1/4] (2.66ns)   --->   "%hz_load = load double* %hz_addr, align 8" [fdtd-2d.cpp:379]   --->   Operation 142 'load' 'hz_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_10 : Operation 143 [1/4] (2.66ns)   --->   "%hz_load_1 = load double* %hz_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 143 'load' 'hz_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 11 <SV = 8> <Delay = 6.91>
ST_11 : Operation 144 [5/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:379]   --->   Operation 144 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 9> <Delay = 6.91>
ST_12 : Operation 145 [4/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:379]   --->   Operation 145 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 10> <Delay = 6.91>
ST_13 : Operation 146 [4/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 146 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_13 : Operation 147 [3/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:379]   --->   Operation 147 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 11> <Delay = 6.91>
ST_14 : Operation 148 [3/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 148 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_14 : Operation 149 [2/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:379]   --->   Operation 149 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 12> <Delay = 6.91>
ST_15 : Operation 150 [2/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 150 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_15 : Operation 151 [1/5] (6.91ns)   --->   "%in_assign = fsub double %hz_load, %hz_load_1" [fdtd-2d.cpp:379]   --->   Operation 151 'dsub' 'in_assign' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 13> <Delay = 5.66>
ST_16 : Operation 152 [1/4] (2.66ns)   --->   "%ey_load = load double* %ey_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 152 'load' 'ey_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_16 : Operation 153 [1/1] (0.00ns)   --->   "%p_Val2_s = bitcast double %in_assign to i64" [fdtd-2d.cpp:55->fdtd-2d.cpp:99->fdtd-2d.cpp:379]   --->   Operation 153 'bitcast' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 154 [1/1] (0.00ns)   --->   "%p_Repl2_2 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_s, i32 63)" [fdtd-2d.cpp:56->fdtd-2d.cpp:99->fdtd-2d.cpp:379]   --->   Operation 154 'bitselect' 'p_Repl2_2' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 155 [1/1] (0.00ns)   --->   "%new_exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 62) nounwind" [fdtd-2d.cpp:57->fdtd-2d.cpp:99->fdtd-2d.cpp:379]   --->   Operation 155 'partselect' 'new_exp_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 156 [1/1] (0.00ns)   --->   "%new_mant_V = trunc i64 %p_Val2_s to i52" [fdtd-2d.cpp:58->fdtd-2d.cpp:99->fdtd-2d.cpp:379]   --->   Operation 156 'trunc' 'new_mant_V' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 157 [1/1] (0.00ns)   --->   "%xf_V_4_i_cast = zext i52 %new_mant_V to i53" [fdtd-2d.cpp:104->fdtd-2d.cpp:379]   --->   Operation 157 'zext' 'xf_V_4_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 158 [1/1] (1.32ns)   --->   "%tmp_i = icmp eq i11 %new_exp_V, -1" [fdtd-2d.cpp:107->fdtd-2d.cpp:379]   --->   Operation 158 'icmp' 'tmp_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 159 [1/1] (1.32ns)   --->   "%tmp_1_i = icmp eq i11 %new_exp_V, 0" [fdtd-2d.cpp:108->fdtd-2d.cpp:379]   --->   Operation 159 'icmp' 'tmp_1_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 160 [1/1] (1.42ns)   --->   "%new_exp_V_1 = add i11 -1, %new_exp_V" [fdtd-2d.cpp:111->fdtd-2d.cpp:379]   --->   Operation 160 'add' 'new_exp_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%p_new_exp_V_1_i = select i1 %tmp_i, i11 -1, i11 0" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:379]   --->   Operation 161 'select' 'p_new_exp_V_1_i' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_1)   --->   "%tmp_6 = or i1 %tmp_i, %tmp_1_i" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:379]   --->   Operation 162 'or' 'tmp_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 163 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_1 = select i1 %tmp_6, i11 %p_new_exp_V_1_i, i11 %new_exp_V_1" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:379]   --->   Operation 163 'select' 'p_Repl2_1' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 164 [1/1] (0.00ns)   --->   "%tmp_11 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_s, i32 53, i32 62)" [fdtd-2d.cpp:116->fdtd-2d.cpp:379]   --->   Operation 164 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 165 [1/1] (1.29ns)   --->   "%icmp = icmp ne i10 %tmp_11, 0" [fdtd-2d.cpp:116->fdtd-2d.cpp:379]   --->   Operation 165 'icmp' 'icmp' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 166 [1/1] (0.00ns)   --->   "%tmp_7 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_s, i32 52, i32 53)" [fdtd-2d.cpp:118->fdtd-2d.cpp:379]   --->   Operation 166 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 167 [1/1] (1.00ns)   --->   "%shift_V_i_cast = sub i2 -2, %tmp_7" [fdtd-2d.cpp:118->fdtd-2d.cpp:379]   --->   Operation 167 'sub' 'shift_V_i_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i)   --->   "%p_shift_V_i = zext i1 %tmp_1_i to i2" [fdtd-2d.cpp:108->fdtd-2d.cpp:379]   --->   Operation 168 'zext' 'p_shift_V_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i)   --->   "%tmp_5 = or i1 %tmp_1_i, %icmp" [fdtd-2d.cpp:108->fdtd-2d.cpp:379]   --->   Operation 169 'or' 'tmp_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 170 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0274_2_i = select i1 %tmp_5, i2 %p_shift_V_i, i2 %shift_V_i_cast" [fdtd-2d.cpp:108->fdtd-2d.cpp:379]   --->   Operation 170 'select' 'p_0274_2_i' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 171 [1/1] (0.00ns)   --->   "%tmp_2_i = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V) nounwind" [fdtd-2d.cpp:124->fdtd-2d.cpp:379]   --->   Operation 171 'bitconcatenate' 'tmp_2_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 172 [1/1] (0.70ns)   --->   "%xf_V = select i1 %tmp_1_i, i53 %xf_V_4_i_cast, i53 %tmp_2_i" [fdtd-2d.cpp:108->fdtd-2d.cpp:379]   --->   Operation 172 'select' 'xf_V' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%p_i_cast = zext i53 %xf_V to i55" [fdtd-2d.cpp:108->fdtd-2d.cpp:379]   --->   Operation 173 'zext' 'p_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 174 [1/1] (1.32ns)   --->   "%tmp_8_i = icmp ult i11 %new_exp_V, 3" [fdtd-2d.cpp:125->fdtd-2d.cpp:379]   --->   Operation 174 'icmp' 'tmp_8_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 175 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_9_i = zext i2 %p_0274_2_i to i55" [fdtd-2d.cpp:126->fdtd-2d.cpp:379]   --->   Operation 175 'zext' 'tmp_9_i' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_9_i_cast = zext i2 %p_0274_2_i to i53" [fdtd-2d.cpp:126->fdtd-2d.cpp:379]   --->   Operation 176 'zext' 'tmp_9_i_cast' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%r_V_15 = lshr i53 %xf_V, %tmp_9_i_cast" [fdtd-2d.cpp:126->fdtd-2d.cpp:379]   --->   Operation 177 'lshr' 'r_V_15' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%r_V_16 = shl i55 %p_i_cast, %tmp_9_i" [fdtd-2d.cpp:128->fdtd-2d.cpp:379]   --->   Operation 178 'shl' 'r_V_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 179 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_13 = trunc i53 %r_V_15 to i52" [fdtd-2d.cpp:125->fdtd-2d.cpp:379]   --->   Operation 179 'trunc' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_1)   --->   "%tmp_14 = trunc i55 %r_V_16 to i52" [fdtd-2d.cpp:125->fdtd-2d.cpp:379]   --->   Operation 180 'trunc' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 181 [1/1] (2.92ns) (out node of the LUT)   --->   "%new_mant_V_1 = select i1 %tmp_8_i, i52 %tmp_13, i52 %tmp_14" [fdtd-2d.cpp:125->fdtd-2d.cpp:379]   --->   Operation 181 'select' 'new_mant_V_1' <Predicate = true> <Delay = 2.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 182 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V_8 = select i1 %tmp_i, i52 %new_mant_V, i52 %new_mant_V_1" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:379]   --->   Operation 182 'select' 'new_mant_V_8' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 14> <Delay = 6.91>
ST_17 : Operation 183 [1/1] (0.00ns)   --->   "%p_Result_s = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_2, i11 %p_Repl2_1, i52 %new_mant_V_8) nounwind" [fdtd-2d.cpp:82->fdtd-2d.cpp:132->fdtd-2d.cpp:379]   --->   Operation 183 'bitconcatenate' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 184 [1/1] (0.00ns)   --->   "%out = bitcast i64 %p_Result_s to double" [fdtd-2d.cpp:83->fdtd-2d.cpp:132->fdtd-2d.cpp:379]   --->   Operation 184 'bitcast' 'out' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 185 [5/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [fdtd-2d.cpp:379]   --->   Operation 185 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 15> <Delay = 6.91>
ST_18 : Operation 186 [4/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [fdtd-2d.cpp:379]   --->   Operation 186 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 16> <Delay = 6.91>
ST_19 : Operation 187 [3/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [fdtd-2d.cpp:379]   --->   Operation 187 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 17> <Delay = 6.91>
ST_20 : Operation 188 [2/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [fdtd-2d.cpp:379]   --->   Operation 188 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 18> <Delay = 6.91>
ST_21 : Operation 189 [1/5] (6.91ns)   --->   "%tmp_8 = fsub double %ey_load, %out" [fdtd-2d.cpp:379]   --->   Operation 189 'dsub' 'tmp_8' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 19> <Delay = 2.66>
ST_22 : Operation 190 [2/2] (2.66ns)   --->   "store double %tmp_8, double* %ey_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 190 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 23 <SV = 20> <Delay = 2.66>
ST_23 : Operation 191 [1/2] (2.66ns)   --->   "store double %tmp_8, double* %ey_addr_1, align 8" [fdtd-2d.cpp:379]   --->   Operation 191 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_23 : Operation 192 [1/1] (0.00ns)   --->   "br label %.preheader17" [fdtd-2d.cpp:378]   --->   Operation 192 'br' <Predicate = true> <Delay = 0.00>

State 24 <SV = 4> <Delay = 1.56>
ST_24 : Operation 193 [1/1] (0.00ns)   --->   "%i_1 = phi i10 [ %i_5, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]"   --->   Operation 193 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 194 [1/1] (0.00ns)   --->   "%phi_mul = phi i20 [ %next_mul, %.preheader16.loopexit ], [ 0, %.preheader16.preheader ]"   --->   Operation 194 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 195 [1/1] (1.56ns)   --->   "%next_mul = add i20 %phi_mul, 1000"   --->   Operation 195 'add' 'next_mul' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 196 [1/1] (1.29ns)   --->   "%exitcond9 = icmp eq i10 %i_1, -24" [fdtd-2d.cpp:381]   --->   Operation 196 'icmp' 'exitcond9' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 197 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1000, i64 1000, i64 1000) nounwind"   --->   Operation 197 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 198 [1/1] (1.41ns)   --->   "%i_5 = add i10 %i_1, 1" [fdtd-2d.cpp:381]   --->   Operation 198 'add' 'i_5' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 199 [1/1] (0.00ns)   --->   "br i1 %exitcond9, label %.preheader14.preheader, label %.preheader15.preheader" [fdtd-2d.cpp:381]   --->   Operation 199 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 200 [1/1] (1.06ns)   --->   "br label %.preheader15" [fdtd-2d.cpp:382]   --->   Operation 200 'br' <Predicate = (!exitcond9)> <Delay = 1.06>
ST_24 : Operation 201 [1/1] (1.06ns)   --->   "br label %.preheader14"   --->   Operation 201 'br' <Predicate = (exitcond9)> <Delay = 1.06>

State 25 <SV = 5> <Delay = 5.64>
ST_25 : Operation 202 [1/1] (0.00ns)   --->   "%j_2 = phi i10 [ %j_6, %4 ], [ 1, %.preheader15.preheader ]"   --->   Operation 202 'phi' 'j_2' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 203 [1/1] (1.29ns)   --->   "%exitcond8 = icmp eq i10 %j_2, -24" [fdtd-2d.cpp:382]   --->   Operation 203 'icmp' 'exitcond8' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 204 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 204 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 205 [1/1] (0.00ns)   --->   "br i1 %exitcond8, label %.preheader16.loopexit, label %4" [fdtd-2d.cpp:382]   --->   Operation 205 'br' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_11_cast = zext i10 %j_2 to i20" [fdtd-2d.cpp:383]   --->   Operation 206 'zext' 'tmp_11_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 207 [1/1] (1.56ns)   --->   "%tmp_15 = add i20 %tmp_11_cast, %phi_mul" [fdtd-2d.cpp:383]   --->   Operation 207 'add' 'tmp_15' <Predicate = (!exitcond8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_35_cast = zext i20 %tmp_15 to i64" [fdtd-2d.cpp:383]   --->   Operation 208 'zext' 'tmp_35_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 209 [1/1] (0.00ns)   --->   "%ex_addr = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_35_cast" [fdtd-2d.cpp:383]   --->   Operation 209 'getelementptr' 'ex_addr' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 210 [1/1] (0.00ns)   --->   "%hz_addr_2 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_35_cast" [fdtd-2d.cpp:383]   --->   Operation 210 'getelementptr' 'hz_addr_2' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 211 [4/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:383]   --->   Operation 211 'load' 'hz_load_2' <Predicate = (!exitcond8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_25 : Operation 212 [1/1] (1.41ns)   --->   "%tmp_12 = add i10 -1, %j_2" [fdtd-2d.cpp:383]   --->   Operation 212 'add' 'tmp_12' <Predicate = (!exitcond8)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 213 [1/1] (0.00ns)   --->   "%tmp_13_cast = zext i10 %tmp_12 to i20" [fdtd-2d.cpp:383]   --->   Operation 213 'zext' 'tmp_13_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 214 [1/1] (1.56ns)   --->   "%tmp_17 = add i20 %tmp_13_cast, %phi_mul" [fdtd-2d.cpp:383]   --->   Operation 214 'add' 'tmp_17' <Predicate = (!exitcond8)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_36_cast = zext i20 %tmp_17 to i64" [fdtd-2d.cpp:383]   --->   Operation 215 'zext' 'tmp_36_cast' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 216 [1/1] (0.00ns)   --->   "%hz_addr_3 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_36_cast" [fdtd-2d.cpp:383]   --->   Operation 216 'getelementptr' 'hz_addr_3' <Predicate = (!exitcond8)> <Delay = 0.00>
ST_25 : Operation 217 [4/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:383]   --->   Operation 217 'load' 'hz_load_3' <Predicate = (!exitcond8)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_25 : Operation 218 [1/1] (1.41ns)   --->   "%j_6 = add i10 1, %j_2" [fdtd-2d.cpp:382]   --->   Operation 218 'add' 'j_6' <Predicate = (!exitcond8)> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 219 [1/1] (0.00ns)   --->   "br label %.preheader16"   --->   Operation 219 'br' <Predicate = (exitcond8)> <Delay = 0.00>

State 26 <SV = 6> <Delay = 2.66>
ST_26 : Operation 220 [3/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:383]   --->   Operation 220 'load' 'hz_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_26 : Operation 221 [3/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:383]   --->   Operation 221 'load' 'hz_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 27 <SV = 7> <Delay = 2.66>
ST_27 : Operation 222 [2/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:383]   --->   Operation 222 'load' 'hz_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_27 : Operation 223 [2/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:383]   --->   Operation 223 'load' 'hz_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 28 <SV = 8> <Delay = 2.66>
ST_28 : Operation 224 [1/4] (2.66ns)   --->   "%hz_load_2 = load double* %hz_addr_2, align 8" [fdtd-2d.cpp:383]   --->   Operation 224 'load' 'hz_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_28 : Operation 225 [1/4] (2.66ns)   --->   "%hz_load_3 = load double* %hz_addr_3, align 8" [fdtd-2d.cpp:383]   --->   Operation 225 'load' 'hz_load_3' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 29 <SV = 9> <Delay = 6.91>
ST_29 : Operation 226 [5/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:383]   --->   Operation 226 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 30 <SV = 10> <Delay = 6.91>
ST_30 : Operation 227 [4/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:383]   --->   Operation 227 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 11> <Delay = 6.91>
ST_31 : Operation 228 [4/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:383]   --->   Operation 228 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_31 : Operation 229 [3/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:383]   --->   Operation 229 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 32 <SV = 12> <Delay = 6.91>
ST_32 : Operation 230 [3/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:383]   --->   Operation 230 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_32 : Operation 231 [2/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:383]   --->   Operation 231 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 33 <SV = 13> <Delay = 6.91>
ST_33 : Operation 232 [2/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:383]   --->   Operation 232 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_33 : Operation 233 [1/5] (6.91ns)   --->   "%in_assign_1 = fsub double %hz_load_2, %hz_load_3" [fdtd-2d.cpp:383]   --->   Operation 233 'dsub' 'in_assign_1' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 34 <SV = 14> <Delay = 5.66>
ST_34 : Operation 234 [1/4] (2.66ns)   --->   "%ex_load = load double* %ex_addr, align 8" [fdtd-2d.cpp:383]   --->   Operation 234 'load' 'ex_load' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_34 : Operation 235 [1/1] (0.00ns)   --->   "%p_Val2_1 = bitcast double %in_assign_1 to i64" [fdtd-2d.cpp:55->fdtd-2d.cpp:99->fdtd-2d.cpp:383]   --->   Operation 235 'bitcast' 'p_Val2_1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 236 [1/1] (0.00ns)   --->   "%p_Repl2_5 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_1, i32 63)" [fdtd-2d.cpp:56->fdtd-2d.cpp:99->fdtd-2d.cpp:383]   --->   Operation 236 'bitselect' 'p_Repl2_5' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 237 [1/1] (0.00ns)   --->   "%new_exp_V_2 = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 62) nounwind" [fdtd-2d.cpp:57->fdtd-2d.cpp:99->fdtd-2d.cpp:383]   --->   Operation 237 'partselect' 'new_exp_V_2' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 238 [1/1] (0.00ns)   --->   "%new_mant_V_4 = trunc i64 %p_Val2_1 to i52" [fdtd-2d.cpp:58->fdtd-2d.cpp:99->fdtd-2d.cpp:383]   --->   Operation 238 'trunc' 'new_mant_V_4' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 239 [1/1] (0.00ns)   --->   "%xf_V_4_i5_cast = zext i52 %new_mant_V_4 to i53" [fdtd-2d.cpp:104->fdtd-2d.cpp:383]   --->   Operation 239 'zext' 'xf_V_4_i5_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 240 [1/1] (1.32ns)   --->   "%tmp_i6 = icmp eq i11 %new_exp_V_2, -1" [fdtd-2d.cpp:107->fdtd-2d.cpp:383]   --->   Operation 240 'icmp' 'tmp_i6' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 241 [1/1] (1.32ns)   --->   "%tmp_1_i7 = icmp eq i11 %new_exp_V_2, 0" [fdtd-2d.cpp:108->fdtd-2d.cpp:383]   --->   Operation 241 'icmp' 'tmp_1_i7' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 242 [1/1] (1.42ns)   --->   "%new_exp_V_3 = add i11 -1, %new_exp_V_2" [fdtd-2d.cpp:111->fdtd-2d.cpp:383]   --->   Operation 242 'add' 'new_exp_V_3' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4)   --->   "%p_new_exp_V_1_i9 = select i1 %tmp_i6, i11 -1, i11 0" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:383]   --->   Operation 243 'select' 'p_new_exp_V_1_i9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_4)   --->   "%tmp_18 = or i1 %tmp_i6, %tmp_1_i7" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:383]   --->   Operation 244 'or' 'tmp_18' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 245 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_4 = select i1 %tmp_18, i11 %p_new_exp_V_1_i9, i11 %new_exp_V_3" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:383]   --->   Operation 245 'select' 'p_Repl2_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 246 [1/1] (0.00ns)   --->   "%tmp_22 = call i10 @_ssdm_op_PartSelect.i10.i64.i32.i32(i64 %p_Val2_1, i32 53, i32 62)" [fdtd-2d.cpp:116->fdtd-2d.cpp:383]   --->   Operation 246 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 247 [1/1] (1.29ns)   --->   "%icmp5 = icmp ne i10 %tmp_22, 0" [fdtd-2d.cpp:116->fdtd-2d.cpp:383]   --->   Operation 247 'icmp' 'icmp5' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 248 [1/1] (0.00ns)   --->   "%tmp_21 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_1, i32 52, i32 53)" [fdtd-2d.cpp:118->fdtd-2d.cpp:383]   --->   Operation 248 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 249 [1/1] (1.00ns)   --->   "%shift_V_i12_cast = sub i2 -2, %tmp_21" [fdtd-2d.cpp:118->fdtd-2d.cpp:383]   --->   Operation 249 'sub' 'shift_V_i12_cast' <Predicate = true> <Delay = 1.00> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i1)   --->   "%p_shift_V_i1 = zext i1 %tmp_1_i7 to i2" [fdtd-2d.cpp:108->fdtd-2d.cpp:383]   --->   Operation 250 'zext' 'p_shift_V_i1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node p_0274_2_i1)   --->   "%tmp_24 = or i1 %tmp_1_i7, %icmp5" [fdtd-2d.cpp:108->fdtd-2d.cpp:383]   --->   Operation 251 'or' 'tmp_24' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 252 [1/1] (0.62ns) (out node of the LUT)   --->   "%p_0274_2_i1 = select i1 %tmp_24, i2 %p_shift_V_i1, i2 %shift_V_i12_cast" [fdtd-2d.cpp:108->fdtd-2d.cpp:383]   --->   Operation 252 'select' 'p_0274_2_i1' <Predicate = true> <Delay = 0.62> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_2_i1 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %new_mant_V_4) nounwind" [fdtd-2d.cpp:124->fdtd-2d.cpp:383]   --->   Operation 253 'bitconcatenate' 'tmp_2_i1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 254 [1/1] (0.70ns)   --->   "%xf_V_3 = select i1 %tmp_1_i7, i53 %xf_V_4_i5_cast, i53 %tmp_2_i1" [fdtd-2d.cpp:108->fdtd-2d.cpp:383]   --->   Operation 254 'select' 'xf_V_3' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 255 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%p_i17_cast = zext i53 %xf_V_3 to i55" [fdtd-2d.cpp:108->fdtd-2d.cpp:383]   --->   Operation 255 'zext' 'p_i17_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 256 [1/1] (1.32ns)   --->   "%tmp_8_i1 = icmp ult i11 %new_exp_V_2, 3" [fdtd-2d.cpp:125->fdtd-2d.cpp:383]   --->   Operation 256 'icmp' 'tmp_8_i1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_9_i1 = zext i2 %p_0274_2_i1 to i55" [fdtd-2d.cpp:126->fdtd-2d.cpp:383]   --->   Operation 257 'zext' 'tmp_9_i1' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_9_i19_cast = zext i2 %p_0274_2_i1 to i53" [fdtd-2d.cpp:126->fdtd-2d.cpp:383]   --->   Operation 258 'zext' 'tmp_9_i19_cast' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%r_V_17 = lshr i53 %xf_V_3, %tmp_9_i19_cast" [fdtd-2d.cpp:126->fdtd-2d.cpp:383]   --->   Operation 259 'lshr' 'r_V_17' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 260 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%r_V_18 = shl i55 %p_i17_cast, %tmp_9_i1" [fdtd-2d.cpp:128->fdtd-2d.cpp:383]   --->   Operation 260 'shl' 'r_V_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_34 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_25 = trunc i53 %r_V_17 to i52" [fdtd-2d.cpp:125->fdtd-2d.cpp:383]   --->   Operation 261 'trunc' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node new_mant_V_3)   --->   "%tmp_26 = trunc i55 %r_V_18 to i52" [fdtd-2d.cpp:125->fdtd-2d.cpp:383]   --->   Operation 262 'trunc' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_34 : Operation 263 [1/1] (2.92ns) (out node of the LUT)   --->   "%new_mant_V_3 = select i1 %tmp_8_i1, i52 %tmp_25, i52 %tmp_26" [fdtd-2d.cpp:125->fdtd-2d.cpp:383]   --->   Operation 263 'select' 'new_mant_V_3' <Predicate = true> <Delay = 2.92> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_34 : Operation 264 [1/1] (0.70ns) (out node of the LUT)   --->   "%new_mant_V_9 = select i1 %tmp_i6, i52 %new_mant_V_4, i52 %new_mant_V_3" [fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:383]   --->   Operation 264 'select' 'new_mant_V_9' <Predicate = true> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 35 <SV = 15> <Delay = 6.91>
ST_35 : Operation 265 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_5, i11 %p_Repl2_4, i52 %new_mant_V_9) nounwind" [fdtd-2d.cpp:82->fdtd-2d.cpp:132->fdtd-2d.cpp:383]   --->   Operation 265 'bitconcatenate' 'p_Result_2' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 266 [1/1] (0.00ns)   --->   "%out_1 = bitcast i64 %p_Result_2 to double" [fdtd-2d.cpp:83->fdtd-2d.cpp:132->fdtd-2d.cpp:383]   --->   Operation 266 'bitcast' 'out_1' <Predicate = true> <Delay = 0.00>
ST_35 : Operation 267 [5/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:383]   --->   Operation 267 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 36 <SV = 16> <Delay = 6.91>
ST_36 : Operation 268 [4/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:383]   --->   Operation 268 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 37 <SV = 17> <Delay = 6.91>
ST_37 : Operation 269 [3/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:383]   --->   Operation 269 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 38 <SV = 18> <Delay = 6.91>
ST_38 : Operation 270 [2/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:383]   --->   Operation 270 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 39 <SV = 19> <Delay = 6.91>
ST_39 : Operation 271 [1/5] (6.91ns)   --->   "%tmp_16 = fsub double %ex_load, %out_1" [fdtd-2d.cpp:383]   --->   Operation 271 'dsub' 'tmp_16' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 40 <SV = 20> <Delay = 2.66>
ST_40 : Operation 272 [2/2] (2.66ns)   --->   "store double %tmp_16, double* %ex_addr, align 8" [fdtd-2d.cpp:383]   --->   Operation 272 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 41 <SV = 21> <Delay = 2.66>
ST_41 : Operation 273 [1/2] (2.66ns)   --->   "store double %tmp_16, double* %ex_addr, align 8" [fdtd-2d.cpp:383]   --->   Operation 273 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_41 : Operation 274 [1/1] (0.00ns)   --->   "br label %.preheader15" [fdtd-2d.cpp:382]   --->   Operation 274 'br' <Predicate = true> <Delay = 0.00>

State 42 <SV = 5> <Delay = 7.20>
ST_42 : Operation 275 [1/1] (0.00ns)   --->   "%i_2 = phi i10 [ %i_4, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 275 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 276 [1/1] (0.00ns)   --->   "%phi_mul1 = phi i20 [ %next_mul2, %.preheader14.loopexit ], [ 0, %.preheader14.preheader ]"   --->   Operation 276 'phi' 'phi_mul1' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 277 [1/1] (1.56ns)   --->   "%next_mul2 = add i20 %phi_mul1, 1000"   --->   Operation 277 'add' 'next_mul2' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 278 [1/1] (1.29ns)   --->   "%exitcond7 = icmp eq i10 %i_2, -25" [fdtd-2d.cpp:385]   --->   Operation 278 'icmp' 'exitcond7' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 279 [1/1] (0.00ns)   --->   "%empty_17 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 279 'speclooptripcount' 'empty_17' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 280 [1/1] (1.41ns)   --->   "%i_4 = add i10 %i_2, 1" [fdtd-2d.cpp:387]   --->   Operation 280 'add' 'i_4' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_42 : Operation 281 [1/1] (0.00ns)   --->   "br i1 %exitcond7, label %.loopexit.loopexit, label %.preheader.preheader" [fdtd-2d.cpp:385]   --->   Operation 281 'br' <Predicate = true> <Delay = 0.00>
ST_42 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_4_cast = zext i10 %i_4 to i20" [fdtd-2d.cpp:387]   --->   Operation 282 'zext' 'tmp_4_cast' <Predicate = (!exitcond7)> <Delay = 0.00>
ST_42 : Operation 283 [1/1] (5.79ns)   --->   "%tmp_10 = mul i20 %tmp_4_cast, 1000" [fdtd-2d.cpp:387]   --->   Operation 283 'mul' 'tmp_10' <Predicate = (!exitcond7)> <Delay = 5.79> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 5.79> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_42 : Operation 284 [1/1] (1.06ns)   --->   "br label %.preheader" [fdtd-2d.cpp:386]   --->   Operation 284 'br' <Predicate = (!exitcond7)> <Delay = 1.06>
ST_42 : Operation 285 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 285 'br' <Predicate = (exitcond7)> <Delay = 0.00>

State 43 <SV = 6> <Delay = 5.64>
ST_43 : Operation 286 [1/1] (0.00ns)   --->   "%j_3 = phi i10 [ %j_7, %operator_double_div10.exit ], [ 0, %.preheader.preheader ]"   --->   Operation 286 'phi' 'j_3' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 287 [1/1] (1.29ns)   --->   "%exitcond = icmp eq i10 %j_3, -25" [fdtd-2d.cpp:386]   --->   Operation 287 'icmp' 'exitcond' <Predicate = true> <Delay = 1.29> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 288 [1/1] (0.00ns)   --->   "%empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 999, i64 999, i64 999) nounwind"   --->   Operation 288 'speclooptripcount' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 289 [1/1] (1.41ns)   --->   "%j_7 = add i10 %j_3, 1" [fdtd-2d.cpp:387]   --->   Operation 289 'add' 'j_7' <Predicate = true> <Delay = 1.41> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 290 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader14.loopexit, label %5" [fdtd-2d.cpp:386]   --->   Operation 290 'br' <Predicate = true> <Delay = 0.00>
ST_43 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_17_cast = zext i10 %j_3 to i20" [fdtd-2d.cpp:387]   --->   Operation 291 'zext' 'tmp_17_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 292 [1/1] (1.56ns)   --->   "%tmp_27 = add i20 %tmp_17_cast, %phi_mul1" [fdtd-2d.cpp:387]   --->   Operation 292 'add' 'tmp_27' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 293 [1/1] (0.00ns)   --->   "%tmp_38_cast = zext i20 %tmp_27 to i64" [fdtd-2d.cpp:387]   --->   Operation 293 'zext' 'tmp_38_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 294 [1/1] (0.00ns)   --->   "%ex_addr_2 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_38_cast" [fdtd-2d.cpp:387]   --->   Operation 294 'getelementptr' 'ex_addr_2' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 295 [1/1] (1.56ns)   --->   "%tmp_28 = add i20 %tmp_17_cast, %tmp_10" [fdtd-2d.cpp:387]   --->   Operation 295 'add' 'tmp_28' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_18_cast = zext i10 %j_7 to i20" [fdtd-2d.cpp:387]   --->   Operation 296 'zext' 'tmp_18_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 297 [1/1] (1.56ns)   --->   "%tmp_29 = add i20 %tmp_18_cast, %phi_mul1" [fdtd-2d.cpp:387]   --->   Operation 297 'add' 'tmp_29' <Predicate = (!exitcond)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_43 : Operation 298 [1/1] (0.00ns)   --->   "%tmp_40_cast = zext i20 %tmp_29 to i64" [fdtd-2d.cpp:387]   --->   Operation 298 'zext' 'tmp_40_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 299 [1/1] (0.00ns)   --->   "%ex_addr_1 = getelementptr [1000000 x double]* %ex, i64 0, i64 %tmp_40_cast" [fdtd-2d.cpp:387]   --->   Operation 299 'getelementptr' 'ex_addr_1' <Predicate = (!exitcond)> <Delay = 0.00>
ST_43 : Operation 300 [4/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:387]   --->   Operation 300 'load' 'ex_load_1' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_43 : Operation 301 [4/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 301 'load' 'ex_load_2' <Predicate = (!exitcond)> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_43 : Operation 302 [1/1] (0.00ns)   --->   "br label %.preheader14"   --->   Operation 302 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 44 <SV = 7> <Delay = 2.66>
ST_44 : Operation 303 [3/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:387]   --->   Operation 303 'load' 'ex_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_44 : Operation 304 [3/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 304 'load' 'ex_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 45 <SV = 8> <Delay = 2.66>
ST_45 : Operation 305 [2/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:387]   --->   Operation 305 'load' 'ex_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_45 : Operation 306 [2/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 306 'load' 'ex_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 46 <SV = 9> <Delay = 2.66>
ST_46 : Operation 307 [1/4] (2.66ns)   --->   "%ex_load_1 = load double* %ex_addr_1, align 8" [fdtd-2d.cpp:387]   --->   Operation 307 'load' 'ex_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_46 : Operation 308 [1/4] (2.66ns)   --->   "%ex_load_2 = load double* %ex_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 308 'load' 'ex_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 47 <SV = 10> <Delay = 6.91>
ST_47 : Operation 309 [5/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:387]   --->   Operation 309 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 48 <SV = 11> <Delay = 6.91>
ST_48 : Operation 310 [1/1] (0.00ns)   --->   "%tmp_39_cast = zext i20 %tmp_28 to i64" [fdtd-2d.cpp:387]   --->   Operation 310 'zext' 'tmp_39_cast' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 311 [1/1] (0.00ns)   --->   "%ey_addr_2 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_39_cast" [fdtd-2d.cpp:387]   --->   Operation 311 'getelementptr' 'ey_addr_2' <Predicate = true> <Delay = 0.00>
ST_48 : Operation 312 [4/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:387]   --->   Operation 312 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_48 : Operation 313 [4/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 313 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 49 <SV = 12> <Delay = 6.91>
ST_49 : Operation 314 [3/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:387]   --->   Operation 314 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_49 : Operation 315 [3/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 315 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 50 <SV = 13> <Delay = 6.91>
ST_50 : Operation 316 [2/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:387]   --->   Operation 316 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_50 : Operation 317 [2/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 317 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 51 <SV = 14> <Delay = 6.91>
ST_51 : Operation 318 [1/5] (6.91ns)   --->   "%tmp_19 = fsub double %ex_load_1, %ex_load_2" [fdtd-2d.cpp:387]   --->   Operation 318 'dsub' 'tmp_19' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_51 : Operation 319 [1/4] (2.66ns)   --->   "%ey_load_1 = load double* %ey_addr_2, align 8" [fdtd-2d.cpp:387]   --->   Operation 319 'load' 'ey_load_1' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 52 <SV = 15> <Delay = 6.91>
ST_52 : Operation 320 [5/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:387]   --->   Operation 320 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 53 <SV = 16> <Delay = 6.91>
ST_53 : Operation 321 [1/1] (0.00ns)   --->   "%ey_addr_3 = getelementptr [1000000 x double]* %ey, i64 0, i64 %tmp_38_cast" [fdtd-2d.cpp:387]   --->   Operation 321 'getelementptr' 'ey_addr_3' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 322 [1/1] (0.00ns)   --->   "%hz_addr_4 = getelementptr [1000000 x double]* %hz, i64 0, i64 %tmp_38_cast" [fdtd-2d.cpp:387]   --->   Operation 322 'getelementptr' 'hz_addr_4' <Predicate = true> <Delay = 0.00>
ST_53 : Operation 323 [4/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:387]   --->   Operation 323 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_53 : Operation 324 [4/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:387]   --->   Operation 324 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 54 <SV = 17> <Delay = 6.91>
ST_54 : Operation 325 [3/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:387]   --->   Operation 325 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_54 : Operation 326 [3/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:387]   --->   Operation 326 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 55 <SV = 18> <Delay = 6.91>
ST_55 : Operation 327 [2/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:387]   --->   Operation 327 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_55 : Operation 328 [2/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:387]   --->   Operation 328 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 56 <SV = 19> <Delay = 6.91>
ST_56 : Operation 329 [1/5] (6.91ns)   --->   "%tmp_20 = fadd double %tmp_19, %ey_load_1" [fdtd-2d.cpp:387]   --->   Operation 329 'dadd' 'tmp_20' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_56 : Operation 330 [1/4] (2.66ns)   --->   "%ey_load_2 = load double* %ey_addr_3, align 8" [fdtd-2d.cpp:387]   --->   Operation 330 'load' 'ey_load_2' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 57 <SV = 20> <Delay = 6.91>
ST_57 : Operation 331 [5/5] (6.91ns)   --->   "%val_assign_5 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:387]   --->   Operation 331 'dsub' 'val_assign_5' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 58 <SV = 21> <Delay = 6.91>
ST_58 : Operation 332 [4/5] (6.91ns)   --->   "%val_assign_5 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:387]   --->   Operation 332 'dsub' 'val_assign_5' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 59 <SV = 22> <Delay = 6.91>
ST_59 : Operation 333 [3/5] (6.91ns)   --->   "%val_assign_5 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:387]   --->   Operation 333 'dsub' 'val_assign_5' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 60 <SV = 23> <Delay = 6.91>
ST_60 : Operation 334 [2/5] (6.91ns)   --->   "%val_assign_5 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:387]   --->   Operation 334 'dsub' 'val_assign_5' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 61 <SV = 24> <Delay = 6.91>
ST_61 : Operation 335 [1/5] (6.91ns)   --->   "%val_assign_5 = fsub double %tmp_20, %ey_load_2" [fdtd-2d.cpp:387]   --->   Operation 335 'dsub' 'val_assign_5' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>
ST_61 : Operation 336 [1/1] (0.00ns)   --->   "%p_Val2_2 = bitcast double %val_assign_5 to i64" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:438->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 336 'bitcast' 'p_Val2_2' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 337 [1/1] (0.00ns)   --->   "%loc_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_2, i32 52, i32 62) nounwind" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:440->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 337 'partselect' 'loc_V' <Predicate = true> <Delay = 0.00>
ST_61 : Operation 338 [1/1] (0.00ns)   --->   "%loc_V_1 = trunc i64 %p_Val2_2 to i52" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:441->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:442->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:56->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 338 'trunc' 'loc_V_1' <Predicate = true> <Delay = 0.00>

State 62 <SV = 25> <Delay = 6.60>
ST_62 : Operation 339 [1/1] (0.00ns)   --->   "%tmp_i_i_i = call i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1(i1 true, i52 %loc_V_1, i1 false)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 339 'bitconcatenate' 'tmp_i_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node smantissa_V)   --->   "%tmp_i_i_i_cast = zext i54 %tmp_i_i_i to i169" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:58->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 340 'zext' 'tmp_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i_cast = zext i11 %loc_V to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 341 'zext' 'tmp_i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 342 [1/1] (1.42ns)   --->   "%sh_assign = add i12 -1023, %tmp_i_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 342 'add' 'sh_assign' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 343 [1/1] (0.00ns)   --->   "%isNeg = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %sh_assign, i32 11)" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 343 'bitselect' 'isNeg' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 344 [1/1] (1.42ns)   --->   "%tmp_41_i_i_i = sub i11 1023, %loc_V" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 344 'sub' 'tmp_41_i_i_i' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 345 [1/1] (0.00ns)   --->   "%tmp_41_i_i_i_cast = sext i11 %tmp_41_i_i_i to i12" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 345 'sext' 'tmp_41_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 346 [1/1] (0.80ns)   --->   "%sh_assign_1 = select i1 %isNeg, i12 %tmp_41_i_i_i_cast, i12 %sh_assign" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 346 'select' 'sh_assign_1' <Predicate = true> <Delay = 0.80> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 347 [1/1] (0.00ns)   --->   "%sh_assign_1_cast = sext i12 %sh_assign_1 to i32" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 347 'sext' 'sh_assign_1_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node smantissa_V)   --->   "%tmp_42_i_i_i = zext i32 %sh_assign_1_cast to i169" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 348 'zext' 'tmp_42_i_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node smantissa_V)   --->   "%tmp_42_i_i_i_cast = zext i32 %sh_assign_1_cast to i54" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 349 'zext' 'tmp_42_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 350 [1/1] (0.00ns) (grouped into LUT with out node smantissa_V)   --->   "%tmp_43_i_i_i = lshr i54 %tmp_i_i_i, %tmp_42_i_i_i_cast" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 350 'lshr' 'tmp_43_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node smantissa_V)   --->   "%tmp_43_i_i_i_cast = zext i54 %tmp_43_i_i_i to i169" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 351 'zext' 'tmp_43_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node smantissa_V)   --->   "%tmp_44_i_i_i = shl i169 %tmp_i_i_i_cast, %tmp_42_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 352 'shl' 'tmp_44_i_i_i' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_62 : Operation 353 [1/1] (2.93ns) (out node of the LUT)   --->   "%smantissa_V = select i1 %isNeg, i169 %tmp_43_i_i_i_cast, i169 %tmp_44_i_i_i" [/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387]   --->   Operation 353 'select' 'smantissa_V' <Predicate = true> <Delay = 2.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_62 : Operation 354 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 53, i32 58)" [fdtd-2d.cpp:265->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 354 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 355 [1/1] (0.00ns)   --->   "%p_Result_i_i_19 = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 59, i32 64)" [fdtd-2d.cpp:266->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 355 'partselect' 'p_Result_i_i_19' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 356 [2/2] (1.43ns)   --->   "%chunk_6_11_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i_19) nounwind" [fdtd-2d.cpp:266->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 356 'call' 'chunk_6_11_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 357 [1/1] (0.00ns)   --->   "%p_Result_1_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 65, i32 70)" [fdtd-2d.cpp:267->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 357 'partselect' 'p_Result_1_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 358 [2/2] (1.43ns)   --->   "%chunk_12_17_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_1_i_i) nounwind" [fdtd-2d.cpp:267->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 358 'call' 'chunk_12_17_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 359 [1/1] (0.00ns)   --->   "%p_Result_2_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 71, i32 76)" [fdtd-2d.cpp:268->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 359 'partselect' 'p_Result_2_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 360 [2/2] (1.43ns)   --->   "%chunk_18_23_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_2_i_i) nounwind" [fdtd-2d.cpp:268->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 360 'call' 'chunk_18_23_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 361 [1/1] (0.00ns)   --->   "%p_Result_3_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 77, i32 82)" [fdtd-2d.cpp:269->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 361 'partselect' 'p_Result_3_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 362 [2/2] (1.43ns)   --->   "%chunk_24_29_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_3_i_i) nounwind" [fdtd-2d.cpp:269->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 362 'call' 'chunk_24_29_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 363 [1/1] (0.00ns)   --->   "%p_Result_4_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 83, i32 88)" [fdtd-2d.cpp:270->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 363 'partselect' 'p_Result_4_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 364 [2/2] (1.43ns)   --->   "%chunk_30_35_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_4_i_i) nounwind" [fdtd-2d.cpp:270->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 364 'call' 'chunk_30_35_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_62 : Operation 365 [1/1] (0.00ns)   --->   "%p_Result_5_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 89, i32 94)" [fdtd-2d.cpp:271->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 365 'partselect' 'p_Result_5_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 366 [1/1] (0.00ns)   --->   "%p_Result_6_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 95, i32 100)" [fdtd-2d.cpp:272->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 366 'partselect' 'p_Result_6_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 367 [1/1] (0.00ns)   --->   "%p_Result_7_i_i = call i6 @_ssdm_op_PartSelect.i6.i169.i32.i32(i169 %smantissa_V, i32 101, i32 106)" [fdtd-2d.cpp:273->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 367 'partselect' 'p_Result_7_i_i' <Predicate = true> <Delay = 0.00>
ST_62 : Operation 368 [1/1] (0.00ns)   --->   "%p_Result_8_i_i = call i2 @_ssdm_op_PartSelect.i2.i169.i32.i32(i169 %smantissa_V, i32 108, i32 107)" [fdtd-2d.cpp:274->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 368 'partselect' 'p_Result_8_i_i' <Predicate = true> <Delay = 0.00>

State 63 <SV = 26> <Delay = 7.25>
ST_63 : Operation 369 [2/2] (1.43ns)   --->   "%chunk_0_5_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i) nounwind" [fdtd-2d.cpp:265->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 369 'call' 'chunk_0_5_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 370 [1/2] (2.66ns)   --->   "%chunk_6_11_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i_19) nounwind" [fdtd-2d.cpp:266->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 370 'call' 'chunk_6_11_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 371 [1/2] (2.66ns)   --->   "%chunk_12_17_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_1_i_i) nounwind" [fdtd-2d.cpp:267->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 371 'call' 'chunk_12_17_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 372 [1/2] (2.66ns)   --->   "%chunk_18_23_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_2_i_i) nounwind" [fdtd-2d.cpp:268->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 372 'call' 'chunk_18_23_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 373 [1/2] (2.66ns)   --->   "%chunk_24_29_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_3_i_i) nounwind" [fdtd-2d.cpp:269->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 373 'call' 'chunk_24_29_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 374 [1/2] (2.66ns)   --->   "%chunk_30_35_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_4_i_i) nounwind" [fdtd-2d.cpp:270->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 374 'call' 'chunk_30_35_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 375 [2/2] (1.43ns)   --->   "%chunk_36_41_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_5_i_i) nounwind" [fdtd-2d.cpp:271->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 375 'call' 'chunk_36_41_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 376 [2/2] (1.43ns)   --->   "%chunk_42_47_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_6_i_i) nounwind" [fdtd-2d.cpp:272->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 376 'call' 'chunk_42_47_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 377 [2/2] (1.43ns)   --->   "%chunk_48_53_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_7_i_i) nounwind" [fdtd-2d.cpp:273->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 377 'call' 'chunk_48_53_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 378 [1/1] (0.00ns)   --->   "%this_assign_14_i_i = zext i2 %p_Result_8_i_i to i6" [fdtd-2d.cpp:274->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 378 'zext' 'this_assign_14_i_i' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 379 [2/2] (1.43ns)   --->   "%chunk_54_55_V = call fastcc i9 @lut_mul7_chunk(i6 %this_assign_14_i_i) nounwind" [fdtd-2d.cpp:274->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 379 'call' 'chunk_54_55_V' <Predicate = true> <Delay = 1.43> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_63 : Operation 380 [1/1] (0.00ns)   --->   "%r_V = call i15 @_ssdm_op_BitConcatenate.i15.i9.i6(i9 %chunk_6_11_V, i6 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 380 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 381 [1/1] (0.00ns)   --->   "%r_V_cast = zext i15 %r_V to i22" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 381 'zext' 'r_V_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 382 [1/1] (0.00ns)   --->   "%r_V_4 = call i21 @_ssdm_op_BitConcatenate.i21.i9.i12(i9 %chunk_12_17_V, i12 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 382 'bitconcatenate' 'r_V_4' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 383 [1/1] (0.00ns)   --->   "%r_V_4_cast = zext i21 %r_V_4 to i22" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 383 'zext' 'r_V_4_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 384 [1/1] (0.00ns)   --->   "%r_V_5 = call i27 @_ssdm_op_BitConcatenate.i27.i9.i18(i9 %chunk_18_23_V, i18 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 384 'bitconcatenate' 'r_V_5' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 385 [1/1] (0.00ns)   --->   "%r_V_5_cast = zext i27 %r_V_5 to i40" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 385 'zext' 'r_V_5_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 386 [1/1] (0.00ns)   --->   "%r_V_6 = call i33 @_ssdm_op_BitConcatenate.i33.i9.i24(i9 %chunk_24_29_V, i24 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 386 'bitconcatenate' 'r_V_6' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 387 [1/1] (0.00ns)   --->   "%r_V_6_cast = zext i33 %r_V_6 to i40" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 387 'zext' 'r_V_6_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 388 [1/1] (0.00ns)   --->   "%r_V_7 = call i39 @_ssdm_op_BitConcatenate.i39.i9.i30(i9 %chunk_30_35_V, i30 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 388 'bitconcatenate' 'r_V_7' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 389 [1/1] (0.00ns)   --->   "%r_V_7_cast = zext i39 %r_V_7 to i40" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 389 'zext' 'r_V_7_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 390 [1/1] (1.58ns)   --->   "%tmp32 = add i22 %r_V_4_cast, %r_V_cast" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 390 'add' 'tmp32' <Predicate = true> <Delay = 1.58> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 391 [1/1] (0.00ns)   --->   "%tmp40_cast = zext i22 %tmp32 to i40" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 391 'zext' 'tmp40_cast' <Predicate = true> <Delay = 0.00>
ST_63 : Operation 392 [1/1] (1.70ns)   --->   "%tmp33 = add i40 %r_V_7_cast, %r_V_6_cast" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 392 'add' 'tmp33' <Predicate = true> <Delay = 1.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_63 : Operation 393 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp34 = add i40 %r_V_5_cast, %tmp33" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 393 'add' 'tmp34' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_63 : Operation 394 [1/1] (2.89ns) (root node of TernaryAdder)   --->   "%tmp35 = add i40 %tmp40_cast, %tmp34" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 394 'add' 'tmp35' <Predicate = true> <Delay = 2.89> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 64 <SV = 27> <Delay = 7.69>
ST_64 : Operation 395 [1/2] (2.66ns)   --->   "%chunk_0_5_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_i_i) nounwind" [fdtd-2d.cpp:265->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 395 'call' 'chunk_0_5_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 396 [1/2] (2.66ns)   --->   "%chunk_36_41_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_5_i_i) nounwind" [fdtd-2d.cpp:271->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 396 'call' 'chunk_36_41_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 397 [1/2] (2.66ns)   --->   "%chunk_42_47_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_6_i_i) nounwind" [fdtd-2d.cpp:272->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 397 'call' 'chunk_42_47_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 398 [1/2] (2.66ns)   --->   "%chunk_48_53_V = call fastcc i9 @lut_mul7_chunk(i6 %p_Result_7_i_i) nounwind" [fdtd-2d.cpp:273->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 398 'call' 'chunk_48_53_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 399 [1/2] (2.66ns)   --->   "%chunk_54_55_V = call fastcc i9 @lut_mul7_chunk(i6 %this_assign_14_i_i) nounwind" [fdtd-2d.cpp:274->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 399 'call' 'chunk_54_55_V' <Predicate = true> <Delay = 2.66> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_64 : Operation 400 [1/1] (0.00ns)   --->   "%r_V_8 = call i45 @_ssdm_op_BitConcatenate.i45.i9.i36(i9 %chunk_36_41_V, i36 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 400 'bitconcatenate' 'r_V_8' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 401 [1/1] (0.00ns)   --->   "%r_V_8_cast = zext i45 %r_V_8 to i52" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 401 'zext' 'r_V_8_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 402 [1/1] (0.00ns)   --->   "%r_V_9 = call i51 @_ssdm_op_BitConcatenate.i51.i9.i42(i9 %chunk_42_47_V, i42 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 402 'bitconcatenate' 'r_V_9' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 403 [1/1] (0.00ns)   --->   "%r_V_9_cast = zext i51 %r_V_9 to i52" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 403 'zext' 'r_V_9_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_32 = trunc i9 %chunk_48_53_V to i8" [fdtd-2d.cpp:273->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 404 'trunc' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 405 [1/1] (0.00ns)   --->   "%r_V_11 = call i56 @_ssdm_op_BitConcatenate.i56.i8.i48(i8 %tmp_32, i48 0)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 405 'bitconcatenate' 'r_V_11' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 406 [1/1] (0.00ns)   --->   "%tmp39_cast = zext i40 %tmp35 to i56" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 406 'zext' 'tmp39_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 407 [1/1] (1.82ns)   --->   "%tmp36 = add i52 %r_V_9_cast, %r_V_8_cast" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 407 'add' 'tmp36' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 408 [1/1] (0.00ns)   --->   "%tmp44_cast = zext i52 %tmp36 to i56" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 408 'zext' 'tmp44_cast' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_37 = trunc i9 %chunk_54_55_V to i2" [fdtd-2d.cpp:274->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 409 'trunc' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 410 [1/1] (0.00ns)   --->   "%tmp38 = call i56 @_ssdm_op_BitConcatenate.i56.i2.i45.i9(i2 %tmp_37, i45 0, i9 %chunk_0_5_V)" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 410 'bitconcatenate' 'tmp38' <Predicate = true> <Delay = 0.00>
ST_64 : Operation 411 [1/1] (1.88ns)   --->   "%tmp39 = add i56 %r_V_11, %tmp38" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 411 'add' 'tmp39' <Predicate = true> <Delay = 1.88> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_64 : Operation 412 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp40 = add i56 %tmp44_cast, %tmp39" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 412 'add' 'tmp40' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_64 : Operation 413 [1/1] (3.14ns) (root node of TernaryAdder)   --->   "%agg_result_V_i_i = add i56 %tmp39_cast, %tmp40" [fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387]   --->   Operation 413 'add' 'agg_result_V_i_i' <Predicate = true> <Delay = 3.14> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.57> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 65 <SV = 28> <Delay = 7.09>
ST_65 : Operation 414 [1/1] (0.00ns)   --->   "%in_assign_s = zext i56 %agg_result_V_i_i to i64" [fdtd-2d.cpp:387]   --->   Operation 414 'zext' 'in_assign_s' <Predicate = true> <Delay = 0.00>
ST_65 : Operation 415 [4/4] (7.09ns)   --->   "%in_assign_2 = uitofp i64 %in_assign_s to double" [fdtd-2d.cpp:387]   --->   Operation 415 'uitodp' 'in_assign_2' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 66 <SV = 29> <Delay = 7.09>
ST_66 : Operation 416 [4/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:387]   --->   Operation 416 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_66 : Operation 417 [3/4] (7.09ns)   --->   "%in_assign_2 = uitofp i64 %in_assign_s to double" [fdtd-2d.cpp:387]   --->   Operation 417 'uitodp' 'in_assign_2' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 67 <SV = 30> <Delay = 7.09>
ST_67 : Operation 418 [3/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:387]   --->   Operation 418 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_67 : Operation 419 [2/4] (7.09ns)   --->   "%in_assign_2 = uitofp i64 %in_assign_s to double" [fdtd-2d.cpp:387]   --->   Operation 419 'uitodp' 'in_assign_2' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 68 <SV = 31> <Delay = 7.09>
ST_68 : Operation 420 [2/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:387]   --->   Operation 420 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_68 : Operation 421 [1/4] (7.09ns)   --->   "%in_assign_2 = uitofp i64 %in_assign_s to double" [fdtd-2d.cpp:387]   --->   Operation 421 'uitodp' 'in_assign_2' <Predicate = true> <Delay = 7.09> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 3> <II = 1> <Delay = 7.09> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 69 <SV = 32> <Delay = 8.73>
ST_69 : Operation 422 [1/4] (2.66ns)   --->   "%hz_load_4 = load double* %hz_addr_4, align 8" [fdtd-2d.cpp:387]   --->   Operation 422 'load' 'hz_load_4' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_69 : Operation 423 [1/1] (0.00ns)   --->   "%p_Val2_5 = bitcast double %in_assign_2 to i64" [fdtd-2d.cpp:55->fdtd-2d.cpp:190->fdtd-2d.cpp:387]   --->   Operation 423 'bitcast' 'p_Val2_5' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 424 [1/1] (0.00ns)   --->   "%p_Repl2_11 = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %p_Val2_5, i32 63)" [fdtd-2d.cpp:56->fdtd-2d.cpp:190->fdtd-2d.cpp:387]   --->   Operation 424 'bitselect' 'p_Repl2_11' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 425 [1/1] (0.00ns)   --->   "%exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %p_Val2_5, i32 52, i32 62) nounwind" [fdtd-2d.cpp:57->fdtd-2d.cpp:190->fdtd-2d.cpp:387]   --->   Operation 425 'partselect' 'exp_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 426 [1/1] (0.00ns)   --->   "%mant_V = trunc i64 %p_Val2_5 to i52" [fdtd-2d.cpp:58->fdtd-2d.cpp:190->fdtd-2d.cpp:387]   --->   Operation 426 'trunc' 'mant_V' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 427 [1/1] (0.00ns) (grouped into LUT with out node xf_V_13)   --->   "%xf_V_6 = zext i52 %mant_V to i57" [fdtd-2d.cpp:195->fdtd-2d.cpp:387]   --->   Operation 427 'zext' 'xf_V_6' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 428 [1/1] (0.00ns)   --->   "%tmp_43 = call i2 @_ssdm_op_PartSelect.i2.i64.i32.i32(i64 %p_Val2_5, i32 50, i32 51)" [fdtd-2d.cpp:196->fdtd-2d.cpp:387]   --->   Operation 428 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 429 [1/1] (0.64ns)   --->   "%icmp1 = icmp eq i2 %tmp_43, 0" [fdtd-2d.cpp:196->fdtd-2d.cpp:387]   --->   Operation 429 'icmp' 'icmp1' <Predicate = true> <Delay = 0.64> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 430 [1/1] (0.66ns)   --->   "%p_i31_cast_cast = select i1 %icmp1, i11 4, i11 3" [fdtd-2d.cpp:196->fdtd-2d.cpp:387]   --->   Operation 430 'select' 'p_i31_cast_cast' <Predicate = true> <Delay = 0.66> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 431 [1/1] (1.32ns)   --->   "%tmp_i_20 = icmp ugt i11 %p_i31_cast_cast, %exp_V" [fdtd-2d.cpp:198->fdtd-2d.cpp:387]   --->   Operation 431 'icmp' 'tmp_i_20' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 432 [1/1] (1.42ns)   --->   "%new_exp_V_5 = sub i11 %exp_V, %p_i31_cast_cast" [fdtd-2d.cpp:201->fdtd-2d.cpp:387]   --->   Operation 432 'sub' 'new_exp_V_5' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 433 [1/1] (1.32ns)   --->   "%tmp_1_i1 = icmp eq i11 %exp_V, 0" [fdtd-2d.cpp:202->fdtd-2d.cpp:387]   --->   Operation 433 'icmp' 'tmp_1_i1' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 434 [1/1] (1.32ns)   --->   "%tmp_2_i2 = icmp ult i11 %p_i31_cast_cast, %exp_V" [fdtd-2d.cpp:205->fdtd-2d.cpp:387]   --->   Operation 434 'icmp' 'tmp_2_i2' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 435 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%shift_V_i34_cast_cas = select i1 %icmp1, i11 3, i11 2" [fdtd-2d.cpp:196->fdtd-2d.cpp:387]   --->   Operation 435 'select' 'shift_V_i34_cast_cas' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 436 [1/1] (1.32ns)   --->   "%tmp_3_i = icmp ult i11 %exp_V, 3" [fdtd-2d.cpp:206->fdtd-2d.cpp:387]   --->   Operation 436 'icmp' 'tmp_3_i' <Predicate = true> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 437 [1/1] (1.42ns)   --->   "%shift_V = sub i11 2, %exp_V" [fdtd-2d.cpp:207->fdtd-2d.cpp:387]   --->   Operation 437 'sub' 'shift_V' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 438 [1/1] (1.42ns)   --->   "%shift_V_1 = add i11 -2, %exp_V" [fdtd-2d.cpp:209->fdtd-2d.cpp:387]   --->   Operation 438 'add' 'shift_V_1' <Predicate = true> <Delay = 1.42> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp_i = xor i1 %tmp_1_i1, true" [fdtd-2d.cpp:202->fdtd-2d.cpp:387]   --->   Operation 439 'xor' 'sel_tmp_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node shift_V_2)   --->   "%sel_tmp1_i = and i1 %tmp_2_i2, %sel_tmp_i" [fdtd-2d.cpp:205->fdtd-2d.cpp:387]   --->   Operation 440 'and' 'sel_tmp1_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 441 [1/1] (0.65ns) (out node of the LUT)   --->   "%shift_V_2 = select i1 %sel_tmp1_i, i11 %shift_V_i34_cast_cas, i11 %shift_V_1" [fdtd-2d.cpp:205->fdtd-2d.cpp:387]   --->   Operation 441 'select' 'shift_V_2' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5_demorgan_i = or i1 %tmp_1_i1, %tmp_2_i2" [fdtd-2d.cpp:202->fdtd-2d.cpp:387]   --->   Operation 442 'or' 'sel_tmp5_demorgan_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp5_i = xor i1 %sel_tmp5_demorgan_i, true" [fdtd-2d.cpp:202->fdtd-2d.cpp:387]   --->   Operation 443 'xor' 'sel_tmp5_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%sel_tmp6_i = and i1 %tmp_3_i, %sel_tmp5_i" [fdtd-2d.cpp:206->fdtd-2d.cpp:387]   --->   Operation 444 'and' 'sel_tmp6_i' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 445 [1/1] (0.00ns) (grouped into LUT with out node shift_V_4)   --->   "%shift_V_3 = select i1 %sel_tmp6_i, i11 %shift_V, i11 %shift_V_2" [fdtd-2d.cpp:206->fdtd-2d.cpp:387]   --->   Operation 445 'select' 'shift_V_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 446 [1/1] (0.63ns) (out node of the LUT)   --->   "%shift_V_4 = select i1 %tmp_1_i1, i11 1, i11 %shift_V_3" [fdtd-2d.cpp:202->fdtd-2d.cpp:387]   --->   Operation 446 'select' 'shift_V_4' <Predicate = true> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node xf_V_13)   --->   "%tmp_5_i = zext i11 %shift_V_4 to i57" [fdtd-2d.cpp:213->fdtd-2d.cpp:387]   --->   Operation 447 'zext' 'tmp_5_i' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node xf_V_13)   --->   "%tmp_5_i_cast = zext i11 %shift_V_4 to i52" [fdtd-2d.cpp:213->fdtd-2d.cpp:387]   --->   Operation 448 'zext' 'tmp_5_i_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node xf_V_13)   --->   "%r_V_19 = lshr i52 %mant_V, %tmp_5_i_cast" [fdtd-2d.cpp:213->fdtd-2d.cpp:387]   --->   Operation 449 'lshr' 'r_V_19' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 450 [1/1] (0.00ns) (grouped into LUT with out node xf_V_13)   --->   "%r_V_2_i_cast = zext i52 %r_V_19 to i57" [fdtd-2d.cpp:213->fdtd-2d.cpp:387]   --->   Operation 450 'zext' 'r_V_2_i_cast' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node xf_V_13)   --->   "%r_V_20 = shl i57 %xf_V_6, %tmp_5_i" [fdtd-2d.cpp:215->fdtd-2d.cpp:387]   --->   Operation 451 'shl' 'r_V_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 452 [1/1] (2.91ns) (out node of the LUT)   --->   "%xf_V_13 = select i1 %tmp_3_i, i57 %r_V_2_i_cast, i57 %r_V_20" [fdtd-2d.cpp:212->fdtd-2d.cpp:387]   --->   Operation 452 'select' 'xf_V_13' <Predicate = true> <Delay = 2.91> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 453 [1/1] (0.00ns) (grouped into LUT with out node xf_V_14)   --->   "%p_Result_3 = call i57 @_ssdm_op_BitSet.i57.i57.i32.i1(i57 %xf_V_13, i32 52, i1 true)" [fdtd-2d.cpp:217->fdtd-2d.cpp:387]   --->   Operation 453 'bitset' 'p_Result_3' <Predicate = true> <Delay = 0.00>
ST_69 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node xf_V_14)   --->   "%xf_V_11 = select i1 %tmp_1_i1, i57 %xf_V_13, i57 %p_Result_3" [fdtd-2d.cpp:202->fdtd-2d.cpp:387]   --->   Operation 454 'select' 'xf_V_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_69 : Operation 455 [1/1] (1.89ns) (out node of the LUT)   --->   "%xf_V_14 = add i57 2, %xf_V_11" [fdtd-2d.cpp:218->fdtd-2d.cpp:387]   --->   Operation 455 'add' 'xf_V_14' <Predicate = true> <Delay = 1.89> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_69 : Operation 456 [1/1] (1.06ns)   --->   "br label %6" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 456 'br' <Predicate = true> <Delay = 1.06>

State 70 <SV = 33> <Delay = 8.35>
ST_70 : Operation 457 [1/1] (0.00ns)   --->   "%p_Repl2_9 = phi i3 [ 0, %5 ], [ %p_Result_5, %7 ]"   --->   Operation 457 'phi' 'p_Repl2_9' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 458 [1/1] (0.00ns)   --->   "%p_Val2_8 = phi i57 [ undef, %5 ], [ %p_Result_7, %7 ]"   --->   Operation 458 'phi' 'p_Val2_8' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 459 [1/1] (0.00ns)   --->   "%i_i_i_i = phi i6 [ 18, %5 ], [ %i_6, %7 ]"   --->   Operation 459 'phi' 'i_i_i_i' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 460 [1/1] (0.00ns)   --->   "%i_i_i_i_cast = sext i6 %i_i_i_i to i8" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 460 'sext' 'i_i_i_i_cast' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 461 [1/1] (0.00ns)   --->   "%tmp_45 = call i1 @_ssdm_op_BitSelect.i1.i6.i32(i6 %i_i_i_i, i32 5)" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 461 'bitselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 462 [1/1] (0.00ns)   --->   "%empty_21 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 19, i64 19, i64 19) nounwind"   --->   Operation 462 'speclooptripcount' 'empty_21' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 463 [1/1] (0.00ns)   --->   "br i1 %tmp_45, label %operator_double_div10.exit, label %7" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 463 'br' <Predicate = true> <Delay = 0.00>
ST_70 : Operation 464 [1/1] (0.00ns)   --->   "%tmp_47 = trunc i6 %i_i_i_i to i5" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 464 'trunc' 'tmp_47' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 465 [1/1] (0.00ns)   --->   "%p_shl_i_i_i = call i7 @_ssdm_op_BitConcatenate.i7.i5.i2(i5 %tmp_47, i2 0)" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 465 'bitconcatenate' 'p_shl_i_i_i' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 466 [1/1] (0.00ns)   --->   "%p_shl_i_i_i_cast = zext i7 %p_shl_i_i_i to i8" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 466 'zext' 'p_shl_i_i_i_cast' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 467 [1/1] (1.37ns)   --->   "%Lo_assign = sub i8 %p_shl_i_i_i_cast, %i_i_i_i_cast" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 467 'sub' 'Lo_assign' <Predicate = (!tmp_45)> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 468 [1/1] (0.00ns)   --->   "%tmp_48 = trunc i8 %Lo_assign to i6" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 468 'trunc' 'tmp_48' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 469 [1/1] (1.22ns)   --->   "%tmp_49 = icmp ugt i8 %Lo_assign, -3" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 469 'icmp' 'tmp_49' <Predicate = (!tmp_45)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 470 [1/1] (0.00ns)   --->   "%tmp_50 = trunc i8 %Lo_assign to i6" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 470 'trunc' 'tmp_50' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_51 = call i57 @llvm.part.select.i57(i57 %xf_V_14, i32 56, i32 0)" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 471 'partselect' 'tmp_51' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 472 [1/1] (1.35ns)   --->   "%tmp_52 = sub i6 -8, %tmp_50" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 472 'sub' 'tmp_52' <Predicate = (!tmp_45)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_53 = select i1 %tmp_49, i57 %tmp_51, i57 %xf_V_14" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 473 'select' 'tmp_53' <Predicate = (!tmp_45)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_54 = select i1 %tmp_49, i6 %tmp_52, i6 %tmp_50" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 474 'select' 'tmp_54' <Predicate = (!tmp_45)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node tmp_56)   --->   "%tmp_55 = zext i6 %tmp_54 to i57" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 475 'zext' 'tmp_55' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 476 [1/1] (2.96ns) (out node of the LUT)   --->   "%tmp_56 = lshr i57 %tmp_53, %tmp_55" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 476 'lshr' 'tmp_56' <Predicate = (!tmp_45)> <Delay = 2.96> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 477 [1/1] (0.00ns)   --->   "%d_chunk_V = trunc i57 %tmp_56 to i3" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 477 'trunc' 'd_chunk_V' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 478 [1/1] (0.00ns)   --->   "%p_Result_4 = call i6 @_ssdm_op_BitConcatenate.i6.i3.i3(i3 %p_Repl2_9, i3 %d_chunk_V) nounwind" [fdtd-2d.cpp:146->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 478 'bitconcatenate' 'p_Result_4' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 479 [1/1] (0.00ns)   --->   "%tmp_i_i_i_i = zext i6 %p_Result_4 to i64" [fdtd-2d.cpp:147->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 479 'zext' 'tmp_i_i_i_i' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 480 [1/1] (0.00ns)   --->   "%r0_addr = getelementptr [64 x i1]* @r0, i64 0, i64 %tmp_i_i_i_i" [fdtd-2d.cpp:147->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 480 'getelementptr' 'r0_addr' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 481 [2/2] (2.66ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [fdtd-2d.cpp:147->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 481 'load' 'r0_load' <Predicate = (!tmp_45)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_70 : Operation 482 [1/1] (0.00ns)   --->   "%r1_addr = getelementptr [64 x i1]* @r1, i64 0, i64 %tmp_i_i_i_i" [fdtd-2d.cpp:148->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 482 'getelementptr' 'r1_addr' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 483 [2/2] (2.66ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [fdtd-2d.cpp:148->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 483 'load' 'r1_load' <Predicate = (!tmp_45)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_70 : Operation 484 [1/1] (0.00ns)   --->   "%r2_addr = getelementptr [64 x i1]* @r2, i64 0, i64 %tmp_i_i_i_i" [fdtd-2d.cpp:149->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 484 'getelementptr' 'r2_addr' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 485 [2/2] (2.66ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [fdtd-2d.cpp:149->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 485 'load' 'r2_load' <Predicate = (!tmp_45)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_70 : Operation 486 [1/1] (0.00ns)   --->   "%q0_addr = getelementptr [64 x i1]* @q0, i64 0, i64 %tmp_i_i_i_i" [fdtd-2d.cpp:150->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 486 'getelementptr' 'q0_addr' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 487 [2/2] (2.66ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [fdtd-2d.cpp:150->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 487 'load' 'q0_load' <Predicate = (!tmp_45)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_70 : Operation 488 [1/1] (0.00ns)   --->   "%q1_addr = getelementptr [64 x i1]* @q1, i64 0, i64 %tmp_i_i_i_i" [fdtd-2d.cpp:151->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 488 'getelementptr' 'q1_addr' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 489 [2/2] (2.66ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [fdtd-2d.cpp:151->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 489 'load' 'q1_load' <Predicate = (!tmp_45)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_70 : Operation 490 [1/1] (0.00ns)   --->   "%q2_addr = getelementptr [64 x i1]* @q2, i64 0, i64 %tmp_i_i_i_i" [fdtd-2d.cpp:152->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 490 'getelementptr' 'q2_addr' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 491 [2/2] (2.66ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [fdtd-2d.cpp:152->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 491 'load' 'q2_load' <Predicate = (!tmp_45)> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_70 : Operation 492 [1/1] (1.22ns)   --->   "%tmp_58 = icmp ugt i8 %Lo_assign, -3" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 492 'icmp' 'tmp_58' <Predicate = (!tmp_45)> <Delay = 1.22> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 493 [1/1] (0.00ns)   --->   "%tmp_59 = trunc i8 %Lo_assign to i6" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 493 'trunc' 'tmp_59' <Predicate = (!tmp_45)> <Delay = 0.00>
ST_70 : Operation 494 [1/1] (1.35ns)   --->   "%i_6 = add i6 -1, %i_i_i_i" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 494 'add' 'i_6' <Predicate = (!tmp_45)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 495 [1/1] (0.00ns)   --->   "%new_mant_V_7 = trunc i57 %p_Val2_8 to i52" [fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 495 'trunc' 'new_mant_V_7' <Predicate = (tmp_45)> <Delay = 0.00>
ST_70 : Operation 496 [1/1] (1.32ns)   --->   "%tmp_7_i = icmp eq i11 %exp_V, -1" [fdtd-2d.cpp:220->fdtd-2d.cpp:387]   --->   Operation 496 'icmp' 'tmp_7_i' <Predicate = (tmp_45)> <Delay = 1.32> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.32> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 497 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_10)   --->   "%p_2_i = select i1 %tmp_7_i, i11 -1, i11 0" [fdtd-2d.cpp:220->fdtd-2d.cpp:387]   --->   Operation 497 'select' 'p_2_i' <Predicate = (tmp_45)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node p_Repl2_10)   --->   "%tmp_6_i = or i1 %tmp_7_i, %tmp_i_20" [fdtd-2d.cpp:220->fdtd-2d.cpp:387]   --->   Operation 498 'or' 'tmp_6_i' <Predicate = (tmp_45)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_70 : Operation 499 [1/1] (0.63ns) (out node of the LUT)   --->   "%p_Repl2_10 = select i1 %tmp_6_i, i11 %p_2_i, i11 %new_exp_V_5" [fdtd-2d.cpp:220->fdtd-2d.cpp:387]   --->   Operation 499 'select' 'p_Repl2_10' <Predicate = (tmp_45)> <Delay = 0.63> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_70 : Operation 500 [1/1] (0.70ns)   --->   "%p_Repl2_6 = select i1 %tmp_7_i, i52 %mant_V, i52 %new_mant_V_7" [fdtd-2d.cpp:220->fdtd-2d.cpp:387]   --->   Operation 500 'select' 'p_Repl2_6' <Predicate = (tmp_45)> <Delay = 0.70> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 71 <SV = 34> <Delay = 5.41>
ST_71 : Operation 501 [1/2] (2.66ns)   --->   "%r0_load = load i1* %r0_addr, align 1" [fdtd-2d.cpp:147->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 501 'load' 'r0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_71 : Operation 502 [1/2] (2.66ns)   --->   "%r1_load = load i1* %r1_addr, align 1" [fdtd-2d.cpp:148->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 502 'load' 'r1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_71 : Operation 503 [1/2] (2.66ns)   --->   "%r2_load = load i1* %r2_addr, align 1" [fdtd-2d.cpp:149->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 503 'load' 'r2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_71 : Operation 504 [1/1] (0.00ns)   --->   "%p_Result_5 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %r2_load, i1 %r1_load, i1 %r0_load) nounwind" [fdtd-2d.cpp:149->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 504 'bitconcatenate' 'p_Result_5' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 505 [1/2] (2.66ns)   --->   "%q0_load = load i1* %q0_addr, align 1" [fdtd-2d.cpp:150->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 505 'load' 'q0_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_71 : Operation 506 [1/2] (2.66ns)   --->   "%q1_load = load i1* %q1_addr, align 1" [fdtd-2d.cpp:151->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 506 'load' 'q1_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_71 : Operation 507 [1/2] (2.66ns)   --->   "%q2_load = load i1* %q2_addr, align 1" [fdtd-2d.cpp:152->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 507 'load' 'q2_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 1> <Depth = 64> <ROM>
ST_71 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%p_Result_6 = call i3 @_ssdm_op_BitConcatenate.i3.i1.i1.i1(i1 %q2_load, i1 %q1_load, i1 %q0_load) nounwind" [fdtd-2d.cpp:152->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 508 'bitconcatenate' 'p_Result_6' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%loc_V_2 = zext i3 %p_Result_6 to i57" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 509 'zext' 'loc_V_2' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 510 [1/1] (1.35ns)   --->   "%tmp_60 = add i6 2, %tmp_48" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 510 'add' 'tmp_60' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 511 [1/1] (1.35ns)   --->   "%tmp_61 = sub i6 -8, %tmp_59" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 511 'sub' 'tmp_61' <Predicate = (tmp_58)> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 512 [1/1] (0.00ns) (grouped into LUT with out node tmp_65)   --->   "%tmp_62 = select i1 %tmp_58, i6 %tmp_59, i6 %tmp_60" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 512 'select' 'tmp_62' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_63 = select i1 %tmp_58, i6 %tmp_60, i6 %tmp_59" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 513 'select' 'tmp_63' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_64 = select i1 %tmp_58, i6 %tmp_61, i6 %tmp_59" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 514 'select' 'tmp_64' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 515 [1/1] (1.35ns) (out node of the LUT)   --->   "%tmp_65 = sub i6 -8, %tmp_62" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 515 'sub' 'tmp_65' <Predicate = true> <Delay = 1.35> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.35> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 516 [1/1] (0.00ns) (grouped into LUT with out node tmp_69)   --->   "%tmp_66 = zext i6 %tmp_64 to i57" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 516 'zext' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_67 = zext i6 %tmp_63 to i57" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 517 'zext' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_68 = zext i6 %tmp_65 to i57" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 518 'zext' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_71 : Operation 519 [1/1] (2.00ns) (out node of the LUT)   --->   "%tmp_69 = shl i57 %loc_V_2, %tmp_66" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 519 'shl' 'tmp_69' <Predicate = true> <Delay = 2.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_70 = call i57 @llvm.part.select.i57(i57 %tmp_69, i32 56, i32 0)" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 520 'partselect' 'tmp_70' <Predicate = (tmp_58)> <Delay = 0.00>
ST_71 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_71 = select i1 %tmp_58, i57 %tmp_70, i57 %tmp_69" [fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 521 'select' 'tmp_71' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_71 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_72 = shl i57 -1, %tmp_67" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 522 'shl' 'tmp_72' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node p_demorgan)   --->   "%tmp_73 = lshr i57 -1, %tmp_68" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 523 'lshr' 'tmp_73' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.00> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 524 [1/1] (2.00ns) (out node of the LUT)   --->   "%p_demorgan = and i57 %tmp_72, %tmp_73" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 524 'and' 'p_demorgan' <Predicate = true> <Delay = 2.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_74 = xor i57 %p_demorgan, -1" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 525 'xor' 'tmp_74' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_75 = and i57 %p_Val2_8, %tmp_74" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 526 'and' 'tmp_75' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node p_Result_7)   --->   "%tmp_76 = and i57 %tmp_71, %p_demorgan" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 527 'and' 'tmp_76' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 528 [1/1] (0.69ns) (out node of the LUT)   --->   "%p_Result_7 = or i57 %tmp_75, %tmp_76" [fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 528 'or' 'p_Result_7' <Predicate = true> <Delay = 0.69> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.61> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_71 : Operation 529 [1/1] (0.00ns)   --->   "br label %6" [fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387]   --->   Operation 529 'br' <Predicate = true> <Delay = 0.00>

State 72 <SV = 34> <Delay = 6.91>
ST_72 : Operation 530 [1/1] (0.00ns)   --->   "%p_Result_8 = call i64 @_ssdm_op_BitConcatenate.i64.i1.i11.i52(i1 %p_Repl2_11, i11 %p_Repl2_10, i52 %p_Repl2_6) nounwind" [fdtd-2d.cpp:82->fdtd-2d.cpp:224->fdtd-2d.cpp:387]   --->   Operation 530 'bitconcatenate' 'p_Result_8' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 531 [1/1] (0.00ns)   --->   "%out_2 = bitcast i64 %p_Result_8 to double" [fdtd-2d.cpp:83->fdtd-2d.cpp:224->fdtd-2d.cpp:387]   --->   Operation 531 'bitcast' 'out_2' <Predicate = true> <Delay = 0.00>
ST_72 : Operation 532 [5/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:387]   --->   Operation 532 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 73 <SV = 35> <Delay = 6.91>
ST_73 : Operation 533 [4/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:387]   --->   Operation 533 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 74 <SV = 36> <Delay = 6.91>
ST_74 : Operation 534 [3/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:387]   --->   Operation 534 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 75 <SV = 37> <Delay = 6.91>
ST_75 : Operation 535 [2/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:387]   --->   Operation 535 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 76 <SV = 38> <Delay = 6.91>
ST_76 : Operation 536 [1/5] (6.91ns)   --->   "%tmp_23 = fsub double %hz_load_4, %out_2" [fdtd-2d.cpp:387]   --->   Operation 536 'dsub' 'tmp_23' <Predicate = true> <Delay = 6.91> <Core = "DAddSub">   --->   Core 109 'DAddSub' <Latency = 4> <II = 1> <Delay = 6.91> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 77 <SV = 39> <Delay = 2.66>
ST_77 : Operation 537 [2/2] (2.66ns)   --->   "store double %tmp_23, double* %hz_addr_4, align 8" [fdtd-2d.cpp:387]   --->   Operation 537 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>

State 78 <SV = 40> <Delay = 2.66>
ST_78 : Operation 538 [1/2] (2.66ns)   --->   "store double %tmp_23, double* %hz_addr_4, align 8" [fdtd-2d.cpp:387]   --->   Operation 538 'store' <Predicate = true> <Delay = 2.66> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 3> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000000> <RAM>
ST_78 : Operation 539 [1/1] (0.00ns)   --->   "br label %.preheader" [fdtd-2d.cpp:386]   --->   Operation 539 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.06ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('t') with incoming values : ('t', fdtd-2d.cpp:372) [33]  (1.06 ns)

 <State 2>: 1.36ns
The critical path consists of the following:
	'phi' operation ('t') with incoming values : ('t', fdtd-2d.cpp:372) [33]  (0 ns)
	'add' operation ('t', fdtd-2d.cpp:372) [36]  (1.36 ns)

 <State 3>: 2.66ns
The critical path consists of the following:
	'load' operation ('p_fict_load', fdtd-2d.cpp:375) on array 'p_fict_s' [49]  (2.66 ns)

 <State 4>: 5.33ns
The critical path consists of the following:
	'load' operation ('p_fict_load', fdtd-2d.cpp:375) on array 'p_fict_s' [49]  (2.66 ns)
	'store' operation (fdtd-2d.cpp:375) of variable 'p_fict_load', fdtd-2d.cpp:375 on array 'ey' [52]  (2.66 ns)

 <State 5>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:375) of variable 'p_fict_load', fdtd-2d.cpp:375 on array 'ey' [52]  (2.66 ns)

 <State 6>: 7.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fdtd-2d.cpp:377) [57]  (0 ns)
	'add' operation ('tmp_9', fdtd-2d.cpp:379) [64]  (1.42 ns)
	'mul' operation ('tmp_2', fdtd-2d.cpp:379) [66]  (5.79 ns)

 <State 7>: 4.23ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:378) [69]  (0 ns)
	'add' operation ('tmp_3', fdtd-2d.cpp:379) [76]  (1.56 ns)
	'getelementptr' operation ('hz_addr', fdtd-2d.cpp:379) [79]  (0 ns)
	'load' operation ('hz_load', fdtd-2d.cpp:379) on array 'hz' [84]  (2.66 ns)

 <State 8>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:379) on array 'hz' [84]  (2.66 ns)

 <State 9>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:379) on array 'hz' [84]  (2.66 ns)

 <State 10>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load', fdtd-2d.cpp:379) on array 'hz' [84]  (2.66 ns)

 <State 11>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:379) [86]  (6.92 ns)

 <State 12>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:379) [86]  (6.92 ns)

 <State 13>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:379) [86]  (6.92 ns)

 <State 14>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:379) [86]  (6.92 ns)

 <State 15>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:379) [86]  (6.92 ns)

 <State 16>: 5.66ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i', fdtd-2d.cpp:108->fdtd-2d.cpp:379) [93]  (1.33 ns)
	'select' operation ('xf.V', fdtd-2d.cpp:108->fdtd-2d.cpp:379) [106]  (0.702 ns)
	'lshr' operation ('r.V', fdtd-2d.cpp:126->fdtd-2d.cpp:379) [111]  (0 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:125->fdtd-2d.cpp:379) [115]  (2.93 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:379) [116]  (0.708 ns)

 <State 17>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', fdtd-2d.cpp:379) [119]  (6.92 ns)

 <State 18>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', fdtd-2d.cpp:379) [119]  (6.92 ns)

 <State 19>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', fdtd-2d.cpp:379) [119]  (6.92 ns)

 <State 20>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', fdtd-2d.cpp:379) [119]  (6.92 ns)

 <State 21>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_8', fdtd-2d.cpp:379) [119]  (6.92 ns)

 <State 22>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:379) of variable 'tmp_8', fdtd-2d.cpp:379 on array 'ey' [120]  (2.66 ns)

 <State 23>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:379) of variable 'tmp_8', fdtd-2d.cpp:379 on array 'ey' [120]  (2.66 ns)

 <State 24>: 1.56ns
The critical path consists of the following:
	'phi' operation ('phi_mul') with incoming values : ('next_mul') [129]  (0 ns)
	'add' operation ('next_mul') [130]  (1.56 ns)

 <State 25>: 5.64ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:382) [138]  (0 ns)
	'add' operation ('tmp_12', fdtd-2d.cpp:383) [150]  (1.42 ns)
	'add' operation ('tmp_17', fdtd-2d.cpp:383) [152]  (1.56 ns)
	'getelementptr' operation ('hz_addr_3', fdtd-2d.cpp:383) [154]  (0 ns)
	'load' operation ('hz_load_3', fdtd-2d.cpp:383) on array 'hz' [155]  (2.66 ns)

 <State 26>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:383) on array 'hz' [149]  (2.66 ns)

 <State 27>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:383) on array 'hz' [149]  (2.66 ns)

 <State 28>: 2.66ns
The critical path consists of the following:
	'load' operation ('hz_load_2', fdtd-2d.cpp:383) on array 'hz' [149]  (2.66 ns)

 <State 29>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:383) [156]  (6.92 ns)

 <State 30>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:383) [156]  (6.92 ns)

 <State 31>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:383) [156]  (6.92 ns)

 <State 32>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:383) [156]  (6.92 ns)

 <State 33>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('in', fdtd-2d.cpp:383) [156]  (6.92 ns)

 <State 34>: 5.66ns
The critical path consists of the following:
	'icmp' operation ('tmp_1_i7', fdtd-2d.cpp:108->fdtd-2d.cpp:383) [163]  (1.33 ns)
	'select' operation ('xf.V', fdtd-2d.cpp:108->fdtd-2d.cpp:383) [176]  (0.702 ns)
	'lshr' operation ('r.V', fdtd-2d.cpp:126->fdtd-2d.cpp:383) [181]  (0 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:125->fdtd-2d.cpp:383) [185]  (2.93 ns)
	'select' operation ('new_mant.V', fdtd-2d.cpp:81->fdtd-2d.cpp:132->fdtd-2d.cpp:383) [186]  (0.708 ns)

 <State 35>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', fdtd-2d.cpp:383) [189]  (6.92 ns)

 <State 36>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', fdtd-2d.cpp:383) [189]  (6.92 ns)

 <State 37>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', fdtd-2d.cpp:383) [189]  (6.92 ns)

 <State 38>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', fdtd-2d.cpp:383) [189]  (6.92 ns)

 <State 39>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_16', fdtd-2d.cpp:383) [189]  (6.92 ns)

 <State 40>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:383) of variable 'tmp_16', fdtd-2d.cpp:383 on array 'ex' [190]  (2.66 ns)

 <State 41>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:383) of variable 'tmp_16', fdtd-2d.cpp:383 on array 'ex' [190]  (2.66 ns)

 <State 42>: 7.21ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fdtd-2d.cpp:387) [198]  (0 ns)
	'add' operation ('i', fdtd-2d.cpp:387) [203]  (1.42 ns)
	'mul' operation ('tmp_10', fdtd-2d.cpp:387) [207]  (5.79 ns)

 <State 43>: 5.64ns
The critical path consists of the following:
	'phi' operation ('j') with incoming values : ('j', fdtd-2d.cpp:387) [210]  (0 ns)
	'add' operation ('j', fdtd-2d.cpp:387) [213]  (1.42 ns)
	'add' operation ('tmp_29', fdtd-2d.cpp:387) [227]  (1.56 ns)
	'getelementptr' operation ('ex_addr_1', fdtd-2d.cpp:387) [229]  (0 ns)
	'load' operation ('ex_load_1', fdtd-2d.cpp:387) on array 'ex' [230]  (2.66 ns)

 <State 44>: 2.66ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:387) on array 'ex' [230]  (2.66 ns)

 <State 45>: 2.66ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:387) on array 'ex' [230]  (2.66 ns)

 <State 46>: 2.66ns
The critical path consists of the following:
	'load' operation ('ex_load_1', fdtd-2d.cpp:387) on array 'ex' [230]  (2.66 ns)

 <State 47>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:387) [232]  (6.92 ns)

 <State 48>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:387) [232]  (6.92 ns)

 <State 49>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:387) [232]  (6.92 ns)

 <State 50>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:387) [232]  (6.92 ns)

 <State 51>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_19', fdtd-2d.cpp:387) [232]  (6.92 ns)

 <State 52>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:387) [234]  (6.92 ns)

 <State 53>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:387) [234]  (6.92 ns)

 <State 54>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:387) [234]  (6.92 ns)

 <State 55>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:387) [234]  (6.92 ns)

 <State 56>: 6.92ns
The critical path consists of the following:
	'dadd' operation ('tmp_20', fdtd-2d.cpp:387) [234]  (6.92 ns)

 <State 57>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('val', fdtd-2d.cpp:387) [236]  (6.92 ns)

 <State 58>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('val', fdtd-2d.cpp:387) [236]  (6.92 ns)

 <State 59>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('val', fdtd-2d.cpp:387) [236]  (6.92 ns)

 <State 60>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('val', fdtd-2d.cpp:387) [236]  (6.92 ns)

 <State 61>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('val', fdtd-2d.cpp:387) [236]  (6.92 ns)

 <State 62>: 6.61ns
The critical path consists of the following:
	'add' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/src/technology/autopilot/header_files/utils/x_hls_utils.h:465->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387) [243]  (1.43 ns)
	'select' operation ('sh', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387) [247]  (0.808 ns)
	'lshr' operation ('tmp_43_i_i_i', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387) [251]  (0 ns)
	'select' operation ('smantissa.V', /wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:61->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_case_IEEE754.h:98->/wrk/2018.2/continuous/2018_06_14_2258646/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:69->fdtd-2d.cpp:387) [254]  (2.93 ns)
	'call' operation ('chunk_6_11.V', fdtd-2d.cpp:266->fdtd-2d.cpp:279->fdtd-2d.cpp:387) to 'lut_mul7_chunk' [258]  (1.44 ns)

 <State 63>: 7.26ns
The critical path consists of the following:
	'call' operation ('chunk_24_29.V', fdtd-2d.cpp:269->fdtd-2d.cpp:279->fdtd-2d.cpp:387) to 'lut_mul7_chunk' [264]  (2.66 ns)
	'add' operation ('tmp33', fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387) [294]  (1.7 ns)
	'add' operation ('tmp34', fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387) [295]  (0 ns)
	'add' operation ('tmp35', fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387) [296]  (2.89 ns)

 <State 64>: 7.69ns
The critical path consists of the following:
	'call' operation ('chunk_0_5.V', fdtd-2d.cpp:265->fdtd-2d.cpp:279->fdtd-2d.cpp:387) to 'lut_mul7_chunk' [256]  (2.66 ns)
	'add' operation ('tmp39', fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387) [302]  (1.89 ns)
	'add' operation ('tmp40', fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387) [303]  (0 ns)
	'add' operation ('agg_result_V_i_i', fdtd-2d.cpp:275->fdtd-2d.cpp:279->fdtd-2d.cpp:387) [304]  (3.14 ns)

 <State 65>: 7.1ns
The critical path consists of the following:
	'uitodp' operation ('in', fdtd-2d.cpp:387) [306]  (7.1 ns)

 <State 66>: 7.1ns
The critical path consists of the following:
	'uitodp' operation ('in', fdtd-2d.cpp:387) [306]  (7.1 ns)

 <State 67>: 7.1ns
The critical path consists of the following:
	'uitodp' operation ('in', fdtd-2d.cpp:387) [306]  (7.1 ns)

 <State 68>: 7.1ns
The critical path consists of the following:
	'uitodp' operation ('in', fdtd-2d.cpp:387) [306]  (7.1 ns)

 <State 69>: 8.73ns
The critical path consists of the following:
	'icmp' operation ('icmp1', fdtd-2d.cpp:196->fdtd-2d.cpp:387) [313]  (0.644 ns)
	'select' operation ('p_i31_cast_cast', fdtd-2d.cpp:196->fdtd-2d.cpp:387) [314]  (0.66 ns)
	'icmp' operation ('tmp_2_i2', fdtd-2d.cpp:205->fdtd-2d.cpp:387) [318]  (1.33 ns)
	'and' operation ('sel_tmp1_i', fdtd-2d.cpp:205->fdtd-2d.cpp:387) [324]  (0 ns)
	'select' operation ('shift.V', fdtd-2d.cpp:205->fdtd-2d.cpp:387) [325]  (0.654 ns)
	'select' operation ('shift.V', fdtd-2d.cpp:206->fdtd-2d.cpp:387) [329]  (0 ns)
	'select' operation ('shift.V', fdtd-2d.cpp:202->fdtd-2d.cpp:387) [330]  (0.633 ns)
	'lshr' operation ('r.V', fdtd-2d.cpp:213->fdtd-2d.cpp:387) [333]  (0 ns)
	'select' operation ('xf.V', fdtd-2d.cpp:212->fdtd-2d.cpp:387) [336]  (2.92 ns)
	'select' operation ('xf.V', fdtd-2d.cpp:202->fdtd-2d.cpp:387) [338]  (0 ns)
	'add' operation ('xf.V', fdtd-2d.cpp:218->fdtd-2d.cpp:387) [339]  (1.9 ns)

 <State 70>: 8.36ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', fdtd-2d.cpp:165->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [344]  (0 ns)
	'sub' operation ('Lo', fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [353]  (1.37 ns)
	'sub' operation ('tmp_52', fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [358]  (1.36 ns)
	'select' operation ('tmp_54', fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [360]  (0 ns)
	'lshr' operation ('tmp_56', fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [362]  (2.96 ns)
	'getelementptr' operation ('r0_addr', fdtd-2d.cpp:147->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [366]  (0 ns)
	'load' operation ('r0_load', fdtd-2d.cpp:147->fdtd-2d.cpp:167->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) on array 'r0' [367]  (2.66 ns)

 <State 71>: 5.42ns
The critical path consists of the following:
	'add' operation ('tmp_60', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [383]  (1.36 ns)
	'select' operation ('tmp_62', fdtd-2d.cpp:166->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [385]  (0 ns)
	'sub' operation ('tmp_65', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [388]  (1.36 ns)
	'lshr' operation ('tmp_73', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [396]  (0 ns)
	'and' operation ('p_demorgan', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [397]  (2.01 ns)
	'xor' operation ('tmp_74', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [398]  (0 ns)
	'and' operation ('tmp_75', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [399]  (0 ns)
	'or' operation ('__Result__', fdtd-2d.cpp:168->fdtd-2d.cpp:174->fdtd-2d.cpp:219->fdtd-2d.cpp:387) [401]  (0.695 ns)

 <State 72>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:387) [413]  (6.92 ns)

 <State 73>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:387) [413]  (6.92 ns)

 <State 74>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:387) [413]  (6.92 ns)

 <State 75>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:387) [413]  (6.92 ns)

 <State 76>: 6.92ns
The critical path consists of the following:
	'dsub' operation ('tmp_23', fdtd-2d.cpp:387) [413]  (6.92 ns)

 <State 77>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:387) of variable 'tmp_23', fdtd-2d.cpp:387 on array 'hz' [414]  (2.66 ns)

 <State 78>: 2.66ns
The critical path consists of the following:
	'store' operation (fdtd-2d.cpp:387) of variable 'tmp_23', fdtd-2d.cpp:387 on array 'hz' [414]  (2.66 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56
	State 57
	State 58
	State 59
	State 60
	State 61
	State 62
	State 63
	State 64
	State 65
	State 66
	State 67
	State 68
	State 69
	State 70
	State 71
	State 72
	State 73
	State 74
	State 75
	State 76
	State 77
	State 78


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
