=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\phi4_14b_0shot_temp0.0\Prob153_gshare/Prob153_gshare_sample01 results\phi4_14b_0shot_temp0.0\Prob153_gshare/Prob153_gshare_sample01.sv dataset_code-complete-iccad2023/Prob153_gshare_test.sv dataset_code-complete-iccad2023/Prob153_gshare_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\phi4_14b_0shot_temp0.0\Prob153_gshare/Prob153_gshare_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Your reset doesn't seem to be working.
Hint: Output 'predict_taken' has 435 mismatches. First mismatch occurred at time 20.
Hint: Output 'predict_history' has 575 mismatches. First mismatch occurred at time 30.
Hint: Total mismatched samples is 608 out of 1083 samples

Simulation finished at 5416 ps
Mismatches: 608 in 1083 samples


--- stderr ---
