// Seed: 2085422347
`timescale 1ps / 1 ps
`define pp_2 0
`define pp_3 0
`timescale 1ps / 1ps
module module_0 (
    input  logic id_0
    , id_2,
    output logic id_1
);
  assign id_1 = id_2;
endmodule
