// Seed: 4094272796
module module_0;
  reg id_2;
  always id_1 = id_2;
  always_comb begin
    assign id_2 = id_1;
  end
  always id_1 = 1;
  id_3 :
  assert property (@(posedge 1) id_2)
  else;
endmodule
module module_1 (
    input uwire id_0,
    inout supply1 id_1,
    input wire id_2,
    input tri1 id_3,
    input uwire id_4,
    output wire id_5,
    input uwire id_6,
    output wand id_7,
    output wand id_8,
    output supply0 id_9,
    input supply0 id_10,
    input wire id_11,
    input tri1 id_12,
    input supply0 id_13,
    input wire id_14,
    output wor id_15,
    input wire id_16,
    output tri id_17,
    output supply1 id_18
);
  wire id_20;
  module_0();
endmodule
