// Seed: 3208032562
module module_0 (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input wand id_3,
    output uwire id_4,
    input wand id_5,
    input uwire id_6,
    input tri id_7
);
  always @(-1);
endmodule
module module_1 #(
    parameter id_11 = 32'd8
) (
    output wand id_0,
    input uwire id_1,
    output tri0 id_2,
    input tri0 id_3,
    input supply0 id_4,
    input wor id_5,
    input tri0 id_6,
    input tri id_7,
    output supply1 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri _id_11,
    output supply0 id_12,
    output uwire id_13,
    output supply0 id_14,
    output wor id_15,
    input wand id_16,
    output supply1 id_17,
    input supply1 id_18,
    output tri0 id_19,
    input wor id_20,
    input tri1 id_21,
    input supply0 id_22,
    input tri0 id_23
);
  logic [id_11 : -1] id_25;
  ;
  module_0 modCall_1 (
      id_15,
      id_4,
      id_14,
      id_5,
      id_17,
      id_20,
      id_21,
      id_21
  );
  assign modCall_1.id_5 = 0;
  wire id_26;
endmodule
