// SPDX-FileCopyrightText: Â© 2023 Tenstorrent Inc.
//
// SPDX-License-Identifier: Apache-2.0

#pragma once

#include <cstdint>

// #include "tt_metal/hostdevcommon/common_runtime_address_map.h"

namespace eth_l1_mem {

struct address_map {

  // From top of L1:
  // - Syseng reserves [Max L1 Eth - SYSENG_RESERVED_SIZE, Max L1 Eth)
  // - L1 barrier [Max L1 Eth - SYSENG_RESERVED_SIZE - ERISC_BARRIER_SIZE, Max L1 Eth - SYSENG_RESERVED_SIZE)
  // - Tunneling [Max L1 Eth - SYSENG_RESERVED_SIZE - ERISC_BARRIER_SIZE - ERISC_APP_SYNC_INFO_SIZE, Max L1 Eth - SYSENG_RESERVED_SIZE - ERISC_BARRIER_SIZE)
  static constexpr std::int32_t SYSENG_RESERVED_SIZE = 64 * 1024;
  static constexpr std::int32_t ERISC_BARRIER_SIZE = 64;
  static constexpr std::int32_t MAX_NUM_CONCURRENT_TRANSACTIONS = 8;
  static constexpr std::int32_t ERISC_APP_ROUTING_INFO_SIZE = 48;
  static constexpr std::int32_t ERISC_APP_SYNC_INFO_SIZE = 160 + 16 * MAX_NUM_CONCURRENT_TRANSACTIONS;

  static constexpr std::int32_t MAX_SIZE = 512 * 1024 - SYSENG_RESERVED_SIZE - ERISC_BARRIER_SIZE - ERISC_APP_SYNC_INFO_SIZE;
  static constexpr std::int32_t MAX_L1_LOADING_SIZE = MAX_SIZE;

  static constexpr std::int32_t ERISC_APP_ROUTING_INFO_BASE = MAX_SIZE;
  static constexpr std::int32_t ERISC_APP_SYNC_INFO_BASE = ERISC_APP_ROUTING_INFO_BASE + ERISC_APP_ROUTING_INFO_SIZE;

  static constexpr std::int32_t ERISC_BARRIER_BASE = ERISC_APP_SYNC_INFO_BASE + ERISC_APP_SYNC_INFO_SIZE;

  // Kernel config buffer is WIP
  // Size is presently based on the old sizes of the RTAs + CB config + Sems
  static constexpr std::int32_t ERISC_L1_KERNEL_CONFIG_SIZE = 96 * 4 + 8 * 16;
  static constexpr std::int32_t ERISC_FIRMWARE_SIZE = 24 * 1024;
  static constexpr std::uint32_t MEM_ERISC_LOCAL_SIZE = (8 * 1024);
  static constexpr std::int32_t RISC_LOCAL_MEM_BASE = 0xFFB00000; // Actaul local memory address as seen from risc firmware
                                                                   // As part of the init risc firmware will copy local memory data from
                                                                   // l1 locations listed above into internal local memory that starts
                                                                   // at RISC_LOCAL_MEM_BASE address

  static constexpr uint32_t MEM_ERISC_RESERVED1 = 0;
  static constexpr uint32_t MEM_ERISC_RESERVED1_SIZE = 1024;

  static constexpr std::int32_t ERISC_MEM_MAILBOX_BASE = MEM_ERISC_RESERVED1 + MEM_ERISC_RESERVED1_SIZE;
  static constexpr std::uint32_t ERISC_MEM_MAILBOX_SIZE = 3344;
  static constexpr std::uint32_t ERISC_MEM_MAILBOX_END = ERISC_MEM_MAILBOX_BASE + ERISC_MEM_MAILBOX_SIZE;

  static constexpr std::int32_t FIRMWARE_BASE = ERISC_MEM_MAILBOX_END;
  static constexpr std::int32_t MEM_ERISC_MAP_END = FIRMWARE_BASE + ERISC_FIRMWARE_SIZE;

  static constexpr std::uint32_t MEM_ERISC_KERNEL_SIZE = (24 * 1024);
  static constexpr std::int32_t MEM_ERISC_INIT_LOCAL_L1_BASE_SCRATCH = MEM_ERISC_MAP_END;
  static constexpr std::int32_t MEM_ERISC_STACK_SIZE = 1024;
  static constexpr std::int32_t MEM_SLAVE_ERISC_STACK_SIZE = 1024;
  static constexpr std::int32_t MEM_ERISC_STACK_BASE = RISC_LOCAL_MEM_BASE + MEM_ERISC_LOCAL_SIZE - MEM_ERISC_STACK_SIZE;

  static constexpr std::int32_t ERISC_L1_KERNEL_CONFIG_BASE = MEM_ERISC_MAP_END;
  static constexpr std::int32_t LAUNCH_ERISC_APP_FLAG = (ERISC_L1_KERNEL_CONFIG_BASE + ERISC_L1_KERNEL_CONFIG_SIZE + 63) & ~63; // don't need this
  static constexpr std::int32_t ERISC_L1_UNRESERVED_BASE = (LAUNCH_ERISC_APP_FLAG + 63) & ~63;
  static constexpr std::int32_t ERISC_L1_UNRESERVED_SIZE = MAX_SIZE - ERISC_L1_UNRESERVED_BASE;

  static_assert((ERISC_L1_UNRESERVED_BASE % 64) == 0);

  template <std::size_t A, std::size_t B>
  struct TAssertEquality {
      static_assert(A == B, "Not equal");
      static constexpr bool _cResult = (A == B);
  };

  static constexpr std::uint32_t FW_VERSION_ADDR = 0x210;
  static constexpr std::uint32_t RETRAIN_COUNT_ADDR = 0x1EDC; // Not implemented for BH yet!
  static constexpr std::uint32_t RETRAIN_FORCE_ADDR = 0x1EFC;
};
}  // namespace eth_l1_mem
