<?xml version="1.0" encoding="utf-8"?><?workdir /Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf?><?workdir-uri file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/temp/pdf/?><?path2project?><?path2project-uri ./?><?path2rootmap-uri ./?><?doctype-public -//OASIS//DTD DITA Concept//EN?><?doctype-system concept.dtd?><concept xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" xmlns:dita-ot="http://dita-ot.sourceforge.net/ns/201007/dita-ot" class="- topic/topic concept/concept " ditaarch:DITAArchVersion="1.2" domains="(topic concept) (topic abbrev-d) a(props deliveryTarget) (topic equation-d) (topic hazard-d) (topic hi-d) (topic indexing-d) (topic markup-d) (topic mathml-d) (topic pr-d) (topic relmgmt-d) (topic sw-d) (topic svg-d) (topic ui-d) (topic ut-d) (topic markup-d xml-d)" id="ste1440492905695" outputclass="nolist" xml:lang="en-us" xtrc="concept:1;4:203" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">
  
  <title class="- topic/title " xtrc="title:1;6:33" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">About the L1 memory system</title><titlealts class="- topic/titlealts "/>

  <shortdesc class="- topic/shortdesc " xtrc="shortdesc:1;8:41" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">The <ph class="- topic/ph " xtrc="ph:1;8:69" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><keyword class="- topic/keyword " xtrc="keyword:1;8:103" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><tm class="- topic/tm " tmtype="reg" xtrc="tm:1;8:140" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">Cortex</tm></keyword><keyword class="- topic/keyword " xtrc="keyword:2;8:195" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">â€‘A76</keyword></ph>
    L1 memory system is designed to enhance core performance and save power.</shortdesc>
  <prolog class="- topic/prolog " xtrc="prolog:1;10:35" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">
    <publisherinformation class="- topic/publisher bookmap/publisherinformation " xtrc="publisherinformation:1;29:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <organization class="- topic/data bookmap/organization " xtrc="organization:1;30:70" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"> </organization>
            <published class="- topic/data bookmap/published " xtrc="published:1;31:64" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <publishtype class="- topic/data bookmap/publishtype " value="final" xtrc="publishtype:1;32:87" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </published>
        </publisherinformation><permissions class="- topic/permissions " view="nonconfidential" xtrc="permissions:1;35:75" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/><metadata class="- topic/metadata "><prodinfo class="- topic/prodinfo " xtrc="prodinfo:1;44:45" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
            <prodname class="- topic/prodname " xtrc="prodname:1;45:49" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">ARM Cortex-A76 Core</prodname>
            <vrmlist class="- topic/vrmlist " xtrc="vrmlist:1;46:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap">
                <vrm class="- topic/vrm " otherprops="hardware" version="0400" xtrc="vrm:1;47:81" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/_armA72.ditamap"/>
            </vrmlist>
        </prodinfo></metadata>

  </prolog>
  <conbody class="- topic/body  concept/conbody " xtrc="conbody:1;14:51" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">
    <section class="- topic/section " xtrc="section:1;15:39" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">
      <p class="- topic/p " xtrc="p:1;16:29" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">The L1 memory system consists of separate instruction and data caches. Both have a fixed size of 64KB.</p>
      
      
      
    </section>

  </conbody>
<related-links class="- topic/related-links " xtrc="related-links:1;23:47" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925" xtrc="linkpool:1;23:112" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><linkpool class="- topic/linkpool " xtrc="linkpool:2;23:148" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><link class="- topic/link " format="dita" href="tip1476903851664.xml" role="child" scope="local" type="concept" xtrc="link:1;23:260" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:1;23:296" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">Ares L1 instruction-side memory system</linktext><desc class="- topic/desc " xtrc="desc:1;23:373" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">The L1 instruction memory system has the following key     features:</desc></link><link class="- topic/link " format="dita" href="aum1476822476683.xml" role="child" scope="local" type="concept" xtrc="link:2;23:567" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml"><?ditaot usertext?><linktext class="- topic/linktext " xtrc="linktext:2;23:603" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">L1 data-side memory system</linktext><desc class="- topic/desc " xtrc="desc:2;23:668" xtrf="file:/Users/waybri01/gitrepos/dita-glossary-authoring-and-publishing/w_glossary/SampleBook/arm1/ste1440492905695.xml">The L1 data memory system has the following features:</desc></link></linkpool></linkpool></related-links></concept>