// Seed: 521210968
module module_0 (
    output supply0 id_0,
    input supply0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    input wire id_5
);
  wire id_7;
  ;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input uwire id_1,
    output wand id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    input supply1 id_6,
    input tri0 id_7,
    output tri0 id_8
);
  assign id_0 = id_6 ? id_5 : 1'd0;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_1,
      id_5,
      id_5
  );
  logic id_10;
  ;
endmodule
