#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Wed Mar 17 19:41:11 2021
# Process ID: 10768
# Current directory: E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/06-display_driver/display_driver
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17304 E:\FEKT VUT\FEKT VUT 4\BPC-DE1\Git\Digital-electronics-1\Labs\06-display_driver\display_driver\display_driver.xpr
# Log file: E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/06-display_driver/display_driver/vivado.log
# Journal file: E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/06-display_driver/display_driver\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FEKT VUT/FEKT VUT 4/BPC-DE1/Git/Digital-electronics-1/Labs/06-display_driver/display_driver/display_driver.xpr}
update_compile_order -fileset sources_1
open_run synth_1 -name synth_1
close_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top tb_driver_7seg_4digits [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source tb_driver_7seg_4digits.tcl
close_sim
launch_simulation
source tb_driver_7seg_4digits.tcl
close_sim
launch_simulation
source tb_driver_7seg_4digits.tcl
close_sim
launch_simulation
source tb_driver_7seg_4digits.tcl
close_sim
launch_simulation
source tb_driver_7seg_4digits.tcl
close_sim
launch_simulation
source tb_driver_7seg_4digits.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
