{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1510544407527 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1510544407535 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 12 22:40:07 2017 " "Processing started: Sun Nov 12 22:40:07 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1510544407535 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544407535 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dct16 -c dct16 " "Command: quartus_map --read_settings_files=on --write_settings_files=off dct16 -c dct16" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544407535 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1510544408296 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1510544408296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct16.v 1 1 " "Found 1 design units, including 1 entities, in source file dct16.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct16 " "Found entity 1: dct16" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510544422163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544422163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bloque.v 1 1 " "Found 1 design units, including 1 entities, in source file bloque.v" { { "Info" "ISGN_ENTITY_NAME" "1 bloque " "Found entity 1: bloque" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510544422166 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544422166 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct8puntos.v 1 1 " "Found 1 design units, including 1 entities, in source file dct8puntos.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct8puntos " "Found entity 1: dct8puntos" {  } { { "dct8puntos.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct8puntos.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510544422169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544422169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add16.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add16.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add16 " "Found entity 1: shift_add16" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510544422172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544422172 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shift_add8.v 1 1 " "Found 1 design units, including 1 entities, in source file shift_add8.v" { { "Info" "ISGN_ENTITY_NAME" "1 shift_add8 " "Found entity 1: shift_add8" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510544422174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544422174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dct16_test.v 1 1 " "Found 1 design units, including 1 entities, in source file dct16_test.v" { { "Info" "ISGN_ENTITY_NAME" "1 dct16_test " "Found entity 1: dct16_test" {  } { { "dct16_test.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16_test.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1510544422177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544422177 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dct16 " "Elaborating entity \"dct16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1510544422214 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dct8puntos dct8puntos:dct8puntos_1 " "Elaborating entity \"dct8puntos\" for hierarchy \"dct8puntos:dct8puntos_1\"" {  } { { "dct16.v" "dct8puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510544422219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bloque dct8puntos:dct8puntos_1\|bloque:dct4puntos_1 " "Elaborating entity \"bloque\" for hierarchy \"dct8puntos:dct8puntos_1\|bloque:dct4puntos_1\"" {  } { { "dct8puntos.v" "dct4puntos_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct8puntos.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510544422223 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 bloque.v(76) " "Verilog HDL assignment warning at bloque.v(76): truncated value with size 26 to match size of target (20)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422225 "|dct16|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 bloque.v(77) " "Verilog HDL assignment warning at bloque.v(77): truncated value with size 26 to match size of target (20)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422226 "|dct16|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 bloque.v(78) " "Verilog HDL assignment warning at bloque.v(78): truncated value with size 25 to match size of target (20)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 78 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422226 "|dct16|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 bloque.v(79) " "Verilog HDL assignment warning at bloque.v(79): truncated value with size 26 to match size of target (20)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422226 "|dct16|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 bloque.v(80) " "Verilog HDL assignment warning at bloque.v(80): truncated value with size 26 to match size of target (20)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 80 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422226 "|dct16|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "25 20 bloque.v(81) " "Verilog HDL assignment warning at bloque.v(81): truncated value with size 25 to match size of target (20)" {  } { { "bloque.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/bloque.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422226 "|dct16|dct8puntos:dct8puntos_1|bloque:dct4puntos_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add8 dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1 " "Elaborating entity \"shift_add8\" for hierarchy \"dct8puntos:dct8puntos_1\|shift_add8:shift_add8_1\"" {  } { { "dct8puntos.v" "shift_add8_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct8puntos.v" 148 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510544422227 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add8.v(39) " "Verilog HDL assignment warning at shift_add8.v(39): truncated value with size 26 to match size of target (20)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add8.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422231 "|dct16|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add8.v(40) " "Verilog HDL assignment warning at shift_add8.v(40): truncated value with size 26 to match size of target (20)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add8.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422231 "|dct16|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add8.v(41) " "Verilog HDL assignment warning at shift_add8.v(41): truncated value with size 26 to match size of target (20)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add8.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422231 "|dct16|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add8.v(42) " "Verilog HDL assignment warning at shift_add8.v(42): truncated value with size 26 to match size of target (20)" {  } { { "shift_add8.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add8.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422231 "|dct16|dct8puntos:dct8puntos_1|shift_add8:shift_add8_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shift_add16 shift_add16:shift_add16_1 " "Elaborating entity \"shift_add16\" for hierarchy \"shift_add16:shift_add16_1\"" {  } { { "dct16.v" "shift_add16_1" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510544422232 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(61) " "Verilog HDL assignment warning at shift_add16.v(61): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(62) " "Verilog HDL assignment warning at shift_add16.v(62): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(63) " "Verilog HDL assignment warning at shift_add16.v(63): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(64) " "Verilog HDL assignment warning at shift_add16.v(64): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(65) " "Verilog HDL assignment warning at shift_add16.v(65): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(66) " "Verilog HDL assignment warning at shift_add16.v(66): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 66 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(67) " "Verilog HDL assignment warning at shift_add16.v(67): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 67 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422238 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "26 20 shift_add16.v(68) " "Verilog HDL assignment warning at shift_add16.v(68): truncated value with size 26 to match size of target (20)" {  } { { "shift_add16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/shift_add16.v" 68 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1510544422239 "|dct16|shift_add16:shift_add16_1"}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1510544423584 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[0\] GND " "Pin \"y0\[0\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[1\] GND " "Pin \"y0\[1\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[2\] GND " "Pin \"y0\[2\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[3\] GND " "Pin \"y0\[3\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[4\] GND " "Pin \"y0\[4\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y0\[5\] GND " "Pin \"y0\[5\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 26 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[0\] GND " "Pin \"y8\[0\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y8[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[1\] GND " "Pin \"y8\[1\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y8[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[2\] GND " "Pin \"y8\[2\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y8[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[3\] GND " "Pin \"y8\[3\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y8[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "y8\[4\] GND " "Pin \"y8\[4\]\" is stuck at GND" {  } { { "dct16.v" "" { Text "C:/Users/Usuario/Documents/Tesis/codigo/7Nov/dct16/dct16.v" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1510544423701 "|dct16|y8[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1510544423701 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1510544423954 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1510544425308 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1510544425308 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4240 " "Implemented 4240 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "147 " "Implemented 147 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1510544425591 ""} { "Info" "ICUT_CUT_TM_OPINS" "320 " "Implemented 320 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1510544425591 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3773 " "Implemented 3773 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1510544425591 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1510544425591 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "713 " "Peak virtual memory: 713 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1510544425619 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 12 22:40:25 2017 " "Processing ended: Sun Nov 12 22:40:25 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1510544425619 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1510544425619 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1510544425619 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1510544425619 ""}
