//********************************************************************************************************************************
// Use this file to configure port mapping between the Tester peripherals, UUT peripherals and external interface of the Tester.
// This TEMPLATE file was auto-generated by the 'make tester-config' target (portmap_utils.py)
// Port map syntax:
//    <peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : External
//    <peripheral_corename>[<peripheral_instance_number>].<peripheral_signal_name> : <other_peripheral_corename>[<other_peripheral_instance_number>].<other_peripheral_signal_name>
// Example, to connect UART instance number 0 of UUT (IOBSOC) to UART instance number 1 of Tester:
//    UART[1].UART_txd : IOBSOC[0].UART0_rxd
//    UART[1].UART_rxd : IOBSOC[0].UART0_txd
//    UART[1].UART_rts : IOBSOC[0].UART0_cts
//    UART[1].UART_cts : IOBSOC[0].UART0_rts
// Example, to connect UART instance number 0 of Tester to a dedicated external interface of the Tester: 
//    UART[0].UART_rxd : External
//    UART[0].UART_txd : External
//    UART[0].UART_cts : External
//    UART[0].UART_rts : External
//********************************************************************************************************************************
// Connect TESTER to external console
UART[0].txd : External
UART[0].rxd : External
UART[0].cts : External
UART[0].rts : External

// Connect TESTER UART1 to SUT UART0
UART[1].txd : IOBSOC[0].UART0_rxd
UART[1].rxd : IOBSOC[0].UART0_txd
UART[1].cts : IOBSOC[0].UART0_rts
UART[1].rts : IOBSOC[0].UART0_cts

// Connect TESTER IOBNATIVEBRIDGEIF0 to SUT REGFILEIF0
IOBNATIVEBRIDGEIF[0].valid_ext : IOBSOC[0].REGFILEIF0_valid_ext
IOBNATIVEBRIDGEIF[0].address_ext : IOBSOC[0].REGFILEIF0_address_ext
IOBNATIVEBRIDGEIF[0].wdata_ext : IOBSOC[0].REGFILEIF0_wdata_ext
IOBNATIVEBRIDGEIF[0].wstrb_ext : IOBSOC[0].REGFILEIF0_wstrb_ext
IOBNATIVEBRIDGEIF[0].rdata_ext : IOBSOC[0].REGFILEIF0_rdata_ext
IOBNATIVEBRIDGEIF[0].ready_ext : IOBSOC[0].REGFILEIF0_ready_ext

//Connect ETHERNET 0 of Tester to external interface
ETHERNET[0].ETH_PHY_RESETN : External
ETHERNET[0].PLL_LOCKED : External
ETHERNET[0].RX_CLK : External
ETHERNET[0].RX_DATA : External
ETHERNET[0].RX_DV : External
ETHERNET[0].TX_CLK : External
ETHERNET[0].TX_EN : External
ETHERNET[0].TX_DATA : External

// Connect ETHERNET 1 of Tester to ETHERNET 0 of IOb-SoC-SUT
ETHERNET[1].RX_DATA : IOBSOC[0].ETHERNET0_TX_DATA
ETHERNET[1].RX_DV : IOBSOC[0].ETHERNET0_TX_EN
ETHERNET[1].TX_DATA : IOBSOC[0].ETHERNET0_RX_DATA
ETHERNET[1].TX_EN : IOBSOC[0].ETHERNET0_RX_DV

// Connect CLOCK and PLL_LOCKED inputs of Tester's ETHERNET 1 to external interface (clock generator is in top_system)
ETHERNET[1].ETH_PHY_RESETN : External
ETHERNET[1].PLL_LOCKED : External
ETHERNET[1].RX_CLK : External
ETHERNET[1].TX_CLK : External

// Connect CLOCK and PLL_LOCKED inputs of SUT's ETHERNET to Tester's external interface (clock generator is in top_system)
IOBSOC[0].ETHERNET0_TX_CLK : External
IOBSOC[0].ETHERNET0_RX_CLK : External
IOBSOC[0].ETHERNET0_PLL_LOCKED : External
IOBSOC[0].ETHERNET0_ETH_PHY_RESETN : External
