///Register `FDCAN_ILS` reader
pub struct R(crate::R<FDCAN_ILS_SPEC>);
impl core::ops::Deref for R {
    type Target = crate::R<FDCAN_ILS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl From<crate::R<FDCAN_ILS_SPEC>> for R {
    #[inline(always)]
    fn from(reader: crate::R<FDCAN_ILS_SPEC>) -> Self {
        R(reader)
    }
}
///Register `FDCAN_ILS` writer
pub struct W(crate::W<FDCAN_ILS_SPEC>);
impl core::ops::Deref for W {
    type Target = crate::W<FDCAN_ILS_SPEC>;
    #[inline(always)]
    fn deref(&self) -> &Self::Target {
        &self.0
    }
}
impl core::ops::DerefMut for W {
    #[inline(always)]
    fn deref_mut(&mut self) -> &mut Self::Target {
        &mut self.0
    }
}
impl From<crate::W<FDCAN_ILS_SPEC>> for W {
    #[inline(always)]
    fn from(writer: crate::W<FDCAN_ILS_SPEC>) -> Self {
        W(writer)
    }
}
///Field `RxFIFO0` reader - RxFIFO0
pub type RX_FIFO0_R = crate::BitReader<bool>;
///Field `RxFIFO0` writer - RxFIFO0
pub type RX_FIFO0_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
///Field `RxFIFO1` reader - RxFIFO1
pub type RX_FIFO1_R = crate::BitReader<bool>;
///Field `RxFIFO1` writer - RxFIFO1
pub type RX_FIFO1_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
///Field `SMSG` reader - SMSG
pub type SMSG_R = crate::BitReader<bool>;
///Field `SMSG` writer - SMSG
pub type SMSG_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
///Field `TFERR` reader - TFERR
pub type TFERR_R = crate::BitReader<bool>;
///Field `TFERR` writer - TFERR
pub type TFERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
///Field `MISC` reader - MISC
pub type MISC_R = crate::BitReader<bool>;
///Field `MISC` writer - MISC
pub type MISC_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
///Field `BERR` reader - BERR
pub type BERR_R = crate::BitReader<bool>;
///Field `BERR` writer - BERR
pub type BERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
///Field `PERR` reader - PERR
pub type PERR_R = crate::BitReader<bool>;
///Field `PERR` writer - PERR
pub type PERR_W<'a, const O: u8> = crate::BitWriter<'a, u32, FDCAN_ILS_SPEC, bool, O>;
impl R {
    ///Bit 0 - RxFIFO0
    #[inline(always)]
    pub fn rx_fifo0(&self) -> RX_FIFO0_R {
        RX_FIFO0_R::new((self.bits & 1) != 0)
    }
    ///Bit 1 - RxFIFO1
    #[inline(always)]
    pub fn rx_fifo1(&self) -> RX_FIFO1_R {
        RX_FIFO1_R::new(((self.bits >> 1) & 1) != 0)
    }
    ///Bit 2 - SMSG
    #[inline(always)]
    pub fn smsg(&self) -> SMSG_R {
        SMSG_R::new(((self.bits >> 2) & 1) != 0)
    }
    ///Bit 3 - TFERR
    #[inline(always)]
    pub fn tferr(&self) -> TFERR_R {
        TFERR_R::new(((self.bits >> 3) & 1) != 0)
    }
    ///Bit 4 - MISC
    #[inline(always)]
    pub fn misc(&self) -> MISC_R {
        MISC_R::new(((self.bits >> 4) & 1) != 0)
    }
    ///Bit 5 - BERR
    #[inline(always)]
    pub fn berr(&self) -> BERR_R {
        BERR_R::new(((self.bits >> 5) & 1) != 0)
    }
    ///Bit 6 - PERR
    #[inline(always)]
    pub fn perr(&self) -> PERR_R {
        PERR_R::new(((self.bits >> 6) & 1) != 0)
    }
}
impl W {
    ///Bit 0 - RxFIFO0
    #[inline(always)]
    #[must_use]
    pub fn rx_fifo0(&mut self) -> RX_FIFO0_W<0> {
        RX_FIFO0_W::new(self)
    }
    ///Bit 1 - RxFIFO1
    #[inline(always)]
    #[must_use]
    pub fn rx_fifo1(&mut self) -> RX_FIFO1_W<1> {
        RX_FIFO1_W::new(self)
    }
    ///Bit 2 - SMSG
    #[inline(always)]
    #[must_use]
    pub fn smsg(&mut self) -> SMSG_W<2> {
        SMSG_W::new(self)
    }
    ///Bit 3 - TFERR
    #[inline(always)]
    #[must_use]
    pub fn tferr(&mut self) -> TFERR_W<3> {
        TFERR_W::new(self)
    }
    ///Bit 4 - MISC
    #[inline(always)]
    #[must_use]
    pub fn misc(&mut self) -> MISC_W<4> {
        MISC_W::new(self)
    }
    ///Bit 5 - BERR
    #[inline(always)]
    #[must_use]
    pub fn berr(&mut self) -> BERR_W<5> {
        BERR_W::new(self)
    }
    ///Bit 6 - PERR
    #[inline(always)]
    #[must_use]
    pub fn perr(&mut self) -> PERR_W<6> {
        PERR_W::new(self)
    }
    ///Writes raw bits to the register.
    #[inline(always)]
    pub unsafe fn bits(&mut self, bits: u32) -> &mut Self {
        self.0.bits(bits);
        self
    }
}
///FDCAN Interrupt Line Select Register
///
///This register you can [`read`](crate::generic::Reg::read), [`write_with_zero`](crate::generic::Reg::write_with_zero), [`reset`](crate::generic::Reg::reset), [`write`](crate::generic::Reg::write), [`modify`](crate::generic::Reg::modify). See [API](https://docs.rs/svd2rust/#read--modify--write-api).
///
///For information about available fields see [fdcan_ils](index.html) module
pub struct FDCAN_ILS_SPEC;
impl crate::RegisterSpec for FDCAN_ILS_SPEC {
    type Ux = u32;
}
///`read()` method returns [fdcan_ils::R](R) reader structure
impl crate::Readable for FDCAN_ILS_SPEC {
    type Reader = R;
}
///`write(|w| ..)` method takes [fdcan_ils::W](W) writer structure
impl crate::Writable for FDCAN_ILS_SPEC {
    type Writer = W;
    const ZERO_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
    const ONE_TO_MODIFY_FIELDS_BITMAP: Self::Ux = 0;
}
///`reset()` method sets FDCAN_ILS to value 0
impl crate::Resettable for FDCAN_ILS_SPEC {
    const RESET_VALUE: Self::Ux = 0;
}
