{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 17 21:20:19 2018 " "Info: Processing started: Tue Apr 17 21:20:19 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ULA-16-04-18a -c ULA-16-04-18a " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off ULA-16-04-18a -c ULA-16-04-18a" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula-16-04-18a.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ula-16-04-18a.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ULA-16-04-18a " "Info: Found entity 1: ULA-16-04-18a" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comple2_para_5_bits.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file comple2_para_5_bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 comple2_para_5_bits " "Info: Found entity 1: comple2_para_5_bits" {  } { { "comple2_para_5_bits.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/comple2_para_5_bits.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maior_que2.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maior_que2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maior_que2 " "Info: Found entity 1: maior_que2" {  } { { "maior_que2.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que2.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "maior_que.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file maior_que.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maior_que " "Info: Found entity 1: maior_que" {  } { { "maior_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/maior_que.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "menor_que.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file menor_que.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 menor_que " "Info: Found entity 1: menor_que" {  } { { "menor_que.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/menor_que.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zero.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero " "Info: Found entity 1: zero" {  } { { "zero.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/zero.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zero1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file zero1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 zero1 " "Info: Found entity 1: zero1" {  } { { "zero1.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/zero1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "ULA-16-04-18a " "Info: Elaborating entity \"ULA-16-04-18a\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "comple2_para_5_bits inst6 " "Warning: Block or symbol \"comple2_para_5_bits\" of instance \"inst6\" overlaps another block or symbol" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -24 704 800 136 "inst6" "" } } } }  } 0 0 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "" 0 -1}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "a5 ulaula-soma-esquema inst110 " "Error: Port \"a5\" of type ulaula-soma-esquema of instance \"inst110\" is missing source signal" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -208 616 744 -208 "" "" } { -376 744 744 -208 "" "" } { -376 744 1192 -376 "" "" } { -376 1192 1192 104 "" "" } { 104 1192 1312 104 "" "" } { -280 616 640 -280 "" "" } { -280 616 616 -208 "" "" } { -88 1312 1408 168 "inst110" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Error" "EGDFX_NO_SOURCE_FOR_PORT" "IN NOT inst94 " "Error: Port \"IN\" of type NOT of instance \"inst94\" is missing source signal" {  } { { "ULA-16-04-18a.bdf" "" { Schematic "C:/Users/lfms/Documents/Projeto_ULA/ULA-16-04-18a.bdf" { { -208 616 744 -208 "" "" } { -376 744 744 -208 "" "" } { -376 744 1192 -376 "" "" } { -376 1192 1192 104 "" "" } { 104 1192 1312 104 "" "" } { -280 616 640 -280 "" "" } { -280 616 616 -208 "" "" } { -296 640 688 -264 "inst94" "" } } } }  } 0 0 "Port \"%1!s!\" of type %2!s! of instance \"%3!s!\" is missing source signal" 0 0 "" 0 -1}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Error: Can't elaborate top-level user hierarchy" {  } {  } 0 0 "Can't elaborate top-level user hierarchy" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "211 " "Error: Peak virtual memory: 211 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Tue Apr 17 21:20:20 2018 " "Error: Processing ended: Tue Apr 17 21:20:20 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
