Info: Starting: Create simulation model
Info: ip-generate --project-directory=D:/Bricolage3/ --output-directory=D:/Bricolage3/nios/simulation/ --file-set=SIM_VHDL --report-file=sopcinfo:D:/Bricolage3/nios.sopcinfo --report-file=html:D:/Bricolage3/nios.html --report-file=sip:D:/Bricolage3/nios/simulation/nios.sip --report-file=csv:D:/Bricolage3/nios.csv --report-file=spd:D:/Bricolage3/nios.spd --report-file=cmp:D:/Bricolage3/nios.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=D:/Bricolage3/nios.qsys
Progress: Loading Bricolage3/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding switch [altera_avalon_pio 13.0.1]
Progress: Parameterizing module switch
Progress: Adding buttons [altera_avalon_pio 13.0.1]
Progress: Parameterizing module buttons
Progress: Adding action [altera_avalon_pio 13.0.1]
Progress: Parameterizing module action
Progress: Adding up [altera_avalon_pio 13.0.1]
Progress: Parameterizing module up
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pause [altera_avalon_pio 13.0.1]
Progress: Parameterizing module pause
Progress: Adding down [altera_avalon_pio 13.0.1]
Progress: Parameterizing module down
Progress: Adding left [altera_avalon_pio 13.0.1]
Progress: Parameterizing module left
Progress: Adding rigth [altera_avalon_pio 13.0.1]
Progress: Parameterizing module rigth
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for SIM_VHDL
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 25 modules, 79 connections
Info: merlin_domain_transform: After transform: 50 modules, 219 connections
Info: merlin_router_transform: After transform: 63 modules, 261 connections
Info: merlin_traffic_limiter_transform: After transform: 65 modules, 271 connections
Info: reset_adaptation_transform: After transform: 67 modules, 260 connections
Info: merlin_network_to_switch_transform: After transform: 92 modules, 312 connections
Info: limiter_update_transform: After transform: 92 modules, 314 connections
Info: merlin_mm_transform: After transform: 92 modules, 314 connections
Info: merlin_interrupt_mapper_transform: After transform: 93 modules, 317 connections
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0079_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0079_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0079_onchip_memory2_0_gen/  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0080_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0080_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0080_nios2_qsys_0_gen/    --bogus  ]
Info: nios2_qsys_0: # 2018.11.05 14:26:39 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.11.05 14:26:39 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.11.05 14:26:39 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.11.05 14:26:39 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)     Testbench
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)     Instruction decoding
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)       Instruction fields
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)       Instruction decodes
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)       Instruction controls
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2018.11.05 14:26:40 (*)     Pipeline backend
Info: nios2_qsys_0: # 2018.11.05 14:26:42 (*)   Creating 'C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0080_nios2_qsys_0_gen//nios_nios2_qsys_0_nios2_waves.do'
Info: nios2_qsys_0: # 2018.11.05 14:26:42 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.11.05 14:26:47 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2018.11.05 14:26:49 (*)   Creating IP functional simulation model
Info: nios2_qsys_0: # 2018.11.05 14:26:56 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: switch: Starting RTL generation for module 'nios_switch'
Info: switch:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0081_switch_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0081_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0081_switch_gen/  ]
Info: switch: Done RTL generation for module 'nios_switch'
Info: switch: "nios" instantiated altera_avalon_pio "switch"
Info: buttons: Starting RTL generation for module 'nios_buttons'
Info: buttons:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0082_buttons_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0082_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0082_buttons_gen/  ]
Info: buttons: Done RTL generation for module 'nios_buttons'
Info: buttons: "nios" instantiated altera_avalon_pio "buttons"
Info: action: Starting RTL generation for module 'nios_action'
Info: action:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_action --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0083_action_gen/ --quartus_dir=C:/altera/13.0/quartus --vhdl --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0083_action_gen//nios_action_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0083_action_gen/  ]
Info: action: Done RTL generation for module 'nios_action'
Info: action: "nios" instantiated altera_avalon_pio "action"
Info: sysid_qsys_0: Generating VHDL simulation model
Info: sysid_qsys_0: Generated simulation model nios_sysid_qsys_0.vho
Info: sysid_qsys_0: "nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0_instruction_master_translator: "nios" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generating VHDL simulation model
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: Generated simulation model nios_nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo.vho
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios" instantiated altera_merlin_router "id_router_002"
Info: limiter: "nios" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: Generating VHDL simulation model
Info: cmd_xbar_demux: Generated simulation model nios_cmd_xbar_demux.vho
Info: cmd_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: Generating VHDL simulation model
Info: cmd_xbar_demux_001: Generated simulation model nios_cmd_xbar_demux_001.vho
Info: cmd_xbar_demux_001: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: Generating VHDL simulation model
Info: cmd_xbar_mux: Generated simulation model nios_cmd_xbar_mux.vho
Info: cmd_xbar_mux: "nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: Generating VHDL simulation model
Info: rsp_xbar_demux: Generated simulation model nios_rsp_xbar_demux.vho
Info: rsp_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: Generating VHDL simulation model
Info: rsp_xbar_demux_002: Generated simulation model nios_rsp_xbar_demux_002.vho
Info: rsp_xbar_demux_002: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: Generating VHDL simulation model
Info: rsp_xbar_mux: Generated simulation model nios_rsp_xbar_mux.vho
Info: rsp_xbar_mux: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: rsp_xbar_mux_001: Generating VHDL simulation model
Info: rsp_xbar_mux_001: Generated simulation model nios_rsp_xbar_mux_001.vho
Info: rsp_xbar_mux_001: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: irq_mapper: Generating VHDL simulation model
Info: irq_mapper: Generated simulation model nios_irq_mapper.vho
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: nios: Done nios" with 26 modules, 204 files, 10402632 bytes
Info: ip-generate succeeded.
Info: Finished: Create simulation model
Info: Starting: Create Modelsim Project.
Info: sim-script-gen --spd=D:/Bricolage3/nios.spd --output-directory=D:/Bricolage3/nios/simulation/
Info: Doing: ip-make-simscript --spd=D:/Bricolage3/nios.spd --output-directory=D:/Bricolage3/nios/simulation/
Info: Generating the following file(s) for MODELSIM simulator in D:/Bricolage3/nios/simulation/ directory:
Info: 	mentor/msim_setup.tcl
Info: Skipping VCS script generation since VHDL file $QUARTUS_INSTALL_DIR/eda/sim_lib/altera_syn_attributes.vhd is required for simulation
Info: Generating the following file(s) for VCSMX simulator in D:/Bricolage3/nios/simulation/ directory:
Info: 	synopsys/vcsmx/synopsys_sim.setup
Info: 	synopsys/vcsmx/vcsmx_setup.sh
Info: Generating the following file(s) for NCSIM simulator in D:/Bricolage3/nios/simulation/ directory:
Info: 	cadence/cds.lib
Info: 	cadence/hdl.var
Info: 	cadence/ncsim_setup.sh
Info: 	19 .cds.lib files in cadence/cds_libs/ directory
Info: Generating the following file(s) for RIVIERAPRO simulator in D:/Bricolage3/nios/simulation/ directory:
Info: 	aldec/rivierapro_setup.tcl
Info: Finished: Create Modelsim Project.
Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:/Bricolage3/ --output-directory=D:/Bricolage3/nios/ --report-file=bsf:D:/Bricolage3/nios.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=D:/Bricolage3/nios.qsys
Progress: Loading Bricolage3/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding switch [altera_avalon_pio 13.0.1]
Progress: Parameterizing module switch
Progress: Adding buttons [altera_avalon_pio 13.0.1]
Progress: Parameterizing module buttons
Progress: Adding action [altera_avalon_pio 13.0.1]
Progress: Parameterizing module action
Progress: Adding up [altera_avalon_pio 13.0.1]
Progress: Parameterizing module up
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pause [altera_avalon_pio 13.0.1]
Progress: Parameterizing module pause
Progress: Adding down [altera_avalon_pio 13.0.1]
Progress: Parameterizing module down
Progress: Adding left [altera_avalon_pio 13.0.1]
Progress: Parameterizing module left
Progress: Adding rigth [altera_avalon_pio 13.0.1]
Progress: Parameterizing module rigth
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:/Bricolage3/ --output-directory=D:/Bricolage3/nios/synthesis/ --file-set=QUARTUS_SYNTH --report-file=sopcinfo:D:/Bricolage3/nios.sopcinfo --report-file=html:D:/Bricolage3/nios.html --report-file=qip:D:/Bricolage3/nios/synthesis/nios.qip --report-file=cmp:D:/Bricolage3/nios.cmp --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CGXFC5C6F27C7 --system-info=DEVICE_SPEEDGRADE=7_H6 --component-file=D:/Bricolage3/nios.qsys --language=VHDL
Progress: Loading Bricolage3/nios.qsys
Progress: Reading input file
Progress: Adding clk_0 [clock_source 13.0]
Progress: Parameterizing module clk_0
Progress: Adding onchip_memory2_0 [altera_avalon_onchip_memory2 13.0.1]
Progress: Parameterizing module onchip_memory2_0
Progress: Adding nios2_qsys_0 [altera_nios2_qsys 13.0]
Progress: Parameterizing module nios2_qsys_0
Progress: Adding switch [altera_avalon_pio 13.0.1]
Progress: Parameterizing module switch
Progress: Adding buttons [altera_avalon_pio 13.0.1]
Progress: Parameterizing module buttons
Progress: Adding action [altera_avalon_pio 13.0.1]
Progress: Parameterizing module action
Progress: Adding up [altera_avalon_pio 13.0.1]
Progress: Parameterizing module up
Progress: Adding sysid_qsys_0 [altera_avalon_sysid_qsys 13.0]
Progress: Parameterizing module sysid_qsys_0
Progress: Adding pause [altera_avalon_pio 13.0.1]
Progress: Parameterizing module pause
Progress: Adding down [altera_avalon_pio 13.0.1]
Progress: Parameterizing module down
Progress: Adding left [altera_avalon_pio 13.0.1]
Progress: Parameterizing module left
Progress: Adding rigth [altera_avalon_pio 13.0.1]
Progress: Parameterizing module rigth
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: nios.switch: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.buttons: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: nios.sysid_qsys_0: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: nios.sysid_qsys_0: Time stamp will be automatically updated when this component is generated.
Info: nios: Generating nios "nios" for QUARTUS_SYNTH
Info: pipeline_bridge_swap_transform: After transform: 12 modules, 37 connections
Info: No custom instruction connections, skipping transform 
Info: merlin_translator_transform: After transform: 25 modules, 79 connections
Info: merlin_domain_transform: After transform: 50 modules, 219 connections
Info: merlin_router_transform: After transform: 63 modules, 261 connections
Info: merlin_traffic_limiter_transform: After transform: 65 modules, 271 connections
Info: reset_adaptation_transform: After transform: 67 modules, 260 connections
Info: merlin_network_to_switch_transform: After transform: 92 modules, 312 connections
Info: limiter_update_transform: After transform: 92 modules, 314 connections
Info: merlin_mm_transform: After transform: 92 modules, 314 connections
Info: merlin_interrupt_mapper_transform: After transform: 93 modules, 317 connections
Info: onchip_memory2_0: Starting RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=nios_onchip_memory2_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0133_onchip_memory2_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0133_onchip_memory2_0_gen//nios_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]
Info: onchip_memory2_0: Done RTL generation for module 'nios_onchip_memory2_0'
Info: onchip_memory2_0: "nios" instantiated altera_avalon_onchip_memory2 "onchip_memory2_0"
Info: nios2_qsys_0: Starting RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0:   Generation command is [exec C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/eperl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -I C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2 -- C:/altera/13.0/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=nios_nios2_qsys_0 --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0134_nios2_qsys_0_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0134_nios2_qsys_0_gen//nios_nios2_qsys_0_processor_configuration.pl  --do_build_sim=0    --bogus  ]
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*) Starting Nios II generation
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)   Checking for plaintext license.
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)   Plaintext license not found.
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)   Checking for encrypted license (non-evaluation).
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)   Elaborating CPU configuration settings
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)   Creating all objects for CPU
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)     Testbench
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)     Instruction decoding
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)       Instruction fields
Info: nios2_qsys_0: # 2018.11.05 14:27:20 (*)       Instruction decodes
Info: nios2_qsys_0: # 2018.11.05 14:27:21 (*)       Signals for RTL simulation waveforms
Info: nios2_qsys_0: # 2018.11.05 14:27:21 (*)       Instruction controls
Info: nios2_qsys_0: # 2018.11.05 14:27:21 (*)     Pipeline frontend
Info: nios2_qsys_0: # 2018.11.05 14:27:21 (*)     Pipeline backend
Info: nios2_qsys_0: # 2018.11.05 14:27:23 (*)   Generating RTL from CPU objects
Info: nios2_qsys_0: # 2018.11.05 14:27:25 (*)   Creating encrypted RTL
Info: nios2_qsys_0: # 2018.11.05 14:27:26 (*) Done Nios II generation
Info: nios2_qsys_0: Done RTL generation for module 'nios_nios2_qsys_0'
Info: nios2_qsys_0: "nios" instantiated altera_nios2_qsys "nios2_qsys_0"
Info: switch: Starting RTL generation for module 'nios_switch'
Info: switch:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_switch --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0135_switch_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0135_switch_gen//nios_switch_component_configuration.pl  --do_build_sim=0  ]
Info: switch: Done RTL generation for module 'nios_switch'
Info: switch: "nios" instantiated altera_avalon_pio "switch"
Info: buttons: Starting RTL generation for module 'nios_buttons'
Info: buttons:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_buttons --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0136_buttons_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0136_buttons_gen//nios_buttons_component_configuration.pl  --do_build_sim=0  ]
Info: buttons: Done RTL generation for module 'nios_buttons'
Info: buttons: "nios" instantiated altera_avalon_pio "buttons"
Info: action: Starting RTL generation for module 'nios_action'
Info: action:   Generation command is [exec C:/altera/13.0/quartus/bin/perl/bin/perl.exe -I C:/altera/13.0/quartus/common/ip/altera/common/perl/5.8.3 -I C:/altera/13.0/quartus/sopc_builder/bin/europa -I C:/altera/13.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/13.0/quartus/sopc_builder/bin -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/13.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=nios_action --dir=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0137_action_gen/ --quartus_dir=C:/altera/13.0/quartus --verilog --config=C:/Users/legoff_tho/AppData/Local/Temp/alt7840_2341362225740373104.dir/0137_action_gen//nios_action_component_configuration.pl  --do_build_sim=0  ]
Info: action: Done RTL generation for module 'nios_action'
Info: action: "nios" instantiated altera_avalon_pio "action"
Info: sysid_qsys_0: "nios" instantiated altera_avalon_sysid_qsys "sysid_qsys_0"
Info: nios2_qsys_0_instruction_master_translator: "nios" instantiated altera_merlin_master_translator "nios2_qsys_0_instruction_master_translator"
Info: nios2_qsys_0_jtag_debug_module_translator: "nios" instantiated altera_merlin_slave_translator "nios2_qsys_0_jtag_debug_module_translator"
Info: nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent: "nios" instantiated altera_merlin_master_agent "nios2_qsys_0_instruction_master_translator_avalon_universal_master_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent: "nios" instantiated altera_merlin_slave_agent "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent"
Info: nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo: "nios" instantiated altera_avalon_sc_fifo "nios2_qsys_0_jtag_debug_module_translator_avalon_universal_slave_0_agent_rsp_fifo"
Info: addr_router: "nios" instantiated altera_merlin_router "addr_router"
Info: addr_router_001: "nios" instantiated altera_merlin_router "addr_router_001"
Info: id_router: "nios" instantiated altera_merlin_router "id_router"
Info: id_router_002: "nios" instantiated altera_merlin_router "id_router_002"
Info: limiter: "nios" instantiated altera_merlin_traffic_limiter "limiter"
Info: rst_controller: "nios" instantiated altera_reset_controller "rst_controller"
Info: cmd_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux"
Info: cmd_xbar_demux_001: "nios" instantiated altera_merlin_demultiplexer "cmd_xbar_demux_001"
Info: cmd_xbar_mux: "nios" instantiated altera_merlin_multiplexer "cmd_xbar_mux"
Info: rsp_xbar_demux: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux"
Info: rsp_xbar_demux_002: "nios" instantiated altera_merlin_demultiplexer "rsp_xbar_demux_002"
Info: rsp_xbar_mux: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux"
Info: Reusing file D:/Bricolage3/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_xbar_mux_001: "nios" instantiated altera_merlin_multiplexer "rsp_xbar_mux_001"
Info: Reusing file D:/Bricolage3/nios/synthesis/submodules/altera_merlin_arbitrator.sv
Info: irq_mapper: "nios" instantiated altera_irq_mapper "irq_mapper"
Info: nios: Done nios" with 26 modules, 140 files, 4069344 bytes
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
