{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635630232155 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635630232155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 16:43:52 2021 " "Processing started: Sat Oct 30 16:43:52 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635630232155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630232155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off RISC_V_Single_Cycle -c RISC_V_Single_Cycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630232155 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1635630232865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1635630232865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/xor_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/xor_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xor_2_1 " "Found entity 1: Xor_2_1" {  } { { "../src/Xor_2_1.v" "" { Text "C:/PROJECTS/PF/src/Xor_2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/risc_v_single_cycle_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/risc_v_single_cycle_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle_TB " "Found entity 1: RISC_V_Single_Cycle_TB" {  } { { "../src/RISC_V_Single_Cycle_TB.v" "" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle_TB.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/risc_v_single_cycle.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/risc_v_single_cycle.v" { { "Info" "ISGN_ENTITY_NAME" "1 RISC_V_Single_Cycle " "Found entity 1: RISC_V_Single_Cycle" {  } { { "../src/RISC_V_Single_Cycle.v" "" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register_File " "Found entity 1: Register_File" {  } { { "../src/Register_File.v" "" { Text "C:/PROJECTS/PF/src/Register_File.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/register.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../src/Register.v" "" { Text "C:/PROJECTS/PF/src/Register.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/program_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/program_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Program_Memory " "Found entity 1: Program_Memory" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PF/src/Program_Memory.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242555 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242555 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/pc_register.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/pc_register.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_Register " "Found entity 1: PC_Register" {  } { { "../src/PC_Register.v" "" { Text "C:/PROJECTS/PF/src/PC_Register.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/mux_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/mux_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUXRegisterFile " "Found entity 1: MUXRegisterFile" {  } { { "../src/MUX_Register_File.v" "" { Text "C:/PROJECTS/PF/src/MUX_Register_File.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/multiplexer_2_to_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/multiplexer_2_to_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplexer_2_to_1 " "Found entity 1: Multiplexer_2_to_1" {  } { { "../src/Multiplexer_2_to_1.v" "" { Text "C:/PROJECTS/PF/src/Multiplexer_2_to_1.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/immediate_unit.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/immediate_unit.v" { { "Info" "ISGN_ENTITY_NAME" "1 Immediate_Unit " "Found entity 1: Immediate_Unit" {  } { { "../src/Immediate_Unit.v" "" { Text "C:/PROJECTS/PF/src/Immediate_Unit.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/decoder_register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/decoder_register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 Decoder_Register_File " "Found entity 1: Decoder_Register_File" {  } { { "../src/Decoder_Register_File.v" "" { Text "C:/PROJECTS/PF/src/Decoder_Register_File.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/data_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/data_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 Data_Memory " "Found entity 1: Data_Memory" {  } { { "../src/Data_Memory.v" "" { Text "C:/PROJECTS/PF/src/Data_Memory.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/control.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "../src/Control.v" "" { Text "C:/PROJECTS/PF/src/Control.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/and_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/and_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_2_1 " "Found entity 1: And_2_1" {  } { { "../src/And_2_1.v" "" { Text "C:/PROJECTS/PF/src/And_2_1.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/alu_control.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/alu_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU_Control " "Found entity 1: ALU_Control" {  } { { "../src/ALU_Control.v" "" { Text "C:/PROJECTS/PF/src/ALU_Control.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../src/ALU.v" "" { Text "C:/PROJECTS/PF/src/ALU.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/projects/pf/src/adder_32_bits.v 1 1 " "Found 1 design units, including 1 entities, in source file /projects/pf/src/adder_32_bits.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder_32_Bits " "Found entity 1: Adder_32_Bits" {  } { { "../src/Adder_32_Bits.v" "" { Text "C:/PROJECTS/PF/src/Adder_32_Bits.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1635630242575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630242575 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "RISC_V_Single_Cycle " "Elaborating entity \"RISC_V_Single_Cycle\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1635630242895 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:CONTROL_UNIT " "Elaborating entity \"Control\" for hierarchy \"Control:CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "CONTROL_UNIT" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_Register PC_Register:PROGRAM_COUNTER " "Elaborating entity \"PC_Register\" for hierarchy \"PC_Register:PROGRAM_COUNTER\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_COUNTER" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Program_Memory Program_Memory:PROGRAM_MEMORY " "Elaborating entity \"Program_Memory\" for hierarchy \"Program_Memory:PROGRAM_MEMORY\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PROGRAM_MEMORY" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243241 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "110 0 255 Program_Memory.v(34) " "Verilog HDL warning at Program_Memory.v(34): number of words (110) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PF/src/Program_Memory.v" 34 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1635630243270 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 Program_Memory.v(30) " "Net \"rom.data_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PF/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635630243270 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 Program_Memory.v(30) " "Net \"rom.waddr_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PF/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635630243270 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 Program_Memory.v(30) " "Net \"rom.we_a\" at Program_Memory.v(30) has no driver or initial value, using a default initial value '0'" {  } { { "../src/Program_Memory.v" "" { Text "C:/PROJECTS/PF/src/Program_Memory.v" 30 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1635630243270 "|RISC_V_Single_Cycle|Program_Memory:PROGRAM_MEMORY"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder_32_Bits Adder_32_Bits:PC_PLUS_4 " "Elaborating entity \"Adder_32_Bits\" for hierarchy \"Adder_32_Bits:PC_PLUS_4\"" {  } { { "../src/RISC_V_Single_Cycle.v" "PC_PLUS_4" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexer_2_to_1 Multiplexer_2_to_1:MUX_Adder_PC_RS_Immediate " "Elaborating entity \"Multiplexer_2_to_1\" for hierarchy \"Multiplexer_2_to_1:MUX_Adder_PC_RS_Immediate\"" {  } { { "../src/RISC_V_Single_Cycle.v" "MUX_Adder_PC_RS_Immediate" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 163 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_2_1 And_2_1:AND_B " "Elaborating entity \"And_2_1\" for hierarchy \"And_2_1:AND_B\"" {  } { { "../src/RISC_V_Single_Cycle.v" "AND_B" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243295 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xor_2_1 Xor_2_1:XOR_chido " "Elaborating entity \"Xor_2_1\" for hierarchy \"Xor_2_1:XOR_chido\"" {  } { { "../src/RISC_V_Single_Cycle.v" "XOR_chido" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_File Register_File:REGISTER_FILE_UNIT " "Elaborating entity \"Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "REGISTER_FILE_UNIT" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Decoder_Register_File Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE " "Elaborating entity \"Decoder_Register_File\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\"" {  } { { "../src/Register_File.v" "DECODER_REG_FILE" { Text "C:/PROJECTS/PF/src/Register_File.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_zero " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_zero\"" {  } { { "../src/Register_File.v" "Register_zero" { Text "C:/PROJECTS/PF/src/Register_File.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243355 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register_File:REGISTER_FILE_UNIT\|Register:Register_sp " "Elaborating entity \"Register\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|Register:Register_sp\"" {  } { { "../src/Register_File.v" "Register_sp" { Text "C:/PROJECTS/PF/src/Register_File.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243435 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUXRegisterFile Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1 " "Elaborating entity \"MUXRegisterFile\" for hierarchy \"Register_File:REGISTER_FILE_UNIT\|MUXRegisterFile:MUXRegister1\"" {  } { { "../src/Register_File.v" "MUXRegister1" { Text "C:/PROJECTS/PF/src/Register_File.v" 485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Immediate_Unit Immediate_Unit:IMM_UNIT " "Elaborating entity \"Immediate_Unit\" for hierarchy \"Immediate_Unit:IMM_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "IMM_UNIT" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU_Control ALU_Control:ALU_CONTROL_UNIT " "Elaborating entity \"ALU_Control\" for hierarchy \"ALU_Control:ALU_CONTROL_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_CONTROL_UNIT" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Data_Memory Data_Memory:Data_Memory " "Elaborating entity \"Data_Memory\" for hierarchy \"Data_Memory:Data_Memory\"" {  } { { "../src/RISC_V_Single_Cycle.v" "Data_Memory" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 278 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243546 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:ALU_UNIT " "Elaborating entity \"ALU\" for hierarchy \"ALU:ALU_UNIT\"" {  } { { "../src/RISC_V_Single_Cycle.v" "ALU_UNIT" { Text "C:/PROJECTS/PF/src/RISC_V_Single_Cycle.v" 303 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630243555 ""}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(58) " "Verilog HDL warning at ALU.v(58): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "C:/PROJECTS/PF/src/ALU.v" 58 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1635630243565 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WVRFX_VERI_2086_UNCONVERTED" "ALU.v(61) " "Verilog HDL warning at ALU.v(61): converting signed shift amount to unsigned" {  } { { "../src/ALU.v" "" { Text "C:/PROJECTS/PF/src/ALU.v" 61 0 0 } }  } 0 10764 "Verilog HDL warning at %1!s!: converting signed shift amount to unsigned" 0 0 "Analysis & Synthesis" 0 -1 1635630243565 "|RISC_V_Single_Cycle|ALU:ALU_UNIT"}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/PROJECTS/PF/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/PROJECTS/PF/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1635630244955 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "3 " "Found 3 instances of uninferred RAM logic" { { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Program_Memory:PROGRAM_MEMORY\|rom " "RAM logic \"Program_Memory:PROGRAM_MEMORY\|rom\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Program_Memory.v" "rom" { Text "C:/PROJECTS/PF/src/Program_Memory.v" 30 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1635630244995 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "Data_Memory:Data_Memory\|ram " "RAM logic \"Data_Memory:Data_Memory\|ram\" is uninferred due to asynchronous read logic" {  } { { "../src/Data_Memory.v" "ram" { Text "C:/PROJECTS/PF/src/Data_Memory.v" 33 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1635630244995 ""} { "Info" "IINFER_MIF_NOT_SUPPORTED_FOR_HARDCOPY" "Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0 " "RAM logic \"Register_File:REGISTER_FILE_UNIT\|Decoder_Register_File:DECODER_REG_FILE\|Ram0\" is uninferred because MIF is not supported for the selected family" {  } { { "../src/Decoder_Register_File.v" "Ram0" { Text "C:/PROJECTS/PF/src/Decoder_Register_File.v" 20 -1 0 } }  } 0 276013 "RAM logic \"%1!s!\" is uninferred because MIF is not supported for the selected family" 0 0 "Design Software" 0 -1 1635630244995 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1635630244995 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/PROJECTS/PF/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/PROJECTS/PF/proj_quartus/db/RISC_V_Single_Cycle.ram0_Program_Memory_380ed46.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1635630244995 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/PC_Register.v" "" { Text "C:/PROJECTS/PF/src/PC_Register.v" 32 -1 0 } } { "../src/Register.v" "" { Text "C:/PROJECTS/PF/src/Register.v" 31 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1635630257875 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1635630257875 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1635630268815 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1635630284900 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1635630284900 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "17611 " "Implemented 17611 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1635630286650 ""} { "Info" "ICUT_CUT_TM_OPINS" "32 " "Implemented 32 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1635630286650 ""} { "Info" "ICUT_CUT_TM_LCELLS" "17577 " "Implemented 17577 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1635630286650 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1635630286650 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4869 " "Peak virtual memory: 4869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635630286675 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 16:44:46 2021 " "Processing ended: Sat Oct 30 16:44:46 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635630286675 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635630286675 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635630286675 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1635630286675 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1635630296625 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1635630296625 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 30 16:44:56 2021 " "Processing started: Sat Oct 30 16:44:56 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1635630296625 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635630296625 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp RISC_V_Single_Cycle -c RISC_V_Single_Cycle --netlist_type=sgate " "Command: quartus_npp RISC_V_Single_Cycle -c RISC_V_Single_Cycle --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635630296625 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1635630296985 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4556 " "Peak virtual memory: 4556 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1635630297195 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 30 16:44:57 2021 " "Processing ended: Sat Oct 30 16:44:57 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1635630297195 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1635630297195 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1635630297195 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1635630297195 ""}
