
GccCExeUE00.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         0000000e  00800100  00000244  000002b8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         00000244  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .comment      00000030  00000000  00000000  000002c6  2**0
                  CONTENTS, READONLY
  3 .note.gnu.avr.deviceinfo 00000040  00000000  00000000  000002f8  2**2
                  CONTENTS, READONLY
  4 .debug_aranges 000000a8  00000000  00000000  00000338  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   00000e54  00000000  00000000  000003e0  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 0000088a  00000000  00000000  00001234  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   0000057e  00000000  00000000  00001abe  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  0000015c  00000000  00000000  0000203c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    0000047c  00000000  00000000  00002198  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    00000688  00000000  00000000  00002614  2**0
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_ranges 00000088  00000000  00000000  00002c9c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 34 00 	jmp	0x68	; 0x68 <__ctors_end>
   4:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   8:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
   c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  10:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  14:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  18:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  1c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  20:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  24:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  28:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  2c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  30:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  34:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  38:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  3c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  40:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  44:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  48:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  4c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  50:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  54:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  58:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  5c:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  60:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>
  64:	0c 94 49 00 	jmp	0x92	; 0x92 <__bad_interrupt>

00000068 <__ctors_end>:
  68:	11 24       	eor	r1, r1
  6a:	1f be       	out	0x3f, r1	; 63
  6c:	cf ef       	ldi	r28, 0xFF	; 255
  6e:	d8 e0       	ldi	r29, 0x08	; 8
  70:	de bf       	out	0x3e, r29	; 62
  72:	cd bf       	out	0x3d, r28	; 61

00000074 <__do_copy_data>:
  74:	11 e0       	ldi	r17, 0x01	; 1
  76:	a0 e0       	ldi	r26, 0x00	; 0
  78:	b1 e0       	ldi	r27, 0x01	; 1
  7a:	e4 e4       	ldi	r30, 0x44	; 68
  7c:	f2 e0       	ldi	r31, 0x02	; 2
  7e:	02 c0       	rjmp	.+4      	; 0x84 <__do_copy_data+0x10>
  80:	05 90       	lpm	r0, Z+
  82:	0d 92       	st	X+, r0
  84:	ae 30       	cpi	r26, 0x0E	; 14
  86:	b1 07       	cpc	r27, r17
  88:	d9 f7       	brne	.-10     	; 0x80 <__do_copy_data+0xc>
  8a:	0e 94 18 01 	call	0x230	; 0x230 <main>
  8e:	0c 94 20 01 	jmp	0x240	; 0x240 <_exit>

00000092 <__bad_interrupt>:
  92:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000096 <toggle_e>:

    while ( (c = pgm_read_byte(progmem_s++)) ) {
        lcd_putc(c);
    }

}/* lcd_puts_p */
  96:	8b b1       	in	r24, 0x0b	; 11
  98:	80 64       	ori	r24, 0x40	; 64
  9a:	8b b9       	out	0x0b, r24	; 11
  9c:	00 00       	nop
  9e:	8b b1       	in	r24, 0x0b	; 11
  a0:	8f 7b       	andi	r24, 0xBF	; 191
  a2:	8b b9       	out	0x0b, r24	; 11
  a4:	08 95       	ret

000000a6 <lcd_write>:
  a6:	cf 93       	push	r28
  a8:	df 93       	push	r29
  aa:	d8 2f       	mov	r29, r24
  ac:	66 23       	and	r22, r22
  ae:	21 f0       	breq	.+8      	; 0xb8 <lcd_write+0x12>
  b0:	8b b1       	in	r24, 0x0b	; 11
  b2:	80 61       	ori	r24, 0x10	; 16
  b4:	8b b9       	out	0x0b, r24	; 11
  b6:	03 c0       	rjmp	.+6      	; 0xbe <lcd_write+0x18>
  b8:	8b b1       	in	r24, 0x0b	; 11
  ba:	8f 7e       	andi	r24, 0xEF	; 239
  bc:	8b b9       	out	0x0b, r24	; 11
  be:	8b b1       	in	r24, 0x0b	; 11
  c0:	8f 7d       	andi	r24, 0xDF	; 223
  c2:	8b b9       	out	0x0b, r24	; 11
  c4:	8a b1       	in	r24, 0x0a	; 10
  c6:	8f 60       	ori	r24, 0x0F	; 15
  c8:	8a b9       	out	0x0a, r24	; 10
  ca:	cb b1       	in	r28, 0x0b	; 11
  cc:	c0 7f       	andi	r28, 0xF0	; 240
  ce:	8d 2f       	mov	r24, r29
  d0:	82 95       	swap	r24
  d2:	8f 70       	andi	r24, 0x0F	; 15
  d4:	8c 2b       	or	r24, r28
  d6:	8b b9       	out	0x0b, r24	; 11
  d8:	0e 94 4b 00 	call	0x96	; 0x96 <toggle_e>
  dc:	df 70       	andi	r29, 0x0F	; 15
  de:	dc 2b       	or	r29, r28
  e0:	db b9       	out	0x0b, r29	; 11
  e2:	0e 94 4b 00 	call	0x96	; 0x96 <toggle_e>
  e6:	cf 60       	ori	r28, 0x0F	; 15
  e8:	cb b9       	out	0x0b, r28	; 11
  ea:	df 91       	pop	r29
  ec:	cf 91       	pop	r28
  ee:	08 95       	ret

000000f0 <lcd_read>:
  f0:	88 23       	and	r24, r24
  f2:	21 f0       	breq	.+8      	; 0xfc <lcd_read+0xc>
  f4:	8b b1       	in	r24, 0x0b	; 11
  f6:	80 61       	ori	r24, 0x10	; 16
  f8:	8b b9       	out	0x0b, r24	; 11
  fa:	03 c0       	rjmp	.+6      	; 0x102 <lcd_read+0x12>
  fc:	8b b1       	in	r24, 0x0b	; 11
  fe:	8f 7e       	andi	r24, 0xEF	; 239
 100:	8b b9       	out	0x0b, r24	; 11
 102:	8b b1       	in	r24, 0x0b	; 11
 104:	80 62       	ori	r24, 0x20	; 32
 106:	8b b9       	out	0x0b, r24	; 11
 108:	8a b1       	in	r24, 0x0a	; 10
 10a:	80 7f       	andi	r24, 0xF0	; 240
 10c:	8a b9       	out	0x0a, r24	; 10
 10e:	8b b1       	in	r24, 0x0b	; 11
 110:	80 64       	ori	r24, 0x40	; 64
 112:	8b b9       	out	0x0b, r24	; 11
 114:	00 00       	nop
 116:	99 b1       	in	r25, 0x09	; 9
 118:	92 95       	swap	r25
 11a:	90 7f       	andi	r25, 0xF0	; 240
 11c:	8b b1       	in	r24, 0x0b	; 11
 11e:	8f 7b       	andi	r24, 0xBF	; 191
 120:	8b b9       	out	0x0b, r24	; 11
 122:	00 00       	nop
 124:	8b b1       	in	r24, 0x0b	; 11
 126:	80 64       	ori	r24, 0x40	; 64
 128:	8b b9       	out	0x0b, r24	; 11
 12a:	00 00       	nop
 12c:	89 b1       	in	r24, 0x09	; 9
 12e:	8f 70       	andi	r24, 0x0F	; 15
 130:	2b b1       	in	r18, 0x0b	; 11
 132:	2f 7b       	andi	r18, 0xBF	; 191
 134:	2b b9       	out	0x0b, r18	; 11
 136:	89 2b       	or	r24, r25
 138:	08 95       	ret

0000013a <lcd_waitbusy>:
 13a:	80 e0       	ldi	r24, 0x00	; 0
 13c:	0e 94 78 00 	call	0xf0	; 0xf0 <lcd_read>
 140:	88 23       	and	r24, r24
 142:	dc f3       	brlt	.-10     	; 0x13a <lcd_waitbusy>
 144:	00 c0       	rjmp	.+0      	; 0x146 <lcd_waitbusy+0xc>
 146:	00 c0       	rjmp	.+0      	; 0x148 <lcd_waitbusy+0xe>
 148:	80 e0       	ldi	r24, 0x00	; 0
 14a:	0e 94 78 00 	call	0xf0	; 0xf0 <lcd_read>
 14e:	08 95       	ret

00000150 <lcd_command>:
 150:	cf 93       	push	r28
 152:	c8 2f       	mov	r28, r24
 154:	0e 94 9d 00 	call	0x13a	; 0x13a <lcd_waitbusy>
 158:	60 e0       	ldi	r22, 0x00	; 0
 15a:	8c 2f       	mov	r24, r28
 15c:	0e 94 53 00 	call	0xa6	; 0xa6 <lcd_write>
 160:	cf 91       	pop	r28
 162:	08 95       	ret

00000164 <lcd_clrscr>:
 164:	81 e0       	ldi	r24, 0x01	; 1
 166:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_command>
 16a:	08 95       	ret

0000016c <lcd_putc>:
 16c:	cf 93       	push	r28
 16e:	c8 2f       	mov	r28, r24
 170:	0e 94 9d 00 	call	0x13a	; 0x13a <lcd_waitbusy>
 174:	ca 30       	cpi	r28, 0x0A	; 10
 176:	49 f4       	brne	.+18     	; 0x18a <lcd_putc+0x1e>
 178:	80 34       	cpi	r24, 0x40	; 64
 17a:	10 f4       	brcc	.+4      	; 0x180 <lcd_putc+0x14>
 17c:	80 e4       	ldi	r24, 0x40	; 64
 17e:	01 c0       	rjmp	.+2      	; 0x182 <lcd_putc+0x16>
 180:	80 e0       	ldi	r24, 0x00	; 0
 182:	80 58       	subi	r24, 0x80	; 128
 184:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_command>
 188:	04 c0       	rjmp	.+8      	; 0x192 <lcd_putc+0x26>
 18a:	61 e0       	ldi	r22, 0x01	; 1
 18c:	8c 2f       	mov	r24, r28
 18e:	0e 94 53 00 	call	0xa6	; 0xa6 <lcd_write>
 192:	cf 91       	pop	r28
 194:	08 95       	ret

00000196 <lcd_puts>:
 196:	cf 93       	push	r28
 198:	df 93       	push	r29
 19a:	fc 01       	movw	r30, r24
 19c:	03 c0       	rjmp	.+6      	; 0x1a4 <lcd_puts+0xe>
 19e:	0e 94 b6 00 	call	0x16c	; 0x16c <lcd_putc>
 1a2:	fe 01       	movw	r30, r28
 1a4:	ef 01       	movw	r28, r30
 1a6:	21 96       	adiw	r28, 0x01	; 1
 1a8:	80 81       	ld	r24, Z
 1aa:	81 11       	cpse	r24, r1
 1ac:	f8 cf       	rjmp	.-16     	; 0x19e <lcd_puts+0x8>
 1ae:	df 91       	pop	r29
 1b0:	cf 91       	pop	r28
 1b2:	08 95       	ret

000001b4 <lcd_init>:
                   LCD_DISP_ON_CURSOR      display on, cursor on
                   LCD_DISP_CURSOR_BLINK   display on, cursor on flashing
Returns:  none
*************************************************************************/
void lcd_init(uint8_t dispAttr)
{
 1b4:	cf 93       	push	r28
 1b6:	c8 2f       	mov	r28, r24
      && ( &LCD_RS_PORT == &LCD_DATA0_PORT) && ( &LCD_RW_PORT == &LCD_DATA0_PORT) && (&LCD_E_PORT == &LCD_DATA0_PORT)
      && (LCD_DATA0_PIN == 0 ) && (LCD_DATA1_PIN == 1) && (LCD_DATA2_PIN == 2) && (LCD_DATA3_PIN == 3) 
      && (LCD_RS_PIN == 4 ) && (LCD_RW_PIN == 5) && (LCD_E_PIN == 6 ) )
    {
        /* configure all port bits as output (all LCD lines on same port) */
        DDR(LCD_DATA0_PORT) |= 0x7F;
 1b8:	8a b1       	in	r24, 0x0a	; 10
 1ba:	8f 67       	ori	r24, 0x7F	; 127
 1bc:	8a b9       	out	0x0a, r24	; 10
	#else
		//round up by default
		__ticks_dc = (uint32_t)(ceil(fabs(__tmp)));
	#endif

	__builtin_avr_delay_cycles(__ticks_dc);
 1be:	8f e9       	ldi	r24, 0x9F	; 159
 1c0:	9f e0       	ldi	r25, 0x0F	; 15
 1c2:	01 97       	sbiw	r24, 0x01	; 1
 1c4:	f1 f7       	brne	.-4      	; 0x1c2 <lcd_init+0xe>
 1c6:	00 c0       	rjmp	.+0      	; 0x1c8 <lcd_init+0x14>
 1c8:	00 00       	nop
        DDR(LCD_DATA3_PORT) |= _BV(LCD_DATA3_PIN);
    }
    delay(LCD_DELAY_BOOTUP);             /* wait 16ms or more after power-on       */
    
    /* initial write to lcd is 8bit */
    LCD_DATA1_PORT |= _BV(LCD_DATA1_PIN);    // LCD_FUNCTION>>4;
 1ca:	8b b1       	in	r24, 0x0b	; 11
 1cc:	82 60       	ori	r24, 0x02	; 2
 1ce:	8b b9       	out	0x0b, r24	; 11
    LCD_DATA0_PORT |= _BV(LCD_DATA0_PIN);    // LCD_FUNCTION_8BIT>>4;
 1d0:	8b b1       	in	r24, 0x0b	; 11
 1d2:	81 60       	ori	r24, 0x01	; 1
 1d4:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 1d6:	0e 94 4b 00 	call	0x96	; 0x96 <toggle_e>
 1da:	81 ee       	ldi	r24, 0xE1	; 225
 1dc:	94 e0       	ldi	r25, 0x04	; 4
 1de:	01 97       	sbiw	r24, 0x01	; 1
 1e0:	f1 f7       	brne	.-4      	; 0x1de <lcd_init+0x2a>
 1e2:	00 c0       	rjmp	.+0      	; 0x1e4 <lcd_init+0x30>
 1e4:	00 00       	nop
    delay(LCD_DELAY_INIT);               /* delay, busy flag can't be checked here */
   
    /* repeat last command */ 
    lcd_e_toggle();      
 1e6:	0e 94 4b 00 	call	0x96	; 0x96 <toggle_e>
 1ea:	95 e1       	ldi	r25, 0x15	; 21
 1ec:	9a 95       	dec	r25
 1ee:	f1 f7       	brne	.-4      	; 0x1ec <lcd_init+0x38>
 1f0:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */
    
    /* repeat last command a third time */
    lcd_e_toggle();      
 1f2:	0e 94 4b 00 	call	0x96	; 0x96 <toggle_e>
 1f6:	85 e1       	ldi	r24, 0x15	; 21
 1f8:	8a 95       	dec	r24
 1fa:	f1 f7       	brne	.-4      	; 0x1f8 <lcd_init+0x44>
 1fc:	00 00       	nop
    delay(LCD_DELAY_INIT_REP);           /* delay, busy flag can't be checked here */

    /* now configure for 4bit mode */
    LCD_DATA0_PORT &= ~_BV(LCD_DATA0_PIN);   // LCD_FUNCTION_4BIT_1LINE>>4
 1fe:	8b b1       	in	r24, 0x0b	; 11
 200:	8e 7f       	andi	r24, 0xFE	; 254
 202:	8b b9       	out	0x0b, r24	; 11
    lcd_e_toggle();
 204:	0e 94 4b 00 	call	0x96	; 0x96 <toggle_e>
 208:	95 e1       	ldi	r25, 0x15	; 21
 20a:	9a 95       	dec	r25
 20c:	f1 f7       	brne	.-4      	; 0x20a <lcd_init+0x56>
 20e:	00 00       	nop
    /* Display with KS0073 controller requires special commands for enabling 4 line mode */
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_ON);
	lcd_command(KS0073_4LINES_MODE);
	lcd_command(KS0073_EXTENDED_FUNCTION_REGISTER_OFF);
#else
    lcd_command(LCD_FUNCTION_DEFAULT);      /* function set: display lines  */
 210:	88 e2       	ldi	r24, 0x28	; 40
 212:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_command>
#endif
    lcd_command(LCD_DISP_OFF);              /* display off                  */
 216:	88 e0       	ldi	r24, 0x08	; 8
 218:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_command>
    lcd_clrscr();                           /* display clear                */ 
 21c:	0e 94 b2 00 	call	0x164	; 0x164 <lcd_clrscr>
    lcd_command(LCD_MODE_DEFAULT);          /* set entry mode               */
 220:	86 e0       	ldi	r24, 0x06	; 6
 222:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_command>
    lcd_command(dispAttr);                  /* display/cursor control       */
 226:	8c 2f       	mov	r24, r28
 228:	0e 94 a8 00 	call	0x150	; 0x150 <lcd_command>

}/* lcd_init */
 22c:	cf 91       	pop	r28
 22e:	08 95       	ret

00000230 <main>:

int main(void)
{
    /* Replace with your application code */
	// LCD in er Betriebsart "LCD_DISP_ON_BLINK" initalisierien - 1x!
	lcd_init(LCD_DISP_ON_BLINK);
 230:	8d e0       	ldi	r24, 0x0D	; 13
 232:	0e 94 da 00 	call	0x1b4	; 0x1b4 <lcd_init>
	
	lcd_puts("Hello, world!");//2*16(0-15)
 236:	80 e0       	ldi	r24, 0x00	; 0
 238:	91 e0       	ldi	r25, 0x01	; 1
 23a:	0e 94 cb 00 	call	0x196	; 0x196 <lcd_puts>
 23e:	ff cf       	rjmp	.-2      	; 0x23e <main+0xe>

00000240 <_exit>:
 240:	f8 94       	cli

00000242 <__stop_program>:
 242:	ff cf       	rjmp	.-2      	; 0x242 <__stop_program>
