<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596508611836 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596508611837 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 20:36:51 2020 " "Processing started: Mon Aug 03 20:36:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596508611837 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1596508611837 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1596508611837 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1596508612636 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1596508612636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "unidad_logico_aritmetica_test.sv" "" { Text "C:/arm/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "ALU/Modules/mux2a4.sv" "" { Text "C:/arm/ALU/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/arm/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628553 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628553 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/arm/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/arm/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/arm/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/arm/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/arm/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/arm/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/arm/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628575 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controller " "Found entity 1: controller" {  } { { "controller.sv" "" { Text "C:/arm/controller.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/arm/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628580 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/arm/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596508628582 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "decoder.sv" "" { Text "C:/arm/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596508628583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "decoder.sv" "" { Text "C:/arm/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628583 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condlogic.sv 1 1 " "Found 1 design units, including 1 entities, in source file condlogic.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condlogic " "Found entity 1: condlogic" {  } { { "condlogic.sv" "" { Text "C:/arm/condlogic.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "condcheck.sv 1 1 " "Found 1 design units, including 1 entities, in source file condcheck.sv" { { "Info" "ISGN_ENTITY_NAME" "1 condcheck " "Found entity 1: condcheck" {  } { { "condcheck.sv" "" { Text "C:/arm/condcheck.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "C:/arm/datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628590 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628590 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "C:/arm/regfile.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.sv 1 1 " "Found 1 design units, including 1 entities, in source file adder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.sv" "" { Text "C:/arm/adder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628595 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extend.sv(16) " "Verilog HDL warning at extend.sv(16): extended using \"x\" or \"z\"" {  } { { "extend.sv" "" { Text "C:/arm/extend.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1596508628597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extend.sv 1 1 " "Found 1 design units, including 1 entities, in source file extend.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extend " "Found entity 1: extend" {  } { { "extend.sv" "" { Text "C:/arm/extend.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopr " "Found entity 1: flopr" {  } { { "flopr.sv" "" { Text "C:/arm/flopr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628600 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628600 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flopenr.sv 1 1 " "Found 1 design units, including 1 entities, in source file flopenr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flopenr " "Found entity 1: flopenr" {  } { { "flopenr.sv" "" { Text "C:/arm/flopenr.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628602 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628602 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2.sv 1 1 " "Found 1 design units, including 1 entities, in source file mux2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2 " "Found entity 1: mux2" {  } { { "mux2.sv" "" { Text "C:/arm/mux2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628605 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628605 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.sv 1 1 " "Found 1 design units, including 1 entities, in source file testbench.sv" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.sv" "" { Text "C:/arm/testbench.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628607 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628607 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.sv 1 1 " "Found 1 design units, including 1 entities, in source file top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top " "Found entity 1: top" {  } { { "top.sv" "" { Text "C:/arm/top.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628609 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628609 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dmem " "Found entity 1: dmem" {  } { { "dmem.sv" "" { Text "C:/arm/dmem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628612 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628612 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imem.sv 1 1 " "Found 1 design units, including 1 entities, in source file imem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 imem " "Found entity 1: imem" {  } { { "imem.sv" "" { Text "C:/arm/imem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "chipset.sv" "" { Text "C:/arm/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628616 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628616 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "chipset_tb.sv" "" { Text "C:/arm/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596508628619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1596508628619 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench " "Elaborating entity \"testbench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1596508628694 ""}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(31) " "Verilog HDL warning at testbench.sv(31): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/arm/testbench.sv" 31 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1596508628695 "|testbench"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "testbench.sv(34) " "Verilog HDL warning at testbench.sv(34): ignoring unsupported system task" {  } { { "testbench.sv" "" { Text "C:/arm/testbench.sv" 34 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Design Software" 0 -1 1596508628695 "|testbench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "top top:dut " "Elaborating entity \"top\" for hierarchy \"top:dut\"" {  } { { "testbench.sv" "dut" { Text "C:/arm/testbench.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "arm top:dut\|arm:arm " "Elaborating entity \"arm\" for hierarchy \"top:dut\|arm:arm\"" {  } { { "top.sv" "arm" { Text "C:/arm/top.sv" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "controller top:dut\|arm:arm\|controller:c " "Elaborating entity \"controller\" for hierarchy \"top:dut\|arm:arm\|controller:c\"" {  } { { "arm.sv" "c" { Text "C:/arm/arm.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628703 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder top:dut\|arm:arm\|controller:c\|decoder:dec " "Elaborating entity \"decoder\" for hierarchy \"top:dut\|arm:arm\|controller:c\|decoder:dec\"" {  } { { "controller.sv" "dec" { Text "C:/arm/controller.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condlogic top:dut\|arm:arm\|controller:c\|condlogic:cl " "Elaborating entity \"condlogic\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\"" {  } { { "controller.sv" "cl" { Text "C:/arm/controller.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopenr top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1 " "Elaborating entity \"flopenr\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|flopenr:flagreg1\"" {  } { { "condlogic.sv" "flagreg1" { Text "C:/arm/condlogic.sv" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628737 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "condcheck top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc " "Elaborating entity \"condcheck\" for hierarchy \"top:dut\|arm:arm\|controller:c\|condlogic:cl\|condcheck:cc\"" {  } { { "condlogic.sv" "cc" { Text "C:/arm/condlogic.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628741 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath top:dut\|arm:arm\|datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\"" {  } { { "arm.sv" "dp" { Text "C:/arm/arm.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:pcmux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:pcmux\"" {  } { { "datapath.sv" "pcmux" { Text "C:/arm/datapath.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628748 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flopr top:dut\|arm:arm\|datapath:dp\|flopr:pcreg " "Elaborating entity \"flopr\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|flopr:pcreg\"" {  } { { "datapath.sv" "pcreg" { Text "C:/arm/datapath.sv" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder top:dut\|arm:arm\|datapath:dp\|adder:pcadd1 " "Elaborating entity \"adder\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|adder:pcadd1\"" {  } { { "datapath.sv" "pcadd1" { Text "C:/arm/datapath.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628753 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2 top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux " "Elaborating entity \"mux2\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|mux2:ra1mux\"" {  } { { "datapath.sv" "ra1mux" { Text "C:/arm/datapath.sv" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile top:dut\|arm:arm\|datapath:dp\|regfile:rf " "Elaborating entity \"regfile\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|regfile:rf\"" {  } { { "datapath.sv" "rf" { Text "C:/arm/datapath.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extend top:dut\|arm:arm\|datapath:dp\|extend:ext " "Elaborating entity \"extend\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|extend:ext\"" {  } { { "datapath.sv" "ext" { Text "C:/arm/datapath.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "unidad_logico_aritmetica top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu " "Elaborating entity \"unidad_logico_aritmetica\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\"" {  } { { "datapath.sv" "alu" { Text "C:/arm/datapath.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628767 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sumador top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add " "Elaborating entity \"sumador\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|sumador:Add\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Add" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "restador top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus " "Elaborating entity \"restador\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|restador:Minus\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Minus" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "compuerta_xor top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor " "Elaborating entity \"compuerta_xor\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|compuerta_xor:Xor\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Xor" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "corrimiento_circular top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift " "Elaborating entity \"corrimiento_circular\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|corrimiento_circular:CirShift\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "CirShift" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2a4 top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux2a4:Mux " "Elaborating entity \"mux2a4\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|mux2a4:Mux\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Mux" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_negativo top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo " "Elaborating entity \"flag_negativo\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_negativo:Fnegativo\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "Fnegativo" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628785 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_cero top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero " "Elaborating entity \"flag_cero\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_cero:FCero\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCero" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_overflow top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow " "Elaborating entity \"flag_overflow\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_overflow:FOverflow\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FOverflow" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flag_carry top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry " "Elaborating entity \"flag_carry\" for hierarchy \"top:dut\|arm:arm\|datapath:dp\|unidad_logico_aritmetica:alu\|flag_carry:FCarry\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "FCarry" { Text "C:/arm/ALU/unidad_logico_aritmetica.sv" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imem top:dut\|imem:imem " "Elaborating entity \"imem\" for hierarchy \"top:dut\|imem:imem\"" {  } { { "top.sv" "imem" { Text "C:/arm/top.sv" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628795 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "24 0 256 imem.sv(7) " "Verilog HDL warning at imem.sv(7): number of words (24) in memory file does not match the number of elements in the address range \[0:256\]" {  } { { "imem.sv" "" { Text "C:/arm/imem.sv" 7 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Design Software" 0 -1 1596508628796 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.data_a 0 imem.sv(4) " "Net \"RAM.data_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/arm/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596508628796 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.waddr_a 0 imem.sv(4) " "Net \"RAM.waddr_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/arm/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596508628796 "|testbench|top:dut|imem:imem"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "RAM.we_a 0 imem.sv(4) " "Net \"RAM.we_a\" at imem.sv(4) has no driver or initial value, using a default initial value '0'" {  } { { "imem.sv" "" { Text "C:/arm/imem.sv" 4 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Design Software" 0 -1 1596508628796 "|testbench|top:dut|imem:imem"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dmem top:dut\|dmem:dmem " "Elaborating entity \"dmem\" for hierarchy \"top:dut\|dmem:dmem\"" {  } { { "top.sv" "dmem" { Text "C:/arm/top.sv" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1596508628797 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/arm/output_files/arm.map.smsg " "Generated suppressed messages file C:/arm/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1596508629174 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596508629235 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 20:37:09 2020 " "Processing ended: Mon Aug 03 20:37:09 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596508629235 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596508629235 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596508629235 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596508629235 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 7 s " "Quartus Prime Flow was successful. 0 errors, 7 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1596508629925 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596508630987 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596508631005 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 03 20:37:10 2020 " "Processing started: Mon Aug 03 20:37:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596508631005 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1596508631005 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim arm arm " "Command: quartus_sh -t c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim arm arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1596508631005 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim arm arm " "Quartus(args): --rtl_sim arm arm" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1596508631005 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1596508631347 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1596508631588 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1596508631590 ""}
{ "Warning" "0" "" "Warning: File arm_run_msim_rtl_verilog.do already exists - backing up current file as arm_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File arm_run_msim_rtl_verilog.do already exists - backing up current file as arm_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1596508631712 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/arm/simulation/modelsim/arm_run_msim_rtl_verilog.do" {  } { { "C:/arm/simulation/modelsim/arm_run_msim_rtl_verilog.do" "0" { Text "C:/arm/simulation/modelsim/arm_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/arm/simulation/modelsim/arm_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1596508631792 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1596508631793 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1596508631800 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1596508631801 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/arm/arm_nativelink_simulation.rpt" {  } { { "C:/arm/arm_nativelink_simulation.rpt" "0" { Text "C:/arm/arm_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/arm/arm_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1596508631801 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script c:/intelfpga_lite/19.1/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1596508631801 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4763 " "Peak virtual memory: 4763 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596508631802 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 03 20:37:11 2020 " "Processing ended: Mon Aug 03 20:37:11 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596508631802 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596508631802 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596508631802 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596508631802 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 8 s " "Quartus Prime Flow was successful. 0 errors, 8 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596509620611 ""}
=======
<<<<<<< HEAD
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596551443811 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596551443819 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 04 08:30:43 2020 " "Processing started: Tue Aug 04 08:30:43 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596551443819 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551443819 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off arm -c arm " "Command: quartus_map --read_settings_files=on --write_settings_files=off arm -c arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551443819 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1596551444554 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1596551444554 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "arm.sv 1 1 " "Found 1 design units, including 1 entities, in source file arm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arm " "Found entity 1: arm" {  } { { "arm.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/arm.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451373 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451373 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux2a4.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux2a4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux2a4 " "Found entity 1: mux2a4" {  } { { "Modules/mux2a4.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux2a4.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux3a8.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux3a8.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux3a8 " "Found entity 1: mux3a8" {  } { { "Modules/mux3a8.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux3a8.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451380 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/mux1a2.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/mux1a2.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux1a2 " "Found entity 1: mux1a2" {  } { { "Modules/mux1a2.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/mux1a2.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451386 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451386 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_overflow.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_overflow.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_overflow " "Found entity 1: flag_overflow" {  } { { "ALU/Flags/flag_overflow.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_overflow.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451388 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_negativo.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_negativo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_negativo " "Found entity 1: flag_negativo" {  } { { "ALU/Flags/flag_negativo.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_negativo.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_cero.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_cero.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_cero " "Found entity 1: flag_cero" {  } { { "ALU/Flags/flag_cero.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_cero.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/flags/flag_carry.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/flags/flag_carry.sv" { { "Info" "ISGN_ENTITY_NAME" "1 flag_carry " "Found entity 1: flag_carry" {  } { { "ALU/Flags/flag_carry.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Flags/flag_carry.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/sumador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/sumador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 sumador " "Found entity 1: sumador" {  } { { "ALU/Operaciones/sumador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/sumador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/restador.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/restador.sv" { { "Info" "ISGN_ENTITY_NAME" "1 restador " "Found entity 1: restador" {  } { { "ALU/Operaciones/restador.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/restador.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451414 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/corrimiento_circular.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/corrimiento_circular.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular " "Found entity 1: corrimiento_circular" {  } { { "ALU/Operaciones/corrimiento_circular.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/corrimiento_circular.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/operaciones/compuerta_xor.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/operaciones/compuerta_xor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 compuerta_xor " "Found entity 1: compuerta_xor" {  } { { "ALU/Operaciones/compuerta_xor.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/Operaciones/compuerta_xor.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/unidad_logico_aritmetica.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu/unidad_logico_aritmetica.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica " "Found entity 1: unidad_logico_aritmetica" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451429 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451429 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/overflow_flag_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/overflow_flag_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 overflow_flag_test " "Found entity 1: overflow_flag_test" {  } { { "Tests/overflow_flag_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/overflow_flag_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/corrimiento_circular_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/corrimiento_circular_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 corrimiento_circular_test " "Found entity 1: corrimiento_circular_test" {  } { { "Tests/corrimiento_circular_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/corrimiento_circular_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/unidad_logico_aritmetica_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/unidad_logico_aritmetica_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 unidad_logico_aritmetica_test " "Found entity 1: unidad_logico_aritmetica_test" {  } { { "Tests/unidad_logico_aritmetica_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/unidad_logico_aritmetica_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451450 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "Modules/register.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/register.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451457 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "extender.sv(16) " "Verilog HDL warning at extender.sv(16): extended using \"x\" or \"z\"" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 16 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596551451466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/extender.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/extender.sv" { { "Info" "ISGN_ENTITY_NAME" "1 extender " "Found entity 1: extender" {  } { { "Modules/extender.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/extender.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451466 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451466 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(32) " "Verilog HDL warning at decoder.sv(32): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 32 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596551451475 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "decoder.sv(46) " "Verilog HDL warning at decoder.sv(46): extended using \"x\" or \"z\"" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 46 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1596551451475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 decoder " "Found entity 1: decoder" {  } { { "Modules/decoder.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/decoder.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451475 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451475 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/chipset.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/chipset.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset " "Found entity 1: chipset" {  } { { "Modules/chipset.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/chipset.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/chipset_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/chipset_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 chipset_tb " "Found entity 1: chipset_tb" {  } { { "Tests/chipset_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/chipset_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/pc_selection.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/pc_selection.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_selection " "Found entity 1: PC_selection" {  } { { "Modules/PC_selection.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/PC_selection.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/pc_sel_test.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/pc_sel_test.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_sel_test " "Found entity 1: pc_sel_test" {  } { { "Tests/pc_sel_test.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/pc_sel_test.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451499 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451499 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/instructionmem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/instructionmem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem_tb " "Found entity 1: instructionMem_tb" {  } { { "Tests/instructionMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/instructionMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/instructionmem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/instructionmem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionMem " "Found entity 1: instructionMem" {  } { { "Modules/instructionMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/instructionMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/datamem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/datamem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem " "Found entity 1: dataMem" {  } { { "Modules/dataMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/dataMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tests/datamem_tb.sv 1 1 " "Found 1 design units, including 1 entities, in source file tests/datamem_tb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMem_tb " "Found entity 1: dataMem_tb" {  } { { "Tests/dataMem_tb.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Tests/dataMem_tb.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modules/messagemem.sv 1 1 " "Found 1 design units, including 1 entities, in source file modules/messagemem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 messageMem " "Found entity 1: messageMem" {  } { { "Modules/messageMem.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/messageMem.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1596551451523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551451523 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "operadorB unidad_logico_aritmetica.sv(20) " "Verilog HDL Implicit Net warning at unidad_logico_aritmetica.sv(20): created implicit net for \"operadorB\"" {  } { { "ALU/unidad_logico_aritmetica.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/ALU/unidad_logico_aritmetica.sv" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596551451524 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "PC_selection.sv(6) " "Verilog HDL Instantiation warning at PC_selection.sv(6): instance has no name" {  } { { "Modules/PC_selection.sv" "" { Text "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/Modules/PC_selection.sv" 6 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1596551451527 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flag_negativo " "Elaborating entity \"flag_negativo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1596551451620 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1596551452238 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg " "Generated suppressed messages file C:/Users/skryf/Documents/Taller de Diseno Digital/Laboratorio 5/Decodification_ARM/output_files/arm.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551452519 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1596551452738 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1596551452738 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "5 " "Implemented 5 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1596551452927 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1596551452927 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1596551452927 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1596551452927 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4826 " "Peak virtual memory: 4826 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596551452967 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 04 08:30:52 2020 " "Processing ended: Tue Aug 04 08:30:52 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596551452967 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596551452967 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596551452967 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1596551452967 ""}
=======
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1596404897687 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1596404897701 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 02 15:48:15 2020 " "Processing started: Sun Aug 02 15:48:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1596404897701 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1596404897701 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ARM arm " "Command: quartus_sh -t d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim ARM arm" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1596404897701 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim ARM arm " "Quartus(args): --rtl_sim ARM arm" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1596404897701 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1596404897916 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1596404898095 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1596404898096 ""}
{ "Warning" "0" "" "Warning: File arm_run_msim_rtl_verilog.do already exists - backing up current file as arm_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File arm_run_msim_rtl_verilog.do already exists - backing up current file as arm_run_msim_rtl_verilog.do.bak11" 0 0 "Shell" 0 0 1596404898196 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file C:/Users/Isaac Porras/Desktop/Decodification_ARM/simulation/modelsim/arm_run_msim_rtl_verilog.do" {  } { { "C:/Users/Isaac Porras/Desktop/Decodification_ARM/simulation/modelsim/arm_run_msim_rtl_verilog.do" "0" { Text "C:/Users/Isaac Porras/Desktop/Decodification_ARM/simulation/modelsim/arm_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file C:/Users/Isaac Porras/Desktop/Decodification_ARM/simulation/modelsim/arm_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1596404898261 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1596404898263 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1596404898266 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1596404898266 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file C:/Users/Isaac Porras/Desktop/Decodification_ARM/arm_nativelink_simulation.rpt" {  } { { "C:/Users/Isaac Porras/Desktop/Decodification_ARM/arm_nativelink_simulation.rpt" "0" { Text "C:/Users/Isaac Porras/Desktop/Decodification_ARM/arm_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file C:/Users/Isaac Porras/Desktop/Decodification_ARM/arm_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1596404898267 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/programdata/intelfpga_lite/18.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1596404898267 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4756 " "Peak virtual memory: 4756 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1596404898268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 02 15:48:18 2020 " "Processing ended: Sun Aug 02 15:48:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1596404898268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1596404898268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1596404898268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1596404898268 ""}
>>>>>>> master
>>>>>>> master
