`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
// Company: htgd_thz
// Engineer: caohy
// 
// Create Date: 2020/03/10 12:38:15
// Design Name: Telecommunications processing unit
// Module Name: tpu
// Project Name: BFB(base frequency band) research group
// Target Devices: xcvu9p
// Tool Versions: vivado 2019.2
// Description: 
// 
// Dependencies: 
// base on matlab simulation
// Revision:V1.0
// Revision 0.01 - File Created
// Additional Comments:
// 
//////////////////////////////////////////////////////////////////////////////////
//`include "parameter_define.vh"
parameter mux_number = 2;//2--lane2;4--lane4;8--lane8
module data_transfer #(
        parameter AXIS_TDATA_WIDTH =  64,
        parameter AXIS_TKEEP_WIDTH =  AXIS_TDATA_WIDTH/8
    )(

  input                        aclk,
  input                        reset,  
  
  input [AXIS_TDATA_WIDTH-1:0] rx_axis_tdata_right,
  input [AXIS_TKEEP_WIDTH-1:0] rx_axis_tkeep_right,
  input                        rx_axis_tvalid_right,
  input                        rx_axis_tlast_right,
  input                        rx_axis_tuser_right,
  output logic                 rx_axis_tready_right,
  
  output logic[AXIS_TDATA_WIDTH-1:0]tx_axis_tdata_right,
  output logic[AXIS_TKEEP_WIDTH-1:0]tx_axis_tkeep_right,
  output logic                      tx_axis_tvalid_right,
  output logic                      tx_axis_tlast_right,
  output logic                      tx_axis_tuser_right,
  input                             tx_axis_tready_right,
  
  input [AXIS_TDATA_WIDTH-1:0] rx_axis_tdata_left,
  input [AXIS_TKEEP_WIDTH-1:0] rx_axis_tkeep_left,
  input                        rx_axis_tvalid_left,
  input                        rx_axis_tlast_left,
  input                        rx_axis_tuser_left,
  output logic                 rx_axis_tready_left,
  
  output logic[AXIS_TDATA_WIDTH-1:0]tx_axis_tdata_left,
  output logic[AXIS_TKEEP_WIDTH-1:0]tx_axis_tkeep_left,
  output logic                      tx_axis_tvalid_left,
  output logic                      tx_axis_tlast_left,
  output logic                      tx_axis_tuser_left,
  input                             tx_axis_tready_left
  );

assign rx_axis_tready_right=1;   
logic [15:00]tranfer_state_right,pkg_cnt_right;
logic [63:00]lane2_pkg_dat_right[59:1];
logic [07:00]lane2_pkg_dat8_right[472:1];
logic [15:00]lane2_i;
always @ (posedge aclk) begin
    if(mux_number==2)begin
        if(rx_axis_tvalid_right)begin
            lane2_i=lane2_i+1;
            lane2_pkg_dat_right[lane2_i]=rx_axis_tdata_right;
        end
        else lane2_i=0;
    end
    else lane2_pkg_dat_right=lane2_pkg_dat_right;
    
    lane2_pkg_dat8_right[8*lane2_i-7][07:00]=lane2_pkg_dat_right[lane2_i][07:00];
    lane2_pkg_dat8_right[8*lane2_i-6][07:00]=lane2_pkg_dat_right[lane2_i][15:08];
    lane2_pkg_dat8_right[8*lane2_i-5][07:00]=lane2_pkg_dat_right[lane2_i][23:16];
    lane2_pkg_dat8_right[8*lane2_i-4][07:00]=lane2_pkg_dat_right[lane2_i][31:24];
    lane2_pkg_dat8_right[8*lane2_i-3][07:00]=lane2_pkg_dat_right[lane2_i][39:32];
    lane2_pkg_dat8_right[8*lane2_i-2][07:00]=lane2_pkg_dat_right[lane2_i][47:40];
    lane2_pkg_dat8_right[8*lane2_i-1][07:00]=lane2_pkg_dat_right[lane2_i][55:48];
    lane2_pkg_dat8_right[8*lane2_i-0][07:00]=lane2_pkg_dat_right[lane2_i][63:56];
end

always @ (posedge aclk) begin
    case (mux_number)
        2:begin
            if (reset)begin
                tranfer_state_right=0;
                pkg_cnt_right=0;
              end
            else
              case (tranfer_state_right)
                  0:begin//wait
                    if(rx_axis_tvalid_right)tranfer_state_right=1;
                    else tranfer_state_right=0;
                    pkg_cnt_right=0;
                  end
                  1:begin//save data
                    if(pkg_cnt_right<60)begin
                    pkg_cnt_right++;
                    tranfer_state_right=1;
                    end
                    else begin
                    tranfer_state_right=2;
                    pkg_cnt_right=0;
                    end
                  end
                  2:begin//transfer data
                    if(pkg_cnt_right<240)begin
                    pkg_cnt_right++;
                    tranfer_state_right=2;
                    end
                    else begin
                    tranfer_state_right=0;
                    pkg_cnt_right=0;
                    end
                  end
                  3:begin//
                  end
                  4:begin//
                  end
                  default : begin
                    tranfer_state_right=0;
                    pkg_cnt_right=0;
                  end
                endcase
        end
        4: begin
        end
        8:begin
            if (reset)begin
                tranfer_state_right=0;
                pkg_cnt_right=0;
              end
            else
              case (tranfer_state_right)
                  0:begin//wait
                    if(rx_axis_tvalid_right)tranfer_state_right=1;
                    else tranfer_state_right=0;
                    pkg_cnt_right=0;
                  end
                  1:begin//transfer date 
                    if(pkg_cnt_right<236)begin
                    pkg_cnt_right++;
                    tranfer_state_right=1;
                    end
                    else begin
                    tranfer_state_right=0;
                    pkg_cnt_right=0;
                    end
                  end
                  2:begin//
                  end
                  3:begin//
                  end
                  4:begin//
                  end
                  default : begin
                    tranfer_state_right=0;
                    pkg_cnt_right=0;
                  end
                endcase
        end
        default:begin
            if (reset)begin
                tranfer_state_right=0;
                pkg_cnt_right=0;
              end
            else
              case (tranfer_state_right)
                  0:begin//wait
                    if(rx_axis_tvalid_right)tranfer_state_right=1;
                    else tranfer_state_right=0;
                    pkg_cnt_right=0;
                  end
                  1:begin//transfer date 
                    if(pkg_cnt_right<236)begin
                    pkg_cnt_right++;
                    tranfer_state_right=1;
                    end
                    else begin
                    tranfer_state_right=0;
                    pkg_cnt_right=0;
                    end
                  end
                  2:begin//
                  end
                  3:begin//
                  end
                  4:begin//
                  end
                  default : begin
                    tranfer_state_right=0;
                    pkg_cnt_right=0;
                  end
                endcase
          end
    endcase  
end  
  
always @ (posedge aclk) begin
    case (mux_number)
        2:begin
            if(pkg_cnt_right<236 && tranfer_state_right==2)begin
                tx_axis_tdata_right[07:00]=lane2_pkg_dat8_right[2*(pkg_cnt_right+1)-1];
                tx_axis_tdata_right[15:08]=lane2_pkg_dat8_right[2*(pkg_cnt_right+1)-0];
                tx_axis_tdata_right[63:16]=0;
            end
            else tx_axis_tdata_right=0;  
        end
        4: begin
        end
        8:begin
            if(pkg_cnt_right<188)tx_axis_tdata_right=rx_axis_tdata_right;
            else if(pkg_cnt_right>=188 && pkg_cnt_right<=235)tx_axis_tdata_right=64'h16816888_16816888;
            else tx_axis_tdata_right=0;  
        end
        default : begin
            if(pkg_cnt_right<188)tx_axis_tdata_right=rx_axis_tdata_right;
            else if(pkg_cnt_right>=188 && pkg_cnt_right<=235)tx_axis_tdata_right=64'h16816888_16816888;
            else tx_axis_tdata_right=0;  
          end
    endcase
        


end 

always @ (*) begin
    case (mux_number)
        2:begin
            if(tranfer_state_right==2 && pkg_cnt_right<=235)begin
                tx_axis_tvalid_right=1;
                tx_axis_tkeep_right=8'hff;
            end
            else begin
                tx_axis_tvalid_right=0;
                tx_axis_tkeep_right=0;
            end
            if( pkg_cnt_right==235)tx_axis_tlast_right=1;
            else tx_axis_tlast_right=0;
            tx_axis_tuser_right=1;
        end
        4: begin
        end
        8:begin
            if(tranfer_state_right==1 && pkg_cnt_right<=235)begin
                tx_axis_tvalid_right=1;
                tx_axis_tkeep_right=8'hff;
            end
            else begin
                tx_axis_tvalid_right=0;
                tx_axis_tkeep_right=0;
            end
            if( pkg_cnt_right==235)tx_axis_tlast_right=1;
            else tx_axis_tlast_right=0;
            tx_axis_tuser_right=1;
        end
        default : begin
            if(tranfer_state_right==1 && pkg_cnt_right<=235)begin
                tx_axis_tvalid_right=1;
                tx_axis_tkeep_right=8'hff;
            end
            else begin
                tx_axis_tvalid_right=0;
                tx_axis_tkeep_right=0;
            end
            if( pkg_cnt_right==235)tx_axis_tlast_right=1;
            else tx_axis_tlast_right=0;
            tx_axis_tuser_right=1;
          end
    endcase  
end 

assign rx_axis_tready_left=1;
logic [15:00]pkg_cnt_left;
logic [63:00]lane2_pkg_dat_left[59:1];
logic [07:00]lane2_pkg_dat8_left[472:1];
always @ (*) begin
    if(rx_axis_tvalid_left)begin
        lane2_pkg_dat8_left[2*pkg_cnt_left+1]=rx_axis_tdata_left[07:00];
        lane2_pkg_dat8_left[2*pkg_cnt_left+2]=rx_axis_tdata_left[15:08];end
    else lane2_pkg_dat8_left=lane2_pkg_dat8_left;
end

logic [15:00]tranfer_state_left,tranfer_pkg_cnt_left;
always @ (posedge aclk) begin
    case (mux_number)
        2:begin
            if (reset)begin
                tranfer_state_left=0;
                tranfer_pkg_cnt_left=0;
              end
            else
              case (tranfer_state_left)
                  0:begin//wait
                    if(rx_axis_tvalid_left)tranfer_state_left=1;
                    else tranfer_state_left=0;
                  end
                  1:begin//receive data to lane2_pkg_dat8_left
                    if(!rx_axis_tvalid_left)tranfer_state_left=2;
                    else tranfer_state_left=1;
                  end
                  2:begin//transfer data
                    if(tranfer_pkg_cnt_left<60)begin
                    tranfer_pkg_cnt_left++;
                    tranfer_state_left=2;
                    end
                    else begin
                    tranfer_state_left=0;
                    tranfer_pkg_cnt_left=0;
                    end
                  end
                  3:begin//
                  end
                  4:begin//
                  end
                  default : begin
                    tranfer_state_left=0;
                    tranfer_pkg_cnt_left=0;
                  end
                endcase
        end
        4: begin
        end
        8:begin
        end
        default:begin
        end
    endcase 
end
  
always @ (*) begin
    case (mux_number)
        2:begin
          if(tranfer_state_left==2 && tranfer_pkg_cnt_left<59)begin
            tx_axis_tdata_left={lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+8],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+7],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+6],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+5],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+4],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+3],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+2],
                                lane2_pkg_dat8_left[8*tranfer_pkg_cnt_left+1]};
            tx_axis_tvalid_left=1;
          end
          else begin
            tx_axis_tdata_left=0;
            tx_axis_tvalid_left=0;
          end
            tx_axis_tkeep_left=8'hFF;
            tx_axis_tuser_left=0;
          if(tranfer_state_left==2 && tranfer_pkg_cnt_left==58)tx_axis_tlast_left=1;
          else tx_axis_tlast_left=0;
        end
        4: begin
        end
        8:begin
        end
        default:begin
        end
    endcase 
end
    
always @ (posedge aclk) begin
    if (reset)begin
        pkg_cnt_left=0;
    end
    else begin
        if(rx_axis_tvalid_left)pkg_cnt_left++;
        else pkg_cnt_left=0;   
    end
//    case (mux_number)
//        2:begin
//        end
//        4: begin
//        end
//        8:begin
//            if (reset)begin
//                pkg_cnt_left=0;
//            end
//            else begin
//                if(rx_axis_tvalid_left)pkg_cnt_left++;
//                else pkg_cnt_left=0;   
//            end
            
//        end
//        default : begin
//            if (reset)begin
//                pkg_cnt_left=0;
//            end
//            else begin
//                if(rx_axis_tvalid_left)pkg_cnt_left++;
//                else pkg_cnt_left=0;   
//            end
//          end
//    endcase 
end  

always @ (*) begin
    case (mux_number)
        2:begin
        end
        4: begin
        end
        8:begin
            tx_axis_tdata_left=rx_axis_tdata_left;
    
            tx_axis_tuser_left=0;
            if(pkg_cnt_left<=187)
                tx_axis_tvalid_left=rx_axis_tvalid_left;
            else
                tx_axis_tvalid_left=0;
            if( pkg_cnt_left==187) begin
                tx_axis_tkeep_left='h0F;
                tx_axis_tlast_left=1;
            end
            else begin
                tx_axis_tkeep_left='hFF;
                tx_axis_tlast_left=0;
            end
        end
        default : begin
            tx_axis_tdata_left=rx_axis_tdata_left;
    
            tx_axis_tuser_left=0;
            if(pkg_cnt_left<=187)
                tx_axis_tvalid_left=rx_axis_tvalid_left;
            else
                tx_axis_tvalid_left=0;
            if( pkg_cnt_left==187) begin
                tx_axis_tkeep_left='h0F;
                tx_axis_tlast_left=1;
            end
            else begin
                tx_axis_tkeep_left='hFF;
                tx_axis_tlast_left=0;
            end           
          end
    endcase 
end 

endmodule
