{
    "component": "Quizpractise/PractiseQuestionPaper",
    "props": {
        "errors": {},
        "auth": {
            "user": null
        },
        "flash": {
            "error": []
        },
        "banner": null,
        "file_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "file_do_url": "https://saram.blr1.cdn.digitaloceanspaces.com",
        "question_paper": {
            "id": 355,
            "group_id": 31,
            "exam_id": 1,
            "total_score": "1.00",
            "duration": 4,
            "created_at": "2025-11-16T14:10:06.000000Z",
            "updated_at": "2025-11-16T14:10:06.000000Z",
            "question_paper_name": "IIT M ES DIPLOMA AN EXAM QED2 26 Oct",
            "question_paper_description": "2025 Oct26: IIT M AN EXAM QED2",
            "uuid": "9ded874b-c36",
            "year": 2025,
            "is_new": 0,
            "exam": {
                "id": 1,
                "exam_name": "Quiz 1",
                "created_at": "2024-10-16T08:08:51.000000Z",
                "updated_at": "2024-10-16T08:08:51.000000Z",
                "uuid": "9251bc3a-e33e-45e0-bcf0-b16a0ea5b5fa",
                "en_id": "eyJpdiI6IitHU0xYWFFBNmZhSXBsTUFXZWFod3c9PSIsInZhbHVlIjoiOUhad1FWUG1GcitTNXlaOGhJTWpJdz09IiwibWFjIjoiMDZhNTJjYWEzZDYzOGYzYzI4YWQwMTM0MjMzNzlmMjU5MzFhMzYzMzIzMmNkZGFhNjI4Zjc5NmEwZGQ5Y2IyOSIsInRhZyI6IiJ9"
            },
            "questions": [
                {
                    "id": 111307,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 166,
                    "question_text_1": "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530136,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "d7d84ba612b24d9be089b4dc46c55573",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "b49961ad-a433-4874-bc4b-0ba12190ca6d",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "THIS IS QUESTION PAPER FOR THE SUBJECT <b>\"DIPLOMA LEVEL : DIGITAL SYSTEM DESIGN </b><b>(COMPUTER BASED EXAM)\"</b><b> </b><b> </b><b>ARE YOU SURE YOU HAVE TO WRITE EXAM FOR THIS SUBJECT? </b><b>CROSS CHECK YOUR HALL TICKET TO CONFIRM THE SUBJECTS TO BE WRITTEN. </b><b> </b><b>(IF IT IS NOT THE CORRECT SUBJECT, PLS CHECK THE SECTION AT THE TOP FOR THE SUBJECTS </b><b>REGISTERED BY YOU)</b>"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291076,
                            "question_id": 111307,
                            "option_text": "YES",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122168,
                            "option_image_url": null
                        },
                        {
                            "id": 291077,
                            "question_id": 111307,
                            "option_text": "NO",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122169,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111308,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 167,
                    "question_text_1": null,
                    "question_image_1": "ExrJ4kfofBBbnyYcigcQksd0Mum27KwoxK2pLfNa01Is208Zan.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530137,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "7827b62db1d5b088ea82450f570a6ea1",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "7e272fcb-c0ec-4b27-9543-ff7c1cce62ff",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/ExrJ4kfofBBbnyYcigcQksd0Mum27KwoxK2pLfNa01Is208Zan.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291078,
                            "question_id": 111308,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122170,
                            "option_image_url": null
                        },
                        {
                            "id": 291079,
                            "question_id": 111308,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122171,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111309,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 168,
                    "question_text_1": null,
                    "question_image_1": "Dw3aU1X3qSM8R9CenbNughtganw9twfzbpqTou6iZT0AlJvdkE.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530138,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "db7b772d617e39a902ba09fb24764be3",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "72581438-6688-4e49-8fc3-a1e06bc1693a",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/Dw3aU1X3qSM8R9CenbNughtganw9twfzbpqTou6iZT0AlJvdkE.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291080,
                            "question_id": 111309,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122172,
                            "option_image_url": null
                        },
                        {
                            "id": 291081,
                            "question_id": 111309,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122173,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111310,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 169,
                    "question_text_1": "Dual-port RAM always requires separate clocks for each port.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530139,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "e4c8ee2ebfcb86232210de0f9130597f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c6d31ea7-10c8-4879-8d54-7f2ba48492b9",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Dual-port RAM always requires separate clocks for each port."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291082,
                            "question_id": 111310,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122174,
                            "option_image_url": null
                        },
                        {
                            "id": 291083,
                            "question_id": 111310,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122175,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111311,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 170,
                    "question_text_1": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_1": "mPeEEjWGRgyYrvApx08tSeIfJvtvbHmcETvpfkI2fYmd2zwVTZ.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530140,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "4c7b922ee148282d6b873bef1dfff5c8",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c5f43d80-e037-421b-8e72-7e3bb2e10f68",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/mPeEEjWGRgyYrvApx08tSeIfJvtvbHmcETvpfkI2fYmd2zwVTZ.png"
                    ],
                    "question_texts": [
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n",
                        "In the following Verilog code snippet, <b>$monitor</b> will execute atleast four times. \n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291084,
                            "question_id": 111311,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122176,
                            "option_image_url": null
                        },
                        {
                            "id": 291085,
                            "question_id": 111311,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122177,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111312,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 171,
                    "question_text_1": "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end ",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530141,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "c45333962c3b4e48642c3d001489e676",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "e1f12b26-4aa4-40d0-8b6d-9b5a518c0a93",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog code snippet, the value of signal a at 4ns is 0.`timescale 1ns/1ps initial begin #2 a = 1; #3 a = 1; end initial begin #3 a = 0; #3 a = 0;  end "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291086,
                            "question_id": 111312,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122178,
                            "option_image_url": null
                        },
                        {
                            "id": 291087,
                            "question_id": 111312,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122179,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111313,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 172,
                    "question_text_1": "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530142,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a7a042a1cecc2e85f92851be25962faf",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "df836bcf-39df-4627-8af2-675a018eefbb",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "An engineer developing a prototype with frequent design changes should choose an FPGA because it can be reprogrammed multiple times."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291088,
                            "question_id": 111313,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122180,
                            "option_image_url": null
                        },
                        {
                            "id": 291089,
                            "question_id": 111313,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122181,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111314,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 173,
                    "question_text_1": "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530143,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "53e0e302c2c2132bcf43b3d5d364e395",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "cf823d86-25d5-4391-88e2-70c48881bf81",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Non-blocking assignments compute the right-hand side instantly but delay updating the left-hand side until the end of the time step, allowing synchronized updates"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291090,
                            "question_id": 111314,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122182,
                            "option_image_url": null
                        },
                        {
                            "id": 291091,
                            "question_id": 111314,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122183,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111315,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 174,
                    "question_text_1": "Mealy machines have a slower response to input changes than Moore machines.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530144,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "2cc010e51053b279bd64358e41c2ffed",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "5e167db7-ea43-4758-866e-a65ed204bb39",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Mealy machines have a slower response to input changes than Moore machines."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291092,
                            "question_id": 111315,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122184,
                            "option_image_url": null
                        },
                        {
                            "id": 291093,
                            "question_id": 111315,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122185,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111316,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 175,
                    "question_text_1": "Once a parameter is assigned a value, it can be modified within an always block during simulation.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530145,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "50eadb8207e5b6b2881f5574ce3d52c6",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c3fd90fa-44fc-4ccc-8220-2f2194c1f2ae",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Once a parameter is assigned a value, it can be modified within an always block during simulation."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291094,
                            "question_id": 111316,
                            "option_text": "True",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122186,
                            "option_image_url": null
                        },
                        {
                            "id": 291095,
                            "question_id": 111316,
                            "option_text": "False",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122187,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111317,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 176,
                    "question_text_1": null,
                    "question_image_1": "zUKZCaTtAeZiyKlAxfd8fuHlCinMStvoTnBeh66yHHrgAiS4yt.png",
                    "question_type": "MCQ",
                    "total_mark": "1.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530146,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "19db5417768083686b08003fa945e15c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "43fcb5df-6416-41ff-b07b-1e655a930e3c",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/zUKZCaTtAeZiyKlAxfd8fuHlCinMStvoTnBeh66yHHrgAiS4yt.png"
                    ],
                    "question_texts": null,
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291096,
                            "question_id": 111317,
                            "option_text": "True",
                            "option_image": "",
                            "score": "1.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122188,
                            "option_image_url": null
                        },
                        {
                            "id": 291097,
                            "question_id": 111317,
                            "option_text": "False",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122189,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111318,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 177,
                    "question_text_1": "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530147,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "204f6ddf2ca639a467c4840af9d13d3e",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "591af26c-8631-4e8a-8cb0-5ec987ba927e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In Verilog, you need to add two signed fixed-point numbers in 2's complement representation with different bit widths. To ensure the addition produces the correct result, what must you do to the smaller-width operand before adding?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291098,
                            "question_id": 111318,
                            "option_text": "Pad the smaller operand with zeros on the left to match the larger width",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122190,
                            "option_image_url": null
                        },
                        {
                            "id": 291099,
                            "question_id": 111318,
                            "option_text": "Extend the smaller operand\u2019s most significant bit to match the larger width",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122191,
                            "option_image_url": null
                        },
                        {
                            "id": 291100,
                            "question_id": 111318,
                            "option_text": "Reduce the larger operand\u2019s width by truncating its most significant bits",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122192,
                            "option_image_url": null
                        },
                        {
                            "id": 291101,
                            "question_id": 111318,
                            "option_text": "Directly add the operands without any width adjustments; Verilog handles itautomatically",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122193,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111319,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 178,
                    "question_text_1": "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530148,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "38db83d53e67de1d1ac0e7b2761ff42c",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "1885522d-d7a5-4f46-b4b2-d28ccaffa6ec",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following snippet of Verilog code.// 2:1 MUX module mux2( input sel, input [7:0] a, input [7:0] b, output [7:0] out ); assign out = sel?b:a; endmodule //Top Module 4:1 MUX module top_module ( input [1:0] sel, input [7:0] a, b, c, d, output [7:0] out  ); wire W1, W2;  mux2 mux_0 ( .sel(sel[0]), .a(a), .b(b), .out(W1) ); mux2 mux_1 ( .sel(sel[0]), .a(c), .b(d), .out(W2) ); mux2 mux_2 ( .sel(sel[1]), .a(W1), .b(W2), .out(out) ); endmodule What warning or issues are most likely to see when simulating /synthesizing this Verilog code?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291102,
                            "question_id": 111319,
                            "option_text": "Bit-width mismatch on W1 and W2 assignments",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122194,
                            "option_image_url": null
                        },
                        {
                            "id": 291103,
                            "question_id": 111319,
                            "option_text": "Latch inferred in mux2 due to incomplete assignment",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122195,
                            "option_image_url": null
                        },
                        {
                            "id": 291104,
                            "question_id": 111319,
                            "option_text": "Unused input warnings for sel[1]",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122196,
                            "option_image_url": null
                        },
                        {
                            "id": 291105,
                            "question_id": 111319,
                            "option_text": "Multiple driver on W1 and W2.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122197,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111320,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 179,
                    "question_text_1": "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530149,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "2aff97cd340d78296da0244239f5e5da",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "a03f34e0-6160-4363-b982-db115c2a3fdb",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the following Verilog testbench snippet used for simulating a counter design, the <b>clk</b> signal is generated to trigger on the positive edge. Based on the code, select the correct frequency and delay characteristics of the clock signal. Which of the following statements is/are correct?// Clock generation block from testbench initial begin clk = 0; end  always #5 clk = ~clk; // 5ns delay"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291106,
                            "question_id": 111320,
                            "option_text": "100 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122198,
                            "option_image_url": null
                        },
                        {
                            "id": 291107,
                            "question_id": 111320,
                            "option_text": "200 MHz clock with posedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122199,
                            "option_image_url": null
                        },
                        {
                            "id": 291108,
                            "question_id": 111320,
                            "option_text": "100 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122200,
                            "option_image_url": null
                        },
                        {
                            "id": 291109,
                            "question_id": 111320,
                            "option_text": "200 MHz clock with negedge at 5 ns",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122201,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111321,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 180,
                    "question_text_1": "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule ",
                    "question_image_1": null,
                    "question_type": "MSQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530150,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "26e6b1cf078cae5badcb5b8ec869f7ec",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "fee5d5b1-ee68-4d00-87e4-45fcecf12675",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following Verilog module and its instantiation. Based on the implementation details, identify which of the following unsigned decimal input combinations for a and b might result in unexpected behavior due to value limitations.// Adder module instantiation  adder #(8) uut (.a(a), .b(b), .sum(sum)); //design code module adder #(parameter WIDTH = 4)( input wire [WIDTH-1:0] a, input wire [WIDTH-1:0] b, output wire [WIDTH:0] sum  ); assign sum = a + b; endmodule "
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291110,
                            "question_id": 111321,
                            "option_text": "a = 255, b = 2",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122202,
                            "option_image_url": null
                        },
                        {
                            "id": 291111,
                            "question_id": 111321,
                            "option_text": "a = 127, b = 127",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122203,
                            "option_image_url": null
                        },
                        {
                            "id": 291112,
                            "question_id": 111321,
                            "option_text": "a = 255, b = 255",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122204,
                            "option_image_url": null
                        },
                        {
                            "id": 291113,
                            "question_id": 111321,
                            "option_text": "a = 1000, b = 5",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122205,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111322,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 181,
                    "question_text_1": "In a flip-flop, \"hold time\" refers to:",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530151,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "9b2cb649e74240560a0a701a8b7d757f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "3f09a311-6524-4860-bdc8-c6f7a0852bf3",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In a flip-flop, \"hold time\" refers to:"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291114,
                            "question_id": 111322,
                            "option_text": "The time required for a signal to transition from high to low.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122206,
                            "option_image_url": null
                        },
                        {
                            "id": 291115,
                            "question_id": 111322,
                            "option_text": "The minimum time before the clock edge that data must remain stable toavoid metastability.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122207,
                            "option_image_url": null
                        },
                        {
                            "id": 291116,
                            "question_id": 111322,
                            "option_text": "The time taken for a signal to propagate from input to output.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122208,
                            "option_image_url": null
                        },
                        {
                            "id": 291117,
                            "question_id": 111322,
                            "option_text": "The minimum time after the clock edge that data must remain stable to avoidmetastability.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122209,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": null
                },
                {
                    "id": 111323,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 0,
                    "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                    "question_image_1": null,
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530152,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "2f6b285e08141e1191b15b8e7c808e13",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "088f15d7-507d-477d-b000-7640b5019943",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 111324,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 182,
                    "question_text_1": "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530153,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "55e906f8945bf1c66fde4eb3a759b354",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111323,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "09f7b612-2368-4593-a56b-ec47725dd45e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is the correct logic to replace // <b>CODE A</b> to handle the case where A is equal to B?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291118,
                            "question_id": 111324,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 1;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122210,
                            "option_image_url": null
                        },
                        {
                            "id": 291119,
                            "question_id": 111324,
                            "option_text": "A_gt_B = 1; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122211,
                            "option_image_url": null
                        },
                        {
                            "id": 291120,
                            "question_id": 111324,
                            "option_text": "A_gt_B = 0; A_eq_B = 0; A_lt_B = 0;",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122212,
                            "option_image_url": null
                        },
                        {
                            "id": 291121,
                            "question_id": 111324,
                            "option_text": "A_gt_B = 0; A_eq_B = 1; A_lt_B = 0;",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122213,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111323,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530152,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "088f15d7-507d-477d-b000-7640b5019943",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111325,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 183,
                    "question_text_1": "What is the purpose of the <b>always_comb</b> block in this module?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530154,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "eeb69743498a43de521093f3a9a52719",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111323,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "7ffd4e58-04c0-4b40-ad0a-2180a5988834",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What is the purpose of the <b>always_comb</b> block in this module?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291122,
                            "question_id": 111325,
                            "option_text": "It activates only on the rising edge of a clock signal.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122214,
                            "option_image_url": null
                        },
                        {
                            "id": 291123,
                            "question_id": 111325,
                            "option_text": "It is used to describe sequential logic using procedural assignments.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122215,
                            "option_image_url": null
                        },
                        {
                            "id": 291124,
                            "question_id": 111325,
                            "option_text": "It automatically updates outputs whenever any input signal changes.",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122216,
                            "option_image_url": null
                        },
                        {
                            "id": 291125,
                            "question_id": 111325,
                            "option_text": "It enables the declaration and initialization of memory elements.",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122217,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111323,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530152,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "088f15d7-507d-477d-b000-7640b5019943",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111326,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 184,
                    "question_text_1": "What will the output signals be when A = 4'b0101 and B = 4'b1000?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530155,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "801addc54255279c2dd162279ce11ca1",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111323,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "ce0e1ba6-0f78-43b9-9110-15f6ae13fa41",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "What will the output signals be when A = 4'b0101 and B = 4'b1000?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291126,
                            "question_id": 111326,
                            "option_text": "A_gt_B = 1, A_eq_B = 0, A_lt_B = 0",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122218,
                            "option_image_url": null
                        },
                        {
                            "id": 291127,
                            "question_id": 111326,
                            "option_text": "A_gt_B = 0, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122219,
                            "option_image_url": null
                        },
                        {
                            "id": 291128,
                            "question_id": 111326,
                            "option_text": "A_gt_B = 0, A_eq_B = 0, A_lt_B = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122220,
                            "option_image_url": null
                        },
                        {
                            "id": 291129,
                            "question_id": 111326,
                            "option_text": "A_gt_B = 1, A_eq_B = 1, A_lt_B = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122221,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111323,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530152,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "088f15d7-507d-477d-b000-7640b5019943",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111327,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 185,
                    "question_text_1": "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530156,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "cc066eb0e6d46a891d725b99e7f4bdaa",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111323,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "bdc78eeb-edd0-4e27-ae0d-cfc25f1df230",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Given two 4-bit input signals A and B in the 4-bit comparator module, how many distinct input combinations will result in the condition A > B being true?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291130,
                            "question_id": 111327,
                            "option_text": "112",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122222,
                            "option_image_url": null
                        },
                        {
                            "id": 291131,
                            "question_id": 111327,
                            "option_text": "120",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122223,
                            "option_image_url": null
                        },
                        {
                            "id": 291132,
                            "question_id": 111327,
                            "option_text": "136",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122224,
                            "option_image_url": null
                        },
                        {
                            "id": 291133,
                            "question_id": 111327,
                            "option_text": "256",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122225,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111323,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530152,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "088f15d7-507d-477d-b000-7640b5019943",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111328,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 186,
                    "question_text_1": "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530157,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "597307c056e2017e198061bdb50b3238",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111323,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "47ac9782-d2b4-4336-9843-e193d0570a53",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which comparison operator in System verilog is used to check if A and B are exactly equal in both value and size?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291134,
                            "question_id": 111328,
                            "option_text": "==",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122226,
                            "option_image_url": null
                        },
                        {
                            "id": 291135,
                            "question_id": 111328,
                            "option_text": "===",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122227,
                            "option_image_url": null
                        },
                        {
                            "id": 291136,
                            "question_id": 111328,
                            "option_text": "!=",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122228,
                            "option_image_url": null
                        },
                        {
                            "id": 291137,
                            "question_id": 111328,
                            "option_text": "~^",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122229,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111323,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions.",
                        "question_image_1": null,
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530152,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "2f6b285e08141e1191b15b8e7c808e13",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": null,
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "088f15d7-507d-477d-b000-7640b5019943",
                        "question_image_url": null,
                        "question_texts": [
                            "Consider the following SystemVerilog module for a 4-bit comparator:module comparator_4bit ( input logic signed [3:0] A, // 4 bit signed binary value A input logic signed [3:0] B, // 4 bit signed binary value B output logic A_gt_B, // When A is greater than B output logic A_eq_B, // When A is equal to B output logic A_lt_B // When A is lesser than B );  always_comb begin if (A > B) begin A_gt_B = 1; A_eq_B = 0; A_lt_B = 0; end else if (A == B) begin // CODE A end else begin A_gt_B = 0; A_eq_B = 0; A_lt_B = 1; end end endmodule  Based on the above data, answer the given subquestions."
                        ]
                    }
                },
                {
                    "id": 111329,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 0,
                    "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_1": "8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png",
                    "question_type": "COMPREHENSION",
                    "total_mark": "0.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530158,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 0,
                    "hash": "75aacd3696f40073dc1c3855808c01f5",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": null,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "f6305218-3ff2-42d2-8b60-f7336cbc01ae",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png"
                    ],
                    "question_texts": [
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [],
                    "parent_question": null
                },
                {
                    "id": 111330,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 187,
                    "question_text_1": "Identify the type of model",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530159,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "8152af87ae1db3fd0671466a0ef86a4f",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111329,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "c49cd122-5281-4211-a393-032a3192dd51",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Identify the type of model"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291138,
                            "question_id": 111330,
                            "option_text": "Mealy Model",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122230,
                            "option_image_url": null
                        },
                        {
                            "id": 291139,
                            "question_id": 111330,
                            "option_text": "Moore Model",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122231,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111329,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530158,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6305218-3ff2-42d2-8b60-f7336cbc01ae",
                        "question_image_url": [
                            "/question_images/8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111331,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 188,
                    "question_text_1": "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B.",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530160,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "b4e93ed0f4888580c89e4672c7e4dc04",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111329,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "bb50a114-abe8-4309-95b8-36efd3dc6a96",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Select the correct <b>next_state</b> logic in Verilog, given that state 0 corresponds to state A and state 1 corresponds to state B."
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291140,
                            "question_id": 111331,
                            "option_text": "",
                            "option_image": "6llOsJGRbnaQJomijhhEdxHuHc24wV6gQunXS3wKpBF6bT1DAB.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122232,
                            "option_image_url": "app/option_images/6llOsJGRbnaQJomijhhEdxHuHc24wV6gQunXS3wKpBF6bT1DAB.png"
                        },
                        {
                            "id": 291141,
                            "question_id": 111331,
                            "option_text": "",
                            "option_image": "6XW6hy7366CzE9VLOpfXhCqZ4Vx0ee2pOBsDBGP9uKqcUTchz4.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122233,
                            "option_image_url": "app/option_images/6XW6hy7366CzE9VLOpfXhCqZ4Vx0ee2pOBsDBGP9uKqcUTchz4.png"
                        },
                        {
                            "id": 291142,
                            "question_id": 111331,
                            "option_text": "",
                            "option_image": "M6ZLwcnO6e0DgXHFODQvAnKHqP31082ma0MdF2oeVJJinuywSD.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122234,
                            "option_image_url": "app/option_images/M6ZLwcnO6e0DgXHFODQvAnKHqP31082ma0MdF2oeVJJinuywSD.png"
                        },
                        {
                            "id": 291143,
                            "question_id": 111331,
                            "option_text": "",
                            "option_image": "LoKqZFYeWeBlNuSrveibIfS6seX9Zf8j8Cirouzhz8en7uT79W.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122235,
                            "option_image_url": "app/option_images/LoKqZFYeWeBlNuSrveibIfS6seX9Zf8j8Cirouzhz8en7uT79W.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111329,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530158,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6305218-3ff2-42d2-8b60-f7336cbc01ae",
                        "question_image_url": [
                            "/question_images/8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111332,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 189,
                    "question_text_1": "Which of the following is a data path component in the given FSM?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530161,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "0ae403860513815ac0b4702477c63746",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111329,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "bdff944e-1a00-4bdf-85cf-1a7be1b03f3e",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "Which of the following is a data path component in the given FSM?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291144,
                            "question_id": 111332,
                            "option_text": "",
                            "option_image": "LoVcZ7mfmoadSnaifQIZgUsfbbstXPh8OKosFMk3agpFWC6qPG.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122236,
                            "option_image_url": "app/option_images/LoVcZ7mfmoadSnaifQIZgUsfbbstXPh8OKosFMk3agpFWC6qPG.png"
                        },
                        {
                            "id": 291145,
                            "question_id": 111332,
                            "option_text": "",
                            "option_image": "3xDY2ad2CeCYMXx5KUAGUJeQyBtj23tZHsMvGaFGlutd3xHsi4.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122237,
                            "option_image_url": "app/option_images/3xDY2ad2CeCYMXx5KUAGUJeQyBtj23tZHsMvGaFGlutd3xHsi4.png"
                        },
                        {
                            "id": 291146,
                            "question_id": 111332,
                            "option_text": "",
                            "option_image": "29msvp4U68S3gIFtepwkpug3gy4akZJvPmcjAiGB2Jd2l0Fv2J.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122238,
                            "option_image_url": "app/option_images/29msvp4U68S3gIFtepwkpug3gy4akZJvPmcjAiGB2Jd2l0Fv2J.png"
                        },
                        {
                            "id": 291147,
                            "question_id": 111332,
                            "option_text": "",
                            "option_image": "ZFDkrdmW45BB6PTZILUqBRENV4e8bS9CO9pf9mZU7MyQWvNXZC.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122239,
                            "option_image_url": "app/option_images/ZFDkrdmW45BB6PTZILUqBRENV4e8bS9CO9pf9mZU7MyQWvNXZC.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111329,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530158,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6305218-3ff2-42d2-8b60-f7336cbc01ae",
                        "question_image_url": [
                            "/question_images/8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111333,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 190,
                    "question_text_1": "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?",
                    "question_image_1": null,
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530162,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "a13c7480a79442c9a9a30cbf86096cd3",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": null,
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111329,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "299be158-abbb-4fab-a236-65d60962333b",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": null,
                    "question_texts": [
                        "In the given block diagram, Which of the following Verilog code snippets correctly implements a D Flip- Flop?"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291148,
                            "question_id": 111333,
                            "option_text": "",
                            "option_image": "cegc1eRnyLlF7nCRW5oqpOsboCLS2YOsJLvzWOpVU8PkyjVdMi.png",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122240,
                            "option_image_url": "app/option_images/cegc1eRnyLlF7nCRW5oqpOsboCLS2YOsJLvzWOpVU8PkyjVdMi.png"
                        },
                        {
                            "id": 291149,
                            "question_id": 111333,
                            "option_text": "",
                            "option_image": "rdybP7xPYNl1vKrTQV17t4E0mp1G6XbVf1LVmJCIExSCTn60WU.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122241,
                            "option_image_url": "app/option_images/rdybP7xPYNl1vKrTQV17t4E0mp1G6XbVf1LVmJCIExSCTn60WU.png"
                        },
                        {
                            "id": 291150,
                            "question_id": 111333,
                            "option_text": "",
                            "option_image": "ERT9ZzPVrmrdRHci5urpNbM2yNt2zVomucaCZolHq1hRb5i2Ol.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122242,
                            "option_image_url": "app/option_images/ERT9ZzPVrmrdRHci5urpNbM2yNt2zVomucaCZolHq1hRb5i2Ol.png"
                        },
                        {
                            "id": 291151,
                            "question_id": 111333,
                            "option_text": "",
                            "option_image": "mQQn8pDynl48UhbDOhKWTu0oQWDlRRx9aGf5nqHpjUWa7FuGoU.png",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122243,
                            "option_image_url": "app/option_images/mQQn8pDynl48UhbDOhKWTu0oQWDlRRx9aGf5nqHpjUWa7FuGoU.png"
                        }
                    ],
                    "parent_question": {
                        "id": 111329,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530158,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6305218-3ff2-42d2-8b60-f7336cbc01ae",
                        "question_image_url": [
                            "/question_images/8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                },
                {
                    "id": 111334,
                    "exam_id": 1,
                    "question_paper_id": 355,
                    "question_number": 191,
                    "question_text_1": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_1": "h8r91vS90edufAr9YjzbP5fqybCRERExoUbOehfkPz18joG86N.png",
                    "question_type": "MCQ",
                    "total_mark": "2.00",
                    "value_start": null,
                    "value_end": null,
                    "created_at": "2025-11-16T14:10:08.000000Z",
                    "updated_at": "2025-11-16T14:10:08.000000Z",
                    "question_num_long": 6406531530163,
                    "answer_type": null,
                    "response_type": null,
                    "have_answers": 1,
                    "hash": "ff7b08e956a5a0b664e43b31f24c4958",
                    "course_id": 100,
                    "is_markdown": 0,
                    "question_text_2": "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                    "question_image_2": null,
                    "question_image_3": null,
                    "question_image_4": null,
                    "question_image_5": null,
                    "question_image_7": null,
                    "question_image_8": null,
                    "question_image_9": null,
                    "question_image_10": null,
                    "parent_question_id": 111329,
                    "question_text_3": null,
                    "question_text_4": null,
                    "question_text_5": null,
                    "uuid": "3ebc3241-1e1a-4546-b93a-c0d552d1cf59",
                    "solutions_count": 0,
                    "comments_count": 0,
                    "question_image_url": [
                        "/question_images/h8r91vS90edufAr9YjzbP5fqybCRERExoUbOehfkPz18joG86N.png"
                    ],
                    "question_texts": [
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n",
                        "Based on the given waveform and the serial adder FSM, determine the current (present) state Q of the D Flip-Flop at <b>P1</b> and <b>P2.</b>\n\n"
                    ],
                    "course": {
                        "id": 100,
                        "course_name": "DSD",
                        "course_code": "DSD",
                        "created_at": "2025-04-17T15:53:54.000000Z",
                        "updated_at": "2025-04-17T15:53:54.000000Z",
                        "program_id": 2,
                        "uuid": "12bb7f85-715d-429a-a973-5db8668da608"
                    },
                    "options": [
                        {
                            "id": 291152,
                            "question_id": 111334,
                            "option_text": "P1 = 0 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122244,
                            "option_image_url": null
                        },
                        {
                            "id": 291153,
                            "question_id": 111334,
                            "option_text": "P1 = 0 and P2 = 1",
                            "option_image": "",
                            "score": "2.000",
                            "is_correct": 1,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122245,
                            "option_image_url": null
                        },
                        {
                            "id": 291154,
                            "question_id": 111334,
                            "option_text": "P1 = 1 and P2 = 0",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122246,
                            "option_image_url": null
                        },
                        {
                            "id": 291155,
                            "question_id": 111334,
                            "option_text": "P1 = 1 and P2 = 1",
                            "option_image": "",
                            "score": "0.000",
                            "is_correct": 0,
                            "created_at": "2025-11-16T14:10:08.000000Z",
                            "updated_at": "2025-11-16T14:10:08.000000Z",
                            "option_number": 6406535122247,
                            "option_image_url": null
                        }
                    ],
                    "parent_question": {
                        "id": 111329,
                        "exam_id": 1,
                        "question_paper_id": 355,
                        "question_number": 0,
                        "question_text_1": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_1": "8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png",
                        "question_type": "COMPREHENSION",
                        "total_mark": "0.00",
                        "value_start": null,
                        "value_end": null,
                        "created_at": "2025-11-16T14:10:08.000000Z",
                        "updated_at": "2025-11-16T14:10:08.000000Z",
                        "question_num_long": 6406531530158,
                        "answer_type": null,
                        "response_type": null,
                        "have_answers": 0,
                        "hash": "75aacd3696f40073dc1c3855808c01f5",
                        "course_id": 100,
                        "is_markdown": 0,
                        "question_text_2": "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                        "question_image_2": null,
                        "question_image_3": null,
                        "question_image_4": null,
                        "question_image_5": null,
                        "question_image_7": null,
                        "question_image_8": null,
                        "question_image_9": null,
                        "question_image_10": null,
                        "parent_question_id": null,
                        "question_text_3": null,
                        "question_text_4": null,
                        "question_text_5": null,
                        "uuid": "f6305218-3ff2-42d2-8b60-f7336cbc01ae",
                        "question_image_url": [
                            "/question_images/8T7RWGLFq3w7EifG56amjIrTH56O3InQbK8mid6RC08U73TXBn.png"
                        ],
                        "question_texts": [
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions.",
                            "For the given serial adder block design with excitation inputs <b>x</b> and <b>y</b>, clock input <b>clk</b>, asynchronous reset signal <b>rst_n</b> and output <b>z</b>, Answer the given sub questions."
                        ]
                    }
                }
            ]
        },
        "summary": "",
        "total_score": "40.00"
    },
    "url": "/question-paper/practise/100/9ded874b-c36",
    "version": "ee3d5d44299e610bd137ea6200db5ac2"
}