// Seed: 4185376048
module module_0 ();
  wire  id_1;
  wire  id_2;
  logic id_3;
  wire  id_4;
  assign module_1._id_14 = 0;
  always repeat (1'b0) if (1) id_3 <= id_4;
  wire id_5;
  ;
  logic id_6;
  ;
  logic [-1 : -1 'b0] id_7;
  assign id_4 = id_7;
endmodule
module module_1 #(
    parameter id_14 = 32'd21,
    parameter id_2  = 32'd62
) (
    input wand id_0,
    output supply0 id_1,
    input supply1 _id_2,
    input wand id_3,
    input wor id_4,
    input supply1 id_5,
    input tri id_6,
    output uwire id_7,
    output uwire id_8,
    input wor id_9,
    output wor id_10,
    input uwire id_11,
    input uwire id_12,
    input uwire id_13,
    output wire _id_14,
    input supply0 id_15,
    input supply0 id_16
);
  parameter id_18 = 1;
  module_0 modCall_1 ();
  assign id_8 = 1;
  logic [id_2 : id_14] id_19;
endmodule
