

================================================================
== Vitis HLS Report for 'attention_Pipeline_VITIS_LOOP_31_3_VITIS_LOOP_32_4'
================================================================
* Date:           Tue May 27 19:57:03 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_test
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.727 ns|     0.40 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       31|       31|  0.103 us|  0.103 us|    5|    5|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_31_3_VITIS_LOOP_32_4  |       29|       29|        27|          1|          1|     4|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 27


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 27
* Pipeline : 1
  Pipeline-0 : II = 1, D = 27, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:32]   --->   Operation 30 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%qk_scaled_exp = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 31 'alloca' 'qk_scaled_exp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 32 'alloca' 'qk_scaled_exp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 33 'alloca' 'qk_scaled_exp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3 = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 34 'alloca' 'qk_scaled_exp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 35 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%indvar_flatten48 = alloca i32 1"   --->   Operation 36 'alloca' 'indvar_flatten48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%qk_scaled_2_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_2_reload"   --->   Operation 37 'read' 'qk_scaled_2_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%qk_scaled_3_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_3_reload"   --->   Operation 38 'read' 'qk_scaled_3_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%qk_scaled_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_reload"   --->   Operation 39 'read' 'qk_scaled_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%qk_scaled_1_reload_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %qk_scaled_1_reload"   --->   Operation 40 'read' 'qk_scaled_1_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.38ns)   --->   "%store_ln0 = store i3 0, i3 %indvar_flatten48"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 42 [1/1] (0.38ns)   --->   "%store_ln31 = store i2 0, i2 %i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 42 'store' 'store_ln31' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln32 = store i2 0, i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:32]   --->   Operation 43 'store' 'store_ln32' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc35"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%indvar_flatten48_load = load i3 %indvar_flatten48" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 45 'load' 'indvar_flatten48_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.57ns)   --->   "%icmp_ln31 = icmp_eq  i3 %indvar_flatten48_load, i3 4" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 46 'icmp' 'icmp_ln31' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.57ns)   --->   "%add_ln31_1 = add i3 %indvar_flatten48_load, i3 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 47 'add' 'add_ln31_1' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln31 = br i1 %icmp_ln31, void %for.inc38, void %for.end40.exitStub" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 48 'br' 'br_ln31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%j_load = load i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 49 'load' 'j_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%i_load = load i2 %i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 50 'load' 'i_load' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln31 = trunc i2 %j_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 51 'trunc' 'trunc_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.43ns)   --->   "%add_ln31 = add i2 %i_load, i2 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 52 'add' 'add_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.43> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.43ns)   --->   "%icmp_ln32 = icmp_eq  i2 %j_load, i2 2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:32]   --->   Operation 53 'icmp' 'icmp_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%xor_ln30 = xor i1 %icmp_ln32, i1 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 54 'xor' 'xor_ln30' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %trunc_ln31, i1 %xor_ln30" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 55 'and' 'and_ln30' <Predicate = (!icmp_ln31)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.27ns)   --->   "%select_ln31 = select i1 %icmp_ln32, i2 %add_ln31, i2 %i_load" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 56 'select' 'select_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 57 [1/1] (0.43ns)   --->   "%cond60 = icmp_eq  i2 %select_ln31, i2 0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 57 'icmp' 'cond60' <Predicate = (!icmp_ln31)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (0.43ns)   --->   "%empty = icmp_eq  i2 %select_ln31, i2 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 58 'icmp' 'empty' <Predicate = (!icmp_ln31)> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln33_4 = select i1 %and_ln30, i32 %qk_scaled_1_reload_read, i32 %qk_scaled_reload_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 59 'select' 'select_ln33_4' <Predicate = (!icmp_ln31)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node select_ln33_6)   --->   "%select_ln33_5 = select i1 %and_ln30, i32 %qk_scaled_3_reload_read, i32 %qk_scaled_2_reload_read" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 60 'select' 'select_ln33_5' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.22ns) (out node of the LUT)   --->   "%select_ln33_6 = select i1 %empty, i32 %select_ln33_5, i32 %select_ln33_4" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 61 'select' 'select_ln33_6' <Predicate = (!icmp_ln31)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node or_ln33)   --->   "%xor_ln33 = xor i1 %trunc_ln31, i1 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 62 'xor' 'xor_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln33 = or i1 %icmp_ln32, i1 %xor_ln33" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 63 'or' 'or_ln33' <Predicate = (!icmp_ln31)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 64 [1/1] (0.27ns)   --->   "%select_ln32 = select i1 %and_ln30, i2 2, i2 1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:32]   --->   Operation 64 'select' 'select_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.38ns)   --->   "%store_ln31 = store i3 %add_ln31_1, i3 %indvar_flatten48" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 65 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 66 [1/1] (0.38ns)   --->   "%store_ln31 = store i2 %select_ln31, i2 %i" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 66 'store' 'store_ln31' <Predicate = (!icmp_ln31)> <Delay = 0.38>
ST_1 : Operation 67 [1/1] (0.38ns)   --->   "%store_ln32 = store i2 %select_ln32, i2 %j" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:32]   --->   Operation 67 'store' 'store_ln32' <Predicate = (!icmp_ln31)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.61>
ST_2 : Operation 68 [4/4] (2.61ns)   --->   "%conv = sitodp i32 %select_ln33_6" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 68 'sitodp' 'conv' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.61>
ST_3 : Operation 69 [3/4] (2.61ns)   --->   "%conv = sitodp i32 %select_ln33_6" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 69 'sitodp' 'conv' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 70 [2/4] (2.61ns)   --->   "%conv = sitodp i32 %select_ln33_6" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 70 'sitodp' 'conv' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 71 [1/4] (2.61ns)   --->   "%conv = sitodp i32 %select_ln33_6" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 71 'sitodp' 'conv' <Predicate = true> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'uitodp' 'sitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.72>
ST_6 : Operation 72 [20/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 72 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.72>
ST_7 : Operation 73 [19/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 73 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.72>
ST_8 : Operation 74 [18/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 74 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.72>
ST_9 : Operation 75 [17/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 75 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.72>
ST_10 : Operation 76 [16/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 76 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 11 <SV = 10> <Delay = 2.72>
ST_11 : Operation 77 [15/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 77 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 12 <SV = 11> <Delay = 2.72>
ST_12 : Operation 78 [14/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 78 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 13 <SV = 12> <Delay = 2.72>
ST_13 : Operation 79 [13/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 79 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.72>
ST_14 : Operation 80 [12/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 80 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 14> <Delay = 2.72>
ST_15 : Operation 81 [11/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 81 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 15> <Delay = 2.72>
ST_16 : Operation 82 [10/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 82 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 16> <Delay = 2.72>
ST_17 : Operation 83 [9/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 83 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 17> <Delay = 2.72>
ST_18 : Operation 84 [8/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 84 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 18> <Delay = 2.72>
ST_19 : Operation 85 [7/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 85 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 19> <Delay = 2.72>
ST_20 : Operation 86 [6/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 86 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.72>
ST_21 : Operation 87 [5/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 87 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 22 <SV = 21> <Delay = 2.72>
ST_22 : Operation 88 [4/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 88 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.72>
ST_23 : Operation 89 [3/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 89 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 24 <SV = 23> <Delay = 2.72>
ST_24 : Operation 90 [2/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 90 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 25 <SV = 24> <Delay = 2.72>
ST_25 : Operation 91 [1/20] (2.72ns)   --->   "%dc = dexp i64 @llvm.exp.f64, i64 %conv" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 91 'dexp' 'dc' <Predicate = true> <Delay = 2.72> <CoreInst = "DExp_fulldsp">   --->   Core 42 'DExp_fulldsp' <Latency = 19> <II = 1> <Delay = 2.72> <FuncUnit> <Opcode : 'dexp'> <InPorts = 1> <OutPorts = 1>

State 26 <SV = 25> <Delay = 2.38>
ST_26 : Operation 92 [1/1] (0.00ns)   --->   "%data = bitcast i64 %dc" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:459->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 92 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 93 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i64.i32, i64 %data, i32 63" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:460->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 93 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 94 [1/1] (0.00ns)   --->   "%xs_exp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32, i64 %data, i32 52" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:461->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 94 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 95 [1/1] (0.00ns)   --->   "%trunc_ln505 = trunc i64 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:505->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 95 'trunc' 'trunc_ln505' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 96 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i54 @_ssdm_op_BitConcatenate.i54.i1.i52.i1, i1 1, i52 %trunc_ln505, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 96 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 97 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i54 %mantissa" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 97 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln486 = zext i11 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 98 'zext' 'zext_ln486' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 99 [1/1] (0.73ns)   --->   "%add_ln486 = add i12 %zext_ln486, i12 3073" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:486->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 99 'add' 'add_ln486' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 100 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %add_ln486, i32 11" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 100 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 101 [1/1] (0.73ns)   --->   "%sub_ln18 = sub i11 1023, i11 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 101 'sub' 'sub_ln18' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 102 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i11 %sub_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 102 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 103 [1/1] (0.29ns)   --->   "%select_ln18 = select i1 %tmp, i12 %sext_ln18, i12 %add_ln486" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 103 'select' 'select_ln18' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 104 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i12 %select_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 104 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 105 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 106 [1/1] (1.12ns)   --->   "%lshr_ln18 = lshr i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 106 'lshr' 'lshr_ln18' <Predicate = true> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 107 [1/1] (1.12ns)   --->   "%shl_ln18 = shl i137 %zext_ln15, i137 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 107 'shl' 'shl_ln18' <Predicate = true> <Delay = 1.12> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %lshr_ln18, i32 53, i32 84" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 108 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i32 @_ssdm_op_PartSelect.i32.i137.i32.i32, i137 %shl_ln18, i32 53, i32 84" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 109 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_26 : Operation 110 [1/1] (0.22ns)   --->   "%val = select i1 %tmp, i32 %tmp_6, i32 %tmp_7" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 110 'select' 'val' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 133 [1/1] (0.00ns)   --->   "%qk_scaled_exp_load = load i32 %qk_scaled_exp"   --->   Operation 133 'load' 'qk_scaled_exp_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 134 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_load = load i32 %qk_scaled_exp_1"   --->   Operation 134 'load' 'qk_scaled_exp_1_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 135 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_load = load i32 %qk_scaled_exp_2"   --->   Operation 135 'load' 'qk_scaled_exp_2_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 136 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_load = load i32 %qk_scaled_exp_3"   --->   Operation 136 'load' 'qk_scaled_exp_3_load' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 137 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_exp_3_out, i32 %qk_scaled_exp_3_load"   --->   Operation 137 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 138 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_exp_2_out, i32 %qk_scaled_exp_2_load"   --->   Operation 138 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 139 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_exp_1_out, i32 %qk_scaled_exp_1_load"   --->   Operation 139 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 140 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %qk_scaled_exp_out, i32 %qk_scaled_exp_load"   --->   Operation 140 'write' 'write_ln0' <Predicate = (icmp_ln31)> <Delay = 0.00>
ST_26 : Operation 141 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 141 'ret' 'ret_ln0' <Predicate = (icmp_ln31)> <Delay = 0.38>

State 27 <SV = 26> <Delay = 1.33>
ST_27 : Operation 111 [1/1] (0.00ns)   --->   "%qk_scaled_exp_load_1 = load i32 %qk_scaled_exp" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 111 'load' 'qk_scaled_exp_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 112 [1/1] (0.00ns)   --->   "%qk_scaled_exp_1_load_1 = load i32 %qk_scaled_exp_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 112 'load' 'qk_scaled_exp_1_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 113 [1/1] (0.00ns)   --->   "%qk_scaled_exp_2_load_1 = load i32 %qk_scaled_exp_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 113 'load' 'qk_scaled_exp_2_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 114 [1/1] (0.00ns)   --->   "%qk_scaled_exp_3_load_1 = load i32 %qk_scaled_exp_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 114 'load' 'qk_scaled_exp_3_load_1' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 115 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_31_3_VITIS_LOOP_32_4_str"   --->   Operation 115 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 116 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 116 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 117 [1/1] (0.00ns)   --->   "%specpipeline_ln30 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 117 'specpipeline' 'specpipeline_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 118 [1/1] (0.88ns)   --->   "%result_1 = sub i32 0, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 118 'sub' 'result_1' <Predicate = (xs_sign)> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.88> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 119 [1/1] (0.22ns)   --->   "%result_2 = select i1 %xs_sign, i32 %result_1, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 119 'select' 'result_2' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_exp_5)   --->   "%select_ln33 = select i1 %or_ln33, i32 %qk_scaled_exp_1_load_1, i32 %result_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 120 'select' 'select_ln33' <Predicate = (cond60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_exp_4)   --->   "%select_ln33_1 = select i1 %or_ln33, i32 %result_2, i32 %qk_scaled_exp_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 121 'select' 'select_ln33_1' <Predicate = (cond60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_exp_7)   --->   "%select_ln33_2 = select i1 %or_ln33, i32 %qk_scaled_exp_3_load_1, i32 %result_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 122 'select' 'select_ln33_2' <Predicate = (!cond60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node qk_scaled_exp_6)   --->   "%select_ln33_3 = select i1 %or_ln33, i32 %result_2, i32 %qk_scaled_exp_2_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:33]   --->   Operation 123 'select' 'select_ln33_3' <Predicate = (!cond60)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 124 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_exp_7 = select i1 %cond60, i32 %qk_scaled_exp_3_load_1, i32 %select_ln33_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 124 'select' 'qk_scaled_exp_7' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 125 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_exp_6 = select i1 %cond60, i32 %qk_scaled_exp_2_load_1, i32 %select_ln33_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 125 'select' 'qk_scaled_exp_6' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 126 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_exp_5 = select i1 %cond60, i32 %select_ln33, i32 %qk_scaled_exp_1_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 126 'select' 'qk_scaled_exp_5' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 127 [1/1] (0.22ns) (out node of the LUT)   --->   "%qk_scaled_exp_4 = select i1 %cond60, i32 %select_ln33_1, i32 %qk_scaled_exp_load_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:31]   --->   Operation 127 'select' 'qk_scaled_exp_4' <Predicate = true> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %qk_scaled_exp_7, i32 %qk_scaled_exp_3" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 128 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %qk_scaled_exp_6, i32 %qk_scaled_exp_2" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 129 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %qk_scaled_exp_5, i32 %qk_scaled_exp_1" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 130 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln30 = store i32 %qk_scaled_exp_4, i32 %qk_scaled_exp" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:30]   --->   Operation 131 'store' 'store_ln30' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln32 = br void %for.inc35" [C:/Users/liuut/Desktop/Project/modules/attention.cpp:32]   --->   Operation 132 'br' 'br_ln32' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.400ns.

 <State 1>: 1.764ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln31', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31) of constant 0 on local variable 'i', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 [21]  (0.387 ns)
	'load' operation 2 bit ('i_load', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31) on local variable 'i', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31 [35]  (0.000 ns)
	'add' operation 2 bit ('add_ln31', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31) [37]  (0.436 ns)
	'select' operation 2 bit ('select_ln31', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31) [43]  (0.278 ns)
	'icmp' operation 1 bit ('empty', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31) [45]  (0.436 ns)
	'select' operation 32 bit ('select_ln33_6', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [49]  (0.227 ns)

 <State 2>: 2.610ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [50]  (2.610 ns)

 <State 3>: 2.610ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [50]  (2.610 ns)

 <State 4>: 2.610ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [50]  (2.610 ns)

 <State 5>: 2.610ns
The critical path consists of the following:
	'sitodp' operation 64 bit ('conv', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [50]  (2.610 ns)

 <State 6>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 7>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 8>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 9>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 10>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 11>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 12>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 13>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 14>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 15>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 16>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 17>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 18>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 19>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 20>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 21>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 22>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 23>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 24>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 25>: 2.727ns
The critical path consists of the following:
	'dexp' operation 64 bit ('x', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [51]  (2.727 ns)

 <State 26>: 2.387ns
The critical path consists of the following:
	'sub' operation 11 bit ('sub_ln18', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [61]  (0.735 ns)
	'select' operation 12 bit ('select_ln18', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [63]  (0.299 ns)
	'lshr' operation 137 bit ('lshr_ln18', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [66]  (1.126 ns)
	'select' operation 32 bit ('val', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [70]  (0.227 ns)

 <State 27>: 1.334ns
The critical path consists of the following:
	'sub' operation 32 bit ('result', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [71]  (0.880 ns)
	'select' operation 32 bit ('result', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:55->C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [72]  (0.227 ns)
	'select' operation 32 bit ('select_ln33_2', C:/Users/liuut/Desktop/Project/modules/attention.cpp:33) [77]  (0.000 ns)
	'select' operation 32 bit ('qk_scaled_exp', C:/Users/liuut/Desktop/Project/modules/attention.cpp:31) [79]  (0.227 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
