================================================================
== Vivado Place & Route Results
================================================================
+ General Information:
    * Date:            Sun Mar 17 15:51:34 -0700 2024
    * Version:         2023.2 (Build 4023990 on Oct 11 2023)
    * Project:         ExtendedKalmanFilter
    * Solution:        solution1 (Vivado IP Flow Target)
    * Product family:  kintex7
    * Target device:   xc7k160t-fbg676-2


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * Place & Route target clock:  4 ns
    * C-Synthesis target clock:    4 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Place & Route Options:
    * config_export -vivado_impl_strategy:  default
    * config_export -vivado_phys_opt:       none

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== Place & Route Resource Summary
================================================================
LUT:              7720
FF:               13787
DSP:              34
BRAM:             6
URAM:             0
SRL:              317


================================================================
== Place & Route Timing Summary
================================================================
* Timing was met
+----------------+-------------+
| Timing         | Period (ns) |
+----------------+-------------+
| Target         | 4.000       |
| Post-Synthesis | 3.052       |
| Post-Route     | 3.347       |
+----------------+-------------+


================================================================
== Place & Route Resources
================================================================
+------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| Name                                     | LUT  | FF    | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable | Source |
+------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+
| inst                                     | 7720 | 13787 | 34  | 6    |      |     |        |      |         |          |        |
|   (inst)                                 | 659  | 2615  |     |      |      |     |        |      |         |          |        |
|   A_U                                    | 4    | 1     |     |      |      |     |        |      |         |          |        |
|   H_U                                    | 7    | 1     |     |      |      |     |        |      |         |          |        |
|   K_U                                    | 69   | 128   |     |      |      |     |        |      |         |          |        |
|   P_U                                    | 244  |       |     | 2    |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U3     | 625  | 927   | 3   |      |      |     |        |      |         |          |        |
|   dadd_64ns_64ns_64_13_full_dsp_1_U4     | 624  | 927   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_13_full_dsp_1_U1 | 951  | 928   | 3   |      |      |     |        |      |         |          |        |
|   dadddsub_64ns_64ns_64_13_full_dsp_1_U2 | 690  | 928   | 3   |      |      |     |        |      |         |          |        |
|   ddiv_64ns_64ns_64_59_no_dsp_1_U7       | 3236 | 6098  |     |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U5      | 173  | 553   | 11  |      |      |     |        |      |         |          |        |
|   dmul_64ns_64ns_64_15_max_dsp_1_U6      | 170  | 553   | 11  |      |      |     |        |      |         |          |        |
|   temp1_U                                | 69   | 64    |     |      |      |     |        |      |         |          |        |
|   temp2_U                                | 67   |       |     | 2    |      |     |        |      |         |          |        |
|   tempP_U                                | 72   |       |     | 2    |      |     |        |      |         |          |        |
|   temp_U                                 | 68   | 64    |     |      |      |     |        |      |         |          |        |
+------------------------------------------+------+-------+-----+------+------+-----+--------+------+---------+----------+--------+


================================================================
== Place & Route Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 7.61%  | OK     |
| FD                                                        | 50%       | 6.80%  | OK     |
| LUTRAM+SRL                                                | 25%       | 1.45%  | OK     |
| MUXF7                                                     | 15%       | 0.08%  | OK     |
| DSP                                                       | 80%       | 5.67%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.92%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 3.29%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 1901      | 91     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 2.08   | OK     |
| Max Average Fanout for modules > 100k cells               | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.500ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.350ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== Place & Route Timing Paths
================================================================
* Timing was met
+-------+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | SLACK | STARTPOINT PIN                                                                                  | ENDPOINT PIN                                                                                    | LOGIC LEVELS | MAX FANOUT | DATAPATH DELAY | DATAPATH LOGIC | DATAPATH NET |
|       |       |                                                                                                 |                                                                                                 |              |            |                |          DELAY |        DELAY |
+-------+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 0.653 | ap_CS_fsm_reg[338]/C                                                                            | dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12]/D                                      |            1 |        131 |          3.349 |          0.266 |        3.083 |
| Path2 | 0.685 | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D |           15 |         56 |          3.302 |          1.371 |        1.931 |
| Path3 | 0.700 | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C  | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D  |           15 |         56 |          3.287 |          1.371 |        1.916 |
| Path4 | 0.728 | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D |           15 |         56 |          3.259 |          1.261 |        1.998 |
| Path5 | 0.728 | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/C  | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]/D  |           15 |         56 |          3.285 |          1.335 |        1.950 |
+-------+-------+-------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------+----------------------+
    | Path1 Cells                                              | Primitive Type       |
    +----------------------------------------------------------+----------------------+
    | ap_CS_fsm_reg[338]                                       | FLOP_LATCH.flop.FDRE |
    | temp2_U/din1_buf1[12]_i_1__1                             | LUT.others.LUT5      |
    | dadddsub_64ns_64ns_64_13_full_dsp_1_U1/din1_buf1_reg[12] | FLOP_LATCH.flop.FDRE |
    +----------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]         | FLOP_LATCH.flop.FDRE |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[25].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__24 | LUT.others.LUT3      |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4               | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4               | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4               | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[26].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]         | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                         | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]        | FLOP_LATCH.flop.FDRE |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[2].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__1 | LUT.others.LUT3      |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[3].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------+----------------------+

    +-------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                           | Primitive Type       |
    +-------------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]         | FLOP_LATCH.flop.FDRE |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[32].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[3].C_MUX.CARRY_MUX_i_1__31 | LUT.others.LUT3      |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4               | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4               | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4               | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[33].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]         | FLOP_LATCH.flop.FDRE |
    +-------------------------------------------------------------------------------------------------------+----------------------+

    +-----------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                         | Primitive Type       |
    +-----------------------------------------------------------------------------------------------------+----------------------+
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]        | FLOP_LATCH.flop.FDRE |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[4].ADDSUB/ADDSUB/Q_DEL/i_pipe/CHAIN_GEN[1].C_MUX.CARRY_MUX_i_1__3 | LUT.others.LUT3      |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[0].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[4].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[8].C_MUX.CARRY_MUX_CARRY4              | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[12].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[16].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[20].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[24].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[28].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[32].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[36].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[40].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[44].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[48].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/CHAIN_GEN[52].C_MUX.CARRY_MUX_CARRY4             | CARRY.others.CARRY4  |
    | i_synth/DIV_OP.SPD.OP/MANT_DIV/RT[5].ADDSUB/ADDSUB/Q_DEL/i_pipe/opt_has_pipe.first_q_reg[53]        | FLOP_LATCH.flop.FDRE |
    +-----------------------------------------------------------------------------------------------------+----------------------+


================================================================
== Place & Route Vivado Reports
================================================================
+--------------------------+------------------------------------------------------------------------------+
| Report Type              | Report Location                                                              |
+--------------------------+------------------------------------------------------------------------------+
| design_analysis          | impl/verilog/report/extendedKalmanFilter_design_analysis_routed.rpt          |
| failfast                 | impl/verilog/report/extendedKalmanFilter_failfast_routed.rpt                 |
| status                   | impl/verilog/report/extendedKalmanFilter_status_routed.rpt                   |
| timing                   | impl/verilog/report/extendedKalmanFilter_timing_routed.rpt                   |
| timing_paths             | impl/verilog/report/extendedKalmanFilter_timing_paths_routed.rpt             |
| utilization              | impl/verilog/report/extendedKalmanFilter_utilization_routed.rpt              |
| utilization_hierarchical | impl/verilog/report/extendedKalmanFilter_utilization_hierarchical_routed.rpt |
+--------------------------+------------------------------------------------------------------------------+


