<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="zh">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>24-I2C-EEPROM读写实验: DMA_Private_Functions</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">24-I2C-EEPROM读写实验<span id="projectnumber">&#160;None</span>
   </div>
   <div id="projectbrief">I2C-EEPROM读写实验</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- 制作者 Doxygen 1.10.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','搜索');
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">载入中...</div>
<div class="SRStatus" id="Searching">搜索中...</div>
<div class="SRStatus" id="NoMatches">未找到</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#func-members">函数</a>  </div>
  <div class="headertitle"><div class="title">DMA_Private_Functions<div class="ingroups"><a class="el" href="group___s_t_m32_f10x___std_periph___driver.html">STM32F10x_StdPeriph_Driver</a> &raquo; <a class="el" href="group___d_m_a.html">DMA</a></div></div></div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
函数</h2></td></tr>
<tr class="memitem:ga21ca0d50b13e502db5ab5feb484f9ece" id="r_ga21ca0d50b13e502db5ab5feb484f9ece"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga21ca0d50b13e502db5ab5feb484f9ece">DMA_DeInit</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx)</td></tr>
<tr class="memdesc:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="mdescLeft">&#160;</td><td class="mdescRight">Deinitializes the DMAy Channelx registers to their default reset values.  <br /></td></tr>
<tr class="separator:ga21ca0d50b13e502db5ab5feb484f9ece"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7c3d1b9dc041f8e5f2cfc8d5dd858278" id="r_ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">DMA_Init</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, <a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><td class="mdescLeft">&#160;</td><td class="mdescRight">Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct.  <br /></td></tr>
<tr class="separator:ga7c3d1b9dc041f8e5f2cfc8d5dd858278"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0f7f95f750a90a6824f4e9b6f58adc7e" id="r_ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">DMA_StructInit</a> (<a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *DMA_InitStruct)</td></tr>
<tr class="memdesc:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fills each DMA_InitStruct member with its default value.  <br /></td></tr>
<tr class="separator:ga0f7f95f750a90a6824f4e9b6f58adc7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8e7cb6b9ae5f142e2961df879cdaba65" id="r_ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga8e7cb6b9ae5f142e2961df879cdaba65">DMA_Cmd</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx.  <br /></td></tr>
<tr class="separator:ga8e7cb6b9ae5f142e2961df879cdaba65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0bb60360be9cd57f96399be2f3b5eb2b" id="r_ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga0bb60360be9cd57f96399be2f3b5eb2b">DMA_ITConfig</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, uint32_t DMA_IT, <a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</td></tr>
<tr class="memdesc:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Enables or disables the specified DMAy Channelx interrupts.  <br /></td></tr>
<tr class="separator:ga0bb60360be9cd57f96399be2f3b5eb2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gade5d9e532814eaa46514cb385fdff709" id="r_gade5d9e532814eaa46514cb385fdff709"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gade5d9e532814eaa46514cb385fdff709">DMA_SetCurrDataCounter</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx, uint16_t DataNumber)</td></tr>
<tr class="memdesc:gade5d9e532814eaa46514cb385fdff709"><td class="mdescLeft">&#160;</td><td class="mdescRight">Sets the number of data units in the current DMAy Channelx transfer.  <br /></td></tr>
<tr class="separator:gade5d9e532814eaa46514cb385fdff709"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga511b4c402d1ff32d53f28736956cac5d" id="r_ga511b4c402d1ff32d53f28736956cac5d"><td class="memItemLeft" align="right" valign="top">uint16_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga511b4c402d1ff32d53f28736956cac5d">DMA_GetCurrDataCounter</a> (<a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *DMAy_Channelx)</td></tr>
<tr class="memdesc:ga511b4c402d1ff32d53f28736956cac5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns the number of remaining data units in the current DMAy Channelx transfer.  <br /></td></tr>
<tr class="separator:ga511b4c402d1ff32d53f28736956cac5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafb30b7a891834c267eefd5d30b688a9f" id="r_gafb30b7a891834c267eefd5d30b688a9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#gafb30b7a891834c267eefd5d30b688a9f">DMA_GetFlagStatus</a> (uint32_t DMAy_FLAG)</td></tr>
<tr class="memdesc:gafb30b7a891834c267eefd5d30b688a9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Channelx flag is set or not.  <br /></td></tr>
<tr class="separator:gafb30b7a891834c267eefd5d30b688a9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25cdca360f309c8ceb7c206cd9ad9119" id="r_ga25cdca360f309c8ceb7c206cd9ad9119"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga25cdca360f309c8ceb7c206cd9ad9119">DMA_ClearFlag</a> (uint32_t DMAy_FLAG)</td></tr>
<tr class="memdesc:ga25cdca360f309c8ceb7c206cd9ad9119"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Channelx's pending flags.  <br /></td></tr>
<tr class="separator:ga25cdca360f309c8ceb7c206cd9ad9119"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9287331247150fe84d03ecd7ad8adb52" id="r_ga9287331247150fe84d03ecd7ad8adb52"><td class="memItemLeft" align="right" valign="top"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga9287331247150fe84d03ecd7ad8adb52">DMA_GetITStatus</a> (uint32_t DMAy_IT)</td></tr>
<tr class="memdesc:ga9287331247150fe84d03ecd7ad8adb52"><td class="mdescLeft">&#160;</td><td class="mdescRight">Checks whether the specified DMAy Channelx interrupt has occurred or not.  <br /></td></tr>
<tr class="separator:ga9287331247150fe84d03ecd7ad8adb52"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga91a7340e5b334a942f3eb1e05ed5f67a" id="r_ga91a7340e5b334a942f3eb1e05ed5f67a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ga91a7340e5b334a942f3eb1e05ed5f67a">DMA_ClearITPendingBit</a> (uint32_t DMAy_IT)</td></tr>
<tr class="memdesc:ga91a7340e5b334a942f3eb1e05ed5f67a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Clears the DMAy Channelx's interrupt pending bits.  <br /></td></tr>
<tr class="separator:ga91a7340e5b334a942f3eb1e05ed5f67a"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">详细描述</h2>
<h2 class="groupheader">函数说明</h2>
<a id="ga25cdca360f309c8ceb7c206cd9ad9119" name="ga25cdca360f309c8ceb7c206cd9ad9119"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25cdca360f309c8ceb7c206cd9ad9119">&#9670;&#160;</a></span>DMA_ClearFlag()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearFlag </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMAy_FLAG</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Channelx's pending flags. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_FLAG</td><td>specifies the flag to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga91a7340e5b334a942f3eb1e05ed5f67a" name="ga91a7340e5b334a942f3eb1e05ed5f67a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga91a7340e5b334a942f3eb1e05ed5f67a">&#9670;&#160;</a></span>DMA_ClearITPendingBit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ClearITPendingBit </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMAy_IT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Clears the DMAy Channelx's interrupt pending bits. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_IT</td><td>specifies the DMAy interrupt pending bit to clear. This parameter can be any combination (for the same DMA) of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga8e7cb6b9ae5f142e2961df879cdaba65" name="ga8e7cb6b9ae5f142e2961df879cdaba65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga8e7cb6b9ae5f142e2961df879cdaba65">&#9670;&#160;</a></span>DMA_Cmd()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Cmd </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Channelx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Channelx. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the DMAy Channelx. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga21ca0d50b13e502db5ab5feb484f9ece" name="ga21ca0d50b13e502db5ab5feb484f9ece"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga21ca0d50b13e502db5ab5feb484f9ece">&#9670;&#160;</a></span>DMA_DeInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_DeInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Channelx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Deinitializes the DMAy Channelx registers to their default reset values. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga511b4c402d1ff32d53f28736956cac5d" name="ga511b4c402d1ff32d53f28736956cac5d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga511b4c402d1ff32d53f28736956cac5d">&#9670;&#160;</a></span>DMA_GetCurrDataCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">uint16_t DMA_GetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Channelx</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns the number of remaining data units in the current DMAy Channelx transfer. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>number of remaining data units in the current DMAy Channelx transfer. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gafb30b7a891834c267eefd5d30b688a9f" name="gafb30b7a891834c267eefd5d30b688a9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gafb30b7a891834c267eefd5d30b688a9f">&#9670;&#160;</a></span>DMA_GetFlagStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> DMA_GetFlagStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMAy_FLAG</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Channelx flag is set or not. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_FLAG</td><td>specifies the flag to check. This parameter can be one of the following values: <ul>
<li>DMA1_FLAG_GL1: DMA1 Channel1 global flag. </li>
<li>DMA1_FLAG_TC1: DMA1 Channel1 transfer complete flag. </li>
<li>DMA1_FLAG_HT1: DMA1 Channel1 half transfer flag. </li>
<li>DMA1_FLAG_TE1: DMA1 Channel1 transfer error flag. </li>
<li>DMA1_FLAG_GL2: DMA1 Channel2 global flag. </li>
<li>DMA1_FLAG_TC2: DMA1 Channel2 transfer complete flag. </li>
<li>DMA1_FLAG_HT2: DMA1 Channel2 half transfer flag. </li>
<li>DMA1_FLAG_TE2: DMA1 Channel2 transfer error flag. </li>
<li>DMA1_FLAG_GL3: DMA1 Channel3 global flag. </li>
<li>DMA1_FLAG_TC3: DMA1 Channel3 transfer complete flag. </li>
<li>DMA1_FLAG_HT3: DMA1 Channel3 half transfer flag. </li>
<li>DMA1_FLAG_TE3: DMA1 Channel3 transfer error flag. </li>
<li>DMA1_FLAG_GL4: DMA1 Channel4 global flag. </li>
<li>DMA1_FLAG_TC4: DMA1 Channel4 transfer complete flag. </li>
<li>DMA1_FLAG_HT4: DMA1 Channel4 half transfer flag. </li>
<li>DMA1_FLAG_TE4: DMA1 Channel4 transfer error flag. </li>
<li>DMA1_FLAG_GL5: DMA1 Channel5 global flag. </li>
<li>DMA1_FLAG_TC5: DMA1 Channel5 transfer complete flag. </li>
<li>DMA1_FLAG_HT5: DMA1 Channel5 half transfer flag. </li>
<li>DMA1_FLAG_TE5: DMA1 Channel5 transfer error flag. </li>
<li>DMA1_FLAG_GL6: DMA1 Channel6 global flag. </li>
<li>DMA1_FLAG_TC6: DMA1 Channel6 transfer complete flag. </li>
<li>DMA1_FLAG_HT6: DMA1 Channel6 half transfer flag. </li>
<li>DMA1_FLAG_TE6: DMA1 Channel6 transfer error flag. </li>
<li>DMA1_FLAG_GL7: DMA1 Channel7 global flag. </li>
<li>DMA1_FLAG_TC7: DMA1 Channel7 transfer complete flag. </li>
<li>DMA1_FLAG_HT7: DMA1 Channel7 half transfer flag. </li>
<li>DMA1_FLAG_TE7: DMA1 Channel7 transfer error flag. </li>
<li>DMA2_FLAG_GL1: DMA2 Channel1 global flag. </li>
<li>DMA2_FLAG_TC1: DMA2 Channel1 transfer complete flag. </li>
<li>DMA2_FLAG_HT1: DMA2 Channel1 half transfer flag. </li>
<li>DMA2_FLAG_TE1: DMA2 Channel1 transfer error flag. </li>
<li>DMA2_FLAG_GL2: DMA2 Channel2 global flag. </li>
<li>DMA2_FLAG_TC2: DMA2 Channel2 transfer complete flag. </li>
<li>DMA2_FLAG_HT2: DMA2 Channel2 half transfer flag. </li>
<li>DMA2_FLAG_TE2: DMA2 Channel2 transfer error flag. </li>
<li>DMA2_FLAG_GL3: DMA2 Channel3 global flag. </li>
<li>DMA2_FLAG_TC3: DMA2 Channel3 transfer complete flag. </li>
<li>DMA2_FLAG_HT3: DMA2 Channel3 half transfer flag. </li>
<li>DMA2_FLAG_TE3: DMA2 Channel3 transfer error flag. </li>
<li>DMA2_FLAG_GL4: DMA2 Channel4 global flag. </li>
<li>DMA2_FLAG_TC4: DMA2 Channel4 transfer complete flag. </li>
<li>DMA2_FLAG_HT4: DMA2 Channel4 half transfer flag. </li>
<li>DMA2_FLAG_TE4: DMA2 Channel4 transfer error flag. </li>
<li>DMA2_FLAG_GL5: DMA2 Channel5 global flag. </li>
<li>DMA2_FLAG_TC5: DMA2 Channel5 transfer complete flag. </li>
<li>DMA2_FLAG_HT5: DMA2 Channel5 half transfer flag. </li>
<li>DMA2_FLAG_TE5: DMA2 Channel5 transfer error flag. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMAy_FLAG (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga9287331247150fe84d03ecd7ad8adb52" name="ga9287331247150fe84d03ecd7ad8adb52"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9287331247150fe84d03ecd7ad8adb52">&#9670;&#160;</a></span>DMA_GetITStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> DMA_GetITStatus </td>
          <td>(</td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMAy_IT</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Checks whether the specified DMAy Channelx interrupt has occurred or not. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_IT</td><td>specifies the DMAy interrupt source to check. This parameter can be one of the following values: <ul>
<li>DMA1_IT_GL1: DMA1 Channel1 global interrupt. </li>
<li>DMA1_IT_TC1: DMA1 Channel1 transfer complete interrupt. </li>
<li>DMA1_IT_HT1: DMA1 Channel1 half transfer interrupt. </li>
<li>DMA1_IT_TE1: DMA1 Channel1 transfer error interrupt. </li>
<li>DMA1_IT_GL2: DMA1 Channel2 global interrupt. </li>
<li>DMA1_IT_TC2: DMA1 Channel2 transfer complete interrupt. </li>
<li>DMA1_IT_HT2: DMA1 Channel2 half transfer interrupt. </li>
<li>DMA1_IT_TE2: DMA1 Channel2 transfer error interrupt. </li>
<li>DMA1_IT_GL3: DMA1 Channel3 global interrupt. </li>
<li>DMA1_IT_TC3: DMA1 Channel3 transfer complete interrupt. </li>
<li>DMA1_IT_HT3: DMA1 Channel3 half transfer interrupt. </li>
<li>DMA1_IT_TE3: DMA1 Channel3 transfer error interrupt. </li>
<li>DMA1_IT_GL4: DMA1 Channel4 global interrupt. </li>
<li>DMA1_IT_TC4: DMA1 Channel4 transfer complete interrupt. </li>
<li>DMA1_IT_HT4: DMA1 Channel4 half transfer interrupt. </li>
<li>DMA1_IT_TE4: DMA1 Channel4 transfer error interrupt. </li>
<li>DMA1_IT_GL5: DMA1 Channel5 global interrupt. </li>
<li>DMA1_IT_TC5: DMA1 Channel5 transfer complete interrupt. </li>
<li>DMA1_IT_HT5: DMA1 Channel5 half transfer interrupt. </li>
<li>DMA1_IT_TE5: DMA1 Channel5 transfer error interrupt. </li>
<li>DMA1_IT_GL6: DMA1 Channel6 global interrupt. </li>
<li>DMA1_IT_TC6: DMA1 Channel6 transfer complete interrupt. </li>
<li>DMA1_IT_HT6: DMA1 Channel6 half transfer interrupt. </li>
<li>DMA1_IT_TE6: DMA1 Channel6 transfer error interrupt. </li>
<li>DMA1_IT_GL7: DMA1 Channel7 global interrupt. </li>
<li>DMA1_IT_TC7: DMA1 Channel7 transfer complete interrupt. </li>
<li>DMA1_IT_HT7: DMA1 Channel7 half transfer interrupt. </li>
<li>DMA1_IT_TE7: DMA1 Channel7 transfer error interrupt. </li>
<li>DMA2_IT_GL1: DMA2 Channel1 global interrupt. </li>
<li>DMA2_IT_TC1: DMA2 Channel1 transfer complete interrupt. </li>
<li>DMA2_IT_HT1: DMA2 Channel1 half transfer interrupt. </li>
<li>DMA2_IT_TE1: DMA2 Channel1 transfer error interrupt. </li>
<li>DMA2_IT_GL2: DMA2 Channel2 global interrupt. </li>
<li>DMA2_IT_TC2: DMA2 Channel2 transfer complete interrupt. </li>
<li>DMA2_IT_HT2: DMA2 Channel2 half transfer interrupt. </li>
<li>DMA2_IT_TE2: DMA2 Channel2 transfer error interrupt. </li>
<li>DMA2_IT_GL3: DMA2 Channel3 global interrupt. </li>
<li>DMA2_IT_TC3: DMA2 Channel3 transfer complete interrupt. </li>
<li>DMA2_IT_HT3: DMA2 Channel3 half transfer interrupt. </li>
<li>DMA2_IT_TE3: DMA2 Channel3 transfer error interrupt. </li>
<li>DMA2_IT_GL4: DMA2 Channel4 global interrupt. </li>
<li>DMA2_IT_TC4: DMA2 Channel4 transfer complete interrupt. </li>
<li>DMA2_IT_HT4: DMA2 Channel4 half transfer interrupt. </li>
<li>DMA2_IT_TE4: DMA2 Channel4 transfer error interrupt. </li>
<li>DMA2_IT_GL5: DMA2 Channel5 global interrupt. </li>
<li>DMA2_IT_TC5: DMA2 Channel5 transfer complete interrupt. </li>
<li>DMA2_IT_HT5: DMA2 Channel5 half transfer interrupt. </li>
<li>DMA2_IT_TE5: DMA2 Channel5 transfer error interrupt. </li>
</ul>
</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">The</td><td>new state of DMAy_IT (SET or RESET). </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga7c3d1b9dc041f8e5f2cfc8d5dd858278" name="ga7c3d1b9dc041f8e5f2cfc8d5dd858278"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7c3d1b9dc041f8e5f2cfc8d5dd858278">&#9670;&#160;</a></span>DMA_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_Init </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Channelx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMA_InitStruct</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Initializes the DMAy Channelx according to the specified parameters in the DMA_InitStruct. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DMA_InitStruct</td><td>pointer to a <a class="el" href="struct_d_m_a___init_type_def.html" title="DMA Init structure definition">DMA_InitTypeDef</a> structure that contains the configuration information for the specified DMA Channel. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0bb60360be9cd57f96399be2f3b5eb2b" name="ga0bb60360be9cd57f96399be2f3b5eb2b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0bb60360be9cd57f96399be2f3b5eb2b">&#9670;&#160;</a></span>DMA_ITConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_ITConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Channelx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>DMA_IT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></td>          <td class="paramname"><span class="paramname"><em>NewState</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Enables or disables the specified DMAy Channelx interrupts. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DMA_IT</td><td>specifies the DMA interrupts sources to be enabled or disabled. This parameter can be any combination of the following values: <ul>
<li>DMA_IT_TC: Transfer complete interrupt mask </li>
<li>DMA_IT_HT: Half transfer interrupt mask </li>
<li>DMA_IT_TE: Transfer error interrupt mask </li>
</ul>
</td></tr>
    <tr><td class="paramname">NewState</td><td>new state of the specified DMA interrupts. This parameter can be: ENABLE or DISABLE. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="gade5d9e532814eaa46514cb385fdff709" name="gade5d9e532814eaa46514cb385fdff709"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gade5d9e532814eaa46514cb385fdff709">&#9670;&#160;</a></span>DMA_SetCurrDataCounter()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_SetCurrDataCounter </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___channel___type_def.html">DMA_Channel_TypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMAy_Channelx</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint16_t</td>          <td class="paramname"><span class="paramname"><em>DataNumber</em></span>&#160;)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Sets the number of data units in the current DMAy Channelx transfer. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMAy_Channelx</td><td>where y can be 1 or 2 to select the DMA and x can be 1 to 7 for DMA1 and 1 to 5 for DMA2 to select the DMA Channel. </td></tr>
    <tr><td class="paramname">DataNumber</td><td>The number of data units in the current DMAy Channelx transfer. <br  />
 </td></tr>
  </table>
  </dd>
</dl>
<dl class="section note"><dt>注解</dt><dd>This function can only be used when the DMAy_Channelx is disabled. <br  />
 </dd></dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None.</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a id="ga0f7f95f750a90a6824f4e9b6f58adc7e" name="ga0f7f95f750a90a6824f4e9b6f58adc7e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0f7f95f750a90a6824f4e9b6f58adc7e">&#9670;&#160;</a></span>DMA_StructInit()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void DMA_StructInit </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="struct_d_m_a___init_type_def.html">DMA_InitTypeDef</a> *</td>          <td class="paramname"><span class="paramname"><em>DMA_InitStruct</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Fills each DMA_InitStruct member with its default value. </p>
<dl class="params"><dt>参数</dt><dd>
  <table class="params">
    <tr><td class="paramname">DMA_InitStruct</td><td>: pointer to a <a class="el" href="struct_d_m_a___init_type_def.html" title="DMA Init structure definition">DMA_InitTypeDef</a> structure which will be initialized. </td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>返回值</dt><dd>
  <table class="retval">
    <tr><td class="paramname">None</td><td></td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
制作者&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
