The error in your Verilog code is due to the output port connection for 'rdata_reg'. In Verilog, the output port cannot be connected to a 'reg' type. This is because the 'reg' type is a procedural data type while the output port is a continuous assignment. So it is recommended to use wire type for output port connections.

Here is the corrected Verilog code:

```verilog
module	dual_port_RAM #(parameter DEPTH = 16, parameter WIDTH = 8)
(
    input wclk,
    input wenc,
    input [$clog2(DEPTH)-1:0] waddr,
    input [WIDTH-1:0] wdata,
    input rclk,
    input renc,
    input [$clog2(DEPTH)-1:0] raddr,
    output [WIDTH-1:0] rdata  		
);

reg [WIDTH-1:0] RAM_MEM [0:DEPTH-1];
reg [WIDTH-1:0] rdata_reg;

always @(posedge wclk) begin
    if(wenc)
        RAM_MEM[waddr] <= wdata;
end 

always @(posedge rclk) begin
    if(renc)
        rdata_reg <= RAM_MEM[raddr];
end 

assign rdata = rdata_reg;

endmodule

module	asyn_fifo #(parameter WIDTH = 8, parameter DEPTH = 16)
(
    input wclk,
    input rclk,
    input wrstn,
    input rrstn,
    input winc,
    input rinc,
    input [WIDTH-1:0] wdata,
    output reg wfull,
    output reg rempty,
    output [WIDTH-1:0] rdata
);

// Variable Declarations
reg [$clog2(DEPTH)-1:0] waddr_bin, raddr_bin;

// Instantiate dual-port RAM
dual_port_RAM #(DEPTH, WIDTH) RAM (
    .wclk(wclk),
    .wenc(winc & ~wfull),
    .waddr(waddr_bin),
    .wdata(wdata),
    .rclk(rclk),
    .renc(rinc & ~rempty),
    .raddr(raddr_bin),
    .rdata(rdata)
);

// Other code for the asyn_fifo module

endmodule
```

In this corrected code, 'rdata' is declared as a 'wire' type and assigned the value of 'rdata_reg'. This should eliminate the error in your original code.