|pseudoflipflop
iSW[0] => comb.IN0
iSW[1] => comb.IN0
iSW[2] => comb.IN1
iSW[2] => comb.IN1
oLEDR[0] <= latchsr:LED1.oLEDR[0]
oLEDR[1] <= latchsr:LED1.oLEDR[1]


|pseudoflipflop|latchsr:LED1
iSW[0] => SS.IN1
iSW[1] => SR.IN0
oLEDR[0] <= oLEDR[0].DB_MAX_OUTPUT_PORT_TYPE
oLEDR[1] <= SR.DB_MAX_OUTPUT_PORT_TYPE


