

================================================================
== Vitis HLS Report for 'hash'
================================================================
* Date:           Sat Nov  1 16:09:43 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  9.00 ns|  7.656 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |                               |                     |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
        |            Instance           |        Module       |   min   |   max   |    min   |    max   | min | max |   Type   |
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+
        |grp_sha256_top_32_256_s_fu_32  |sha256_top_32_256_s  |        ?|        ?|         ?|         ?|    ?|    ?|  dataflow|
        +-------------------------------+---------------------+---------+---------+----------+----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|    5932|   5058|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     23|    -|
|Register         |        -|    -|       6|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|    5938|   5085|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|       5|      9|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |            Instance           |        Module       | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |grp_sha256_top_32_256_s_fu_32  |sha256_top_32_256_s  |        0|   0|  5932|  5058|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+
    |Total                          |                     |        0|   0|  5932|  5058|    0|
    +-------------------------------+---------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |                  Variable Name                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_block_state1                                 |        or|   0|  0|   2|           1|           1|
    |ap_sync_grp_sha256_top_32_256_s_fu_32_ap_ready  |        or|   0|  0|   2|           1|           1|
    +------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                           |          |   0|  0|   4|           2|           2|
    +------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  14|          3|    1|          3|
    |ap_done    |   9|          2|    1|          2|
    +-----------+----+-----------+-----+-----------+
    |Total      |  23|          5|    2|          5|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------+---+----+-----+-----------+
    |                        Name                        | FF| LUT| Bits| Const Bits|
    +----------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                           |  2|   0|    2|          0|
    |ap_done_reg                                         |  1|   0|    1|          0|
    |ap_sync_reg_grp_sha256_top_32_256_s_fu_32_ap_done   |  1|   0|    1|          0|
    |ap_sync_reg_grp_sha256_top_32_256_s_fu_32_ap_ready  |  1|   0|    1|          0|
    |grp_sha256_top_32_256_s_fu_32_ap_start_reg          |  1|   0|    1|          0|
    +----------------------------------------------------+---+----+-----+-----------+
    |Total                                               |  6|   0|    6|          0|
    +----------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------------------+-----+-----+------------+--------------------+--------------+
|             RTL Ports             | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+-----------------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                             |   in|    1|  ap_ctrl_hs|                hash|  return value|
|ap_rst                             |   in|    1|  ap_ctrl_hs|                hash|  return value|
|ap_start                           |   in|    1|  ap_ctrl_hs|                hash|  return value|
|ap_done                            |  out|    1|  ap_ctrl_hs|                hash|  return value|
|ap_continue                        |   in|    1|  ap_ctrl_hs|                hash|  return value|
|ap_idle                            |  out|    1|  ap_ctrl_hs|                hash|  return value|
|ap_ready                           |  out|    1|  ap_ctrl_hs|                hash|  return value|
|mergeKipadStrm_dout                |   in|   32|     ap_fifo|      mergeKipadStrm|       pointer|
|mergeKipadStrm_empty_n             |   in|    1|     ap_fifo|      mergeKipadStrm|       pointer|
|mergeKipadStrm_read                |  out|    1|     ap_fifo|      mergeKipadStrm|       pointer|
|mergeKipadStrm_num_data_valid      |   in|    8|     ap_fifo|      mergeKipadStrm|       pointer|
|mergeKipadStrm_fifo_cap            |   in|    8|     ap_fifo|      mergeKipadStrm|       pointer|
|mergeKipadLenStrm_dout             |   in|   64|     ap_fifo|   mergeKipadLenStrm|       pointer|
|mergeKipadLenStrm_empty_n          |   in|    1|     ap_fifo|   mergeKipadLenStrm|       pointer|
|mergeKipadLenStrm_read             |  out|    1|     ap_fifo|   mergeKipadLenStrm|       pointer|
|mergeKipadLenStrm_num_data_valid   |   in|    3|     ap_fifo|   mergeKipadLenStrm|       pointer|
|mergeKipadLenStrm_fifo_cap         |   in|    3|     ap_fifo|   mergeKipadLenStrm|       pointer|
|eMergeKipadLenStrm_dout            |   in|    1|     ap_fifo|  eMergeKipadLenStrm|       pointer|
|eMergeKipadLenStrm_empty_n         |   in|    1|     ap_fifo|  eMergeKipadLenStrm|       pointer|
|eMergeKipadLenStrm_read            |  out|    1|     ap_fifo|  eMergeKipadLenStrm|       pointer|
|eMergeKipadLenStrm_num_data_valid  |   in|    3|     ap_fifo|  eMergeKipadLenStrm|       pointer|
|eMergeKipadLenStrm_fifo_cap        |   in|    3|     ap_fifo|  eMergeKipadLenStrm|       pointer|
|msgHashStrm_din                    |  out|  256|     ap_fifo|         msgHashStrm|       pointer|
|msgHashStrm_full_n                 |   in|    1|     ap_fifo|         msgHashStrm|       pointer|
|msgHashStrm_write                  |  out|    1|     ap_fifo|         msgHashStrm|       pointer|
|msgHashStrm_num_data_valid         |   in|    3|     ap_fifo|         msgHashStrm|       pointer|
|msgHashStrm_fifo_cap               |   in|    3|     ap_fifo|         msgHashStrm|       pointer|
|eMsgHashStrm_din                   |  out|    1|     ap_fifo|        eMsgHashStrm|       pointer|
|eMsgHashStrm_full_n                |   in|    1|     ap_fifo|        eMsgHashStrm|       pointer|
|eMsgHashStrm_write                 |  out|    1|     ap_fifo|        eMsgHashStrm|       pointer|
|eMsgHashStrm_num_data_valid        |   in|    3|     ap_fifo|        eMsgHashStrm|       pointer|
|eMsgHashStrm_fifo_cap              |   in|    3|     ap_fifo|        eMsgHashStrm|       pointer|
+-----------------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.00>
ST_1 : Operation 3 [2/2] (0.00ns)   --->   "%call_ln997 = call void @sha256_top<32, 256>, i32 %mergeKipadStrm, i64 %mergeKipadLenStrm, i1 %eMergeKipadLenStrm, i256 %msgHashStrm, i1 %eMsgHashStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:997->test.cpp:61]   --->   Operation 3 'call' 'call_ln997' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 4 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMergeKipadLenStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 4 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 5 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i64 %mergeKipadLenStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 5 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 6 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %mergeKipadStrm, i64 666, i64 8, i64 18446744073709551615"   --->   Operation 6 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %msgHashStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i1 %eMsgHashStrm, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMergeKipadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %mergeKipadLenStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mergeKipadStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %msgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %eMsgHashStrm, void @empty_11, i32 0, i32 0, void @empty_13, i32 0, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13, i32 4294967295, i32 0, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/2] (0.00ns)   --->   "%call_ln997 = call void @sha256_top<32, 256>, i32 %mergeKipadStrm, i64 %mergeKipadLenStrm, i1 %eMergeKipadLenStrm, i256 %msgHashStrm, i1 %eMsgHashStrm" [/home/yxh/fpga-amd2025/security/L1/include/xf_security/sha224_256.hpp:997->test.cpp:61]   --->   Operation 14 'call' 'call_ln997' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%ret_ln62 = ret" [test.cpp:62]   --->   Operation 15 'ret' 'ret_ln62' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mergeKipadStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ mergeKipadLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eMergeKipadLenStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ msgHashStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ eMsgHashStrm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specmemcore_ln0   (specmemcore  ) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
specinterface_ln0 (specinterface) [ 000]
call_ln997        (call         ) [ 000]
ret_ln62          (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mergeKipadStrm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipadStrm"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="mergeKipadLenStrm">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mergeKipadLenStrm"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="eMergeKipadLenStrm">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eMergeKipadLenStrm"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="msgHashStrm">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msgHashStrm"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="eMsgHashStrm">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="eMsgHashStrm"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sha256_top<32, 256>"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_11"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1004" name="grp_sha256_top_32_256_s_fu_32">
<pin_list>
<pin id="33" dir="0" index="0" bw="0" slack="0"/>
<pin id="34" dir="0" index="1" bw="32" slack="0"/>
<pin id="35" dir="0" index="2" bw="64" slack="0"/>
<pin id="36" dir="0" index="3" bw="1" slack="0"/>
<pin id="37" dir="0" index="4" bw="256" slack="0"/>
<pin id="38" dir="0" index="5" bw="1" slack="0"/>
<pin id="39" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln997/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="40"><net_src comp="10" pin="0"/><net_sink comp="32" pin=0"/></net>

<net id="41"><net_src comp="0" pin="0"/><net_sink comp="32" pin=1"/></net>

<net id="42"><net_src comp="2" pin="0"/><net_sink comp="32" pin=2"/></net>

<net id="43"><net_src comp="4" pin="0"/><net_sink comp="32" pin=3"/></net>

<net id="44"><net_src comp="6" pin="0"/><net_sink comp="32" pin=4"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="32" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: msgHashStrm | {1 2 }
	Port: eMsgHashStrm | {1 2 }
 - Input state : 
	Port: hash : mergeKipadStrm | {1 2 }
	Port: hash : mergeKipadLenStrm | {1 2 }
	Port: hash : eMergeKipadLenStrm | {1 2 }
	Port: hash : msgHashStrm | {}
	Port: hash : eMsgHashStrm | {}
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  Delay  |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|   call   | grp_sha256_top_32_256_s_fu_32 | 20.8826 |   6861  |   2533  |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               | 20.8826 |   6861  |   2533  |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |   20   |  6861  |  2533  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |
+-----------+--------+--------+--------+
|   Total   |   20   |  6861  |  2533  |
+-----------+--------+--------+--------+
