#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Wed May 10 10:26:24 2023
# Process ID: 122377
# Current directory: /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/synth_1
# Command line: vivado -log regfile.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source regfile.tcl
# Log file: /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/synth_1/regfile.vds
# Journal file: /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/synth_1/vivado.jou
# Running On: multipro-r1p2, OS: Linux, CPU Frequency: 3000.000 MHz, CPU Physical cores: 8, Host memory: 33234 MB
#-----------------------------------------------------------
source regfile.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.srcs/utils_1/imports/synth_1/regfile.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.srcs/utils_1/imports/synth_1/regfile.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top regfile -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Designutils 20-4072] Reference run did not run incremental synthesis because the design is too small; reverting to default synthesis
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 122404
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2953.039 ; gain = 0.000 ; free physical = 16201 ; free virtual = 36708
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'regfile' [/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/src/regfile.vhd:26]
WARNING: [Synth 8-614] signal 'reset_n' is read in the process but is not in the sensitivity list [/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/src/regfile.vhd:33]
WARNING: [Synth 8-614] signal 'w_select' is read in the process but is not in the sensitivity list [/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/src/regfile.vhd:33]
WARNING: [Synth 8-614] signal 'w_enable' is read in the process but is not in the sensitivity list [/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/src/regfile.vhd:33]
INFO: [Synth 8-256] done synthesizing module 'regfile' (1#1) [/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/src/regfile.vhd:26]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2953.039 ; gain = 0.000 ; free physical = 16019 ; free virtual = 36527
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2953.039 ; gain = 0.000 ; free physical = 16879 ; free virtual = 37387
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16879 ; free virtual = 37387
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16908 ; free virtual = 37415
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 32    
+---Muxes : 
	   2 Input    1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16631 ; free virtual = 37142
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16633 ; free virtual = 37141
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37139
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT1  |     1|
|2     |LUT5  |    64|
|3     |LUT6  |   543|
|4     |MUXF7 |   256|
|5     |FDCE  |   992|
+------+------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1856|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16627 ; free virtual = 37138
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 4 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.988 ; gain = 7.949 ; free physical = 16629 ; free virtual = 37140
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2960.996 ; gain = 7.949 ; free physical = 16629 ; free virtual = 37140
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2960.996 ; gain = 0.000 ; free physical = 16729 ; free virtual = 37237
INFO: [Netlist 29-17] Analyzing 256 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'regfile' is not ideal for floorplanning, since the cellview 'regfile' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2960.996 ; gain = 0.000 ; free physical = 16629 ; free virtual = 37136
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 562dc155
INFO: [Common 17-83] Releasing license: Synthesis
17 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:41 . Memory (MB): peak = 2960.996 ; gain = 8.012 ; free physical = 16707 ; free virtual = 37215
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint '/home/rzlin/ko92vuzu/cpu_vhdl/ex2_register_file/ex2_register_file/ex2_register_file.runs/synth_1/regfile.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3211.828 ; gain = 250.832 ; free physical = 16304 ; free virtual = 36817
INFO: [runtcl-4] Executing : report_utilization -file regfile_utilization_synth.rpt -pb regfile_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May 10 10:27:26 2023...
