NDSummary.OnToolTipsLoaded("SystemVerilogClass:inData",{11:"<div class=\"NDToolTip TClass LSystemVerilog\"><div class=\"NDClassPrototype\" id=\"NDClassPrototype11\"><div class=\"CPEntry TClass Current\"><div class=\"CPName\">inData<span class=\"TemplateSignature\"> #(parameter ADDR_WIDTH = <span class=\"SHNumber\">10</span>, parameter DATA_WIDTH = <span class=\"SHNumber\">32</span>)</span></div></div></div><div class=\"TTSummary\">DUT input data class.</div></div>",13:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype13\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">module tb_RAM ()</div></div><div class=\"TTSummary\">Test Bench for an Instruction Memory of 32KB</div></div>",19:"<div class=\"NDToolTip TModule LSystemVerilog\"><div id=\"NDPrototype19\" class=\"NDPrototype\"><div class=\"PSection PPlainSection\">module tb_ROM ()</div></div><div class=\"TTSummary\">Test Bench for an Instruction Memory of 32KB</div></div>",15:"<div class=\"NDToolTip TTaskAutomatic LSystemVerilog\"><div class=\"TTSummary\">Reads an Ideal ROM, acting as golden Model</div></div>",16:"<div class=\"NDToolTip TTaskAutomatic LSystemVerilog\"><div class=\"TTSummary\">Reads an Ideal ROM, acting as golden Model</div></div>",21:"<div class=\"NDToolTip TTaskAutomatic LSystemVerilog\"><div id=\"NDPrototype21\" class=\"NDPrototype WideForm\"><div class=\"PSection PParameterSection CStyle\"><table><tr><td class=\"PBeforeParameters\">task automatic readIdealROM (</td><td class=\"PParametersParentCell\"><table class=\"PParameters\"><tr><td class=\"PModifierQualifier first\"><span class=\"SHKeyword\">ref</span> reg [($</td><td class=\"PType\">clog2(MEM_DEPTH)<span class=\"SHNumber\">-1</span>):<span class=\"SHNumber\">0</span>]&nbsp;</td><td class=\"PName last\">addr</td></tr></table></td><td class=\"PAfterParameters\">)</td></tr></table></div></div><div class=\"TTSummary\">Reads an Ideal ROM, acting as golden Model</div></div>"});