// Seed: 696490595
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_3 = (1'd0);
endmodule
module module_1 (
    output logic id_0,
    input  tri1  id_1
);
  always id_0 <= 1;
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_2 (
    input  wor  id_0,
    input  tri1 id_1,
    output wire id_2,
    input  wor  id_3,
    input  wand id_4,
    output wire id_5
);
  wire id_7;
  module_0(
      id_7, id_7, id_7, id_7
  );
endmodule
