<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Strict//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-strict.dtd">
<html>
<head>
<title>Patent US5504440 - High speed programmable logic architecture - Google Patents</title>
<script>(function(){var a=function(e){this.t={};this.tick=function(e,i,d){d=void 0!=d?d:(new Date).getTime();this.t[e]=[d,i]};this.tick("start",null,e)},b=new a;window.jstiming={Timer:a,load:b};if(window.performance&&window.performance.timing){var c=window.performance.timing,f=window.jstiming.load,g=c.navigationStart,h=c.responseStart;0<g&&h>=g&&(f.tick("_wtsrt",void 0,g),f.tick("wtsrt_","_wtsrt",h),f.tick("tbsd_","wtsrt_"))}
try{var j=null;window.chrome&&window.chrome.csi&&(j=Math.floor(window.chrome.csi().pageT),f&&0<g&&(f.tick("_tbnd",void 0,window.chrome.csi().startE),f.tick("tbnd_","_tbnd",g)));null==j&&window.gtbExternal&&(j=window.gtbExternal.pageT());null==j&&window.external&&(j=window.external.pageT,f&&0<g&&(f.tick("_tbnd",void 0,window.external.startE),f.tick("tbnd_","_tbnd",g)));j&&(window.jstiming.pt=j)}catch(k){};})();
</script><link rel="stylesheet" href="/patents/css/_173f3eb08751494e5351928575aaa593/kl_patents_bundle.css" type="text/css">
<script type="text/javascript" src="/books/atb_173f3eb08751494e5351928575aaa593.js"></script><script type="text/javascript">_OC_addMsgs({21697:"View sample", 20198:"Web", 22224:"Sample eBook", 19688:"%1$s More", 18955:"Private bookshelf", 18138:"Back Cover", 21936:"eReader", 22144:"Added to {$count} shelves", 22084:"Good for:", 18871:"Less", 18802:"PDF", 18870:"More", 22087:"Read the first chapter - FREE!", 21825:"Tablet / iPad", 22233:"You have not made this book available for reading offline.", 21808:"Help with devices \x26 formats", 22192:"This book is not available offline.", 18764:"Purchased", 21713:"Delete forever", 26364:"Flowing text", 18464:"Add to my library", 21833:"This eBook, like all Google eBooks, is formatted to be readable on tablet devices like Android tablets and the iPad.", 19696:"Discuss this patent on Stack Exchange", 18295:"Download", 22103:"Cancelled - price change", 18278:"Limited preview", 19097:"Some pages are omitted from this book preview.", 22254:"Buy and read instantly wherever you go with books on Google Play", 18519:"Embed", 22105:"Cancelled - publisher cancellation", 18279:"Snippet view", 18497:"Write review", 22036:"Pre-ordered", 18898:"EPUB", 18277:"Full view", 19697:"Discuss this application on Stack Exchange", 18632:"Paste link in \x3cb\x3eemail\x3c/b\x3e or \x3cb\x3eIM\x3c/b\x3e", 21832:"This eBook, like all Google eBooks, is formatted to be readable on the web.", 21919:"Make available offline", 22011:"Pre-order eBook - %1$s", 22143:"Added to {$shelf}", 22001:"eBook - FREE", 18163:"Page %1$s", 22223:"Sample print book", 22170:"The format of this book is currently unknown. We will update this when we receive the information from the publisher.", 26365:"Pages %1$s to %2$s are not shown in this preview.", 22226:"Read the book for FREE", 21846:"This eBook does not include scanned pages, which retain the format of a printed book. Instead, the text can be  adjusted and it flows to fit any screen.", 22161:"Help with pre-orders", 22160:"Available on: %1$s", 18299:"%1$d pages", 22002:"eBook - %1$s", 19690:"Find prior art", 18242:"Loading...", 18140:"Contents", 22000:"preview it", 21841:"This eBook may be hard to read on smartphones like Android and iPhone / iPod touch.", 21843:"This eBook includes flowing text, so you can adjust the font size and style to read comfortably on any device.", 19144:"No preview", 21861:"Scroll right", 21837:"This eBook is good for smartphones like Android and iPhone / iPod touch.", 18768:"Selection text", 22249:"Learn more about books on Google Play", 22080:"Cancelled", 18516:"Share this clip", 18287:"more \x26raquo;", 22089:"read eReader instructions", 18523:"Image", 21663:"Scanned pages", 26380:"Page %1$s is not part of this book preview.", 18385:"Download PDF", 22104:"Cancelled - problem with eBook", 21840:"This Google eBook does not include flowing text, so you cannot adjust the font on an eReader.", 18137:"Front Cover", 21909:"This book is not available for reading offline.", 18244:"Learn more", 18631:"This is a preview. The total pages displayed will be limited.", 18042:"Buy this book", 18108:"You have either reached a page that is unavailable for viewing or reached your viewing limit for this book.", 18130:"Page", 18005:"Search in this patent", 22085:"Features:", 22234:"This book has not completely downloaded for reading offline.", 22221:"There was an error downloading this volume.", 19713:"View PDF", 18370:"%1$d reviews", 21844:"This book does not include flowing text, so you cannot adjust the font. Instead, you see images of pages, with a fixed layout. This is good for larger screens,  but not always ideal for eReaders and smartphones.", 19251:"Preview", 22102:"Cancelled - by customer request", 21918:"Remove from My eBooks", 21769:"Could not contact server. Please check your Internet connection.", 21809:"Web", 21827:"Smartphone", 18954:"Public bookshelf", 19694:"Discuss this patent", 21835:"This Google eBook includes flowing text, so you can adjust the font to read comfortably on an eReader.", 21862:"Scroll left", 19695:"Discuss this application", 19111:"\x3ca href\x3d\x22%1$s\x22 class\x3d\x22%2$s\x22\x3eView order\x3c/a\x3e", 21672:"Sample", 19154:"Read now", 21845:"This eBook includes scanned pages, so pages appear as they would in a printed book.", 21838:"This Google eBook includes flowing text  so you can adjust the font to read comfortably on the small screen of a smartphone.", 19689:"Less", 19113:"Credit card declined:", 18891:"Translate", 22206:"Gift Received", 22222:"Sorry, the publisher limits downloads of this book to {$number} devices or computers, and you have reached this limit. Please remove this book from other readers, wait a few minutes, and try again.", 21994:"Available on: \x3cb\x3e%1$s\x3c/b\x3e", 18849:"No preview available for this page."});</script><script type="text/javascript">function googleTranslateElementInit() {new google.translate.TranslateElement({pageLanguage: 'en',gaTrack: true,gaId: "UA-27188110-1"});}</script><script type="text/javascript" src="//translate.google.com/translate_a/element.js?cb=googleTranslateElementInit"></script><link rel="canonical" href="http://www.google.com/patents/US5504440">
<meta property="og:url" content="http://www.google.com/patents/US5504440">
<meta name="title" content="Patent US5504440 - High speed programmable logic architecture">
<meta name="description" content="Architecture for a programmable logic device is described which can operate at substantially faster clock rates than present programmable logic devices. Instead of employing passive circuit elements to interconnect the programmable logic elements and the input and output data buses, controllable active driver circuits are employed. These circuits eliminate essentially all of the resistance present in prior art passive connections.">
<meta property="og:title" content="Patent US5504440 - High speed programmable logic architecture">
<meta property="og:type" content="book">
<meta property="og:site_name" content="Google Books">
<meta property="og:image" content="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<link rel="image_src" href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1">
<script>if (window['_OC_timingAction']) {window['_OC_timingAction']('patents_refpage');}</script><style>#gbar,#guser{font-size:13px;padding-top:1px !important;}#gbar{height:22px}#guser{padding-bottom:7px !important;text-align:right}.gbh,.gbd{border-top:1px solid #c9d7f1;font-size:1px}.gbh{height:0;position:absolute;top:24px;width:100%}@media all{.gb1{height:22;margin-right:.5em;vertical-align:top}#gbar{float:left}}a.gb1,a.gb4{text-decoration:underline !important}a.gb1,a.gb4{color:#00c !important}.gbi .gb4{color:#dd8e27 !important}.gbf .gb4{color:#900 !important}
#gbar { padding:.3em .6em !important;}</style>
</head>
<body topmargin="3" marginheight="3">
<div id="gbar"><nobr><a class="gb1" href="http://www.google.com/search?hl=en&amp;sa=N&amp;tab=tw">Search</a> <a class="gb1" href="http://www.google.com/search?hl=en&amp;tbm=isch&amp;source=og&amp;sa=N&amp;tab=ti">Images</a> <a class="gb1" href="http://maps.google.com/maps?hl=en&amp;sa=N&amp;tab=tl">Maps</a> <a class="gb1" href="https://play.google.com/?hl=en&amp;tab=t8">Play</a> <a class="gb1" href="http://www.youtube.com/results?sa=N&amp;tab=t1">YouTube</a> <a class="gb1" href="http://news.google.com/nwshp?hl=en&amp;tab=tn">News</a> <a class="gb1" href="https://mail.google.com/mail/?tab=tm">Gmail</a> <a class="gb1" href="https://drive.google.com/?tab=to">Drive</a> <a class="gb1" style="text-decoration:none" href="http://www.google.com/intl/en/options/"><u>More</u> &raquo;</a></nobr></div>
<div id="guser" width="100%"><nobr><span id="gbn" class="gbi"></span><span id="gbf" class="gbf"></span><span id="gbe"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1" class="gb4">Advanced Patent Search</a> | </span><a href="http://www.google.com/history/optout?hl=en" class="gb4">Web History</a> | <a target="_top" id="gb_70" href="https://www.google.com/accounts/Login?service=&amp;continue=http://www.google.com/patents%3Fhl%3Den&amp;hl=en" class="gb4">Sign in</a></nobr></div>
<div class="gbh" style="left:0"></div>
<div class="gbh" style="right:0"></div>
<div id="guser"><nobr></nobr></div>
<div style="clear:both;"></div>
<div id="gb-top-search-box" class="gb-top-search-box-small gb-reset"><table><tr>
<td class="logo"><a href="http://www.google.com/patents?ie=ISO-8859-1" class="logo-link"><img class="logo-img" src="/intl/en/images/logos/google_logo_41.png" alt="Go to Google Books Home" height="41"></a></td>
<td><form action="http://www.google.com/search" name="f" id="vheadf" method="get">
<span id="hf"></span><input type="hidden" name="tbm" value="pts"><input type="hidden" name="tbo" value="1"><input type="hidden" name="hl" value="en"><table><tr>
<td><div class="inputs"><table><tr>
<td><div class="text-input">
<input type="text" name="q" id="vheadq" class="text" maxlength="2048" size="31" value="" title="Search Patents" accesskey="s" autocomplete="off"><script>window._OC_autoDir &&window._OC_autoDir('vheadq', 'tia-vheadq');</script>
</div></td>
<td><div class="submit-input"><input name="btnG" class="submit" type="submit" value=""></div></td>
</tr></table></div></td>
<td class="col-ext-links"><div class="ext-links"><a href="http://www.google.com/advanced_patent_search?ie=ISO-8859-1"><nobr>Advanced Patent Search</nobr></a></div></td>
</tr></table>
</form></td>
</tr></table></div>
<div class="kd-appbar">
<h2 class="kd-appname"><a href="/patents">Patents</a></h2>
<div class="kd-buttonbar left" id="left-toolbar-buttons">
<a id="appbar-write-review-link" href=""></a><a id="appbar-view-print-sample-link" href=""></a><a id="appbar-view-ebook-sample-link" href=""></a><a id="appbar-patents-prior-art-finder-link" href="https://www.google.com/patents/related/US5504440"></a><a id="appbar-patents-discuss-this-link" href="http://www.google.com/url?id=VsggAAAAEBAJ&amp;q=http://patents.stackexchange.com/redirect/google-patents%3Fpatent%3DUS5504440&amp;usg=AFQjCNFnyq5X1R2p7JJex2cMboJgq6px6w" data-is-grant="true"></a><a id="appbar-read-patent-link" href="//docs.google.com/a/google.com/viewer?url=www.google.com/patents/US5504440.pdf"></a><a id="appbar-download-pdf-link" href="/patents/US5504440.pdf"></a>
</div>
<div class="kd-buttonbar right" id="right-toolbar-buttons"></div>
</div>
<div id="books-microdata" itemscope="" itemtype="http://schema.org/Book" itemid="http://www.google.com/patents/US5504440" style="display:none">
<span itemprop="description">Architecture for a programmable logic device is described which can operate at substantially faster clock rates than present programmable logic devices. Instead of employing passive circuit elements to interconnect the programmable logic elements and the input and output data buses, controllable active...</span><span itemprop="url">http://www.google.com/patents/US5504440?utm_source=gb-gplus-share</span><span class="main-title" itemprop="name">Patent US5504440 - High speed programmable logic architecture</span><img itemprop="image" src="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;printsec=frontcover&amp;img=1&amp;zoom=1" alt="Patent US5504440 - High speed programmable logic architecture" title="Patent US5504440 - High speed programmable logic architecture">
</div>
<table id="viewport_table" cellpadding="0" style="clear:both" cellspacing="0"><tr>
<td id="menu_td" class="menu_td"><div id="menu_container"><div class="menu" id="menu">
<div class="menu_content" style="margin-bottom:6px">
<div id="volume-info-sidebar">
<span class="gb-survey-link"></span><h1 class="gb-volume-title" dir="ltr">High speed programmable logic architecture</h1>&nbsp;<span class="addmd">Paul T. Sasaki</span>
</div>
<table style="margin-bottom:4px"><tr class="sidebarnav">
<td class="sidebarcover"><a href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;printsec=abstract&amp;zoom=4&amp;ie=ISO-8859-1"><img src="http://bks7.books.google.com/patents?id=VsggAAAAEBAJ&amp;printsec=abstract&amp;img=1&amp;zoom=1&amp;sig=ACfU3U36Q1X5k3Pp2XL-TqzfALWGTIRJRQ" alt="Abstract" title="Abstract" width="102" border="1" id="summary-frontcover"></a></td>
<td class="sidebarlinks">
<span class="nolink">&rsaquo;&nbsp;Overview</span><br><a href="/patents/US5504440?printsec=abstract&amp;ie=ISO-8859-1">Abstract</a><br><a href="/patents/US5504440?printsec=drawing&amp;ie=ISO-8859-1">Drawings</a><br><a href="/patents/US5504440?printsec=description&amp;ie=ISO-8859-1">Description</a><br><a href="/patents/US5504440?printsec=claims&amp;ie=ISO-8859-1">Claims</a><br><span id="gb-atb-patents-plusone-container"></span>
</td>
</tr></table>
</div>
<div style="clear:both"></div>
<div style="margin-left:10px"><form action="/patents" id="search_form" style="margin:0px;padding:0px;" method="get"> <input type="hidden" name="ie" value="ISO-8859-1"><input type="hidden" name="id" value="VsggAAAAEBAJ"><table cellpadding="0" cellspacing="0" class="swv-table"><tr>
<td width="100%" class="swv-td-search"><span><input id="search_form_input" type="text" maxlength="1024" class="text_flat swv-input-search" name="q" value="" title="Go" accesskey="i"></span></td>
<td class="swv-td-space">&nbsp;&nbsp;</td>
<td><input type="submit" value="Go"></td>
</tr></table>
<script type="text/javascript">if (window['_OC_autoDir']) {_OC_autoDir('search_form_input');}</script>
</form></div>
<div id="menu_scroll"><div id="metadata_content" class="menu_content"><div id="metadata_v"><div class="patent_bibdata"><p><b>Patent number</b>: 5504440<br><b>Filing date</b>: Jan 27, 1994<br><b>Issue date</b>: Apr 2, 1996<br></p></div></div></div></div>
</div></div></td>
<td id="viewport_td">
<div class="vertical_module_list_row"><div id="overview" class="about_content"><div id="overview_v"><table id="summarytable" cellpadding="0" cellspacing="0" border="0" width="100%"><tr><td valign="top">
<p class="patent_abstract_text">Architecture for a programmable logic device is described which can operate at substantially faster clock rates than present programmable logic devices. Instead of employing passive circuit elements to interconnect the programmable logic elements and the input and output data buses, controllable active driver circuits are employed. These circuits eliminate essentially all of the resistance present in prior art passive connections.</p>
<div class="patent_bibdata">
<b>Inventor</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=ininventor:%22Paul+T.+Sasaki%22">Paul T. Sasaki</a><br><b>Original Assignee</b>:&nbsp;<a href="http://www.google.com/search?tbo=p&amp;tbm=pts&amp;hl=en&amp;q=inassignee:%22Dyna+Logic+Corporation%22">Dyna Logic Corporation</a><br><b>Primary Examiner</b>:&nbsp;Jon Santamauro<br><b>Current U.S. Classification</b>:&nbsp;<a href="http://www.google.com/url?id=VsggAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S039000">326/39</a>; <a href="http://www.google.com/url?id=VsggAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S017000">326/17</a>; <a href="http://www.google.com/url?id=VsggAAAAEBAJ&amp;q=http://www.uspto.gov/web/patents/classification/uspc326/defs326.htm&amp;usg=AFQjCNE8ZB7UmdNtWdEIngPgiu4E9on1kg#C326S041000">326/41</a><br><b>International Classification</b>:&nbsp;H03K 19177<br><br><a href="http://www.google.com/url?id=VsggAAAAEBAJ&amp;q=http://patft.uspto.gov/netacgi/nph-Parser%3FSect2%3DPTO1%26Sect2%3DHITOFF%26p%3D1%26u%3D/netahtml/PTO/search-bool.html%26r%3D1%26f%3DG%26l%3D50%26d%3DPALL%26RefSrch%3Dyes%26Query%3DPN/5504440&amp;usg=AFQjCNFweA0y56rGhpm8mHlpPo4_KXBqRw">View patent at USPTO</a><br><a href="http://www.google.com/url?id=VsggAAAAEBAJ&amp;q=http://assignments.uspto.gov/assignments/q%3Fdb%3Dpat%26pat%3D5504440&amp;usg=AFQjCNGmzPkD7hmKcbDsk2zlpmxn5J1jbg">Search USPTO Assignment Database</a><br>
</div>
</td></tr></table></div></div></div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_citations_anchor"></a>Citations</h3>
<div id="patent_citations" class="about_content"><div id="patent_citations_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Cited Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4706216?ie=ISO-8859-1">US4706216</a></td>
<td valign="top" nowrap>Feb 27, 1985</td>
<td valign="top" nowrap>Nov 10, 1987</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable logic element</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4758745?ie=ISO-8859-1">US4758745</a></td>
<td valign="top" nowrap>Sep 19, 1986</td>
<td valign="top" nowrap>Jul 19, 1988</td>
<td valign="top">Actel Corporation</td>
<td class="rel_patent_title" valign="top">User programmable integrated circuit interconnect architecture and test method</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4855619?ie=ISO-8859-1">US4855619</a></td>
<td valign="top" nowrap>Nov 17, 1987</td>
<td valign="top" nowrap>Aug 8, 1989</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Buffered routing element for a user programmable logic device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US4987319?ie=ISO-8859-1">US4987319</a></td>
<td valign="top" nowrap>Sep 6, 1989</td>
<td valign="top" nowrap>Jan 22, 1991</td>
<td valign="top">Kawasaki Steel Corporation</td>
<td class="rel_patent_title" valign="top">Programmable input/output circuit and programmable logic device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5017813?ie=ISO-8859-1">US5017813</a></td>
<td valign="top" nowrap>May 11, 1990</td>
<td valign="top" nowrap>May 21, 1991</td>
<td valign="top">Actel Corporation</td>
<td class="rel_patent_title" valign="top">Input/output module with latches</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5144166?ie=ISO-8859-1">US5144166</a></td>
<td valign="top" nowrap>Nov 2, 1990</td>
<td valign="top" nowrap>Sep 1, 1992</td>
<td valign="top">Concurrent Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable logic cell and array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5208491?ie=ISO-8859-1">US5208491</a></td>
<td valign="top" nowrap>Jan 7, 1992</td>
<td valign="top" nowrap>May 4, 1993</td>
<td valign="top">Washington Research Foundation</td>
<td class="rel_patent_title" valign="top">Field programmable gate array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5256918?ie=ISO-8859-1">US5256918</a></td>
<td valign="top" nowrap>Feb 21, 1992</td>
<td valign="top" nowrap>Oct 26, 1993</td>
<td valign="top">Kabushiki Kaisha Toshiba</td>
<td class="rel_patent_title" valign="top">Programmable logic circuit</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5260881?ie=ISO-8859-1">US5260881</a></td>
<td valign="top" nowrap>Nov 27, 1989</td>
<td valign="top" nowrap>Nov 9, 1993</td>
<td valign="top">Advanced Micro Devices, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable gate array with improved configurable logic block</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5327023?ie=ISO-8859-1">US5327023</a></td>
<td valign="top" nowrap>Mar 26, 1992</td>
<td valign="top" nowrap>Jul 5, 1994</td>
<td valign="top">Kawasaki Steel Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5369314?ie=ISO-8859-1">US5369314</a></td>
<td valign="top" nowrap>Feb 22, 1994</td>
<td valign="top" nowrap>Nov 29, 1994</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic device with redundant circuitry</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/USRE34363?ie=ISO-8859-1">USRE34363</a></td>
<td valign="top" nowrap>Jun 24, 1991</td>
<td valign="top" nowrap>Aug 31, 1993</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable electrical circuit having configurable logic elements and configurable interconnects</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_referenced_by_anchor"></a>Referenced by</h3>
<div id="patent_referenced_by" class="about_content"><div id="patent_referenced_by_v"><table class="rel_patent" style="border-spacing:10px 0" cellpadding="4">
<tr>
<td class="rel_patent_header"><b>Citing Patent</b></td>
<td class="rel_patent_header"><b>Filing date</b></td>
<td class="rel_patent_header"><b>Issue date</b></td>
<td class="rel_patent_header"><b>Original Assignee</b></td>
<td class="rel_patent_header rel_patent_title"><b>Title</b></td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5594363?ie=ISO-8859-1">US5594363</a></td>
<td valign="top" nowrap>Apr 7, 1995</td>
<td valign="top" nowrap>Jan 14, 1997</td>
<td valign="top">Zycad Corporation</td>
<td class="rel_patent_title" valign="top">Logic cell and routing architecture in a field programmable gate array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5600264?ie=ISO-8859-1">US5600264</a></td>
<td valign="top" nowrap>Oct 16, 1995</td>
<td valign="top" nowrap>Feb 4, 1997</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Programmable single buffered six pass transistor configuration</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5654649?ie=ISO-8859-1">US5654649</a></td>
<td valign="top" nowrap>Jul 12, 1995</td>
<td valign="top" nowrap>Aug 5, 1997</td>
<td valign="top">QuickLogic Corporation</td>
<td class="rel_patent_title" valign="top">Programmable application specific integrated circuit employing antifuses and methods therefor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5682106?ie=ISO-8859-1">US5682106</a></td>
<td valign="top" nowrap>Sep 18, 1996</td>
<td valign="top" nowrap>Oct 28, 1997</td>
<td valign="top">QuickLogic Corporation</td>
<td class="rel_patent_title" valign="top">Logic module for field programmable gate array</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5742179?ie=ISO-8859-1">US5742179</a></td>
<td valign="top" nowrap>Dec 29, 1995</td>
<td valign="top" nowrap>Apr 21, 1998</td>
<td valign="top">Dyna Logic Corporation</td>
<td class="rel_patent_title" valign="top">High speed programmable logic architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5751162?ie=ISO-8859-1">US5751162</a></td>
<td valign="top" nowrap>Jun 7, 1996</td>
<td valign="top" nowrap>May 12, 1998</td>
<td valign="top">Texas Instruments Incorporated</td>
<td class="rel_patent_title" valign="top">Field programmable gate array logic module configurable as combinational or sequential circuits                                                    </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5773994?ie=ISO-8859-1">US5773994</a></td>
<td valign="top" nowrap>Dec 15, 1995</td>
<td valign="top" nowrap>Jun 30, 1998</td>
<td valign="top">Cypress Semiconductor Corp.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for implementing an internal tri-state bus within a programmable logic circuit                                                </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5808479?ie=ISO-8859-1">US5808479</a></td>
<td valign="top" nowrap>Jan 16, 1997</td>
<td valign="top" nowrap>Sep 15, 1998</td>
<td valign="top">Dyna Logic Corporation</td>
<td class="rel_patent_title" valign="top">High speed programmable logic architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5847580?ie=ISO-8859-1">US5847580</a></td>
<td valign="top" nowrap>Oct 10, 1996</td>
<td valign="top" nowrap>Dec 8, 1998</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">High speed bidirectional bus with multiplexers</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5889411?ie=ISO-8859-1">US5889411</a></td>
<td valign="top" nowrap>Mar 14, 1997</td>
<td valign="top" nowrap>Mar 30, 1999</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA having logic element carry chains capable of generating wide XOR functions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5892684?ie=ISO-8859-1">US5892684</a></td>
<td valign="top" nowrap>Jul 14, 1997</td>
<td valign="top" nowrap>Apr 6, 1999</td>
<td valign="top">QuickLogic Corporation</td>
<td class="rel_patent_title" valign="top">Programmable application specific integrated circuit employing antifuses and methods therefor</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5894228?ie=ISO-8859-1">US5894228</a></td>
<td valign="top" nowrap>Jan 10, 1996</td>
<td valign="top" nowrap>Apr 13, 1999</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Tristate structures for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5907248?ie=ISO-8859-1">US5907248</a></td>
<td valign="top" nowrap>Feb 9, 1998</td>
<td valign="top" nowrap>May 25, 1999</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA interconnect structure with high-speed high fanout capability</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5920202?ie=ISO-8859-1">US5920202</a></td>
<td valign="top" nowrap>Apr 4, 1997</td>
<td valign="top" nowrap>Jul 6, 1999</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable logic element with ability to evaluate five and six input functions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5933023?ie=ISO-8859-1">US5933023</a></td>
<td valign="top" nowrap>Sep 3, 1996</td>
<td valign="top" nowrap>Aug 3, 1999</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA architecture having RAM blocks with programmable word length and width and dedicated address and data lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5936424?ie=ISO-8859-1">US5936424</a></td>
<td valign="top" nowrap>Oct 14, 1997</td>
<td valign="top" nowrap>Aug 10, 1999</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">High speed bus with tree structure for selecting bus driver</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5942913?ie=ISO-8859-1">US5942913</a></td>
<td valign="top" nowrap>Mar 20, 1997</td>
<td valign="top" nowrap>Aug 24, 1999</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA repeatable interconnect structure with bidirectional and unidirectional interconnect lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5963050?ie=ISO-8859-1">US5963050</a></td>
<td valign="top" nowrap>Mar 24, 1997</td>
<td valign="top" nowrap>Oct 5, 1999</td>
<td valign="top">XILINX, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable logic element with fast feedback paths</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US5986465?ie=ISO-8859-1">US5986465</a></td>
<td valign="top" nowrap>Apr 8, 1997</td>
<td valign="top" nowrap>Nov 16, 1999</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic integrated circuit architecture incorporating a global shareable expander</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6002268?ie=ISO-8859-1">US6002268</a></td>
<td valign="top" nowrap>Nov 26, 1997</td>
<td valign="top" nowrap>Dec 14, 1999</td>
<td valign="top">DynaChip Corporation</td>
<td class="rel_patent_title" valign="top">FPGA with conductors segmented by active repeaters</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6025736?ie=ISO-8859-1">US6025736</a></td>
<td valign="top" nowrap>Jun 4, 1997</td>
<td valign="top" nowrap>Feb 15, 2000</td>
<td valign="top">Dynalogic</td>
<td class="rel_patent_title" valign="top">Fast reprogrammable logic with active links between cells</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6034540?ie=ISO-8859-1">US6034540</a></td>
<td valign="top" nowrap>Apr 8, 1997</td>
<td valign="top" nowrap>Mar 7, 2000</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic integrated circuit architecture incorporating a lonely register</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6051992?ie=ISO-8859-1">US6051992</a></td>
<td valign="top" nowrap>Apr 1, 1999</td>
<td valign="top" nowrap>Apr 18, 2000</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable logic element with ability to evaluate five and six input functions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6107827?ie=ISO-8859-1">US6107827</a></td>
<td valign="top" nowrap>May 13, 1999</td>
<td valign="top" nowrap>Aug 22, 2000</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA CLE with two independent carry chains</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6124731?ie=ISO-8859-1">US6124731</a></td>
<td valign="top" nowrap>Jan 10, 2000</td>
<td valign="top" nowrap>Sep 26, 2000</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Configurable logic element with ability to evaluate wide logic functions</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6130550?ie=ISO-8859-1">US6130550</a></td>
<td valign="top" nowrap>Nov 25, 1997</td>
<td valign="top" nowrap>Oct 10, 2000</td>
<td valign="top">DynaLogic</td>
<td class="rel_patent_title" valign="top">Scaleable padframe interface circuit for FPGA yielding improved routability and faster chip layout</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6160420?ie=ISO-8859-1">US6160420</a></td>
<td valign="top" nowrap>Nov 12, 1996</td>
<td valign="top" nowrap>Dec 12, 2000</td>
<td valign="top">Actel Corporation</td>
<td class="rel_patent_title" valign="top">Programmable interconnect architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6169418?ie=ISO-8859-1">US6169418</a></td>
<td valign="top" nowrap>Jun 24, 1998</td>
<td valign="top" nowrap>Jan 2, 2001</td>
<td valign="top">S3 Incorporated</td>
<td class="rel_patent_title" valign="top">Efficient routing from multiple sources to embedded DRAM and other large circuit blocks                                                            </td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6184711?ie=ISO-8859-1">US6184711</a></td>
<td valign="top" nowrap>May 28, 1998</td>
<td valign="top" nowrap>Feb 6, 2001</td>
<td valign="top">LSI Logic Corporation</td>
<td class="rel_patent_title" valign="top">Low impact signal buffering in integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6191611?ie=ISO-8859-1">US6191611</a></td>
<td valign="top" nowrap>Sep 25, 1998</td>
<td valign="top" nowrap>Feb 20, 2001</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Driver circuitry for programmable logic devices with hierarchical interconnection resources</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6201410?ie=ISO-8859-1">US6201410</a></td>
<td valign="top" nowrap>Aug 13, 1999</td>
<td valign="top" nowrap>Mar 13, 2001</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Wide logic gate implemented in an FPGA configurable logic element</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6204686?ie=ISO-8859-1">US6204686</a></td>
<td valign="top" nowrap>Dec 16, 1998</td>
<td valign="top" nowrap>Mar 20, 2001</td>
<td valign="top">Vantis Corporation</td>
<td class="rel_patent_title" valign="top">Methods for configuring FPGA's having variable grain blocks and shared logic for providing symmetric routing of result output to differently-directed and tristateable interconnect resources</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6204689?ie=ISO-8859-1">US6204689</a></td>
<td valign="top" nowrap>May 27, 1999</td>
<td valign="top" nowrap>Mar 20, 2001</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Input/output interconnect circuit for FPGAs</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6204690?ie=ISO-8859-1">US6204690</a></td>
<td valign="top" nowrap>May 18, 2000</td>
<td valign="top" nowrap>Mar 20, 2001</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA architecture with offset interconnect lines</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6218856?ie=ISO-8859-1">US6218856</a></td>
<td valign="top" nowrap>Oct 11, 1996</td>
<td valign="top" nowrap>Apr 17, 2001</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">High speed programmable logic architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6239613?ie=ISO-8859-1">US6239613</a></td>
<td valign="top" nowrap>Oct 9, 1998</td>
<td valign="top" nowrap>May 29, 2001</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Tristate structures for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6246259?ie=ISO-8859-1">US6246259</a></td>
<td valign="top" nowrap>May 5, 1998</td>
<td valign="top" nowrap>Jun 12, 2001</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">High-speed programmable logic architecture having active CMOS device drivers</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6246260?ie=ISO-8859-1">US6246260</a></td>
<td valign="top" nowrap>Aug 10, 1999</td>
<td valign="top" nowrap>Jun 12, 2001</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic integrated circuit architecture incorporating a global shareable expander</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6275065?ie=ISO-8859-1">US6275065</a></td>
<td valign="top" nowrap>Jan 6, 2000</td>
<td valign="top" nowrap>Aug 14, 2001</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Programmable logic integrated circuit architecture incorporating a lonely register</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6292022?ie=ISO-8859-1">US6292022</a></td>
<td valign="top" nowrap>Jan 11, 2001</td>
<td valign="top" nowrap>Sep 18, 2001</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Interconnect structure for a programmable logic device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6323678?ie=ISO-8859-1">US6323678</a></td>
<td valign="top" nowrap>Aug 14, 1997</td>
<td valign="top" nowrap>Nov 27, 2001</td>
<td valign="top">Fujitsu Limited</td>
<td class="rel_patent_title" valign="top">Integrated circuit device with programmable junctions and method of designing such integrated circuit device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6448808?ie=ISO-8859-1">US6448808</a></td>
<td valign="top" nowrap>Aug 15, 2001</td>
<td valign="top" nowrap>Sep 10, 2002</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Interconnect structure for a programmable logic device</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6480025?ie=ISO-8859-1">US6480025</a></td>
<td valign="top" nowrap>Jan 8, 2001</td>
<td valign="top" nowrap>Nov 12, 2002</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Driver circuitry for programmable logic devices with hierarchical interconnection resources</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6590419?ie=ISO-8859-1">US6590419</a></td>
<td valign="top" nowrap>Oct 12, 1999</td>
<td valign="top" nowrap>Jul 8, 2003</td>
<td valign="top">Altera Toronto Co.</td>
<td class="rel_patent_title" valign="top">Heterogeneous interconnection architecture for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6600337?ie=ISO-8859-1">US6600337</a></td>
<td valign="top" nowrap>Apr 26, 2001</td>
<td valign="top" nowrap>Jul 29, 2003</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Line segmentation in programmable logic devices having redundancy circuitry</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6636070?ie=ISO-8859-1">US6636070</a></td>
<td valign="top" nowrap>Aug 15, 2002</td>
<td valign="top" nowrap>Oct 21, 2003</td>
<td valign="top"></td>
<td class="rel_patent_title" valign="top">Driver circuitry for programmable logic devices with hierarchical interconnection resources</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6759871?ie=ISO-8859-1">US6759871</a></td>
<td valign="top" nowrap>Apr 22, 2003</td>
<td valign="top" nowrap>Jul 6, 2004</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Line segmentation in programmable logic devices having redundancy circuitry</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6765409?ie=ISO-8859-1">US6765409</a></td>
<td valign="top" nowrap>Sep 9, 2002</td>
<td valign="top" nowrap>Jul 20, 2004</td>
<td valign="top">Extensil Corporation</td>
<td class="rel_patent_title" valign="top">Very low power, high performance universal connector for reconfigurable macro cell arrays</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6828824?ie=ISO-8859-1">US6828824</a></td>
<td valign="top" nowrap>May 30, 2003</td>
<td valign="top" nowrap>Dec 7, 2004</td>
<td valign="top">Altera Toronto Co.</td>
<td class="rel_patent_title" valign="top">Heterogeneous interconnection architecture for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6882177?ie=ISO-8859-1">US6882177</a></td>
<td valign="top" nowrap>Apr 10, 2001</td>
<td valign="top" nowrap>Apr 19, 2005</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Tristate structures for programmable logic devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6930510?ie=ISO-8859-1">US6930510</a></td>
<td valign="top" nowrap>Mar 3, 2003</td>
<td valign="top" nowrap>Aug 16, 2005</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA architecture with mixed interconnect resources optimized for fast and low-power routing and methods of utilizing the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6960934?ie=ISO-8859-1">US6960934</a></td>
<td valign="top" nowrap>Sep 15, 2004</td>
<td valign="top" nowrap>Nov 1, 2005</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA architecture with mixed interconnect resources optimized for fast and low-power routing and methods of utilizing the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US6975138?ie=ISO-8859-1">US6975138</a></td>
<td valign="top" nowrap>Mar 25, 2004</td>
<td valign="top" nowrap>Dec 13, 2005</td>
<td valign="top">Advantage Logic, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for universal program controlled bus architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7111213?ie=ISO-8859-1">US7111213</a></td>
<td valign="top" nowrap>Dec 10, 2002</td>
<td valign="top" nowrap>Sep 19, 2006</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Failure isolation and repair techniques for integrated circuits</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7138828?ie=ISO-8859-1">US7138828</a></td>
<td valign="top" nowrap>Sep 15, 2004</td>
<td valign="top" nowrap>Nov 21, 2006</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">FPGA architecture with mixed interconnect resources optimized for fast and low-power routing and methods of utilizing the same</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7243312?ie=ISO-8859-1">US7243312</a></td>
<td valign="top" nowrap>Oct 24, 2003</td>
<td valign="top" nowrap>Jul 10, 2007</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Method and apparatus for power optimization during an integrated circuit design process</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7317332?ie=ISO-8859-1">US7317332</a></td>
<td valign="top" nowrap>Nov 7, 2005</td>
<td valign="top" nowrap>Jan 8, 2008</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Interconnection and input/output resources for programmable logic integrated circuit devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7382156?ie=ISO-8859-1">US7382156</a></td>
<td valign="top" nowrap>Sep 1, 2005</td>
<td valign="top" nowrap>Jun 3, 2008</td>
<td valign="top">Actel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for universal program controlled bus architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7389485?ie=ISO-8859-1">US7389485</a></td>
<td valign="top" nowrap>Mar 28, 2006</td>
<td valign="top" nowrap>Jun 17, 2008</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Methods of routing low-power designs in programmable logic devices having heterogeneous routing architectures</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7492188?ie=ISO-8859-1">US7492188</a></td>
<td valign="top" nowrap>Jul 30, 2007</td>
<td valign="top" nowrap>Feb 17, 2009</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Interconnection and input/output resources for programmable logic integrated circuit devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7830173?ie=ISO-8859-1">US7830173</a></td>
<td valign="top" nowrap>Mar 10, 2009</td>
<td valign="top" nowrap>Nov 9, 2010</td>
<td valign="top">Actel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for universal program controlled bus architecture</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7839167?ie=ISO-8859-1">US7839167</a></td>
<td valign="top" nowrap>Jan 20, 2009</td>
<td valign="top" nowrap>Nov 23, 2010</td>
<td valign="top">Altera Corporation</td>
<td class="rel_patent_title" valign="top">Interconnection and input/output resources for programmable logic integrated circuit devices</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7893712?ie=ISO-8859-1">US7893712</a></td>
<td valign="top" nowrap>Sep 10, 2009</td>
<td valign="top" nowrap>Feb 22, 2011</td>
<td valign="top">Xilinx, Inc.</td>
<td class="rel_patent_title" valign="top">Integrated circuit with a selectable interconnect circuit for low power or high performance operation</td>
</tr>
<tr>
<td valign="top" nowrap><a href="/patents/US7915918?ie=ISO-8859-1">US7915918</a></td>
<td valign="top" nowrap>Oct 29, 2010</td>
<td valign="top" nowrap>Mar 29, 2011</td>
<td valign="top">Actel Corporation</td>
<td class="rel_patent_title" valign="top">Method and apparatus for universal program controlled bus architecture</td>
</tr>
</table></div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="patent_claims_anchor"></a>Claims</h3>
<div id="patent_claims" class="about_content"><div id="patent_claims_v">
<p>1. A routing structure for a programmable logic circuit, the logic circuit including logic cells in which logic functions are performed, the routing structure comprising:</p>
<p></p>
<dl>
<dd style="margin-left:1em;">a set of input lines for supplying signals to be processed by the logic cells, the input lines extending generally in a first direction;</dd>
<dd style="margin-left:1em;">a set of output lines for receiving signals which have been processed by the logic cells, the output lines extending generally in a second direction not parallel to the first direction to cause the input and output lines to cross in junction regions;</dd>
<dd style="margin-left:1em;">wherein each of the junction regions includes a plurality of controllable active driver circuits individual ones of which are connected between selected ones of the set of output lines and selected ones of the set of input lines to enable signals present on the output lines to be placed on desired ones of the set of input lines, the controllable active driver circuits having outputs nodes directly driving the input lines to which the controllable active driver circuit output nodes are connected; and</dd>
<dd style="margin-left:1em;">wherein each of the controllable active driver circuits comprises a buffer circuit capable of being placed in at least an active state in which the controllable active driver circuit replicates a signal supplied to it and a passive state in which the controllable active driver circuit presents a high impedance between its input and output.</dd>
</dl>
<p>2. A routing structure for a programmable logic circuit as in claim 1 wherein the controllable active driver circuits enable each output line in the set of output lines to be connected to desired ones in the set of input lines.</p>
<p>3. A routing structure for a programmable logic circuit as in claim 2 further comprising an additional controllable active driver circuit coupled between the output line and the controllable active driver circuits for amplifying signals on the output line before supplying them to the controllable active driver circuits.</p>
<p>4. A routing structure for a programmable logic circuit as in claim 1 wherein the programmable logic circuit is embodied on an integrated circuit.</p>
<p>5. A routing structure for a programmable logic circuit as in claim 4 wherein the set of input lines for supplying signals to the logic cells extend in a serpentine manner on the integrated circuit to be disposed in proximity to the logic cells.</p>
<p>6. A routing structure for a programmable logic circuit as in claim 4 wherein the set of output lines for receiving signals from the logic cells extend in a serpentine manner on the integrated circuit to be disposed in proximity to the logic cells.</p>
<p>7. A routing structure for a programmable logic circuit as in claim 1 wherein each of the buffer circuits comprises a programmable three state circuit which performs one of three operations in response to a control signal and an input signal supplied thereto.</p>
<p>8. A routing structure for a programmable logic circuit as in claim 7 wherein the three operations comprise: providing a logical one, providing a logical zero, and providing a high impedance.</p>
</div></div>
</div>
<div class="vertical_module_list_row">
<h3 class="about_title">
<a name="selected_pages_anchor"></a>Drawings</h3>
<div id="selected_pages" class="about_content"><div id="selected_pages_v">
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks7.books.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA2&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1E_rayLUn5-mtsxdqMv748kY5EbA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA2&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks7.books.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA3&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2eXTUtEt4O2M0f9GZ6FJ7UIFGVgQ" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA3&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks7.books.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA4&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2XHKYBNJkeQtweU9BPvtAUEfwMgA" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA4&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks7.books.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA5&amp;img=1&amp;zoom=1&amp;sig=ACfU3U2pukykQofQ5jxS4471uqlDJFlA7Q" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA5&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div class="selectedpagesthumbnail">
<a href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4"><img src="http://bks7.books.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA6&amp;img=1&amp;zoom=1&amp;sig=ACfU3U1PJUvJnx25jR1_sKGGU6isBn9dGw" alt="Drawings" title="Drawings" height="160" border="1"></a><br><a class="primary" href="http://www.google.com/patents?id=VsggAAAAEBAJ&amp;pg=PA6&amp;ie=ISO-8859-1&amp;source=gbs_selected_pages&amp;cad=4">Drawings</a>
</div>
<div style="clear:both;"></div>
</div></div>
</div>
</td>
</tr></table>
<script type="text/javascript">_OC_addFlags({LockSrc:"/books/javascript/lock_173f3eb08751494e5351928575aaa593.js", IsWebstoreDisplayCaseEnabled:1, IsObfuscationEnabled:1, IsBrowsingHistoryEnabled:1, IsGeoLayerEnabled:1, IsCopyMenuItemEnabled:1, IsGiftingEnabled:0, IsOfflineBubbleEnabled:1, IsReaderEnabledForPlayRequests:1, IsFutureOnSaleVolumesEnabled:1, IsBooksUnifiedLeftNavEnabled:1, IsZipitFolderCollectionEnabled:1, IsEndOfSampleRecommendationsEnabled:0, IsRatingsOnBookcardsEnabled:1, IsEmbeddedMediaEnabled:1, IsImageModeAnnotationsEnabled:1, IsMyLibraryGooglePlusEnabled:1, IsBookcardListPriceSmall:0, IsInternalUser:0, IsBooksShareButtonEnabled:0, IsPreOrdersEnabled:0, IsDisabledRandomBookshelves:0, WebstoreDisplayCasePosition:3});_OC_addMsgs();_OC_Run({"enable_p13n":false,"add_vol_to_collection_base_url":"http://www.google.com/patents?op=add\u0026ie=ISO-8859-1\u0026sig=ACfU3U0d_To4N6CBjh7Pb-Rvf5uEMwErDw\u0026id=VsggAAAAEBAJ","remove_vol_from_collection_base_url":"http://www.google.com/patents?op=remove\u0026ie=ISO-8859-1\u0026sig=ACfU3U3ZPFDJUJ5YmzcdrxxpEtU3MdP90A\u0026id=VsggAAAAEBAJ","logged_in":false,"p13n_save_user_settings_url":"http://www.google.com/patents?op=edit_user_settings\u0026ie=ISO-8859-1\u0026sig=ACfU3U3CYgVKn1XlpvoSn9wTuVZuN9mJlw","is_cobrand":false,"sign_in_url":"https://www.google.com/accounts/Login?service=\u0026continue=http://www.google.com/patents%3Fhl%3Den\u0026hl=en","is_play_enabled":true}, {"volume_id":"","is_ebook":true,"volumeresult":{"has_flowing_text":false,"has_scanned_text":true,"can_download_pdf":false,"can_download_epub":false,"is_pdf_drm_enabled":false,"is_epub_drm_enabled":false,"download_pdf_url":"http://www.google.com/patents/download/5504440_High_speed_programmable_logic_ar.pdf?id=VsggAAAAEBAJ\u0026ie=ISO-8859-1\u0026output=pdf\u0026sig=ACfU3U2r7ByfkxWAD8j3VE-IDjMDFYu84Q"},"sample_url":"http://www.google.com/patents/reader?id=VsggAAAAEBAJ\u0026ie=ISO-8859-1\u0026printsec=frontcover\u0026output=reader\u0026source=gbs_atb_hover","is_browsable":true,"is_public_domain":true}, {});</script><div id="footer_table" style="font-size:83%;text-align:center;position:relative;top:20px;height:4.5em;margin-top:2em">
<div style="margin-bottom:8px">
<a href="http://www.google.com/"><nobr>Google&nbsp;Home</nobr></a> - <a href="//www.google.com/patents/sitemap/"><nobr>Sitemap</nobr></a> - <a href="http://www.google.com/googlebooks/uspto.html"><nobr>USPTO Bulk Downloads</nobr></a> - <a href="/intl/en/privacy/"><nobr>Privacy Policy</nobr></a> - <a href="/intl/en/policies/terms/"><nobr>Terms of Service</nobr></a> - <a href="//support.google.com/contact/bin/answer.py?hl=en&amp;answer=2539193"><nobr>About Google Patents</nobr></a> - <a href="http://www.google.com/tools/feedback/intl/en/error.html" onclick="try{_OC_startFeedback({productId: '72792',locale: 'en'});return false;}catch(e){}"><nobr>Send Feedback</nobr></a>
</div>
<span>&copy;2012 Google</span>
</div> <script type="text/javascript">var gaJsHost = (("https:" == document.location.protocol) ? "https://ssl." : "http://www.");document.write(unescape("%3Cscript src='" + gaJsHost + "google-analytics.com/ga.js' type='text/javascript'%3E%3C/script%3E"));</script><script type="text/javascript">var pageTracker = _gat._getTracker("UA-27188110-1");pageTracker._setCookiePath("/patents/");pageTracker._trackPageview();</script>
</body>
</html>
