Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1.1 (win64) Build 2960000 Wed Aug  5 22:57:20 MDT 2020
| Date         : Thu Jan  7 09:27:55 2021
| Host         : LAPTOP-J5R9FCMI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (22)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (54)
5. checking no_input_delay (3)
6. checking no_output_delay (28)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (22)
-------------------------
 There are 22 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (54)
-------------------------------------------------
 There are 54 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (28)
--------------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.200        0.000                      0                  532        0.033        0.000                      0                  532        4.500        0.000                       0                   309  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.200        0.000                      0                  532        0.033        0.000                      0                  532        4.500        0.000                       0                   309  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.033ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.200ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/FSM_sequential_cur_fight_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.858ns  (logic 1.630ns (27.824%)  route 4.228ns (72.176%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.559     5.080    key_de/CLK
    SLICE_X56Y56         FDCE                                         r  key_de/key_down_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.518     5.598 f  key_de/key_down_reg[28]/Q
                         net (fo=19, routed)          1.055     6.653    key_de/key_down[28]
    SLICE_X56Y54         LUT6 (Prop_lut6_I1_O)        0.124     6.777 r  key_de/target_p1_pokemon_hp[7]_i_3/O
                         net (fo=7, routed)           0.943     7.720    fdc/target_p2_pokemon_hp_reg[0]_0
    SLICE_X57Y51         LUT5 (Prop_lut5_I3_O)        0.152     7.872 f  fdc/FSM_sequential_cur_fight_state[0]_i_4/O
                         net (fo=1, routed)           0.857     8.729    fdc/FSM_sequential_cur_fight_state[0]_i_4_n_0
    SLICE_X59Y52         LUT5 (Prop_lut5_I2_O)        0.358     9.087 r  fdc/FSM_sequential_cur_fight_state[0]_i_3/O
                         net (fo=1, routed)           0.468     9.555    fdc/state_last/FSM_sequential_cur_fight_state_reg[0]_0
    SLICE_X58Y52         LUT6 (Prop_lut6_I2_O)        0.326     9.881 r  fdc/state_last/FSM_sequential_cur_fight_state[0]_i_2/O
                         net (fo=1, routed)           0.905    10.786    sc/FSM_sequential_cur_fight_state_reg[0]
    SLICE_X56Y52         LUT3 (Prop_lut3_I2_O)        0.152    10.938 r  sc/FSM_sequential_cur_fight_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.938    fdc/D[0]
    SLICE_X56Y52         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.444    14.785    fdc/CLK
    SLICE_X56Y52         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[0]/C
                         clock pessimism              0.271    15.056    
                         clock uncertainty           -0.035    15.021    
    SLICE_X56Y52         FDRE (Setup_fdre_C_D)        0.118    15.139    fdc/FSM_sequential_cur_fight_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -10.938    
  -------------------------------------------------------------------
                         slack                                  4.200    

Slack (MET) :             4.201ns  (required time - arrival time)
  Source:                 fdc/state_last/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.739ns  (logic 1.626ns (28.333%)  route 4.113ns (71.667%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.626     5.147    fdc/state_last/CLK
    SLICE_X63Y54         FDRE                                         r  fdc/state_last/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  fdc/state_last/count_reg[19]/Q
                         net (fo=2, routed)           0.892     6.495    fdc/state_last/count[19]
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  fdc/state_last/count[39]_i_7/O
                         net (fo=1, routed)           0.404     7.023    fdc/state_last/count[39]_i_7_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.147 r  fdc/state_last/count[39]_i_3/O
                         net (fo=2, routed)           0.953     8.100    fdc/state_last/count[39]_i_3_n_0
    SLICE_X64Y54         LUT3 (Prop_lut3_I2_O)        0.150     8.250 f  fdc/state_last/count[39]_i_6/O
                         net (fo=44, routed)          0.719     8.970    fdc/state_last/count[39]_i_6_n_0
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.322     9.292 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.450     9.741    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I2_O)        0.326    10.067 r  fdc/state_last/cur_option_state[2]_i_2/O
                         net (fo=3, routed)           0.695    10.762    fdc/state_last/cur_option_state[2]_i_2_n_0
    SLICE_X54Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.886 r  fdc/state_last/cur_option_state[2]_i_1/O
                         net (fo=1, routed)           0.000    10.886    fdc/state_last_n_4
    SLICE_X54Y53         FDRE                                         r  fdc/cur_option_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.442    14.783    fdc/CLK
    SLICE_X54Y53         FDRE                                         r  fdc/cur_option_state_reg[2]/C
                         clock pessimism              0.258    15.041    
                         clock uncertainty           -0.035    15.006    
    SLICE_X54Y53         FDRE (Setup_fdre_C_D)        0.081    15.087    fdc/cur_option_state_reg[2]
  -------------------------------------------------------------------
                         required time                         15.087    
                         arrival time                         -10.886    
  -------------------------------------------------------------------
                         slack                                  4.201    

Slack (MET) :             4.305ns  (required time - arrival time)
  Source:                 fdc/state_last/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.583ns  (logic 1.626ns (29.122%)  route 3.957ns (70.878%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.626     5.147    fdc/state_last/CLK
    SLICE_X63Y54         FDRE                                         r  fdc/state_last/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  fdc/state_last/count_reg[19]/Q
                         net (fo=2, routed)           0.892     6.495    fdc/state_last/count[19]
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  fdc/state_last/count[39]_i_7/O
                         net (fo=1, routed)           0.404     7.023    fdc/state_last/count[39]_i_7_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.147 r  fdc/state_last/count[39]_i_3/O
                         net (fo=2, routed)           0.953     8.100    fdc/state_last/count[39]_i_3_n_0
    SLICE_X64Y54         LUT3 (Prop_lut3_I2_O)        0.150     8.250 f  fdc/state_last/count[39]_i_6/O
                         net (fo=44, routed)          0.719     8.970    fdc/state_last/count[39]_i_6_n_0
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.322     9.292 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.450     9.741    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I2_O)        0.326    10.067 f  fdc/state_last/cur_option_state[2]_i_2/O
                         net (fo=3, routed)           0.539    10.606    fdc/state_last/cur_option_state[2]_i_2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I2_O)        0.124    10.730 r  fdc/state_last/cur_option_state[0]_i_1/O
                         net (fo=1, routed)           0.000    10.730    fdc/state_last_n_2
    SLICE_X57Y53         FDSE                                         r  fdc/cur_option_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.443    14.784    fdc/CLK
    SLICE_X57Y53         FDSE                                         r  fdc/cur_option_state_reg[0]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y53         FDSE (Setup_fdse_C_D)        0.029    15.036    fdc/cur_option_state_reg[0]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.305    

Slack (MET) :             4.310ns  (required time - arrival time)
  Source:                 fdc/state_last/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/cur_option_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.580ns  (logic 1.626ns (29.138%)  route 3.954ns (70.862%))
  Logic Levels:           6  (LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.147ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.626     5.147    fdc/state_last/CLK
    SLICE_X63Y54         FDRE                                         r  fdc/state_last/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y54         FDRE (Prop_fdre_C_Q)         0.456     5.603 r  fdc/state_last/count_reg[19]/Q
                         net (fo=2, routed)           0.892     6.495    fdc/state_last/count[19]
    SLICE_X63Y55         LUT4 (Prop_lut4_I0_O)        0.124     6.619 r  fdc/state_last/count[39]_i_7/O
                         net (fo=1, routed)           0.404     7.023    fdc/state_last/count[39]_i_7_n_0
    SLICE_X63Y56         LUT6 (Prop_lut6_I4_O)        0.124     7.147 r  fdc/state_last/count[39]_i_3/O
                         net (fo=2, routed)           0.953     8.100    fdc/state_last/count[39]_i_3_n_0
    SLICE_X64Y54         LUT3 (Prop_lut3_I2_O)        0.150     8.250 f  fdc/state_last/count[39]_i_6/O
                         net (fo=44, routed)          0.719     8.970    fdc/state_last/count[39]_i_6_n_0
    SLICE_X59Y54         LUT4 (Prop_lut4_I2_O)        0.322     9.292 r  fdc/state_last/cur_option_state[2]_i_6/O
                         net (fo=1, routed)           0.450     9.741    fdc/state_last/cur_option_state[2]_i_6_n_0
    SLICE_X59Y53         LUT6 (Prop_lut6_I2_O)        0.326    10.067 r  fdc/state_last/cur_option_state[2]_i_2/O
                         net (fo=3, routed)           0.536    10.603    fdc/state_last/cur_option_state[2]_i_2_n_0
    SLICE_X57Y53         LUT6 (Prop_lut6_I0_O)        0.124    10.727 r  fdc/state_last/cur_option_state[1]_i_1/O
                         net (fo=1, routed)           0.000    10.727    fdc/state_last_n_3
    SLICE_X57Y53         FDRE                                         r  fdc/cur_option_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.443    14.784    fdc/CLK
    SLICE_X57Y53         FDRE                                         r  fdc/cur_option_state_reg[1]/C
                         clock pessimism              0.258    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y53         FDRE (Setup_fdre_C_D)        0.031    15.038    fdc/cur_option_state_reg[1]
  -------------------------------------------------------------------
                         required time                         15.038    
                         arrival time                         -10.727    
  -------------------------------------------------------------------
                         slack                                  4.310    

Slack (MET) :             4.585ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[37]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p2_pokemon_cur_hp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.301ns  (logic 1.647ns (31.067%)  route 3.654ns (68.933%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.108ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.148ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.627     5.148    fdc/hpReduceTime/CLK
    SLICE_X65Y51         FDRE                                         r  fdc/hpReduceTime/count_reg[37]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y51         FDRE (Prop_fdre_C_Q)         0.419     5.567 r  fdc/hpReduceTime/count_reg[37]/Q
                         net (fo=3, routed)           0.976     6.543    fdc/hpReduceTime/count[37]
    SLICE_X63Y48         LUT2 (Prop_lut2_I0_O)        0.327     6.870 r  fdc/hpReduceTime/count[39]_i_9__0/O
                         net (fo=1, routed)           0.969     7.839    fdc/hpReduceTime/count[39]_i_9__0_n_0
    SLICE_X62Y46         LUT6 (Prop_lut6_I5_O)        0.326     8.165 r  fdc/hpReduceTime/count[39]_i_3__0/O
                         net (fo=3, routed)           0.449     8.614    fdc/hpReduceTime/count[39]_i_3__0_n_0
    SLICE_X62Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.738 r  fdc/hpReduceTime/count[0]_i_2/O
                         net (fo=6, routed)           0.606     9.345    fdc/hpReduceTime/count[0]_i_2_n_0
    SLICE_X61Y50         LUT4 (Prop_lut4_I0_O)        0.119     9.464 r  fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_2/O
                         net (fo=2, routed)           0.654    10.117    fdc/hpReduceTime/p2_pokemon_cur_hp[1]_i_2_n_0
    SLICE_X61Y49         LUT4 (Prop_lut4_I2_O)        0.332    10.449 r  fdc/hpReduceTime/p2_pokemon_cur_hp[0]_i_1/O
                         net (fo=1, routed)           0.000    10.449    fdc/hpReduceTime_n_7
    SLICE_X61Y49         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.519    14.860    fdc/CLK
    SLICE_X61Y49         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[0]/C
                         clock pessimism              0.180    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X61Y49         FDRE (Setup_fdre_C_D)        0.029    15.034    fdc/p2_pokemon_cur_hp_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -10.449    
  -------------------------------------------------------------------
                         slack                                  4.585    

Slack (MET) :             4.721ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/p1_pokemon_hp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.348ns  (logic 1.250ns (23.375%)  route 4.098ns (76.625%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.559     5.080    key_de/CLK
    SLICE_X56Y56         FDCE                                         r  key_de/key_down_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  key_de/key_down_reg[29]/Q
                         net (fo=20, routed)          1.341     6.938    key_de/key_down[29]
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.152     7.090 r  key_de/FSM_sequential_p1_pokemon_id[2]_i_4/O
                         net (fo=5, routed)           0.865     7.956    key_de/up_Signal
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.332     8.288 r  key_de/p1_pokemon_speed[3]_i_4/O
                         net (fo=1, routed)           0.403     8.691    key_de/p1_pokemon_speed[3]_i_4_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.815 r  key_de/p1_pokemon_speed[3]_i_1/O
                         net (fo=26, routed)          1.489    10.303    key_de/FSM_sequential_p1_pokemon_id_reg[2][1]
    SLICE_X60Y53         LUT3 (Prop_lut3_I1_O)        0.124    10.427 r  key_de/p1_pokemon_hp[2]_i_1/O
                         net (fo=1, routed)           0.000    10.427    cdc/D[1]
    SLICE_X60Y53         FDRE                                         r  cdc/p1_pokemon_hp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.508    14.849    cdc/CLK
    SLICE_X60Y53         FDRE                                         r  cdc/p1_pokemon_hp_reg[2]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.077    15.149    cdc/p1_pokemon_hp_reg[2]
  -------------------------------------------------------------------
                         required time                         15.149    
                         arrival time                         -10.427    
  -------------------------------------------------------------------
                         slack                                  4.721    

Slack (MET) :             4.734ns  (required time - arrival time)
  Source:                 fdc/hpReduceTime/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.130ns  (logic 1.312ns (25.576%)  route 3.818ns (74.424%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    5.159ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.638     5.159    fdc/hpReduceTime/CLK
    SLICE_X65Y44         FDRE                                         r  fdc/hpReduceTime/count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDRE (Prop_fdre_C_Q)         0.456     5.615 f  fdc/hpReduceTime/count_reg[1]/Q
                         net (fo=3, routed)           0.838     6.453    fdc/hpReduceTime/count[1]
    SLICE_X63Y45         LUT4 (Prop_lut4_I1_O)        0.124     6.577 f  fdc/hpReduceTime/count[39]_i_20/O
                         net (fo=1, routed)           0.776     7.353    fdc/hpReduceTime/count[39]_i_20_n_0
    SLICE_X63Y48         LUT5 (Prop_lut5_I4_O)        0.124     7.477 f  fdc/hpReduceTime/count[39]_i_15/O
                         net (fo=2, routed)           0.838     8.316    fdc/hpReduceTime/count[39]_i_15_n_0
    SLICE_X63Y48         LUT6 (Prop_lut6_I3_O)        0.124     8.440 f  fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5/O
                         net (fo=3, routed)           0.958     9.398    fdc/hpReduceTime/p1_pokemon_cur_hp[7]_i_5_n_0
    SLICE_X59Y50         LUT4 (Prop_lut4_I3_O)        0.152     9.550 r  fdc/hpReduceTime/p1_pokemon_cur_hp[1]_i_2/O
                         net (fo=1, routed)           0.407     9.957    fdc/hpReduceTime/p1_pokemon_cur_hp[1]_i_2_n_0
    SLICE_X59Y50         LUT6 (Prop_lut6_I2_O)        0.332    10.289 r  fdc/hpReduceTime/p1_pokemon_cur_hp[1]_i_1/O
                         net (fo=1, routed)           0.000    10.289    fdc/hpReduceTime_n_14
    SLICE_X59Y50         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.509    14.850    fdc/CLK
    SLICE_X59Y50         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[1]/C
                         clock pessimism              0.180    15.030    
                         clock uncertainty           -0.035    14.994    
    SLICE_X59Y50         FDRE (Setup_fdre_C_D)        0.029    15.023    fdc/p1_pokemon_cur_hp_reg[1]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -10.289    
  -------------------------------------------------------------------
                         slack                                  4.734    

Slack (MET) :             4.736ns  (required time - arrival time)
  Source:                 key_de/key_down_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cdc/p1_pokemon_speed_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.374ns  (logic 1.276ns (23.746%)  route 4.098ns (76.254%))
  Logic Levels:           4  (LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.559     5.080    key_de/CLK
    SLICE_X56Y56         FDCE                                         r  key_de/key_down_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y56         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  key_de/key_down_reg[29]/Q
                         net (fo=20, routed)          1.341     6.938    key_de/key_down[29]
    SLICE_X55Y52         LUT2 (Prop_lut2_I1_O)        0.152     7.090 r  key_de/FSM_sequential_p1_pokemon_id[2]_i_4/O
                         net (fo=5, routed)           0.865     7.956    key_de/up_Signal
    SLICE_X55Y53         LUT6 (Prop_lut6_I1_O)        0.332     8.288 r  key_de/p1_pokemon_speed[3]_i_4/O
                         net (fo=1, routed)           0.403     8.691    key_de/p1_pokemon_speed[3]_i_4_n_0
    SLICE_X55Y53         LUT6 (Prop_lut6_I3_O)        0.124     8.815 r  key_de/p1_pokemon_speed[3]_i_1/O
                         net (fo=26, routed)          1.489    10.303    key_de/FSM_sequential_p1_pokemon_id_reg[2][1]
    SLICE_X60Y53         LUT3 (Prop_lut3_I1_O)        0.150    10.453 r  key_de/p1_pokemon_speed[6]_i_1/O
                         net (fo=1, routed)           0.000    10.453    cdc/p1_pokemon_speed_reg[7]_0[4]
    SLICE_X60Y53         FDRE                                         r  cdc/p1_pokemon_speed_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.508    14.849    cdc/CLK
    SLICE_X60Y53         FDRE                                         r  cdc/p1_pokemon_speed_reg[6]/C
                         clock pessimism              0.258    15.107    
                         clock uncertainty           -0.035    15.072    
    SLICE_X60Y53         FDRE (Setup_fdre_C_D)        0.118    15.190    cdc/p1_pokemon_speed_reg[6]
  -------------------------------------------------------------------
                         required time                         15.190    
                         arrival time                         -10.453    
  -------------------------------------------------------------------
                         slack                                  4.736    

Slack (MET) :             4.784ns  (required time - arrival time)
  Source:                 fdc/endingTime/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/counter_ending_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.055ns  (logic 1.021ns (20.198%)  route 4.034ns (79.802%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.793ns = ( 14.793 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.569     5.090    fdc/endingTime/CLK
    SLICE_X50Y39         FDRE                                         r  fdc/endingTime/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.478     5.568 r  fdc/endingTime/count_reg[5]/Q
                         net (fo=2, routed)           1.306     6.874    fdc/endingTime/count[5]
    SLICE_X50Y39         LUT5 (Prop_lut5_I0_O)        0.295     7.169 r  fdc/endingTime/count[39]_i_9__1/O
                         net (fo=1, routed)           0.648     7.817    fdc/endingTime/count[39]_i_9__1_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.941 f  fdc/endingTime/count[39]_i_4__1/O
                         net (fo=43, routed)          0.994     8.936    fdc/endingTime/count[39]_i_4__1_n_0
    SLICE_X53Y47         LUT5 (Prop_lut5_I0_O)        0.124     9.060 r  fdc/endingTime/counter_ending_start_i_1/O
                         net (fo=2, routed)           1.086    10.145    fdc/endingTime_n_1
    SLICE_X51Y43         FDRE                                         r  fdc/counter_ending_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.452    14.793    fdc/CLK
    SLICE_X51Y43         FDRE                                         r  fdc/counter_ending_start_reg/C
                         clock pessimism              0.274    15.067    
                         clock uncertainty           -0.035    15.032    
    SLICE_X51Y43         FDRE (Setup_fdre_C_D)       -0.103    14.929    fdc/counter_ending_start_reg
  -------------------------------------------------------------------
                         required time                         14.929    
                         arrival time                         -10.145    
  -------------------------------------------------------------------
                         slack                                  4.784    

Slack (MET) :             4.806ns  (required time - arrival time)
  Source:                 fdc/endingTime/count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/endingTime/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.609ns  (logic 1.021ns (22.154%)  route 3.588ns (77.846%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.569     5.090    fdc/endingTime/CLK
    SLICE_X50Y39         FDRE                                         r  fdc/endingTime/count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y39         FDRE (Prop_fdre_C_Q)         0.478     5.568 f  fdc/endingTime/count_reg[5]/Q
                         net (fo=2, routed)           1.306     6.874    fdc/endingTime/count[5]
    SLICE_X50Y39         LUT5 (Prop_lut5_I0_O)        0.295     7.169 f  fdc/endingTime/count[39]_i_9__1/O
                         net (fo=1, routed)           0.648     7.817    fdc/endingTime/count[39]_i_9__1_n_0
    SLICE_X50Y44         LUT6 (Prop_lut6_I1_O)        0.124     7.941 r  fdc/endingTime/count[39]_i_4__1/O
                         net (fo=43, routed)          0.508     8.449    fdc/endingTime/count[39]_i_4__1_n_0
    SLICE_X49Y44         LUT3 (Prop_lut3_I2_O)        0.124     8.573 r  fdc/endingTime/count[39]_i_1__1/O
                         net (fo=40, routed)          1.126     9.699    fdc/endingTime/count[39]_i_1__1_n_0
    SLICE_X50Y38         FDRE                                         r  fdc/endingTime/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         1.449    14.790    fdc/endingTime/CLK
    SLICE_X50Y38         FDRE                                         r  fdc/endingTime/count_reg[0]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X50Y38         FDRE (Setup_fdre_C_R)       -0.524    14.505    fdc/endingTime/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.699    
  -------------------------------------------------------------------
                         slack                                  4.806    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.033ns  (arrival time - required time)
  Source:                 cdc/p1_pokemon_hp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/p1_pokemon_cur_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.809%)  route 0.187ns (47.191%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    cdc/CLK
    SLICE_X60Y52         FDRE                                         r  cdc/p1_pokemon_hp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y52         FDRE (Prop_fdre_C_Q)         0.164     1.640 r  cdc/p1_pokemon_hp_reg[3]/Q
                         net (fo=1, routed)           0.187     1.827    fdc/hpReduceTime/p1_pokemon_cur_hp_reg[7]_2[2]
    SLICE_X59Y49         LUT6 (Prop_lut6_I5_O)        0.045     1.872 r  fdc/hpReduceTime/p1_pokemon_cur_hp[3]_i_1/O
                         net (fo=1, routed)           0.000     1.872    fdc/hpReduceTime_n_12
    SLICE_X59Y49         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.865     1.992    fdc/CLK
    SLICE_X59Y49         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X59Y49         FDRE (Hold_fdre_C_D)         0.091     1.839    fdc/p1_pokemon_cur_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.033    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 fdc/p1_pokemon_cur_hp_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/target_p1_pokemon_hp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.249ns (55.352%)  route 0.201ns (44.648%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.595     1.478    fdc/CLK
    SLICE_X59Y49         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fdc/p1_pokemon_cur_hp_reg[3]/Q
                         net (fo=9, routed)           0.201     1.820    fdc/p1_pokemon_cur_hp_reg[7]_0[3]
    SLICE_X58Y50         LUT3 (Prop_lut3_I2_O)        0.045     1.865 r  fdc/target_p1_pokemon_hp[3]_i_4/O
                         net (fo=1, routed)           0.000     1.865    fdc/target_p1_pokemon_hp[3]_i_4_n_0
    SLICE_X58Y50         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.928 r  fdc/target_p1_pokemon_hp_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    fdc/target_p1_pokemon_hp0_in[3]
    SLICE_X58Y50         FDRE                                         r  fdc/target_p1_pokemon_hp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    fdc/CLK
    SLICE_X58Y50         FDRE                                         r  fdc/target_p1_pokemon_hp_reg[3]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X58Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    fdc/target_p1_pokemon_hp_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/target_p2_pokemon_hp_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.251ns (48.238%)  route 0.269ns (51.762%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    fdc/CLK
    SLICE_X61Y50         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  fdc/p2_pokemon_cur_hp_reg[6]/Q
                         net (fo=8, routed)           0.269     1.887    fdc/lights_OBUF[10]
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.932 r  fdc/target_p2_pokemon_hp[7]_i_5/O
                         net (fo=1, routed)           0.000     1.932    fdc/target_p2_pokemon_hp[7]_i_5_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     1.997 r  fdc/target_p2_pokemon_hp_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    fdc/target_p2_pokemon_hp[6]
    SLICE_X60Y49         FDRE                                         r  fdc/target_p2_pokemon_hp_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.865     1.992    fdc/CLK
    SLICE_X60Y49         FDRE                                         r  fdc/target_p2_pokemon_hp_reg[6]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134     1.882    fdc/target_p2_pokemon_hp_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 fdc/p1_pokemon_cur_hp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/target_p1_pokemon_hp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.501ns  (logic 0.256ns (51.113%)  route 0.245ns (48.887%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.595     1.478    fdc/CLK
    SLICE_X58Y49         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fdc/p1_pokemon_cur_hp_reg[4]/Q
                         net (fo=9, routed)           0.245     1.864    fdc/p1_pokemon_cur_hp_reg[7]_0[4]
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  fdc/target_p1_pokemon_hp[7]_i_10/O
                         net (fo=1, routed)           0.000     1.909    fdc/target_p1_pokemon_hp[7]_i_10_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.979 r  fdc/target_p1_pokemon_hp_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.000     1.979    fdc/target_p1_pokemon_hp0_in[4]
    SLICE_X58Y51         FDRE                                         r  fdc/target_p1_pokemon_hp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    fdc/CLK
    SLICE_X58Y51         FDRE                                         r  fdc/target_p1_pokemon_hp_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    fdc/target_p1_pokemon_hp_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 fdc/p2_pokemon_cur_hp_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/target_p2_pokemon_hp_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.556ns  (logic 0.287ns (51.587%)  route 0.269ns (48.413%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    fdc/CLK
    SLICE_X61Y50         FDRE                                         r  fdc/p2_pokemon_cur_hp_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y50         FDRE (Prop_fdre_C_Q)         0.141     1.617 f  fdc/p2_pokemon_cur_hp_reg[6]/Q
                         net (fo=8, routed)           0.269     1.887    fdc/lights_OBUF[10]
    SLICE_X60Y49         LUT1 (Prop_lut1_I0_O)        0.045     1.932 r  fdc/target_p2_pokemon_hp[7]_i_5/O
                         net (fo=1, routed)           0.000     1.932    fdc/target_p2_pokemon_hp[7]_i_5_n_0
    SLICE_X60Y49         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.101     2.033 r  fdc/target_p2_pokemon_hp_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.033    fdc/target_p2_pokemon_hp[7]
    SLICE_X60Y49         FDRE                                         r  fdc/target_p2_pokemon_hp_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.865     1.992    fdc/CLK
    SLICE_X60Y49         FDRE                                         r  fdc/target_p2_pokemon_hp_reg[7]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y49         FDRE (Hold_fdre_C_D)         0.134     1.882    fdc/target_p2_pokemon_hp_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X53Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[6]/Q
                         net (fo=3, routed)           0.109     1.696    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[6]
    SLICE_X52Y60         LUT6 (Prop_lut6_I5_O)        0.045     1.741 r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.741    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X52Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.832     1.960    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X52Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X52Y60         FDCE (Hold_fdce_C_D)         0.120     1.578    key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.741    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.186ns (62.765%)  route 0.110ns (37.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.110     1.697    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.742 r  key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1/O
                         net (fo=1, routed)           0.000     1.742    key_de/inst/inst/Ps2Interface_i/data_count[2]_i_1_n_0
    SLICE_X50Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.832     1.960    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[2]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.120     1.578    key_de/inst/inst/Ps2Interface_i/data_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.742    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 fdc/p1_pokemon_cur_hp_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/target_p1_pokemon_hp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.292ns (54.391%)  route 0.245ns (45.609%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.595     1.478    fdc/CLK
    SLICE_X58Y49         FDRE                                         r  fdc/p1_pokemon_cur_hp_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  fdc/p1_pokemon_cur_hp_reg[4]/Q
                         net (fo=9, routed)           0.245     1.864    fdc/p1_pokemon_cur_hp_reg[7]_0[4]
    SLICE_X58Y51         LUT3 (Prop_lut3_I2_O)        0.045     1.909 r  fdc/target_p1_pokemon_hp[7]_i_10/O
                         net (fo=1, routed)           0.000     1.909    fdc/target_p1_pokemon_hp[7]_i_10_n_0
    SLICE_X58Y51         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     2.015 r  fdc/target_p1_pokemon_hp_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.000     2.015    fdc/target_p1_pokemon_hp0_in[5]
    SLICE_X58Y51         FDRE                                         r  fdc/target_p1_pokemon_hp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.863     1.990    fdc/CLK
    SLICE_X58Y51         FDRE                                         r  fdc/target_p1_pokemon_hp_reg[5]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X58Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    fdc/target_p1_pokemon_hp_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.929%)  route 0.114ns (38.071%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.562     1.445    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X51Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y60         FDCE (Prop_fdce_C_Q)         0.141     1.586 r  key_de/inst/inst/Ps2Interface_i/data_count_reg[0]/Q
                         net (fo=5, routed)           0.114     1.701    key_de/inst/inst/Ps2Interface_i/data_count[0]
    SLICE_X50Y60         LUT6 (Prop_lut6_I2_O)        0.045     1.746 r  key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1/O
                         net (fo=1, routed)           0.000     1.746    key_de/inst/inst/Ps2Interface_i/data_count[3]_i_1_n_0
    SLICE_X50Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.832     1.960    key_de/inst/inst/Ps2Interface_i/clk
    SLICE_X50Y60         FDCE                                         r  key_de/inst/inst/Ps2Interface_i/data_count_reg[3]/C
                         clock pessimism             -0.502     1.458    
    SLICE_X50Y60         FDCE (Hold_fdce_C_D)         0.121     1.579    key_de/inst/inst/Ps2Interface_i/data_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.746    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 fdc/FSM_sequential_cur_fight_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            fdc/counter_hpReducing_start_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.189ns (32.907%)  route 0.385ns (67.093%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.593     1.476    fdc/CLK
    SLICE_X58Y52         FDRE                                         r  fdc/FSM_sequential_cur_fight_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y52         FDRE (Prop_fdre_C_Q)         0.141     1.617 r  fdc/FSM_sequential_cur_fight_state_reg[2]/Q
                         net (fo=34, routed)          0.385     2.003    fdc/cur_fight_state[2]
    SLICE_X60Y47         LUT3 (Prop_lut3_I2_O)        0.048     2.051 r  fdc/counter_hpReducing_start_i_1/O
                         net (fo=1, routed)           0.000     2.051    fdc/next_counter_hpReducing_start
    SLICE_X60Y47         FDRE                                         r  fdc/counter_hpReducing_start_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=308, routed)         0.865     1.992    fdc/CLK
    SLICE_X60Y47         FDRE                                         r  fdc/counter_hpReducing_start_reg/C
                         clock pessimism             -0.244     1.748    
    SLICE_X60Y47         FDRE (Hold_fdre_C_D)         0.133     1.881    fdc/counter_hpReducing_start_reg
  -------------------------------------------------------------------
                         required time                         -1.881    
                         arrival time                           2.051    
  -------------------------------------------------------------------
                         slack                                  0.169    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y52   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y51   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   cdc/p1_pokemon_hp_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y53   cdc/p1_pokemon_hp_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y52   cdc/p1_pokemon_hp_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y51   cdc/p1_pokemon_hp_reg[4]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y53   fdc/cur_option_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y53   fdc/cur_option_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   cdc/FSM_sequential_p1_pokemon_id_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y51   cdc/FSM_sequential_p1_pokemon_id_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   fdc/FSM_sequential_cur_fight_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y40   fdc/counter_ending_start_reg_lopt_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   fdc/state_last/count_reg[34]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   fdc/state_last/count_reg[37]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   fdc/state_last/count_reg[38]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y59   fdc/state_last/count_reg[39]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y52   cdc/FSM_sequential_p1_pokemon_id_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y53   cdc/p1_pokemon_hp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y48   fdc/p1_pokemon_cur_hp_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   fdc/p1_pokemon_cur_hp_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   fdc/p1_pokemon_cur_hp_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y49   fdc/p1_pokemon_cur_hp_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y49   fdc/p1_pokemon_cur_hp_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y49   fdc/p2_pokemon_cur_hp_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X50Y59   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[13]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X52Y60   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X53Y59   key_de/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C



