<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>My Resume</title>
</head>
<body>
    <h1>Gozie E. Okwelume</h1>
    <img src="./image/1892.jpg" alt="Gozie Okwelume" height="300"/>
    <h2>Professional Summary</h2>
    <p>Analog Validation Engineer with deep expertise in high-speed I/O and 
       post-silicon validation for advanced computing platforms, including AI hardware.
       Proven success in validating interconnects like MDFI and UCIe, optimizing 
       signal integrity, and automating test flows to support scalable, high-performance AI systems.
       Strong background in data-driven debugging, cross-functional collaboration, and mentoring.</p>
    
    <h2>Education</h2>
    <ul>
        <li>
            The Ohio State University, Columbus, Ohio Jun. 2012<br/>
            M.Sc., Electrical and Computer Engineering<br/>
        </li>
        <li>
            Blekinge Institute of Technology, Karlskrona, Sweden Oct. 2007<br/>
            M.S., Electrical Engineering<br/>
        </li>
        <li>
            Federal University of Technology, Owerri, Nigeria Apr. 2003<br/>
            B.Eng., Electrical and Electronics Engineeringbr/>
        </li>
    </ul>

    <h2>Experience</h2>
    <h3>Intel Corporation Santa Clara, California</h3>
    <ul>
        <li>
            <h4>Senior Analog Validation Engineer 2019 – present</h4>
            <ul>
                <li>
                    Spearheaded boot-up, debugging, and validation of High-Speed IO (HSIO), Modular Die Fabric
                    Input/Output (MDFI), and Universal Chiplet Interconnect Express (UCIe) on Xeon products.
                </li>
                <li>
                    Designed and implemented MDFI and UCIe validation strategies and test plans tailored to customer use
                    cases.
                </li>
                <li>
                    Led IO debugging and experimental analysis driven by data insights.
                </li>
                <li>
                    Compiled and presented executive reports on project progress and status.
                </li>
                <li>
                    Mentored and trained junior engineers, recent graduates, and interns, fostering their professional
                    development.
                </li>
            </ul>
        </li>
        <li>
            <h4>Analog Validation Engineer 2015 – 2019</h4>
            <ul>
                <li>
                    Led Electrical Validation Quality Team for High-Speed I/O across multiple products, guiding validation and
                    design engineers in effective debugging.
                </li>
                <li>
                    Created comprehensive electrical test plans and ensured reliable data collection and analysis across
                    manufacturing process, voltage, and temperature variations.
                </li>
                <li>
                    Collaborated with cross-site teams to define test case scenarios, address high-risk issues, and conduct
                    customer issue resolution and failure analysis.
                </li>
                <li>
                    Developed Python scripts to automate validation and facilitate data collection, post-processing, and
                    analysis.
                </li>
                <li>
                    Provided PCB design guidelines and requirements to design engineers and assisted in PCB debugging.
                </li>
                <li>
                    Utilized high-end instrument including, Oscilloscopes, BERT, VNA and TDR in validating, debugging and characterizing HSIO, PCB channels and traces.
                </li>
                <li>
                    Mentored intern students in hardware post-silicon validation techniques.
                </li>
            </ul>
        </li>
        <li>
            <h4>Systems and Electrical Validation Engineer 2012 – 2015</h4>
            <ul>
                <li>
                    Validated USB, PCIe, and SATA I/O across variations in process, voltage, and temperature.
                </li>
                <li>
                    Analyzed jitter impact on high-speed I/O, measuring and decomposing jitter components to aid design
                    engineers in optimizing circuit blocks.kpc
                </li>
                <li>
                    Conducted pre-compliance certification testing for USB, PCIe, and SATA interfaces.
                </li>
                <li>
                    Characterized high-speed I/O analog performance to develop specifications and methodologies.
                </li>
                <li>
                    Investigated the effects of power integrity and supply noise on PCIe and QPI jitter specifications through
                    experimental work.
                </li>
                <li>
                    Utilized advanced oscilloscopes, signal analyzers, and BERT for jitter measurement, analysis, and SERDES
                    characterization.
                </li>
                <li>
                    Executed Bit Error Rate bathtub analysis, Q-scale fitting, and stressed eye measurements for
                    comprehensive jitter measurement, analysis, and decomposition.
                </li>
            </ul>
        </li>
    </ul>

    <h2>Skills</h2>
    <ul>
        <li>Microsfor Azure AI Fundamentals</li>
        <li>Develop AI Solutions in Azure</li>
    </ul>
    <h3><a href="./public/contact.html">Contact Me</a></h3>
    <h3><a href="./public/hobbies.html">Hobbies</a></h3>
    <footer>
        <p>© 2025 Gozie E. Okwelume. All rights reserved.</p>
    </footer>
</body>
</html>