Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2.2 (lin64) Build 4126759 Thu Feb  8 23:52:05 MST 2024
| Date         : Sun Jun  2 23:54:16 2024
| Host         : BSERVER05 running 64-bit Linux Mint 21.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file register_file_timing_summary_routed.rpt -pb register_file_timing_summary_routed.pb -rpx register_file_timing_summary_routed.rpx -warn_on_violation
| Design       : register_file
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                     Violations  
---------  --------  ------------------------------  ----------  
TIMING-18  Warning   Missing input or output delay   40          
TIMING-20  Warning   Non-clocked latch               42          
LATCH-1    Advisory  Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (84)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (42)
5. checking no_input_delay (36)
6. checking no_output_delay (50)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (84)
-------------------------
 There are 21 register/latch pins with no clock driven by root clock pin: read1[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: read1[1] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: read2[0] (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: read2[1] (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (42)
-------------------------------------------------
 There are 42 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (36)
-------------------------------
 There are 36 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (50)
--------------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     80.509        0.000                      0                    8        0.225        0.000                      0                    8       41.160        0.000                       0                    51  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        80.509        0.000                      0                    8        0.225        0.000                      0                    8       41.160        0.000                       0                    51  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       80.509ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.225ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             80.509ns  (required time - arrival time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.789ns  (logic 0.940ns (33.707%)  route 1.849ns (66.293%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 88.163 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.587 f  running_reg/Q
                         net (fo=8, routed)           1.180     6.767    running_OBUF
    SLICE_X1Y73          LUT2 (Prop_lut2_I0_O)        0.152     6.919 r  IP_reg[1]_i_2/O
                         net (fo=1, routed)           0.669     7.587    IP_reg[1]_i_2_n_0
    SLICE_X1Y73          LUT6 (Prop_lut6_I4_O)        0.332     7.919 r  IP_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     7.919    IP_reg[1]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486    88.163    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/C
                         clock pessimism              0.271    88.435    
                         clock uncertainty           -0.035    88.399    
    SLICE_X1Y73          FDRE (Setup_fdre_C_D)        0.029    88.428    IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -7.919    
  -------------------------------------------------------------------
                         slack                                 80.509    

Slack (MET) :             80.738ns  (required time - arrival time)
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.569ns  (logic 0.704ns (27.403%)  route 1.865ns (72.597%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 88.166 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[2]/Q
                         net (fo=8, routed)           1.044     6.627    IP_OBUF[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     6.751 r  running_i_3/O
                         net (fo=3, routed)           0.821     7.572    running_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.696 r  running_i_1/O
                         net (fo=1, routed)           0.000     7.696    p_0_in
    SLICE_X0Y71          FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    88.166    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  running_reg/C
                         clock pessimism              0.271    88.438    
                         clock uncertainty           -0.035    88.402    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.031    88.433    running_reg
  -------------------------------------------------------------------
                         required time                         88.433    
                         arrival time                          -7.696    
  -------------------------------------------------------------------
                         slack                                 80.738    

Slack (MET) :             80.757ns  (required time - arrival time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 0.704ns (27.715%)  route 1.836ns (72.285%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 88.163 - 83.330 ) 
    Source Clock Delay      (SCD):    5.131ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.587 f  running_reg/Q
                         net (fo=8, routed)           1.180     6.767    running_OBUF
    SLICE_X1Y73          LUT3 (Prop_lut3_I1_O)        0.124     6.891 r  IP_reg[2]_i_2/O
                         net (fo=1, routed)           0.656     7.547    IP_reg[2]_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.124     7.671 r  IP_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     7.671    IP_reg[2]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486    88.163    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
                         clock pessimism              0.271    88.435    
                         clock uncertainty           -0.035    88.399    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.029    88.428    IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         88.428    
                         arrival time                          -7.671    
  -------------------------------------------------------------------
                         slack                                 80.757    

Slack (MET) :             80.870ns  (required time - arrival time)
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.435ns  (logic 0.704ns (28.917%)  route 1.731ns (71.083%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 88.166 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[2]/Q
                         net (fo=8, routed)           1.044     6.627    IP_OBUF[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     6.751 r  running_i_3/O
                         net (fo=3, routed)           0.686     7.437    running_i_3_n_0
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     7.561 r  IP_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     7.561    IP_reg[6]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  IP_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    88.166    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  IP_reg_reg[6]/C
                         clock pessimism              0.271    88.438    
                         clock uncertainty           -0.035    88.402    
    SLICE_X0Y71          FDRE (Setup_fdre_C_D)        0.029    88.431    IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                          -7.561    
  -------------------------------------------------------------------
                         slack                                 80.870    

Slack (MET) :             80.928ns  (required time - arrival time)
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.374ns  (logic 0.704ns (29.649%)  route 1.670ns (70.351%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 88.164 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[2]/Q
                         net (fo=8, routed)           0.846     6.428    IP_OBUF[2]
    SLICE_X0Y73          LUT5 (Prop_lut5_I1_O)        0.124     6.552 r  IP_reg[4]_i_2/O
                         net (fo=1, routed)           0.825     7.377    IP_reg[4]_i_2_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.124     7.501 r  IP_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     7.501    IP_reg[4]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.487    88.164    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/C
                         clock pessimism              0.271    88.436    
                         clock uncertainty           -0.035    88.400    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.029    88.429    IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         88.429    
                         arrival time                          -7.501    
  -------------------------------------------------------------------
                         slack                                 80.928    

Slack (MET) :             81.133ns  (required time - arrival time)
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.171ns  (logic 0.704ns (32.422%)  route 1.467ns (67.578%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns = ( 88.166 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[2]/Q
                         net (fo=8, routed)           1.044     6.627    IP_OBUF[2]
    SLICE_X0Y71          LUT6 (Prop_lut6_I4_O)        0.124     6.751 r  running_i_3/O
                         net (fo=3, routed)           0.423     7.174    running_i_3_n_0
    SLICE_X1Y71          LUT6 (Prop_lut6_I1_O)        0.124     7.298 r  IP_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     7.298    IP_reg[5]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.489    88.166    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/C
                         clock pessimism              0.271    88.438    
                         clock uncertainty           -0.035    88.402    
    SLICE_X1Y71          FDRE (Setup_fdre_C_D)        0.029    88.431    IP_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         88.431    
                         arrival time                          -7.298    
  -------------------------------------------------------------------
                         slack                                 81.133    

Slack (MET) :             81.260ns  (required time - arrival time)
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.066ns  (logic 0.937ns (45.358%)  route 1.129ns (54.642%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.833ns = ( 88.163 - 83.330 ) 
    Source Clock Delay      (SCD):    5.127ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 f  IP_reg_reg[2]/Q
                         net (fo=8, routed)           0.846     6.428    IP_OBUF[2]
    SLICE_X0Y73          LUT4 (Prop_lut4_I3_O)        0.154     6.582 r  IP_reg[3]_i_2/O
                         net (fo=1, routed)           0.283     6.865    IP_reg[3]_i_2_n_0
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.327     7.192 r  IP_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     7.192    IP_reg[3]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.486    88.163    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/C
                         clock pessimism              0.293    88.457    
                         clock uncertainty           -0.035    88.421    
    SLICE_X0Y73          FDRE (Setup_fdre_C_D)        0.031    88.452    IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         88.452    
                         arrival time                          -7.192    
  -------------------------------------------------------------------
                         slack                                 81.260    

Slack (MET) :             82.046ns  (required time - arrival time)
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.279ns  (logic 0.580ns (45.337%)  route 0.699ns (54.663%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 88.164 - 83.330 ) 
    Source Clock Delay      (SCD):    5.128ns
    Clock Pessimism Removal (CPR):    0.293ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[0]/Q
                         net (fo=10, routed)          0.699     6.283    IP_OBUF[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I4_O)        0.124     6.407 r  IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.407    IP_reg[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.678 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.487    88.164    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/C
                         clock pessimism              0.293    88.458    
                         clock uncertainty           -0.035    88.422    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)        0.031    88.453    IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         88.453    
                         arrival time                          -6.407    
  -------------------------------------------------------------------
                         slack                                 82.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.476%)  route 0.143ns (43.524%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[5]/Q
                         net (fo=6, routed)           0.143     1.753    IP_OBUF[5]
    SLICE_X0Y71          LUT6 (Prop_lut6_I3_O)        0.045     1.798 r  IP_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.798    IP_reg[6]_i_1_n_0
    SLICE_X0Y71          FDRE                                         r  IP_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  IP_reg_reg[6]/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.091     1.573    IP_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.305%)  route 0.144ns (43.695%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.610 f  IP_reg_reg[5]/Q
                         net (fo=6, routed)           0.144     1.754    IP_OBUF[5]
    SLICE_X0Y71          LUT6 (Prop_lut6_I1_O)        0.045     1.799 r  running_i_1/O
                         net (fo=1, routed)           0.000     1.799    p_0_in
    SLICE_X0Y71          FDRE                                         r  running_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  running_reg/C
                         clock pessimism             -0.500     1.482    
    SLICE_X0Y71          FDRE (Hold_fdre_C_D)         0.092     1.574    running_reg
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.401%)  route 0.191ns (50.599%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.467    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  IP_reg_reg[1]/Q
                         net (fo=9, routed)           0.191     1.798    IP_OBUF[1]
    SLICE_X1Y73          LUT6 (Prop_lut6_I5_O)        0.045     1.843 r  IP_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.843    IP_reg[1]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X1Y73          FDRE (Hold_fdre_C_D)         0.091     1.558    IP_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.581%)  route 0.197ns (51.419%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           0.197     1.807    IP_OBUF[4]
    SLICE_X0Y72          LUT6 (Prop_lut6_I1_O)        0.045     1.852 r  IP_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.852    IP_reg[4]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/C
                         clock pessimism             -0.512     1.469    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.091     1.560    IP_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.852    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  IP_reg_reg[5]/Q
                         net (fo=6, routed)           0.203     1.812    IP_OBUF[5]
    SLICE_X1Y71          LUT6 (Prop_lut6_I0_O)        0.045     1.857 r  IP_reg[5]_i_1/O
                         net (fo=1, routed)           0.000     1.857    IP_reg[5]_i_1_n_0
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.847     1.982    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X1Y71          FDRE (Hold_fdre_C_D)         0.091     1.560    IP_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.186ns (46.816%)  route 0.211ns (53.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.467    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  IP_reg_reg[2]/Q
                         net (fo=8, routed)           0.211     1.819    IP_OBUF[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I0_O)        0.045     1.864 r  IP_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.864    IP_reg[2]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.091     1.558    IP_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.954%)  route 0.228ns (55.046%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.579     1.469    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  running_reg/Q
                         net (fo=8, routed)           0.228     1.838    running_OBUF
    SLICE_X0Y72          LUT6 (Prop_lut6_I5_O)        0.045     1.883 r  IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    IP_reg[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X0Y72          FDRE (Hold_fdre_C_D)         0.092     1.574    IP_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 IP_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.186ns (42.885%)  route 0.248ns (57.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.577     1.467    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.141     1.608 r  IP_reg_reg[3]/Q
                         net (fo=7, routed)           0.248     1.856    IP_OBUF[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I1_O)        0.045     1.901 r  IP_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.901    IP_reg[3]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/C
                         clock pessimism             -0.512     1.467    
    SLICE_X0Y73          FDRE (Hold_fdre_C_D)         0.092     1.559    IP_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.342    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y72    IP_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y73    IP_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y73    IP_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y73    IP_reg_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y72    IP_reg_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X1Y71    IP_reg_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X0Y71    IP_reg_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y61    registers_reg[0][0][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X5Y61    registers_reg[0][0][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y72    IP_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y72    IP_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y73    IP_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X1Y73    IP_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y73    IP_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y73    IP_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y73    IP_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y73    IP_reg_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y72    IP_reg_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X0Y72    IP_reg_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y72    IP_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y72    IP_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y73    IP_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X1Y73    IP_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y73    IP_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y73    IP_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y73    IP_reg_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y73    IP_reg_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y72    IP_reg_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X0Y72    IP_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            84 Endpoints
Min Delay            84 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 Data1_reg[2][2]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.542ns  (logic 3.430ns (40.151%)  route 5.113ns (59.849%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          LDCE                         0.000     0.000 r  Data1_reg[2][2]/G
    SLICE_X2Y66          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Data1_reg[2][2]/Q
                         net (fo=1, routed)           5.113     5.942    Data1[2]_OBUF[2]
    R2                   OBUF (Prop_obuf_I_O)         2.601     8.542 r  Data1[2][2]_INST_0/O
                         net (fo=0)                   0.000     8.542    Data1[2][2]
    R2                                                                r  Data1[2][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data1_reg[2][0]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.517ns  (logic 3.408ns (40.016%)  route 5.109ns (59.984%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          LDCE                         0.000     0.000 r  Data1_reg[2][0]/G
    SLICE_X2Y64          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Data1_reg[2][0]/Q
                         net (fo=1, routed)           5.109     5.938    Data1[2]_OBUF[0]
    N4                   OBUF (Prop_obuf_I_O)         2.579     8.517 r  Data1[2][0]_INST_0/O
                         net (fo=0)                   0.000     8.517    Data1[2][0]
    N4                                                                r  Data1[2][0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data1_reg[2][1]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.408ns  (logic 3.429ns (40.782%)  route 4.979ns (59.218%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          LDCE                         0.000     0.000 r  Data1_reg[2][1]/G
    SLICE_X2Y66          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Data1_reg[2][1]/Q
                         net (fo=1, routed)           4.979     5.808    Data1[2]_OBUF[1]
    P2                   OBUF (Prop_obuf_I_O)         2.600     8.408 r  Data1[2][1]_INST_0/O
                         net (fo=0)                   0.000     8.408    Data1[2][1]
    P2                                                                r  Data1[2][1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data1_reg[2][3]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.389ns  (logic 3.426ns (40.842%)  route 4.963ns (59.158%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y64          LDCE                         0.000     0.000 r  Data1_reg[2][3]/G
    SLICE_X2Y64          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Data1_reg[2][3]/Q
                         net (fo=1, routed)           4.963     5.792    Data1[2]_OBUF[3]
    R3                   OBUF (Prop_obuf_I_O)         2.597     8.389 r  Data1[2][3]_INST_0/O
                         net (fo=0)                   0.000     8.389    Data1[2][3]
    R3                                                                r  Data1[2][3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data1_reg[2][6]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.250ns  (logic 3.367ns (40.808%)  route 4.883ns (59.192%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y64          LDCE                         0.000     0.000 r  Data1_reg[2][6]/G
    SLICE_X3Y64          LDCE (EnToQ_ldce_G_Q)        0.763     0.763 r  Data1_reg[2][6]/Q
                         net (fo=1, routed)           4.883     5.646    Data1[2]_OBUF[6]
    P1                   OBUF (Prop_obuf_I_O)         2.604     8.250 r  Data1[2][6]_INST_0/O
                         net (fo=0)                   0.000     8.250    Data1[2][6]
    P1                                                                r  Data1[2][6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data1_reg[2][4]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.186ns  (logic 3.426ns (41.849%)  route 4.760ns (58.151%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          LDCE                         0.000     0.000 r  Data1_reg[2][4]/G
    SLICE_X2Y60          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Data1_reg[2][4]/Q
                         net (fo=1, routed)           4.760     5.589    Data1[2]_OBUF[4]
    R4                   OBUF (Prop_obuf_I_O)         2.597     8.186 r  Data1[2][4]_INST_0/O
                         net (fo=0)                   0.000     8.186    Data1[2][4]
    R4                                                                r  Data1[2][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data1_reg[2][5]/G
                            (positive level-sensitive latch)
  Destination:            Data1[2][5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.182ns  (logic 3.428ns (41.899%)  route 4.754ns (58.101%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y60          LDCE                         0.000     0.000 r  Data1_reg[2][5]/G
    SLICE_X2Y60          LDCE (EnToQ_ldce_G_Q)        0.829     0.829 r  Data1_reg[2][5]/Q
                         net (fo=1, routed)           4.754     5.583    Data1[2]_OBUF[5]
    N1                   OBUF (Prop_obuf_I_O)         2.599     8.182 r  Data1[2][5]_INST_0/O
                         net (fo=0)                   0.000     8.182    Data1[2][5]
    N1                                                                r  Data1[2][5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][2]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.004ns  (logic 3.157ns (39.449%)  route 4.846ns (60.551%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y64          LDCE                         0.000     0.000 r  Data2_reg[0][2]/G
    SLICE_X4Y64          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][2]/Q
                         net (fo=1, routed)           4.846     5.405    Data2[0]_OBUF[2]
    M2                   OBUF (Prop_obuf_I_O)         2.598     8.004 r  Data2[0][2]_INST_0/O
                         net (fo=0)                   0.000     8.004    Data2[0][2]
    M2                                                                r  Data2[0][2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][4]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.910ns  (logic 3.166ns (40.031%)  route 4.743ns (59.969%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y66          LDCE                         0.000     0.000 r  Data2_reg[0][4]/G
    SLICE_X3Y66          LDCE (EnToQ_ldce_G_Q)        0.559     0.559 r  Data2_reg[0][4]/Q
                         net (fo=1, routed)           4.743     5.302    Data2[0]_OBUF[4]
    M3                   OBUF (Prop_obuf_I_O)         2.607     7.910 r  Data2[0][4]_INST_0/O
                         net (fo=0)                   0.000     7.910    Data2[0][4]
    M3                                                                r  Data2[0][4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 Data2_reg[0][1]/G
                            (positive level-sensitive latch)
  Destination:            Data2[0][1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.903ns  (logic 3.230ns (40.876%)  route 4.672ns (59.124%))
  Logic Levels:           2  (LDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y61          LDCE                         0.000     0.000 r  Data2_reg[0][1]/G
    SLICE_X6Y61          LDCE (EnToQ_ldce_G_Q)        0.625     0.625 r  Data2_reg[0][1]/Q
                         net (fo=1, routed)           4.672     5.297    Data2[0]_OBUF[1]
    P3                   OBUF (Prop_obuf_I_O)         2.605     7.903 r  Data2[0][1]_INST_0/O
                         net (fo=0)                   0.000     7.903    Data2[0][1]
    P3                                                                r  Data2[0][1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 read1[1]
                            (input port)
  Destination:            Data1_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.050ns  (logic 0.239ns (22.713%)  route 0.812ns (77.287%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 r  read1[1] (IN)
                         net (fo=0)                   0.000     0.000    read1[1]
    A9                   IBUF (Prop_ibuf_I_O)         0.194     0.194 r  read1_IBUF[1]_inst/O
                         net (fo=22, routed)          0.701     0.895    read1_IBUF[1]
    SLICE_X2Y64          LUT5 (Prop_lut5_I1_O)        0.045     0.940 r  Data1_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.110     1.050    Data1_reg[2][0]_i_1_n_0
    SLICE_X2Y64          LDCE                                         r  Data1_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read1[0]
                            (input port)
  Destination:            Data1_reg[2][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.079ns  (logic 0.252ns (23.342%)  route 0.827ns (76.658%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D9                                                0.000     0.000 r  read1[0] (IN)
                         net (fo=0)                   0.000     0.000    read1[0]
    D9                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  read1_IBUF[0]_inst/O
                         net (fo=22, routed)          0.681     0.888    read1_IBUF[0]
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.045     0.933 r  Data1_reg[2][1]_i_1/O
                         net (fo=1, routed)           0.145     1.079    Data1_reg[2][1]_i_1_n_0
    SLICE_X2Y66          LDCE                                         r  Data1_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.133ns  (logic 0.241ns (21.232%)  route 0.893ns (78.768%))
  Logic Levels:           2  (IBUF=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.663     0.855    read2_IBUF[0]
    SLICE_X2Y64          LUT5 (Prop_lut5_I4_O)        0.048     0.903 r  Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.230     1.133    Data2_reg[2][0]_i_1_n_0
    SLICE_X4Y61          LDCE                                         r  Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.158ns  (logic 0.238ns (20.514%)  route 0.921ns (79.486%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.722     0.914    read2_IBUF[0]
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.045     0.959 r  Data2_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.199     1.158    Data2_reg[0][2]_i_1_n_0
    SLICE_X4Y64          LDCE                                         r  Data2_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.170ns  (logic 0.238ns (20.311%)  route 0.932ns (79.689%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.820     1.013    read2_IBUF[0]
    SLICE_X4Y62          LUT4 (Prop_lut4_I2_O)        0.045     1.058 r  Data2_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.112     1.170    Data2_reg[1][0]_i_1_n_0
    SLICE_X4Y62          LDCE                                         r  Data2_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read1[1]
                            (input port)
  Destination:            Data1_reg[0][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.181ns  (logic 0.239ns (20.197%)  route 0.942ns (79.803%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  read1[1] (IN)
                         net (fo=0)                   0.000     0.000    read1[1]
    A9                   IBUF (Prop_ibuf_I_O)         0.194     0.194 f  read1_IBUF[1]_inst/O
                         net (fo=22, routed)          0.774     0.967    read1_IBUF[1]
    SLICE_X2Y67          LUT4 (Prop_lut4_I1_O)        0.045     1.012 r  Data1_reg[0][4]_i_1/O
                         net (fo=1, routed)           0.169     1.181    Data1_reg[0][4]_i_1_n_0
    SLICE_X2Y66          LDCE                                         r  Data1_reg[0][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.224ns  (logic 0.238ns (19.414%)  route 0.986ns (80.586%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.766     0.958    read2_IBUF[0]
    SLICE_X2Y64          LUT4 (Prop_lut4_I2_O)        0.045     1.003 r  Data2_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.221     1.224    Data2_reg[1][6]_i_1_n_0
    SLICE_X4Y64          LDCE                                         r  Data2_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.230ns  (logic 0.238ns (19.320%)  route 0.992ns (80.680%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.838     1.031    read2_IBUF[0]
    SLICE_X5Y61          LUT4 (Prop_lut4_I2_O)        0.045     1.076 r  Data2_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.154     1.230    Data2_reg[1][5]_i_1_n_0
    SLICE_X6Y61          LDCE                                         r  Data2_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read2[0]
                            (input port)
  Destination:            Data2_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.231ns  (logic 0.238ns (19.301%)  route 0.993ns (80.699%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A8                                                0.000     0.000 r  read2[0] (IN)
                         net (fo=0)                   0.000     0.000    read2[0]
    A8                   IBUF (Prop_ibuf_I_O)         0.193     0.193 r  read2_IBUF[0]_inst/O
                         net (fo=22, routed)          0.813     1.006    read2_IBUF[0]
    SLICE_X5Y62          LUT4 (Prop_lut4_I2_O)        0.045     1.051 r  Data2_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.180     1.231    Data2_reg[1][4]_i_1_n_0
    SLICE_X6Y62          LDCE                                         r  Data2_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 read1[1]
                            (input port)
  Destination:            Data1_reg[1][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.235ns  (logic 0.239ns (19.318%)  route 0.996ns (80.682%))
  Logic Levels:           2  (IBUF=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A9                                                0.000     0.000 f  read1[1] (IN)
                         net (fo=0)                   0.000     0.000    read1[1]
    A9                   IBUF (Prop_ibuf_I_O)         0.194     0.194 f  read1_IBUF[1]_inst/O
                         net (fo=22, routed)          0.880     1.073    read1_IBUF[1]
    SLICE_X4Y62          LUT4 (Prop_lut4_I1_O)        0.045     1.118 r  Data1_reg[1][4]_i_1/O
                         net (fo=1, routed)           0.117     1.235    Data1_reg[1][4]_i_1_n_0
    SLICE_X2Y62          LDCE                                         r  Data1_reg[1][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            50 Endpoints
Min Delay            50 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.287ns  (logic 3.075ns (58.168%)  route 2.211ns (41.832%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[0]/Q
                         net (fo=10, routed)          2.211     7.795    IP_OBUF[0]
    E12                  OBUF (Prop_obuf_I_O)         2.619    10.414 r  IP_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.414    IP[0]
    E12                                                               r  IP[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.244ns  (logic 3.066ns (58.466%)  route 2.178ns (41.534%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[3]/Q
                         net (fo=7, routed)           2.178     7.761    IP_OBUF[3]
    D13                  OBUF (Prop_obuf_I_O)         2.610    10.371 r  IP_OBUF[3]_inst/O
                         net (fo=0)                   0.000    10.371    IP[3]
    D13                                                               r  IP[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.212ns  (logic 3.075ns (58.993%)  route 2.137ns (41.007%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           2.137     7.721    IP_OBUF[4]
    D12                  OBUF (Prop_obuf_I_O)         2.619    10.339 r  IP_OBUF[4]_inst/O
                         net (fo=0)                   0.000    10.339    IP[4]
    D12                                                               r  IP[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.149ns  (logic 3.063ns (59.488%)  route 2.086ns (40.512%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[1]/Q
                         net (fo=9, routed)           2.086     7.669    IP_OBUF[1]
    E11                  OBUF (Prop_obuf_I_O)         2.607    10.276 r  IP_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.276    IP[1]
    E11                                                               r  IP[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.987ns  (logic 3.059ns (61.348%)  route 1.928ns (38.652%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.600     5.127    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.583 r  IP_reg_reg[2]/Q
                         net (fo=8, routed)           1.928     7.510    IP_OBUF[2]
    F11                  OBUF (Prop_obuf_I_O)         2.603    10.114 r  IP_OBUF[2]_inst/O
                         net (fo=0)                   0.000    10.114    IP[2]
    F11                                                               r  IP[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.942ns  (logic 3.080ns (62.318%)  route 1.862ns (37.682%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X1Y71          FDRE                                         r  IP_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y71          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[5]/Q
                         net (fo=6, routed)           1.862     7.449    IP_OBUF[5]
    C14                  OBUF (Prop_obuf_I_O)         2.624    10.073 r  IP_OBUF[5]_inst/O
                         net (fo=0)                   0.000    10.073    IP[5]
    C14                                                               r  IP[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            IP[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 3.082ns (64.370%)  route 1.706ns (35.630%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  IP_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  IP_reg_reg[6]/Q
                         net (fo=5, routed)           1.706     7.293    IP_OBUF[6]
    C13                  OBUF (Prop_obuf_I_O)         2.626     9.919 r  IP_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.919    IP[6]
    C13                                                               r  IP[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 running_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            running
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.788ns  (logic 3.077ns (64.257%)  route 1.711ns (35.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.604     5.131    clk_IBUF_BUFG
    SLICE_X0Y71          FDRE                                         r  running_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y71          FDRE (Prop_fdre_C_Q)         0.456     5.587 r  running_reg/Q
                         net (fo=8, routed)           1.711     7.298    running_OBUF
    B15                  OBUF (Prop_obuf_I_O)         2.621     9.919 r  running_OBUF_inst/O
                         net (fo=0)                   0.000     9.919    running
    B15                                                               r  running (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[2][4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.450ns  (logic 0.580ns (23.669%)  route 1.870ns (76.331%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[4]/Q
                         net (fo=6, routed)           1.000     6.584    IP_OBUF[4]
    SLICE_X2Y69          LUT5 (Prop_lut5_I2_O)        0.124     6.708 r  Data1_reg[2][4]_i_1/O
                         net (fo=1, routed)           0.870     7.578    Data1_reg[2][4]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  Data1_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IP_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[2][0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.432ns  (logic 0.608ns (24.999%)  route 1.824ns (75.001%))
  Logic Levels:           1  (LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.527 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.601     5.128    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y72          FDRE (Prop_fdre_C_Q)         0.456     5.584 r  IP_reg_reg[0]/Q
                         net (fo=10, routed)          1.203     6.787    IP_OBUF[0]
    SLICE_X2Y64          LUT5 (Prop_lut5_I2_O)        0.152     6.939 r  Data2_reg[2][0]_i_1/O
                         net (fo=1, routed)           0.621     7.560    Data2_reg[2][0]_i_1_n_0
    SLICE_X4Y61          LDCE                                         r  Data2_reg[2][0]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 registers_reg[1][0][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.401ns  (logic 0.186ns (46.334%)  route 0.215ns (53.666%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.476    clk_IBUF_BUFG
    SLICE_X5Y60          FDRE                                         r  registers_reg[1][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y60          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  registers_reg[1][0][1]/Q
                         net (fo=2, routed)           0.114     1.731    registers_reg_n_0_[1][0][1]
    SLICE_X5Y61          LUT4 (Prop_lut4_I3_O)        0.045     1.776 r  Data2_reg[0][1]_i_1/O
                         net (fo=1, routed)           0.101     1.877    Data2_reg[0][1]_i_1_n_0
    SLICE_X6Y61          LDCE                                         r  Data2_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][0][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[0][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.409ns  (logic 0.186ns (45.424%)  route 0.223ns (54.576%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.584     1.474    clk_IBUF_BUFG
    SLICE_X5Y64          FDRE                                         r  registers_reg[0][0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y64          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  registers_reg[0][0][2]/Q
                         net (fo=2, routed)           0.108     1.723    registers_reg_n_0_[0][0][2]
    SLICE_X4Y64          LUT4 (Prop_lut4_I0_O)        0.045     1.768 r  Data1_reg[0][2]_i_1/O
                         net (fo=1, routed)           0.116     1.883    Data1_reg[0][2]_i_1_n_0
    SLICE_X2Y64          LDCE                                         r  Data1_reg[0][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][1][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[1][6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.237%)  route 0.225ns (54.763%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.475    clk_IBUF_BUFG
    SLICE_X1Y64          FDRE                                         r  registers_reg[1][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  registers_reg[1][1][6]/Q
                         net (fo=2, routed)           0.109     1.725    registers_reg_n_0_[1][1][6]
    SLICE_X2Y64          LUT4 (Prop_lut4_I3_O)        0.045     1.770 r  Data1_reg[1][6]_i_1/O
                         net (fo=1, routed)           0.116     1.886    Data1_reg[1][6]_i_1_n_0
    SLICE_X2Y64          LDCE                                         r  Data1_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][0][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[0][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.411ns  (logic 0.186ns (45.303%)  route 0.225ns (54.697%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.476    clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  registers_reg[0][0][0]/Q
                         net (fo=2, routed)           0.109     1.726    registers_reg_n_0_[0][0][0]
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.771 r  Data1_reg[0][0]_i_1/O
                         net (fo=1, routed)           0.116     1.886    Data1_reg[0][0]_i_1_n_0
    SLICE_X2Y61          LDCE                                         r  Data1_reg[0][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][1][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[1][5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.424ns  (logic 0.186ns (43.864%)  route 0.238ns (56.136%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.476    clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][1][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  registers_reg[0][1][5]/Q
                         net (fo=2, routed)           0.122     1.739    registers_reg_n_0_[0][1][5]
    SLICE_X5Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.784 r  Data1_reg[1][5]_i_1/O
                         net (fo=1, routed)           0.116     1.900    Data1_reg[1][5]_i_1_n_0
    SLICE_X3Y61          LDCE                                         r  Data1_reg[1][5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.186ns (43.590%)  route 0.241ns (56.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.476    clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  registers_reg[0][1][3]/Q
                         net (fo=2, routed)           0.069     1.685    registers_reg_n_0_[0][1][3]
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.730 r  Data1_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.172     1.903    Data1_reg[1][3]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  Data1_reg[1][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.428ns  (logic 0.186ns (43.484%)  route 0.242ns (56.516%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.475    clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  registers_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  registers_reg[0][1][0]/Q
                         net (fo=2, routed)           0.069     1.684    registers_reg_n_0_[0][1][0]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.729 r  Data1_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.173     1.903    Data1_reg[1][0]_i_1_n_0
    SLICE_X2Y61          LDCE                                         r  Data1_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[1][1][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data1_reg[1][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.442ns  (logic 0.186ns (42.048%)  route 0.256ns (57.952%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.587     1.477    clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  registers_reg[1][1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y60          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  registers_reg[1][1][2]/Q
                         net (fo=2, routed)           0.147     1.765    registers_reg_n_0_[1][1][2]
    SLICE_X3Y61          LUT4 (Prop_lut4_I3_O)        0.045     1.810 r  Data1_reg[1][2]_i_1/O
                         net (fo=1, routed)           0.109     1.919    Data1_reg[1][2]_i_1_n_0
    SLICE_X2Y60          LDCE                                         r  Data1_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][1][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[1][0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.700%)  route 0.260ns (58.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.585     1.475    clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  registers_reg[0][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y62          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  registers_reg[0][1][0]/Q
                         net (fo=2, routed)           0.148     1.764    registers_reg_n_0_[0][1][0]
    SLICE_X4Y62          LUT4 (Prop_lut4_I0_O)        0.045     1.809 r  Data2_reg[1][0]_i_1/O
                         net (fo=1, routed)           0.112     1.921    Data2_reg[1][0]_i_1_n_0
    SLICE_X4Y62          LDCE                                         r  Data2_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 registers_reg[0][1][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            Data2_reg[1][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.446ns  (logic 0.186ns (41.700%)  route 0.260ns (58.300%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.890 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.586     1.476    clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y61          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  registers_reg[0][1][3]/Q
                         net (fo=2, routed)           0.148     1.765    registers_reg_n_0_[0][1][3]
    SLICE_X4Y61          LUT4 (Prop_lut4_I0_O)        0.045     1.810 r  Data2_reg[1][3]_i_1/O
                         net (fo=1, routed)           0.112     1.922    Data2_reg[1][3]_i_1_n_0
    SLICE_X4Y61          LDCE                                         r  Data2_reg[1][3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            92 Endpoints
Min Delay            92 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][0][6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 1.123ns (22.225%)  route 3.929ns (77.775%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.375     5.052    registers[1][0][6]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][0][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495     4.842    clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][0][6]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][1][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 1.123ns (22.225%)  route 3.929ns (77.775%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.375     5.052    registers[1][0][6]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495     4.842    clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][1][0]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][1][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 1.123ns (22.225%)  route 3.929ns (77.775%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.375     5.052    registers[1][0][6]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495     4.842    clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][1][1]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][1][4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.052ns  (logic 1.123ns (22.225%)  route 3.929ns (77.775%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.375     5.052    registers[1][0][6]_i_1_n_0
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][1][4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495     4.842    clk_IBUF_BUFG
    SLICE_X5Y63          FDRE                                         r  registers_reg[1][1][4]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][0][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.123ns (23.090%)  route 3.740ns (76.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.185     4.863    registers[1][0][6]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  registers_reg[1][0][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495     4.842    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  registers_reg[1][0][2]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][0][5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.863ns  (logic 1.123ns (23.090%)  route 3.740ns (76.910%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.842ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.185     4.863    registers[1][0][6]_i_1_n_0
    SLICE_X4Y63          FDRE                                         r  registers_reg[1][0][5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.495     4.842    clk_IBUF_BUFG
    SLICE_X4Y63          FDRE                                         r  registers_reg[1][0][5]/C

Slack:                    inf
  Source:                 writeData[0][5]
                            (input port)
  Destination:            registers_reg[0][0][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.836ns  (logic 0.958ns (19.807%)  route 3.878ns (80.193%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    E1                                                0.000     0.000 r  writeData[0][5] (IN)
                         net (fo=0)                   0.000     0.000    writeData[0][5]
    E1                   IBUF (Prop_ibuf_I_O)         0.958     0.958 r  registers_reg[1][0][5]_i_1/O
                         net (fo=2, routed)           3.878     4.836    registers_reg[1][0][5]_i_1_n_0
    SLICE_X5Y62          FDRE                                         r  registers_reg[0][0][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.496     4.843    clk_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  registers_reg[0][0][5]/C

Slack:                    inf
  Source:                 writeReg[1]
                            (input port)
  Destination:            registers_reg[1][1][2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.781ns  (logic 1.123ns (23.484%)  route 3.658ns (76.516%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.846ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C9                                                0.000     0.000 f  writeReg[1] (IN)
                         net (fo=0)                   0.000     0.000    writeReg[1]
    C9                   IBUF (Prop_ibuf_I_O)         0.999     0.999 f  writeReg_IBUF[1]_inst/O
                         net (fo=4, routed)           1.554     2.553    writeReg_IBUF[1]
    SLICE_X0Y84          LUT3 (Prop_lut3_I2_O)        0.124     2.677 r  registers[1][0][6]_i_1/O
                         net (fo=21, routed)          2.104     4.781    registers[1][0][6]_i_1_n_0
    SLICE_X3Y60          FDRE                                         r  registers_reg[1][1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.499     4.846    clk_IBUF_BUFG
    SLICE_X3Y60          FDRE                                         r  registers_reg[1][1][2]/C

Slack:                    inf
  Source:                 RegWrite
                            (input port)
  Destination:            registers_reg[0][0][0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.126ns (23.613%)  route 3.641ns (76.387%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  RegWrite (IN)
                         net (fo=0)                   0.000     0.000    RegWrite
    C8                   IBUF (Prop_ibuf_I_O)         1.002     1.002 r  RegWrite_IBUF_inst/O
                         net (fo=4, routed)           1.592     2.594    RegWrite_IBUF
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     2.718 r  registers[0][0][6]_i_1/O
                         net (fo=21, routed)          2.049     4.767    registers
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497     4.844    clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][0][0]/C

Slack:                    inf
  Source:                 RegWrite
                            (input port)
  Destination:            registers_reg[0][0][1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.767ns  (logic 1.126ns (23.613%)  route 3.641ns (76.387%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.844ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C8                                                0.000     0.000 r  RegWrite (IN)
                         net (fo=0)                   0.000     0.000    RegWrite
    C8                   IBUF (Prop_ibuf_I_O)         1.002     1.002 r  RegWrite_IBUF_inst/O
                         net (fo=4, routed)           1.592     2.594    RegWrite_IBUF
    SLICE_X0Y84          LUT3 (Prop_lut3_I1_O)        0.124     2.718 r  registers[0][0][6]_i_1/O
                         net (fo=21, routed)          2.049     4.767    registers
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][0][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         1.395     1.395 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.257    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.348 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          1.497     4.844    clk_IBUF_BUFG
    SLICE_X5Y61          FDRE                                         r  registers_reg[0][0][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 newIP[2]
                            (input port)
  Destination:            IP_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.578ns  (logic 0.224ns (38.697%)  route 0.354ns (61.303%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B13                                               0.000     0.000 r  newIP[2] (IN)
                         net (fo=0)                   0.000     0.000    newIP[2]
    B13                  IBUF (Prop_ibuf_I_O)         0.179     0.179 r  newIP_IBUF[2]_inst/O
                         net (fo=2, routed)           0.354     0.533    newIP_IBUF[2]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.578 r  IP_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.578    IP_reg[2]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[2]/C

Slack:                    inf
  Source:                 newIP[0]
                            (input port)
  Destination:            IP_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.626ns  (logic 0.230ns (36.708%)  route 0.396ns (63.292%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C15                                               0.000     0.000 r  newIP[0] (IN)
                         net (fo=0)                   0.000     0.000    newIP[0]
    C15                  IBUF (Prop_ibuf_I_O)         0.185     0.185 r  newIP_IBUF[0]_inst/O
                         net (fo=1, routed)           0.396     0.581    newIP_IBUF[0]
    SLICE_X0Y72          LUT6 (Prop_lut6_I0_O)        0.045     0.626 r  IP_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.626    IP_reg[0]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[0]/C

Slack:                    inf
  Source:                 newIP[1]
                            (input port)
  Destination:            IP_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.734ns  (logic 0.227ns (30.893%)  route 0.507ns (69.107%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B14                                               0.000     0.000 r  newIP[1] (IN)
                         net (fo=0)                   0.000     0.000    newIP[1]
    B14                  IBUF (Prop_ibuf_I_O)         0.182     0.182 r  newIP_IBUF[1]_inst/O
                         net (fo=1, routed)           0.507     0.689    newIP_IBUF[1]
    SLICE_X1Y73          LUT6 (Prop_lut6_I0_O)        0.045     0.734 r  IP_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.734    IP_reg[1]_i_1_n_0
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X1Y73          FDRE                                         r  IP_reg_reg[1]/C

Slack:                    inf
  Source:                 writeData[2][4]
                            (input port)
  Destination:            IP_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.245ns (32.953%)  route 0.499ns (67.047%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.981ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B10                                               0.000     0.000 r  writeData[2][4] (IN)
                         net (fo=0)                   0.000     0.000    writeData[2][4]
    B10                  IBUF (Prop_ibuf_I_O)         0.200     0.200 r  registers_reg[1][2][4]_i_1/O
                         net (fo=3, routed)           0.499     0.700    registers_reg[1][2][4]_i_1_n_0
    SLICE_X0Y72          LUT6 (Prop_lut6_I2_O)        0.045     0.745 r  IP_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     0.745    IP_reg[4]_i_1_n_0
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.846     1.981    clk_IBUF_BUFG
    SLICE_X0Y72          FDRE                                         r  IP_reg_reg[4]/C

Slack:                    inf
  Source:                 writeData[2][2]
                            (input port)
  Destination:            registers_reg[0][2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.775ns  (logic 0.221ns (28.523%)  route 0.554ns (71.477%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  writeData[2][2] (IN)
                         net (fo=0)                   0.000     0.000    writeData[2][2]
    A10                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  registers_reg[1][2][2]_i_1/O
                         net (fo=3, routed)           0.554     0.775    registers_reg[1][2][2]_i_1_n_0
    SLICE_X0Y69          FDRE                                         r  registers_reg[0][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     1.984    clk_IBUF_BUFG
    SLICE_X0Y69          FDRE                                         r  registers_reg[0][2][2]/C

Slack:                    inf
  Source:                 newIP[3]
                            (input port)
  Destination:            IP_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.786ns  (logic 0.249ns (31.672%)  route 0.537ns (68.328%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        1.979ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A14                                               0.000     0.000 r  newIP[3] (IN)
                         net (fo=0)                   0.000     0.000    newIP[3]
    A14                  IBUF (Prop_ibuf_I_O)         0.204     0.204 r  newIP_IBUF[3]_inst/O
                         net (fo=2, routed)           0.537     0.741    newIP_IBUF[3]
    SLICE_X0Y73          LUT6 (Prop_lut6_I4_O)        0.045     0.786 r  IP_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.786    IP_reg[3]_i_1_n_0
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.844     1.979    clk_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  IP_reg_reg[3]/C

Slack:                    inf
  Source:                 writeData[2][1]
                            (input port)
  Destination:            registers_reg[1][2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.791ns  (logic 0.219ns (27.703%)  route 0.572ns (72.297%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  writeData[2][1] (IN)
                         net (fo=0)                   0.000     0.000    writeData[2][1]
    B11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  registers_reg[1][2][1]_i_1/O
                         net (fo=3, routed)           0.572     0.791    registers_reg[1][2][1]_i_1_n_0
    SLICE_X1Y67          FDRE                                         r  registers_reg[1][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.986    clk_IBUF_BUFG
    SLICE_X1Y67          FDRE                                         r  registers_reg[1][2][1]/C

Slack:                    inf
  Source:                 writeData[2][5]
                            (input port)
  Destination:            registers_reg[0][2][5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.197ns (24.032%)  route 0.623ns (75.968%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.984ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C10                                               0.000     0.000 r  writeData[2][5] (IN)
                         net (fo=0)                   0.000     0.000    writeData[2][5]
    C10                  IBUF (Prop_ibuf_I_O)         0.197     0.197 r  registers_reg[1][2][5]_i_1/O
                         net (fo=3, routed)           0.623     0.820    registers_reg[1][2][5]_i_1_n_0
    SLICE_X1Y69          FDRE                                         r  registers_reg[0][2][5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.849     1.984    clk_IBUF_BUFG
    SLICE_X1Y69          FDRE                                         r  registers_reg[0][2][5]/C

Slack:                    inf
  Source:                 writeData[2][1]
                            (input port)
  Destination:            registers_reg[0][2][1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.219ns (26.216%)  route 0.617ns (73.784%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B11                                               0.000     0.000 r  writeData[2][1] (IN)
                         net (fo=0)                   0.000     0.000    writeData[2][1]
    B11                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  registers_reg[1][2][1]_i_1/O
                         net (fo=3, routed)           0.617     0.836    registers_reg[1][2][1]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  registers_reg[0][2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.851     1.986    clk_IBUF_BUFG
    SLICE_X2Y67          FDRE                                         r  registers_reg[0][2][1]/C

Slack:                    inf
  Source:                 writeData[2][2]
                            (input port)
  Destination:            registers_reg[1][2][2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.841ns  (logic 0.221ns (26.299%)  route 0.619ns (73.701%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A10                                               0.000     0.000 r  writeData[2][2] (IN)
                         net (fo=0)                   0.000     0.000    writeData[2][2]
    A10                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  registers_reg[1][2][2]_i_1/O
                         net (fo=3, routed)           0.619     0.841    registers_reg[1][2][2]_i_1_n_0
    SLICE_X0Y68          FDRE                                         r  registers_reg[1][2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.135 r  clk_IBUF_BUFG_inst/O
                         net (fo=50, routed)          0.850     1.985    clk_IBUF_BUFG
    SLICE_X0Y68          FDRE                                         r  registers_reg[1][2][2]/C





