{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670361682881 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670361682888 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  6 15:21:22 2022 " "Processing started: Tue Dec  6 15:21:22 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670361682888 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670361682888 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alarmclock -c alarmclock " "Command: quartus_map --read_settings_files=on --write_settings_files=off alarmclock -c alarmclock" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670361682888 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670361683371 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670361683371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alarmclock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alarmclock " "Found entity 1: alarmclock" {  } { { "alarmclock.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361689716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670361689716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alarmclockv1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alarmclockv1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alarmclockv1 " "Found entity 1: alarmclockv1" {  } { { "alarmclockv1.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclockv1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361689809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670361689809 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alarmclock " "Elaborating entity \"alarmclock\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1670361690052 ""}
{ "Warning" "WSGN_SEARCH_FILE" "seven_seg_decoder.v 1 1 " "Using design file seven_seg_decoder.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.v" "" { Text "U:/CprE281/finalProject/alarmclock/seven_seg_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690243 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:inst21 " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:inst21\"" {  } { { "alarmclock.bdf" "inst21" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 1048 1536 1656 1224 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690244 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bcd_converter.v 1 1 " "Using design file bcd_converter.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_converter " "Found entity 1: bcd_converter" {  } { { "bcd_converter.v" "" { Text "U:/CprE281/finalProject/alarmclock/bcd_converter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690348 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_converter bcd_converter:inst20 " "Elaborating entity \"bcd_converter\" for hierarchy \"bcd_converter:inst20\"" {  } { { "alarmclock.bdf" "inst20" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 1208 1232 1368 1384 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690348 ""}
{ "Warning" "WSGN_SEARCH_FILE" "2to1mux.v 1 1 " "Using design file 2to1mux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1mux " "Found entity 1: 2to1mux" {  } { { "2to1mux.v" "" { Text "U:/CprE281/finalProject/alarmclock/2to1mux.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690447 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1mux 2to1mux:inst13 " "Elaborating entity \"2to1mux\" for hierarchy \"2to1mux:inst13\"" {  } { { "alarmclock.bdf" "inst13" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 928 968 1064 1024 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690447 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clocknobounce.v 1 1 " "Using design file clocknobounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clocknobounce " "Found entity 1: clocknobounce" {  } { { "clocknobounce.v" "" { Text "U:/CprE281/finalProject/alarmclock/clocknobounce.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690551 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clocknobounce clocknobounce:inst " "Elaborating entity \"clocknobounce\" for hierarchy \"clocknobounce:inst\"" {  } { { "alarmclock.bdf" "inst" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 1216 616 712 1344 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690551 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clockgenerator.v 1 1 " "Using design file clockgenerator.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clockGenerator " "Found entity 1: clockGenerator" {  } { { "clockgenerator.v" "" { Text "U:/CprE281/finalProject/alarmclock/clockgenerator.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690653 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690653 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "clockGenerator " "Found the following files while searching for definition of entity \"clockGenerator\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "clockGenerator.bdf " "File: clockGenerator.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670361690654 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670361690654 "|alarmclock|clockGenerator:clcok24"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clockGenerator clockGenerator:clcok24 " "Elaborating entity \"clockGenerator\" for hierarchy \"clockGenerator:clcok24\"" {  } { { "alarmclock.bdf" "clcok24" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 1200 416 576 1296 "clcok24" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690654 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_5.v 1 1 " "Using design file divide_by_5.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_5 " "Found entity 1: divide_by_5" {  } { { "divide_by_5.v" "" { Text "U:/CprE281/finalProject/alarmclock/divide_by_5.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690778 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690778 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_5 " "Found the following files while searching for definition of entity \"divide_by_5\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_5.bdf " "File: divide_by_5.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670361690778 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670361690778 "|alarmclock|clockGenerator:clcok24|divide_by_5:b2v_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_5 clockGenerator:clcok24\|divide_by_5:b2v_inst " "Elaborating entity \"divide_by_5\" for hierarchy \"clockGenerator:clcok24\|divide_by_5:b2v_inst\"" {  } { { "clockgenerator.v" "b2v_inst" { Text "U:/CprE281/finalProject/alarmclock/clockgenerator.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690778 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_10.v 1 1 " "Using design file divide_by_10.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_10 " "Found entity 1: divide_by_10" {  } { { "divide_by_10.v" "" { Text "U:/CprE281/finalProject/alarmclock/divide_by_10.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690876 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690876 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_10 " "Found the following files while searching for definition of entity \"divide_by_10\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_10.bdf " "File: divide_by_10.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670361690877 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670361690877 "|alarmclock|clockGenerator:clcok24|divide_by_10:b2v_inst1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_10 clockGenerator:clcok24\|divide_by_10:b2v_inst1 " "Elaborating entity \"divide_by_10\" for hierarchy \"clockGenerator:clcok24\|divide_by_10:b2v_inst1\"" {  } { { "clockgenerator.v" "b2v_inst1" { Text "U:/CprE281/finalProject/alarmclock/clockgenerator.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690877 ""}
{ "Warning" "WSGN_SEARCH_FILE" "divide_by_2.v 1 1 " "Using design file divide_by_2.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 divide_by_2 " "Found entity 1: divide_by_2" {  } { { "divide_by_2.v" "" { Text "U:/CprE281/finalProject/alarmclock/divide_by_2.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361690979 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361690979 ""}
{ "Warning" "WSGN_SKIP_FILE_CANDID_TOP" "divide_by_2 " "Found the following files while searching for definition of entity \"divide_by_2\", but did not use these files because already using a different file containing the entity definition" { { "Warning" "WSGN_SKIP_FILE_CANDID_SUB" "divide_by_2.bdf " "File: divide_by_2.bdf" {  } {  } 0 12126 "File: %1!s!" 0 0 "Design Software" 0 -1 1670361690979 ""}  } {  } 0 12300 "Found the following files while searching for definition of entity \"%1!s!\", but did not use these files because already using a different file containing the entity definition" 0 0 "Analysis & Synthesis" 0 -1 1670361690979 "|alarmclock|clockGenerator:clcok24|divide_by_10:b2v_inst1|divide_by_2:b2v_div2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divide_by_2 clockGenerator:clcok24\|divide_by_10:b2v_inst1\|divide_by_2:b2v_div2 " "Elaborating entity \"divide_by_2\" for hierarchy \"clockGenerator:clcok24\|divide_by_10:b2v_inst1\|divide_by_2:b2v_div2\"" {  } { { "divide_by_10.v" "b2v_div2" { Text "U:/CprE281/finalProject/alarmclock/divide_by_10.v" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361690979 ""}
{ "Warning" "WSGN_SEARCH_FILE" "single5bitregister.v 1 1 " "Using design file single5bitregister.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 single5bitregister " "Found entity 1: single5bitregister" {  } { { "single5bitregister.v" "" { Text "U:/CprE281/finalProject/alarmclock/single5bitregister.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361691082 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361691082 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single5bitregister single5bitregister:inst9 " "Elaborating entity \"single5bitregister\" for hierarchy \"single5bitregister:inst9\"" {  } { { "alarmclock.bdf" "inst9" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 888 640 792 1064 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361691082 ""}
{ "Warning" "WSGN_SEARCH_FILE" "fullclock.v 1 1 " "Using design file fullclock.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 fullClock " "Found entity 1: fullClock" {  } { { "fullclock.v" "" { Text "U:/CprE281/finalProject/alarmclock/fullclock.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361691190 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361691190 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fullClock fullClock:inst10 " "Elaborating entity \"fullClock\" for hierarchy \"fullClock:inst10\"" {  } { { "alarmclock.bdf" "inst10" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 944 400 512 1072 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361691191 ""}
{ "Warning" "WSGN_SEARCH_FILE" "debouncer.v 1 1 " "Using design file debouncer.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "U:/CprE281/finalProject/alarmclock/debouncer.v" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361691294 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361691294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer fullClock:inst10\|debouncer:b2v_inst12 " "Elaborating entity \"debouncer\" for hierarchy \"fullClock:inst10\|debouncer:b2v_inst12\"" {  } { { "fullclock.v" "b2v_inst12" { Text "U:/CprE281/finalProject/alarmclock/fullclock.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361691294 ""}
{ "Warning" "WSGN_SEARCH_FILE" "clock_divider_1024.bdf 1 1 " "Using design file clock_divider_1024.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider_1024 " "Found entity 1: clock_divider_1024" {  } { { "clock_divider_1024.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclock/clock_divider_1024.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670361691841 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1670361691841 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider_1024 fullClock:inst10\|debouncer:b2v_inst12\|clock_divider_1024:b2v_inst " "Elaborating entity \"clock_divider_1024\" for hierarchy \"fullClock:inst10\|debouncer:b2v_inst12\|clock_divider_1024:b2v_inst\"" {  } { { "debouncer.v" "b2v_inst" { Text "U:/CprE281/finalProject/alarmclock/debouncer.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361691841 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Lm1 GND " "Pin \"Lm1\" is stuck at GND" {  } { { "alarmclock.bdf" "" { Schematic "U:/CprE281/finalProject/alarmclock/alarmclock.bdf" { { 1088 1656 1832 1104 "Lm1" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1670361692593 "|alarmclock|Lm1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1670361692593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1670361692661 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1670361693424 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670361693424 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "133 " "Implemented 133 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1670361693690 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1670361693690 ""} { "Info" "ICUT_CUT_TM_LCELLS" "115 " "Implemented 115 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1670361693690 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1670361693690 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 23 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 23 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4782 " "Peak virtual memory: 4782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670361693777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  6 15:21:33 2022 " "Processing ended: Tue Dec  6 15:21:33 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670361693777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670361693777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670361693777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670361693777 ""}
