CORE
system_verilog_assertion2.sv
--module main --bound 20 --trace
^EXIT=10$
^SIGNAL=0$
^Counterexample:$
^\[main.property.my_label\] .* REFUTED$
--
^warning: ignoring
