
*** Running vivado
    with args -log system_on_board.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_on_board.tcl


****** Vivado v2019.1.3 (64-bit)
  **** SW Build 2644227 on Wed Sep  4 09:45:24 MDT 2019
  **** IP Build 2633630 on Wed Sep  4 12:30:14 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_on_board.tcl -notrace
Command: synth_design -top system_on_board -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 32576 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 741.367 ; gain = 177.969
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'system_on_board' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/system_on_board.vhd:19]
	Parameter CLK_PERIOD bound to: 10 - type: integer 
	Parameter BTN_NOISE_TIME bound to: 125000000 - type: integer 
	Parameter CLK_B_FACTOR bound to: 4 - type: integer 
	Parameter CLK_B_DELAY bound to: 32'b00000000000111101000010010000000 
INFO: [Synth 8-638] synthesizing module 'system' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/system.vhd:17]
	Parameter BAUD_DIVIDE_G bound to: 651 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nodoA' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA.vhd:16]
	Parameter M bound to: 8 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter M bound to: 8 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'nodoA_datapath' declared at 'C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_datapath.vhd:4' bound to instance 'dp' of component 'nodoA_datapath' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA.vhd:50]
INFO: [Synth 8-638] synthesizing module 'nodoA_datapath' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_datapath.vhd:16]
	Parameter M bound to: 8 - type: integer 
	Parameter K bound to: 3 - type: integer 
	Parameter bits bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:6' bound to instance 'counter0' of component 'counter' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_datapath.vhd:41]
INFO: [Synth 8-638] synthesizing module 'counter' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:16]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 32'b00000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'counter' (1#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:16]
	Parameter nbit_addr bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'rom' declared at 'C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/rom.vhd:5' bound to instance 'rom0' of component 'rom' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_datapath.vhd:47]
INFO: [Synth 8-638] synthesizing module 'rom_dataflowa' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/rom.vhd:16]
	Parameter nbit_addr bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom_dataflowa' (2#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/rom.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'nodoA_datapath' (3#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_datapath.vhd:16]
INFO: [Synth 8-3491] module 'nodoA_CU' declared at 'C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_CU.vhd:4' bound to instance 'cu' of component 'nodoA_CU' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA.vhd:62]
INFO: [Synth 8-638] synthesizing module 'nodoA_CU' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_CU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'nodoA_CU' (4#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA_CU.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'nodoA' (5#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoA.vhd:16]
INFO: [Synth 8-638] synthesizing module 'nodoB' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoB.vhd:15]
	Parameter BAUD_RATE_G bound to: 10416 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nodoB_ou' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_ou.vhd:16]
	Parameter BAUD_RATE_G bound to: 10416 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'counter__parameterized0' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:16]
	Parameter bits bound to: 3 - type: integer 
	Parameter delay bound to: 0 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized0' (5#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:16]
INFO: [Synth 8-638] synthesizing module 'rom_dataflowb' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/rom.vhd:51]
	Parameter nbit_addr bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rom_dataflowb' (6#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/rom.vhd:51]
INFO: [Synth 8-638] synthesizing module 'UARTcomponent' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/RS232RefComp2.vhd:87]
	Parameter BAUD_DIVIDE_G bound to: 14 - type: integer 
	Parameter BAUD_RATE_G bound to: 10416 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTcomponent' (7#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/RS232RefComp2.vhd:87]
INFO: [Synth 8-256] done synthesizing module 'nodoB_ou' (8#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_ou.vhd:16]
INFO: [Synth 8-638] synthesizing module 'nodoB_cu' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_cu.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nodoB_cu' (9#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoB_cu.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'nodoB' (10#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/nodoB.vhd:15]
INFO: [Synth 8-638] synthesizing module 'nodoC' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nodoC.vhd:18]
	Parameter BAUD_DIVIDE_G bound to: 651 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nodoC_cu' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nodoC_cu.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'nodoC_cu' (11#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nodoC_cu.vhd:17]
INFO: [Synth 8-638] synthesizing module 'nodoC_ou' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nodoC_ou.vhd:28]
	Parameter BAUD_DIVIDE_G bound to: 651 - type: integer 
	Parameter K bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'register_pp' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/register_pp.vhd:44]
	Parameter dim bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'register_pp' (12#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/register_pp.vhd:44]
INFO: [Synth 8-638] synthesizing module 'UARTcomponent__parameterized0' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/RS232RefComp2.vhd:87]
	Parameter BAUD_DIVIDE_G bound to: 651 - type: integer 
	Parameter BAUD_RATE_G bound to: 231 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'UARTcomponent__parameterized0' (12#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/RS232RefComp2.vhd:87]
INFO: [Synth 8-638] synthesizing module 'nibble_comparator' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nibble_comparator.vhd:16]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'bit_comparator' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/bit_comparator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'bit_comparator' (13#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/bit_comparator.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'nibble_comparator' (14#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nibble_comparator.vhd:16]
INFO: [Synth 8-638] synthesizing module 'encoder' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/encoder.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'encoder' (15#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/encoder.vhd:11]
INFO: [Synth 8-638] synthesizing module 'mux4to1' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/mux4to1.vhd:13]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/mux4to1.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'mux4to1' (16#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/mux4to1.vhd:13]
INFO: [Synth 8-638] synthesizing module 'ripple_carry_adder' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/ripple_carry_adder.vhd:14]
	Parameter nbit bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'full_adder' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/full_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'full_adder' (17#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/full_adder.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'ripple_carry_adder' (18#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/ripple_carry_adder.vhd:14]
INFO: [Synth 8-638] synthesizing module 'memory' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/memory.vhd:18]
	Parameter nbits_addr bound to: 3 - type: integer 
	Parameter width bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'memory' (19#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/memory.vhd:18]
INFO: [Synth 8-638] synthesizing module 'mux2to1' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/new/mux2to1.vhd:13]
	Parameter N bound to: 3 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/new/mux2to1.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'mux2to1' (20#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/new/mux2to1.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'nodoC_ou' (21#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nodoC_ou.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'nodoC' (22#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/nodoC.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'system' (23#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/system.vhd:17]
INFO: [Synth 8-638] synthesizing module 'button_debouncer' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/button_debouncer.vhd:16]
	Parameter clk_period bound to: 40 - type: integer 
	Parameter btn_noise_time bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer' (24#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/button_debouncer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'button_debouncer__parameterized0' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/button_debouncer.vhd:16]
	Parameter clk_period bound to: 10 - type: integer 
	Parameter btn_noise_time bound to: 125000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'button_debouncer__parameterized0' (24#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/src/button_debouncer.vhd:16]
INFO: [Synth 8-638] synthesizing module 'base_dei_tempi' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/base_dei_tempi.vhd:15]
	Parameter clk_B_factor bound to: 4 - type: integer 
	Parameter clk_B_delay bound to: 2000000 - type: integer 
	Parameter bits bound to: 2 - type: integer 
	Parameter delay bound to: 2000000 - type: integer 
INFO: [Synth 8-3491] module 'counter' declared at 'C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:6' bound to instance 'counter0' of component 'counter' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/base_dei_tempi.vhd:29]
INFO: [Synth 8-638] synthesizing module 'counter__parameterized2' [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:16]
	Parameter bits bound to: 2 - type: integer 
	Parameter delay bound to: 2000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'counter__parameterized2' (24#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/counter.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'base_dei_tempi' (25#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/imports/components/base_dei_tempi.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'system_on_board' (26#1) [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/sources_1/new/system_on_board.vhd:19]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 806.590 ; gain = 243.191
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 806.590 ; gain = 243.191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 806.590 ; gain = 243.191
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]
Finished Parsing XDC File [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.srcs/constrs_1/imports/code/Nexys-A7-100T-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/system_on_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/system_on_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 929.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 929.645 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nodoA_CU'
INFO: [Synth 8-802] inferred FSM for state register 'strCur_reg' in module 'UARTcomponent'
INFO: [Synth 8-802] inferred FSM for state register 'sttCur_reg' in module 'UARTcomponent'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'nodoB_cu'
INFO: [Synth 8-5544] ROM "ctrl_word" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'sc_reg' in module 'nodoC_cu'
INFO: [Synth 8-802] inferred FSM for state register 'strCur_reg' in module 'UARTcomponent__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'sttCur_reg' in module 'UARTcomponent__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                    read |                               01 |                               01
                    send |                               10 |                               10
                    incr |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'nodoA_CU'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sttidle |                            00001 |                              000
             stttransfer |                            00010 |                              001
                sttdelay |                            00100 |                              011
                sttshift |                            01000 |                              010
            sttwaitwrite |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sttCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stridle |                           000001 |                              000
           streightdelay |                           000010 |                              001
             strwaitfor0 |                           000100 |                              011
            strcheckstop |                           001000 |                              101
             strwaitfor1 |                           010000 |                              100
              strgetdata |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'strCur_reg' using encoding 'one-hot' in module 'UARTcomponent'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   reset |                             0001 |                               00
                    idle |                             0010 |                               01
                read_rom |                             0100 |                               10
               send_incr |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'nodoB_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                               00 |                               00
                 receive |                               01 |                               01
                     mem |                               10 |                               10
                     inc |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sc_reg' using encoding 'sequential' in module 'nodoC_cu'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 sttidle |                            00001 |                              000
             stttransfer |                            00010 |                              001
                sttdelay |                            00100 |                              011
                sttshift |                            01000 |                              010
            sttwaitwrite |                            10000 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'sttCur_reg' using encoding 'one-hot' in module 'UARTcomponent__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 stridle |                           000001 |                              000
           streightdelay |                           000010 |                              001
             strwaitfor0 |                           000100 |                              011
            strcheckstop |                           001000 |                              101
             strwaitfor1 |                           010000 |                              100
              strgetdata |                           100000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'strCur_reg' using encoding 'one-hot' in module 'UARTcomponent__parameterized0'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 3     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 6     
	   2 Input      3 Bit       Adders := 3     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   8 Input      1 Bit         XORs := 2     
	   9 Input      1 Bit         XORs := 2     
	   2 Input      1 Bit         XORs := 16    
+---Registers : 
	               32 Bit    Registers := 3     
	               11 Bit    Registers := 2     
	               10 Bit    Registers := 4     
	                8 Bit    Registers := 15    
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 14    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     11 Bit        Muxes := 4     
	   8 Input      8 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 2     
	   4 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 2     
	   2 Input      6 Bit        Muxes := 10    
	   5 Input      5 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 10    
	   5 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 6     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module counter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module rom_dataflowa 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module nodoA_CU 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      1 Bit        Muxes := 4     
Module counter__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
Module rom_dataflowb 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---Muxes : 
	   8 Input      8 Bit        Muxes := 1     
Module UARTcomponent 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module nodoB_cu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 3     
Module nodoC_cu 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 6     
Module register_pp 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
Module UARTcomponent__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 3     
+---XORs : 
	   8 Input      1 Bit         XORs := 1     
	   9 Input      1 Bit         XORs := 1     
+---Registers : 
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     11 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 1     
	   6 Input      6 Bit        Muxes := 1     
	   2 Input      6 Bit        Muxes := 5     
	   5 Input      5 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 1     
Module encoder 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
Module mux4to1 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      8 Bit        Muxes := 1     
Module full_adder 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
Module memory 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 9     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 8     
Module mux2to1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      3 Bit        Muxes := 1     
Module button_debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module button_debouncer__parameterized0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 2     
Module counter__parameterized2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\sys/nodoB/ou/uart0/tfSReg_reg[10] )
INFO: [Synth 8-3886] merging instance 'sys/nodoB/ou/rom0/data_out_reg[5]' (FDRE) to 'sys/nodoB/ou/rom0/data_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/nodoB/ou/rom0/data_out_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sys/nodoA/dp/rom0/data_out_reg[1] )
WARNING: [Synth 8-3332] Sequential element (sys/nodoB/ou/uart0/FSM_onehot_strCur_reg[5]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoB/ou/uart0/FSM_onehot_strCur_reg[4]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoB/ou/uart0/FSM_onehot_strCur_reg[3]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoB/ou/uart0/FSM_onehot_strCur_reg[2]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoB/ou/uart0/FSM_onehot_strCur_reg[1]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoB/ou/uart0/FSM_onehot_strCur_reg[0]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoC/ou/uart0/FSM_onehot_sttCur_reg[4]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoC/ou/uart0/FSM_onehot_sttCur_reg[3]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoC/ou/uart0/FSM_onehot_sttCur_reg[2]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoC/ou/uart0/FSM_onehot_sttCur_reg[1]) is unused and will be removed from module system_on_board.
WARNING: [Synth 8-3332] Sequential element (sys/nodoC/ou/uart0/FSM_onehot_sttCur_reg[0]) is unused and will be removed from module system_on_board.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 929.645 ; gain = 366.246
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:25 . Memory (MB): peak = 930.410 ; gain = 367.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|system_on_board | sys/nodoC/ou/uart0/rdSReg_reg[7] | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+----------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |    28|
|3     |LUT1   |    12|
|4     |LUT2   |    29|
|5     |LUT3   |    33|
|6     |LUT4   |    34|
|7     |LUT5   |   136|
|8     |LUT6   |    34|
|9     |MUXF7  |     8|
|10    |SRL16E |     1|
|11    |FDCE   |   113|
|12    |FDPE   |     3|
|13    |FDRE   |   172|
|14    |FDSE   |     6|
|15    |IBUF   |     8|
|16    |OBUF   |     8|
+------+-------+------+

Report Instance Areas: 
+------+------------------+-----------------------------------+------+
|      |Instance          |Module                             |Cells |
+------+------------------+-----------------------------------+------+
|1     |top               |                                   |   627|
|2     |  bdt             |base_dei_tempi                     |     5|
|3     |    counter0      |counter__parameterized2            |     5|
|4     |  btn_deb_reset   |button_debouncer__parameterized0   |    84|
|5     |  btn_deb_send_A  |button_debouncer                   |    84|
|6     |  btn_deb_send_B  |button_debouncer__parameterized0_0 |    84|
|7     |  sys             |system                             |   352|
|8     |    nodoA         |nodoA                              |    26|
|9     |      cu          |nodoA_CU                           |     6|
|10    |      dp          |nodoA_datapath                     |    20|
|11    |        counter0  |counter                            |     6|
|12    |        rom0      |rom_dataflowa                      |    14|
|13    |    nodoB         |nodoB                              |    88|
|14    |      cu          |nodoB_cu                           |     6|
|15    |      ou          |nodoB_ou                           |    82|
|16    |        counter0  |counter__parameterized0_2          |     7|
|17    |        rom0      |rom_dataflowb                      |    12|
|18    |        uart0     |UARTcomponent                      |    63|
|19    |    nodoC         |nodoC                              |   238|
|20    |      cu          |nodoC_cu                           |    18|
|21    |      ou          |nodoC_ou                           |   220|
|22    |        counter0  |counter__parameterized0            |     8|
|23    |        mem       |memory                             |    96|
|24    |        registerA |register_pp                        |    18|
|25    |        registerB |register_pp_1                      |    24|
|26    |        uart0     |UARTcomponent__parameterized0      |    74|
+------+------------------+-----------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 11 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 937.164 ; gain = 250.711
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:27 . Memory (MB): peak = 937.164 ; gain = 373.766
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 36 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 949.469 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
98 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:34 . Memory (MB): peak = 949.469 ; gain = 655.422
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 949.469 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/biagi/Desktop/12_Esercizio_libero/12_Esercizio_libero.runs/synth_1/system_on_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_on_board_utilization_synth.rpt -pb system_on_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Feb  1 20:05:35 2024...
