Info: constrained 'led_red' to bel 'X6/Y31/io0'
Info: constrained 'led_green' to bel 'X4/Y31/io0'
Info: constrained 'led_blue' to bel 'X5/Y31/io0'
Info: constrained 'spi_cs' to bel 'X24/Y0/io1'
Info: constrained 'gpio_23' to bel 'X19/Y31/io0'
Info: constrained 'gpio_25' to bel 'X19/Y31/io1'
Info: constrained 'gpio_26' to bel 'X18/Y31/io0'
Info: constrained 'gpio_27' to bel 'X18/Y31/io1'
Info: constrained 'gpio_32' to bel 'X16/Y31/io0'
Info: constrained 'gpio_35' to bel 'X12/Y31/io1'
Info: constrained 'gpio_31' to bel 'X16/Y31/io1'
Info: constrained 'gpio_37' to bel 'X13/Y31/io0'
Info: constrained 'gpio_34' to bel 'X13/Y31/io1'
Info: constrained 'gpio_43' to bel 'X9/Y31/io0'
Info: constrained 'gpio_36' to bel 'X9/Y31/io1'
Info: constrained 'gpio_42' to bel 'X8/Y31/io0'
Info: constrained 'gpio_38' to bel 'X8/Y31/io1'
Info: constrained 'gpio_28' to bel 'X17/Y31/io0'
Info: constrained 'gpio_20' to bel 'X19/Y0/io1'
Info: constrained 'gpio_10' to bel 'X16/Y0/io0'
Info: constraining clock net 'gpio_20' to 12.00 MHz
Info: constrained 'gpio_12' to bel 'X18/Y0/io0'
Info: constrained 'gpio_21' to bel 'X18/Y0/io1'
Info: constrained 'gpio_13' to bel 'X19/Y0/io0'
Info: constrained 'gpio_19' to bel 'X21/Y0/io1'
Info: constrained 'gpio_18' to bel 'X22/Y0/io1'
Info: constrained 'gpio_11' to bel 'X17/Y0/io0'
Info: constrained 'gpio_9' to bel 'X15/Y0/io0'
Info: constrained 'gpio_6' to bel 'X13/Y0/io1'
Info: constrained 'gpio_44' to bel 'X6/Y0/io1'
Info: constrained 'gpio_4' to bel 'X9/Y0/io0'
Info: constrained 'gpio_3' to bel 'X9/Y0/io1'
Info: constrained 'gpio_48' to bel 'X7/Y0/io0'
Info: constrained 'gpio_45' to bel 'X7/Y0/io1'
Info: constrained 'gpio_47' to bel 'X6/Y0/io0'
Info: constrained 'gpio_46' to bel 'X5/Y0/io0'
Info: constrained 'gpio_2' to bel 'X8/Y0/io0'

Info: Packing constants..
Info: Packing IOs..
Info: gpio_9 feeds SB_IO dv_signals_sbio[6], removing $nextpnr_obuf gpio_9.
Info: gpio_6 feeds SB_IO dv_signals_sbio[2], removing $nextpnr_obuf gpio_6.
Info: gpio_48 feeds SB_IO dv_signals_sbio[8], removing $nextpnr_obuf gpio_48.
Info: gpio_47 feeds SB_IO dv_signals_sbio[0], removing $nextpnr_obuf gpio_47.
Info: gpio_46 feeds SB_IO dv_signals_sbio[14], removing $nextpnr_obuf gpio_46.
Info: gpio_45 feeds SB_IO dv_signals_sbio[4], removing $nextpnr_obuf gpio_45.
Info: gpio_44 feeds SB_IO dv_signals_sbio[9], removing $nextpnr_obuf gpio_44.
Info: gpio_4 feeds SB_IO dv_signals_sbio[5], removing $nextpnr_obuf gpio_4.
Info: gpio_3 feeds SB_IO dv_signals_sbio[1], removing $nextpnr_obuf gpio_3.
Info: gpio_21 feeds SB_IO dv_signals_sbio[13], removing $nextpnr_obuf gpio_21.
Info: gpio_2 feeds SB_IO dv_clk_sbio, removing $nextpnr_obuf gpio_2.
Info: gpio_19 feeds SB_IO dv_signals_sbio[7], removing $nextpnr_obuf gpio_19.
Info: gpio_18 feeds SB_IO dv_signals_sbio[3], removing $nextpnr_obuf gpio_18.
Info: gpio_13 feeds SB_IO dv_signals_sbio[11], removing $nextpnr_obuf gpio_13.
Info: gpio_12 feeds SB_IO dv_signals_sbio[12], removing $nextpnr_obuf gpio_12.
Info: gpio_11 feeds SB_IO dv_signals_sbio[10], removing $nextpnr_obuf gpio_11.
Info: Packing LUT-FFs..
Info:     1685 LCs used as LUT4 only
Info:      972 LCs used as LUT4 and DFF
Info: Packing non-LUT FFs..
Info:      660 LCs used as DFF only
Info: Packing carries..
Info:       96 LCs used as CARRY only
Info: Packing indirect carry+LUT pairs...
Info:       53 LUTs merged into carry LCs
Info: Packing RAMs..
Info: Placing PLLs..
Info:   constrained PLL 'pll_inst' to X12/Y31/pll_3
Info: Packing special functions..
Info: Packing PLLs..
Info:     Input frequency of PLL 'pll_inst' is constrained to 12.0 MHz
Info:     VCO frequency of PLL 'pll_inst' is constrained to 804.5 MHz
Info:     Derived frequency constraint of 25.1 MHz for net pclk
Info:   PLL 'pll_inst' has LOCK output, need to pass all outputs via LUT
Info:   constrained 'pll_lock_SB_LUT4_I3_LC' to X1/Y30/lc0
Info: Promoting globals..
Info: promoting bus_data_out_SB_LUT4_O_7_I1_SB_LUT4_O_1_I2[0] [reset] (fanout 1453)
Info: promoting xosera_main.video_gen.video_pf_a.pf_words_ready_SB_LUT4_I3_O [cen] (fanout 65)
Info: promoting xosera_main.video_gen.video_pf_a.dma_ack_SB_LUT4_I2_O_SB_LUT4_I3_O [cen] (fanout 64)
Info: promoting xosera_main.video_gen.video_pf_a.scanout_SB_LUT4_I2_1_O_SB_LUT4_I2_O [cen] (fanout 59)
Info: promoting $PACKER_GND_NET (fanout 2)
Info: promoting $PACKER_VCC_NET [logic] (fanout 261)
Info: promoting xosera_main.video_gen.pa_bpp[1] [logic] (fanout 88)
Info: Constraining chains...
Info:       38 LCs used to legalise carry chains.
Info: Checksum: 0x74d45f63

Info: Annotating ports with timing budgets for target frequency 12.00 MHz
Info: Checksum: 0xbdd5df2a

Info: Device utilisation:
Info: 	         ICESTORM_LC:  3400/ 5280    64%
Info: 	        ICESTORM_RAM:    29/   30    96%
Info: 	               SB_IO:    36/   96    37%
Info: 	               SB_GB:     8/    8   100%
Info: 	        ICESTORM_PLL:     1/    1   100%
Info: 	         SB_WARMBOOT:     1/    1   100%
Info: 	        ICESTORM_DSP:     2/    8    25%
Info: 	      ICESTORM_HFOSC:     0/    1     0%
Info: 	      ICESTORM_LFOSC:     0/    1     0%
Info: 	              SB_I2C:     0/    2     0%
Info: 	              SB_SPI:     0/    2     0%
Info: 	              IO_I3C:     0/    2     0%
Info: 	         SB_LEDDA_IP:     0/    1     0%
Info: 	         SB_RGBA_DRV:     0/    1     0%
Info: 	      ICESTORM_SPRAM:     4/    4   100%

Info: Placed 39 cells based on constraints.
Info: Creating initial analytic placement for 2957 cells, random placement wirelen = 84046.
Info:     at initial placer iter 0, wirelen = 1438
Info:     at initial placer iter 1, wirelen = 1449
Info:     at initial placer iter 2, wirelen = 1316
Info:     at initial placer iter 3, wirelen = 1290
Info: Running main analytical placer.
Info:     at iteration #1, type ALL: wirelen solved = 1203, spread = 31956, legal = 51587; time = 0.31s
Info:     at iteration #2, type ALL: wirelen solved = 1666, spread = 27031, legal = 46574; time = 0.33s
Info:     at iteration #3, type ALL: wirelen solved = 2742, spread = 24730, legal = 40954; time = 0.30s
Info:     at iteration #4, type ALL: wirelen solved = 3567, spread = 21955, legal = 38807; time = 0.25s
Info:     at iteration #5, type ALL: wirelen solved = 4777, spread = 20783, legal = 37875; time = 0.25s
Info:     at iteration #6, type ALL: wirelen solved = 5612, spread = 19648, legal = 34809; time = 0.22s
Info:     at iteration #7, type ALL: wirelen solved = 6431, spread = 20046, legal = 34165; time = 0.17s
Info:     at iteration #8, type ALL: wirelen solved = 7185, spread = 18501, legal = 34342; time = 0.20s
Info:     at iteration #9, type ALL: wirelen solved = 7456, spread = 18381, legal = 37567; time = 0.26s
Info:     at iteration #10, type ALL: wirelen solved = 7354, spread = 17890, legal = 34326; time = 0.86s
Info:     at iteration #11, type ALL: wirelen solved = 7979, spread = 17623, legal = 32641; time = 0.15s
Info:     at iteration #12, type ALL: wirelen solved = 8156, spread = 18165, legal = 31365; time = 0.12s
Info:     at iteration #13, type ALL: wirelen solved = 8537, spread = 17841, legal = 32752; time = 0.17s
Info:     at iteration #14, type ALL: wirelen solved = 8845, spread = 17608, legal = 35710; time = 0.24s
Info:     at iteration #15, type ALL: wirelen solved = 8950, spread = 17403, legal = 32022; time = 0.22s
Info:     at iteration #16, type ALL: wirelen solved = 9545, spread = 17519, legal = 32112; time = 0.43s
Info:     at iteration #17, type ALL: wirelen solved = 9483, spread = 17006, legal = 33904; time = 0.15s
Info: HeAP Placer Time: 5.60s
Info:   of which solving equations: 1.70s
Info:   of which spreading cells: 0.16s
Info:   of which strict legalisation: 3.28s

Info: Running simulated annealing placer for refinement.
Info:   at iteration #1: temp = 0.000000, timing cost = 835, wirelen = 31365
Info:   at iteration #5: temp = 0.000000, timing cost = 647, wirelen = 24724
Info:   at iteration #10: temp = 0.000000, timing cost = 775, wirelen = 22405
Info:   at iteration #15: temp = 0.000000, timing cost = 710, wirelen = 21230
Info:   at iteration #20: temp = 0.000000, timing cost = 770, wirelen = 20527
Info:   at iteration #25: temp = 0.000000, timing cost = 826, wirelen = 20051
Info:   at iteration #29: temp = 0.000000, timing cost = 811, wirelen = 19928 
Info: SA placement time 5.41s

Info: Max frequency for clock 'pclk': 38.23 MHz (PASS at 25.14 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge pclk                    : 3.02 ns
Info: Max delay <async>                          -> <async>                         : 7.87 ns
Info: Max delay <async>                          -> posedge pclk                    : 4.80 ns
Info: Max delay posedge pclk                     -> posedge $PACKER_GND_NET_$glb_clk: 5.18 ns
Info: Max delay posedge pclk                     -> <async>                         : 28.45 ns

Info: Slack histogram:
Info:  legend: * represents 47 endpoint(s)
Info:          + represents [1,47) endpoint(s)
Info: [ 13621,  16945) |** 
Info: [ 16945,  20269) |*********+
Info: [ 20269,  23593) |***********+
Info: [ 23593,  26917) |*****************************+
Info: [ 26917,  30241) |************************************************************ 
Info: [ 30241,  33565) |****************+
Info: [ 33565,  36889) |*************************+
Info: [ 36889,  40213) | 
Info: [ 40213,  43537) | 
Info: [ 43537,  46861) | 
Info: [ 46861,  50185) | 
Info: [ 50185,  53509) | 
Info: [ 53509,  56833) |+
Info: [ 56833,  60157) |+
Info: [ 60157,  63481) |+
Info: [ 63481,  66805) | 
Info: [ 66805,  70129) | 
Info: [ 70129,  73453) | 
Info: [ 73453,  76777) |+
Info: [ 76777,  80101) |**+
Info: Checksum: 0x011df03c
Info: Running timing-driven placement optimisation...
Info:    Iteration 0...
Info:    Iteration 1...
Info:    Iteration 2...
Info:    Iteration 3...
Info:    Iteration 4...
Info:    Iteration 5...
Info:    Iteration 6...
Info:    Iteration 7...
Info:    Iteration 8...
Info:    Iteration 9...
Info:    Iteration 10...
Info:    Iteration 11...
Info:    Iteration 12...
Info:    Iteration 13...
Info:    Iteration 14...
Info:    Iteration 15...
Info:    Iteration 16...
Info:    Iteration 17...
Info:    Iteration 18...
Info:    Iteration 19...
Info:    Iteration 20...
Info:    Iteration 21...
Info:    Iteration 22...
Info:    Iteration 23...
Info:    Iteration 24...
Info:    Iteration 25...
Info:    Iteration 26...
Info:    Iteration 27...
Info:    Iteration 28...
Info:    Iteration 29...

Info: Routing..
Info: Setting up routing queue.
Info: Routing 12050 arcs.
Info:            |   (re-)routed arcs  |   delta    | remaining|       time spent     |
Info:    IterCnt |  w/ripup   wo/ripup |  w/r  wo/r |      arcs| batch(sec) total(sec)|
Info:       1000 |       40        959 |   40   959 |     11102|       0.94       0.94|
Info:       2000 |      189       1810 |  149   851 |     10348|       0.94       1.89|
Info:       3000 |      375       2624 |  186   814 |      9648|       0.58       2.47|
Info:       4000 |      667       3332 |  292   708 |      9090|       0.63       3.09|
Info:       5000 |      925       4074 |  258   742 |      8570|       0.55       3.65|
Info:       6000 |     1304       4695 |  379   621 |      8191|       0.57       4.22|
Info:       7000 |     1662       5337 |  358   642 |      7826|       0.49       4.71|
Info:       8000 |     2077       5922 |  415   585 |      7531|       0.56       5.27|
Info:       9000 |     2525       6474 |  448   552 |      7297|       0.57       5.84|
Info:      10000 |     3017       6982 |  492   508 |      7202|       0.50       6.34|
Info:      11000 |     3475       7524 |  458   542 |      7059|       0.55       6.88|
Info:      12000 |     4004       7995 |  529   471 |      6876|       0.71       7.59|
Info:      13000 |     4471       8514 |  467   519 |      6644|       0.44       8.03|
Info:      14000 |     4995       8990 |  524   476 |      6544|       0.62       8.65|
Info:      15000 |     5462       9510 |  467   520 |      6336|       0.51       9.16|
Info:      16000 |     6029       9930 |  567   420 |      6178|       0.58       9.74|
Info:      17000 |     6621      10338 |  592   408 |      6099|       0.66      10.40|
Info:      18000 |     7089      10862 |  468   524 |      5845|       0.56      10.96|
Info:      19000 |     7632      11319 |  543   457 |      5774|       0.58      11.54|
Info:      20000 |     8158      11793 |  526   474 |      5656|       0.53      12.06|
Info:      21000 |     8709      12219 |  551   426 |      5537|       0.51      12.57|
Info:      22000 |     9279      12642 |  570   423 |      5480|       0.57      13.15|
Info:      23000 |     9813      13070 |  534   428 |      5298|       0.57      13.71|
Info:      24000 |    10412      13444 |  599   374 |      5206|       0.50      14.21|
Info:      25000 |    10935      13888 |  523   444 |      5018|       0.65      14.86|
Info:      26000 |    11575      14248 |  640   360 |      4964|       0.56      15.42|
Info:      27000 |    12085      14731 |  510   483 |      4835|       0.60      16.02|
Info:      28000 |    12618      15173 |  533   442 |      4653|       0.66      16.68|
Info:      29000 |    13179      15606 |  561   433 |      4508|       0.47      17.15|
Info:      30000 |    13630      16118 |  451   512 |      4204|       0.43      17.58|
Info:      31000 |    14125      16611 |  495   493 |      4149|       0.49      18.07|
Info:      32000 |    14585      17128 |  460   517 |      3818|       0.31      18.38|
Info:      33000 |    15046      17606 |  461   478 |      3511|       0.26      18.64|
Info:      34000 |    15456      18196 |  410   590 |      3166|       0.29      18.93|
Info:      35000 |    16003      18639 |  547   443 |      2979|       0.30      19.23|
Info:      36000 |    16532      19092 |  529   453 |      2746|       0.23      19.46|
Info:      37000 |    16985      19631 |  453   539 |      2454|       0.29      19.75|
Info:      38000 |    17560      20056 |  575   425 |      2354|       0.50      20.25|
Info:      39000 |    18000      20614 |  440   558 |      2036|       0.21      20.46|
Info:      40000 |    18511      21084 |  511   470 |      1861|       0.32      20.78|
Info:      41000 |    18903      21688 |  392   604 |      1401|       0.15      20.93|
Info:      42000 |    19235      22356 |  332   668 |       936|       0.40      21.33|
Info:      43000 |    19536      23055 |  301   699 |       414|       0.35      21.68|
Info:      44000 |    19973      23618 |  437   563 |       131|       0.30      21.98|
Info:      44507 |    20212      23887 |  239   269 |         0|       0.19      22.16|
Info: Routing complete.
Info: Router1 time 22.16s
Info: Checksum: 0x02f9907b

Info: Critical path report for clock 'pclk' (posedge -> posedge):
Info: curr total
Info:  1.4  1.4  Source bus_data_out_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O_SB_LUT4_I3_O_SB_LUT4_I1_LC.O
Info:  4.2  5.6    Net bus_data_out_SB_LUT4_O_1_I0_SB_LUT4_O_2_I3_SB_LUT4_I1_O[0] budget 5.530000 ns (3,24) -> (7,15)
Info:                Sink xosera_main.xrmem_arb.copp_xr_ack_o_SB_LUT4_I3_O_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:275.13-295.14
Info:                  ./xrmem_arb.sv:20.41-20.50
Info:                  ./xosera_main.sv:332.11-377.2
Info:  0.9  6.5  Source xosera_main.xrmem_arb.copp_xr_ack_o_SB_LUT4_I3_O_SB_LUT4_O_LC.O
Info:  1.8  8.3    Net xosera_main.xrmem_arb.copp_xr_ack_o_SB_LUT4_I3_O[0] budget 5.529000 ns (7,15) -> (8,14)
Info:                Sink xosera_main.copper.xr_wr_en_SB_LUT4_I3_4_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.3  9.6  Source xosera_main.copper.xr_wr_en_SB_LUT4_I3_4_O_SB_LUT4_O_LC.O
Info:  3.5 13.1    Net xosera_main.copper.xr_wr_en_SB_LUT4_I3_4_O[2] budget 5.529000 ns (8,14) -> (13,16)
Info:                Sink xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 13.9  Source xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I2_SB_LUT4_O_1_LC.O
Info:  1.8 15.7    Net xosera_main.copper.xr_wr_en_SB_LUT4_I3_2_O[2] budget 5.529000 ns (13,16) -> (12,17)
Info:                Sink xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 16.6  Source xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_O_1_LC.O
Info:  3.1 19.6    Net xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I3[2] budget 5.529000 ns (12,17) -> (11,22)
Info:                Sink xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 20.5  Source xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_LC.O
Info:  3.6 24.1    Net xosera_main.video_gen.audio_intr_o_SB_DFFSR_Q_D_SB_LUT4_O_I3_SB_LUT4_I3_O budget 5.529000 ns (11,22) -> (12,21)
Info:                Sink xosera_main.video_gen.audio_len_nchan_SB_DFFESR_Q_15_DFFLC.CEN
Info:  0.1 24.2  Setup xosera_main.video_gen.audio_len_nchan_SB_DFFESR_Q_15_DFFLC.CEN
Info: 6.3 ns logic, 18.0 ns routing

Info: Critical path report for cross-domain path 'posedge $PACKER_GND_NET_$glb_clk' -> 'posedge pclk':
Info: curr total
Info:  0.1  0.1  Source xosera_main.video_gen.audio_mixer.vol_r_temp_SB_MAC16_B_DSP.O_14
Info:  3.0  3.1    Net xosera_main.video_gen.audio_mixer.vol_r_temp_SB_MAC16_B_O_4[0] budget 38.521000 ns (25,15) -> (24,15)
Info:                Sink xosera_main.video_gen.audio_mixer.vol_r_temp_SB_MAC16_B_O_4_SB_LUT4_I2_LC.I2
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  1.2  4.2  Setup xosera_main.video_gen.audio_mixer.vol_r_temp_SB_MAC16_B_O_4_SB_LUT4_I2_LC.I2
Info: 1.3 ns logic, 3.0 ns routing

Info: Critical path report for cross-domain path '<async>' -> '<async>':
Info: curr total
Info:  0.0  0.0  Source led_red$sb_io.D_IN_0
Info:  3.2  3.2    Net led_red$SB_IO_IN budget 41.063999 ns (6,31) -> (4,30)
Info:                Sink bus_out_ena_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:275.13-295.14
Info:                  ./reg_interface.sv:16.33-16.43
Info:                  ./xosera_main.sv:177.15-217.2
Info:  0.9  4.0  Source bus_out_ena_SB_LUT4_O_LC.O
Info:  4.7  8.7    Net bus_out_ena budget 41.063999 ns (4,30) -> (17,31)
Info:                Sink gpio_28$sb_io.OUTPUT_ENABLE
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:129.7-129.18
Info: 0.9 ns logic, 7.8 ns routing

Info: Critical path report for cross-domain path '<async>' -> 'posedge pclk':
Info: curr total
Info:  0.0  0.0  Source gpio_27$sb_io.D_IN_0
Info:  3.9  3.9    Net gpio_27$SB_IO_IN budget 38.542000 ns (18,31) -> (12,28)
Info:                Sink xosera_main.reg_interface.bus.reg_num_ff0_SB_DFFSR_Q_DFFLC.I0
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:275.13-295.14
Info:                  ./reg_interface.sv:18.33-18.46
Info:                  ./xosera_main.sv:177.15-217.2
Info:  1.2  5.1  Setup xosera_main.reg_interface.bus.reg_num_ff0_SB_DFFSR_Q_DFFLC.I0
Info: 1.2 ns logic, 3.9 ns routing

Info: Critical path report for cross-domain path 'posedge pclk' -> 'posedge $PACKER_GND_NET_$glb_clk':
Info: curr total
Info:  1.4  1.4  Source xosera_main.video_gen.audio_mixer.vol_l_temp_SB_DFFESR_Q_D_SB_LUT4_O_4_LC.O
Info:  4.5  5.9    Net xosera_main.video_gen.audio_mixer.vol_l_temp[2] budget 81.843002 ns (18,23) -> (25,23)
Info:                Sink xosera_main.video_gen.audio_mixer.vol_l_temp_SB_MAC16_B_DSP.B_2
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:275.13-295.14
Info:                  ./video_gen.sv:638.13-659.2
Info:                  ./audio_mixer.sv:66.37-66.47
Info:                  ./xosera_main.sv:220.11-256.2
Info:  0.1  6.0  Setup xosera_main.video_gen.audio_mixer.vol_l_temp_SB_MAC16_B_DSP.B_2
Info: 1.5 ns logic, 4.5 ns routing

Info: Critical path report for cross-domain path 'posedge pclk' -> '<async>':
Info: curr total
Info:  1.4  1.4  Source xosera_main.reg_interface.bus.reg_num_o_SB_DFFSR_Q_DFFLC.O
Info:  1.8  3.2    Net xosera_main.reg_interface.bus_reg_num[3] budget 7.882000 ns (9,27) -> (8,27)
Info:                Sink xosera_main.reg_interface.bus.write_strobe_o_SB_LUT4_I2_1_O_SB_LUT4_O_LC.I0
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:275.13-295.14
Info:                  ./reg_interface.sv:79.17-79.28
Info:                  ./xosera_main.sv:177.15-217.2
Info:  1.3  4.4  Source xosera_main.reg_interface.bus.write_strobe_o_SB_LUT4_I2_1_O_SB_LUT4_O_LC.O
Info:  4.8  9.2    Net bus_data_out_SB_LUT4_O_1_I0_SB_LUT4_O_3_I1_SB_LUT4_O_1_I3[1] budget 10.851000 ns (8,27) -> (2,18)
Info:                Sink bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 10.1  Source bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3_SB_LUT4_O_LC.O
Info:  1.8 11.9    Net bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_I3[3] budget 10.851000 ns (2,18) -> (2,19)
Info:                Sink bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 12.7  Source bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0_SB_LUT4_O_3_LC.O
Info:  3.5 16.2    Net bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_I0[3] budget 10.851000 ns (2,19) -> (7,23)
Info:                Sink bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 17.1  Source bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2_SB_LUT4_O_1_LC.O
Info:  3.0 20.1    Net bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_I2[3] budget 10.851000 ns (7,23) -> (4,24)
Info:                Sink bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 20.9  Source bus_data_out_SB_LUT4_O_6_I2_SB_LUT4_O_1_LC.O
Info:  2.4 23.3    Net bus_data_out_SB_LUT4_O_6_I2[2] budget 10.851000 ns (4,24) -> (4,26)
Info:                Sink bus_data_out_SB_LUT4_O_6_LC.I3
Info:                Defined in:
Info:                  /Users/kenj/Dev/oss-cad-suite/libexec/../share/yosys/ice40/cells_map.v:6.21-6.22
Info:  0.9 24.2  Source bus_data_out_SB_LUT4_O_6_LC.O
Info:  4.1 28.4    Net bus_data_out[1] budget 10.851000 ns (4,26) -> (13,31)
Info:                Sink gpio_37$sb_io.D_OUT_0
Info:                Defined in:
Info:                  upduino/xosera_upd.sv:275.13-295.14
Info:                  ./reg_interface.sv:21.33-21.43
Info:                  ./xosera_main.sv:177.15-217.2
Info: 7.0 ns logic, 21.3 ns routing

Info: Max frequency for clock 'pclk': 41.27 MHz (PASS at 25.14 MHz)
Info: Clock '$PACKER_GND_NET_$glb_clk' has no interior paths

Info: Max delay posedge $PACKER_GND_NET_$glb_clk -> posedge pclk                    : 4.21 ns
Info: Max delay <async>                          -> <async>                         : 8.71 ns
Info: Max delay <async>                          -> posedge pclk                    : 5.12 ns
Info: Max delay posedge pclk                     -> posedge $PACKER_GND_NET_$glb_clk: 5.98 ns
Info: Max delay posedge pclk                     -> <async>                         : 28.36 ns

Info: Slack histogram:
Info:  legend: * represents 42 endpoint(s)
Info:          + represents [1,42) endpoint(s)
Info: [ 15545,  18772) |*******+
Info: [ 18772,  21999) |***********+
Info: [ 21999,  25226) |***********+
Info: [ 25226,  28453) |***************************************+
Info: [ 28453,  31680) |******************************+
Info: [ 31680,  34907) |************************************************************ 
Info: [ 34907,  38134) |************+
Info: [ 38134,  41361) | 
Info: [ 41361,  44588) | 
Info: [ 44588,  47815) | 
Info: [ 47815,  51042) | 
Info: [ 51042,  54269) | 
Info: [ 54269,  57496) |+
Info: [ 57496,  60723) |+
Info: [ 60723,  63950) |+
Info: [ 63950,  67177) | 
Info: [ 67177,  70404) | 
Info: [ 70404,  73631) | 
Info: [ 73631,  76858) |+
Info: [ 76858,  80085) |**+

Info: Program finished normally.
