m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/grads/p/prh537/hackdac/pulpissimo/sim
vadders
Z1 DXx6 sv_std 3 std 0 22 >9az<^>2ff9DAl3OFGaAf1
Z2 DXx4 work 13 fpu_defs_fmac 0 22 NcJWHI5b4IdPR?b<^I5:N3
DXx4 work 14 adders_sv_unit 0 22 39OcX=N?lKeId6D?R`@PD1
Z3 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
31
!i10b 1
!s100 Ql8KiP`2I^<G:XP=bT4Xb3
I^6c5W521f2jQM`O[Q]M>;0
!s105 adders_sv_unit
S1
R0
Z4 w1527484280
Z5 8../ips/fpu/hdl/fpu_fmac/adders.sv
Z6 F../ips/fpu/hdl/fpu_fmac/adders.sv
Z7 L0 33
Z8 OL;L;10.7;67
Z9 !s108 1527803013.000000
!s107 ../ips/fpu/hdl/fpu_fmac/fmac.sv|../ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv|../ips/fpu/hdl/fpu_fmac/LZA.sv|../ips/fpu/hdl/fpu_fmac/adders.sv|../ips/fpu/hdl/fpu_fmac/CSA.sv|../ips/fpu/hdl/fpu_fmac/aligner.sv|../ips/fpu/hdl/fpu_fmac/wallace.sv|../ips/fpu/hdl/fpu_fmac/pp_generation.sv|../ips/fpu/hdl/fpu_fmac/booth_selector.sv|../ips/fpu/hdl/fpu_fmac/booth_encoder.sv|../ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv|../ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv|../ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv|../ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv|../ips/fpu/hdl/fpu_v0.1/fpu_private.sv|../ips/fpu/hdl/fpu_v0.1/fpu_norm.sv|../ips/fpu/hdl/fpu_v0.1/fpu_mult.sv|../ips/fpu/hdl/fpu_v0.1/fpu_itof.sv|../ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv|../ips/fpu/hdl/fpu_v0.1/fpu_core.sv|../ips/fpu/hdl/fpu_v0.1/fpu_add.sv|../ips/fpu/hdl/fpu_v0.1/fpexc.sv|../ips/fpu/hdl/fpu_v0.1/fpu_defs.sv|../ips/fpu/hdl/fpu_utils/fpu_ff.sv|
Z10 !s90 -quiet|-sv|-work|/home/grads/p/prh537/hackdac/pulpissimo/install/modelsim_libs/fpu_lib|-suppress|2583|+incdir+../ips/fpu/.|../ips/fpu/hdl/fpu_utils/fpu_ff.sv|../ips/fpu/hdl/fpu_v0.1/fpu_defs.sv|../ips/fpu/hdl/fpu_v0.1/fpexc.sv|../ips/fpu/hdl/fpu_v0.1/fpu_add.sv|../ips/fpu/hdl/fpu_v0.1/fpu_core.sv|../ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv|../ips/fpu/hdl/fpu_v0.1/fpu_itof.sv|../ips/fpu/hdl/fpu_v0.1/fpu_mult.sv|../ips/fpu/hdl/fpu_v0.1/fpu_norm.sv|../ips/fpu/hdl/fpu_v0.1/fpu_private.sv|../ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv|../ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv|../ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv|../ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv|../ips/fpu/hdl/fpu_fmac/booth_encoder.sv|../ips/fpu/hdl/fpu_fmac/booth_selector.sv|../ips/fpu/hdl/fpu_fmac/pp_generation.sv|../ips/fpu/hdl/fpu_fmac/wallace.sv|../ips/fpu/hdl/fpu_fmac/aligner.sv|../ips/fpu/hdl/fpu_fmac/CSA.sv|../ips/fpu/hdl/fpu_fmac/adders.sv|../ips/fpu/hdl/fpu_fmac/LZA.sv|../ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv|../ips/fpu/hdl/fpu_fmac/fmac.sv|
!i113 0
Z11 o-suppress 2583 -quiet -sv -work /home/grads/p/prh537/hackdac/pulpissimo/install/modelsim_libs/fpu_lib -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z12 !s92 -suppress 2583 -quiet -sv -work /home/grads/p/prh537/hackdac/pulpissimo/install/modelsim_libs/fpu_lib +incdir+../ips/fpu/. -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 tCvgOpt 0
Xadders_sv_unit
R1
R2
V39OcX=N?lKeId6D?R`@PD1
r1
!s85 0
31
!i10b 1
!s100 I>O>]C`:1>Zm8`c?g;T>d3
I39OcX=N?lKeId6D?R`@PD1
!i103 1
S1
R0
R4
R5
R6
Z14 L0 31
R8
R9
Z15 !s107 ../ips/fpu/hdl/fpu_fmac/fmac.sv|../ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv|../ips/fpu/hdl/fpu_fmac/LZA.sv|../ips/fpu/hdl/fpu_fmac/adders.sv|../ips/fpu/hdl/fpu_fmac/CSA.sv|../ips/fpu/hdl/fpu_fmac/aligner.sv|../ips/fpu/hdl/fpu_fmac/wallace.sv|../ips/fpu/hdl/fpu_fmac/pp_generation.sv|../ips/fpu/hdl/fpu_fmac/booth_selector.sv|../ips/fpu/hdl/fpu_fmac/booth_encoder.sv|../ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv|../ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv|../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv|../ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv|../ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv|../ips/fpu/hdl/fpu_v0.1/fpu_private.sv|../ips/fpu/hdl/fpu_v0.1/fpu_norm.sv|../ips/fpu/hdl/fpu_v0.1/fpu_mult.sv|../ips/fpu/hdl/fpu_v0.1/fpu_itof.sv|../ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv|../ips/fpu/hdl/fpu_v0.1/fpu_core.sv|../ips/fpu/hdl/fpu_v0.1/fpu_add.sv|../ips/fpu/hdl/fpu_v0.1/fpexc.sv|../ips/fpu/hdl/fpu_v0.1/fpu_defs.sv|../ips/fpu/hdl/fpu_utils/fpu_ff.sv|
R10
!i113 0
R11
R12
R13
valigner
R1
R2
DXx4 work 15 aligner_sv_unit 0 22 gk0fHALT?1[RZAaP>PUOk1
R3
r1
!s85 0
31
!i10b 1
!s100 =HOniB4Hh8P@AS3R:K:>Q0
IY08[K0VcaN3me`^D^4TTK2
!s105 aligner_sv_unit
S1
R0
R4
Z16 8../ips/fpu/hdl/fpu_fmac/aligner.sv
Z17 F../ips/fpu/hdl/fpu_fmac/aligner.sv
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xaligner_sv_unit
R1
R2
Vgk0fHALT?1[RZAaP>PUOk1
r1
!s85 0
31
!i10b 1
!s100 _H2f_oGPXm4^aZRXGaGUR2
Igk0fHALT?1[RZAaP>PUOk1
!i103 1
S1
R0
R4
R16
R17
R14
R8
R9
R15
R10
!i113 0
R11
R12
R13
vbooth_encoder
R1
R2
DXx4 work 21 booth_encoder_sv_unit 0 22 Rg1fdUakE1UXnKNgY[h7a1
R3
r1
!s85 0
31
!i10b 1
!s100 z>4ZJ]6iMeiOQI:fz_Kd12
IDVCEU8BO]_5;fa`MEb9FB0
!s105 booth_encoder_sv_unit
S1
R0
R4
Z18 8../ips/fpu/hdl/fpu_fmac/booth_encoder.sv
Z19 F../ips/fpu/hdl/fpu_fmac/booth_encoder.sv
Z20 L0 34
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xbooth_encoder_sv_unit
R1
R2
VRg1fdUakE1UXnKNgY[h7a1
r1
!s85 0
31
!i10b 1
!s100 F9G`cJ@46>f@zY?8A]Rzn0
IRg1fdUakE1UXnKNgY[h7a1
!i103 1
S1
R0
R4
R18
R19
Z21 L0 32
R8
R9
R15
R10
!i113 0
R11
R12
R13
vbooth_selector
R1
R2
DXx4 work 22 booth_selector_sv_unit 0 22 fk^XoldC207cX]W01a7lX2
R3
r1
!s85 0
31
!i10b 1
!s100 hc=2QJbAB=5@aKb6gZVbA3
I4XLT4[@^UjG<_=1VO`8MZ3
!s105 booth_selector_sv_unit
S1
R0
R4
Z22 8../ips/fpu/hdl/fpu_fmac/booth_selector.sv
Z23 F../ips/fpu/hdl/fpu_fmac/booth_selector.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xbooth_selector_sv_unit
R1
R2
Vfk^XoldC207cX]W01a7lX2
r1
!s85 0
31
!i10b 1
!s100 B;To]9WAMn;C[Q26mH7RZ1
Ifk^XoldC207cX]W01a7lX2
!i103 1
S1
R0
R4
R22
R23
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vcontrol_tp
R1
Z24 DXx4 work 20 fpu_defs_div_sqrt_tp 0 22 6gPW1EjEKf_GHNVUEEd=H1
DXx4 work 18 control_tp_sv_unit 0 22 LfP13;4jKXQEanWhiabJc2
R3
r1
!s85 0
31
!i10b 1
!s100 XBfBkdC]Zcn^<2IkUiY5O1
IF7N30:N<mhPjf3?D<PSgi2
!s105 control_tp_sv_unit
S1
R0
R4
Z25 8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv
Z26 F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/control_tp.sv
Z27 L0 36
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xcontrol_tp_sv_unit
R1
R24
VLfP13;4jKXQEanWhiabJc2
r1
!s85 0
31
!i10b 1
!s100 S[:[0ef_[3JAo7UP1K9=C2
ILfP13;4jKXQEanWhiabJc2
!i103 1
S1
R0
R4
R25
R26
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
vCSA
R1
R2
DXx4 work 11 CSA_sv_unit 0 22 iRjE9kSYnBZPTS5@i;UVE2
R3
r1
!s85 0
31
!i10b 1
!s100 ;J=NNmPKD_g`0EgMM`QN83
IZUdR58;3Tln1:bmbhH1R?1
!s105 CSA_sv_unit
S1
R0
R4
Z28 8../ips/fpu/hdl/fpu_fmac/CSA.sv
Z29 F../ips/fpu/hdl/fpu_fmac/CSA.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
n@c@s@a
XCSA_sv_unit
R1
R2
ViRjE9kSYnBZPTS5@i;UVE2
r1
!s85 0
31
!i10b 1
!s100 2dc]J5T52nZnZh6B[Y6LK2
IiRjE9kSYnBZPTS5@i;UVE2
!i103 1
S1
R0
R4
R28
R29
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
n@c@s@a_sv_unit
vdiv_sqrt_top_tp
R1
R24
DXx4 work 23 div_sqrt_top_tp_sv_unit 0 22 bg]EYZVokVo3F^HEnXJao3
R3
r1
!s85 0
31
!i10b 1
!s100 Gh];<9Zz``df`MS[2eNJS2
IC3_FIBgUFBzPFj2o]BbJV2
!s105 div_sqrt_top_tp_sv_unit
S1
R0
R4
Z30 8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv
Z31 F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/div_sqrt_top_tp.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xdiv_sqrt_top_tp_sv_unit
R1
R24
Vbg]EYZVokVo3F^HEnXJao3
r1
!s85 0
31
!i10b 1
!s100 <`_M@lb`Dh_HC<QaBKX9;1
Ibg]EYZVokVo3F^HEnXJao3
!i103 1
S1
R0
R4
R30
R31
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfmac
R1
R2
DXx4 work 12 fmac_sv_unit 0 22 Bz9ejXeVX>_^Ik[YCkC:13
R3
r1
!s85 0
31
!i10b 1
!s100 X17eH0H;kU;5PLPFz_[UT3
I8=V90ggzEn>OT?j8EPCMQ0
!s105 fmac_sv_unit
S1
R0
R4
Z32 8../ips/fpu/hdl/fpu_fmac/fmac.sv
Z33 F../ips/fpu/hdl/fpu_fmac/fmac.sv
Z34 L0 35
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfmac_sv_unit
R1
R2
VBz9ejXeVX>_^Ik[YCkC:13
r1
!s85 0
31
!i10b 1
!s100 1LnJQdYMgiiTSOPWWWPD^1
IBz9ejXeVX>_^Ik[YCkC:13
!i103 1
S1
R0
R4
R32
R33
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfp_fma_wrapper
R1
Z35 !s110 1527803014
!i10b 1
!s100 ;C>W0GD8mWJN8?VOhbnY@0
Ig>o4TeA[mm>3jAQe>znYS2
R3
!s105 fp_fma_wrapper_sv_unit
S1
R0
R4
8../ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv
F../ips/fpu/hdl/fpu_v0.1/fp_fma_wrapper.sv
R21
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
vfpexc
R1
Z36 DXx4 work 8 fpu_defs 0 22 ;I2QY8>1LAgZzC7Sm:Fo03
DXx4 work 13 fpexc_sv_unit 0 22 N3_9zDA`b8Ce4T72lWEaK1
R3
r1
!s85 0
31
!i10b 1
!s100 H:?ImXbz5f=2`5:0fG?f:2
I3PD?dDjI:D06bIJ9_UYT:3
!s105 fpexc_sv_unit
S1
R0
R4
Z37 8../ips/fpu/hdl/fpu_v0.1/fpexc.sv
Z38 F../ips/fpu/hdl/fpu_v0.1/fpexc.sv
Z39 L0 37
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpexc_sv_unit
R1
R36
VN3_9zDA`b8Ce4T72lWEaK1
r1
!s85 0
31
!i10b 1
!s100 HGQgKMUlMMPnV44Z0JC`F2
IN3_9zDA`b8Ce4T72lWEaK1
!i103 1
S1
R0
R4
R37
R38
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_add
R1
R36
DXx4 work 15 fpu_add_sv_unit 0 22 3NQBOizKkcnzB74glGdhh3
R3
r1
!s85 0
31
!i10b 1
!s100 4EJ;K9:G@F@hSQd9CD:0h2
IdC9nQmJffBD;KSlcalNVi1
!s105 fpu_add_sv_unit
S1
R0
R4
Z40 8../ips/fpu/hdl/fpu_v0.1/fpu_add.sv
Z41 F../ips/fpu/hdl/fpu_v0.1/fpu_add.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_add_sv_unit
R1
R36
V3NQBOizKkcnzB74glGdhh3
r1
!s85 0
31
!i10b 1
!s100 PGQ8:A3TIX:Dk74k5bN?01
I3NQBOizKkcnzB74glGdhh3
!i103 1
S1
R0
R4
R40
R41
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_core
R1
R36
DXx4 work 16 fpu_core_sv_unit 0 22 96GDQOL:NN4BUP`C<jY9o3
R3
r1
!s85 0
31
!i10b 1
!s100 S2?O>HM?`?RRFOIN>D3652
I^9iC^fa@nA2^_d5bbCfR63
!s105 fpu_core_sv_unit
S1
R0
R4
Z42 8../ips/fpu/hdl/fpu_v0.1/fpu_core.sv
Z43 F../ips/fpu/hdl/fpu_v0.1/fpu_core.sv
R39
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_core_sv_unit
R1
R36
V96GDQOL:NN4BUP`C<jY9o3
r1
!s85 0
31
!i10b 1
!s100 ?>3EKQ4f`kVok6kR@MbZf3
I96GDQOL:NN4BUP`C<jY9o3
!i103 1
S1
R0
R4
R42
R43
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_defs
R1
R35
!i10b 1
!s100 hGRQhONDGbzf]<f?BI>;d0
I;I2QY8>1LAgZzC7Sm:Fo03
V;I2QY8>1LAgZzC7Sm:Fo03
S1
R0
R4
8../ips/fpu/hdl/fpu_v0.1/fpu_defs.sv
F../ips/fpu/hdl/fpu_v0.1/fpu_defs.sv
Z44 L0 20
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_defs_div_sqrt_tp
R1
R35
!i10b 1
!s100 _<ZYIC=Pi]m^TBk]BcUI20
I6gPW1EjEKf_GHNVUEEd=H1
V6gPW1EjEKf_GHNVUEEd=H1
S1
R0
R4
8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv
F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_defs_div_sqrt_tp.sv
L0 18
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_defs_fmac
R1
R35
!i10b 1
!s100 j3EZRRX:6M6e6<mG1`^cD1
INcJWHI5b4IdPR?b<^I5:N3
VNcJWHI5b4IdPR?b<^I5:N3
S1
R0
R4
8../ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv
F../ips/fpu/hdl/fpu_fmac/fpu_defs_fmac.sv
R44
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_ff
R1
R35
!i10b 1
!s100 EM8JAJ>_zcnPQ9<_:AbYW3
I^<]2WAPLToAc854i@@DX^1
R3
!s105 fpu_ff_sv_unit
S1
R0
R4
8../ips/fpu/hdl/fpu_utils/fpu_ff.sv
F../ips/fpu/hdl/fpu_utils/fpu_ff.sv
R14
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_ftoi
R1
R36
DXx4 work 16 fpu_ftoi_sv_unit 0 22 Ji9HTYh4PccWiJR`>8bcR1
R3
r1
!s85 0
31
!i10b 1
!s100 6JSWDH:27SQh2:Xncej8O0
IPf>;<mXm<5zKb941Qo>Od1
!s105 fpu_ftoi_sv_unit
S1
R0
R4
Z45 8../ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv
Z46 F../ips/fpu/hdl/fpu_v0.1/fpu_ftoi.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_ftoi_sv_unit
R1
R36
VJi9HTYh4PccWiJR`>8bcR1
r1
!s85 0
31
!i10b 1
!s100 o`djz0OREeMzg`M@77WX12
IJi9HTYh4PccWiJR`>8bcR1
!i103 1
S1
R0
R4
R45
R46
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_itof
R1
R36
DXx4 work 16 fpu_itof_sv_unit 0 22 AKm<9b0iHWoJM4ca?j3=J0
R3
r1
!s85 0
31
!i10b 1
!s100 aQQl:Q0FF0OOLh_d5YaUU3
Ig?@k@F?@Sg?aN@=S4ARd33
!s105 fpu_itof_sv_unit
S1
R0
R4
Z47 8../ips/fpu/hdl/fpu_v0.1/fpu_itof.sv
Z48 F../ips/fpu/hdl/fpu_v0.1/fpu_itof.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_itof_sv_unit
R1
R36
VAKm<9b0iHWoJM4ca?j3=J0
r1
!s85 0
31
!i10b 1
!s100 Aj>Sb@iBgf<;^VkI6>_oS3
IAKm<9b0iHWoJM4ca?j3=J0
!i103 1
S1
R0
R4
R47
R48
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_mult
R1
R36
DXx4 work 16 fpu_mult_sv_unit 0 22 >d_A9lck>`^?jannmSYhL0
R3
r1
!s85 0
31
!i10b 1
!s100 _PNA=JY6_@i`foI1NWgff0
Ic]WVciUl8BhH0A>4c[::`1
!s105 fpu_mult_sv_unit
S1
R0
R4
Z49 8../ips/fpu/hdl/fpu_v0.1/fpu_mult.sv
Z50 F../ips/fpu/hdl/fpu_v0.1/fpu_mult.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_mult_sv_unit
R1
R36
V>d_A9lck>`^?jannmSYhL0
r1
!s85 0
31
!i10b 1
!s100 @[GNDR=DB>??AKMBSmP4:3
I>d_A9lck>`^?jannmSYhL0
!i103 1
S1
R0
R4
R49
R50
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_norm
R1
R36
DXx4 work 16 fpu_norm_sv_unit 0 22 ^BG6H2>@WcDAb>jb[Qi3g0
R3
r1
!s85 0
31
!i10b 1
!s100 `o8Zm7>f0ThUj<W:YHLB_0
I1AjhK]bUUn7kHD^2YMgjA0
!s105 fpu_norm_sv_unit
S1
R0
R4
Z51 8../ips/fpu/hdl/fpu_v0.1/fpu_norm.sv
Z52 F../ips/fpu/hdl/fpu_v0.1/fpu_norm.sv
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_norm_div_sqrt
R1
R24
DXx4 work 25 fpu_norm_div_sqrt_sv_unit 0 22 Y2gbMzF9eFSK1W9H7;CD21
R3
r1
!s85 0
31
!i10b 1
!s100 4SZm`XBFS^03]Yc_An@h=3
IaBEfUZfDU5d?lPSK>QbU61
!s105 fpu_norm_div_sqrt_sv_unit
S1
R0
R4
Z53 8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv
Z54 F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/fpu_norm_div_sqrt.sv
L0 44
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_norm_div_sqrt_sv_unit
R1
R24
VY2gbMzF9eFSK1W9H7;CD21
r1
!s85 0
31
!i10b 1
!s100 U9gRVnCiVHGXA2zOP_cS11
IY2gbMzF9eFSK1W9H7;CD21
!i103 1
S1
R0
R4
R53
R54
L0 42
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_norm_fmac
R1
R2
DXx4 work 21 fpu_norm_fmac_sv_unit 0 22 O3X:bhUD5G0IO@Ci`zF4@1
R3
r1
!s85 0
31
!i10b 1
!s100 efd?>znnY<L218:]`G]K<3
I>Ua54cgXYHhb_H[EGJ<ZN1
!s105 fpu_norm_fmac_sv_unit
S1
R0
R4
Z55 8../ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv
Z56 F../ips/fpu/hdl/fpu_fmac/fpu_norm_fmac.sv
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_norm_fmac_sv_unit
R1
R2
VO3X:bhUD5G0IO@Ci`zF4@1
r1
!s85 0
31
!i10b 1
!s100 `9oighW=@4z5G70nd<VEo3
IO3X:bhUD5G0IO@Ci`zF4@1
!i103 1
S1
R0
R4
R55
R56
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_norm_sv_unit
R1
R36
V^BG6H2>@WcDAb>jb[Qi3g0
r1
!s85 0
31
!i10b 1
!s100 ACg]8m7HW3X[EzQL`kcdR3
I^BG6H2>@WcDAb>jb[Qi3g0
!i103 1
S1
R0
R4
R51
R52
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
vfpu_private
R1
R36
DXx4 work 19 fpu_private_sv_unit 0 22 [neOdEa?GZaMOg]9?PI2c3
R3
r1
!s85 0
31
!i10b 1
!s100 VKhT=Pn<FBhd3kR:5:N2M0
IgNT6PBK6jziL8b:l>UY<A0
!s105 fpu_private_sv_unit
S1
R0
R4
Z57 8../ips/fpu/hdl/fpu_v0.1/fpu_private.sv
Z58 F../ips/fpu/hdl/fpu_v0.1/fpu_private.sv
R27
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xfpu_private_sv_unit
R1
R36
V[neOdEa?GZaMOg]9?PI2c3
r1
!s85 0
31
!i10b 1
!s100 RkAg]55MUlSI5@RNn4T]G3
I[neOdEa?GZaMOg]9?PI2c3
!i103 1
S1
R0
R4
R57
R58
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
viteration_div_sqrt
R1
R35
!i10b 1
!s100 GS<i9GCCej[@>dlTbhh2A2
IGnIbRTRIE=OeKBj:PYJQl0
R3
!s105 iteration_div_sqrt_sv_unit
S1
R0
R4
8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv
F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt.sv
R21
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
viteration_div_sqrt_first
R1
R35
!i10b 1
!s100 kb6DGnG<Szj2AKSC;I5h?1
I]ofKgcmaB`3hBY`FcdEmn2
R3
!s105 iteration_div_sqrt_first_sv_unit
S1
R0
R4
8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv
F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/iteration_div_sqrt_first.sv
R21
R8
r1
!s85 0
31
R9
R15
R10
!i113 0
R11
R12
R13
vLZA
R1
R2
DXx4 work 11 LZA_sv_unit 0 22 @WleI9K0z0e3OEBiI@i7I1
R3
r1
!s85 0
31
!i10b 1
!s100 >[^g[RA3[zcO;34ooN9lT3
I1PokiBNNMn@XW:Jz7?]YP2
!s105 LZA_sv_unit
S1
R0
R4
Z59 8../ips/fpu/hdl/fpu_fmac/LZA.sv
Z60 F../ips/fpu/hdl/fpu_fmac/LZA.sv
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
n@l@z@a
XLZA_sv_unit
R1
R2
V@WleI9K0z0e3OEBiI@i7I1
r1
!s85 0
31
!i10b 1
!s100 dB0XM?E3R1d49eL?^e_3S3
I@WleI9K0z0e3OEBiI@i7I1
!i103 1
S1
R0
R4
R59
R60
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
n@l@z@a_sv_unit
vnrbd_nrsc_tp
R1
R24
DXx4 work 20 nrbd_nrsc_tp_sv_unit 0 22 <mnWjXZYODR^EPeKgjamb0
R3
r1
!s85 0
31
!i10b 1
!s100 KYam@Qdboh0ROo<d4AESd2
I4BHQ>DF@FD3ibK4DdRi7m3
!s105 nrbd_nrsc_tp_sv_unit
S1
R0
R4
Z61 8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv
Z62 F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/nrbd_nrsc_tp.sv
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xnrbd_nrsc_tp_sv_unit
R1
R24
V<mnWjXZYODR^EPeKgjamb0
r1
!s85 0
31
!i10b 1
!s100 n9I`b<MW=>YeAO:@0>Qd22
I<mnWjXZYODR^EPeKgjamb0
!i103 1
S1
R0
R4
R61
R62
R14
R8
R9
R15
R10
!i113 0
R11
R12
R13
vpp_generation
R1
R2
DXx4 work 21 pp_generation_sv_unit 0 22 KV>VfViZ03]8ziX_zl2c50
R3
r1
!s85 0
31
!i10b 1
!s100 SOgjHB3eW00D0^bJ8Y4lX0
Ii;`GeSgjETae2Q:TVe`C21
!s105 pp_generation_sv_unit
S1
R0
R4
Z63 8../ips/fpu/hdl/fpu_fmac/pp_generation.sv
Z64 F../ips/fpu/hdl/fpu_fmac/pp_generation.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xpp_generation_sv_unit
R1
R2
VKV>VfViZ03]8ziX_zl2c50
r1
!s85 0
31
!i10b 1
!s100 0EJBEPZL;[ahEY72adM@43
IKV>VfViZ03]8ziX_zl2c50
!i103 1
S1
R0
R4
R63
R64
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vpreprocess
R1
R24
DXx4 work 18 preprocess_sv_unit 0 22 k`V2668kJ^gH3k4B_gTlN1
R3
r1
!s85 0
31
!i10b 1
!s100 ISH5S59>@KInGa9ZX28`a3
IZ?i=<c6EJ5XiREbO<3lX_2
!s105 preprocess_sv_unit
S1
R0
R4
Z65 8../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv
Z66 F../ips/fpu/hdl/fpu_div_sqrt_tp_nlp/preprocess.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
vpreprocess_fmac
R1
R2
DXx4 work 23 preprocess_fmac_sv_unit 0 22 Wl6>m7aVEAJjbG?I<2;ml3
R3
r1
!s85 0
31
!i10b 1
!s100 PaJ@dkUEkDdS85GIoZQFB2
IEeXbCF0ND52laQD68Smfo3
!s105 preprocess_fmac_sv_unit
S1
R0
R4
Z67 8../ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv
Z68 F../ips/fpu/hdl/fpu_fmac/preprocess_fmac.sv
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xpreprocess_fmac_sv_unit
R1
R2
VWl6>m7aVEAJjbG?I<2;ml3
r1
!s85 0
31
!i10b 1
!s100 CU55egh4E^YX;Qf;e9ZPB1
IWl6>m7aVEAJjbG?I<2;ml3
!i103 1
S1
R0
R4
R67
R68
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xpreprocess_sv_unit
R1
R24
Vk`V2668kJ^gH3k4B_gTlN1
r1
!s85 0
31
!i10b 1
!s100 4MdciCAfeUbIzNfIlLWa<0
Ik`V2668kJ^gH3k4B_gTlN1
!i103 1
S1
R0
R4
R65
R66
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
vriscv_fpu
R1
R36
DXx4 work 17 riscv_fpu_sv_unit 0 22 B8PDnYRjCoke1fIA:178H0
R3
r1
!s85 0
31
!i10b 1
!s100 FKVjl0><cg;@zX^zPaP7S3
IiFW3E27@`WCGTUMH7PlMU2
!s105 riscv_fpu_sv_unit
S1
R0
R4
Z69 8../ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv
Z70 F../ips/fpu/hdl/fpu_v0.1/riscv_fpu.sv
R34
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xriscv_fpu_sv_unit
R1
R36
VB8PDnYRjCoke1fIA:178H0
r1
!s85 0
31
!i10b 1
!s100 SAUl?FaRl1IFjS_^WUTHn3
IB8PDnYRjCoke1fIA:178H0
!i103 1
S1
R0
R4
R69
R70
R7
R8
R9
R15
R10
!i113 0
R11
R12
R13
vwallace
R1
R2
DXx4 work 15 wallace_sv_unit 0 22 z^bB];go[ViRS>`CnH1JC0
R3
r1
!s85 0
31
!i10b 1
!s100 11Td7lieZ5hO<BLPa?_ME2
Ii@;@h:c5P36[cX?P7KeBB1
!s105 wallace_sv_unit
S1
R0
R4
Z71 8../ips/fpu/hdl/fpu_fmac/wallace.sv
Z72 F../ips/fpu/hdl/fpu_fmac/wallace.sv
R20
R8
R9
R15
R10
!i113 0
R11
R12
R13
Xwallace_sv_unit
R1
R2
Vz^bB];go[ViRS>`CnH1JC0
r1
!s85 0
31
!i10b 1
!s100 V;V^bm=JOKY?;9gg9VN=:1
Iz^bB];go[ViRS>`CnH1JC0
!i103 1
S1
R0
R4
R71
R72
R21
R8
R9
R15
R10
!i113 0
R11
R12
R13
