Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1.2 (lin64) Build 3605665 Fri Aug  5 22:52:02 MDT 2022
| Date         : Sat Dec  9 06:24:30 2023
| Host         : brg-zhang-xcel.ece.cornell.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
----------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 678320 | 107629 |          0 |   1303680 | 52.03 |
|   LUT as Logic             | 617336 | 101652 |          0 |   1303680 | 47.35 |
|   LUT as Memory            |  60984 |   5977 |          0 |    600960 | 10.15 |
|     LUT as Distributed RAM |   9268 |   4564 |            |           |       |
|     LUT as Shift Register  |  51716 |   1413 |            |           |       |
| CLB Registers              | 736553 | 136086 |          0 |   2607360 | 28.25 |
|   Register as Flip Flop    | 736549 | 136082 |          0 |   2607360 | 28.25 |
|   Register as Latch        |      0 |      0 |          0 |   2607360 |  0.00 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  32357 |    946 |          0 |    162960 | 19.86 |
| F7 Muxes                   |   9098 |   1683 |          0 |    651840 |  1.40 |
| F8 Muxes                   |    682 |    446 |          0 |    325920 |  0.21 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 398    |          Yes |           - |          Set |
| 4054   |          Yes |           - |        Reset |
| 18838  |          Yes |         Set |            - |
| 713259 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 132501 |      0 |          0 |    162960 | 81.31 |
|   CLBL                                     |  69595 |      0 |            |           |       |
|   CLBM                                     |  62906 |      0 |            |           |       |
| LUT as Logic                               | 617336 | 101652 |          0 |   1303680 | 47.35 |
|   using O5 output only                     |   7991 |        |            |           |       |
|   using O6 output only                     | 519132 |        |            |           |       |
|   using O5 and O6                          |  90213 |        |            |           |       |
| LUT as Memory                              |  60984 |   5977 |          0 |    600960 | 10.15 |
|   LUT as Distributed RAM                   |   9268 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    662 |        |            |           |       |
|     using O5 and O6                        |   8606 |        |            |           |       |
|   LUT as Shift Register                    |  51716 |   1413 |            |           |       |
|     using O5 output only                   |      3 |        |            |           |       |
|     using O6 output only                   |  26070 |        |            |           |       |
|     using O5 and O6                        |  25643 |        |            |           |       |
| CLB Registers                              | 736553 |      0 |          0 |   2607360 | 28.25 |
|   Register driven from within the CLB      | 400229 |        |            |           |       |
|   Register driven from outside the CLB     | 336324 |        |            |           |       |
|     LUT in front of the register is unused | 220411 |        |            |           |       |
|     LUT in front of the register is used   | 115913 |        |            |           |       |
| Unique Control Sets                        |  18530 |        |          0 |    325920 |  5.69 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+------+-------+------------+-----------+-------+
|     Site Type     | Used | Fixed | Prohibited | Available | Util% |
+-------------------+------+-------+------------+-----------+-------+
| Block RAM Tile    |  651 |     0 |          0 |      2016 | 32.29 |
|   RAMB36/FIFO*    |  590 |   193 |          0 |      2016 | 29.27 |
|     RAMB36E2 only |  590 |       |            |           |       |
|   RAMB18          |  122 |     5 |          0 |      4032 |  3.03 |
|     RAMB18E2 only |  122 |       |            |           |       |
| URAM              |  298 |     0 |          0 |       960 | 31.04 |
+-------------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 1666 |     4 |          0 |      9024 | 18.46 |
|   DSP48E2 only | 1666 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   72 |    32 |          0 |      1008 |  7.14 |
|   BUFGCE             |   45 |     5 |          0 |       288 | 15.63 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| CMACE4               |    0 |     0 |          0 |         8 |  0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 | 66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 | 66.67 |
| HBM_REF_CLK          |    1 |     1 |          0 |         2 | 50.00 |
| HBM_SNGLBLI_INTF_APB |    1 |     1 |          0 |        32 |  3.13 |
| HBM_SNGLBLI_INTF_AXI |   16 |    16 |          0 |        32 | 50.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |  0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |  0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |  0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 | 25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 713259 |            Register |
| LUT3                 | 202435 |                 CLB |
| LUT6                 | 168996 |                 CLB |
| LUT2                 | 141026 |                 CLB |
| LUT4                 | 121389 |                 CLB |
| SRL16E               |  61732 |                 CLB |
| LUT5                 |  61081 |                 CLB |
| CARRY8               |  32357 |                 CLB |
| FDSE                 |  18838 |            Register |
| SRLC32E              |  15613 |                 CLB |
| RAMD32               |  15174 |                 CLB |
| LUT1                 |  12622 |                 CLB |
| MUXF7                |   9098 |                 CLB |
| FDCE                 |   4054 |            Register |
| RAMS32               |   2132 |                 CLB |
| DSP48E2              |   1666 |          Arithmetic |
| MUXF8                |    682 |                 CLB |
| RAMB36E2             |    590 |            BLOCKRAM |
| RAMD64E              |    528 |                 CLB |
| FDPE                 |    398 |            Register |
| URAM288              |    298 |            BLOCKRAM |
| RAMB18E2             |    122 |            BLOCKRAM |
| BUFGCE               |     45 |               Clock |
| RAMS64E              |     40 |                 CLB |
| BUFG_GT              |     22 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| HBM_SNGLBLI_INTF_AXI |     16 |            Advanced |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| HBM_SNGLBLI_INTF_APB |      1 |            Advanced |
| HBM_REF_CLK          |      1 |            Advanced |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+------------------------------------------------------+------+
|                       Ref Name                       | Used |
+------------------------------------------------------+------+
| xsdbm                                                |    1 |
| ulp_xbar_3                                           |    1 |
| ulp_xbar_2                                           |    1 |
| ulp_xbar_1                                           |    1 |
| ulp_xbar_0                                           |    1 |
| ulp_ulp_ucs_0                                        |    1 |
| ulp_ulp_cmp_0                                        |    1 |
| ulp_s00_regslice_17                                  |    1 |
| ulp_s00_regslice_16                                  |    1 |
| ulp_s00_regslice_15                                  |    1 |
| ulp_regslice_control_userpf_2                        |    1 |
| ulp_regslice_control_userpf_1                        |    1 |
| ulp_regslice_control_userpf_0                        |    1 |
| ulp_proc_sys_reset_kernel_slr2_0                     |    1 |
| ulp_proc_sys_reset_kernel_slr1_0                     |    1 |
| ulp_proc_sys_reset_kernel_slr0_0                     |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0                       |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0                       |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0                       |    1 |
| ulp_m01_regslice_5                                   |    1 |
| ulp_m01_regslice_4                                   |    1 |
| ulp_m01_regslice_3                                   |    1 |
| ulp_m00_regslice_5                                   |    1 |
| ulp_m00_regslice_4                                   |    1 |
| ulp_m00_regslice_3                                   |    1 |
| ulp_ii_level0_wire_0                                 |    1 |
| ulp_hmss_0_0                                         |    1 |
| ulp_buffer_Bert_layer_dataflow_region_2_1_outp_ln0_0 |    1 |
| ulp_buffer_Bert_layer_dataflow_region_1_1_outp_v_0   |    1 |
| ulp_buffer_Bert_layer_dataflow_region_1_1_outp_q_0   |    1 |
| ulp_buffer_Bert_layer_dataflow_region_1_1_outp_k_0   |    1 |
| ulp_buffer_Bert_layer_dataflow_region_1_1_outp_inp_0 |    1 |
| ulp_axi_vip_data_0                                   |    1 |
| ulp_axi_vip_ctrl_userpf_2                            |    1 |
| ulp_axi_vip_ctrl_userpf_1                            |    1 |
| ulp_axi_vip_ctrl_userpf_0                            |    1 |
| ulp_axi_gpio_null_2                                  |    1 |
| ulp_axi_gpio_null_1                                  |    1 |
| ulp_axi_gpio_null_0                                  |    1 |
| ulp_auto_cc_5                                        |    1 |
| ulp_auto_cc_4                                        |    1 |
| ulp_auto_cc_3                                        |    1 |
| ulp_auto_cc_2                                        |    1 |
| ulp_auto_cc_1                                        |    1 |
| ulp_auto_cc_0                                        |    1 |
| ulp_Bert_layer_dataflow_region_3_1_0                 |    1 |
| ulp_Bert_layer_dataflow_region_2_1_0                 |    1 |
| ulp_Bert_layer_dataflow_region_1_1_0                 |    1 |
| ulp                                                  |    1 |
| level0_ii_level0_pipe_0                              |    1 |
| blp_wrapper                                          |    1 |
| bd_85ad_vip_S10_0                                    |    1 |
| bd_85ad_vip_S09_0                                    |    1 |
| bd_85ad_vip_S08_0                                    |    1 |
| bd_85ad_vip_S07_0                                    |    1 |
| bd_85ad_vip_S06_0                                    |    1 |
| bd_85ad_vip_S05_0                                    |    1 |
| bd_85ad_vip_S04_0                                    |    1 |
| bd_85ad_vip_S03_0                                    |    1 |
| bd_85ad_vip_S02_0                                    |    1 |
| bd_85ad_vip_S01_0                                    |    1 |
| bd_85ad_vip_S00_0                                    |    1 |
| bd_85ad_slice9_8_0                                   |    1 |
| bd_85ad_slice8_7_0                                   |    1 |
| bd_85ad_slice7_5_0                                   |    1 |
| bd_85ad_slice6_6_0                                   |    1 |
| bd_85ad_slice5_4_0                                   |    1 |
| bd_85ad_slice4_3_0                                   |    1 |
| bd_85ad_slice3_2_0                                   |    1 |
| bd_85ad_slice2_1_0                                   |    1 |
| bd_85ad_slice1_0_0                                   |    1 |
| bd_85ad_slice10_10_0                                 |    1 |
| bd_85ad_slice0_9_0                                   |    1 |
| bd_85ad_interconnect9_8_0                            |    1 |
| bd_85ad_interconnect8_7_0                            |    1 |
| bd_85ad_interconnect7_5_0                            |    1 |
| bd_85ad_interconnect6_6_0                            |    1 |
| bd_85ad_interconnect5_4_0                            |    1 |
| bd_85ad_interconnect4_3_0                            |    1 |
| bd_85ad_interconnect3_2_0                            |    1 |
| bd_85ad_interconnect2_1_0                            |    1 |
| bd_85ad_interconnect1_0_0                            |    1 |
| bd_85ad_interconnect10_10_0                          |    1 |
| bd_85ad_interconnect0_9_0                            |    1 |
| bd_85ad_init_reduce_0                                |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0                        |    1 |
| bd_85ad_hbm_reset_sync_SLR1_0                        |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0                        |    1 |
| bd_85ad_hbm_inst_0                                   |    1 |
| bd_85ad_axi_apb_bridge_inst_0                        |    1 |
| bd_7cf0_bsip_0                                       |    1 |
| bd_7cf0_bs_switch_1_0                                |    1 |
| bd_7cf0_axi_jtag_0                                   |    1 |
| bd_58f6_xsdbm_0                                      |    1 |
| bd_58f6_lut_buffer_0                                 |    1 |
| bd_22c0_xbar_1                                       |    1 |
| bd_22c0_xbar_0                                       |    1 |
| bd_22c0_psreset_kernel_01_0                          |    1 |
| bd_22c0_psreset_kernel_00_0                          |    1 |
| bd_22c0_psreset_hbm_0                                |    1 |
| bd_22c0_psreset_aclk_freerun_0                       |    1 |
| bd_22c0_gpio_ucs_control_status_0                    |    1 |
| bd_22c0_gpio_gapping_demand_0                        |    1 |
| bd_22c0_gapping_demand_update_0                      |    1 |
| bd_22c0_gapping_demand_toggle_0                      |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0           |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0           |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0                 |    1 |
| bd_22c0_frequency_counter_aclk_0                     |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0                 |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0                 |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0            |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0            |    1 |
| bd_22c0_fanout_aresetn_hbm_0                         |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0                 |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0                 |    1 |
| bd_22c0_clock_throttling_avg_0                       |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0            |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0            |    1 |
| bd_22c0_clock_shutdown_latch_0                       |    1 |
| bd_22c0_clkwiz_hbm_0                                 |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0                      |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0                      |    1 |
| bd_22c0_clk_hbm_adapt_0                              |    1 |
| bd_22c0_build_info_0                                 |    1 |
| bd_22c0_auto_cc_0                                    |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0                  |    1 |
| bd_22c0_aclk_kernel_01_adapt_0                       |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0                  |    1 |
| bd_22c0_aclk_kernel_00_adapt_0                       |    1 |
| bd_097b_user_debug_hub_0                             |    1 |
| bd_097b_user_debug_bridge_0                          |    1 |
| bd_097b_build_info_0                                 |    1 |
+------------------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    |  6461 |       |     23040 | 28.04 |
|   SLR1 -> SLR2                   |  3400 |       |           | 14.76 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  3061 |       |           | 13.29 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    |  9268 |       |     23040 | 40.23 |
|   SLR0 -> SLR1                   |  4769 |       |           | 20.70 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  4499 |       |           | 19.53 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 15729 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+------+------+
| FROM \ TO | SLR2 | SLR1 | SLR0 |
+-----------+------+------+------+
| SLR2      |    0 | 2969 |   92 |
| SLR1      | 3333 |    0 | 4407 |
| SLR0      |   67 | 4702 |    0 |
+-----------+------+------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  35573 |  49908 |  47020 |  64.73 |  92.42 |  87.07 |
|   CLBL                     |  18250 |  26429 |  24916 |  62.33 |  90.26 |  85.10 |
|   CLBM                     |  17323 |  23479 |  22104 |  67.46 |  94.98 |  89.42 |
| CLB LUTs                   | 150689 | 289584 | 238047 |  34.27 |  67.03 |  55.10 |
|   LUT as Logic             | 133548 | 271306 | 212482 |  30.37 |  62.80 |  49.19 |
|     using O5 output only   |   2931 |   2294 |   2766 |   0.67 |   0.53 |   0.64 |
|     using O6 output only   | 109434 | 231015 | 178683 |  24.89 |  53.48 |  41.36 |
|     using O5 and O6        |  21183 |  37997 |  31033 |   4.82 |   8.80 |   7.18 |
|   LUT as Memory            |  17141 |  18278 |  25565 |   8.34 |   9.24 |  12.93 |
|     LUT as Distributed RAM |   3114 |   4278 |   1876 |   1.52 |   2.16 |   0.95 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    264 |    390 |      8 |   0.13 |   0.20 |  <0.01 |
|       using O5 and O6      |   2850 |   3888 |   1868 |   1.39 |   1.97 |   0.94 |
|     LUT as Shift Register  |  14027 |  14000 |  23689 |   6.83 |   7.08 |  11.98 |
|       using O5 output only |      0 |      1 |      2 |   0.00 |  <0.01 |  <0.01 |
|       using O6 output only |   5443 |   5347 |  15280 |   2.65 |   2.70 |   7.73 |
|       using O5 and O6      |   8584 |   8652 |   8407 |   4.18 |   4.38 |   4.25 |
| CLB Registers              | 185239 | 298835 | 252479 |  21.07 |  34.59 |  29.22 |
| CARRY8                     |   3967 |  17437 |  10953 |   7.22 |  32.29 |  20.28 |
| F7 Muxes                   |   2183 |   4045 |   2870 |   0.99 |   1.87 |   1.33 |
| F8 Muxes                   |    126 |    344 |    212 |   0.11 |   0.32 |   0.20 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |    177 |  141.5 |  332.5 |  26.34 |  21.06 |  49.48 |
|   RAMB36/FIFO              |    152 |    123 |    315 |  22.62 |  18.30 |  46.88 |
|     RAMB36E2 only          |    152 |    123 |    315 |  22.62 |  18.30 |  46.88 |
|   RAMB18                   |     50 |     37 |     35 |   3.72 |   2.75 |   2.60 |
|     RAMB18E2 only          |     50 |     37 |     35 |   3.72 |   2.75 |   2.60 |
| URAM                       |      0 |    151 |    147 |   0.00 |  47.19 |  45.94 |
| DSPs                       |    384 |    550 |    732 |  13.33 |  17.90 |  23.83 |
| Unique Control Sets        |   5290 |   7444 |   5865 |   4.81 |   6.89 |   5.43 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


