// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module GAT_compute_one_graph_compute_all_scores (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        scores_target_V_address0,
        scores_target_V_ce0,
        scores_target_V_q0,
        scores_target_V_address1,
        scores_target_V_ce1,
        scores_target_V_q1,
        scores_source_V_address0,
        scores_source_V_ce0,
        scores_source_V_q0,
        all_scores_V_address1,
        all_scores_V_ce1,
        all_scores_V_we1,
        all_scores_V_d1
);

parameter    ap_ST_fsm_pp0_stage0 = 19'd1;
parameter    ap_ST_fsm_pp0_stage1 = 19'd2;
parameter    ap_ST_fsm_pp0_stage2 = 19'd4;
parameter    ap_ST_fsm_pp0_stage3 = 19'd8;
parameter    ap_ST_fsm_pp0_stage4 = 19'd16;
parameter    ap_ST_fsm_pp0_stage5 = 19'd32;
parameter    ap_ST_fsm_pp0_stage6 = 19'd64;
parameter    ap_ST_fsm_pp0_stage7 = 19'd128;
parameter    ap_ST_fsm_pp0_stage8 = 19'd256;
parameter    ap_ST_fsm_pp0_stage9 = 19'd512;
parameter    ap_ST_fsm_pp0_stage10 = 19'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 19'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 19'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 19'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 19'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 19'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 19'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 19'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 19'd262144;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [8:0] scores_target_V_address0;
output   scores_target_V_ce0;
input  [27:0] scores_target_V_q0;
output  [8:0] scores_target_V_address1;
output   scores_target_V_ce1;
input  [27:0] scores_target_V_q1;
output  [8:0] scores_source_V_address0;
output   scores_source_V_ce0;
input  [27:0] scores_source_V_q0;
output  [15:0] all_scores_V_address1;
output   all_scores_V_ce1;
output   all_scores_V_we1;
output  [27:0] all_scores_V_d1;

reg ap_idle;
reg[8:0] scores_target_V_address0;
reg scores_target_V_ce0;
reg[8:0] scores_target_V_address1;
reg scores_target_V_ce1;
reg scores_source_V_ce0;
reg[15:0] all_scores_V_address1;
reg all_scores_V_ce1;
reg all_scores_V_we1;
reg[27:0] all_scores_V_d1;

(* fsm_encoding = "none" *) reg   [18:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state27_pp0_stage7_iter1;
wire    ap_block_pp0_stage7_subdone;
reg   [0:0] icmp_ln78_reg_2175;
reg    ap_condition_exit_pp0_iter0_stage7;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage18;
wire    ap_block_state19_pp0_stage18_iter0;
wire    ap_block_pp0_stage18_subdone;
reg   [27:0] reg_495;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_block_state23_pp0_stage3_iter1;
wire    ap_block_pp0_stage3_11001;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_block_state24_pp0_stage4_iter1;
wire    ap_block_pp0_stage4_11001;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_state6_pp0_stage5_iter0;
wire    ap_block_state25_pp0_stage5_iter1;
wire    ap_block_pp0_stage5_11001;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_state7_pp0_stage6_iter0;
wire    ap_block_state26_pp0_stage6_iter1;
wire    ap_block_pp0_stage6_11001;
wire    ap_block_pp0_stage7_11001;
wire    ap_CS_fsm_pp0_stage8;
wire    ap_block_state9_pp0_stage8_iter0;
wire    ap_block_pp0_stage8_11001;
wire    ap_CS_fsm_pp0_stage9;
wire    ap_block_state10_pp0_stage9_iter0;
wire    ap_block_pp0_stage9_11001;
wire    ap_CS_fsm_pp0_stage10;
wire    ap_block_state11_pp0_stage10_iter0;
wire    ap_block_pp0_stage10_11001;
wire    ap_CS_fsm_pp0_stage11;
wire    ap_block_state12_pp0_stage11_iter0;
wire    ap_block_pp0_stage11_11001;
reg   [27:0] reg_499;
wire   [0:0] icmp_ln78_fu_575_p2;
wire    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state20_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [4:0] select_ln78_fu_605_p3;
reg   [4:0] select_ln78_reg_2179;
wire   [2:0] select_ln78_1_fu_613_p3;
reg   [2:0] select_ln78_1_reg_2184;
wire   [9:0] mul_ln84_fu_645_p2;
reg   [9:0] mul_ln84_reg_2189;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_state2_pp0_stage1_iter0;
wire    ap_block_state21_pp0_stage1_iter1;
wire    ap_block_pp0_stage1_11001;
wire   [8:0] trunc_ln712_fu_651_p1;
reg   [8:0] trunc_ln712_reg_2195;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_state3_pp0_stage2_iter0;
wire    ap_block_state22_pp0_stage2_iter1;
wire    ap_block_pp0_stage2_11001;
wire   [26:0] trunc_ln78_fu_706_p1;
reg   [26:0] trunc_ln78_reg_2247;
wire   [26:0] trunc_ln78_1_fu_710_p1;
reg   [26:0] trunc_ln78_1_reg_2252;
reg   [27:0] scores_source_V_load_reg_2257;
wire   [26:0] trunc_ln712_1_fu_714_p1;
reg   [26:0] trunc_ln712_1_reg_2264;
wire   [26:0] trunc_ln78_2_fu_738_p1;
reg   [26:0] trunc_ln78_2_reg_2297;
wire   [26:0] trunc_ln78_3_fu_742_p1;
reg   [26:0] trunc_ln78_3_reg_2302;
wire   [0:0] grp_fu_508_p2;
reg   [0:0] icmp_ln1548_reg_2307;
wire   [0:0] grp_fu_535_p2;
reg   [0:0] icmp_ln1548_1_reg_2317;
wire   [26:0] trunc_ln78_4_fu_774_p1;
reg   [26:0] trunc_ln78_4_reg_2337;
wire   [26:0] trunc_ln78_5_fu_778_p1;
reg   [26:0] trunc_ln78_5_reg_2342;
wire   [16:0] grp_fu_2014_p2;
reg   [16:0] mul_ln84_1_reg_2347;
wire   [15:0] trunc_ln84_fu_782_p1;
reg   [15:0] trunc_ln84_reg_2352;
reg   [15:0] trunc_ln84_reg_2352_pp0_iter1_reg;
reg   [0:0] icmp_ln1548_2_reg_2374;
reg   [0:0] icmp_ln1548_3_reg_2384;
wire   [26:0] trunc_ln78_6_fu_813_p1;
reg   [26:0] trunc_ln78_6_reg_2404;
wire   [26:0] trunc_ln78_7_fu_817_p1;
reg   [26:0] trunc_ln78_7_reg_2409;
reg   [0:0] icmp_ln1548_4_reg_2414;
reg   [0:0] icmp_ln1548_5_reg_2424;
wire   [26:0] trunc_ln78_8_fu_849_p1;
reg   [26:0] trunc_ln78_8_reg_2444;
wire   [26:0] trunc_ln78_9_fu_853_p1;
reg   [26:0] trunc_ln78_9_reg_2449;
reg   [27:0] trunc_ln_reg_2454;
reg   [27:0] trunc_ln717_1_reg_2459;
reg   [0:0] icmp_ln1548_6_reg_2464;
reg   [0:0] icmp_ln1548_7_reg_2474;
wire   [26:0] trunc_ln78_10_fu_969_p1;
reg   [26:0] trunc_ln78_10_reg_2494;
wire   [26:0] trunc_ln78_11_fu_973_p1;
reg   [26:0] trunc_ln78_11_reg_2499;
reg   [27:0] trunc_ln717_2_reg_2504;
reg   [27:0] trunc_ln717_3_reg_2509;
reg   [0:0] icmp_ln1548_8_reg_2514;
reg   [0:0] icmp_ln1548_9_reg_2524;
wire   [26:0] trunc_ln78_12_fu_1093_p1;
reg   [26:0] trunc_ln78_12_reg_2544;
wire   [26:0] trunc_ln78_13_fu_1097_p1;
reg   [26:0] trunc_ln78_13_reg_2549;
reg   [27:0] trunc_ln717_4_reg_2554;
reg   [27:0] trunc_ln717_5_reg_2559;
reg   [0:0] icmp_ln1548_10_reg_2564;
reg   [0:0] icmp_ln1548_11_reg_2574;
wire   [26:0] trunc_ln78_14_fu_1223_p1;
reg   [26:0] trunc_ln78_14_reg_2594;
wire   [26:0] trunc_ln78_15_fu_1227_p1;
reg   [26:0] trunc_ln78_15_reg_2599;
reg   [27:0] trunc_ln717_6_reg_2604;
reg   [27:0] trunc_ln717_7_reg_2609;
reg   [0:0] icmp_ln1548_12_reg_2614;
reg   [0:0] icmp_ln1548_13_reg_2624;
wire   [26:0] trunc_ln78_16_fu_1343_p1;
reg   [26:0] trunc_ln78_16_reg_2639;
wire   [26:0] trunc_ln78_17_fu_1347_p1;
reg   [26:0] trunc_ln78_17_reg_2644;
reg   [27:0] trunc_ln717_8_reg_2649;
reg   [27:0] trunc_ln717_9_reg_2654;
reg   [0:0] icmp_ln1548_14_reg_2659;
reg   [0:0] icmp_ln1548_15_reg_2669;
reg   [27:0] trunc_ln717_s_reg_2679;
wire    ap_CS_fsm_pp0_stage12;
wire    ap_block_state13_pp0_stage12_iter0;
wire    ap_block_pp0_stage12_11001;
reg   [27:0] trunc_ln717_10_reg_2684;
wire   [26:0] add_ln1548_12_fu_1551_p2;
reg   [26:0] add_ln1548_12_reg_2689;
wire   [26:0] add_ln1548_13_fu_1555_p2;
reg   [26:0] add_ln1548_13_reg_2694;
wire   [26:0] add_ln1548_14_fu_1559_p2;
reg   [26:0] add_ln1548_14_reg_2699;
wire   [26:0] add_ln1548_15_fu_1563_p2;
reg   [26:0] add_ln1548_15_reg_2704;
wire   [26:0] add_ln1548_16_fu_1567_p2;
reg   [26:0] add_ln1548_16_reg_2709;
reg   [0:0] icmp_ln1548_16_reg_2714;
wire   [26:0] add_ln1548_17_fu_1575_p2;
reg   [26:0] add_ln1548_17_reg_2724;
reg   [0:0] icmp_ln1548_17_reg_2729;
wire   [27:0] add_ln712_54_fu_1583_p2;
reg   [27:0] add_ln712_54_reg_2739;
wire   [26:0] add_ln1548_18_fu_1588_p2;
reg   [26:0] add_ln1548_18_reg_2745;
reg   [0:0] tmp_57_reg_2750;
reg   [27:0] trunc_ln717_11_reg_2755;
wire    ap_CS_fsm_pp0_stage13;
wire    ap_block_state14_pp0_stage13_iter0;
wire    ap_block_pp0_stage13_11001;
reg   [27:0] trunc_ln717_12_reg_2760;
wire   [0:0] icmp_ln1548_18_fu_1685_p2;
reg   [0:0] icmp_ln1548_18_reg_2765;
reg   [27:0] trunc_ln717_13_reg_2775;
wire    ap_CS_fsm_pp0_stage14;
wire    ap_block_state15_pp0_stage14_iter0;
wire    ap_block_pp0_stage14_11001;
reg   [27:0] trunc_ln717_14_reg_2780;
reg   [27:0] trunc_ln717_15_reg_2785;
wire    ap_CS_fsm_pp0_stage15;
wire    ap_block_state16_pp0_stage15_iter0;
wire    ap_block_pp0_stage15_11001;
reg   [27:0] trunc_ln717_16_reg_2790;
reg   [27:0] trunc_ln717_17_reg_2795;
wire    ap_CS_fsm_pp0_stage16;
wire    ap_block_state17_pp0_stage16_iter0;
wire    ap_block_pp0_stage16_11001;
wire   [15:0] add_ln84_15_fu_2005_p2;
reg   [15:0] add_ln84_15_reg_2800;
reg    ap_enable_reg_pp0_iter0_reg;
wire   [63:0] zext_ln712_23_fu_655_p1;
wire    ap_block_pp0_stage2;
wire   [63:0] zext_ln712_24_fu_664_p1;
wire   [63:0] zext_ln84_2_fu_677_p1;
wire   [63:0] zext_ln712_25_fu_691_p1;
wire    ap_block_pp0_stage3;
wire   [63:0] zext_ln712_26_fu_701_p1;
wire   [63:0] zext_ln712_27_fu_723_p1;
wire    ap_block_pp0_stage4;
wire   [63:0] zext_ln712_28_fu_733_p1;
wire   [63:0] zext_ln712_29_fu_759_p1;
wire    ap_block_pp0_stage5;
wire   [63:0] zext_ln712_30_fu_769_p1;
wire   [63:0] zext_ln712_31_fu_798_p1;
wire    ap_block_pp0_stage6;
wire   [63:0] zext_ln712_32_fu_808_p1;
wire   [63:0] zext_ln712_33_fu_834_p1;
wire    ap_block_pp0_stage7;
wire   [63:0] zext_ln712_34_fu_844_p1;
wire   [63:0] zext_ln712_35_fu_954_p1;
wire    ap_block_pp0_stage8;
wire   [63:0] zext_ln712_36_fu_964_p1;
wire   [63:0] zext_ln84_4_fu_977_p1;
wire   [63:0] zext_ln712_37_fu_1078_p1;
wire    ap_block_pp0_stage9;
wire   [63:0] zext_ln712_38_fu_1088_p1;
wire   [63:0] zext_ln84_5_fu_1106_p1;
wire   [63:0] zext_ln712_39_fu_1208_p1;
wire    ap_block_pp0_stage10;
wire   [63:0] zext_ln712_40_fu_1218_p1;
wire   [63:0] zext_ln84_6_fu_1236_p1;
wire   [63:0] zext_ln712_41_fu_1338_p1;
wire    ap_block_pp0_stage11;
wire   [63:0] zext_ln84_7_fu_1356_p1;
wire   [63:0] zext_ln84_8_fu_1462_p1;
wire    ap_block_pp0_stage12;
wire   [63:0] zext_ln84_9_fu_1606_p1;
wire    ap_block_pp0_stage13;
wire   [63:0] zext_ln84_10_fu_1705_p1;
wire    ap_block_pp0_stage14;
wire   [63:0] zext_ln84_11_fu_1789_p1;
wire    ap_block_pp0_stage15;
wire   [63:0] zext_ln84_12_fu_1873_p1;
wire    ap_block_pp0_stage16;
wire   [63:0] zext_ln84_13_fu_1920_p1;
wire    ap_CS_fsm_pp0_stage17;
wire    ap_block_pp0_stage17;
wire   [63:0] zext_ln84_14_fu_1930_p1;
wire    ap_block_pp0_stage18;
wire   [63:0] zext_ln84_15_fu_1940_p1;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln84_16_fu_1950_p1;
wire    ap_block_pp0_stage1;
wire   [63:0] zext_ln84_17_fu_1960_p1;
wire   [63:0] zext_ln84_18_fu_1970_p1;
wire   [63:0] zext_ln84_19_fu_1980_p1;
wire   [63:0] zext_ln84_20_fu_1990_p1;
wire   [63:0] zext_ln84_21_fu_2000_p1;
wire   [63:0] zext_ln84_22_fu_2010_p1;
reg   [4:0] n1_fu_148;
wire    ap_loop_init;
reg   [4:0] ap_sig_allocacmp_n1_load;
wire   [4:0] add_ln79_fu_621_p2;
reg   [2:0] nh_fu_152;
reg   [2:0] ap_sig_allocacmp_nh_load;
reg   [6:0] indvar_flatten_fu_156;
reg   [6:0] ap_sig_allocacmp_indvar_flatten_load;
wire   [6:0] add_ln78_16_fu_581_p2;
wire    ap_block_state18_pp0_stage17_iter0;
wire    ap_block_pp0_stage17_11001;
wire    ap_block_pp0_stage18_11001;
wire   [27:0] grp_fu_503_p2;
wire   [0:0] grp_fu_514_p3;
wire   [27:0] grp_fu_530_p2;
wire   [0:0] grp_fu_541_p3;
wire   [0:0] icmp_ln79_fu_599_p2;
wire   [2:0] add_ln78_fu_593_p2;
wire   [2:0] mul_ln84_fu_645_p0;
wire   [7:0] mul_ln84_fu_645_p1;
wire   [8:0] or_ln78_fu_659_p2;
wire   [9:0] zext_ln84_1_fu_669_p1;
wire   [9:0] add_ln84_fu_672_p2;
wire   [8:0] or_ln78_1_fu_686_p2;
wire   [8:0] or_ln78_2_fu_696_p2;
wire   [8:0] add_ln78_1_fu_718_p2;
wire   [8:0] add_ln78_2_fu_728_p2;
wire  signed [27:0] grp_fu_522_p3;
wire  signed [27:0] grp_fu_549_p3;
wire   [8:0] add_ln78_3_fu_754_p2;
wire   [8:0] add_ln78_4_fu_764_p2;
wire   [8:0] add_ln78_5_fu_793_p2;
wire   [8:0] add_ln78_6_fu_803_p2;
wire   [8:0] add_ln78_7_fu_829_p2;
wire   [8:0] add_ln78_8_fu_839_p2;
wire   [26:0] add_ln1548_fu_857_p2;
wire   [26:0] select_ln82_fu_861_p3;
wire   [44:0] shl_ln_fu_868_p3;
wire  signed [44:0] grp_fu_2021_p2;
wire   [45:0] zext_ln712_5_fu_876_p1;
wire  signed [45:0] sext_ln712_fu_880_p1;
wire   [45:0] add_ln1245_fu_883_p2;
wire   [26:0] add_ln1548_1_fu_899_p2;
wire   [26:0] select_ln82_1_fu_903_p3;
wire   [44:0] shl_ln737_s_fu_910_p3;
wire  signed [44:0] grp_fu_2028_p2;
wire   [45:0] zext_ln712_fu_918_p1;
wire  signed [45:0] sext_ln712_1_fu_922_p1;
wire   [45:0] add_ln1245_46_fu_925_p2;
wire   [8:0] add_ln78_9_fu_949_p2;
wire   [8:0] add_ln78_10_fu_959_p2;
wire   [26:0] add_ln1548_2_fu_981_p2;
wire   [26:0] select_ln82_2_fu_985_p3;
wire   [44:0] shl_ln737_43_fu_992_p3;
wire  signed [44:0] grp_fu_2035_p2;
wire   [45:0] zext_ln712_6_fu_1000_p1;
wire  signed [45:0] sext_ln712_2_fu_1004_p1;
wire   [45:0] add_ln1245_47_fu_1007_p2;
wire   [26:0] add_ln1548_3_fu_1023_p2;
wire   [26:0] select_ln82_3_fu_1027_p3;
wire   [44:0] shl_ln737_44_fu_1034_p3;
wire  signed [44:0] grp_fu_2042_p2;
wire   [45:0] zext_ln712_7_fu_1042_p1;
wire  signed [45:0] sext_ln712_3_fu_1046_p1;
wire   [45:0] add_ln1245_48_fu_1049_p2;
wire   [8:0] add_ln78_11_fu_1073_p2;
wire   [8:0] add_ln78_12_fu_1083_p2;
wire   [15:0] or_ln84_fu_1101_p2;
wire   [26:0] add_ln1548_4_fu_1111_p2;
wire   [26:0] select_ln82_4_fu_1115_p3;
wire   [44:0] shl_ln737_45_fu_1122_p3;
wire  signed [44:0] grp_fu_2049_p2;
wire   [45:0] zext_ln712_8_fu_1130_p1;
wire  signed [45:0] sext_ln712_4_fu_1134_p1;
wire   [45:0] add_ln1245_49_fu_1137_p2;
wire   [26:0] add_ln1548_5_fu_1153_p2;
wire   [26:0] select_ln82_5_fu_1157_p3;
wire   [44:0] shl_ln737_46_fu_1164_p3;
wire  signed [44:0] grp_fu_2056_p2;
wire   [45:0] zext_ln712_9_fu_1172_p1;
wire  signed [45:0] sext_ln712_5_fu_1176_p1;
wire   [45:0] add_ln1245_50_fu_1179_p2;
wire   [8:0] add_ln78_13_fu_1203_p2;
wire   [8:0] add_ln78_14_fu_1213_p2;
wire   [15:0] or_ln84_1_fu_1231_p2;
wire   [26:0] add_ln1548_6_fu_1241_p2;
wire   [26:0] select_ln82_6_fu_1245_p3;
wire   [44:0] shl_ln737_47_fu_1252_p3;
wire  signed [44:0] grp_fu_2063_p2;
wire   [45:0] zext_ln712_10_fu_1260_p1;
wire  signed [45:0] sext_ln712_6_fu_1264_p1;
wire   [45:0] add_ln1245_51_fu_1267_p2;
wire   [26:0] add_ln1548_7_fu_1283_p2;
wire   [26:0] select_ln82_7_fu_1287_p3;
wire   [44:0] shl_ln737_48_fu_1294_p3;
wire  signed [44:0] grp_fu_2070_p2;
wire   [45:0] zext_ln712_11_fu_1302_p1;
wire  signed [45:0] sext_ln712_7_fu_1306_p1;
wire   [45:0] add_ln1245_52_fu_1309_p2;
wire   [8:0] add_ln78_15_fu_1333_p2;
wire   [15:0] or_ln84_2_fu_1351_p2;
wire   [26:0] add_ln1548_8_fu_1361_p2;
wire   [26:0] select_ln82_8_fu_1365_p3;
wire   [44:0] shl_ln737_49_fu_1372_p3;
wire  signed [44:0] grp_fu_2077_p2;
wire   [45:0] zext_ln712_12_fu_1380_p1;
wire  signed [45:0] sext_ln712_8_fu_1384_p1;
wire   [45:0] add_ln1245_53_fu_1387_p2;
wire   [26:0] add_ln1548_9_fu_1403_p2;
wire   [26:0] select_ln82_9_fu_1407_p3;
wire   [44:0] shl_ln737_50_fu_1414_p3;
wire  signed [44:0] grp_fu_2084_p2;
wire   [45:0] zext_ln712_13_fu_1422_p1;
wire  signed [45:0] sext_ln712_9_fu_1426_p1;
wire   [45:0] add_ln1245_54_fu_1429_p2;
wire   [15:0] add_ln84_1_fu_1457_p2;
wire   [26:0] add_ln1548_10_fu_1467_p2;
wire   [26:0] select_ln82_10_fu_1471_p3;
wire   [44:0] shl_ln737_51_fu_1478_p3;
wire  signed [44:0] grp_fu_2091_p2;
wire   [45:0] zext_ln712_14_fu_1486_p1;
wire  signed [45:0] sext_ln712_10_fu_1490_p1;
wire   [45:0] add_ln1245_55_fu_1493_p2;
wire   [26:0] add_ln1548_11_fu_1509_p2;
wire   [26:0] select_ln82_11_fu_1513_p3;
wire   [44:0] shl_ln737_52_fu_1520_p3;
wire  signed [44:0] grp_fu_2098_p2;
wire   [45:0] zext_ln712_15_fu_1528_p1;
wire  signed [45:0] sext_ln712_11_fu_1532_p1;
wire   [45:0] add_ln1245_56_fu_1535_p2;
wire   [26:0] trunc_ln78_18_fu_1453_p1;
wire   [15:0] add_ln84_2_fu_1601_p2;
wire   [26:0] select_ln82_12_fu_1611_p3;
wire   [44:0] shl_ln737_53_fu_1617_p3;
wire  signed [44:0] grp_fu_2105_p2;
wire   [45:0] zext_ln712_16_fu_1625_p1;
wire  signed [45:0] sext_ln712_12_fu_1629_p1;
wire   [45:0] add_ln1245_57_fu_1632_p2;
wire   [26:0] select_ln82_13_fu_1648_p3;
wire   [44:0] shl_ln737_54_fu_1654_p3;
wire  signed [44:0] grp_fu_2112_p2;
wire   [45:0] zext_ln712_17_fu_1662_p1;
wire  signed [45:0] sext_ln712_13_fu_1666_p1;
wire   [45:0] add_ln1245_58_fu_1669_p2;
wire  signed [27:0] select_ln83_18_fu_1690_p3;
wire   [15:0] add_ln84_3_fu_1700_p2;
wire   [26:0] select_ln82_14_fu_1710_p3;
wire   [44:0] shl_ln737_55_fu_1716_p3;
wire  signed [44:0] grp_fu_2119_p2;
wire   [45:0] zext_ln712_18_fu_1724_p1;
wire  signed [45:0] sext_ln712_14_fu_1728_p1;
wire   [45:0] add_ln1245_59_fu_1731_p2;
wire   [26:0] select_ln82_15_fu_1747_p3;
wire   [44:0] shl_ln737_56_fu_1753_p3;
wire  signed [44:0] grp_fu_2126_p2;
wire   [45:0] zext_ln712_19_fu_1761_p1;
wire  signed [45:0] sext_ln712_15_fu_1765_p1;
wire   [45:0] add_ln1245_60_fu_1768_p2;
wire   [15:0] add_ln84_4_fu_1784_p2;
wire   [26:0] select_ln82_16_fu_1794_p3;
wire   [44:0] shl_ln737_57_fu_1800_p3;
wire  signed [44:0] grp_fu_2133_p2;
wire   [45:0] zext_ln712_20_fu_1808_p1;
wire  signed [45:0] sext_ln712_16_fu_1812_p1;
wire   [45:0] add_ln1245_61_fu_1815_p2;
wire   [26:0] select_ln82_17_fu_1831_p3;
wire   [44:0] shl_ln737_58_fu_1837_p3;
wire  signed [44:0] grp_fu_2140_p2;
wire   [45:0] zext_ln712_21_fu_1845_p1;
wire  signed [45:0] sext_ln712_17_fu_1849_p1;
wire   [45:0] add_ln1245_62_fu_1852_p2;
wire   [15:0] add_ln84_5_fu_1868_p2;
wire   [26:0] select_ln82_18_fu_1878_p3;
wire   [44:0] shl_ln737_59_fu_1884_p3;
wire  signed [44:0] grp_fu_2147_p2;
wire   [45:0] zext_ln712_22_fu_1892_p1;
wire  signed [45:0] sext_ln712_18_fu_1896_p1;
wire   [45:0] add_ln1245_63_fu_1899_p2;
wire   [15:0] add_ln84_6_fu_1915_p2;
wire   [15:0] add_ln84_7_fu_1925_p2;
wire   [15:0] add_ln84_8_fu_1935_p2;
wire   [15:0] add_ln84_9_fu_1945_p2;
wire   [15:0] add_ln84_10_fu_1955_p2;
wire   [15:0] add_ln84_11_fu_1965_p2;
wire   [15:0] add_ln84_12_fu_1975_p2;
wire   [15:0] add_ln84_13_fu_1985_p2;
wire   [15:0] add_ln84_14_fu_1995_p2;
wire   [9:0] grp_fu_2014_p0;
wire   [6:0] grp_fu_2014_p1;
wire   [15:0] grp_fu_2021_p1;
wire   [15:0] grp_fu_2028_p1;
wire   [15:0] grp_fu_2035_p1;
wire   [15:0] grp_fu_2042_p1;
wire   [15:0] grp_fu_2049_p1;
wire   [15:0] grp_fu_2056_p1;
wire   [15:0] grp_fu_2063_p1;
wire   [15:0] grp_fu_2070_p1;
wire   [15:0] grp_fu_2077_p1;
wire   [15:0] grp_fu_2084_p1;
wire   [15:0] grp_fu_2091_p1;
wire   [15:0] grp_fu_2098_p1;
wire   [15:0] grp_fu_2105_p1;
wire   [15:0] grp_fu_2112_p1;
wire   [15:0] grp_fu_2119_p1;
wire   [15:0] grp_fu_2126_p1;
wire   [15:0] grp_fu_2133_p1;
wire   [15:0] grp_fu_2140_p1;
wire   [15:0] grp_fu_2147_p1;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [18:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
reg    ap_idle_pp0_1to1;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage5_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [16:0] grp_fu_2014_p00;
wire   [9:0] mul_ln84_fu_645_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 19'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 ap_done_reg = 1'b0;
end

GAT_compute_one_graph_mul_3ns_8ns_10_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 3 ),
    .din1_WIDTH( 8 ),
    .dout_WIDTH( 10 ))
mul_3ns_8ns_10_1_1_U127(
    .din0(mul_ln84_fu_645_p0),
    .din1(mul_ln84_fu_645_p1),
    .dout(mul_ln84_fu_645_p2)
);

GAT_compute_one_graph_mul_mul_10ns_7ns_17_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 7 ),
    .dout_WIDTH( 17 ))
mul_mul_10ns_7ns_17_4_1_U128(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_2014_p0),
    .din1(grp_fu_2014_p1),
    .ce(1'b1),
    .dout(grp_fu_2014_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U129(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2021_p1),
    .ce(1'b1),
    .dout(grp_fu_2021_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2028_p1),
    .ce(1'b1),
    .dout(grp_fu_2028_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U131(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2035_p1),
    .ce(1'b1),
    .dout(grp_fu_2035_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U132(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2042_p1),
    .ce(1'b1),
    .dout(grp_fu_2042_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U133(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2049_p1),
    .ce(1'b1),
    .dout(grp_fu_2049_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U134(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2056_p1),
    .ce(1'b1),
    .dout(grp_fu_2056_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U135(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2063_p1),
    .ce(1'b1),
    .dout(grp_fu_2063_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U136(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2070_p1),
    .ce(1'b1),
    .dout(grp_fu_2070_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U137(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2077_p1),
    .ce(1'b1),
    .dout(grp_fu_2077_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U138(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2084_p1),
    .ce(1'b1),
    .dout(grp_fu_2084_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U139(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2091_p1),
    .ce(1'b1),
    .dout(grp_fu_2091_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U140(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2098_p1),
    .ce(1'b1),
    .dout(grp_fu_2098_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U141(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2105_p1),
    .ce(1'b1),
    .dout(grp_fu_2105_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U142(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2112_p1),
    .ce(1'b1),
    .dout(grp_fu_2112_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U143(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2119_p1),
    .ce(1'b1),
    .dout(grp_fu_2119_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U144(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2126_p1),
    .ce(1'b1),
    .dout(grp_fu_2126_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U145(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_522_p3),
    .din1(grp_fu_2133_p1),
    .ce(1'b1),
    .dout(grp_fu_2133_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U146(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_549_p3),
    .din1(grp_fu_2140_p1),
    .ce(1'b1),
    .dout(grp_fu_2140_p2)
);

GAT_compute_one_graph_mul_mul_28s_16ns_45_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 28 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 45 ))
mul_mul_28s_16ns_45_4_1_U147(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(select_ln83_18_fu_1690_p3),
    .din1(grp_fu_2147_p1),
    .ce(1'b1),
    .dout(grp_fu_2147_p2)
);

GAT_compute_one_graph_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage7),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage18_subdone) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_575_p2 == 1'd0))) begin
            indvar_flatten_fu_156 <= add_ln78_16_fu_581_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            indvar_flatten_fu_156 <= 7'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_575_p2 == 1'd0))) begin
            n1_fu_148 <= add_ln79_fu_621_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            n1_fu_148 <= 5'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln78_fu_575_p2 == 1'd0))) begin
            nh_fu_152 <= select_ln78_1_fu_613_p3;
        end else if ((ap_loop_init == 1'b1)) begin
            nh_fu_152 <= 3'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1548_12_reg_2614 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln1548_12_reg_2689 <= add_ln1548_12_fu_1551_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1548_13_reg_2624 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln1548_13_reg_2694 <= add_ln1548_13_fu_1555_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1548_14_reg_2659 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln1548_14_reg_2699 <= add_ln1548_14_fu_1559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (icmp_ln1548_15_reg_2669 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln1548_15_reg_2704 <= add_ln1548_15_fu_1563_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        add_ln1548_16_reg_2709 <= add_ln1548_16_fu_1567_p2;
        add_ln1548_17_reg_2724 <= add_ln1548_17_fu_1575_p2;
        add_ln1548_18_reg_2745 <= add_ln1548_18_fu_1588_p2;
        add_ln712_54_reg_2739 <= add_ln712_54_fu_1583_p2;
        tmp_57_reg_2750 <= add_ln712_54_fu_1583_p2[32'd27];
        trunc_ln717_10_reg_2684 <= {{add_ln1245_56_fu_1535_p2[45:18]}};
        trunc_ln717_s_reg_2679 <= {{add_ln1245_55_fu_1493_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        add_ln84_15_reg_2800 <= add_ln84_15_fu_2005_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        icmp_ln1548_10_reg_2564 <= grp_fu_508_p2;
        icmp_ln1548_11_reg_2574 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        icmp_ln1548_12_reg_2614 <= grp_fu_508_p2;
        icmp_ln1548_13_reg_2624 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        icmp_ln1548_14_reg_2659 <= grp_fu_508_p2;
        icmp_ln1548_15_reg_2669 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        icmp_ln1548_16_reg_2714 <= grp_fu_508_p2;
        icmp_ln1548_17_reg_2729 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        icmp_ln1548_18_reg_2765 <= icmp_ln1548_18_fu_1685_p2;
        trunc_ln717_11_reg_2755 <= {{add_ln1245_57_fu_1632_p2[45:18]}};
        trunc_ln717_12_reg_2760 <= {{add_ln1245_58_fu_1669_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        icmp_ln1548_1_reg_2317 <= grp_fu_535_p2;
        icmp_ln1548_reg_2307 <= grp_fu_508_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        icmp_ln1548_2_reg_2374 <= grp_fu_508_p2;
        icmp_ln1548_3_reg_2384 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        icmp_ln1548_4_reg_2414 <= grp_fu_508_p2;
        icmp_ln1548_5_reg_2424 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        icmp_ln1548_6_reg_2464 <= grp_fu_508_p2;
        icmp_ln1548_7_reg_2474 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        icmp_ln1548_8_reg_2514 <= grp_fu_508_p2;
        icmp_ln1548_9_reg_2524 <= grp_fu_535_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln78_reg_2175 <= icmp_ln78_fu_575_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        mul_ln84_1_reg_2347 <= grp_fu_2014_p2;
        trunc_ln78_4_reg_2337 <= trunc_ln78_4_fu_774_p1;
        trunc_ln78_5_reg_2342 <= trunc_ln78_5_fu_778_p1;
        trunc_ln84_reg_2352 <= trunc_ln84_fu_782_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        mul_ln84_reg_2189 <= mul_ln84_fu_645_p2;
        trunc_ln712_reg_2195 <= trunc_ln712_fu_651_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        reg_495 <= scores_target_V_q1;
        reg_499 <= scores_target_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        scores_source_V_load_reg_2257 <= scores_source_V_q0;
        trunc_ln712_1_reg_2264 <= trunc_ln712_1_fu_714_p1;
        trunc_ln78_1_reg_2252 <= trunc_ln78_1_fu_710_p1;
        trunc_ln78_reg_2247 <= trunc_ln78_fu_706_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln78_fu_575_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        select_ln78_1_reg_2184 <= select_ln78_1_fu_613_p3;
        select_ln78_reg_2179 <= select_ln78_fu_605_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        trunc_ln717_13_reg_2775 <= {{add_ln1245_59_fu_1731_p2[45:18]}};
        trunc_ln717_14_reg_2780 <= {{add_ln1245_60_fu_1768_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        trunc_ln717_15_reg_2785 <= {{add_ln1245_61_fu_1815_p2[45:18]}};
        trunc_ln717_16_reg_2790 <= {{add_ln1245_62_fu_1852_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        trunc_ln717_17_reg_2795 <= {{add_ln1245_63_fu_1899_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage7_11001) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        trunc_ln717_1_reg_2459 <= {{add_ln1245_46_fu_925_p2[45:18]}};
        trunc_ln78_8_reg_2444 <= trunc_ln78_8_fu_849_p1;
        trunc_ln78_9_reg_2449 <= trunc_ln78_9_fu_853_p1;
        trunc_ln_reg_2454 <= {{add_ln1245_fu_883_p2[45:18]}};
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        trunc_ln717_2_reg_2504 <= {{add_ln1245_47_fu_1007_p2[45:18]}};
        trunc_ln717_3_reg_2509 <= {{add_ln1245_48_fu_1049_p2[45:18]}};
        trunc_ln78_10_reg_2494 <= trunc_ln78_10_fu_969_p1;
        trunc_ln78_11_reg_2499 <= trunc_ln78_11_fu_973_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        trunc_ln717_4_reg_2554 <= {{add_ln1245_49_fu_1137_p2[45:18]}};
        trunc_ln717_5_reg_2559 <= {{add_ln1245_50_fu_1179_p2[45:18]}};
        trunc_ln78_12_reg_2544 <= trunc_ln78_12_fu_1093_p1;
        trunc_ln78_13_reg_2549 <= trunc_ln78_13_fu_1097_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        trunc_ln717_6_reg_2604 <= {{add_ln1245_51_fu_1267_p2[45:18]}};
        trunc_ln717_7_reg_2609 <= {{add_ln1245_52_fu_1309_p2[45:18]}};
        trunc_ln78_14_reg_2594 <= trunc_ln78_14_fu_1223_p1;
        trunc_ln78_15_reg_2599 <= trunc_ln78_15_fu_1227_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        trunc_ln717_8_reg_2649 <= {{add_ln1245_53_fu_1387_p2[45:18]}};
        trunc_ln717_9_reg_2654 <= {{add_ln1245_54_fu_1429_p2[45:18]}};
        trunc_ln78_16_reg_2639 <= trunc_ln78_16_fu_1343_p1;
        trunc_ln78_17_reg_2644 <= trunc_ln78_17_fu_1347_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage4_11001) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        trunc_ln78_2_reg_2297 <= trunc_ln78_2_fu_738_p1;
        trunc_ln78_3_reg_2302 <= trunc_ln78_3_fu_742_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage6_11001) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        trunc_ln78_6_reg_2404 <= trunc_ln78_6_fu_813_p1;
        trunc_ln78_7_reg_2409 <= trunc_ln78_7_fu_817_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        trunc_ln84_reg_2352_pp0_iter1_reg <= trunc_ln84_reg_2352;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        all_scores_V_address1 = zext_ln84_22_fu_2010_p1;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        all_scores_V_address1 = zext_ln84_21_fu_2000_p1;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        all_scores_V_address1 = zext_ln84_20_fu_1990_p1;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        all_scores_V_address1 = zext_ln84_19_fu_1980_p1;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        all_scores_V_address1 = zext_ln84_18_fu_1970_p1;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        all_scores_V_address1 = zext_ln84_17_fu_1960_p1;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        all_scores_V_address1 = zext_ln84_16_fu_1950_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_scores_V_address1 = zext_ln84_15_fu_1940_p1;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        all_scores_V_address1 = zext_ln84_14_fu_1930_p1;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        all_scores_V_address1 = zext_ln84_13_fu_1920_p1;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        all_scores_V_address1 = zext_ln84_12_fu_1873_p1;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        all_scores_V_address1 = zext_ln84_11_fu_1789_p1;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        all_scores_V_address1 = zext_ln84_10_fu_1705_p1;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        all_scores_V_address1 = zext_ln84_9_fu_1606_p1;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        all_scores_V_address1 = zext_ln84_8_fu_1462_p1;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        all_scores_V_address1 = zext_ln84_7_fu_1356_p1;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        all_scores_V_address1 = zext_ln84_6_fu_1236_p1;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        all_scores_V_address1 = zext_ln84_5_fu_1106_p1;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        all_scores_V_address1 = zext_ln84_4_fu_977_p1;
    end else begin
        all_scores_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        all_scores_V_ce1 = 1'b1;
    end else begin
        all_scores_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage7) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        all_scores_V_d1 = trunc_ln717_17_reg_2795;
    end else if (((1'b0 == ap_block_pp0_stage6) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
        all_scores_V_d1 = trunc_ln717_16_reg_2790;
    end else if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        all_scores_V_d1 = trunc_ln717_15_reg_2785;
    end else if (((1'b0 == ap_block_pp0_stage4) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
        all_scores_V_d1 = trunc_ln717_14_reg_2780;
    end else if (((1'b0 == ap_block_pp0_stage3) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
        all_scores_V_d1 = trunc_ln717_13_reg_2775;
    end else if (((1'b0 == ap_block_pp0_stage2) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        all_scores_V_d1 = trunc_ln717_12_reg_2760;
    end else if (((1'b0 == ap_block_pp0_stage1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        all_scores_V_d1 = trunc_ln717_11_reg_2755;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        all_scores_V_d1 = trunc_ln717_10_reg_2684;
    end else if (((1'b0 == ap_block_pp0_stage18) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        all_scores_V_d1 = trunc_ln717_s_reg_2679;
    end else if (((1'b0 == ap_block_pp0_stage17) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17))) begin
        all_scores_V_d1 = trunc_ln717_9_reg_2654;
    end else if (((1'b0 == ap_block_pp0_stage16) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16))) begin
        all_scores_V_d1 = trunc_ln717_8_reg_2649;
    end else if (((1'b0 == ap_block_pp0_stage15) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15))) begin
        all_scores_V_d1 = trunc_ln717_7_reg_2609;
    end else if (((1'b0 == ap_block_pp0_stage14) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14))) begin
        all_scores_V_d1 = trunc_ln717_6_reg_2604;
    end else if (((1'b0 == ap_block_pp0_stage13) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13))) begin
        all_scores_V_d1 = trunc_ln717_5_reg_2559;
    end else if (((1'b0 == ap_block_pp0_stage12) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12))) begin
        all_scores_V_d1 = trunc_ln717_4_reg_2554;
    end else if (((1'b0 == ap_block_pp0_stage11) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
        all_scores_V_d1 = trunc_ln717_3_reg_2509;
    end else if (((1'b0 == ap_block_pp0_stage10) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
        all_scores_V_d1 = trunc_ln717_2_reg_2504;
    end else if (((1'b0 == ap_block_pp0_stage9) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
        all_scores_V_d1 = trunc_ln717_1_reg_2459;
    end else if (((1'b0 == ap_block_pp0_stage8) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
        all_scores_V_d1 = trunc_ln_reg_2454;
    end else begin
        all_scores_V_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage1_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage18_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage17_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage17)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage16_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage16)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage15_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage15)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage14_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage14)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage13_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage13)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage12_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage12)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((icmp_ln78_reg_2175 == 1'd0) & (1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        all_scores_V_we1 = 1'b1;
    end else begin
        all_scores_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln78_reg_2175 == 1'd1) & (1'b0 == ap_block_pp0_stage7_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage7 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_exit_ready == 1'b1) & (1'b0 == ap_block_pp0_stage7_subdone) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter1 == 1'b0)) begin
        ap_idle_pp0_1to1 = 1'b1;
    end else begin
        ap_idle_pp0_1to1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage18_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage18))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_indvar_flatten_load = 7'd0;
    end else begin
        ap_sig_allocacmp_indvar_flatten_load = indvar_flatten_fu_156;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_n1_load = 5'd0;
    end else begin
        ap_sig_allocacmp_n1_load = n1_fu_148;
    end
end

always @ (*) begin
    if (((ap_loop_init == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_nh_load = 3'd0;
    end else begin
        ap_sig_allocacmp_nh_load = nh_fu_152;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        scores_source_V_ce0 = 1'b1;
    end else begin
        scores_source_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage11) & (1'b1 == ap_CS_fsm_pp0_stage11))) begin
            scores_target_V_address0 = zext_ln712_41_fu_1338_p1;
        end else if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            scores_target_V_address0 = zext_ln712_40_fu_1218_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            scores_target_V_address0 = zext_ln712_38_fu_1088_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            scores_target_V_address0 = zext_ln712_36_fu_964_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            scores_target_V_address0 = zext_ln712_34_fu_844_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            scores_target_V_address0 = zext_ln712_32_fu_808_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            scores_target_V_address0 = zext_ln712_30_fu_769_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            scores_target_V_address0 = zext_ln712_28_fu_733_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            scores_target_V_address0 = zext_ln712_26_fu_701_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            scores_target_V_address0 = zext_ln712_24_fu_664_p1;
        end else begin
            scores_target_V_address0 = 'bx;
        end
    end else begin
        scores_target_V_address0 = 'bx;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b1)) begin
        if (((1'b0 == ap_block_pp0_stage10) & (1'b1 == ap_CS_fsm_pp0_stage10))) begin
            scores_target_V_address1 = zext_ln712_39_fu_1208_p1;
        end else if (((1'b0 == ap_block_pp0_stage9) & (1'b1 == ap_CS_fsm_pp0_stage9))) begin
            scores_target_V_address1 = zext_ln712_37_fu_1078_p1;
        end else if (((1'b0 == ap_block_pp0_stage8) & (1'b1 == ap_CS_fsm_pp0_stage8))) begin
            scores_target_V_address1 = zext_ln712_35_fu_954_p1;
        end else if (((1'b0 == ap_block_pp0_stage7) & (1'b1 == ap_CS_fsm_pp0_stage7))) begin
            scores_target_V_address1 = zext_ln712_33_fu_834_p1;
        end else if (((1'b0 == ap_block_pp0_stage6) & (1'b1 == ap_CS_fsm_pp0_stage6))) begin
            scores_target_V_address1 = zext_ln712_31_fu_798_p1;
        end else if (((1'b0 == ap_block_pp0_stage5) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            scores_target_V_address1 = zext_ln712_29_fu_759_p1;
        end else if (((1'b0 == ap_block_pp0_stage4) & (1'b1 == ap_CS_fsm_pp0_stage4))) begin
            scores_target_V_address1 = zext_ln712_27_fu_723_p1;
        end else if (((1'b0 == ap_block_pp0_stage3) & (1'b1 == ap_CS_fsm_pp0_stage3))) begin
            scores_target_V_address1 = zext_ln712_25_fu_691_p1;
        end else if (((1'b0 == ap_block_pp0_stage2) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            scores_target_V_address1 = zext_ln712_23_fu_655_p1;
        end else begin
            scores_target_V_address1 = 'bx;
        end
    end else begin
        scores_target_V_address1 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage11_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage11)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        scores_target_V_ce0 = 1'b1;
    end else begin
        scores_target_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage2_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage2)) | ((1'b0 == ap_block_pp0_stage10_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage10)) | ((1'b0 == ap_block_pp0_stage9_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage9)) | ((1'b0 == ap_block_pp0_stage8_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage8)) | ((1'b0 == ap_block_pp0_stage7_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((1'b0 == ap_block_pp0_stage6_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage6)) | ((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage4_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage4)) | ((1'b0 == ap_block_pp0_stage3_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage3)))) begin
        scores_target_V_ce1 = 1'b1;
    end else begin
        scores_target_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_start_int == 1'b0) & (ap_idle_pp0_1to1 == 1'b1)) & (1'b0 == ap_block_pp0_stage0_subdone))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage7)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1245_46_fu_925_p2 = ($signed(zext_ln712_fu_918_p1) + $signed(sext_ln712_1_fu_922_p1));

assign add_ln1245_47_fu_1007_p2 = ($signed(zext_ln712_6_fu_1000_p1) + $signed(sext_ln712_2_fu_1004_p1));

assign add_ln1245_48_fu_1049_p2 = ($signed(zext_ln712_7_fu_1042_p1) + $signed(sext_ln712_3_fu_1046_p1));

assign add_ln1245_49_fu_1137_p2 = ($signed(zext_ln712_8_fu_1130_p1) + $signed(sext_ln712_4_fu_1134_p1));

assign add_ln1245_50_fu_1179_p2 = ($signed(zext_ln712_9_fu_1172_p1) + $signed(sext_ln712_5_fu_1176_p1));

assign add_ln1245_51_fu_1267_p2 = ($signed(zext_ln712_10_fu_1260_p1) + $signed(sext_ln712_6_fu_1264_p1));

assign add_ln1245_52_fu_1309_p2 = ($signed(zext_ln712_11_fu_1302_p1) + $signed(sext_ln712_7_fu_1306_p1));

assign add_ln1245_53_fu_1387_p2 = ($signed(zext_ln712_12_fu_1380_p1) + $signed(sext_ln712_8_fu_1384_p1));

assign add_ln1245_54_fu_1429_p2 = ($signed(zext_ln712_13_fu_1422_p1) + $signed(sext_ln712_9_fu_1426_p1));

assign add_ln1245_55_fu_1493_p2 = ($signed(zext_ln712_14_fu_1486_p1) + $signed(sext_ln712_10_fu_1490_p1));

assign add_ln1245_56_fu_1535_p2 = ($signed(zext_ln712_15_fu_1528_p1) + $signed(sext_ln712_11_fu_1532_p1));

assign add_ln1245_57_fu_1632_p2 = ($signed(zext_ln712_16_fu_1625_p1) + $signed(sext_ln712_12_fu_1629_p1));

assign add_ln1245_58_fu_1669_p2 = ($signed(zext_ln712_17_fu_1662_p1) + $signed(sext_ln712_13_fu_1666_p1));

assign add_ln1245_59_fu_1731_p2 = ($signed(zext_ln712_18_fu_1724_p1) + $signed(sext_ln712_14_fu_1728_p1));

assign add_ln1245_60_fu_1768_p2 = ($signed(zext_ln712_19_fu_1761_p1) + $signed(sext_ln712_15_fu_1765_p1));

assign add_ln1245_61_fu_1815_p2 = ($signed(zext_ln712_20_fu_1808_p1) + $signed(sext_ln712_16_fu_1812_p1));

assign add_ln1245_62_fu_1852_p2 = ($signed(zext_ln712_21_fu_1845_p1) + $signed(sext_ln712_17_fu_1849_p1));

assign add_ln1245_63_fu_1899_p2 = ($signed(zext_ln712_22_fu_1892_p1) + $signed(sext_ln712_18_fu_1896_p1));

assign add_ln1245_fu_883_p2 = ($signed(zext_ln712_5_fu_876_p1) + $signed(sext_ln712_fu_880_p1));

assign add_ln1548_10_fu_1467_p2 = (trunc_ln78_10_reg_2494 + trunc_ln712_1_reg_2264);

assign add_ln1548_11_fu_1509_p2 = (trunc_ln78_11_reg_2499 + trunc_ln712_1_reg_2264);

assign add_ln1548_12_fu_1551_p2 = (trunc_ln78_12_reg_2544 + trunc_ln712_1_reg_2264);

assign add_ln1548_13_fu_1555_p2 = (trunc_ln78_13_reg_2549 + trunc_ln712_1_reg_2264);

assign add_ln1548_14_fu_1559_p2 = (trunc_ln78_14_reg_2594 + trunc_ln712_1_reg_2264);

assign add_ln1548_15_fu_1563_p2 = (trunc_ln78_15_reg_2599 + trunc_ln712_1_reg_2264);

assign add_ln1548_16_fu_1567_p2 = (trunc_ln78_16_reg_2639 + trunc_ln712_1_reg_2264);

assign add_ln1548_17_fu_1575_p2 = (trunc_ln78_17_reg_2644 + trunc_ln712_1_reg_2264);

assign add_ln1548_18_fu_1588_p2 = (trunc_ln78_18_fu_1453_p1 + trunc_ln712_1_reg_2264);

assign add_ln1548_1_fu_899_p2 = (trunc_ln78_1_reg_2252 + trunc_ln712_1_reg_2264);

assign add_ln1548_2_fu_981_p2 = (trunc_ln78_2_reg_2297 + trunc_ln712_1_reg_2264);

assign add_ln1548_3_fu_1023_p2 = (trunc_ln78_3_reg_2302 + trunc_ln712_1_reg_2264);

assign add_ln1548_4_fu_1111_p2 = (trunc_ln78_4_reg_2337 + trunc_ln712_1_reg_2264);

assign add_ln1548_5_fu_1153_p2 = (trunc_ln78_5_reg_2342 + trunc_ln712_1_reg_2264);

assign add_ln1548_6_fu_1241_p2 = (trunc_ln78_6_reg_2404 + trunc_ln712_1_reg_2264);

assign add_ln1548_7_fu_1283_p2 = (trunc_ln78_7_reg_2409 + trunc_ln712_1_reg_2264);

assign add_ln1548_8_fu_1361_p2 = (trunc_ln78_8_reg_2444 + trunc_ln712_1_reg_2264);

assign add_ln1548_9_fu_1403_p2 = (trunc_ln78_9_reg_2449 + trunc_ln712_1_reg_2264);

assign add_ln1548_fu_857_p2 = (trunc_ln78_reg_2247 + trunc_ln712_1_reg_2264);

assign add_ln712_54_fu_1583_p2 = (scores_target_V_q0 + scores_source_V_load_reg_2257);

assign add_ln78_10_fu_959_p2 = (trunc_ln712_reg_2195 + 9'd13);

assign add_ln78_11_fu_1073_p2 = (trunc_ln712_reg_2195 + 9'd14);

assign add_ln78_12_fu_1083_p2 = (trunc_ln712_reg_2195 + 9'd15);

assign add_ln78_13_fu_1203_p2 = (trunc_ln712_reg_2195 + 9'd16);

assign add_ln78_14_fu_1213_p2 = (trunc_ln712_reg_2195 + 9'd17);

assign add_ln78_15_fu_1333_p2 = (trunc_ln712_reg_2195 + 9'd18);

assign add_ln78_16_fu_581_p2 = (ap_sig_allocacmp_indvar_flatten_load + 7'd1);

assign add_ln78_1_fu_718_p2 = (trunc_ln712_reg_2195 + 9'd4);

assign add_ln78_2_fu_728_p2 = (trunc_ln712_reg_2195 + 9'd5);

assign add_ln78_3_fu_754_p2 = (trunc_ln712_reg_2195 + 9'd6);

assign add_ln78_4_fu_764_p2 = (trunc_ln712_reg_2195 + 9'd7);

assign add_ln78_5_fu_793_p2 = (trunc_ln712_reg_2195 + 9'd8);

assign add_ln78_6_fu_803_p2 = (trunc_ln712_reg_2195 + 9'd9);

assign add_ln78_7_fu_829_p2 = (trunc_ln712_reg_2195 + 9'd10);

assign add_ln78_8_fu_839_p2 = (trunc_ln712_reg_2195 + 9'd11);

assign add_ln78_9_fu_949_p2 = (trunc_ln712_reg_2195 + 9'd12);

assign add_ln78_fu_593_p2 = (ap_sig_allocacmp_nh_load + 3'd1);

assign add_ln79_fu_621_p2 = (select_ln78_fu_605_p3 + 5'd1);

assign add_ln84_10_fu_1955_p2 = (trunc_ln84_reg_2352 + 16'd13);

assign add_ln84_11_fu_1965_p2 = (trunc_ln84_reg_2352 + 16'd14);

assign add_ln84_12_fu_1975_p2 = (trunc_ln84_reg_2352 + 16'd15);

assign add_ln84_13_fu_1985_p2 = (trunc_ln84_reg_2352 + 16'd16);

assign add_ln84_14_fu_1995_p2 = (trunc_ln84_reg_2352_pp0_iter1_reg + 16'd17);

assign add_ln84_15_fu_2005_p2 = (trunc_ln84_reg_2352_pp0_iter1_reg + 16'd18);

assign add_ln84_1_fu_1457_p2 = (trunc_ln84_reg_2352 + 16'd4);

assign add_ln84_2_fu_1601_p2 = (trunc_ln84_reg_2352 + 16'd5);

assign add_ln84_3_fu_1700_p2 = (trunc_ln84_reg_2352 + 16'd6);

assign add_ln84_4_fu_1784_p2 = (trunc_ln84_reg_2352 + 16'd7);

assign add_ln84_5_fu_1868_p2 = (trunc_ln84_reg_2352 + 16'd8);

assign add_ln84_6_fu_1915_p2 = (trunc_ln84_reg_2352 + 16'd9);

assign add_ln84_7_fu_1925_p2 = (trunc_ln84_reg_2352 + 16'd10);

assign add_ln84_8_fu_1935_p2 = (trunc_ln84_reg_2352 + 16'd11);

assign add_ln84_9_fu_1945_p2 = (trunc_ln84_reg_2352 + 16'd12);

assign add_ln84_fu_672_p2 = (mul_ln84_reg_2189 + zext_ln84_1_fu_669_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage10 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp0_stage11 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_pp0_stage12 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_pp0_stage13 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp0_stage14 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp0_stage15 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp0_stage16 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp0_stage17 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_pp0_stage18 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage8 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage9 = ap_CS_fsm[32'd9];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage9_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage10_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage11_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage12_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage13_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage14_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage15_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage16_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage17_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage18_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state20_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage8_iter0 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage7;

assign grp_fu_2014_p0 = grp_fu_2014_p00;

assign grp_fu_2014_p00 = add_ln84_fu_672_p2;

assign grp_fu_2014_p1 = 17'd100;

assign grp_fu_2021_p1 = 45'd52428;

assign grp_fu_2028_p1 = 45'd52428;

assign grp_fu_2035_p1 = 45'd52428;

assign grp_fu_2042_p1 = 45'd52428;

assign grp_fu_2049_p1 = 45'd52428;

assign grp_fu_2056_p1 = 45'd52428;

assign grp_fu_2063_p1 = 45'd52428;

assign grp_fu_2070_p1 = 45'd52428;

assign grp_fu_2077_p1 = 45'd52428;

assign grp_fu_2084_p1 = 45'd52428;

assign grp_fu_2091_p1 = 45'd52428;

assign grp_fu_2098_p1 = 45'd52428;

assign grp_fu_2105_p1 = 45'd52428;

assign grp_fu_2112_p1 = 45'd52428;

assign grp_fu_2119_p1 = 45'd52428;

assign grp_fu_2126_p1 = 45'd52428;

assign grp_fu_2133_p1 = 45'd52428;

assign grp_fu_2140_p1 = 45'd52428;

assign grp_fu_2147_p1 = 45'd52428;

assign grp_fu_503_p2 = (reg_495 + scores_source_V_load_reg_2257);

assign grp_fu_508_p2 = (($signed(grp_fu_503_p2) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign grp_fu_514_p3 = grp_fu_503_p2[32'd27];

assign grp_fu_522_p3 = ((grp_fu_514_p3[0:0] == 1'b1) ? grp_fu_503_p2 : 28'd0);

assign grp_fu_530_p2 = (reg_499 + scores_source_V_load_reg_2257);

assign grp_fu_535_p2 = (($signed(grp_fu_530_p2) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign grp_fu_541_p3 = grp_fu_530_p2[32'd27];

assign grp_fu_549_p3 = ((grp_fu_541_p3[0:0] == 1'b1) ? grp_fu_530_p2 : 28'd0);

assign icmp_ln1548_18_fu_1685_p2 = (($signed(add_ln712_54_reg_2739) > $signed(28'd0)) ? 1'b1 : 1'b0);

assign icmp_ln78_fu_575_p2 = ((ap_sig_allocacmp_indvar_flatten_load == 7'd76) ? 1'b1 : 1'b0);

assign icmp_ln79_fu_599_p2 = ((ap_sig_allocacmp_n1_load == 5'd19) ? 1'b1 : 1'b0);

assign mul_ln84_fu_645_p0 = mul_ln84_fu_645_p00;

assign mul_ln84_fu_645_p00 = select_ln78_1_reg_2184;

assign mul_ln84_fu_645_p1 = 10'd100;

assign or_ln78_1_fu_686_p2 = (trunc_ln712_reg_2195 | 9'd2);

assign or_ln78_2_fu_696_p2 = (trunc_ln712_reg_2195 | 9'd3);

assign or_ln78_fu_659_p2 = (trunc_ln712_reg_2195 | 9'd1);

assign or_ln84_1_fu_1231_p2 = (trunc_ln84_reg_2352 | 16'd2);

assign or_ln84_2_fu_1351_p2 = (trunc_ln84_reg_2352 | 16'd3);

assign or_ln84_fu_1101_p2 = (trunc_ln84_reg_2352 | 16'd1);

assign scores_source_V_address0 = zext_ln84_2_fu_677_p1;

assign select_ln78_1_fu_613_p3 = ((icmp_ln79_fu_599_p2[0:0] == 1'b1) ? add_ln78_fu_593_p2 : ap_sig_allocacmp_nh_load);

assign select_ln78_fu_605_p3 = ((icmp_ln79_fu_599_p2[0:0] == 1'b1) ? 5'd0 : ap_sig_allocacmp_n1_load);

assign select_ln82_10_fu_1471_p3 = ((icmp_ln1548_10_reg_2564[0:0] == 1'b1) ? add_ln1548_10_fu_1467_p2 : 27'd0);

assign select_ln82_11_fu_1513_p3 = ((icmp_ln1548_11_reg_2574[0:0] == 1'b1) ? add_ln1548_11_fu_1509_p2 : 27'd0);

assign select_ln82_12_fu_1611_p3 = ((icmp_ln1548_12_reg_2614[0:0] == 1'b1) ? add_ln1548_12_reg_2689 : 27'd0);

assign select_ln82_13_fu_1648_p3 = ((icmp_ln1548_13_reg_2624[0:0] == 1'b1) ? add_ln1548_13_reg_2694 : 27'd0);

assign select_ln82_14_fu_1710_p3 = ((icmp_ln1548_14_reg_2659[0:0] == 1'b1) ? add_ln1548_14_reg_2699 : 27'd0);

assign select_ln82_15_fu_1747_p3 = ((icmp_ln1548_15_reg_2669[0:0] == 1'b1) ? add_ln1548_15_reg_2704 : 27'd0);

assign select_ln82_16_fu_1794_p3 = ((icmp_ln1548_16_reg_2714[0:0] == 1'b1) ? add_ln1548_16_reg_2709 : 27'd0);

assign select_ln82_17_fu_1831_p3 = ((icmp_ln1548_17_reg_2729[0:0] == 1'b1) ? add_ln1548_17_reg_2724 : 27'd0);

assign select_ln82_18_fu_1878_p3 = ((icmp_ln1548_18_reg_2765[0:0] == 1'b1) ? add_ln1548_18_reg_2745 : 27'd0);

assign select_ln82_1_fu_903_p3 = ((icmp_ln1548_1_reg_2317[0:0] == 1'b1) ? add_ln1548_1_fu_899_p2 : 27'd0);

assign select_ln82_2_fu_985_p3 = ((icmp_ln1548_2_reg_2374[0:0] == 1'b1) ? add_ln1548_2_fu_981_p2 : 27'd0);

assign select_ln82_3_fu_1027_p3 = ((icmp_ln1548_3_reg_2384[0:0] == 1'b1) ? add_ln1548_3_fu_1023_p2 : 27'd0);

assign select_ln82_4_fu_1115_p3 = ((icmp_ln1548_4_reg_2414[0:0] == 1'b1) ? add_ln1548_4_fu_1111_p2 : 27'd0);

assign select_ln82_5_fu_1157_p3 = ((icmp_ln1548_5_reg_2424[0:0] == 1'b1) ? add_ln1548_5_fu_1153_p2 : 27'd0);

assign select_ln82_6_fu_1245_p3 = ((icmp_ln1548_6_reg_2464[0:0] == 1'b1) ? add_ln1548_6_fu_1241_p2 : 27'd0);

assign select_ln82_7_fu_1287_p3 = ((icmp_ln1548_7_reg_2474[0:0] == 1'b1) ? add_ln1548_7_fu_1283_p2 : 27'd0);

assign select_ln82_8_fu_1365_p3 = ((icmp_ln1548_8_reg_2514[0:0] == 1'b1) ? add_ln1548_8_fu_1361_p2 : 27'd0);

assign select_ln82_9_fu_1407_p3 = ((icmp_ln1548_9_reg_2524[0:0] == 1'b1) ? add_ln1548_9_fu_1403_p2 : 27'd0);

assign select_ln82_fu_861_p3 = ((icmp_ln1548_reg_2307[0:0] == 1'b1) ? add_ln1548_fu_857_p2 : 27'd0);

assign select_ln83_18_fu_1690_p3 = ((tmp_57_reg_2750[0:0] == 1'b1) ? add_ln712_54_reg_2739 : 28'd0);

assign sext_ln712_10_fu_1490_p1 = grp_fu_2091_p2;

assign sext_ln712_11_fu_1532_p1 = grp_fu_2098_p2;

assign sext_ln712_12_fu_1629_p1 = grp_fu_2105_p2;

assign sext_ln712_13_fu_1666_p1 = grp_fu_2112_p2;

assign sext_ln712_14_fu_1728_p1 = grp_fu_2119_p2;

assign sext_ln712_15_fu_1765_p1 = grp_fu_2126_p2;

assign sext_ln712_16_fu_1812_p1 = grp_fu_2133_p2;

assign sext_ln712_17_fu_1849_p1 = grp_fu_2140_p2;

assign sext_ln712_18_fu_1896_p1 = grp_fu_2147_p2;

assign sext_ln712_1_fu_922_p1 = grp_fu_2028_p2;

assign sext_ln712_2_fu_1004_p1 = grp_fu_2035_p2;

assign sext_ln712_3_fu_1046_p1 = grp_fu_2042_p2;

assign sext_ln712_4_fu_1134_p1 = grp_fu_2049_p2;

assign sext_ln712_5_fu_1176_p1 = grp_fu_2056_p2;

assign sext_ln712_6_fu_1264_p1 = grp_fu_2063_p2;

assign sext_ln712_7_fu_1306_p1 = grp_fu_2070_p2;

assign sext_ln712_8_fu_1384_p1 = grp_fu_2077_p2;

assign sext_ln712_9_fu_1426_p1 = grp_fu_2084_p2;

assign sext_ln712_fu_880_p1 = grp_fu_2021_p2;

assign shl_ln737_43_fu_992_p3 = {{select_ln82_2_fu_985_p3}, {18'd0}};

assign shl_ln737_44_fu_1034_p3 = {{select_ln82_3_fu_1027_p3}, {18'd0}};

assign shl_ln737_45_fu_1122_p3 = {{select_ln82_4_fu_1115_p3}, {18'd0}};

assign shl_ln737_46_fu_1164_p3 = {{select_ln82_5_fu_1157_p3}, {18'd0}};

assign shl_ln737_47_fu_1252_p3 = {{select_ln82_6_fu_1245_p3}, {18'd0}};

assign shl_ln737_48_fu_1294_p3 = {{select_ln82_7_fu_1287_p3}, {18'd0}};

assign shl_ln737_49_fu_1372_p3 = {{select_ln82_8_fu_1365_p3}, {18'd0}};

assign shl_ln737_50_fu_1414_p3 = {{select_ln82_9_fu_1407_p3}, {18'd0}};

assign shl_ln737_51_fu_1478_p3 = {{select_ln82_10_fu_1471_p3}, {18'd0}};

assign shl_ln737_52_fu_1520_p3 = {{select_ln82_11_fu_1513_p3}, {18'd0}};

assign shl_ln737_53_fu_1617_p3 = {{select_ln82_12_fu_1611_p3}, {18'd0}};

assign shl_ln737_54_fu_1654_p3 = {{select_ln82_13_fu_1648_p3}, {18'd0}};

assign shl_ln737_55_fu_1716_p3 = {{select_ln82_14_fu_1710_p3}, {18'd0}};

assign shl_ln737_56_fu_1753_p3 = {{select_ln82_15_fu_1747_p3}, {18'd0}};

assign shl_ln737_57_fu_1800_p3 = {{select_ln82_16_fu_1794_p3}, {18'd0}};

assign shl_ln737_58_fu_1837_p3 = {{select_ln82_17_fu_1831_p3}, {18'd0}};

assign shl_ln737_59_fu_1884_p3 = {{select_ln82_18_fu_1878_p3}, {18'd0}};

assign shl_ln737_s_fu_910_p3 = {{select_ln82_1_fu_903_p3}, {18'd0}};

assign shl_ln_fu_868_p3 = {{select_ln82_fu_861_p3}, {18'd0}};

assign trunc_ln712_1_fu_714_p1 = scores_source_V_q0[26:0];

assign trunc_ln712_fu_651_p1 = mul_ln84_fu_645_p2[8:0];

assign trunc_ln78_10_fu_969_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_11_fu_973_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_12_fu_1093_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_13_fu_1097_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_14_fu_1223_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_15_fu_1227_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_16_fu_1343_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_17_fu_1347_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_18_fu_1453_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_1_fu_710_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_2_fu_738_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_3_fu_742_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_4_fu_774_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_5_fu_778_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_6_fu_813_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_7_fu_817_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_8_fu_849_p1 = scores_target_V_q1[26:0];

assign trunc_ln78_9_fu_853_p1 = scores_target_V_q0[26:0];

assign trunc_ln78_fu_706_p1 = scores_target_V_q1[26:0];

assign trunc_ln84_fu_782_p1 = grp_fu_2014_p2[15:0];

assign zext_ln712_10_fu_1260_p1 = shl_ln737_47_fu_1252_p3;

assign zext_ln712_11_fu_1302_p1 = shl_ln737_48_fu_1294_p3;

assign zext_ln712_12_fu_1380_p1 = shl_ln737_49_fu_1372_p3;

assign zext_ln712_13_fu_1422_p1 = shl_ln737_50_fu_1414_p3;

assign zext_ln712_14_fu_1486_p1 = shl_ln737_51_fu_1478_p3;

assign zext_ln712_15_fu_1528_p1 = shl_ln737_52_fu_1520_p3;

assign zext_ln712_16_fu_1625_p1 = shl_ln737_53_fu_1617_p3;

assign zext_ln712_17_fu_1662_p1 = shl_ln737_54_fu_1654_p3;

assign zext_ln712_18_fu_1724_p1 = shl_ln737_55_fu_1716_p3;

assign zext_ln712_19_fu_1761_p1 = shl_ln737_56_fu_1753_p3;

assign zext_ln712_20_fu_1808_p1 = shl_ln737_57_fu_1800_p3;

assign zext_ln712_21_fu_1845_p1 = shl_ln737_58_fu_1837_p3;

assign zext_ln712_22_fu_1892_p1 = shl_ln737_59_fu_1884_p3;

assign zext_ln712_23_fu_655_p1 = mul_ln84_reg_2189;

assign zext_ln712_24_fu_664_p1 = or_ln78_fu_659_p2;

assign zext_ln712_25_fu_691_p1 = or_ln78_1_fu_686_p2;

assign zext_ln712_26_fu_701_p1 = or_ln78_2_fu_696_p2;

assign zext_ln712_27_fu_723_p1 = add_ln78_1_fu_718_p2;

assign zext_ln712_28_fu_733_p1 = add_ln78_2_fu_728_p2;

assign zext_ln712_29_fu_759_p1 = add_ln78_3_fu_754_p2;

assign zext_ln712_30_fu_769_p1 = add_ln78_4_fu_764_p2;

assign zext_ln712_31_fu_798_p1 = add_ln78_5_fu_793_p2;

assign zext_ln712_32_fu_808_p1 = add_ln78_6_fu_803_p2;

assign zext_ln712_33_fu_834_p1 = add_ln78_7_fu_829_p2;

assign zext_ln712_34_fu_844_p1 = add_ln78_8_fu_839_p2;

assign zext_ln712_35_fu_954_p1 = add_ln78_9_fu_949_p2;

assign zext_ln712_36_fu_964_p1 = add_ln78_10_fu_959_p2;

assign zext_ln712_37_fu_1078_p1 = add_ln78_11_fu_1073_p2;

assign zext_ln712_38_fu_1088_p1 = add_ln78_12_fu_1083_p2;

assign zext_ln712_39_fu_1208_p1 = add_ln78_13_fu_1203_p2;

assign zext_ln712_40_fu_1218_p1 = add_ln78_14_fu_1213_p2;

assign zext_ln712_41_fu_1338_p1 = add_ln78_15_fu_1333_p2;

assign zext_ln712_5_fu_876_p1 = shl_ln_fu_868_p3;

assign zext_ln712_6_fu_1000_p1 = shl_ln737_43_fu_992_p3;

assign zext_ln712_7_fu_1042_p1 = shl_ln737_44_fu_1034_p3;

assign zext_ln712_8_fu_1130_p1 = shl_ln737_45_fu_1122_p3;

assign zext_ln712_9_fu_1172_p1 = shl_ln737_46_fu_1164_p3;

assign zext_ln712_fu_918_p1 = shl_ln737_s_fu_910_p3;

assign zext_ln84_10_fu_1705_p1 = add_ln84_3_fu_1700_p2;

assign zext_ln84_11_fu_1789_p1 = add_ln84_4_fu_1784_p2;

assign zext_ln84_12_fu_1873_p1 = add_ln84_5_fu_1868_p2;

assign zext_ln84_13_fu_1920_p1 = add_ln84_6_fu_1915_p2;

assign zext_ln84_14_fu_1930_p1 = add_ln84_7_fu_1925_p2;

assign zext_ln84_15_fu_1940_p1 = add_ln84_8_fu_1935_p2;

assign zext_ln84_16_fu_1950_p1 = add_ln84_9_fu_1945_p2;

assign zext_ln84_17_fu_1960_p1 = add_ln84_10_fu_1955_p2;

assign zext_ln84_18_fu_1970_p1 = add_ln84_11_fu_1965_p2;

assign zext_ln84_19_fu_1980_p1 = add_ln84_12_fu_1975_p2;

assign zext_ln84_1_fu_669_p1 = select_ln78_reg_2179;

assign zext_ln84_20_fu_1990_p1 = add_ln84_13_fu_1985_p2;

assign zext_ln84_21_fu_2000_p1 = add_ln84_14_fu_1995_p2;

assign zext_ln84_22_fu_2010_p1 = add_ln84_15_reg_2800;

assign zext_ln84_2_fu_677_p1 = add_ln84_fu_672_p2;

assign zext_ln84_4_fu_977_p1 = mul_ln84_1_reg_2347;

assign zext_ln84_5_fu_1106_p1 = or_ln84_fu_1101_p2;

assign zext_ln84_6_fu_1236_p1 = or_ln84_1_fu_1231_p2;

assign zext_ln84_7_fu_1356_p1 = or_ln84_2_fu_1351_p2;

assign zext_ln84_8_fu_1462_p1 = add_ln84_1_fu_1457_p2;

assign zext_ln84_9_fu_1606_p1 = add_ln84_2_fu_1601_p2;

endmodule //GAT_compute_one_graph_compute_all_scores
