Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 30 23:39:09 2021
| Host         : DESKTOP-DD35C68 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file fsm_top_timing_summary_routed.rpt -pb fsm_top_timing_summary_routed.pb -rpx fsm_top_timing_summary_routed.rpx -warn_on_violation
| Design       : fsm_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (184)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (20)
5. checking no_input_delay (3)
6. checking no_output_delay (6)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (184)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[10]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[11]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[12]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[13]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[14]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[17]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[18]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[19]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[20]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[21]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: dim_clock/clk_count_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_state_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_state_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: fsm/FSM_sequential_state_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[0]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[10]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[11]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[12]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[13]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[14]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[15]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[16]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[17]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[18]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[19]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[1]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[20]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[21]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[22]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[23]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[24]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[25]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[4]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[6]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[7]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[8]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: light_clock/clk_count_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (20)
-------------------------------------------------
 There are 20 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (3)
------------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.469        0.000                      0                   58        0.250        0.000                      0                   58        4.500        0.000                       0                    59  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 7.469        0.000                      0                   58        0.250        0.000                      0                   58        4.500        0.000                       0                    59  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.469ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.469ns  (required time - arrival time)
  Source:                 light_clock/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.034ns (80.503%)  route 0.493ns (19.497%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    light_clock/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  light_clock/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.493     6.103    light_clock/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.777 r  light_clock/clk_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.777    light_clock/clk_count_reg[0]_i_1__0_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.891 r  light_clock/clk_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    light_clock/clk_count_reg[4]_i_1__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  light_clock/clk_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.005    light_clock/clk_count_reg[8]_i_1__0_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  light_clock/clk_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.119    light_clock/clk_count_reg[12]_i_1__0_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  light_clock/clk_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.233    light_clock/clk_count_reg[16]_i_1__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.347 r  light_clock/clk_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.347    light_clock/clk_count_reg[20]_i_1__0_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.681 r  light_clock/clk_count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.681    light_clock/clk_count_reg[24]_i_1_n_6
    SLICE_X1Y20          FDRE                                         r  light_clock/clk_count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    light_clock/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  light_clock/clk_count_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    light_clock/clk_count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.681    
  -------------------------------------------------------------------
                         slack                                  7.469    

Slack (MET) :             7.489ns  (required time - arrival time)
  Source:                 dimmer/d_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimmer/out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.480ns  (logic 0.897ns (36.170%)  route 1.583ns (63.830%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/d_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  dimmer/d_cycle_reg[1]/Q
                         net (fo=5, routed)           0.725     6.357    dimmer/d_cycle_reg[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.295     6.652 r  dimmer/out[5]_i_2/O
                         net (fo=6, routed)           0.858     7.510    dimmer/out[5]_i_2_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.124     7.634 r  dimmer/out[0]_i_1/O
                         net (fo=1, routed)           0.000     7.634    dimmer/out[0]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.855    dimmer/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.029    15.123    dimmer/out_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                          -7.634    
  -------------------------------------------------------------------
                         slack                                  7.489    

Slack (MET) :             7.509ns  (required time - arrival time)
  Source:                 dimmer/d_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimmer/out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.506ns  (logic 0.923ns (36.833%)  route 1.583ns (63.167%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/d_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  dimmer/d_cycle_reg[1]/Q
                         net (fo=5, routed)           0.725     6.357    dimmer/d_cycle_reg[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.295     6.652 r  dimmer/out[5]_i_2/O
                         net (fo=6, routed)           0.858     7.510    dimmer/out[5]_i_2_n_0
    SLICE_X1Y13          LUT4 (Prop_lut4_I2_O)        0.150     7.660 r  dimmer/out[5]_i_1/O
                         net (fo=1, routed)           0.000     7.660    dimmer/out[5]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.855    dimmer/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[5]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.075    15.169    dimmer/out_reg[5]
  -------------------------------------------------------------------
                         required time                         15.169    
                         arrival time                          -7.660    
  -------------------------------------------------------------------
                         slack                                  7.509    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 dim_clock/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dim_clock/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 1.966ns (78.086%)  route 0.552ns (21.914%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    dim_clock/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  dim_clock/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  dim_clock/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.552     6.224    dim_clock/clk_count_reg[1]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     6.881 r  dim_clock/clk_count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.881    dim_clock/clk_count_reg[0]_i_1_n_0
    SLICE_X2Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     6.998 r  dim_clock/clk_count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.998    dim_clock/clk_count_reg[4]_i_1_n_0
    SLICE_X2Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.115 r  dim_clock/clk_count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.115    dim_clock/clk_count_reg[8]_i_1_n_0
    SLICE_X2Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.232 r  dim_clock/clk_count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.232    dim_clock/clk_count_reg[12]_i_1_n_0
    SLICE_X2Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.349 r  dim_clock/clk_count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.349    dim_clock/clk_count_reg[16]_i_1_n_0
    SLICE_X2Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     7.672 r  dim_clock/clk_count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.672    dim_clock/clk_count_reg[20]_i_1_n_6
    SLICE_X2Y19          FDRE                                         r  dim_clock/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    dim_clock/clk_IBUF_BUFG
    SLICE_X2Y19          FDRE                                         r  dim_clock/clk_count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X2Y19          FDRE (Setup_fdre_C_D)        0.109    15.197    dim_clock/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.197    
                         arrival time                          -7.672    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.525ns  (required time - arrival time)
  Source:                 dimmer/d_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimmer/out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.897ns (36.679%)  route 1.549ns (63.321%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/d_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.478     5.632 r  dimmer/d_cycle_reg[1]/Q
                         net (fo=5, routed)           0.720     6.352    dimmer/d_cycle_reg[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I2_O)        0.295     6.647 r  dimmer/out[4]_i_2/O
                         net (fo=4, routed)           0.829     7.476    dimmer/out[4]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I2_O)        0.124     7.600 r  dimmer/out[3]_i_1/O
                         net (fo=1, routed)           0.000     7.600    dimmer/out[3]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.855    dimmer/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[3]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.031    15.125    dimmer/out_reg[3]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.600    
  -------------------------------------------------------------------
                         slack                                  7.525    

Slack (MET) :             7.539ns  (required time - arrival time)
  Source:                 dimmer/d_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimmer/out_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.432ns  (logic 0.897ns (36.876%)  route 1.535ns (63.124%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/d_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  dimmer/d_cycle_reg[1]/Q
                         net (fo=5, routed)           0.725     6.357    dimmer/d_cycle_reg[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.295     6.652 r  dimmer/out[5]_i_2/O
                         net (fo=6, routed)           0.811     7.463    dimmer/out[5]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.587 r  dimmer/out[1]_i_1/O
                         net (fo=1, routed)           0.000     7.587    dimmer/out[1]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.855    dimmer/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[1]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.032    15.126    dimmer/out_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                          -7.587    
  -------------------------------------------------------------------
                         slack                                  7.539    

Slack (MET) :             7.553ns  (required time - arrival time)
  Source:                 dimmer/d_cycle_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimmer/out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.418ns  (logic 0.897ns (37.098%)  route 1.521ns (62.902%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/d_cycle_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.478     5.632 f  dimmer/d_cycle_reg[1]/Q
                         net (fo=5, routed)           0.725     6.357    dimmer/d_cycle_reg[1]
    SLICE_X3Y13          LUT6 (Prop_lut6_I3_O)        0.295     6.652 r  dimmer/out[5]_i_2/O
                         net (fo=6, routed)           0.796     7.448    dimmer/out[5]_i_2_n_0
    SLICE_X1Y13          LUT6 (Prop_lut6_I1_O)        0.124     7.572 r  dimmer/out[2]_i_1/O
                         net (fo=1, routed)           0.000     7.572    dimmer/out[2]_i_1_n_0
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.514    14.855    dimmer/clk_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  dimmer/out_reg[2]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X1Y13          FDRE (Setup_fdre_C_D)        0.031    15.125    dimmer/out_reg[2]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                          -7.572    
  -------------------------------------------------------------------
                         slack                                  7.553    

Slack (MET) :             7.580ns  (required time - arrival time)
  Source:                 light_clock/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 1.923ns (79.607%)  route 0.493ns (20.393%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    light_clock/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  light_clock/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.493     6.103    light_clock/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.777 r  light_clock/clk_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.777    light_clock/clk_count_reg[0]_i_1__0_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.891 r  light_clock/clk_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    light_clock/clk_count_reg[4]_i_1__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  light_clock/clk_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.005    light_clock/clk_count_reg[8]_i_1__0_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  light_clock/clk_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.119    light_clock/clk_count_reg[12]_i_1__0_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  light_clock/clk_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.233    light_clock/clk_count_reg[16]_i_1__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.347 r  light_clock/clk_count_reg[20]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.347    light_clock/clk_count_reg[20]_i_1__0_n_0
    SLICE_X1Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.570 r  light_clock/clk_count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.570    light_clock/clk_count_reg[24]_i_1_n_7
    SLICE_X1Y20          FDRE                                         r  light_clock/clk_count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    light_clock/clk_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  light_clock/clk_count_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    light_clock/clk_count_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.570    
  -------------------------------------------------------------------
                         slack                                  7.580    

Slack (MET) :             7.583ns  (required time - arrival time)
  Source:                 light_clock/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.413ns  (logic 1.920ns (79.582%)  route 0.493ns (20.418%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    light_clock/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  light_clock/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.493     6.103    light_clock/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.777 r  light_clock/clk_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.777    light_clock/clk_count_reg[0]_i_1__0_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.891 r  light_clock/clk_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    light_clock/clk_count_reg[4]_i_1__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  light_clock/clk_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.005    light_clock/clk_count_reg[8]_i_1__0_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  light_clock/clk_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.119    light_clock/clk_count_reg[12]_i_1__0_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  light_clock/clk_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.233    light_clock/clk_count_reg[16]_i_1__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.567 r  light_clock/clk_count_reg[20]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     7.567    light_clock/clk_count_reg[20]_i_1__0_n_6
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    light_clock/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    light_clock/clk_count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.567    
  -------------------------------------------------------------------
                         slack                                  7.583    

Slack (MET) :             7.604ns  (required time - arrival time)
  Source:                 light_clock/clk_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        2.392ns  (logic 1.899ns (79.402%)  route 0.493ns (20.598%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.633     5.154    light_clock/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.456     5.610 r  light_clock/clk_count_reg[1]/Q
                         net (fo=2, routed)           0.493     6.103    light_clock/clk_count_reg[1]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.777 r  light_clock/clk_count_reg[0]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.777    light_clock/clk_count_reg[0]_i_1__0_n_0
    SLICE_X1Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.891 r  light_clock/clk_count_reg[4]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     6.891    light_clock/clk_count_reg[4]_i_1__0_n_0
    SLICE_X1Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.005 r  light_clock/clk_count_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.005    light_clock/clk_count_reg[8]_i_1__0_n_0
    SLICE_X1Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.119 r  light_clock/clk_count_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.119    light_clock/clk_count_reg[12]_i_1__0_n_0
    SLICE_X1Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.233 r  light_clock/clk_count_reg[16]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     7.233    light_clock/clk_count_reg[16]_i_1__0_n_0
    SLICE_X1Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.546 r  light_clock/clk_count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     7.546    light_clock/clk_count_reg[20]_i_1__0_n_4
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          1.508    14.849    light_clock/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X1Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    light_clock/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -7.546    
  -------------------------------------------------------------------
                         slack                                  7.604    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 dimmer/d_cycle_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dimmer/out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.247ns (66.637%)  route 0.124ns (33.363%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/d_cycle_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y13          FDRE (Prop_fdre_C_Q)         0.148     1.622 r  dimmer/d_cycle_reg[3]/Q
                         net (fo=7, routed)           0.124     1.746    dimmer/d_cycle_reg[3]
    SLICE_X2Y13          LUT6 (Prop_lut6_I3_O)        0.099     1.845 r  dimmer/out[4]_i_1/O
                         net (fo=1, routed)           0.000     1.845    dimmer/out[4]_i_1_n_0
    SLICE_X2Y13          FDRE                                         r  dimmer/out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    dimmer/clk_IBUF_BUFG
    SLICE_X2Y13          FDRE                                         r  dimmer/out_reg[4]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y13          FDRE (Hold_fdre_C_D)         0.121     1.595    dimmer/out_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.595    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    light_clock/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  light_clock/clk_count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  light_clock/clk_count_reg[7]/Q
                         net (fo=2, routed)           0.117     1.732    light_clock/clk_count_reg[7]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.840 r  light_clock/clk_count_reg[4]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.840    light_clock/clk_count_reg[4]_i_1__0_n_4
    SLICE_X1Y15          FDRE                                         r  light_clock/clk_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    light_clock/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  light_clock/clk_count_reg[7]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    light_clock/clk_count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.840    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.590     1.473    light_clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  light_clock/clk_count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  light_clock/clk_count_reg[11]/Q
                         net (fo=2, routed)           0.117     1.731    light_clock/clk_count_reg[11]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  light_clock/clk_count_reg[8]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    light_clock/clk_count_reg[8]_i_1__0_n_4
    SLICE_X1Y16          FDRE                                         r  light_clock/clk_count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.859     1.986    light_clock/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  light_clock/clk_count_reg[11]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.578    light_clock/clk_count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.587     1.470    light_clock/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.611 r  light_clock/clk_count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.728    light_clock/clk_count_reg[23]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.836 r  light_clock/clk_count_reg[20]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.836    light_clock/clk_count_reg[20]_i_1__0_n_4
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.856     1.983    light_clock/clk_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  light_clock/clk_count_reg[23]/C
                         clock pessimism             -0.513     1.470    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.575    light_clock/clk_count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    light_clock/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  light_clock/clk_count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  light_clock/clk_count_reg[19]/Q
                         net (fo=2, routed)           0.119     1.731    light_clock/clk_count_reg[19]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.839 r  light_clock/clk_count_reg[16]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.839    light_clock/clk_count_reg[16]_i_1__0_n_4
    SLICE_X1Y18          FDRE                                         r  light_clock/clk_count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    light_clock/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  light_clock/clk_count_reg[19]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.576    light_clock/clk_count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.589     1.472    light_clock/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  light_clock/clk_count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  light_clock/clk_count_reg[15]/Q
                         net (fo=2, routed)           0.120     1.733    light_clock/clk_count_reg[15]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  light_clock/clk_count_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.841    light_clock/clk_count_reg[12]_i_1__0_n_4
    SLICE_X1Y17          FDRE                                         r  light_clock/clk_count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.858     1.985    light_clock/clk_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  light_clock/clk_count_reg[15]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.577    light_clock/clk_count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    light_clock/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  light_clock/clk_count_reg[3]/Q
                         net (fo=2, routed)           0.120     1.735    light_clock/clk_count_reg[3]
    SLICE_X1Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  light_clock/clk_count_reg[0]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.843    light_clock/clk_count_reg[0]_i_1__0_n_4
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    light_clock/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  light_clock/clk_count_reg[3]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X1Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    light_clock/clk_count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 light_clock/clk_count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            light_clock/clk_count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.256ns (69.150%)  route 0.114ns (30.850%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    light_clock/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  light_clock/clk_count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  light_clock/clk_count_reg[4]/Q
                         net (fo=2, routed)           0.114     1.729    light_clock/clk_count_reg[4]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.844 r  light_clock/clk_count_reg[4]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.844    light_clock/clk_count_reg[4]_i_1__0_n_7
    SLICE_X1Y15          FDRE                                         r  light_clock/clk_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.860     1.987    light_clock/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  light_clock/clk_count_reg[4]/C
                         clock pessimism             -0.513     1.474    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.579    light_clock/clk_count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 dim_clock/clk_count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dim_clock/clk_count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.591     1.474    dim_clock/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  dim_clock/clk_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          FDRE (Prop_fdre_C_Q)         0.164     1.638 r  dim_clock/clk_count_reg[2]/Q
                         net (fo=2, routed)           0.125     1.764    dim_clock/clk_count_reg[2]
    SLICE_X2Y14          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.874 r  dim_clock/clk_count_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.874    dim_clock/clk_count_reg[0]_i_1_n_5
    SLICE_X2Y14          FDRE                                         r  dim_clock/clk_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.861     1.988    dim_clock/clk_IBUF_BUFG
    SLICE_X2Y14          FDRE                                         r  dim_clock/clk_count_reg[2]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X2Y14          FDRE (Hold_fdre_C_D)         0.134     1.608    dim_clock/clk_count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dim_clock/clk_count_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dim_clock/clk_count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.588     1.471    dim_clock/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  dim_clock/clk_count_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  dim_clock/clk_count_reg[18]/Q
                         net (fo=2, routed)           0.126     1.761    dim_clock/clk_count_reg[18]
    SLICE_X2Y18          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.871 r  dim_clock/clk_count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.871    dim_clock/clk_count_reg[16]_i_1_n_5
    SLICE_X2Y18          FDRE                                         r  dim_clock/clk_count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=58, routed)          0.857     1.984    dim_clock/clk_IBUF_BUFG
    SLICE_X2Y18          FDRE                                         r  dim_clock/clk_count_reg[18]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.134     1.605    dim_clock/clk_count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.266    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    dim_clock/clk_count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    dim_clock/clk_count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y16    dim_clock/clk_count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    dim_clock/clk_count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    dim_clock/clk_count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    dim_clock/clk_count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y17    dim_clock/clk_count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    dim_clock/clk_count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y18    dim_clock/clk_count_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    dim_clock/clk_count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    dim_clock/clk_count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    dim_clock/clk_count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    dim_clock/clk_count_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    dim_clock/clk_count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    dim_clock/clk_count_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y18    dim_clock/clk_count_reg[19]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    dim_clock/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    dim_clock/clk_count_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y19    dim_clock/clk_count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    dim_clock/clk_count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    dim_clock/clk_count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    dim_clock/clk_count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    dim_clock/clk_count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    dim_clock/clk_count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    dim_clock/clk_count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    dim_clock/clk_count_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y17    dim_clock/clk_count_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    dim_clock/clk_count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    dim_clock/clk_count_reg[5]/C



