
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.845974                       # Number of seconds simulated
sim_ticks                                845974268840                       # Number of ticks simulated
final_tick                               904665098000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  79599                       # Simulator instruction rate (inst/s)
host_op_rate                                   124096                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               28076713                       # Simulator tick rate (ticks/s)
host_mem_usage                               17096728                       # Number of bytes of host memory used
host_seconds                                 30130.82                       # Real time elapsed on the host
sim_insts                                  2398369528                       # Number of instructions simulated
sim_ops                                    3739106210                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus_10.inst         9856                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_10.data    341133824                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.inst         9792                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_11.data    341228608                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.inst        10368                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_12.data    341338880                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.inst         9664                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::.switch_cpus_13.data    341854912                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total        1365595904                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_10.inst         9856                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_11.inst         9792                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_12.inst        10368                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::.switch_cpus_13.inst         9664                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_inst_read::total        39680                       # Number of instructions bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks    720165056                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total      720165056                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.inst          154                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_10.data      5330216                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.inst          153                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_11.data      5331697                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.inst          162                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_12.data      5333420                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.inst          151                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::.switch_cpus_13.data      5341483                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total           21337436                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks     11252579                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total          11252579                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus_10.inst        11650                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_10.data    403243735                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.inst        11575                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_11.data    403355776                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.inst        12256                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_12.data    403486125                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.inst        11424                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::.switch_cpus_13.data    404096111                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total           1614228652                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_10.inst        11650                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_11.inst        11575                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_12.inst        12256                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::.switch_cpus_13.inst        11424                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_inst_read::total           46904                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks     851284823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total           851284823                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks     851284823                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.inst        11650                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_10.data    403243735                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.inst        11575                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_11.data    403355776                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.inst        12256                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_12.data    403486125                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.inst        11424                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus_13.data    404096111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total          2465513476                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples  11252579.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.inst::samples       154.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_10.data::samples   5330218.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.inst::samples       153.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_11.data::samples   5331697.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.inst::samples       162.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_12.data::samples   5333421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.inst::samples       151.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus_13.data::samples   5341483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.329102866120                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds       679211                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds       679211                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState           47148165                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState          10588630                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                   21337439                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                  11252579                       # Number of write requests accepted
system.mem_ctrls0.readBursts                 21337439                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                11252579                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM            1365596032                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten              720161024                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys             1365596096                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys           720165056                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0           667006                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1           666819                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2           666689                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3           666613                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4           666736                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5           666595                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           666682                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           666511                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8           666368                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           666386                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          666472                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          666449                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          666443                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13          666441                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14          666598                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15          666712                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::16          666731                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::17          666826                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::18          666916                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::19          666836                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::20          666760                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::21          666959                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::22          666882                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::23          666974                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::24          667058                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::25          667084                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::26          667114                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::27          667321                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::28          667218                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::29          667161                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::30          667033                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::31          667045                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0           351581                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1           351422                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2           351408                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3           351331                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4           351379                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5           351333                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6           351314                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7           351319                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8           351228                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           351184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10          351224                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11          351204                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12          351390                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13          351427                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14          351642                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15          351762                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::16          351897                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::17          352104                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::18          352180                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::19          352196                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::20          352108                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::21          352126                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::22          352012                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::23          351944                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::24          351922                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::25          351802                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::26          351748                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::27          351769                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::28          351683                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::29          351664                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::30          351562                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::31          351651                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                 845974232999                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6             21337439                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6            11252579                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                7069760                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                6724741                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                4263226                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                2078763                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                 806600                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                 277217                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                  83706                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                  22866                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                   5284                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                   3000                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                  1610                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                   627                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                    27                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                    10                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     2                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                116273                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                135475                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                373127                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                588008                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                675319                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                698871                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                705569                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                708452                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                712080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                715968                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                719848                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                722781                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                730324                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                732729                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                737333                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                725770                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                711235                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::64                712493                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::65                 16750                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::66                  7239                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::67                  3316                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::68                  1477                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::69                   624                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::70                   345                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::71                   233                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::72                   171                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::73                   117                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::74                    93                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::75                    87                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::76                    59                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::77                    52                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::78                    49                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::79                    35                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::80                    23                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::81                    24                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::82                    20                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::83                    19                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::84                    18                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::85                    12                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::86                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::87                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::88                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::89                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::90                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::91                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::92                    10                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::93                     9                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::94                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::95                     8                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::96                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::97                     7                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::98                     4                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::99                     3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::100                    3                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::101                    6                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::102                    2                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::103                    1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::104                    1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples     14508850                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   143.757449                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   110.429580                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   140.759655                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127      7256252     50.01%     50.01% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255      5008513     34.52%     84.53% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383      1292401      8.91%     93.44% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511       505509      3.48%     96.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639       144120      0.99%     97.92% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767       116026      0.80%     98.72% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895        44325      0.31%     99.02% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023         8918      0.06%     99.08% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151       132786      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total     14508850                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples       679211                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     31.415001                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    21.374386                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  7854.196750                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-131071       679210    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::6.42253e+06-6.5536e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total       679211                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples       679211                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.567040                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.525615                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     1.229956                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16          540768     79.62%     79.62% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17           10897      1.60%     81.22% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           52767      7.77%     88.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19           44277      6.52%     95.51% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20           20821      3.07%     98.57% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21            6891      1.01%     99.59% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::22            1880      0.28%     99.87% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::23             579      0.09%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::24             215      0.03%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::25              82      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::26              28      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::27               4      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total       679211                       # Writes before turning the bus around for reads
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.inst         9856                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_10.data    341133888                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.inst         9792                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_11.data    341228608                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.inst        10368                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_12.data    341338944                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.inst         9664                       # Per-master bytes read from memory
system.mem_ctrls0.masterReadBytes::.switch_cpus_13.data    341854912                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks    720161024                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus_10.inst 11650.472553396390                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_10.data 403243810.793161332607                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.inst 11574.820134218493                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_11.data 403355776.373544633389                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.inst 12255.691906819580                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_12.data 403486201.144207358360                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.inst 11423.515295862695                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterReadRate::.switch_cpus_13.data 404096110.947619557381                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 851280057.238011360168                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.inst          154                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_10.data      5330218                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.inst          153                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_11.data      5331697                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.inst          162                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_12.data      5333421                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.inst          151                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterReadAccesses::.switch_cpus_13.data      5341483                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks     11252579                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.inst      8104989                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_10.data 274191168492                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.inst      8215020                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_11.data 271789059266                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.inst      7185759                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_12.data 271084161982                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.inst      7490190                       # Per-master read total memory access latency
system.mem_ctrls0.masterReadTotalLat::.switch_cpus_13.data 270986321629                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 47607471445113                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.inst     52629.80                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_10.data     51440.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.inst     53692.94                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_11.data     50976.09                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.inst     44356.54                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_12.data     50827.44                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.inst     49603.91                       # Per-master read average memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus_13.data     50732.41                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks   4230805.35                       # Per-master write average memory access latency
system.mem_ctrls0.totQLat                706995064647                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat           1088081707327                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat               80228766880                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    33134.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               50994.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                     1614.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                      851.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                  1614.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                   851.28                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                       14.49                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    9.48                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      2.46                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     56.59                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                10637293                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                7443796                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                49.85                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               66.15                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     25958.08                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   55.48                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy            18877640886.719730                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy           28392467481.600189                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy           19025348832                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        47200200150.937202                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy        219883697184.475830                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy        3197488105.724884                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy   150201169635.841278                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy   1447179782.396493                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy    19500797143.439983                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy          507731816767.027039                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           600.174066                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime        464083382392                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE    603948078                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF  26010660000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF  66903224240                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN   6029922212                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT 355276103910                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN 391150410400                       # Time in different power states
system.mem_ctrls0_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy            18927776775.600067                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy           28409496807.360420                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy           19053165312                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        47183215042.777290                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy        220340731403.519104                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy        3171850109.564319                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy   150211244390.399841                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy   1203787387.196035                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy    19583342683.199974                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy          508090555441.743835                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           600.598120                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime        463368227697                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE    584172640                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF  26001300000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF  67177216920                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN   5015885716                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT 356020568503                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN 391175125061                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus_10.inst        10176                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_10.data    341135552                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.inst         9920                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_11.data    341232768                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.inst         9216                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_12.data    341339072                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.inst        10048                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::.switch_cpus_13.data    341852480                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total        1365599232                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_10.inst        10176                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_11.inst         9920                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_12.inst         9216                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::.switch_cpus_13.inst        10048                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_inst_read::total        39360                       # Number of instructions bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks    720167040                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total      720167040                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.inst          159                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_10.data      5330243                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.inst          155                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_11.data      5331762                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.inst          144                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_12.data      5333423                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.inst          157                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::.switch_cpus_13.data      5341445                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total           21337488                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks     11252610                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total          11252610                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus_10.inst        12029                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_10.data    403245778                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.inst        11726                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_11.data    403360694                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.inst        10894                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_12.data    403486352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.inst        11877                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::.switch_cpus_13.data    404093236                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total           1614232586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_10.inst        12029                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_11.inst        11726                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_12.inst        10894                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::.switch_cpus_13.inst        11877                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_inst_read::total           46526                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks     851287169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total           851287169                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks     851287169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.inst        12029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_10.data    403245778                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.inst        11726                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_11.data    403360694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.inst        10894                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_12.data    403486352                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.inst        11877                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus_13.data    404093236                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total          2465519755                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples  11252610.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.inst::samples       159.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_10.data::samples   5330245.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.inst::samples       155.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_11.data::samples   5331762.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.inst::samples       144.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_12.data::samples   5333423.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.inst::samples       157.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus_13.data::samples   5341445.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000017860                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.329106830540                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds       679213                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds       679213                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState           47156510                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState          10587642                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                   21337490                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                  11252610                       # Number of write requests accepted
system.mem_ctrls1.readBursts                 21337490                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                11252610                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM            1365599360                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                      0                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten              720163584                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys             1365599360                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys           720167040                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0           667005                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1           666820                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2           666681                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3           666622                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4           666724                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5           666616                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           666692                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           666499                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8           666382                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           666361                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          666447                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          666460                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          666465                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13          666419                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14          666620                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15          666715                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::16          666723                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::17          666850                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::18          666914                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::19          666829                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::20          666744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::21          666967                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::22          666884                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::23          666987                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::24          667048                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::25          667107                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::26          667096                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::27          667335                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::28          667218                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::29          667168                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::30          667043                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::31          667049                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0           351599                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1           351440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2           351367                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3           351362                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4           351359                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5           351339                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6           351344                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7           351296                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8           351234                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           351167                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10          351191                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11          351220                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12          351381                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13          351440                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14          351675                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15          351743                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::16          351886                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::17          352105                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::18          352176                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::19          352196                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::20          352103                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::21          352163                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::22          352027                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::23          351941                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::24          351936                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::25          351780                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::26          351723                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::27          351790                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::28          351681                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::29          351648                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::30          351591                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::31          351653                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                 845974240750                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6             21337490                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6            11252610                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                7097436                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                6731567                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                4252184                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                2067278                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                 800752                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                 273206                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                  82276                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                  22474                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                   5142                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                   2960                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                  1580                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                   610                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                    22                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     1                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::32                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::33                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::34                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::35                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::36                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::37                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::38                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::39                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::40                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::41                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::42                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::43                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::44                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::45                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::46                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::47                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::48                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::49                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::50                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::51                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::52                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::53                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::54                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::55                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::56                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::57                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::58                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::59                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::60                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::61                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::62                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::63                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                116567                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                135944                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                374753                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                589096                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                675893                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                698752                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                705733                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                708868                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                712699                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                716053                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                719607                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                723357                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                730365                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                731735                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                736822                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                725566                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                710901                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::64                712790                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::65                 15107                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::66                  6082                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::67                  2738                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::68                  1197                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::69                   536                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::70                   283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::71                   206                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::72                   145                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::73                   120                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::74                    85                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::75                    78                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::76                    76                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::77                    64                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::78                    50                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::79                    40                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::80                    33                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::81                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::82                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::83                    29                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::84                    23                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::85                    21                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::86                    19                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::87                    13                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::88                     9                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::89                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::90                     7                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::91                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::92                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::93                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::94                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::95                     5                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::96                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::97                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::98                     3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::99                     2                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::100                    3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::101                    3                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::102                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::103                    1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::104                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::105                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::106                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::107                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::108                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::109                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::110                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::111                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::112                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::113                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::114                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::115                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::116                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::117                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::118                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::119                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::120                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::121                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::122                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::123                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::124                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::125                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::126                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::127                    0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples     14512020                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   143.726470                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   110.413774                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   140.747172                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127      7257835     50.01%     50.01% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255      5012104     34.54%     84.55% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383      1291022      8.90%     93.45% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511       504697      3.48%     96.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639       144304      0.99%     97.92% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767       115979      0.80%     98.72% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895        44166      0.30%     99.02% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023         8982      0.06%     99.08% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151       132931      0.92%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total     14512020                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples       679213                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     31.415010                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    21.375828                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  7849.825258                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-131071       679212    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::6.42253e+06-6.5536e+06            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total       679213                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples       679213                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.567050                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.525916                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     1.224764                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16          540155     79.53%     79.53% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17           11142      1.64%     81.17% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           53027      7.81%     88.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19           44683      6.58%     95.55% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20           20863      3.07%     98.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21            6754      0.99%     99.62% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::22            1809      0.27%     99.89% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::23             533      0.08%     99.96% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::24             170      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::25              41      0.01%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::26              31      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::27               3      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::28               2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total       679213                       # Writes before turning the bus around for reads
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.inst        10176                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_10.data    341135680                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.inst         9920                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_11.data    341232768                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.inst         9216                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_12.data    341339072                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.inst        10048                       # Per-master bytes read from memory
system.mem_ctrls1.masterReadBytes::.switch_cpus_13.data    341852480                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks    720163584                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus_10.inst 12028.734649285883                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_10.data 403245929.060898363590                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.inst 11726.124972574289                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_11.data 403360693.780791223049                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.inst 10893.948361617404                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_12.data 403486352.449045717716                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.inst 11877.429810930087                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterReadRate::.switch_cpus_13.data 404093236.155690789223                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 851283083.334778428078                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.inst          159                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_10.data      5330245                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.inst          155                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_11.data      5331762                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.inst          144                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_12.data      5333423                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.inst          157                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterReadAccesses::.switch_cpus_13.data      5341445                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks     11252610                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.inst      8824932                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_10.data 271797665252                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.inst      8400029                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_11.data 269352825476                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.inst      9094853                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_12.data 268838897388                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.inst      7119732                       # Per-master read total memory access latency
system.mem_ctrls1.masterReadTotalLat::.switch_cpus_13.data 268484138148                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 49307171407976                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.inst     55502.72                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_10.data     50991.59                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.inst     54193.74                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_11.data     50518.54                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.inst     63158.70                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_12.data     50406.45                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.inst     45348.61                       # Per-master read average memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus_13.data     50264.33                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks   4381843.09                       # Per-master write average memory access latency
system.mem_ctrls1.totQLat                697419394410                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat           1078506965810                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat               80228962400                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    32685.17                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   3760.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               50545.17                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                     1614.23                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                      851.28                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                  1614.23                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                   851.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     17021.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                       14.49                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    9.48                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   5.00                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      2.45                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     58.73                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                10634579                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                7443432                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                49.84                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               66.15                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     25958.01                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   55.47                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy            18894984292.799950                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy           28392488778.240551                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy           19025379288                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        47192651213.977242                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy        219814503825.845520                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy        3211716445.052962                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy   150127516108.800659                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy   1483656369.596486                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy    19538770643.039997                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy          507687244147.076355                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           600.121378                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime        464166003775                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE    609299141                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF  26006500000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF  67025849830                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN   6182038030                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT 355192465924                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN 390958115915                       # Time in different power states
system.mem_ctrls1_1.actEnergy                       0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy            18918695980.800159                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy           28409611276.800091                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy           19053270216                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        47181327808.537300                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy        219948017763.596130                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy        3219423951.743249                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy   150421548349.441833                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy   1196292955.194937                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy    19589008063.200012                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy          507942703256.862427                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           600.423349                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime        463919305799                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE    669452823                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF  26000260000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF  67211422580                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN   4984505095                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT 355385250218                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN 391723378124                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       250                       # Clock period in ticks
system.cpu0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu0.interrupts.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu0.workload.numSyscalls                  257                       # Number of system calls
system.cpu0.pwrStateResidencyTicks::OFF  846074800500                       # Cumulative time (in ticks) in various power states
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_vec_insts                           0                       # number of vector instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu0.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu0.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu0.op_class::IntMult                       0                       # Class of executed instruction
system.cpu0.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu0.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu0.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu0.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu0.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu0.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu0.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu0.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu0.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu0.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu0.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu0.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu0.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu0.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu0.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu0.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu0.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu0.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu0.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu0.op_class::MemRead                       0                       # Class of executed instruction
system.cpu0.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu0.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu0.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu0.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu0.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu0.op_class::total                         0                       # Class of executed instruction
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          132932058                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         15340222                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.665589                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data     4.149494                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_blocks::.switch_cpus_10.data   507.850506                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.008104                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::.switch_cpus_10.data     0.991896                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1          327                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1156382102                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1156382102                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.ReadReq_hits::.switch_cpus_10.data     57015877                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       57015877                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::.switch_cpus_10.data     43489487                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      43489487                       # number of WriteReq hits
system.cpu0.dcache.demand_hits::.switch_cpus_10.data    100505364                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       100505364                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.switch_cpus_10.data    100505364                       # number of overall hits
system.cpu0.dcache.overall_hits::total      100505364                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::.switch_cpus_10.data     32064132                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     32064132                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::.switch_cpus_10.data     10060803                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     10060803                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::.switch_cpus_10.data     42124935                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      42124935                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.switch_cpus_10.data     42124935                       # number of overall misses
system.cpu0.dcache.overall_misses::total     42124935                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::.switch_cpus_10.data 3637407812000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 3637407812000                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::.switch_cpus_10.data 627830261998                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 627830261998                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::.switch_cpus_10.data 4265238073998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 4265238073998                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.switch_cpus_10.data 4265238073998                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 4265238073998                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::.switch_cpus_10.data     89080009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     89080009                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::.switch_cpus_10.data     53550290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     53550290                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::.switch_cpus_10.data    142630299                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    142630299                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.switch_cpus_10.data    142630299                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    142630299                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::.switch_cpus_10.data     0.359948                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.359948                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::.switch_cpus_10.data     0.187876                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.187876                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::.switch_cpus_10.data     0.295344                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.295344                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.switch_cpus_10.data     0.295344                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.295344                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.switch_cpus_10.data 113441.642892                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 113441.642892                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::.switch_cpus_10.data 62403.593629                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 62403.593629                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::.switch_cpus_10.data 101252.098644                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 101252.098644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.switch_cpus_10.data 101252.098644                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 101252.098644                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs    146000370                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets          856                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           553908                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              8                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs   263.582346                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          107                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     10284126                       # number of writebacks
system.cpu0.dcache.writebacks::total         10284126                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::.switch_cpus_10.data     26785214                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     26785214                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::.switch_cpus_10.data            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::.switch_cpus_10.data     26785218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     26785218                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.switch_cpus_10.data     26785218                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     26785218                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.switch_cpus_10.data      5278918                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total      5278918                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::.switch_cpus_10.data     10060799                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total     10060799                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::.switch_cpus_10.data     15339717                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     15339717                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.switch_cpus_10.data     15339717                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     15339717                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.switch_cpus_10.data 607987078000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 607987078000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::.switch_cpus_10.data 617769278499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 617769278499                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::.switch_cpus_10.data 1225756356499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1225756356499                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.switch_cpus_10.data 1225756356499                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1225756356499                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.switch_cpus_10.data     0.059260                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.059260                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::.switch_cpus_10.data     0.187876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.187876                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::.switch_cpus_10.data     0.107549                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.107549                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.switch_cpus_10.data     0.107549                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.107549                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.data 115172.669475                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 115172.669475                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_10.data 61403.600102                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 61403.600102                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 79907.364425                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 79907.364425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 79907.364425                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 79907.364425                       # average overall mshr miss latency
system.cpu0.dcache.replacements              15339710                       # number of replacements
system.cpu0.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse          509.806096                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          220913498                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs              816                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs         270727.325980                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst   255.328026                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_blocks::.switch_cpus_10.inst   254.478070                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.498688                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::.switch_cpus_10.inst     0.497027                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.995715                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        381698024                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       381698024                       # Number of data accesses
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.ReadReq_hits::.switch_cpus_10.inst     47711757                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       47711757                       # number of ReadReq hits
system.cpu0.icache.demand_hits::.switch_cpus_10.inst     47711757                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        47711757                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.switch_cpus_10.inst     47711757                       # number of overall hits
system.cpu0.icache.overall_hits::total       47711757                       # number of overall hits
system.cpu0.icache.ReadReq_misses::.switch_cpus_10.inst          453                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu0.icache.demand_misses::.switch_cpus_10.inst          453                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.switch_cpus_10.inst          453                       # number of overall misses
system.cpu0.icache.overall_misses::total          453                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::.switch_cpus_10.inst     45225746                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     45225746                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::.switch_cpus_10.inst     45225746                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     45225746                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.switch_cpus_10.inst     45225746                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     45225746                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::.switch_cpus_10.inst     47712210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     47712210                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::.switch_cpus_10.inst     47712210                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     47712210                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.switch_cpus_10.inst     47712210                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     47712210                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::.switch_cpus_10.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::.switch_cpus_10.inst     0.000009                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.switch_cpus_10.inst     0.000009                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.switch_cpus_10.inst 99836.083885                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 99836.083885                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::.switch_cpus_10.inst 99836.083885                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 99836.083885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.switch_cpus_10.inst 99836.083885                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 99836.083885                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3446                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               25                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs   137.840000                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks          301                       # number of writebacks
system.cpu0.icache.writebacks::total              301                       # number of writebacks
system.cpu0.icache.ReadReq_mshr_hits::.switch_cpus_10.inst          109                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::.switch_cpus_10.inst          109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.switch_cpus_10.inst          109                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.switch_cpus_10.inst          344                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total          344                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::.switch_cpus_10.inst          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total          344                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.switch_cpus_10.inst          344                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total          344                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.switch_cpus_10.inst     36405496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     36405496                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::.switch_cpus_10.inst     36405496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     36405496                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.switch_cpus_10.inst     36405496                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     36405496                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_10.inst 105829.930233                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 105829.930233                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 105829.930233                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 105829.930233                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 105829.930233                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 105829.930233                       # average overall mshr miss latency
system.cpu0.icache.replacements                   301                       # number of replacements
system.cpu0.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu0.l2cache.tags.total_refs          30698121                       # Total number of references to valid blocks.
system.cpu0.l2cache.tags.sampled_refs        10665750                       # Sample count of references to valid blocks.
system.cpu0.l2cache.tags.avg_refs            2.878196                       # Average number of references to valid blocks.
system.cpu0.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu0.l2cache.tags.occ_blocks::.writebacks     0.689750                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.cpu0.data    39.085012                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.inst     0.307039                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_blocks::.switch_cpus_10.data  4055.918199                       # Average occupied blocks per requestor
system.cpu0.l2cache.tags.occ_percent::.writebacks     0.000168                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.cpu0.data     0.009542                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.inst     0.000075                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::.switch_cpus_10.data     0.990214                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::0          110                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::1          994                       # Occupied blocks per task id
system.cpu0.l2cache.tags.age_task_id_blocks_1024::2         2992                       # Occupied blocks per task id
system.cpu0.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.l2cache.tags.tag_accesses       133381918                       # Number of tag accesses
system.cpu0.l2cache.tags.data_accesses      133381918                       # Number of data accesses
system.cpu0.l2cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.l2cache.WritebackDirty_hits::.writebacks     10284126                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackDirty_hits::total     10284126                       # number of WritebackDirty hits
system.cpu0.l2cache.WritebackClean_hits::.writebacks          301                       # number of WritebackClean hits
system.cpu0.l2cache.WritebackClean_hits::total          301                       # number of WritebackClean hits
system.cpu0.l2cache.UpgradeReq_hits::.switch_cpus_10.data            1                       # number of UpgradeReq hits
system.cpu0.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu0.l2cache.ReadExReq_hits::.switch_cpus_10.data      4671860                       # number of ReadExReq hits
system.cpu0.l2cache.ReadExReq_hits::total      4671860                       # number of ReadExReq hits
system.cpu0.l2cache.ReadCleanReq_hits::.switch_cpus_10.inst           28                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadCleanReq_hits::total           28                       # number of ReadCleanReq hits
system.cpu0.l2cache.ReadSharedReq_hits::.switch_cpus_10.data         7243                       # number of ReadSharedReq hits
system.cpu0.l2cache.ReadSharedReq_hits::total         7243                       # number of ReadSharedReq hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.inst           28                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::.switch_cpus_10.data      4679103                       # number of demand (read+write) hits
system.cpu0.l2cache.demand_hits::total        4679131                       # number of demand (read+write) hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.inst           28                       # number of overall hits
system.cpu0.l2cache.overall_hits::.switch_cpus_10.data      4679103                       # number of overall hits
system.cpu0.l2cache.overall_hits::total       4679131                       # number of overall hits
system.cpu0.l2cache.UpgradeReq_misses::.switch_cpus_10.data            2                       # number of UpgradeReq misses
system.cpu0.l2cache.UpgradeReq_misses::total            2                       # number of UpgradeReq misses
system.cpu0.l2cache.ReadExReq_misses::.switch_cpus_10.data      5388936                       # number of ReadExReq misses
system.cpu0.l2cache.ReadExReq_misses::total      5388936                       # number of ReadExReq misses
system.cpu0.l2cache.ReadCleanReq_misses::.switch_cpus_10.inst          313                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadCleanReq_misses::total          313                       # number of ReadCleanReq misses
system.cpu0.l2cache.ReadSharedReq_misses::.switch_cpus_10.data      5271675                       # number of ReadSharedReq misses
system.cpu0.l2cache.ReadSharedReq_misses::total      5271675                       # number of ReadSharedReq misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.inst          313                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::.switch_cpus_10.data     10660611                       # number of demand (read+write) misses
system.cpu0.l2cache.demand_misses::total     10660924                       # number of demand (read+write) misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.inst          313                       # number of overall misses
system.cpu0.l2cache.overall_misses::.switch_cpus_10.data     10660611                       # number of overall misses
system.cpu0.l2cache.overall_misses::total     10660924                       # number of overall misses
system.cpu0.l2cache.ReadExReq_miss_latency::.switch_cpus_10.data 589985655000                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadExReq_miss_latency::total 589985655000                       # number of ReadExReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::.switch_cpus_10.inst     35876750                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadCleanReq_miss_latency::total     35876750                       # number of ReadCleanReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::.switch_cpus_10.data 601245577500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.ReadSharedReq_miss_latency::total 601245577500                       # number of ReadSharedReq miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.inst     35876750                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::.switch_cpus_10.data 1191231232500                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.demand_miss_latency::total 1191267109250                       # number of demand (read+write) miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.inst     35876750                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::.switch_cpus_10.data 1191231232500                       # number of overall miss cycles
system.cpu0.l2cache.overall_miss_latency::total 1191267109250                       # number of overall miss cycles
system.cpu0.l2cache.WritebackDirty_accesses::.writebacks     10284126                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackDirty_accesses::total     10284126                       # number of WritebackDirty accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::.writebacks          301                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.WritebackClean_accesses::total          301                       # number of WritebackClean accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::.switch_cpus_10.data            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.UpgradeReq_accesses::total            3                       # number of UpgradeReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::.switch_cpus_10.data     10060796                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadExReq_accesses::total     10060796                       # number of ReadExReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::.switch_cpus_10.inst          341                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadCleanReq_accesses::total          341                       # number of ReadCleanReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::.switch_cpus_10.data      5278918                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.ReadSharedReq_accesses::total      5278918                       # number of ReadSharedReq accesses(hits+misses)
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.inst          341                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::.switch_cpus_10.data     15339714                       # number of demand (read+write) accesses
system.cpu0.l2cache.demand_accesses::total     15340055                       # number of demand (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.inst          341                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::.switch_cpus_10.data     15339714                       # number of overall (read+write) accesses
system.cpu0.l2cache.overall_accesses::total     15340055                       # number of overall (read+write) accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::.switch_cpus_10.data     0.666667                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_miss_rate::total     0.666667                       # miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::.switch_cpus_10.data     0.535637                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_miss_rate::total     0.535637                       # miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::.switch_cpus_10.inst     0.917889                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_miss_rate::total     0.917889                       # miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.998628                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_miss_rate::total     0.998628                       # miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.inst     0.917889                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::.switch_cpus_10.data     0.694968                       # miss rate for demand accesses
system.cpu0.l2cache.demand_miss_rate::total     0.694973                       # miss rate for demand accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.inst     0.917889                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::.switch_cpus_10.data     0.694968                       # miss rate for overall accesses
system.cpu0.l2cache.overall_miss_rate::total     0.694973                       # miss rate for overall accesses
system.cpu0.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_10.data 109480.917012                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadExReq_avg_miss_latency::total 109480.917012                       # average ReadExReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_10.inst 114622.204473                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadCleanReq_avg_miss_latency::total 114622.204473                       # average ReadCleanReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 114052.094922                       # average ReadSharedReq miss latency
system.cpu0.l2cache.ReadSharedReq_avg_miss_latency::total 114052.094922                       # average ReadSharedReq miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.inst 114622.204473                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::.switch_cpus_10.data 111741.365715                       # average overall miss latency
system.cpu0.l2cache.demand_avg_miss_latency::total 111741.450295                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.inst 114622.204473                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::.switch_cpus_10.data 111741.365715                       # average overall miss latency
system.cpu0.l2cache.overall_avg_miss_latency::total 111741.450295                       # average overall miss latency
system.cpu0.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu0.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.l2cache.writebacks::.writebacks      5612922                       # number of writebacks
system.cpu0.l2cache.writebacks::total         5612922                       # number of writebacks
system.cpu0.l2cache.CleanEvict_mshr_misses::.writebacks          287                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.CleanEvict_mshr_misses::total          287                       # number of CleanEvict MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::.switch_cpus_10.data            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_misses::total            2                       # number of UpgradeReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::.switch_cpus_10.data      5388936                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadExReq_mshr_misses::total      5388936                       # number of ReadExReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_10.inst          313                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadCleanReq_mshr_misses::total          313                       # number of ReadCleanReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_10.data      5271675                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.ReadSharedReq_mshr_misses::total      5271675                       # number of ReadSharedReq MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.inst          313                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::.switch_cpus_10.data     10660611                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.demand_mshr_misses::total     10660924                       # number of demand (read+write) MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.inst          313                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::.switch_cpus_10.data     10660611                       # number of overall MSHR misses
system.cpu0.l2cache.overall_mshr_misses::total     10660924                       # number of overall MSHR misses
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data        68500                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.UpgradeReq_mshr_miss_latency::total        68500                       # number of UpgradeReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_10.data 573818850000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadExReq_mshr_miss_latency::total 573818850000                       # number of ReadExReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_10.inst     34937750                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadCleanReq_mshr_miss_latency::total     34937750                       # number of ReadCleanReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 585430561500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.ReadSharedReq_mshr_miss_latency::total 585430561500                       # number of ReadSharedReq MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.inst     34937750                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::.switch_cpus_10.data 1159249411500                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.demand_mshr_miss_latency::total 1159284349250                       # number of demand (read+write) MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.inst     34937750                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::.switch_cpus_10.data 1159249411500                       # number of overall MSHR miss cycles
system.cpu0.l2cache.overall_mshr_miss_latency::total 1159284349250                       # number of overall MSHR miss cycles
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.UpgradeReq_mshr_miss_rate::total     0.666667                       # mshr miss rate for UpgradeReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadExReq_mshr_miss_rate::total     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_10.inst     0.917889                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadCleanReq_mshr_miss_rate::total     0.917889                       # mshr miss rate for ReadCleanReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.998628                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998628                       # mshr miss rate for ReadSharedReq accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.inst     0.917889                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::.switch_cpus_10.data     0.694968                       # mshr miss rate for demand accesses
system.cpu0.l2cache.demand_mshr_miss_rate::total     0.694973                       # mshr miss rate for demand accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.inst     0.917889                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::.switch_cpus_10.data     0.694968                       # mshr miss rate for overall accesses
system.cpu0.l2cache.overall_mshr_miss_rate::total     0.694973                       # mshr miss rate for overall accesses
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        34250                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.UpgradeReq_avg_mshr_miss_latency::total        34250                       # average UpgradeReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 106480.917569                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadExReq_avg_mshr_miss_latency::total 106480.917569                       # average ReadExReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_10.inst 111622.204473                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 111622.204473                       # average ReadCleanReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 111052.096630                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 111052.096630                       # average ReadSharedReq mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 111622.204473                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_10.data 108741.366841                       # average overall mshr miss latency
system.cpu0.l2cache.demand_avg_mshr_miss_latency::total 108741.451421                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 111622.204473                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_10.data 108741.366841                       # average overall mshr miss latency
system.cpu0.l2cache.overall_avg_mshr_miss_latency::total 108741.451421                       # average overall mshr miss latency
system.cpu0.l2cache.replacements             10661654                       # number of replacements
system.cpu0.tol2bus.snoop_filter.tot_requests     30680072                       # Total number of requests made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_requests     15340011                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_requests           54                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.snoop_filter.tot_snoops         1589                       # Total number of snoops made to the snoop filter.
system.cpu0.tol2bus.snoop_filter.hit_single_snoops         1588                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu0.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu0.tol2bus.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu0.tol2bus.trans_dist::ReadResp      5279259                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackDirty     15897048                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::WritebackClean          301                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::CleanEvict     10104935                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeReq            3                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::UpgradeResp            3                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExReq     10060796                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadExResp     10060795                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadCleanReq          344                       # Transaction distribution
system.cpu0.tol2bus.trans_dist::ReadSharedReq      5278918                       # Transaction distribution
system.cpu0.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side          986                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side     46019140                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_count::total         46020126                       # Packet count per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.cpu0.l2cache.cpu_side        41088                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.cpu0.l2cache.cpu_side   1639925504                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.pkt_size::total        1639966592                       # Cumulative packet size per connected master and slave (bytes)
system.cpu0.tol2bus.snoops                   10662276                       # Total snoops (count)
system.cpu0.tol2bus.snoopTraffic            359227200                       # Total snoop traffic (bytes)
system.cpu0.tol2bus.snoop_fanout::samples     26002334                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::mean       0.000063                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::stdev      0.007956                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::0          26000691     99.99%     99.99% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::1              1642      0.01%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu0.tol2bus.snoop_fanout::total      26002334                       # Request fanout histogram
system.cpu0.tol2bus.reqLayer0.occupancy   12812231500                       # Layer occupancy (ticks)
system.cpu0.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer0.occupancy       258000                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu0.tol2bus.respLayer1.occupancy  11504783250                       # Layer occupancy (ticks)
system.cpu0.tol2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu1.interrupts.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu1.workload.numSyscalls                  257                       # Number of system calls
system.cpu1.pwrStateResidencyTicks::OFF  846074800500                       # Cumulative time (in ticks) in various power states
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_vec_insts                           0                       # number of vector instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu1.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu1.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu1.op_class::IntMult                       0                       # Class of executed instruction
system.cpu1.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu1.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu1.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu1.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu1.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu1.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu1.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu1.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu1.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu1.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu1.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu1.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu1.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu1.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu1.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu1.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu1.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu1.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu1.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu1.op_class::MemRead                       0                       # Class of executed instruction
system.cpu1.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu1.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu1.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu1.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu1.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu1.op_class::total                         0                       # Class of executed instruction
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          132939083                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         15345274                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             8.663194                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data     4.159243                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_blocks::.switch_cpus_11.data   507.840757                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.008124                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::.switch_cpus_11.data     0.991876                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0          178                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1          329                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1156491514                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1156491514                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.ReadReq_hits::.switch_cpus_11.data     57011412                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       57011412                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::.switch_cpus_11.data     43495922                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      43495922                       # number of WriteReq hits
system.cpu1.dcache.demand_hits::.switch_cpus_11.data    100507334                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       100507334                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.switch_cpus_11.data    100507334                       # number of overall hits
system.cpu1.dcache.overall_hits::total      100507334                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::.switch_cpus_11.data     32070838                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total     32070838                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::.switch_cpus_11.data     10065172                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     10065172                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::.switch_cpus_11.data     42136010                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total      42136010                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.switch_cpus_11.data     42136010                       # number of overall misses
system.cpu1.dcache.overall_misses::total     42136010                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::.switch_cpus_11.data 3605964022500                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 3605964022500                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::.switch_cpus_11.data 627798545749                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 627798545749                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::.switch_cpus_11.data 4233762568249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 4233762568249                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.switch_cpus_11.data 4233762568249                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 4233762568249                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::.switch_cpus_11.data     89082250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     89082250                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::.switch_cpus_11.data     53561094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     53561094                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::.switch_cpus_11.data    142643344                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    142643344                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.switch_cpus_11.data    142643344                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    142643344                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::.switch_cpus_11.data     0.360014                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.360014                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::.switch_cpus_11.data     0.187919                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.187919                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::.switch_cpus_11.data     0.295394                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.295394                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.switch_cpus_11.data     0.295394                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.295394                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.switch_cpus_11.data 112437.474272                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 112437.474272                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::.switch_cpus_11.data 62373.354946                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 62373.354946                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::.switch_cpus_11.data 100478.487836                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 100478.487836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.switch_cpus_11.data 100478.487836                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 100478.487836                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs    142082138                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets          869                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           552563                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs   257.132921                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets   289.666667                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     10288491                       # number of writebacks
system.cpu1.dcache.writebacks::total         10288491                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::.switch_cpus_11.data     26791240                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total     26791240                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::.switch_cpus_11.data            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::.switch_cpus_11.data     26791242                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total     26791242                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.switch_cpus_11.data     26791242                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total     26791242                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.switch_cpus_11.data      5279598                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      5279598                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::.switch_cpus_11.data     10065170                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total     10065170                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::.switch_cpus_11.data     15344768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     15344768                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.switch_cpus_11.data     15344768                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     15344768                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.switch_cpus_11.data 603209591250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 603209591250                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::.switch_cpus_11.data 617733193250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 617733193250                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::.switch_cpus_11.data 1220942784500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 1220942784500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.switch_cpus_11.data 1220942784500                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 1220942784500                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.switch_cpus_11.data     0.059267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.059267                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::.switch_cpus_11.data     0.187919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.187919                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::.switch_cpus_11.data     0.107574                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.107574                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.switch_cpus_11.data     0.107574                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.107574                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.data 114252.939570                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 114252.939570                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_11.data 61373.349208                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 61373.349208                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 79567.366838                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 79567.366838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 79567.366838                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 79567.366838                       # average overall mshr miss latency
system.cpu1.dcache.replacements              15344762                       # number of replacements
system.cpu1.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse          509.338969                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          220921050                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs              814                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         271401.781327                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst   259.055190                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_blocks::.switch_cpus_11.inst   250.283779                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.505967                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::.switch_cpus_11.inst     0.488836                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.994803                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        381758454                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       381758454                       # Number of data accesses
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.ReadReq_hits::.switch_cpus_11.inst     47719311                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       47719311                       # number of ReadReq hits
system.cpu1.icache.demand_hits::.switch_cpus_11.inst     47719311                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        47719311                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.switch_cpus_11.inst     47719311                       # number of overall hits
system.cpu1.icache.overall_hits::total       47719311                       # number of overall hits
system.cpu1.icache.ReadReq_misses::.switch_cpus_11.inst          453                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total          453                       # number of ReadReq misses
system.cpu1.icache.demand_misses::.switch_cpus_11.inst          453                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total           453                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.switch_cpus_11.inst          453                       # number of overall misses
system.cpu1.icache.overall_misses::total          453                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::.switch_cpus_11.inst     44380747                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     44380747                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::.switch_cpus_11.inst     44380747                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     44380747                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.switch_cpus_11.inst     44380747                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     44380747                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::.switch_cpus_11.inst     47719764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     47719764                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::.switch_cpus_11.inst     47719764                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     47719764                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.switch_cpus_11.inst     47719764                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     47719764                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::.switch_cpus_11.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::.switch_cpus_11.inst     0.000009                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.switch_cpus_11.inst     0.000009                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.switch_cpus_11.inst 97970.743929                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 97970.743929                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::.switch_cpus_11.inst 97970.743929                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 97970.743929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.switch_cpus_11.inst 97970.743929                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 97970.743929                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs         2644                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs               21                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   125.904762                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks          298                       # number of writebacks
system.cpu1.icache.writebacks::total              298                       # number of writebacks
system.cpu1.icache.ReadReq_mshr_hits::.switch_cpus_11.inst          111                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total          111                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::.switch_cpus_11.inst          111                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total          111                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.switch_cpus_11.inst          111                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total          111                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.switch_cpus_11.inst          342                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total          342                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::.switch_cpus_11.inst          342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total          342                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.switch_cpus_11.inst          342                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total          342                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.switch_cpus_11.inst     35828997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     35828997                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::.switch_cpus_11.inst     35828997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     35828997                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.switch_cpus_11.inst     35828997                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     35828997                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_11.inst 104763.149123                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 104763.149123                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 104763.149123                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 104763.149123                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 104763.149123                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 104763.149123                       # average overall mshr miss latency
system.cpu1.icache.replacements                   298                       # number of replacements
system.cpu1.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu1.l2cache.tags.total_refs          30708129                       # Total number of references to valid blocks.
system.cpu1.l2cache.tags.sampled_refs        10668729                       # Sample count of references to valid blocks.
system.cpu1.l2cache.tags.avg_refs            2.878331                       # Average number of references to valid blocks.
system.cpu1.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu1.l2cache.tags.occ_blocks::.writebacks     0.672384                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.cpu1.data    39.105052                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.inst     0.297228                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_blocks::.switch_cpus_11.data  4055.925336                       # Average occupied blocks per requestor
system.cpu1.l2cache.tags.occ_percent::.writebacks     0.000164                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.cpu1.data     0.009547                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.inst     0.000073                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::.switch_cpus_11.data     0.990216                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::0          109                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::1         1024                       # Occupied blocks per task id
system.cpu1.l2cache.tags.age_task_id_blocks_1024::2         2963                       # Occupied blocks per task id
system.cpu1.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.l2cache.tags.tag_accesses       133425281                       # Number of tag accesses
system.cpu1.l2cache.tags.data_accesses      133425281                       # Number of data accesses
system.cpu1.l2cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.l2cache.WritebackDirty_hits::.writebacks     10288491                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackDirty_hits::total     10288491                       # number of WritebackDirty hits
system.cpu1.l2cache.WritebackClean_hits::.writebacks          298                       # number of WritebackClean hits
system.cpu1.l2cache.WritebackClean_hits::total          298                       # number of WritebackClean hits
system.cpu1.l2cache.UpgradeReq_hits::.switch_cpus_11.data            2                       # number of UpgradeReq hits
system.cpu1.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu1.l2cache.ReadExReq_hits::.switch_cpus_11.data      4673890                       # number of ReadExReq hits
system.cpu1.l2cache.ReadExReq_hits::total      4673890                       # number of ReadExReq hits
system.cpu1.l2cache.ReadCleanReq_hits::.switch_cpus_11.inst           30                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadCleanReq_hits::total           30                       # number of ReadCleanReq hits
system.cpu1.l2cache.ReadSharedReq_hits::.switch_cpus_11.data         7249                       # number of ReadSharedReq hits
system.cpu1.l2cache.ReadSharedReq_hits::total         7249                       # number of ReadSharedReq hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.inst           30                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::.switch_cpus_11.data      4681139                       # number of demand (read+write) hits
system.cpu1.l2cache.demand_hits::total        4681169                       # number of demand (read+write) hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.inst           30                       # number of overall hits
system.cpu1.l2cache.overall_hits::.switch_cpus_11.data      4681139                       # number of overall hits
system.cpu1.l2cache.overall_hits::total       4681169                       # number of overall hits
system.cpu1.l2cache.UpgradeReq_misses::.switch_cpus_11.data            3                       # number of UpgradeReq misses
system.cpu1.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu1.l2cache.ReadExReq_misses::.switch_cpus_11.data      5391275                       # number of ReadExReq misses
system.cpu1.l2cache.ReadExReq_misses::total      5391275                       # number of ReadExReq misses
system.cpu1.l2cache.ReadCleanReq_misses::.switch_cpus_11.inst          308                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadCleanReq_misses::total          308                       # number of ReadCleanReq misses
system.cpu1.l2cache.ReadSharedReq_misses::.switch_cpus_11.data      5272349                       # number of ReadSharedReq misses
system.cpu1.l2cache.ReadSharedReq_misses::total      5272349                       # number of ReadSharedReq misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.inst          308                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::.switch_cpus_11.data     10663624                       # number of demand (read+write) misses
system.cpu1.l2cache.demand_misses::total     10663932                       # number of demand (read+write) misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.inst          308                       # number of overall misses
system.cpu1.l2cache.overall_misses::.switch_cpus_11.data     10663624                       # number of overall misses
system.cpu1.l2cache.overall_misses::total     10663932                       # number of overall misses
system.cpu1.l2cache.ReadExReq_miss_latency::.switch_cpus_11.data 589938955000                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadExReq_miss_latency::total 589938955000                       # number of ReadExReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::.switch_cpus_11.inst     35294250                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadCleanReq_miss_latency::total     35294250                       # number of ReadCleanReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::.switch_cpus_11.data 596465596500                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.ReadSharedReq_miss_latency::total 596465596500                       # number of ReadSharedReq miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.inst     35294250                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::.switch_cpus_11.data 1186404551500                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.demand_miss_latency::total 1186439845750                       # number of demand (read+write) miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.inst     35294250                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::.switch_cpus_11.data 1186404551500                       # number of overall miss cycles
system.cpu1.l2cache.overall_miss_latency::total 1186439845750                       # number of overall miss cycles
system.cpu1.l2cache.WritebackDirty_accesses::.writebacks     10288491                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackDirty_accesses::total     10288491                       # number of WritebackDirty accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::.writebacks          298                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.WritebackClean_accesses::total          298                       # number of WritebackClean accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::.switch_cpus_11.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::.switch_cpus_11.data     10065165                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadExReq_accesses::total     10065165                       # number of ReadExReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::.switch_cpus_11.inst          338                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadCleanReq_accesses::total          338                       # number of ReadCleanReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::.switch_cpus_11.data      5279598                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.ReadSharedReq_accesses::total      5279598                       # number of ReadSharedReq accesses(hits+misses)
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.inst          338                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::.switch_cpus_11.data     15344763                       # number of demand (read+write) accesses
system.cpu1.l2cache.demand_accesses::total     15345101                       # number of demand (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.inst          338                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::.switch_cpus_11.data     15344763                       # number of overall (read+write) accesses
system.cpu1.l2cache.overall_accesses::total     15345101                       # number of overall (read+write) accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::.switch_cpus_11.data     0.600000                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_miss_rate::total     0.600000                       # miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::.switch_cpus_11.data     0.535637                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_miss_rate::total     0.535637                       # miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::.switch_cpus_11.inst     0.911243                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_miss_rate::total     0.911243                       # miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.998627                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_miss_rate::total     0.998627                       # miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.inst     0.911243                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::.switch_cpus_11.data     0.694936                       # miss rate for demand accesses
system.cpu1.l2cache.demand_miss_rate::total     0.694940                       # miss rate for demand accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.inst     0.911243                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::.switch_cpus_11.data     0.694936                       # miss rate for overall accesses
system.cpu1.l2cache.overall_miss_rate::total     0.694940                       # miss rate for overall accesses
system.cpu1.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_11.data 109424.756667                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadExReq_avg_miss_latency::total 109424.756667                       # average ReadExReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_11.inst 114591.720779                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadCleanReq_avg_miss_latency::total 114591.720779                       # average ReadCleanReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 113130.901710                       # average ReadSharedReq miss latency
system.cpu1.l2cache.ReadSharedReq_avg_miss_latency::total 113130.901710                       # average ReadSharedReq miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.inst 114591.720779                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::.switch_cpus_11.data 111257.162809                       # average overall miss latency
system.cpu1.l2cache.demand_avg_miss_latency::total 111257.259119                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.inst 114591.720779                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::.switch_cpus_11.data 111257.162809                       # average overall miss latency
system.cpu1.l2cache.overall_avg_miss_latency::total 111257.259119                       # average overall miss latency
system.cpu1.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu1.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.l2cache.writebacks::.writebacks      5615258                       # number of writebacks
system.cpu1.l2cache.writebacks::total         5615258                       # number of writebacks
system.cpu1.l2cache.CleanEvict_mshr_misses::.writebacks          289                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.CleanEvict_mshr_misses::total          289                       # number of CleanEvict MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::.switch_cpus_11.data            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::.switch_cpus_11.data      5391275                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadExReq_mshr_misses::total      5391275                       # number of ReadExReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_11.inst          308                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadCleanReq_mshr_misses::total          308                       # number of ReadCleanReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_11.data      5272349                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.ReadSharedReq_mshr_misses::total      5272349                       # number of ReadSharedReq MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.inst          308                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::.switch_cpus_11.data     10663624                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.demand_mshr_misses::total     10663932                       # number of demand (read+write) MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.inst          308                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::.switch_cpus_11.data     10663624                       # number of overall MSHR misses
system.cpu1.l2cache.overall_mshr_misses::total     10663932                       # number of overall MSHR misses
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data       103750                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.UpgradeReq_mshr_miss_latency::total       103750                       # number of UpgradeReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_11.data 573765133000                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadExReq_mshr_miss_latency::total 573765133000                       # number of ReadExReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_11.inst     34370250                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadCleanReq_mshr_miss_latency::total     34370250                       # number of ReadCleanReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 580648549500                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.ReadSharedReq_mshr_miss_latency::total 580648549500                       # number of ReadSharedReq MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.inst     34370250                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::.switch_cpus_11.data 1154413682500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.demand_mshr_miss_latency::total 1154448052750                       # number of demand (read+write) MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.inst     34370250                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::.switch_cpus_11.data 1154413682500                       # number of overall MSHR miss cycles
system.cpu1.l2cache.overall_mshr_miss_latency::total 1154448052750                       # number of overall MSHR miss cycles
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.UpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for UpgradeReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadExReq_mshr_miss_rate::total     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_11.inst     0.911243                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadCleanReq_mshr_miss_rate::total     0.911243                       # mshr miss rate for ReadCleanReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.998627                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998627                       # mshr miss rate for ReadSharedReq accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.inst     0.911243                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::.switch_cpus_11.data     0.694936                       # mshr miss rate for demand accesses
system.cpu1.l2cache.demand_mshr_miss_rate::total     0.694940                       # mshr miss rate for demand accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.inst     0.911243                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::.switch_cpus_11.data     0.694936                       # mshr miss rate for overall accesses
system.cpu1.l2cache.overall_mshr_miss_rate::total     0.694940                       # mshr miss rate for overall accesses
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 34583.333333                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.UpgradeReq_avg_mshr_miss_latency::total 34583.333333                       # average UpgradeReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 106424.757223                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadExReq_avg_mshr_miss_latency::total 106424.757223                       # average ReadExReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_11.inst 111591.720779                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 111591.720779                       # average ReadCleanReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 110130.901710                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110130.901710                       # average ReadSharedReq mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 111591.720779                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_11.data 108257.163090                       # average overall mshr miss latency
system.cpu1.l2cache.demand_avg_mshr_miss_latency::total 108257.259400                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 111591.720779                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_11.data 108257.163090                       # average overall mshr miss latency
system.cpu1.l2cache.overall_avg_mshr_miss_latency::total 108257.259400                       # average overall mshr miss latency
system.cpu1.l2cache.replacements             10664633                       # number of replacements
system.cpu1.tol2bus.snoop_filter.tot_requests     30690170                       # Total number of requests made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_requests     15345061                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_requests           57                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.snoop_filter.tot_snoops         1552                       # Total number of snoops made to the snoop filter.
system.cpu1.tol2bus.snoop_filter.hit_single_snoops         1552                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu1.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu1.tol2bus.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu1.tol2bus.trans_dist::ReadResp      5279940                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackDirty     15903749                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::WritebackClean          298                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::CleanEvict     10106260                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExReq     10065165                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadExResp     10065164                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadCleanReq          342                       # Transaction distribution
system.cpu1.tol2bus.trans_dist::ReadSharedReq      5279598                       # Transaction distribution
system.cpu1.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side          978                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side     46034297                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_count::total         46035275                       # Packet count per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.cpu1.l2cache.cpu_side        40704                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.cpu1.l2cache.cpu_side   1640528192                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.pkt_size::total        1640568896                       # Cumulative packet size per connected master and slave (bytes)
system.cpu1.tol2bus.snoops                   10665251                       # Total snoops (count)
system.cpu1.tol2bus.snoopTraffic            359376768                       # Total snoop traffic (bytes)
system.cpu1.tol2bus.snoop_fanout::samples     26010357                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::mean       0.000062                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::stdev      0.007865                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::0          26008748     99.99%     99.99% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::1              1609      0.01%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu1.tol2bus.snoop_fanout::total      26010357                       # Request fanout histogram
system.cpu1.tol2bus.reqLayer0.occupancy   12816937000                       # Layer occupancy (ticks)
system.cpu1.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer0.occupancy       256749                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu1.tol2bus.respLayer1.occupancy  11508572750                       # Layer occupancy (ticks)
system.cpu1.tol2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu2.interrupts.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu2.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu2.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu2.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu2.workload.numSyscalls                  257                       # Number of system calls
system.cpu2.pwrStateResidencyTicks::OFF  846074800500                       # Cumulative time (in ticks) in various power states
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_vec_insts                           0                       # number of vector instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu2.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu2.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu2.op_class::IntMult                       0                       # Class of executed instruction
system.cpu2.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu2.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu2.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu2.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu2.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu2.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu2.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu2.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu2.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu2.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu2.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu2.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu2.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu2.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu2.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu2.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu2.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu2.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu2.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu2.op_class::MemRead                       0                       # Class of executed instruction
system.cpu2.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu2.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu2.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu2.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu2.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu2.op_class::total                         0                       # Class of executed instruction
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs          132965795                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs         15350817                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs             8.661806                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.occ_blocks::.cpu2.data     4.159053                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_blocks::.switch_cpus_12.data   507.840947                       # Average occupied blocks per requestor
system.cpu2.dcache.tags.occ_percent::.cpu2.data     0.008123                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::.switch_cpus_12.data     0.991877                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::0          184                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::1          323                       # Occupied blocks per task id
system.cpu2.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu2.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.dcache.tags.tag_accesses       1156765977                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses      1156765977                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.ReadReq_hits::.switch_cpus_12.data     57025728                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       57025728                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::.switch_cpus_12.data     43502774                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total      43502774                       # number of WriteReq hits
system.cpu2.dcache.demand_hits::.switch_cpus_12.data    100528502                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total       100528502                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::.switch_cpus_12.data    100528502                       # number of overall hits
system.cpu2.dcache.overall_hits::total      100528502                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::.switch_cpus_12.data     32078646                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total     32078646                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::.switch_cpus_12.data     10069811                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total     10069811                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::.switch_cpus_12.data     42148457                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total      42148457                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::.switch_cpus_12.data     42148457                       # number of overall misses
system.cpu2.dcache.overall_misses::total     42148457                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::.switch_cpus_12.data 3603975625000                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total 3603975625000                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::.switch_cpus_12.data 628134149248                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total 628134149248                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::.switch_cpus_12.data 4232109774248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total 4232109774248                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::.switch_cpus_12.data 4232109774248                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total 4232109774248                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::.switch_cpus_12.data     89104374                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     89104374                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::.switch_cpus_12.data     53572585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total     53572585                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::.switch_cpus_12.data    142676959                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total    142676959                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::.switch_cpus_12.data    142676959                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total    142676959                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::.switch_cpus_12.data     0.360012                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.360012                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::.switch_cpus_12.data     0.187966                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.187966                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::.switch_cpus_12.data     0.295412                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.295412                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::.switch_cpus_12.data     0.295412                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.295412                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::.switch_cpus_12.data 112348.121707                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 112348.121707                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::.switch_cpus_12.data 62377.948230                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 62377.948230                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::.switch_cpus_12.data 100409.601572                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 100409.601572                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::.switch_cpus_12.data 100409.601572                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 100409.601572                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs    142620578                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets         1213                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs           554241                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              4                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs   257.325925                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets   303.250000                       # average number of cycles each access was blocked
system.cpu2.dcache.writebacks::.writebacks     10293128                       # number of writebacks
system.cpu2.dcache.writebacks::total         10293128                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::.switch_cpus_12.data     26798144                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total     26798144                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::.switch_cpus_12.data            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::.switch_cpus_12.data     26798146                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total     26798146                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::.switch_cpus_12.data     26798146                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total     26798146                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::.switch_cpus_12.data      5280502                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total      5280502                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::.switch_cpus_12.data     10069809                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total     10069809                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::.switch_cpus_12.data     15350311                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total     15350311                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::.switch_cpus_12.data     15350311                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total     15350311                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::.switch_cpus_12.data 602636698250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total 602636698250                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::.switch_cpus_12.data 618064200749                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total 618064200749                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::.switch_cpus_12.data 1220700898999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total 1220700898999                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::.switch_cpus_12.data 1220700898999                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total 1220700898999                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::.switch_cpus_12.data     0.059262                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.059262                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::.switch_cpus_12.data     0.187966                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.187966                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::.switch_cpus_12.data     0.107588                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.107588                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::.switch_cpus_12.data     0.107588                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.107588                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.data 114124.887795                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 114124.887795                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_12.data 61377.946766                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 61377.946766                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 79522.877354                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 79522.877354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 79522.877354                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 79522.877354                       # average overall mshr miss latency
system.cpu2.dcache.replacements              15350305                       # number of replacements
system.cpu2.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse          509.558429                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs          220934620                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs              812                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs         272086.970443                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.occ_blocks::.cpu2.inst   259.906769                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_blocks::.switch_cpus_12.inst   249.651660                       # Average occupied blocks per requestor
system.cpu2.icache.tags.occ_percent::.cpu2.inst     0.507630                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::.switch_cpus_12.inst     0.487601                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_percent::total     0.995231                       # Average percentage of cache occupancy
system.cpu2.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu2.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu2.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.icache.tags.tag_accesses        381867020                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses       381867020                       # Number of data accesses
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.ReadReq_hits::.switch_cpus_12.inst     47732883                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       47732883                       # number of ReadReq hits
system.cpu2.icache.demand_hits::.switch_cpus_12.inst     47732883                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        47732883                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::.switch_cpus_12.inst     47732883                       # number of overall hits
system.cpu2.icache.overall_hits::total       47732883                       # number of overall hits
system.cpu2.icache.ReadReq_misses::.switch_cpus_12.inst          452                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total          452                       # number of ReadReq misses
system.cpu2.icache.demand_misses::.switch_cpus_12.inst          452                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total           452                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::.switch_cpus_12.inst          452                       # number of overall misses
system.cpu2.icache.overall_misses::total          452                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::.switch_cpus_12.inst     45359497                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     45359497                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::.switch_cpus_12.inst     45359497                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     45359497                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::.switch_cpus_12.inst     45359497                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     45359497                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::.switch_cpus_12.inst     47733335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     47733335                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::.switch_cpus_12.inst     47733335                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     47733335                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::.switch_cpus_12.inst     47733335                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     47733335                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::.switch_cpus_12.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::.switch_cpus_12.inst     0.000009                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::.switch_cpus_12.inst     0.000009                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::.switch_cpus_12.inst 100352.869469                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 100352.869469                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::.switch_cpus_12.inst 100352.869469                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 100352.869469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::.switch_cpus_12.inst 100352.869469                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 100352.869469                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs         1936                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs               20                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs    96.800000                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.writebacks::.writebacks          295                       # number of writebacks
system.cpu2.icache.writebacks::total              295                       # number of writebacks
system.cpu2.icache.ReadReq_mshr_hits::.switch_cpus_12.inst          112                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total          112                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::.switch_cpus_12.inst          112                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total          112                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::.switch_cpus_12.inst          112                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total          112                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::.switch_cpus_12.inst          340                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total          340                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::.switch_cpus_12.inst          340                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total          340                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::.switch_cpus_12.inst          340                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total          340                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::.switch_cpus_12.inst     35673747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     35673747                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::.switch_cpus_12.inst     35673747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     35673747                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::.switch_cpus_12.inst     35673747                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     35673747                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::.switch_cpus_12.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_12.inst 104922.785294                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 104922.785294                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 104922.785294                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 104922.785294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 104922.785294                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 104922.785294                       # average overall mshr miss latency
system.cpu2.icache.replacements                   295                       # number of replacements
system.cpu2.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu2.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu2.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu2.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu2.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu2.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu2.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.itb_walker_cache.replacements            0                       # number of replacements
system.cpu2.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu2.l2cache.tags.total_refs          30719407                       # Total number of references to valid blocks.
system.cpu2.l2cache.tags.sampled_refs        10672130                       # Sample count of references to valid blocks.
system.cpu2.l2cache.tags.avg_refs            2.878470                       # Average number of references to valid blocks.
system.cpu2.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu2.l2cache.tags.occ_blocks::.writebacks     0.688987                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.cpu2.data    39.068554                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.inst     0.312034                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_blocks::.switch_cpus_12.data  4055.930424                       # Average occupied blocks per requestor
system.cpu2.l2cache.tags.occ_percent::.writebacks     0.000168                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.cpu2.data     0.009538                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.inst     0.000076                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::.switch_cpus_12.data     0.990217                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu2.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::0          111                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::1         1003                       # Occupied blocks per task id
system.cpu2.l2cache.tags.age_task_id_blocks_1024::2         2982                       # Occupied blocks per task id
system.cpu2.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu2.l2cache.tags.tag_accesses       133472978                       # Number of tag accesses
system.cpu2.l2cache.tags.data_accesses      133472978                       # Number of data accesses
system.cpu2.l2cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.l2cache.WritebackDirty_hits::.writebacks     10293128                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackDirty_hits::total     10293128                       # number of WritebackDirty hits
system.cpu2.l2cache.WritebackClean_hits::.writebacks          295                       # number of WritebackClean hits
system.cpu2.l2cache.WritebackClean_hits::total          295                       # number of WritebackClean hits
system.cpu2.l2cache.UpgradeReq_hits::.switch_cpus_12.data            1                       # number of UpgradeReq hits
system.cpu2.l2cache.UpgradeReq_hits::total            1                       # number of UpgradeReq hits
system.cpu2.l2cache.ReadExReq_hits::.switch_cpus_12.data      4676046                       # number of ReadExReq hits
system.cpu2.l2cache.ReadExReq_hits::total      4676046                       # number of ReadExReq hits
system.cpu2.l2cache.ReadCleanReq_hits::.switch_cpus_12.inst           28                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadCleanReq_hits::total           28                       # number of ReadCleanReq hits
system.cpu2.l2cache.ReadSharedReq_hits::.switch_cpus_12.data         7243                       # number of ReadSharedReq hits
system.cpu2.l2cache.ReadSharedReq_hits::total         7243                       # number of ReadSharedReq hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.inst           28                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::.switch_cpus_12.data      4683289                       # number of demand (read+write) hits
system.cpu2.l2cache.demand_hits::total        4683317                       # number of demand (read+write) hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.inst           28                       # number of overall hits
system.cpu2.l2cache.overall_hits::.switch_cpus_12.data      4683289                       # number of overall hits
system.cpu2.l2cache.overall_hits::total       4683317                       # number of overall hits
system.cpu2.l2cache.UpgradeReq_misses::.switch_cpus_12.data            4                       # number of UpgradeReq misses
system.cpu2.l2cache.UpgradeReq_misses::total            4                       # number of UpgradeReq misses
system.cpu2.l2cache.ReadExReq_misses::.switch_cpus_12.data      5393758                       # number of ReadExReq misses
system.cpu2.l2cache.ReadExReq_misses::total      5393758                       # number of ReadExReq misses
system.cpu2.l2cache.ReadCleanReq_misses::.switch_cpus_12.inst          307                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadCleanReq_misses::total          307                       # number of ReadCleanReq misses
system.cpu2.l2cache.ReadSharedReq_misses::.switch_cpus_12.data      5273259                       # number of ReadSharedReq misses
system.cpu2.l2cache.ReadSharedReq_misses::total      5273259                       # number of ReadSharedReq misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.inst          307                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::.switch_cpus_12.data     10667017                       # number of demand (read+write) misses
system.cpu2.l2cache.demand_misses::total     10667324                       # number of demand (read+write) misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.inst          307                       # number of overall misses
system.cpu2.l2cache.overall_misses::.switch_cpus_12.data     10667017                       # number of overall misses
system.cpu2.l2cache.overall_misses::total     10667324                       # number of overall misses
system.cpu2.l2cache.ReadExReq_miss_latency::.switch_cpus_12.data 590256929000                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadExReq_miss_latency::total 590256929000                       # number of ReadExReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::.switch_cpus_12.inst     35146000                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadCleanReq_miss_latency::total     35146000                       # number of ReadCleanReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::.switch_cpus_12.data 595892708000                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.ReadSharedReq_miss_latency::total 595892708000                       # number of ReadSharedReq miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.inst     35146000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::.switch_cpus_12.data 1186149637000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.demand_miss_latency::total 1186184783000                       # number of demand (read+write) miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.inst     35146000                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::.switch_cpus_12.data 1186149637000                       # number of overall miss cycles
system.cpu2.l2cache.overall_miss_latency::total 1186184783000                       # number of overall miss cycles
system.cpu2.l2cache.WritebackDirty_accesses::.writebacks     10293128                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackDirty_accesses::total     10293128                       # number of WritebackDirty accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::.writebacks          295                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.WritebackClean_accesses::total          295                       # number of WritebackClean accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::.switch_cpus_12.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::.switch_cpus_12.data     10069804                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadExReq_accesses::total     10069804                       # number of ReadExReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::.switch_cpus_12.inst          335                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadCleanReq_accesses::total          335                       # number of ReadCleanReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::.switch_cpus_12.data      5280502                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.ReadSharedReq_accesses::total      5280502                       # number of ReadSharedReq accesses(hits+misses)
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.inst          335                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::.switch_cpus_12.data     15350306                       # number of demand (read+write) accesses
system.cpu2.l2cache.demand_accesses::total     15350641                       # number of demand (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.inst          335                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::.switch_cpus_12.data     15350306                       # number of overall (read+write) accesses
system.cpu2.l2cache.overall_accesses::total     15350641                       # number of overall (read+write) accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::.switch_cpus_12.data     0.800000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_miss_rate::total     0.800000                       # miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::.switch_cpus_12.data     0.535637                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_miss_rate::total     0.535637                       # miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::.switch_cpus_12.inst     0.916418                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_miss_rate::total     0.916418                       # miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.998628                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_miss_rate::total     0.998628                       # miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.inst     0.916418                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::.switch_cpus_12.data     0.694906                       # miss rate for demand accesses
system.cpu2.l2cache.demand_miss_rate::total     0.694911                       # miss rate for demand accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.inst     0.916418                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::.switch_cpus_12.data     0.694906                       # miss rate for overall accesses
system.cpu2.l2cache.overall_miss_rate::total     0.694911                       # miss rate for overall accesses
system.cpu2.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_12.data 109433.335533                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadExReq_avg_miss_latency::total 109433.335533                       # average ReadExReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_12.inst 114482.084691                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadCleanReq_avg_miss_latency::total 114482.084691                       # average ReadCleanReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 113002.738534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.ReadSharedReq_avg_miss_latency::total 113002.738534                       # average ReadSharedReq miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.inst 114482.084691                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::.switch_cpus_12.data 111197.876313                       # average overall miss latency
system.cpu2.l2cache.demand_avg_miss_latency::total 111197.970831                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.inst 114482.084691                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::.switch_cpus_12.data 111197.876313                       # average overall miss latency
system.cpu2.l2cache.overall_avg_miss_latency::total 111197.970831                       # average overall miss latency
system.cpu2.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu2.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.l2cache.writebacks::.writebacks      5617742                       # number of writebacks
system.cpu2.l2cache.writebacks::total         5617742                       # number of writebacks
system.cpu2.l2cache.CleanEvict_mshr_misses::.writebacks          297                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.CleanEvict_mshr_misses::total          297                       # number of CleanEvict MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::.switch_cpus_12.data            4                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_misses::total            4                       # number of UpgradeReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::.switch_cpus_12.data      5393758                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadExReq_mshr_misses::total      5393758                       # number of ReadExReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_12.inst          307                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadCleanReq_mshr_misses::total          307                       # number of ReadCleanReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_12.data      5273259                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.ReadSharedReq_mshr_misses::total      5273259                       # number of ReadSharedReq MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.inst          307                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::.switch_cpus_12.data     10667017                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.demand_mshr_misses::total     10667324                       # number of demand (read+write) MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.inst          307                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::.switch_cpus_12.data     10667017                       # number of overall MSHR misses
system.cpu2.l2cache.overall_mshr_misses::total     10667324                       # number of overall MSHR misses
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data       140500                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.UpgradeReq_mshr_miss_latency::total       140500                       # number of UpgradeReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_12.data 574075658000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadExReq_mshr_miss_latency::total 574075658000                       # number of ReadExReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_12.inst     34225000                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadCleanReq_mshr_miss_latency::total     34225000                       # number of ReadCleanReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 580072931000                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.ReadSharedReq_mshr_miss_latency::total 580072931000                       # number of ReadSharedReq MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.inst     34225000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::.switch_cpus_12.data 1154148589000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.demand_mshr_miss_latency::total 1154182814000                       # number of demand (read+write) MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.inst     34225000                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::.switch_cpus_12.data 1154148589000                       # number of overall MSHR miss cycles
system.cpu2.l2cache.overall_mshr_miss_latency::total 1154182814000                       # number of overall MSHR miss cycles
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data     0.800000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.UpgradeReq_mshr_miss_rate::total     0.800000                       # mshr miss rate for UpgradeReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadExReq_mshr_miss_rate::total     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_12.inst     0.916418                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadCleanReq_mshr_miss_rate::total     0.916418                       # mshr miss rate for ReadCleanReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.998628                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998628                       # mshr miss rate for ReadSharedReq accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.inst     0.916418                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::.switch_cpus_12.data     0.694906                       # mshr miss rate for demand accesses
system.cpu2.l2cache.demand_mshr_miss_rate::total     0.694911                       # mshr miss rate for demand accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.inst     0.916418                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::.switch_cpus_12.data     0.694906                       # mshr miss rate for overall accesses
system.cpu2.l2cache.overall_mshr_miss_rate::total     0.694911                       # mshr miss rate for overall accesses
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data        35125                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.UpgradeReq_avg_mshr_miss_latency::total        35125                       # average UpgradeReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 106433.336090                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadExReq_avg_mshr_miss_latency::total 106433.336090                       # average ReadExReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_12.inst 111482.084691                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 111482.084691                       # average ReadCleanReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 110002.738534                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110002.738534                       # average ReadSharedReq mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 111482.084691                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_12.data 108197.876595                       # average overall mshr miss latency
system.cpu2.l2cache.demand_avg_mshr_miss_latency::total 108197.971113                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 111482.084691                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_12.data 108197.876595                       # average overall mshr miss latency
system.cpu2.l2cache.overall_avg_mshr_miss_latency::total 108197.971113                       # average overall mshr miss latency
system.cpu2.l2cache.replacements             10668034                       # number of replacements
system.cpu2.tol2bus.snoop_filter.tot_requests     30701251                       # Total number of requests made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_requests     15350600                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_requests           65                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.snoop_filter.tot_snoops         1581                       # Total number of snoops made to the snoop filter.
system.cpu2.tol2bus.snoop_filter.hit_single_snoops         1581                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu2.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu2.tol2bus.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu2.tol2bus.trans_dist::ReadResp      5280842                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackDirty     15910870                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::WritebackClean          295                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::CleanEvict     10108090                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExReq     10069804                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadExResp     10069803                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadCleanReq          340                       # Transaction distribution
system.cpu2.tol2bus.trans_dist::ReadSharedReq      5280502                       # Transaction distribution
system.cpu2.tol2bus.pkt_count_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side          970                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side     46050926                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_count::total         46051896                       # Packet count per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.icache.mem_side::system.cpu2.l2cache.cpu_side        40320                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size_system.cpu2.dcache.mem_side::system.cpu2.l2cache.cpu_side   1641179712                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.pkt_size::total        1641220032                       # Cumulative packet size per connected master and slave (bytes)
system.cpu2.tol2bus.snoops                   10668660                       # Total snoops (count)
system.cpu2.tol2bus.snoopTraffic            359535808                       # Total snoop traffic (bytes)
system.cpu2.tol2bus.snoop_fanout::samples     26019306                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::mean       0.000063                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::stdev      0.007953                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::0          26017660     99.99%     99.99% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::1              1646      0.01%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::2                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::max_value            1                       # Request fanout histogram
system.cpu2.tol2bus.snoop_fanout::total      26019306                       # Request fanout histogram
system.cpu2.tol2bus.reqLayer0.occupancy   12822024250                       # Layer occupancy (ticks)
system.cpu2.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer0.occupancy       255000                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu2.tol2bus.respLayer1.occupancy  11512730249                       # Layer occupancy (ticks)
system.cpu2.tol2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.cpu3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.dtb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.dtb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.dtb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.apic_clk_domain.clock                4000                       # Clock period in ticks
system.cpu3.interrupts.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu3.itb.wrAccesses                          0                       # TLB accesses on write requests
system.cpu3.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu3.itb.wrMisses                            0                       # TLB misses on write requests
system.cpu3.workload.numSyscalls                  257                       # Number of system calls
system.cpu3.pwrStateResidencyTicks::OFF  846074800500                       # Cumulative time (in ticks) in various power states
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_vec_alu_accesses                    0                       # Number of vector alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_vec_insts                           0                       # number of vector instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_vec_register_reads                  0                       # number of times the vector registers were read
system.cpu3.num_vec_register_writes                 0                       # number of times the vector registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.op_class::No_OpClass                    0                       # Class of executed instruction
system.cpu3.op_class::IntAlu                        0                       # Class of executed instruction
system.cpu3.op_class::IntMult                       0                       # Class of executed instruction
system.cpu3.op_class::IntDiv                        0                       # Class of executed instruction
system.cpu3.op_class::FloatAdd                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCmp                      0                       # Class of executed instruction
system.cpu3.op_class::FloatCvt                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMult                     0                       # Class of executed instruction
system.cpu3.op_class::FloatMultAcc                  0                       # Class of executed instruction
system.cpu3.op_class::FloatDiv                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMisc                     0                       # Class of executed instruction
system.cpu3.op_class::FloatSqrt                     0                       # Class of executed instruction
system.cpu3.op_class::SimdAdd                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAddAcc                    0                       # Class of executed instruction
system.cpu3.op_class::SimdAlu                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCmp                       0                       # Class of executed instruction
system.cpu3.op_class::SimdCvt                       0                       # Class of executed instruction
system.cpu3.op_class::SimdMisc                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMult                      0                       # Class of executed instruction
system.cpu3.op_class::SimdMultAcc                   0                       # Class of executed instruction
system.cpu3.op_class::SimdShift                     0                       # Class of executed instruction
system.cpu3.op_class::SimdShiftAcc                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSqrt                      0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAdd                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatAlu                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCmp                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatCvt                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatDiv                  0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMisc                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMult                 0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatMultAcc              0                       # Class of executed instruction
system.cpu3.op_class::SimdFloatSqrt                 0                       # Class of executed instruction
system.cpu3.op_class::SimdAes                       0                       # Class of executed instruction
system.cpu3.op_class::SimdAesMix                    0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash                  0                       # Class of executed instruction
system.cpu3.op_class::SimdSha1Hash2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash                0                       # Class of executed instruction
system.cpu3.op_class::SimdSha256Hash2               0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma2                 0                       # Class of executed instruction
system.cpu3.op_class::SimdShaSigma3                 0                       # Class of executed instruction
system.cpu3.op_class::MemRead                       0                       # Class of executed instruction
system.cpu3.op_class::MemWrite                      0                       # Class of executed instruction
system.cpu3.op_class::FloatMemRead                  0                       # Class of executed instruction
system.cpu3.op_class::FloatMemWrite                 0                       # Class of executed instruction
system.cpu3.op_class::IprAccess                     0                       # Class of executed instruction
system.cpu3.op_class::InstPrefetch                  0                       # Class of executed instruction
system.cpu3.op_class::total                         0                       # Class of executed instruction
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                 512                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs          133080563                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs         15377468                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs             8.654257                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.occ_blocks::.cpu3.data     4.465390                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_blocks::.switch_cpus_13.data   507.534610                       # Average occupied blocks per requestor
system.cpu3.dcache.tags.occ_percent::.cpu3.data     0.008721                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::.switch_cpus_13.data     0.991279                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::0          188                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::1          319                       # Occupied blocks per task id
system.cpu3.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu3.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.dcache.tags.tag_accesses       1157815876                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses      1157815876                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.ReadReq_hits::.switch_cpus_13.data     57083331                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total       57083331                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::.switch_cpus_13.data     43533288                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total      43533288                       # number of WriteReq hits
system.cpu3.dcache.demand_hits::.switch_cpus_13.data    100616619                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total       100616619                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::.switch_cpus_13.data    100616619                       # number of overall hits
system.cpu3.dcache.overall_hits::total      100616619                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::.switch_cpus_13.data     32095668                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total     32095668                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::.switch_cpus_13.data     10092578                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total     10092578                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::.switch_cpus_13.data     42188246                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total      42188246                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::.switch_cpus_13.data     42188246                       # number of overall misses
system.cpu3.dcache.overall_misses::total     42188246                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::.switch_cpus_13.data 3609345017500                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total 3609345017500                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::.switch_cpus_13.data 628081082250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total 628081082250                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::.switch_cpus_13.data 4237426099750                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total 4237426099750                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::.switch_cpus_13.data 4237426099750                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total 4237426099750                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::.switch_cpus_13.data     89178999                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total     89178999                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::.switch_cpus_13.data     53625866                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total     53625866                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::.switch_cpus_13.data    142804865                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total    142804865                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::.switch_cpus_13.data    142804865                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total    142804865                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::.switch_cpus_13.data     0.359902                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.359902                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::.switch_cpus_13.data     0.188204                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.188204                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::.switch_cpus_13.data     0.295426                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.295426                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::.switch_cpus_13.data     0.295426                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.295426                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::.switch_cpus_13.data 112455.831033                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 112455.831033                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::.switch_cpus_13.data 62231.977028                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 62231.977028                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::.switch_cpus_13.data 100440.916642                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 100440.916642                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::.switch_cpus_13.data 100440.916642                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 100440.916642                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs    142951941                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets          113                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs           555198                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs   257.479207                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets    37.666667                       # average number of cycles each access was blocked
system.cpu3.dcache.writebacks::.writebacks     10315903                       # number of writebacks
system.cpu3.dcache.writebacks::total         10315903                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::.switch_cpus_13.data     26811281                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total     26811281                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::.switch_cpus_13.data            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total            4                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::.switch_cpus_13.data     26811285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total     26811285                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::.switch_cpus_13.data     26811285                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total     26811285                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::.switch_cpus_13.data      5284387                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total      5284387                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::.switch_cpus_13.data     10092574                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total     10092574                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::.switch_cpus_13.data     15376961                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total     15376961                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::.switch_cpus_13.data     15376961                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total     15376961                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::.switch_cpus_13.data 603114148250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total 603114148250                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::.switch_cpus_13.data 617988404250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total 617988404250                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::.switch_cpus_13.data 1221102552500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total 1221102552500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::.switch_cpus_13.data 1221102552500                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total 1221102552500                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::.switch_cpus_13.data     0.059256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.059256                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::.switch_cpus_13.data     0.188203                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.188203                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::.switch_cpus_13.data     0.107678                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.107678                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::.switch_cpus_13.data     0.107678                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.107678                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.data 114131.336000                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 114131.336000                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus_13.data 61231.991388                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 61231.991388                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 79411.175752                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 79411.175752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 79411.175752                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 79411.175752                       # average overall mshr miss latency
system.cpu3.dcache.replacements              15376956                       # number of replacements
system.cpu3.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse          509.557245                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs          220972646                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs              815                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs         271132.080982                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.occ_blocks::.cpu3.inst   257.491456                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_blocks::.switch_cpus_13.inst   252.065789                       # Average occupied blocks per requestor
system.cpu3.icache.tags.occ_percent::.cpu3.inst     0.502913                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::.switch_cpus_13.inst     0.492316                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_percent::total     0.995229                       # Average percentage of cache occupancy
system.cpu3.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu3.icache.tags.age_task_id_blocks_1024::4          512                       # Occupied blocks per task id
system.cpu3.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.icache.tags.tag_accesses        382171207                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses       382171207                       # Number of data accesses
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.ReadReq_hits::.switch_cpus_13.inst     47770906                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       47770906                       # number of ReadReq hits
system.cpu3.icache.demand_hits::.switch_cpus_13.inst     47770906                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        47770906                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::.switch_cpus_13.inst     47770906                       # number of overall hits
system.cpu3.icache.overall_hits::total       47770906                       # number of overall hits
system.cpu3.icache.ReadReq_misses::.switch_cpus_13.inst          452                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total          452                       # number of ReadReq misses
system.cpu3.icache.demand_misses::.switch_cpus_13.inst          452                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total           452                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::.switch_cpus_13.inst          452                       # number of overall misses
system.cpu3.icache.overall_misses::total          452                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::.switch_cpus_13.inst     42526244                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     42526244                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::.switch_cpus_13.inst     42526244                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     42526244                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::.switch_cpus_13.inst     42526244                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     42526244                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::.switch_cpus_13.inst     47771358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     47771358                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::.switch_cpus_13.inst     47771358                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     47771358                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::.switch_cpus_13.inst     47771358                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     47771358                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::.switch_cpus_13.inst     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000009                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::.switch_cpus_13.inst     0.000009                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000009                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::.switch_cpus_13.inst     0.000009                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000009                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::.switch_cpus_13.inst 94084.610619                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 94084.610619                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::.switch_cpus_13.inst 94084.610619                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 94084.610619                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::.switch_cpus_13.inst 94084.610619                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 94084.610619                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs         2574                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs               26                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs           99                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.writebacks::.writebacks          299                       # number of writebacks
system.cpu3.icache.writebacks::total              299                       # number of writebacks
system.cpu3.icache.ReadReq_mshr_hits::.switch_cpus_13.inst          109                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total          109                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::.switch_cpus_13.inst          109                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total          109                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::.switch_cpus_13.inst          109                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total          109                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::.switch_cpus_13.inst          343                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total          343                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::.switch_cpus_13.inst          343                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total          343                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::.switch_cpus_13.inst          343                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total          343                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::.switch_cpus_13.inst     33870244                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     33870244                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::.switch_cpus_13.inst     33870244                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     33870244                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::.switch_cpus_13.inst     33870244                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     33870244                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::.switch_cpus_13.inst     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000007                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000007                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000007                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::.switch_cpus_13.inst 98747.067055                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 98747.067055                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 98747.067055                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 98747.067055                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 98747.067055                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 98747.067055                       # average overall mshr miss latency
system.cpu3.icache.replacements                   299                       # number of replacements
system.cpu3.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu3.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu3.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu3.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu3.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu3.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu3.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.itb_walker_cache.replacements            0                       # number of replacements
system.cpu3.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.tags.tagsinuse               4096                       # Cycle average of tags in use
system.cpu3.l2cache.tags.total_refs          30772605                       # Total number of references to valid blocks.
system.cpu3.l2cache.tags.sampled_refs        10688203                       # Sample count of references to valid blocks.
system.cpu3.l2cache.tags.avg_refs            2.879119                       # Average number of references to valid blocks.
system.cpu3.l2cache.tags.warmup_cycle               0                       # Cycle when the warmup percentage was hit.
system.cpu3.l2cache.tags.occ_blocks::.writebacks     0.689676                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.cpu3.data    39.567168                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.inst     0.302499                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_blocks::.switch_cpus_13.data  4055.440657                       # Average occupied blocks per requestor
system.cpu3.l2cache.tags.occ_percent::.writebacks     0.000168                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.cpu3.data     0.009660                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.inst     0.000074                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::.switch_cpus_13.data     0.990098                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu3.l2cache.tags.occ_task_id_blocks::1024         4096                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::0          114                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::1          985                       # Occupied blocks per task id
system.cpu3.l2cache.tags.age_task_id_blocks_1024::2         2997                       # Occupied blocks per task id
system.cpu3.l2cache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu3.l2cache.tags.tag_accesses       133702131                       # Number of tag accesses
system.cpu3.l2cache.tags.data_accesses      133702131                       # Number of data accesses
system.cpu3.l2cache.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.l2cache.WritebackDirty_hits::.writebacks     10315903                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackDirty_hits::total     10315903                       # number of WritebackDirty hits
system.cpu3.l2cache.WritebackClean_hits::.writebacks          299                       # number of WritebackClean hits
system.cpu3.l2cache.WritebackClean_hits::total          299                       # number of WritebackClean hits
system.cpu3.l2cache.UpgradeReq_hits::.switch_cpus_13.data            2                       # number of UpgradeReq hits
system.cpu3.l2cache.UpgradeReq_hits::total            2                       # number of UpgradeReq hits
system.cpu3.l2cache.ReadExReq_hits::.switch_cpus_13.data      4686614                       # number of ReadExReq hits
system.cpu3.l2cache.ReadExReq_hits::total      4686614                       # number of ReadExReq hits
system.cpu3.l2cache.ReadCleanReq_hits::.switch_cpus_13.inst           31                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadCleanReq_hits::total           31                       # number of ReadCleanReq hits
system.cpu3.l2cache.ReadSharedReq_hits::.switch_cpus_13.data         7251                       # number of ReadSharedReq hits
system.cpu3.l2cache.ReadSharedReq_hits::total         7251                       # number of ReadSharedReq hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.inst           31                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::.switch_cpus_13.data      4693865                       # number of demand (read+write) hits
system.cpu3.l2cache.demand_hits::total        4693896                       # number of demand (read+write) hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.inst           31                       # number of overall hits
system.cpu3.l2cache.overall_hits::.switch_cpus_13.data      4693865                       # number of overall hits
system.cpu3.l2cache.overall_hits::total       4693896                       # number of overall hits
system.cpu3.l2cache.UpgradeReq_misses::.switch_cpus_13.data            3                       # number of UpgradeReq misses
system.cpu3.l2cache.UpgradeReq_misses::total            3                       # number of UpgradeReq misses
system.cpu3.l2cache.ReadExReq_misses::.switch_cpus_13.data      5405955                       # number of ReadExReq misses
system.cpu3.l2cache.ReadExReq_misses::total      5405955                       # number of ReadExReq misses
system.cpu3.l2cache.ReadCleanReq_misses::.switch_cpus_13.inst          308                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadCleanReq_misses::total          308                       # number of ReadCleanReq misses
system.cpu3.l2cache.ReadSharedReq_misses::.switch_cpus_13.data      5277136                       # number of ReadSharedReq misses
system.cpu3.l2cache.ReadSharedReq_misses::total      5277136                       # number of ReadSharedReq misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.inst          308                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::.switch_cpus_13.data     10683091                       # number of demand (read+write) misses
system.cpu3.l2cache.demand_misses::total     10683399                       # number of demand (read+write) misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.inst          308                       # number of overall misses
system.cpu3.l2cache.overall_misses::.switch_cpus_13.data     10683091                       # number of overall misses
system.cpu3.l2cache.overall_misses::total     10683399                       # number of overall misses
system.cpu3.l2cache.ReadExReq_miss_latency::.switch_cpus_13.data 590118039500                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadExReq_miss_latency::total 590118039500                       # number of ReadExReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::.switch_cpus_13.inst     33327750                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadCleanReq_miss_latency::total     33327750                       # number of ReadCleanReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::.switch_cpus_13.data 596365174000                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.ReadSharedReq_miss_latency::total 596365174000                       # number of ReadSharedReq miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.inst     33327750                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::.switch_cpus_13.data 1186483213500                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.demand_miss_latency::total 1186516541250                       # number of demand (read+write) miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.inst     33327750                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::.switch_cpus_13.data 1186483213500                       # number of overall miss cycles
system.cpu3.l2cache.overall_miss_latency::total 1186516541250                       # number of overall miss cycles
system.cpu3.l2cache.WritebackDirty_accesses::.writebacks     10315903                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackDirty_accesses::total     10315903                       # number of WritebackDirty accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::.writebacks          299                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.WritebackClean_accesses::total          299                       # number of WritebackClean accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::.switch_cpus_13.data            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.UpgradeReq_accesses::total            5                       # number of UpgradeReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::.switch_cpus_13.data     10092569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadExReq_accesses::total     10092569                       # number of ReadExReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::.switch_cpus_13.inst          339                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadCleanReq_accesses::total          339                       # number of ReadCleanReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::.switch_cpus_13.data      5284387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.ReadSharedReq_accesses::total      5284387                       # number of ReadSharedReq accesses(hits+misses)
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.inst          339                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::.switch_cpus_13.data     15376956                       # number of demand (read+write) accesses
system.cpu3.l2cache.demand_accesses::total     15377295                       # number of demand (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.inst          339                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::.switch_cpus_13.data     15376956                       # number of overall (read+write) accesses
system.cpu3.l2cache.overall_accesses::total     15377295                       # number of overall (read+write) accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::.switch_cpus_13.data     0.600000                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_miss_rate::total     0.600000                       # miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::.switch_cpus_13.data     0.535637                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_miss_rate::total     0.535637                       # miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::.switch_cpus_13.inst     0.908555                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_miss_rate::total     0.908555                       # miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.998628                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_miss_rate::total     0.998628                       # miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.inst     0.908555                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::.switch_cpus_13.data     0.694747                       # miss rate for demand accesses
system.cpu3.l2cache.demand_miss_rate::total     0.694752                       # miss rate for demand accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.inst     0.908555                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::.switch_cpus_13.data     0.694747                       # miss rate for overall accesses
system.cpu3.l2cache.overall_miss_rate::total     0.694752                       # miss rate for overall accesses
system.cpu3.l2cache.ReadExReq_avg_miss_latency::.switch_cpus_13.data 109160.738389                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadExReq_avg_miss_latency::total 109160.738389                       # average ReadExReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::.switch_cpus_13.inst 108206.980519                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadCleanReq_avg_miss_latency::total 108206.980519                       # average ReadCleanReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 113009.248577                       # average ReadSharedReq miss latency
system.cpu3.l2cache.ReadSharedReq_avg_miss_latency::total 113009.248577                       # average ReadSharedReq miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.inst 108206.980519                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::.switch_cpus_13.data 111061.790403                       # average overall miss latency
system.cpu3.l2cache.demand_avg_miss_latency::total 111061.708100                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.inst 108206.980519                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::.switch_cpus_13.data 111061.790403                       # average overall miss latency
system.cpu3.l2cache.overall_avg_miss_latency::total 111061.708100                       # average overall miss latency
system.cpu3.l2cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_mshrs               0                       # number of cycles access was blocked
system.cpu3.l2cache.blocked::no_targets             0                       # number of cycles access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.l2cache.writebacks::.writebacks      5629946                       # number of writebacks
system.cpu3.l2cache.writebacks::total         5629946                       # number of writebacks
system.cpu3.l2cache.CleanEvict_mshr_misses::.writebacks          292                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.CleanEvict_mshr_misses::total          292                       # number of CleanEvict MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::.switch_cpus_13.data            3                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_misses::total            3                       # number of UpgradeReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::.switch_cpus_13.data      5405955                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadExReq_mshr_misses::total      5405955                       # number of ReadExReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::.switch_cpus_13.inst          308                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadCleanReq_mshr_misses::total          308                       # number of ReadCleanReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::.switch_cpus_13.data      5277136                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.ReadSharedReq_mshr_misses::total      5277136                       # number of ReadSharedReq MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.inst          308                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::.switch_cpus_13.data     10683091                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.demand_mshr_misses::total     10683399                       # number of demand (read+write) MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.inst          308                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::.switch_cpus_13.data     10683091                       # number of overall MSHR misses
system.cpu3.l2cache.overall_mshr_misses::total     10683399                       # number of overall MSHR misses
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data       106000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.UpgradeReq_mshr_miss_latency::total       106000                       # number of UpgradeReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::.switch_cpus_13.data 573900174500                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadExReq_mshr_miss_latency::total 573900174500                       # number of ReadExReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::.switch_cpus_13.inst     32403750                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadCleanReq_mshr_miss_latency::total     32403750                       # number of ReadCleanReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 580533766000                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.ReadSharedReq_mshr_miss_latency::total 580533766000                       # number of ReadSharedReq MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.inst     32403750                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::.switch_cpus_13.data 1154433940500                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.demand_mshr_miss_latency::total 1154466344250                       # number of demand (read+write) MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.inst     32403750                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::.switch_cpus_13.data 1154433940500                       # number of overall MSHR miss cycles
system.cpu3.l2cache.overall_mshr_miss_latency::total 1154466344250                       # number of overall MSHR miss cycles
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data     0.600000                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.UpgradeReq_mshr_miss_rate::total     0.600000                       # mshr miss rate for UpgradeReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadExReq_mshr_miss_rate::total     0.535637                       # mshr miss rate for ReadExReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::.switch_cpus_13.inst     0.908555                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadCleanReq_mshr_miss_rate::total     0.908555                       # mshr miss rate for ReadCleanReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.998628                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.ReadSharedReq_mshr_miss_rate::total     0.998628                       # mshr miss rate for ReadSharedReq accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.inst     0.908555                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::.switch_cpus_13.data     0.694747                       # mshr miss rate for demand accesses
system.cpu3.l2cache.demand_mshr_miss_rate::total     0.694752                       # mshr miss rate for demand accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.inst     0.908555                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::.switch_cpus_13.data     0.694747                       # mshr miss rate for overall accesses
system.cpu3.l2cache.overall_mshr_miss_rate::total     0.694752                       # mshr miss rate for overall accesses
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 35333.333333                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.UpgradeReq_avg_mshr_miss_latency::total 35333.333333                       # average UpgradeReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 106160.738389                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadExReq_avg_mshr_miss_latency::total 106160.738389                       # average ReadExReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::.switch_cpus_13.inst 105206.980519                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadCleanReq_avg_mshr_miss_latency::total 105206.980519                       # average ReadCleanReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 110009.248577                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 110009.248577                       # average ReadSharedReq mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 105206.980519                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::.switch_cpus_13.data 108061.790403                       # average overall mshr miss latency
system.cpu3.l2cache.demand_avg_mshr_miss_latency::total 108061.708100                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 105206.980519                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::.switch_cpus_13.data 108061.790403                       # average overall mshr miss latency
system.cpu3.l2cache.overall_avg_mshr_miss_latency::total 108061.708100                       # average overall mshr miss latency
system.cpu3.l2cache.replacements             10684107                       # number of replacements
system.cpu3.tol2bus.snoop_filter.tot_requests     30754559                       # Total number of requests made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_requests     15377256                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_requests          102                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.snoop_filter.tot_snoops         1572                       # Total number of snoops made to the snoop filter.
system.cpu3.tol2bus.snoop_filter.hit_single_snoops         1571                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.cpu3.tol2bus.snoop_filter.hit_multi_snoops            1                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.cpu3.tol2bus.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.cpu3.tol2bus.trans_dist::ReadResp      5284730                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackDirty     15945849                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::WritebackClean          299                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::CleanEvict     10115831                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeReq            5                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::UpgradeResp            5                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExReq     10092569                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadExResp     10092569                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadCleanReq          343                       # Transaction distribution
system.cpu3.tol2bus.trans_dist::ReadSharedReq      5284387                       # Transaction distribution
system.cpu3.tol2bus.pkt_count_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side          981                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side     46130878                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_count::total         46131859                       # Packet count per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.icache.mem_side::system.cpu3.l2cache.cpu_side        40832                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size_system.cpu3.dcache.mem_side::system.cpu3.l2cache.cpu_side   1644342976                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.pkt_size::total        1644383808                       # Cumulative packet size per connected master and slave (bytes)
system.cpu3.tol2bus.snoops                   10684728                       # Total snoops (count)
system.cpu3.tol2bus.snoopTraffic            360316800                       # Total snoop traffic (bytes)
system.cpu3.tol2bus.snoop_fanout::samples     26062028                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::mean       0.000064                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::stdev      0.008021                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::0          26060354     99.99%     99.99% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::1              1673      0.01%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::2                 1      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::3                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::4                 0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::max_value            2                       # Request fanout histogram
system.cpu3.tol2bus.snoop_fanout::total      26062028                       # Request fanout histogram
system.cpu3.tol2bus.reqLayer0.occupancy   12846740750                       # Layer occupancy (ticks)
system.cpu3.tol2bus.reqLayer0.utilization          1.5                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer0.occupancy       257250                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.cpu3.tol2bus.respLayer1.occupancy  11532718250                       # Layer occupancy (ticks)
system.cpu3.tol2bus.respLayer1.utilization          1.4                       # Layer utilization (%)
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                       131072                       # Cycle average of tags in use
system.l3.tags.total_refs                    85594529                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                  42806100                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.999587                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::.writebacks       0.319886                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu0.data      405.741798                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu1.data      400.095984                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu2.data      396.165790                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.cpu3.data      394.711142                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.inst     1.135054                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_10.data 32311.544336                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.inst     1.246887                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_11.data 32377.055839                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.inst     1.087221                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_12.data 32375.728726                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.inst     1.127605                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::.switch_cpus_13.data 32406.039732                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::.writebacks      0.000002                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu0.data       0.003096                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu1.data       0.003052                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu2.data       0.003023                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.cpu3.data       0.003011                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.inst     0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_10.data     0.246518                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.inst     0.000010                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_11.data     0.247017                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.inst     0.000008                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_12.data     0.247007                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.inst     0.000009                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::.switch_cpus_13.data     0.247238                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            1.000000                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024        131072                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0          445                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1         4005                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2        40000                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3        86622                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                1408290804                       # Number of tag accesses
system.l3.tags.data_accesses               1408290804                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::.writebacks     22475868                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total         22475868                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::.switch_cpus_10.data           16                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_11.data           16                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_12.data           17                       # number of ReadExReq hits
system.l3.ReadExReq_hits::.switch_cpus_13.data           19                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    68                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_10.data          132                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_11.data          149                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.inst            1                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_12.data          156                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::.switch_cpus_13.data          144                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total               582                       # number of ReadSharedReq hits
system.l3.demand_hits::.switch_cpus_10.data          148                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_11.data          165                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.inst            1                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_12.data          173                       # number of demand (read+write) hits
system.l3.demand_hits::.switch_cpus_13.data          163                       # number of demand (read+write) hits
system.l3.demand_hits::total                      650                       # number of demand (read+write) hits
system.l3.overall_hits::.switch_cpus_10.data          148                       # number of overall hits
system.l3.overall_hits::.switch_cpus_11.data          165                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.inst            1                       # number of overall hits
system.l3.overall_hits::.switch_cpus_12.data          173                       # number of overall hits
system.l3.overall_hits::.switch_cpus_13.data          163                       # number of overall hits
system.l3.overall_hits::total                     650                       # number of overall hits
system.l3.UpgradeReq_misses::.switch_cpus_10.data            2                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_11.data            3                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_12.data            4                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::.switch_cpus_13.data            3                       # number of UpgradeReq misses
system.l3.UpgradeReq_misses::total                 12                       # number of UpgradeReq misses
system.l3.ReadExReq_misses::.switch_cpus_10.data      5388920                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_11.data      5391259                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_12.data      5393741                       # number of ReadExReq misses
system.l3.ReadExReq_misses::.switch_cpus_13.data      5405936                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total            21579856                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.inst          313                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_10.data      5271543                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.inst          308                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_11.data      5272200                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.inst          306                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_12.data      5273103                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.inst          308                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::.switch_cpus_13.data      5276992                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total        21095073                       # number of ReadSharedReq misses
system.l3.demand_misses::.switch_cpus_10.inst          313                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_10.data     10660463                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.inst          308                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_11.data     10663459                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.inst          306                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_12.data     10666844                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.inst          308                       # number of demand (read+write) misses
system.l3.demand_misses::.switch_cpus_13.data     10682928                       # number of demand (read+write) misses
system.l3.demand_misses::total               42674929                       # number of demand (read+write) misses
system.l3.overall_misses::.switch_cpus_10.inst          313                       # number of overall misses
system.l3.overall_misses::.switch_cpus_10.data     10660463                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.inst          308                       # number of overall misses
system.l3.overall_misses::.switch_cpus_11.data     10663459                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.inst          306                       # number of overall misses
system.l3.overall_misses::.switch_cpus_12.data     10666844                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.inst          308                       # number of overall misses
system.l3.overall_misses::.switch_cpus_13.data     10682928                       # number of overall misses
system.l3.overall_misses::total              42674929                       # number of overall misses
system.l3.ReadExReq_miss_latency::.switch_cpus_10.data 554805774750                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_11.data 554741965500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_12.data 555034517000                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::.switch_cpus_13.data 554823235500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total  2219405492750                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.inst     33836250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_10.data 566923748750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.inst     33286250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_11.data 562137088750                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.inst     33136250                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_12.data 561556183500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.inst     31323000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::.switch_cpus_13.data 562005651500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 2252754254250                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.inst     33836250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_10.data 1121729523500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.inst     33286250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_11.data 1116879054250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.inst     33136250                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_12.data 1116590700500                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.inst     31323000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::.switch_cpus_13.data 1116828887000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     4472159747000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.inst     33836250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_10.data 1121729523500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.inst     33286250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_11.data 1116879054250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.inst     33136250                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_12.data 1116590700500                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.inst     31323000                       # number of overall miss cycles
system.l3.overall_miss_latency::.switch_cpus_13.data 1116828887000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    4472159747000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::.writebacks     22475868                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total     22475868                       # number of WritebackDirty accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_10.data            2                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_11.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_12.data            4                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::.switch_cpus_13.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l3.UpgradeReq_accesses::total               12                       # number of UpgradeReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_10.data      5388936                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_11.data      5391275                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_12.data      5393758                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::.switch_cpus_13.data      5405955                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total          21579924                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.inst          313                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_10.data      5271675                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.inst          308                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_11.data      5272349                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.inst          307                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_12.data      5273259                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.inst          308                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::.switch_cpus_13.data      5277136                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total      21095655                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::.switch_cpus_10.inst          313                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_10.data     10660611                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.inst          308                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_11.data     10663624                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.inst          307                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_12.data     10667017                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.inst          308                       # number of demand (read+write) accesses
system.l3.demand_accesses::.switch_cpus_13.data     10683091                       # number of demand (read+write) accesses
system.l3.demand_accesses::total             42675579                       # number of demand (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.inst          313                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_10.data     10660611                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.inst          308                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_11.data     10663624                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.inst          307                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_12.data     10667017                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.inst          308                       # number of overall (read+write) accesses
system.l3.overall_accesses::.switch_cpus_13.data     10683091                       # number of overall (read+write) accesses
system.l3.overall_accesses::total            42675579                       # number of overall (read+write) accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_10.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_11.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_12.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::.switch_cpus_13.data            1                       # miss rate for UpgradeReq accesses
system.l3.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_10.data     0.999997                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_11.data     0.999997                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_12.data     0.999997                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::.switch_cpus_13.data     0.999996                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.999997                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_10.data     0.999975                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_11.data     0.999972                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.inst     0.996743                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_12.data     0.999970                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.inst            1                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::.switch_cpus_13.data     0.999973                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.999972                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::.switch_cpus_10.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_10.data     0.999986                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_11.data     0.999985                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.inst     0.996743                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_12.data     0.999984                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.inst            1                       # miss rate for demand accesses
system.l3.demand_miss_rate::.switch_cpus_13.data     0.999985                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.999985                       # miss rate for demand accesses
system.l3.overall_miss_rate::.switch_cpus_10.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_10.data     0.999986                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_11.data     0.999985                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.inst     0.996743                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_12.data     0.999984                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.inst            1                       # miss rate for overall accesses
system.l3.overall_miss_rate::.switch_cpus_13.data     0.999985                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.999985                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_10.data 102953.054555                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_11.data 102896.552642                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_12.data 102903.442527                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::.switch_cpus_13.data 102632.224188                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 102846.167868                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.inst 108103.035144                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_10.data 107544.176107                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.inst 108072.240260                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_11.data 106622.868774                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.inst 108288.398693                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_12.data 106494.446154                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.inst 101698.051948                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::.switch_cpus_13.data 106501.137675                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 106790.540817                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.inst 108103.035144                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_10.data 105223.340065                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.inst 108072.240260                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_11.data 104738.908290                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.inst 108288.398693                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_12.data 104678.637890                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.inst 101698.051948                       # average overall miss latency
system.l3.demand_avg_miss_latency::.switch_cpus_13.data 104543.331847                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 104795.950498                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.inst 108103.035144                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_10.data 105223.340065                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.inst 108072.240260                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_11.data 104738.908290                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.inst 108288.398693                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_12.data 104678.637890                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.inst 101698.051948                       # average overall miss latency
system.l3.overall_avg_miss_latency::.switch_cpus_13.data 104543.331847                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 104795.950498                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::.writebacks            22505190                       # number of writebacks
system.l3.writebacks::total                  22505190                       # number of writebacks
system.l3.CleanEvict_mshr_misses::.writebacks         2724                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total          2724                       # number of CleanEvict MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_10.data            2                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_11.data            3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_12.data            4                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::.switch_cpus_13.data            3                       # number of UpgradeReq MSHR misses
system.l3.UpgradeReq_mshr_misses::total            12                       # number of UpgradeReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_10.data      5388920                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_11.data      5391259                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_12.data      5393741                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::.switch_cpus_13.data      5405936                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total       21579856                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.inst          313                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_10.data      5271543                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.inst          308                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_11.data      5272200                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.inst          306                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_12.data      5273103                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.inst          308                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::.switch_cpus_13.data      5276992                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total     21095073                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.inst          313                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_10.data     10660463                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.inst          308                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_11.data     10663459                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.inst          306                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_12.data     10666844                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.inst          308                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::.switch_cpus_13.data     10682928                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total          42674929                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.inst          313                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_10.data     10660463                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.inst          308                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_11.data     10663459                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.inst          306                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_12.data     10666844                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.inst          308                       # number of overall MSHR misses
system.l3.overall_mshr_misses::.switch_cpus_13.data     10682928                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total         42674929                       # number of overall MSHR misses
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_10.data        38500                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_11.data        58750                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_12.data        79499                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::.switch_cpus_13.data        61000                       # number of UpgradeReq MSHR miss cycles
system.l3.UpgradeReq_mshr_miss_latency::total       237749                       # number of UpgradeReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_10.data 498222125250                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_11.data 498133746000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_12.data 498400247000                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::.switch_cpus_13.data 498060907500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total 1992817025750                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.inst     30549750                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_10.data 511572578501                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.inst     30052250                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_11.data 506778988501                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.inst     29923001                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_12.data 506188601751                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.inst     28088502                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::.switch_cpus_13.data 506597235500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 2031256017756                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.inst     30549750                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_10.data 1009794703751                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.inst     30052250                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_11.data 1004912734501                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.inst     29923001                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_12.data 1004588848751                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.inst     28088502                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::.switch_cpus_13.data 1004658143000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 4024073043506                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.inst     30549750                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_10.data 1009794703751                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.inst     30052250                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_11.data 1004912734501                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.inst     29923001                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_12.data 1004588848751                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.inst     28088502                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::.switch_cpus_13.data 1004658143000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 4024073043506                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_10.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_11.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_12.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::.switch_cpus_13.data            1                       # mshr miss rate for UpgradeReq accesses
system.l3.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_10.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_11.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_12.data     0.999997                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::.switch_cpus_13.data     0.999996                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.999997                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_10.data     0.999975                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_11.data     0.999972                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.inst     0.996743                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_12.data     0.999970                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::.switch_cpus_13.data     0.999973                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.999972                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_10.data     0.999986                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_11.data     0.999985                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.inst     0.996743                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_12.data     0.999984                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::.switch_cpus_13.data     0.999985                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.999985                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_10.data     0.999986                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_11.data     0.999985                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.inst     0.996743                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_12.data     0.999984                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.inst            1                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::.switch_cpus_13.data     0.999985                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.999985                       # mshr miss rate for overall accesses
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_10.data        19250                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_11.data 19583.333333                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_12.data 19874.750000                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::.switch_cpus_13.data 20333.333333                       # average UpgradeReq mshr miss latency
system.l3.UpgradeReq_avg_mshr_miss_latency::total 19812.416667                       # average UpgradeReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_10.data 92453.056503                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_11.data 92396.552642                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_12.data 92403.444474                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::.switch_cpus_13.data 92132.224188                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 92346.168841                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.inst 97603.035144                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_10.data 97044.182036                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.inst 97572.240260                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_11.data 96122.868727                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.inst 97787.584967                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_12.data 95994.446107                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.inst 91196.435065                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus_13.data 96001.137675                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 96290.542240                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.inst 97603.035144                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_10.data 94723.343981                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.inst 97572.240260                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_11.data 94238.908266                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.inst 97787.584967                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_12.data 94178.638851                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.inst 91196.435065                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::.switch_cpus_13.data 94043.331847                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 94295.951693                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.inst 97603.035144                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_10.data 94723.343981                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.inst 97572.240260                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_11.data 94238.908266                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.inst 97787.584967                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_12.data 94178.638851                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.inst 91196.435065                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::.switch_cpus_13.data 94043.331847                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 94295.951693                       # average overall mshr miss latency
system.l3.replacements                       42675028                       # number of replacements
system.membus.snoop_filter.tot_requests      85350221                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests     42675302                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           21095070                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     22505189                       # Transaction distribution
system.membus.trans_dist::CleanEvict         20170091                       # Transaction distribution
system.membus.trans_dist::UpgradeReq               12                       # Transaction distribution
system.membus.trans_dist::ReadExReq          21579856                       # Transaction distribution
system.membus.trans_dist::ReadExResp         21579854                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      21095073                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls0.port     64012485                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls1.port     64012660                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total    128025145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              128025145                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls0.port   2085760960                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls1.port   2085766272                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total   4171527232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              4171527232                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          42674941                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                42674941    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            42674941                       # Request fanout histogram
system.membus.reqLayer8.occupancy        102249915691                       # Layer occupancy (ticks)
system.membus.reqLayer8.utilization              12.1                       # Layer utilization (%)
system.membus.reqLayer9.occupancy        102253378640                       # Layer occupancy (ticks)
system.membus.reqLayer9.utilization              12.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy       225632662110                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             26.7                       # Layer utilization (%)
system.switch_cpus0.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus0.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus0.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus0.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus0.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus0.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.committedInsts                  0                       # Number of instructions committed
system.switch_cpus0.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus0.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus0.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus0.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus0.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus0.num_int_insts                   0                       # number of integer instructions
system.switch_cpus0.num_fp_insts                    0                       # number of float instructions
system.switch_cpus0.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus0.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus0.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus0.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus0.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus0.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus0.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus0.num_mem_refs                    0                       # number of memory refs
system.switch_cpus0.num_load_insts                  0                       # Number of load instructions
system.switch_cpus0.num_store_insts                 0                       # Number of store instructions
system.switch_cpus0.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus0.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus0.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus0.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus0.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus0.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus0.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus0.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus0.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus0.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus0.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus0.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus0.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus0.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus0.op_class::total                 0                       # Class of executed instruction
system.switch_cpus1.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus1.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus1.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus1.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus1.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus1.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.committedInsts                  0                       # Number of instructions committed
system.switch_cpus1.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus1.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus1.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus1.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus1.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus1.num_int_insts                   0                       # number of integer instructions
system.switch_cpus1.num_fp_insts                    0                       # number of float instructions
system.switch_cpus1.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus1.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus1.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus1.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus1.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus1.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus1.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus1.num_mem_refs                    0                       # number of memory refs
system.switch_cpus1.num_load_insts                  0                       # Number of load instructions
system.switch_cpus1.num_store_insts                 0                       # Number of store instructions
system.switch_cpus1.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus1.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus1.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus1.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus1.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus1.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus1.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus1.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus1.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus1.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus1.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus1.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus1.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus1.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus1.op_class::total                 0                       # Class of executed instruction
system.switch_cpus2.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus2.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus2.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus2.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus2.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus2.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.committedInsts                  0                       # Number of instructions committed
system.switch_cpus2.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus2.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus2.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus2.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus2.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus2.num_int_insts                   0                       # number of integer instructions
system.switch_cpus2.num_fp_insts                    0                       # number of float instructions
system.switch_cpus2.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus2.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus2.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus2.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus2.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus2.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus2.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus2.num_mem_refs                    0                       # number of memory refs
system.switch_cpus2.num_load_insts                  0                       # Number of load instructions
system.switch_cpus2.num_store_insts                 0                       # Number of store instructions
system.switch_cpus2.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus2.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus2.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus2.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus2.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus2.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus2.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus2.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus2.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus2.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus2.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus2.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus2.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus2.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus2.op_class::total                 0                       # Class of executed instruction
system.switch_cpus3.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.dtb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.dtb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.dtb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.dtb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.itb.rdAccesses                  0                       # TLB accesses on read requests
system.switch_cpus3.itb.wrAccesses                  0                       # TLB accesses on write requests
system.switch_cpus3.itb.rdMisses                    0                       # TLB misses on read requests
system.switch_cpus3.itb.wrMisses                    0                       # TLB misses on write requests
system.switch_cpus3.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus3.numCycles                       0                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.committedInsts                  0                       # Number of instructions committed
system.switch_cpus3.committedOps                    0                       # Number of ops (including micro ops) committed
system.switch_cpus3.num_int_alu_accesses            0                       # Number of integer alu accesses
system.switch_cpus3.num_fp_alu_accesses             0                       # Number of float alu accesses
system.switch_cpus3.num_vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus3.num_func_calls                  0                       # number of times a function call or return occured
system.switch_cpus3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.switch_cpus3.num_int_insts                   0                       # number of integer instructions
system.switch_cpus3.num_fp_insts                    0                       # number of float instructions
system.switch_cpus3.num_vec_insts                   0                       # number of vector instructions
system.switch_cpus3.num_int_register_reads            0                       # number of times the integer registers were read
system.switch_cpus3.num_int_register_writes            0                       # number of times the integer registers were written
system.switch_cpus3.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus3.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus3.num_vec_register_reads            0                       # number of times the vector registers were read
system.switch_cpus3.num_vec_register_writes            0                       # number of times the vector registers were written
system.switch_cpus3.num_mem_refs                    0                       # number of memory refs
system.switch_cpus3.num_load_insts                  0                       # Number of load instructions
system.switch_cpus3.num_store_insts                 0                       # Number of store instructions
system.switch_cpus3.num_idle_cycles                 0                       # Number of idle cycles
system.switch_cpus3.num_busy_cycles                 0                       # Number of busy cycles
system.switch_cpus3.not_idle_fraction               1                       # Percentage of non-idle cycles
system.switch_cpus3.idle_fraction                   0                       # Percentage of idle cycles
system.switch_cpus3.op_class::No_OpClass            0                       # Class of executed instruction
system.switch_cpus3.op_class::IntAlu                0                       # Class of executed instruction
system.switch_cpus3.op_class::IntMult               0                       # Class of executed instruction
system.switch_cpus3.op_class::IntDiv                0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatAdd              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCmp              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatCvt              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMult             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatDiv              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMisc             0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatSqrt             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAdd               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAddAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAlu               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCmp               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdCvt               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMisc              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMult              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShift             0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShiftAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSqrt              0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAdd            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatAlu            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCmp            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatCvt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatDiv            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMisc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMult            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatMultAcc            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdFloatSqrt            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAes               0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdAesMix            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha1Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdSha256Hash2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma2            0                       # Class of executed instruction
system.switch_cpus3.op_class::SimdShaSigma3            0                       # Class of executed instruction
system.switch_cpus3.op_class::MemRead               0                       # Class of executed instruction
system.switch_cpus3.op_class::MemWrite              0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemRead            0                       # Class of executed instruction
system.switch_cpus3.op_class::FloatMemWrite            0                       # Class of executed instruction
system.switch_cpus3.op_class::IprAccess             0                       # Class of executed instruction
system.switch_cpus3.op_class::InstPrefetch            0                       # Class of executed instruction
system.switch_cpus3.op_class::total                 0                       # Class of executed instruction
system.switch_cpus_10.branchPred.lookups     58814982                       # Number of BP lookups
system.switch_cpus_10.branchPred.condPredicted     58814982                       # Number of conditional branches predicted
system.switch_cpus_10.branchPred.condIncorrect        82969                       # Number of conditional branches incorrect
system.switch_cpus_10.branchPred.BTBLookups     37232488                       # Number of BTB lookups
system.switch_cpus_10.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_10.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_10.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_10.branchPred.usedRAS      2001053                       # Number of times the RAS was used to get a target.
system.switch_cpus_10.branchPred.RASInCorrect          280                       # Number of incorrect RAS predictions.
system.switch_cpus_10.branchPred.indirectLookups     37232488                       # Number of indirect predictor lookups.
system.switch_cpus_10.branchPred.indirectHits     19924451                       # Number of indirect target hits.
system.switch_cpus_10.branchPred.indirectMisses     17308037                       # Number of indirect misses.
system.switch_cpus_10.branchPredindirectMispredicted         2700                       # Number of mispredicted indirect branches.
system.switch_cpus_10.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.dtb.rdAccesses        125480877                       # TLB accesses on read requests
system.switch_cpus_10.dtb.wrAccesses         53600359                       # TLB accesses on write requests
system.switch_cpus_10.dtb.rdMisses             113765                       # TLB misses on read requests
system.switch_cpus_10.dtb.wrMisses              84234                       # TLB misses on write requests
system.switch_cpus_10.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_10.itb.wrAccesses         47712530                       # TLB accesses on write requests
system.switch_cpus_10.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_10.itb.wrMisses                360                       # TLB misses on write requests
system.switch_cpus_10.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_10.numCycles            3383897075                       # number of cpu cycles simulated
system.switch_cpus_10.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_10.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_10.fetch.icacheStallCycles    143201658                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_10.fetch.Insts           502843884                       # Number of instructions fetch has processed
system.switch_cpus_10.fetch.Branches         58814982                       # Number of branches that fetch encountered
system.switch_cpus_10.fetch.predictedBranches     21925504                       # Number of branches that fetch has predicted taken
system.switch_cpus_10.fetch.Cycles         3240556086                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_10.fetch.SquashCycles       170470                       # Number of cycles fetch has spent squashing
system.switch_cpus_10.fetch.MiscStallCycles          463                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_10.fetch.PendingTrapStallCycles         1812                       # Number of stall cycles due to pending traps
system.switch_cpus_10.fetch.IcacheWaitRetryStallCycles          190                       # Number of stall cycles due to full MSHR
system.switch_cpus_10.fetch.CacheLines       47712212                       # Number of cache lines fetched
system.switch_cpus_10.fetch.IcacheSquashes         4855                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_10.fetch.rateDist::samples   3383845444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::mean     0.230105                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::stdev     1.250479                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::0    3256025120     96.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::1       8691424      0.26%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::2       6661455      0.20%     96.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::3       9557603      0.28%     96.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::4       7968047      0.24%     97.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::5      13347854      0.39%     97.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::6       8552634      0.25%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::7       6306785      0.19%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::8      66734522      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.rateDist::total   3383845444                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_10.fetch.branchRate       0.017381                       # Number of branch fetches per cycle
system.switch_cpus_10.fetch.rate             0.148599                       # Number of inst fetches per cycle
system.switch_cpus_10.decode.IdleCycles      45891327                       # Number of cycles decode is idle
system.switch_cpus_10.decode.BlockedCycles   3232642894                       # Number of cycles decode is blocked
system.switch_cpus_10.decode.RunCycles       62290346                       # Number of cycles decode is running
system.switch_cpus_10.decode.UnblockCycles     42935633                       # Number of cycles decode is unblocking
system.switch_cpus_10.decode.SquashCycles        85235                       # Number of cycles decode is squashing
system.switch_cpus_10.decode.DecodedInsts    776458832                       # Number of instructions handled by decode
system.switch_cpus_10.rename.SquashCycles        85235                       # Number of cycles rename is squashing
system.switch_cpus_10.rename.IdleCycles      64340172                       # Number of cycles rename is idle
system.switch_cpus_10.rename.BlockCycles   1789059361                       # Number of cycles rename is blocking
system.switch_cpus_10.rename.serializeStallCycles        31126                       # count of cycles rename stalled for serializing inst
system.switch_cpus_10.rename.RunCycles       84700197                       # Number of cycles rename is running
system.switch_cpus_10.rename.UnblockCycles   1445629345                       # Number of cycles rename is unblocking
system.switch_cpus_10.rename.RenamedInsts    775883402                       # Number of instructions processed by rename
system.switch_cpus_10.rename.ROBFullEvents       484188                       # Number of times rename has blocked due to ROB full
system.switch_cpus_10.rename.IQFullEvents     39628945                       # Number of times rename has blocked due to IQ full
system.switch_cpus_10.rename.LQFullEvents     27705023                       # Number of times rename has blocked due to LQ full
system.switch_cpus_10.rename.SQFullEvents   1366421576                       # Number of times rename has blocked due to SQ full
system.switch_cpus_10.rename.RenamedOperands    795848090                       # Number of destination operands rename has renamed
system.switch_cpus_10.rename.RenameLookups   2055522419                       # Number of register rename lookups that rename has made
system.switch_cpus_10.rename.int_rename_lookups    682713596                       # Number of integer rename lookups
system.switch_cpus_10.rename.fp_rename_lookups    773152362                       # Number of floating rename lookups
system.switch_cpus_10.rename.CommittedMaps    792937536                       # Number of HB maps that are committed
system.switch_cpus_10.rename.UndoneMaps       2910469                       # Number of HB maps that are undone due to squashing
system.switch_cpus_10.rename.serializingInsts          267                       # count of serializing insts renamed
system.switch_cpus_10.rename.tempSerializingInsts          268                       # count of temporary serializing insts renamed
system.switch_cpus_10.rename.skidInsts      256927674                       # count of insts added to the skid buffer
system.switch_cpus_10.memDep0.insertedLoads    125129568                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.insertedStores     53674870                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_10.memDep0.conflictingLoads     18203288                       # Number of conflicting loads.
system.switch_cpus_10.memDep0.conflictingStores      4873773                       # Number of conflicting stores.
system.switch_cpus_10.iq.iqInstsAdded       775676927                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_10.iq.iqNonSpecInstsAdded          564                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_10.iq.iqInstsIssued      775327667                       # Number of instructions issued
system.switch_cpus_10.iq.iqSquashedInstsIssued         2353                       # Number of squashed instructions issued
system.switch_cpus_10.iq.iqSquashedInstsExamined      2563991                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_10.iq.iqSquashedOperandsExamined      2917824                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_10.iq.iqSquashedNonSpecRemoved          307                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_10.iq.issued_per_cycle::samples   3383845444                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::mean     0.229126                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::stdev     0.947690                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::0   3119191965     92.18%     92.18% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::1     82678221      2.44%     94.62% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::2     56923241      1.68%     96.30% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::3     33294077      0.98%     97.29% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::4     28346399      0.84%     98.13% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::5     29620638      0.88%     99.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::6     21734495      0.64%     99.64% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::7      9426287      0.28%     99.92% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::8      2630121      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_10.iq.issued_per_cycle::total   3383845444                       # Number of insts issued each cycle
system.switch_cpus_10.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntAlu      9970928     51.59%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntMult            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IntDiv            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatAdd            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCmp            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatCvt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMult            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMultAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatDiv            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMisc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatSqrt            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAdd            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAddAcc            0      0.00%     51.59% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAlu        59898      0.31%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCmp            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdCvt            2      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMisc            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMult            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdMultAcc            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShift            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShiftAcc            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSqrt            0      0.00%     51.90% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAdd      1242282      6.43%     58.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatAlu            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCmp            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatCvt            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatDiv            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMisc            0      0.00%     58.33% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMult      3858659     19.96%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdFloatSqrt            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAes            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdAesMix            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha1Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdSha256Hash2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma2            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::SimdShaSigma3            0      0.00%     78.29% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemRead         3828      0.02%     78.31% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::MemWrite          263      0.00%     78.31% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemRead      4180849     21.63%     99.95% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::FloatMemWrite        10481      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_10.iq.FU_type_0::No_OpClass        21370      0.00%      0.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntAlu    387973603     50.04%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntMult           74      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IntDiv           63      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatAdd           11      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCmp            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatCvt            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMult            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMultAcc            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatDiv            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMisc            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatSqrt            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAdd            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAddAcc            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAlu      2517558      0.32%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCmp            0      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdCvt           62      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMisc          121      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMult            0      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdMultAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShift            0      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSqrt            0      0.00%     50.37% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAdd    143401202     18.50%     68.86% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.86% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCmp      4974922      0.64%     69.50% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatCvt            2      0.00%     69.50% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatDiv      3082438      0.40%     69.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMult     54226874      6.99%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdFloatSqrt            2      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAes            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdAesMix            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemRead     40454817      5.22%     82.11% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::MemWrite     18261451      2.36%     84.47% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemRead     85051247     10.97%     95.44% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::FloatMemWrite     35361850      4.56%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_10.iq.FU_type_0::total    775327667                       # Type of FU issued
system.switch_cpus_10.iq.rate                0.229123                       # Inst issue rate
system.switch_cpus_10.iq.fu_busy_cnt         19327190                       # FU busy when requested
system.switch_cpus_10.iq.fu_busy_rate        0.024928                       # FU busy rate (busy events/executed inst)
system.switch_cpus_10.iq.int_inst_queue_reads   4173665348                       # Number of integer instruction queue reads
system.switch_cpus_10.iq.int_inst_queue_writes    390994727                       # Number of integer instruction queue writes
system.switch_cpus_10.iq.int_inst_queue_wakeup_accesses    389483326                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_10.iq.fp_inst_queue_reads    780164973                       # Number of floating instruction queue reads
system.switch_cpus_10.iq.fp_inst_queue_writes    387249205                       # Number of floating instruction queue writes
system.switch_cpus_10.iq.fp_inst_queue_wakeup_accesses    385046276                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_10.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_10.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_10.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_10.iq.int_alu_accesses    399874934                       # Number of integer alu accesses
system.switch_cpus_10.iq.fp_alu_accesses    394758553                       # Number of floating point alu accesses
system.switch_cpus_10.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_10.iew.lsq.thread0.forwLoads     35941866                       # Number of loads that had data forwarded from stores
system.switch_cpus_10.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.squashedLoads       374294                       # Number of loads squashed
system.switch_cpus_10.iew.lsq.thread0.ignoredResponses          100                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_10.iew.lsq.thread0.memOrderViolation         2459                       # Number of memory ordering violations
system.switch_cpus_10.iew.lsq.thread0.squashedStores       124559                       # Number of stores squashed
system.switch_cpus_10.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_10.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_10.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_10.iew.lsq.thread0.cacheBlocked       619076                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_10.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_10.iew.iewSquashCycles        85235                       # Number of cycles IEW is squashing
system.switch_cpus_10.iew.iewBlockCycles    816890157                       # Number of cycles IEW is blocking
system.switch_cpus_10.iew.iewUnblockCycles    906316112                       # Number of cycles IEW is unblocking
system.switch_cpus_10.iew.iewDispatchedInsts    775677491                       # Number of instructions dispatched to IQ
system.switch_cpus_10.iew.iewDispSquashedInsts         4401                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_10.iew.iewDispLoadInsts    125129568                       # Number of dispatched load instructions
system.switch_cpus_10.iew.iewDispStoreInsts     53674870                       # Number of dispatched store instructions
system.switch_cpus_10.iew.iewDispNonSpecInsts          366                       # Number of dispatched non-speculative instructions
system.switch_cpus_10.iew.iewIQFullEvents      3444816                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_10.iew.iewLSQFullEvents    900514499                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_10.iew.memOrderViolationEvents         2459                       # Number of memory order violations
system.switch_cpus_10.iew.predictedTakenIncorrect        26247                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_10.iew.predictedNotTakenIncorrect        58246                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_10.iew.branchMispredicts        84493                       # Number of branch mispredicts detected at execute
system.switch_cpus_10.iew.iewExecutedInsts    775087644                       # Number of executed instructions
system.switch_cpus_10.iew.iewExecLoadInsts    125480848                       # Number of load instructions executed
system.switch_cpus_10.iew.iewExecSquashedInsts       240023                       # Number of squashed instructions skipped in execute
system.switch_cpus_10.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_10.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_10.iew.exec_refs         179081206                       # number of memory reference insts executed
system.switch_cpus_10.iew.exec_branches      58549232                       # Number of branches executed
system.switch_cpus_10.iew.exec_stores        53600358                       # Number of stores executed
system.switch_cpus_10.iew.exec_rate          0.229052                       # Inst execution rate
system.switch_cpus_10.iew.wb_sent           774531927                       # cumulative count of insts sent to commit
system.switch_cpus_10.iew.wb_count          774529602                       # cumulative count of insts written-back
system.switch_cpus_10.iew.wb_producers      576092129                       # num instructions producing a value
system.switch_cpus_10.iew.wb_consumers      981478980                       # num instructions consuming a value
system.switch_cpus_10.iew.wb_rate            0.228887                       # insts written-back per cycle
system.switch_cpus_10.iew.wb_fanout          0.586963                       # average fanout of values written-back
system.switch_cpus_10.commit.commitSquashedInsts      2585486                       # The number of squashed insts skipped by commit
system.switch_cpus_10.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_10.commit.branchMispredicts        83220                       # The number of times a branch was mispredicted
system.switch_cpus_10.commit.committed_per_cycle::samples   3383482703                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::mean     0.228496                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::stdev     1.091430                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::0   3148995998     93.07%     93.07% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::1     97154588      2.87%     95.94% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::2     24214783      0.72%     96.66% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::3     36034142      1.07%     97.72% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::4      9942297      0.29%     98.02% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::5     13668723      0.40%     98.42% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::6      6371176      0.19%     98.61% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::7      3720983      0.11%     98.72% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::8     43380013      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committed_per_cycle::total   3383482703                       # Number of insts commited each cycle
system.switch_cpus_10.commit.committedInsts    499278705                       # Number of instructions committed
system.switch_cpus_10.commit.committedOps    773113424                       # Number of ops (including micro ops) committed
system.switch_cpus_10.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_10.commit.refs           178305552                       # Number of memory references committed
system.switch_cpus_10.commit.loads          124755246                       # Number of loads committed
system.switch_cpus_10.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_10.commit.branches        58425928                       # Number of branches committed
system.switch_cpus_10.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_10.commit.fp_insts       384546698                       # Number of committed floating point instructions.
system.switch_cpus_10.commit.int_insts      505872558                       # Number of committed integer instructions.
system.switch_cpus_10.commit.function_calls      1999803                       # Number of function calls committed.
system.switch_cpus_10.commit.op_class_0::No_OpClass        20156      0.00%      0.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntAlu    386818335     50.03%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntMult           63      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IntDiv           42      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatAdd            9      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCmp            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatCvt            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMult            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMultAcc            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatDiv            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMisc            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatSqrt            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAdd            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAddAcc            0      0.00%     50.04% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAlu      2517544      0.33%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCmp            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdCvt           58      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMisc          107      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMult            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdMultAcc            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShift            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShiftAcc            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSqrt            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAdd    143182906     18.52%     68.88% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatAlu            0      0.00%     68.88% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatCvt            2      0.00%     69.53% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatDiv      3075556      0.40%     69.92% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMult     54218170      7.01%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemRead     40226852      5.20%     82.14% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::MemWrite     18217307      2.36%     84.50% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemRead     84528394     10.93%     95.43% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::FloatMemWrite     35332999      4.57%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_10.commit.op_class_0::total    773113424                       # Class of committed instruction
system.switch_cpus_10.commit.bw_lim_events     43380013                       # number cycles where commit BW limit reached
system.switch_cpus_10.rob.rob_reads        4115801600                       # The number of ROB reads
system.switch_cpus_10.rob.rob_writes       1551760796                       # The number of ROB writes
system.switch_cpus_10.timesIdled                  173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_10.idleCycles                51631                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_10.committedInsts        499278705                       # Number of Instructions Simulated
system.switch_cpus_10.committedOps          773113424                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_10.cpi                    6.777571                       # CPI: Cycles Per Instruction
system.switch_cpus_10.cpi_total              6.777571                       # CPI: Total CPI of All Threads
system.switch_cpus_10.ipc                    0.147545                       # IPC: Instructions Per Cycle
system.switch_cpus_10.ipc_total              0.147545                       # IPC: Total IPC of All Threads
system.switch_cpus_10.int_regfile_reads     682702256                       # number of integer regfile reads
system.switch_cpus_10.int_regfile_writes    310139190                       # number of integer regfile writes
system.switch_cpus_10.fp_regfile_reads      771027410                       # number of floating regfile reads
system.switch_cpus_10.fp_regfile_writes     349686329                       # number of floating regfile writes
system.switch_cpus_10.cc_regfile_reads      295267542                       # number of cc regfile reads
system.switch_cpus_10.cc_regfile_writes     134707464                       # number of cc regfile writes
system.switch_cpus_10.misc_regfile_reads    304029861                       # number of misc regfile reads
system.switch_cpus_11.branchPred.lookups     58815253                       # Number of BP lookups
system.switch_cpus_11.branchPred.condPredicted     58815253                       # Number of conditional branches predicted
system.switch_cpus_11.branchPred.condIncorrect        82513                       # Number of conditional branches incorrect
system.switch_cpus_11.branchPred.BTBLookups     41561708                       # Number of BTB lookups
system.switch_cpus_11.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_11.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_11.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_11.branchPred.usedRAS      2000969                       # Number of times the RAS was used to get a target.
system.switch_cpus_11.branchPred.RASInCorrect          304                       # Number of incorrect RAS predictions.
system.switch_cpus_11.branchPred.indirectLookups     41561708                       # Number of indirect predictor lookups.
system.switch_cpus_11.branchPred.indirectHits     19925009                       # Number of indirect target hits.
system.switch_cpus_11.branchPred.indirectMisses     21636699                       # Number of indirect misses.
system.switch_cpus_11.branchPredindirectMispredicted         2238                       # Number of mispredicted indirect branches.
system.switch_cpus_11.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.dtb.rdAccesses        125496825                       # TLB accesses on read requests
system.switch_cpus_11.dtb.wrAccesses         53611013                       # TLB accesses on write requests
system.switch_cpus_11.dtb.rdMisses             113713                       # TLB misses on read requests
system.switch_cpus_11.dtb.wrMisses              84268                       # TLB misses on write requests
system.switch_cpus_11.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_11.itb.wrAccesses         47720090                       # TLB accesses on write requests
system.switch_cpus_11.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_11.itb.wrMisses                365                       # TLB misses on write requests
system.switch_cpus_11.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_11.numCycles            3383897075                       # number of cpu cycles simulated
system.switch_cpus_11.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_11.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_11.fetch.icacheStallCycles    143223370                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_11.fetch.Insts           502942661                       # Number of instructions fetch has processed
system.switch_cpus_11.fetch.Branches         58815253                       # Number of branches that fetch encountered
system.switch_cpus_11.fetch.predictedBranches     21925978                       # Number of branches that fetch has predicted taken
system.switch_cpus_11.fetch.Cycles         3240533082                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_11.fetch.SquashCycles       169600                       # Number of cycles fetch has spent squashing
system.switch_cpus_11.fetch.MiscStallCycles          304                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_11.fetch.PendingTrapStallCycles         1796                       # Number of stall cycles due to pending traps
system.switch_cpus_11.fetch.IcacheWaitRetryStallCycles          133                       # Number of stall cycles due to full MSHR
system.switch_cpus_11.fetch.CacheLines       47719764                       # Number of cache lines fetched
system.switch_cpus_11.fetch.IcacheSquashes         4676                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_11.fetch.rateDist::samples   3383843485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::mean     0.230137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::stdev     1.250548                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::0    3256020926     96.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::1       8687358      0.26%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::2       6636596      0.20%     96.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::3       9522541      0.28%     96.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::4       8042733      0.24%     97.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::5      13332015      0.39%     97.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::6       8530511      0.25%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::7       6362586      0.19%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::8      66708219      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.rateDist::total   3383843485                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_11.fetch.branchRate       0.017381                       # Number of branch fetches per cycle
system.switch_cpus_11.fetch.rate             0.148628                       # Number of inst fetches per cycle
system.switch_cpus_11.decode.IdleCycles      46142838                       # Number of cycles decode is idle
system.switch_cpus_11.decode.BlockedCycles   3232363262                       # Number of cycles decode is blocked
system.switch_cpus_11.decode.RunCycles       62422564                       # Number of cycles decode is running
system.switch_cpus_11.decode.UnblockCycles     42830012                       # Number of cycles decode is unblocking
system.switch_cpus_11.decode.SquashCycles        84800                       # Number of cycles decode is squashing
system.switch_cpus_11.decode.DecodedInsts    776561985                       # Number of instructions handled by decode
system.switch_cpus_11.rename.SquashCycles        84800                       # Number of cycles rename is squashing
system.switch_cpus_11.rename.IdleCycles      64503289                       # Number of cycles rename is idle
system.switch_cpus_11.rename.BlockCycles   1784942977                       # Number of cycles rename is blocking
system.switch_cpus_11.rename.serializeStallCycles        33343                       # count of cycles rename stalled for serializing inst
system.switch_cpus_11.rename.RunCycles       84777260                       # Number of cycles rename is running
system.switch_cpus_11.rename.UnblockCycles   1449501808                       # Number of cycles rename is unblocking
system.switch_cpus_11.rename.RenamedInsts    775984902                       # Number of instructions processed by rename
system.switch_cpus_11.rename.ROBFullEvents       481551                       # Number of times rename has blocked due to ROB full
system.switch_cpus_11.rename.IQFullEvents     39187062                       # Number of times rename has blocked due to IQ full
system.switch_cpus_11.rename.LQFullEvents     27897010                       # Number of times rename has blocked due to LQ full
system.switch_cpus_11.rename.SQFullEvents   1370521015                       # Number of times rename has blocked due to SQ full
system.switch_cpus_11.rename.RenamedOperands    795929842                       # Number of destination operands rename has renamed
system.switch_cpus_11.rename.RenameLookups   2055833633                       # Number of register rename lookups that rename has made
system.switch_cpus_11.rename.int_rename_lookups    682767397                       # Number of integer rename lookups
system.switch_cpus_11.rename.fp_rename_lookups    773377528                       # Number of floating rename lookups
system.switch_cpus_11.rename.CommittedMaps    793059553                       # Number of HB maps that are committed
system.switch_cpus_11.rename.UndoneMaps       2870286                       # Number of HB maps that are undone due to squashing
system.switch_cpus_11.rename.serializingInsts          272                       # count of serializing insts renamed
system.switch_cpus_11.rename.tempSerializingInsts          274                       # count of temporary serializing insts renamed
system.switch_cpus_11.rename.skidInsts      256114959                       # count of insts added to the skid buffer
system.switch_cpus_11.memDep0.insertedLoads    125150774                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.insertedStores     53685407                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_11.memDep0.conflictingLoads     18211792                       # Number of conflicting loads.
system.switch_cpus_11.memDep0.conflictingStores      4871605                       # Number of conflicting stores.
system.switch_cpus_11.iq.iqInstsAdded       775786331                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_11.iq.iqNonSpecInstsAdded          572                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_11.iq.iqInstsIssued      775436506                       # Number of instructions issued
system.switch_cpus_11.iq.iqSquashedInstsIssued         1638                       # Number of squashed instructions issued
system.switch_cpus_11.iq.iqSquashedInstsExamined      2543134                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_11.iq.iqSquashedOperandsExamined      2914179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_11.iq.iqSquashedNonSpecRemoved          315                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_11.iq.issued_per_cycle::samples   3383843485                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::mean     0.229159                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::stdev     0.947073                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::0   3118771385     92.17%     92.17% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::1     82901741      2.45%     94.62% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::2     57221331      1.69%     96.31% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::3     33246668      0.98%     97.29% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::4     28378313      0.84%     98.13% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::5     29648180      0.88%     99.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::6     21720016      0.64%     99.65% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::7      9368957      0.28%     99.92% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::8      2586894      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_11.iq.issued_per_cycle::total   3383843485                       # Number of insts issued each cycle
system.switch_cpus_11.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntAlu      9957490     52.41%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntMult            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IntDiv            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatAdd            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCmp            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatCvt            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMult            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMultAcc            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatDiv            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMisc            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatSqrt            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAdd            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAddAcc            0      0.00%     52.41% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAlu        61460      0.32%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCmp            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdCvt            2      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMisc            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMult            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdMultAcc            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShift            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShiftAcc            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSqrt            0      0.00%     52.73% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAdd      1173856      6.18%     58.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatAlu            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCmp            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatCvt            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatDiv            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMisc            0      0.00%     58.91% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMult      3616840     19.04%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatMultAcc            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdFloatSqrt            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAes            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdAesMix            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha1Hash2            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdSha256Hash2            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma2            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::SimdShaSigma3            0      0.00%     77.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemRead         3867      0.02%     77.96% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::MemWrite          259      0.00%     77.97% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemRead      4176010     21.98%     99.94% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::FloatMemWrite        10530      0.06%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_11.iq.FU_type_0::No_OpClass        21369      0.00%      0.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntAlu    387994542     50.04%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntMult           70      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IntDiv           68      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatAdd           10      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCmp            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatCvt            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMult            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMultAcc            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatDiv            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMisc            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatSqrt            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAdd            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAddAcc            0      0.00%     50.04% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAlu      2518800      0.32%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCmp            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdCvt           58      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMisc          114      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMult            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdMultAcc            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShift            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSqrt            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAdd    143437029     18.50%     68.86% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.86% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCmp      4974927      0.64%     69.50% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatCvt            3      0.00%     69.50% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatDiv      3083072      0.40%     69.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMult     54250727      7.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdFloatSqrt            3      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAes            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdAesMix            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemRead     40450631      5.22%     82.11% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::MemWrite     18261507      2.35%     84.47% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemRead     85071086     10.97%     95.44% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::FloatMemWrite     35372490      4.56%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_11.iq.FU_type_0::total    775436506                       # Type of FU issued
system.switch_cpus_11.iq.rate                0.229155                       # Inst issue rate
system.switch_cpus_11.iq.fu_busy_cnt         19000314                       # FU busy when requested
system.switch_cpus_11.iq.fu_busy_rate        0.024503                       # FU busy rate (busy events/executed inst)
system.switch_cpus_11.iq.int_inst_queue_reads   4173642712                       # Number of integer instruction queue reads
system.switch_cpus_11.iq.int_inst_queue_writes    390978710                       # Number of integer instruction queue writes
system.switch_cpus_11.iq.int_inst_queue_wakeup_accesses    389484957                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_11.iq.fp_inst_queue_reads    780075737                       # Number of floating instruction queue reads
system.switch_cpus_11.iq.fp_inst_queue_writes    387353779                       # Number of floating instruction queue writes
system.switch_cpus_11.iq.fp_inst_queue_wakeup_accesses    385156779                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_11.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_11.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_11.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_11.iq.int_alu_accesses    399858253                       # Number of integer alu accesses
system.switch_cpus_11.iq.fp_alu_accesses    394557198                       # Number of floating point alu accesses
system.switch_cpus_11.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_11.iew.lsq.thread0.forwLoads     35960143                       # Number of loads that had data forwarded from stores
system.switch_cpus_11.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.squashedLoads       374299                       # Number of loads squashed
system.switch_cpus_11.iew.lsq.thread0.ignoredResponses          104                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_11.iew.lsq.thread0.memOrderViolation         2458                       # Number of memory ordering violations
system.switch_cpus_11.iew.lsq.thread0.squashedStores       124283                       # Number of stores squashed
system.switch_cpus_11.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_11.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_11.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_11.iew.lsq.thread0.cacheBlocked       613198                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_11.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_11.iew.iewSquashCycles        84800                       # Number of cycles IEW is squashing
system.switch_cpus_11.iew.iewBlockCycles    809048049                       # Number of cycles IEW is blocking
system.switch_cpus_11.iew.iewUnblockCycles    909961580                       # Number of cycles IEW is unblocking
system.switch_cpus_11.iew.iewDispatchedInsts    775786903                       # Number of instructions dispatched to IQ
system.switch_cpus_11.iew.iewDispSquashedInsts         3270                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_11.iew.iewDispLoadInsts    125150774                       # Number of dispatched load instructions
system.switch_cpus_11.iew.iewDispStoreInsts     53685407                       # Number of dispatched store instructions
system.switch_cpus_11.iew.iewDispNonSpecInsts          371                       # Number of dispatched non-speculative instructions
system.switch_cpus_11.iew.iewIQFullEvents      3374680                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_11.iew.iewLSQFullEvents    904238867                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_11.iew.memOrderViolationEvents         2458                       # Number of memory order violations
system.switch_cpus_11.iew.predictedTakenIncorrect        26093                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_11.iew.predictedNotTakenIncorrect        57519                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_11.iew.branchMispredicts        83612                       # Number of branch mispredicts detected at execute
system.switch_cpus_11.iew.iewExecutedInsts    775197328                       # Number of executed instructions
system.switch_cpus_11.iew.iewExecLoadInsts    125496794                       # Number of load instructions executed
system.switch_cpus_11.iew.iewExecSquashedInsts       239178                       # Number of squashed instructions skipped in execute
system.switch_cpus_11.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_11.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_11.iew.exec_refs         179107805                       # number of memory reference insts executed
system.switch_cpus_11.iew.exec_branches      58550045                       # Number of branches executed
system.switch_cpus_11.iew.exec_stores        53611011                       # Number of stores executed
system.switch_cpus_11.iew.exec_rate          0.229084                       # Inst execution rate
system.switch_cpus_11.iew.wb_sent           774644155                       # cumulative count of insts sent to commit
system.switch_cpus_11.iew.wb_count          774641736                       # cumulative count of insts written-back
system.switch_cpus_11.iew.wb_producers      576049894                       # num instructions producing a value
system.switch_cpus_11.iew.wb_consumers      980936999                       # num instructions consuming a value
system.switch_cpus_11.iew.wb_rate            0.228920                       # insts written-back per cycle
system.switch_cpus_11.iew.wb_fanout          0.587245                       # average fanout of values written-back
system.switch_cpus_11.commit.commitSquashedInsts      2564089                       # The number of squashed insts skipped by commit
system.switch_cpus_11.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_11.commit.branchMispredicts        82765                       # The number of times a branch was mispredicted
system.switch_cpus_11.commit.committed_per_cycle::samples   3383483563                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::mean     0.228535                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::stdev     1.090612                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::0   3148618685     93.06%     93.06% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::1     97252843      2.87%     95.93% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::2     24416891      0.72%     96.65% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::3     36119990      1.07%     97.72% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::4      9984385      0.30%     98.02% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::5     13801387      0.41%     98.43% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::6      6386845      0.19%     98.61% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::7      3688667      0.11%     98.72% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::8     43213870      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committed_per_cycle::total   3383483563                       # Number of insts commited each cycle
system.switch_cpus_11.commit.committedInsts    499386054                       # Number of instructions committed
system.switch_cpus_11.commit.committedOps    773243769                       # Number of ops (including micro ops) committed
system.switch_cpus_11.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_11.commit.refs           178337599                       # Number of memory references committed
system.switch_cpus_11.commit.loads          124776475                       # Number of loads committed
system.switch_cpus_11.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_11.commit.branches        58427162                       # Number of branches committed
system.switch_cpus_11.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_11.commit.fp_insts       384666551                       # Number of committed floating point instructions.
system.switch_cpus_11.commit.int_insts      505914785                       # Number of committed integer instructions.
system.switch_cpus_11.commit.function_calls      1999803                       # Number of function calls committed.
system.switch_cpus_11.commit.op_class_0::No_OpClass        20156      0.00%      0.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntAlu    386849935     50.03%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntMult           63      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IntDiv           42      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatAdd            9      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCmp            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatCvt            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMult            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMultAcc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatDiv            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMisc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatSqrt            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAdd            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAddAcc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAlu      2518768      0.33%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCmp            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdCvt           58      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMisc          107      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMult            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdMultAcc            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShift            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShiftAcc            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSqrt            0      0.00%     50.36% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAdd    143223599     18.52%     68.88% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatAlu            0      0.00%     68.88% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.52% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatCvt            2      0.00%     69.52% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatDiv      3076474      0.40%     69.92% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMult     54242033      7.01%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemRead     40227164      5.20%     82.14% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::MemWrite     18217307      2.36%     84.49% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemRead     84549311     10.93%     95.43% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::FloatMemWrite     35343817      4.57%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_11.commit.op_class_0::total    773243769                       # Class of committed instruction
system.switch_cpus_11.commit.bw_lim_events     43213870                       # number cycles where commit BW limit reached
system.switch_cpus_11.rob.rob_reads        4116077551                       # The number of ROB reads
system.switch_cpus_11.rob.rob_writes       1551975820                       # The number of ROB writes
system.switch_cpus_11.timesIdled                  185                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_11.idleCycles                53590                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_11.committedInsts        499386054                       # Number of Instructions Simulated
system.switch_cpus_11.committedOps          773243769                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_11.cpi                    6.776114                       # CPI: Cycles Per Instruction
system.switch_cpus_11.cpi_total              6.776114                       # CPI: Total CPI of All Threads
system.switch_cpus_11.ipc                    0.147577                       # IPC: Instructions Per Cycle
system.switch_cpus_11.ipc_total              0.147577                       # IPC: Total IPC of All Threads
system.switch_cpus_11.int_regfile_reads     682755643                       # number of integer regfile reads
system.switch_cpus_11.int_regfile_writes    310140199                       # number of integer regfile writes
system.switch_cpus_11.fp_regfile_reads      771262097                       # number of floating regfile reads
system.switch_cpus_11.fp_regfile_writes     349786265                       # number of floating regfile writes
system.switch_cpus_11.cc_regfile_reads      295271483                       # number of cc regfile reads
system.switch_cpus_11.cc_regfile_writes     134705761                       # number of cc regfile writes
system.switch_cpus_11.misc_regfile_reads    304060008                       # number of misc regfile reads
system.switch_cpus_12.branchPred.lookups     58823784                       # Number of BP lookups
system.switch_cpus_12.branchPred.condPredicted     58823784                       # Number of conditional branches predicted
system.switch_cpus_12.branchPred.condIncorrect        84048                       # Number of conditional branches incorrect
system.switch_cpus_12.branchPred.BTBLookups     43364746                       # Number of BTB lookups
system.switch_cpus_12.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_12.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_12.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_12.branchPred.usedRAS      2001333                       # Number of times the RAS was used to get a target.
system.switch_cpus_12.branchPred.RASInCorrect          275                       # Number of incorrect RAS predictions.
system.switch_cpus_12.branchPred.indirectLookups     43364746                       # Number of indirect predictor lookups.
system.switch_cpus_12.branchPred.indirectHits     19925705                       # Number of indirect target hits.
system.switch_cpus_12.branchPred.indirectMisses     23439041                       # Number of indirect misses.
system.switch_cpus_12.branchPredindirectMispredicted         2873                       # Number of mispredicted indirect branches.
system.switch_cpus_12.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.dtb.rdAccesses        125527032                       # TLB accesses on read requests
system.switch_cpus_12.dtb.wrAccesses         53623542                       # TLB accesses on write requests
system.switch_cpus_12.dtb.rdMisses             113770                       # TLB misses on read requests
system.switch_cpus_12.dtb.wrMisses              84305                       # TLB misses on write requests
system.switch_cpus_12.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_12.itb.wrAccesses         47733631                       # TLB accesses on write requests
system.switch_cpus_12.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_12.itb.wrMisses                335                       # TLB misses on write requests
system.switch_cpus_12.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_12.numCycles            3383897075                       # number of cpu cycles simulated
system.switch_cpus_12.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_12.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_12.fetch.icacheStallCycles    143263414                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_12.fetch.Insts           503093965                       # Number of instructions fetch has processed
system.switch_cpus_12.fetch.Branches         58823784                       # Number of branches that fetch encountered
system.switch_cpus_12.fetch.predictedBranches     21927038                       # Number of branches that fetch has predicted taken
system.switch_cpus_12.fetch.Cycles         3240492540                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_12.fetch.SquashCycles       172622                       # Number of cycles fetch has spent squashing
system.switch_cpus_12.fetch.MiscStallCycles          270                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_12.fetch.PendingTrapStallCycles         1633                       # Number of stall cycles due to pending traps
system.switch_cpus_12.fetch.IcacheWaitRetryStallCycles          115                       # Number of stall cycles due to full MSHR
system.switch_cpus_12.fetch.CacheLines       47733335                       # Number of cache lines fetched
system.switch_cpus_12.fetch.IcacheSquashes         5526                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_12.fetch.rateDist::samples   3383844283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::mean     0.230198                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::stdev     1.250711                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::0    3255987850     96.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::1       8689192      0.26%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::2       6639655      0.20%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::3       9528982      0.28%     96.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::4       8031732      0.24%     97.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::5      13342105      0.39%     97.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::6       8545338      0.25%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::7       6346427      0.19%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::8      66733002      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.rateDist::total   3383844283                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_12.fetch.branchRate       0.017383                       # Number of branch fetches per cycle
system.switch_cpus_12.fetch.rate             0.148673                       # Number of inst fetches per cycle
system.switch_cpus_12.decode.IdleCycles      46068945                       # Number of cycles decode is idle
system.switch_cpus_12.decode.BlockedCycles   3232422502                       # Number of cycles decode is blocked
system.switch_cpus_12.decode.RunCycles       62416690                       # Number of cycles decode is running
system.switch_cpus_12.decode.UnblockCycles     42849826                       # Number of cycles decode is unblocking
system.switch_cpus_12.decode.SquashCycles        86311                       # Number of cycles decode is squashing
system.switch_cpus_12.decode.DecodedInsts    776753297                       # Number of instructions handled by decode
system.switch_cpus_12.rename.SquashCycles        86311                       # Number of cycles rename is squashing
system.switch_cpus_12.rename.IdleCycles      64459403                       # Number of cycles rename is idle
system.switch_cpus_12.rename.BlockCycles   1786504506                       # Number of cycles rename is blocking
system.switch_cpus_12.rename.serializeStallCycles        31492                       # count of cycles rename stalled for serializing inst
system.switch_cpus_12.rename.RunCycles       84769745                       # Number of cycles rename is running
system.switch_cpus_12.rename.UnblockCycles   1447992818                       # Number of cycles rename is unblocking
system.switch_cpus_12.rename.RenamedInsts    776167280                       # Number of instructions processed by rename
system.switch_cpus_12.rename.ROBFullEvents       474936                       # Number of times rename has blocked due to ROB full
system.switch_cpus_12.rename.IQFullEvents     39349036                       # Number of times rename has blocked due to IQ full
system.switch_cpus_12.rename.LQFullEvents     27088756                       # Number of times rename has blocked due to LQ full
system.switch_cpus_12.rename.SQFullEvents   1369668738                       # Number of times rename has blocked due to SQ full
system.switch_cpus_12.rename.RenamedOperands    796112365                       # Number of destination operands rename has renamed
system.switch_cpus_12.rename.RenameLookups   2056317848                       # Number of register rename lookups that rename has made
system.switch_cpus_12.rename.int_rename_lookups    682890659                       # Number of integer rename lookups
system.switch_cpus_12.rename.fp_rename_lookups    773655903                       # Number of floating rename lookups
system.switch_cpus_12.rename.CommittedMaps    793189173                       # Number of HB maps that are committed
system.switch_cpus_12.rename.UndoneMaps       2923192                       # Number of HB maps that are undone due to squashing
system.switch_cpus_12.rename.serializingInsts          269                       # count of serializing insts renamed
system.switch_cpus_12.rename.tempSerializingInsts          271                       # count of temporary serializing insts renamed
system.switch_cpus_12.rename.skidInsts      256419901                       # count of insts added to the skid buffer
system.switch_cpus_12.memDep0.insertedLoads    125175627                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.insertedStores     53698704                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_12.memDep0.conflictingLoads     18365361                       # Number of conflicting loads.
system.switch_cpus_12.memDep0.conflictingStores      4925666                       # Number of conflicting stores.
system.switch_cpus_12.iq.iqInstsAdded       775952220                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_12.iq.iqNonSpecInstsAdded         1013                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_12.iq.iqInstsIssued      775604177                       # Number of instructions issued
system.switch_cpus_12.iq.iqSquashedInstsIssued         2973                       # Number of squashed instructions issued
system.switch_cpus_12.iq.iqSquashedInstsExamined      2571001                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_12.iq.iqSquashedOperandsExamined      2930613                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_12.iq.iqSquashedNonSpecRemoved          756                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_12.iq.issued_per_cycle::samples   3383844283                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::mean     0.229208                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::stdev     0.947238                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::0   3118718727     92.16%     92.16% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::1     82910986      2.45%     94.62% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::2     57288759      1.69%     96.31% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::3     33207419      0.98%     97.29% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::4     28398365      0.84%     98.13% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::5     29612456      0.88%     99.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::6     21700705      0.64%     99.65% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::7      9421482      0.28%     99.92% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::8      2585384      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_12.iq.issued_per_cycle::total   3383844283                       # Number of insts issued each cycle
system.switch_cpus_12.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntAlu      9957710     52.20%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntMult            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IntDiv            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatAdd            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCmp            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatCvt            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMult            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMultAcc            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatDiv            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMisc            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatSqrt            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAdd            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAddAcc            0      0.00%     52.20% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAlu        62665      0.33%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCmp            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdCvt            2      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMisc            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMult            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdMultAcc            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShift            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShiftAcc            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSqrt            0      0.00%     52.52% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAdd      1193819      6.26%     58.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatAlu            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCmp            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatCvt            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatDiv            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMisc            0      0.00%     58.78% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMult      3674443     19.26%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdFloatSqrt            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAes            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdAesMix            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha1Hash2            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdSha256Hash2            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma2            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::SimdShaSigma3            0      0.00%     78.04% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemRead         3871      0.02%     78.06% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::MemWrite          262      0.00%     78.06% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemRead      4174796     21.88%     99.95% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::FloatMemWrite        10133      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_12.iq.FU_type_0::No_OpClass        21671      0.00%      0.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntAlu    388044474     50.03%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntMult           74      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IntDiv           65      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatAdd           11      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCmp            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatCvt            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMult            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMultAcc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatDiv            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMisc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatSqrt            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAdd            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAddAcc            0      0.00%     50.03% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAlu      2520080      0.32%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCmp            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdCvt           58      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMisc          119      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMult            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdMultAcc            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShift            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSqrt            0      0.00%     50.36% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAdd    143483307     18.50%     68.86% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.86% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCmp      4974928      0.64%     69.50% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatCvt            2      0.00%     69.50% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatDiv      3084041      0.40%     69.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMult     54276415      7.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdFloatSqrt            2      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAes            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdAesMix            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.90% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemRead     40453848      5.22%     82.11% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::MemWrite     18262273      2.35%     84.47% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemRead     85098569     10.97%     95.44% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::FloatMemWrite     35384240      4.56%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_12.iq.FU_type_0::total    775604177                       # Type of FU issued
system.switch_cpus_12.iq.rate                0.229204                       # Inst issue rate
system.switch_cpus_12.iq.fu_busy_cnt         19077701                       # FU busy when requested
system.switch_cpus_12.iq.fu_busy_rate        0.024597                       # FU busy rate (busy events/executed inst)
system.switch_cpus_12.iq.int_inst_queue_reads   4173706962                       # Number of integer instruction queue reads
system.switch_cpus_12.iq.int_inst_queue_writes    391037692                       # Number of integer instruction queue writes
system.switch_cpus_12.iq.int_inst_queue_wakeup_accesses    389512170                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_12.iq.fp_inst_queue_reads    780426349                       # Number of floating instruction queue reads
system.switch_cpus_12.iq.fp_inst_queue_writes    387489008                       # Number of floating instruction queue writes
system.switch_cpus_12.iq.fp_inst_queue_wakeup_accesses    385289867                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_12.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_12.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_12.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_12.iq.int_alu_accesses    399889121                       # Number of integer alu accesses
system.switch_cpus_12.iq.fp_alu_accesses    394771086                       # Number of floating point alu accesses
system.switch_cpus_12.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_12.iew.lsq.thread0.forwLoads     35962397                       # Number of loads that had data forwarded from stores
system.switch_cpus_12.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.squashedLoads       376605                       # Number of loads squashed
system.switch_cpus_12.iew.lsq.thread0.ignoredResponses          102                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_12.iew.lsq.thread0.memOrderViolation         2478                       # Number of memory ordering violations
system.switch_cpus_12.iew.lsq.thread0.squashedStores       126089                       # Number of stores squashed
system.switch_cpus_12.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_12.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_12.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.switch_cpus_12.iew.lsq.thread0.cacheBlocked       620530                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_12.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_12.iew.iewSquashCycles        86311                       # Number of cycles IEW is squashing
system.switch_cpus_12.iew.iewBlockCycles    809122809                       # Number of cycles IEW is blocking
system.switch_cpus_12.iew.iewUnblockCycles    912131028                       # Number of cycles IEW is unblocking
system.switch_cpus_12.iew.iewDispatchedInsts    775953233                       # Number of instructions dispatched to IQ
system.switch_cpus_12.iew.iewDispSquashedInsts         5684                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_12.iew.iewDispLoadInsts    125175627                       # Number of dispatched load instructions
system.switch_cpus_12.iew.iewDispStoreInsts     53698704                       # Number of dispatched store instructions
system.switch_cpus_12.iew.iewDispNonSpecInsts          516                       # Number of dispatched non-speculative instructions
system.switch_cpus_12.iew.iewIQFullEvents      3395745                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_12.iew.iewLSQFullEvents    906376481                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_12.iew.memOrderViolationEvents         2478                       # Number of memory order violations
system.switch_cpus_12.iew.predictedTakenIncorrect        26378                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_12.iew.predictedNotTakenIncorrect        58894                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_12.iew.branchMispredicts        85272                       # Number of branch mispredicts detected at execute
system.switch_cpus_12.iew.iewExecutedInsts    775363423                       # Number of executed instructions
system.switch_cpus_12.iew.iewExecLoadInsts    125527001                       # Number of load instructions executed
system.switch_cpus_12.iew.iewExecSquashedInsts       240754                       # Number of squashed instructions skipped in execute
system.switch_cpus_12.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_12.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_12.iew.exec_refs         179150542                       # number of memory reference insts executed
system.switch_cpus_12.iew.exec_branches      58552949                       # Number of branches executed
system.switch_cpus_12.iew.exec_stores        53623541                       # Number of stores executed
system.switch_cpus_12.iew.exec_rate          0.229133                       # Inst execution rate
system.switch_cpus_12.iew.wb_sent           774804416                       # cumulative count of insts sent to commit
system.switch_cpus_12.iew.wb_count          774802037                       # cumulative count of insts written-back
system.switch_cpus_12.iew.wb_producers      576208033                       # num instructions producing a value
system.switch_cpus_12.iew.wb_consumers      981347139                       # num instructions consuming a value
system.switch_cpus_12.iew.wb_rate            0.228967                       # insts written-back per cycle
system.switch_cpus_12.iew.wb_fanout          0.587160                       # average fanout of values written-back
system.switch_cpus_12.commit.commitSquashedInsts      2592568                       # The number of squashed insts skipped by commit
system.switch_cpus_12.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_12.commit.branchMispredicts        84278                       # The number of times a branch was mispredicted
system.switch_cpus_12.commit.committed_per_cycle::samples   3383479986                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::mean     0.228576                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::stdev     1.090780                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::0   3148566044     93.06%     93.06% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::1     97314901      2.88%     95.93% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::2     24400495      0.72%     96.65% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::3     36112435      1.07%     97.72% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::4      9986907      0.30%     98.02% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::5     13812193      0.41%     98.43% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::6      6341924      0.19%     98.61% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::7      3691797      0.11%     98.72% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::8     43253290      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committed_per_cycle::total   3383479986                       # Number of insts commited each cycle
system.switch_cpus_12.commit.committedInsts    499500088                       # Number of instructions committed
system.switch_cpus_12.commit.committedOps    773382232                       # Number of ops (including micro ops) committed
system.switch_cpus_12.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_12.commit.refs           178371637                       # Number of memory references committed
system.switch_cpus_12.commit.loads          124799022                       # Number of loads committed
system.switch_cpus_12.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_12.commit.branches        58428474                       # Number of branches committed
system.switch_cpus_12.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_12.commit.fp_insts       384793862                       # Number of committed floating point instructions.
system.switch_cpus_12.commit.int_insts      505959644                       # Number of committed integer instructions.
system.switch_cpus_12.commit.function_calls      1999803                       # Number of function calls committed.
system.switch_cpus_12.commit.op_class_0::No_OpClass        20156      0.00%      0.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntAlu    386883506     50.02%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntMult           63      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IntDiv           42      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatAdd            9      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCmp            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatCvt            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMult            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMultAcc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatDiv            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMisc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatSqrt            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAdd            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAddAcc            0      0.00%     50.03% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAlu      2520068      0.33%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCmp            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdCvt           58      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMisc          107      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMult            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdMultAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShift            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShiftAcc            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSqrt            0      0.00%     50.35% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAdd    143266826     18.52%     68.88% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatAlu            0      0.00%     68.88% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.52% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatCvt            2      0.00%     69.52% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatDiv      3077449      0.40%     69.92% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMisc            0      0.00%     69.92% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMult     54267385      7.02%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAes            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdAesMix            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma2            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::SimdShaSigma3            0      0.00%     76.94% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemRead     40227495      5.20%     82.14% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::MemWrite     18217307      2.36%     84.49% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemRead     84571527     10.94%     95.43% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::FloatMemWrite     35355308      4.57%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_12.commit.op_class_0::total    773382232                       # Class of committed instruction
system.switch_cpus_12.commit.bw_lim_events     43253290                       # number cycles where commit BW limit reached
system.switch_cpus_12.rob.rob_reads        4116201496                       # The number of ROB reads
system.switch_cpus_12.rob.rob_writes       1552314071                       # The number of ROB writes
system.switch_cpus_12.timesIdled                  183                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_12.idleCycles                52792                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_12.committedInsts        499500088                       # Number of Instructions Simulated
system.switch_cpus_12.committedOps          773382232                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_12.cpi                    6.774568                       # CPI: Cycles Per Instruction
system.switch_cpus_12.cpi_total              6.774568                       # CPI: Total CPI of All Threads
system.switch_cpus_12.ipc                    0.147611                       # IPC: Instructions Per Cycle
system.switch_cpus_12.ipc_total              0.147611                       # IPC: Total IPC of All Threads
system.switch_cpus_12.int_regfile_reads     682861327                       # number of integer regfile reads
system.switch_cpus_12.int_regfile_writes    310163415                       # number of integer regfile writes
system.switch_cpus_12.fp_regfile_reads      771541712                       # number of floating regfile reads
system.switch_cpus_12.fp_regfile_writes     349907476                       # number of floating regfile writes
system.switch_cpus_12.cc_regfile_reads      295282618                       # number of cc regfile reads
system.switch_cpus_12.cc_regfile_writes     134716239                       # number of cc regfile writes
system.switch_cpus_12.misc_regfile_reads    304112784                       # number of misc regfile reads
system.switch_cpus_13.branchPred.lookups     58824419                       # Number of BP lookups
system.switch_cpus_13.branchPred.condPredicted     58824419                       # Number of conditional branches predicted
system.switch_cpus_13.branchPred.condIncorrect        83636                       # Number of conditional branches incorrect
system.switch_cpus_13.branchPred.BTBLookups     41708022                       # Number of BTB lookups
system.switch_cpus_13.branchPred.BTBHits            0                       # Number of BTB hits
system.switch_cpus_13.branchPred.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_13.branchPred.BTBHitPct     0.000000                       # BTB Hit Percentage
system.switch_cpus_13.branchPred.usedRAS      2001241                       # Number of times the RAS was used to get a target.
system.switch_cpus_13.branchPred.RASInCorrect          382                       # Number of incorrect RAS predictions.
system.switch_cpus_13.branchPred.indirectLookups     41708022                       # Number of indirect predictor lookups.
system.switch_cpus_13.branchPred.indirectHits     19928075                       # Number of indirect target hits.
system.switch_cpus_13.branchPred.indirectMisses     21779947                       # Number of indirect misses.
system.switch_cpus_13.branchPredindirectMispredicted         2652                       # Number of mispredicted indirect branches.
system.switch_cpus_13.dtb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.dtb.rdAccesses        125626544                       # TLB accesses on read requests
system.switch_cpus_13.dtb.wrAccesses         53675341                       # TLB accesses on write requests
system.switch_cpus_13.dtb.rdMisses             113810                       # TLB misses on read requests
system.switch_cpus_13.dtb.wrMisses              84500                       # TLB misses on write requests
system.switch_cpus_13.itb.walker.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.itb.rdAccesses                0                       # TLB accesses on read requests
system.switch_cpus_13.itb.wrAccesses         47771706                       # TLB accesses on write requests
system.switch_cpus_13.itb.rdMisses                  0                       # TLB misses on read requests
system.switch_cpus_13.itb.wrMisses                388                       # TLB misses on write requests
system.switch_cpus_13.pwrStateResidencyTicks::OFF 904665098000                       # Cumulative time (in ticks) in various power states
system.switch_cpus_13.numCycles            3383897075                       # number of cpu cycles simulated
system.switch_cpus_13.numWorkItemsStarted            0                       # number of work items this cpu started
system.switch_cpus_13.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus_13.fetch.icacheStallCycles    143376755                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_13.fetch.Insts           503568396                       # Number of instructions fetch has processed
system.switch_cpus_13.fetch.Branches         58824419                       # Number of branches that fetch encountered
system.switch_cpus_13.fetch.predictedBranches     21929316                       # Number of branches that fetch has predicted taken
system.switch_cpus_13.fetch.Cycles         3240381636                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_13.fetch.SquashCycles       171736                       # Number of cycles fetch has spent squashing
system.switch_cpus_13.fetch.MiscStallCycles          280                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus_13.fetch.PendingTrapStallCycles         2007                       # Number of stall cycles due to pending traps
system.switch_cpus_13.fetch.IcacheWaitRetryStallCycles          207                       # Number of stall cycles due to full MSHR
system.switch_cpus_13.fetch.CacheLines       47771358                       # Number of cache lines fetched
system.switch_cpus_13.fetch.IcacheSquashes         5053                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_13.fetch.rateDist::samples   3383846753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::mean     0.230364                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::stdev     1.251143                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::0    3255888692     96.22%     96.22% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::1       8698955      0.26%     96.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::2       6653145      0.20%     96.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::3       9540589      0.28%     96.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::4       8040227      0.24%     97.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::5      13346392      0.39%     97.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::6       8547890      0.25%     97.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::7       6338394      0.19%     98.03% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::8      66792469      1.97%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.rateDist::total   3383846753                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_13.fetch.branchRate       0.017384                       # Number of branch fetches per cycle
system.switch_cpus_13.fetch.rate             0.148813                       # Number of inst fetches per cycle
system.switch_cpus_13.decode.IdleCycles      46050375                       # Number of cycles decode is idle
system.switch_cpus_13.decode.BlockedCycles   3232364378                       # Number of cycles decode is blocked
system.switch_cpus_13.decode.RunCycles       62442117                       # Number of cycles decode is running
system.switch_cpus_13.decode.UnblockCycles     42904006                       # Number of cycles decode is unblocking
system.switch_cpus_13.decode.SquashCycles        85868                       # Number of cycles decode is squashing
system.switch_cpus_13.decode.DecodedInsts    777328430                       # Number of instructions handled by decode
system.switch_cpus_13.rename.SquashCycles        85868                       # Number of cycles rename is squashing
system.switch_cpus_13.rename.IdleCycles      64471770                       # Number of cycles rename is idle
system.switch_cpus_13.rename.BlockCycles   1786858020                       # Number of cycles rename is blocking
system.switch_cpus_13.rename.serializeStallCycles        29925                       # count of cycles rename stalled for serializing inst
system.switch_cpus_13.rename.RunCycles       84819965                       # Number of cycles rename is running
system.switch_cpus_13.rename.UnblockCycles   1447581197                       # Number of cycles rename is unblocking
system.switch_cpus_13.rename.RenamedInsts    776749188                       # Number of instructions processed by rename
system.switch_cpus_13.rename.ROBFullEvents       489716                       # Number of times rename has blocked due to ROB full
system.switch_cpus_13.rename.IQFullEvents     39436687                       # Number of times rename has blocked due to IQ full
system.switch_cpus_13.rename.LQFullEvents     27012468                       # Number of times rename has blocked due to LQ full
system.switch_cpus_13.rename.SQFullEvents   1369226516                       # Number of times rename has blocked due to SQ full
system.switch_cpus_13.rename.RenamedOperands    796651342                       # Number of destination operands rename has renamed
system.switch_cpus_13.rename.RenameLookups   2057962509                       # Number of register rename lookups that rename has made
system.switch_cpus_13.rename.int_rename_lookups    683209124                       # Number of integer rename lookups
system.switch_cpus_13.rename.fp_rename_lookups    774796617                       # Number of floating rename lookups
system.switch_cpus_13.rename.CommittedMaps    793755758                       # Number of HB maps that are committed
system.switch_cpus_13.rename.UndoneMaps       2895516                       # Number of HB maps that are undone due to squashing
system.switch_cpus_13.rename.serializingInsts          267                       # count of serializing insts renamed
system.switch_cpus_13.rename.tempSerializingInsts          269                       # count of temporary serializing insts renamed
system.switch_cpus_13.rename.skidInsts      256747597                       # count of insts added to the skid buffer
system.switch_cpus_13.memDep0.insertedLoads    125274918                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.insertedStores     53749912                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_13.memDep0.conflictingLoads     18275030                       # Number of conflicting loads.
system.switch_cpus_13.memDep0.conflictingStores      5011418                       # Number of conflicting stores.
system.switch_cpus_13.iq.iqInstsAdded       776542254                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_13.iq.iqNonSpecInstsAdded          731                       # Number of non-speculative instructions added to the IQ
system.switch_cpus_13.iq.iqInstsIssued      776199204                       # Number of instructions issued
system.switch_cpus_13.iq.iqSquashedInstsIssued         2391                       # Number of squashed instructions issued
system.switch_cpus_13.iq.iqSquashedInstsExamined      2553836                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_13.iq.iqSquashedOperandsExamined      2913408                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_13.iq.iqSquashedNonSpecRemoved          474                       # Number of squashed non-spec instructions that were removed
system.switch_cpus_13.iq.issued_per_cycle::samples   3383846753                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::mean     0.229384                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::stdev     0.947758                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::0   3118557959     92.16%     92.16% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::1     82973353      2.45%     94.61% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::2     57324139      1.69%     96.31% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::3     33213779      0.98%     97.29% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::4     28406425      0.84%     98.13% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::5     29609762      0.88%     99.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::6     21669697      0.64%     99.64% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::7      9489568      0.28%     99.92% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::8      2602071      0.08%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_13.iq.issued_per_cycle::total   3383846753                       # Number of insts issued each cycle
system.switch_cpus_13.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntAlu      9960484     52.05%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntMult            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IntDiv            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatAdd            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCmp            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatCvt            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMult            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMultAcc            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatDiv            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMisc            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatSqrt            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAdd            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAddAcc            0      0.00%     52.05% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAlu        59848      0.31%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCmp            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdCvt            2      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMisc            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMult            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdMultAcc            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShift            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShiftAcc            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSqrt            0      0.00%     52.36% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAdd      1196621      6.25%     58.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatAlu            0      0.00%     58.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCmp            0      0.00%     58.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatCvt            0      0.00%     58.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatDiv            0      0.00%     58.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMisc            0      0.00%     58.62% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMult      3728711     19.48%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdFloatSqrt            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAes            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdAesMix            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha1Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdSha256Hash2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma2            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::SimdShaSigma3            0      0.00%     78.10% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemRead         3822      0.02%     78.12% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::MemWrite          260      0.00%     78.12% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemRead      4176194     21.82%     99.95% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::FloatMemWrite        10512      0.05%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_13.iq.FU_type_0::No_OpClass        21617      0.00%      0.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntAlu    388186614     50.01%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntMult           70      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IntDiv           71      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatAdd           11      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCmp            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatCvt            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMult            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMultAcc            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatDiv            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMisc            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatSqrt            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAdd            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAddAcc            0      0.00%     50.01% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAlu      2525688      0.33%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCmp            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdCvt           58      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMisc          121      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMult            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdMultAcc            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShift            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShiftAcc            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSqrt            0      0.00%     50.34% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAdd    143666685     18.51%     68.85% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatAlu            0      0.00%     68.85% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCmp      4974924      0.64%     69.49% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatCvt            3      0.00%     69.49% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatDiv      3088296      0.40%     69.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMisc            0      0.00%     69.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMult     54385250      7.01%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdFloatSqrt            3      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAes            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdAesMix            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha1Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma2            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::SimdShaSigma3            0      0.00%     76.89% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemRead     40455846      5.21%     82.11% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::MemWrite     18261297      2.35%     84.46% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemRead     85195965     10.98%     95.43% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::FloatMemWrite     35436685      4.57%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_13.iq.FU_type_0::total    776199204                       # Type of FU issued
system.switch_cpus_13.iq.rate                0.229380                       # Inst issue rate
system.switch_cpus_13.iq.fu_busy_cnt         19136454                       # FU busy when requested
system.switch_cpus_13.iq.fu_busy_rate        0.024654                       # FU busy rate (busy events/executed inst)
system.switch_cpus_13.iq.int_inst_queue_reads   4173803178                       # Number of integer instruction queue reads
system.switch_cpus_13.iq.int_inst_queue_writes    391071212                       # Number of integer instruction queue writes
system.switch_cpus_13.iq.int_inst_queue_wakeup_accesses    389557418                       # Number of integer instruction queue wakeup accesses
system.switch_cpus_13.iq.fp_inst_queue_reads    781580826                       # Number of floating instruction queue reads
system.switch_cpus_13.iq.fp_inst_queue_writes    388028103                       # Number of floating instruction queue writes
system.switch_cpus_13.iq.fp_inst_queue_wakeup_accesses    385839143                       # Number of floating instruction queue wakeup accesses
system.switch_cpus_13.iq.vec_inst_queue_reads            0                       # Number of vector instruction queue reads
system.switch_cpus_13.iq.vec_inst_queue_writes            0                       # Number of vector instruction queue writes
system.switch_cpus_13.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.switch_cpus_13.iq.int_alu_accesses    399937700                       # Number of integer alu accesses
system.switch_cpus_13.iq.fp_alu_accesses    395376341                       # Number of floating point alu accesses
system.switch_cpus_13.iq.vec_alu_accesses            0                       # Number of vector alu accesses
system.switch_cpus_13.iew.lsq.thread0.forwLoads     35986923                       # Number of loads that had data forwarded from stores
system.switch_cpus_13.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.squashedLoads       374837                       # Number of loads squashed
system.switch_cpus_13.iew.lsq.thread0.ignoredResponses           91                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_13.iew.lsq.thread0.memOrderViolation         2502                       # Number of memory ordering violations
system.switch_cpus_13.iew.lsq.thread0.squashedStores       124017                       # Number of stores squashed
system.switch_cpus_13.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_13.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_13.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.switch_cpus_13.iew.lsq.thread0.cacheBlocked       621205                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_13.iew.iewIdleCycles             0                       # Number of cycles IEW is idle
system.switch_cpus_13.iew.iewSquashCycles        85868                       # Number of cycles IEW is squashing
system.switch_cpus_13.iew.iewBlockCycles    811212559                       # Number of cycles IEW is blocking
system.switch_cpus_13.iew.iewUnblockCycles    909831665                       # Number of cycles IEW is unblocking
system.switch_cpus_13.iew.iewDispatchedInsts    776542985                       # Number of instructions dispatched to IQ
system.switch_cpus_13.iew.iewDispSquashedInsts         5012                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_13.iew.iewDispLoadInsts    125274918                       # Number of dispatched load instructions
system.switch_cpus_13.iew.iewDispStoreInsts     53749912                       # Number of dispatched store instructions
system.switch_cpus_13.iew.iewDispNonSpecInsts          422                       # Number of dispatched non-speculative instructions
system.switch_cpus_13.iew.iewIQFullEvents      3411281                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_13.iew.iewLSQFullEvents    904060151                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_13.iew.memOrderViolationEvents         2502                       # Number of memory order violations
system.switch_cpus_13.iew.predictedTakenIncorrect        26679                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_13.iew.predictedNotTakenIncorrect        58050                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_13.iew.branchMispredicts        84729                       # Number of branch mispredicts detected at execute
system.switch_cpus_13.iew.iewExecutedInsts    775958428                       # Number of executed instructions
system.switch_cpus_13.iew.iewExecLoadInsts    125626518                       # Number of load instructions executed
system.switch_cpus_13.iew.iewExecSquashedInsts       240774                       # Number of squashed instructions skipped in execute
system.switch_cpus_13.iew.exec_swp                  0                       # number of swp insts executed
system.switch_cpus_13.iew.exec_nop                  0                       # number of nop insts executed
system.switch_cpus_13.iew.exec_refs         179301858                       # number of memory reference insts executed
system.switch_cpus_13.iew.exec_branches      58558537                       # Number of branches executed
system.switch_cpus_13.iew.exec_stores        53675340                       # Number of stores executed
system.switch_cpus_13.iew.exec_rate          0.229309                       # Inst execution rate
system.switch_cpus_13.iew.wb_sent           775398965                       # cumulative count of insts sent to commit
system.switch_cpus_13.iew.wb_count          775396561                       # cumulative count of insts written-back
system.switch_cpus_13.iew.wb_producers      576690336                       # num instructions producing a value
system.switch_cpus_13.iew.wb_consumers      982270974                       # num instructions consuming a value
system.switch_cpus_13.iew.wb_rate            0.229143                       # insts written-back per cycle
system.switch_cpus_13.iew.wb_fanout          0.587099                       # average fanout of values written-back
system.switch_cpus_13.commit.commitSquashedInsts      2575279                       # The number of squashed insts skipped by commit
system.switch_cpus_13.commit.commitNonSpecStalls          257                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus_13.commit.branchMispredicts        83811                       # The number of times a branch was mispredicted
system.switch_cpus_13.commit.committed_per_cycle::samples   3383484936                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::mean     0.228755                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::stdev     1.091235                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::0   3148350854     93.05%     93.05% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::1     97463399      2.88%     95.93% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::2     24424189      0.72%     96.65% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::3     36113568      1.07%     97.72% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::4      9982372      0.30%     98.02% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::5     13801730      0.41%     98.42% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::6      6350441      0.19%     98.61% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::7      3691248      0.11%     98.72% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::8     43307135      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committed_per_cycle::total   3383484936                       # Number of insts commited each cycle
system.switch_cpus_13.commit.committedInsts    500000001                       # Number of instructions committed
system.switch_cpus_13.commit.committedOps    773989081                       # Number of ops (including micro ops) committed
system.switch_cpus_13.commit.swp_count              0                       # Number of s/w prefetches committed
system.switch_cpus_13.commit.refs           178525967                       # Number of memory references committed
system.switch_cpus_13.commit.loads          124900079                       # Number of loads committed
system.switch_cpus_13.commit.membars                0                       # Number of memory barriers committed
system.switch_cpus_13.commit.branches        58434526                       # Number of branches committed
system.switch_cpus_13.commit.vec_insts              0                       # Number of committed Vector instructions.
system.switch_cpus_13.commit.fp_insts       385349274                       # Number of committed floating point instructions.
system.switch_cpus_13.commit.int_insts      506163784                       # Number of committed integer instructions.
system.switch_cpus_13.commit.function_calls      1999803                       # Number of function calls committed.
system.switch_cpus_13.commit.op_class_0::No_OpClass        20156      0.00%      0.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntAlu    387031191     50.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntMult           63      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IntDiv           42      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatAdd            9      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCmp            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatCvt            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMult            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMultAcc            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatDiv            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMisc            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatSqrt            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAdd            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAddAcc            0      0.00%     50.01% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAlu      2525660      0.33%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCmp            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdCvt           58      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMisc          107      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMult            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdMultAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShift            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShiftAcc            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSqrt            0      0.00%     50.33% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAdd    143452817     18.53%     68.87% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatAlu            0      0.00%     68.87% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCmp      4974922      0.64%     69.51% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatCvt            2      0.00%     69.51% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatDiv      3081646      0.40%     69.91% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMisc            0      0.00%     69.91% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMult     54376439      7.03%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdFloatSqrt            2      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAes            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdAesMix            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma2            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::SimdShaSigma3            0      0.00%     76.93% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemRead     40229122      5.20%     82.13% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::MemWrite     18217307      2.35%     84.49% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemRead     84670957     10.94%     95.43% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::FloatMemWrite     35408581      4.57%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.switch_cpus_13.commit.op_class_0::total    773989081                       # Class of committed instruction
system.switch_cpus_13.commit.bw_lim_events     43307135                       # number cycles where commit BW limit reached
system.switch_cpus_13.rob.rob_reads        4116742161                       # The number of ROB reads
system.switch_cpus_13.rob.rob_writes       1553490750                       # The number of ROB writes
system.switch_cpus_13.timesIdled                  173                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus_13.idleCycles                50322                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_13.committedInsts        500000001                       # Number of Instructions Simulated
system.switch_cpus_13.committedOps          773989081                       # Number of Ops (including micro ops) Simulated
system.switch_cpus_13.cpi                    6.767794                       # CPI: Cycles Per Instruction
system.switch_cpus_13.cpi_total              6.767794                       # CPI: Total CPI of All Threads
system.switch_cpus_13.ipc                    0.147759                       # IPC: Instructions Per Cycle
system.switch_cpus_13.ipc_total              0.147759                       # IPC: Total IPC of All Threads
system.switch_cpus_13.int_regfile_reads     683193204                       # number of integer regfile reads
system.switch_cpus_13.int_regfile_writes    310203841                       # number of integer regfile writes
system.switch_cpus_13.fp_regfile_reads      772689384                       # number of floating regfile reads
system.switch_cpus_13.fp_regfile_writes     350404318                       # number of floating regfile writes
system.switch_cpus_13.cc_regfile_reads      295307918                       # number of cc regfile reads
system.switch_cpus_13.cc_regfile_writes     134734038                       # number of cc regfile writes
system.switch_cpus_13.misc_regfile_reads    304286613                       # number of misc regfile reads
system.tol3bus.snoop_filter.tot_requests     85350986                       # Total number of requests made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_requests     42675429                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.snoop_filter.tot_snoops           2471                       # Total number of snoops made to the snoop filter.
system.tol3bus.snoop_filter.hit_single_snoops         2471                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol3bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 904665098000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp          21095652                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty     44981058                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict        40369365                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeReq              12                       # Transaction distribution
system.tol3bus.trans_dist::UpgradeResp             12                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq         21579924                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp        21579921                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq     21095655                       # Transaction distribution
system.tol3bus.pkt_count_system.cpu0.l2cache.mem_side::system.l3.cpu_side     31982726                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu1.l2cache.mem_side::system.l3.cpu_side     31991759                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu2.l2cache.mem_side::system.l3.cpu_side     32001932                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count_system.cpu3.l2cache.mem_side::system.l3.cpu_side     32050154                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_count::total             128026571                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu0.l2cache.mem_side::system.l3.cpu_side   1041525888                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu1.l2cache.mem_side::system.l3.cpu_side   1041868096                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu2.l2cache.mem_side::system.l3.cpu_side   1042244160                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size_system.cpu3.l2cache.mem_side::system.l3.cpu_side   1044054080                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.pkt_size::total             4169692224                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                        42675028                       # Total snoops (count)
system.tol3bus.snoopTraffic                1440332160                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples         85350619                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.000029                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.005381                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0               85348148    100.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::1                   2471      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total           85350619                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy        32575680500                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              3.9                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        7995690500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer1.occupancy        7997949000                       # Layer occupancy (ticks)
system.tol3bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer2.occupancy        8000493997                       # Layer occupancy (ticks)
system.tol3bus.respLayer2.utilization             0.9                       # Layer utilization (%)
system.tol3bus.respLayer3.occupancy        8012550498                       # Layer occupancy (ticks)
system.tol3bus.respLayer3.utilization             0.9                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
