LRUrow

---------- Begin Simulation Statistics ----------
sim_seconds                                  0.017945                       # Number of seconds simulated
sim_ticks                                 17944541000                       # Number of ticks simulated
host_seconds                                    23.24                       # Real time elapsed on the host
sim_insts                                    15227129                       # Number of instructions simulated
sim_ops                                      30215384                       # Number of ops (including micro ops) simulated


 ----- L1 Data Cache

system.cpu.dcache.tags.replacements                73                       # number of replacements
system.cpu.dcache.overall_hits::cpu.data      6386943                       # number of overall hits
system.cpu.dcache.overall_misses::cpu.data          889                       # number of overall misses
system.cpu.dcache.overall_accesses::cpu.data      6387832                       # number of overall (read+write) accesses
system.cpu.dcache.overall_miss_rate::total     0.000139                       # miss rate for overall accesses

 ----- L1 Instruction Cache

system.cpu.icache.tags.replacements                65                       # number of replacements
system.cpu.icache.overall_hits::cpu.inst     20900426                       # number of overall hits
system.cpu.icache.overall_misses::cpu.inst          402                       # number of overall misses
system.cpu.icache.overall_accesses::cpu.inst     20900828                       # number of overall (read+write) accesses
system.cpu.icache.overall_miss_rate::total     0.000019                       # miss rate for overall accesses

 ----- L2 Cache

system.l2.tags.replacements                         0                       # number of replacements
system.l2.overall_hits::total                      32                       # number of overall hits
system.l2.overall_misses::total                  1259                       # number of overall misses
system.l2.overall_accesses::total                1291                       # number of overall (read+write) accesses
system.l2.overall_miss_rate::total           0.975213                       # miss rate for overall accesses
