
robotore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000f1ac  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000398  0800f340  0800f340  0001f340  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f6d8  0800f6d8  00020210  2**0
                  CONTENTS
  4 .ARM          00000008  0800f6d8  0800f6d8  0001f6d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f6e0  0800f6e0  00020210  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f6e0  0800f6e0  0001f6e0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f6e4  0800f6e4  0001f6e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000210  20000000  0800f6e8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001f2d0  20000210  0800f8f8  00020210  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001f4e0  0800f8f8  0002f4e0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY
 12 .debug_info   00021893  00000000  00000000  00020240  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 000046d0  00000000  00000000  00041ad3  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00001928  00000000  00000000  000461a8  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00001748  00000000  00000000  00047ad0  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00024674  00000000  00000000  00049218  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   000167d0  00000000  00000000  0006d88c  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000cb2cb  00000000  00000000  0008405c  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  0014f327  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007a5c  00000000  00000000  0014f3a4  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000210 	.word	0x20000210
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800f324 	.word	0x0800f324

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000214 	.word	0x20000214
 80001cc:	0800f324 	.word	0x0800f324

080001d0 <strlen>:
 80001d0:	4603      	mov	r3, r0
 80001d2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001d6:	2a00      	cmp	r2, #0
 80001d8:	d1fb      	bne.n	80001d2 <strlen+0x2>
 80001da:	1a18      	subs	r0, r3, r0
 80001dc:	3801      	subs	r0, #1
 80001de:	4770      	bx	lr

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	; 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80003be:	f1a4 0401 	sub.w	r4, r4, #1
 80003c2:	d1e9      	bne.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b972 	b.w	8000f84 <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f806 	bl	8000cb8 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__udivmoddi4>:
 8000cb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cbc:	9e08      	ldr	r6, [sp, #32]
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	4688      	mov	r8, r1
 8000cc2:	2b00      	cmp	r3, #0
 8000cc4:	d14b      	bne.n	8000d5e <__udivmoddi4+0xa6>
 8000cc6:	428a      	cmp	r2, r1
 8000cc8:	4615      	mov	r5, r2
 8000cca:	d967      	bls.n	8000d9c <__udivmoddi4+0xe4>
 8000ccc:	fab2 f282 	clz	r2, r2
 8000cd0:	b14a      	cbz	r2, 8000ce6 <__udivmoddi4+0x2e>
 8000cd2:	f1c2 0720 	rsb	r7, r2, #32
 8000cd6:	fa01 f302 	lsl.w	r3, r1, r2
 8000cda:	fa20 f707 	lsr.w	r7, r0, r7
 8000cde:	4095      	lsls	r5, r2
 8000ce0:	ea47 0803 	orr.w	r8, r7, r3
 8000ce4:	4094      	lsls	r4, r2
 8000ce6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000cea:	0c23      	lsrs	r3, r4, #16
 8000cec:	fbb8 f7fe 	udiv	r7, r8, lr
 8000cf0:	fa1f fc85 	uxth.w	ip, r5
 8000cf4:	fb0e 8817 	mls	r8, lr, r7, r8
 8000cf8:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cfc:	fb07 f10c 	mul.w	r1, r7, ip
 8000d00:	4299      	cmp	r1, r3
 8000d02:	d909      	bls.n	8000d18 <__udivmoddi4+0x60>
 8000d04:	18eb      	adds	r3, r5, r3
 8000d06:	f107 30ff 	add.w	r0, r7, #4294967295
 8000d0a:	f080 811b 	bcs.w	8000f44 <__udivmoddi4+0x28c>
 8000d0e:	4299      	cmp	r1, r3
 8000d10:	f240 8118 	bls.w	8000f44 <__udivmoddi4+0x28c>
 8000d14:	3f02      	subs	r7, #2
 8000d16:	442b      	add	r3, r5
 8000d18:	1a5b      	subs	r3, r3, r1
 8000d1a:	b2a4      	uxth	r4, r4
 8000d1c:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d20:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d24:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000d28:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d2c:	45a4      	cmp	ip, r4
 8000d2e:	d909      	bls.n	8000d44 <__udivmoddi4+0x8c>
 8000d30:	192c      	adds	r4, r5, r4
 8000d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d36:	f080 8107 	bcs.w	8000f48 <__udivmoddi4+0x290>
 8000d3a:	45a4      	cmp	ip, r4
 8000d3c:	f240 8104 	bls.w	8000f48 <__udivmoddi4+0x290>
 8000d40:	3802      	subs	r0, #2
 8000d42:	442c      	add	r4, r5
 8000d44:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000d48:	eba4 040c 	sub.w	r4, r4, ip
 8000d4c:	2700      	movs	r7, #0
 8000d4e:	b11e      	cbz	r6, 8000d58 <__udivmoddi4+0xa0>
 8000d50:	40d4      	lsrs	r4, r2
 8000d52:	2300      	movs	r3, #0
 8000d54:	e9c6 4300 	strd	r4, r3, [r6]
 8000d58:	4639      	mov	r1, r7
 8000d5a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d909      	bls.n	8000d76 <__udivmoddi4+0xbe>
 8000d62:	2e00      	cmp	r6, #0
 8000d64:	f000 80eb 	beq.w	8000f3e <__udivmoddi4+0x286>
 8000d68:	2700      	movs	r7, #0
 8000d6a:	e9c6 0100 	strd	r0, r1, [r6]
 8000d6e:	4638      	mov	r0, r7
 8000d70:	4639      	mov	r1, r7
 8000d72:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d76:	fab3 f783 	clz	r7, r3
 8000d7a:	2f00      	cmp	r7, #0
 8000d7c:	d147      	bne.n	8000e0e <__udivmoddi4+0x156>
 8000d7e:	428b      	cmp	r3, r1
 8000d80:	d302      	bcc.n	8000d88 <__udivmoddi4+0xd0>
 8000d82:	4282      	cmp	r2, r0
 8000d84:	f200 80fa 	bhi.w	8000f7c <__udivmoddi4+0x2c4>
 8000d88:	1a84      	subs	r4, r0, r2
 8000d8a:	eb61 0303 	sbc.w	r3, r1, r3
 8000d8e:	2001      	movs	r0, #1
 8000d90:	4698      	mov	r8, r3
 8000d92:	2e00      	cmp	r6, #0
 8000d94:	d0e0      	beq.n	8000d58 <__udivmoddi4+0xa0>
 8000d96:	e9c6 4800 	strd	r4, r8, [r6]
 8000d9a:	e7dd      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000d9c:	b902      	cbnz	r2, 8000da0 <__udivmoddi4+0xe8>
 8000d9e:	deff      	udf	#255	; 0xff
 8000da0:	fab2 f282 	clz	r2, r2
 8000da4:	2a00      	cmp	r2, #0
 8000da6:	f040 808f 	bne.w	8000ec8 <__udivmoddi4+0x210>
 8000daa:	1b49      	subs	r1, r1, r5
 8000dac:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000db0:	fa1f f885 	uxth.w	r8, r5
 8000db4:	2701      	movs	r7, #1
 8000db6:	fbb1 fcfe 	udiv	ip, r1, lr
 8000dba:	0c23      	lsrs	r3, r4, #16
 8000dbc:	fb0e 111c 	mls	r1, lr, ip, r1
 8000dc0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000dc4:	fb08 f10c 	mul.w	r1, r8, ip
 8000dc8:	4299      	cmp	r1, r3
 8000dca:	d907      	bls.n	8000ddc <__udivmoddi4+0x124>
 8000dcc:	18eb      	adds	r3, r5, r3
 8000dce:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000dd2:	d202      	bcs.n	8000dda <__udivmoddi4+0x122>
 8000dd4:	4299      	cmp	r1, r3
 8000dd6:	f200 80cd 	bhi.w	8000f74 <__udivmoddi4+0x2bc>
 8000dda:	4684      	mov	ip, r0
 8000ddc:	1a59      	subs	r1, r3, r1
 8000dde:	b2a3      	uxth	r3, r4
 8000de0:	fbb1 f0fe 	udiv	r0, r1, lr
 8000de4:	fb0e 1410 	mls	r4, lr, r0, r1
 8000de8:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000dec:	fb08 f800 	mul.w	r8, r8, r0
 8000df0:	45a0      	cmp	r8, r4
 8000df2:	d907      	bls.n	8000e04 <__udivmoddi4+0x14c>
 8000df4:	192c      	adds	r4, r5, r4
 8000df6:	f100 33ff 	add.w	r3, r0, #4294967295
 8000dfa:	d202      	bcs.n	8000e02 <__udivmoddi4+0x14a>
 8000dfc:	45a0      	cmp	r8, r4
 8000dfe:	f200 80b6 	bhi.w	8000f6e <__udivmoddi4+0x2b6>
 8000e02:	4618      	mov	r0, r3
 8000e04:	eba4 0408 	sub.w	r4, r4, r8
 8000e08:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e0c:	e79f      	b.n	8000d4e <__udivmoddi4+0x96>
 8000e0e:	f1c7 0c20 	rsb	ip, r7, #32
 8000e12:	40bb      	lsls	r3, r7
 8000e14:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000e18:	ea4e 0e03 	orr.w	lr, lr, r3
 8000e1c:	fa01 f407 	lsl.w	r4, r1, r7
 8000e20:	fa20 f50c 	lsr.w	r5, r0, ip
 8000e24:	fa21 f30c 	lsr.w	r3, r1, ip
 8000e28:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000e2c:	4325      	orrs	r5, r4
 8000e2e:	fbb3 f9f8 	udiv	r9, r3, r8
 8000e32:	0c2c      	lsrs	r4, r5, #16
 8000e34:	fb08 3319 	mls	r3, r8, r9, r3
 8000e38:	fa1f fa8e 	uxth.w	sl, lr
 8000e3c:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000e40:	fb09 f40a 	mul.w	r4, r9, sl
 8000e44:	429c      	cmp	r4, r3
 8000e46:	fa02 f207 	lsl.w	r2, r2, r7
 8000e4a:	fa00 f107 	lsl.w	r1, r0, r7
 8000e4e:	d90b      	bls.n	8000e68 <__udivmoddi4+0x1b0>
 8000e50:	eb1e 0303 	adds.w	r3, lr, r3
 8000e54:	f109 30ff 	add.w	r0, r9, #4294967295
 8000e58:	f080 8087 	bcs.w	8000f6a <__udivmoddi4+0x2b2>
 8000e5c:	429c      	cmp	r4, r3
 8000e5e:	f240 8084 	bls.w	8000f6a <__udivmoddi4+0x2b2>
 8000e62:	f1a9 0902 	sub.w	r9, r9, #2
 8000e66:	4473      	add	r3, lr
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	b2ad      	uxth	r5, r5
 8000e6c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000e70:	fb08 3310 	mls	r3, r8, r0, r3
 8000e74:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000e78:	fb00 fa0a 	mul.w	sl, r0, sl
 8000e7c:	45a2      	cmp	sl, r4
 8000e7e:	d908      	bls.n	8000e92 <__udivmoddi4+0x1da>
 8000e80:	eb1e 0404 	adds.w	r4, lr, r4
 8000e84:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e88:	d26b      	bcs.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8a:	45a2      	cmp	sl, r4
 8000e8c:	d969      	bls.n	8000f62 <__udivmoddi4+0x2aa>
 8000e8e:	3802      	subs	r0, #2
 8000e90:	4474      	add	r4, lr
 8000e92:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000e96:	fba0 8902 	umull	r8, r9, r0, r2
 8000e9a:	eba4 040a 	sub.w	r4, r4, sl
 8000e9e:	454c      	cmp	r4, r9
 8000ea0:	46c2      	mov	sl, r8
 8000ea2:	464b      	mov	r3, r9
 8000ea4:	d354      	bcc.n	8000f50 <__udivmoddi4+0x298>
 8000ea6:	d051      	beq.n	8000f4c <__udivmoddi4+0x294>
 8000ea8:	2e00      	cmp	r6, #0
 8000eaa:	d069      	beq.n	8000f80 <__udivmoddi4+0x2c8>
 8000eac:	ebb1 050a 	subs.w	r5, r1, sl
 8000eb0:	eb64 0403 	sbc.w	r4, r4, r3
 8000eb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000eb8:	40fd      	lsrs	r5, r7
 8000eba:	40fc      	lsrs	r4, r7
 8000ebc:	ea4c 0505 	orr.w	r5, ip, r5
 8000ec0:	e9c6 5400 	strd	r5, r4, [r6]
 8000ec4:	2700      	movs	r7, #0
 8000ec6:	e747      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000ec8:	f1c2 0320 	rsb	r3, r2, #32
 8000ecc:	fa20 f703 	lsr.w	r7, r0, r3
 8000ed0:	4095      	lsls	r5, r2
 8000ed2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ed6:	fa21 f303 	lsr.w	r3, r1, r3
 8000eda:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000ede:	4338      	orrs	r0, r7
 8000ee0:	0c01      	lsrs	r1, r0, #16
 8000ee2:	fbb3 f7fe 	udiv	r7, r3, lr
 8000ee6:	fa1f f885 	uxth.w	r8, r5
 8000eea:	fb0e 3317 	mls	r3, lr, r7, r3
 8000eee:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ef2:	fb07 f308 	mul.w	r3, r7, r8
 8000ef6:	428b      	cmp	r3, r1
 8000ef8:	fa04 f402 	lsl.w	r4, r4, r2
 8000efc:	d907      	bls.n	8000f0e <__udivmoddi4+0x256>
 8000efe:	1869      	adds	r1, r5, r1
 8000f00:	f107 3cff 	add.w	ip, r7, #4294967295
 8000f04:	d22f      	bcs.n	8000f66 <__udivmoddi4+0x2ae>
 8000f06:	428b      	cmp	r3, r1
 8000f08:	d92d      	bls.n	8000f66 <__udivmoddi4+0x2ae>
 8000f0a:	3f02      	subs	r7, #2
 8000f0c:	4429      	add	r1, r5
 8000f0e:	1acb      	subs	r3, r1, r3
 8000f10:	b281      	uxth	r1, r0
 8000f12:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f16:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f1a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f1e:	fb00 f308 	mul.w	r3, r0, r8
 8000f22:	428b      	cmp	r3, r1
 8000f24:	d907      	bls.n	8000f36 <__udivmoddi4+0x27e>
 8000f26:	1869      	adds	r1, r5, r1
 8000f28:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f2c:	d217      	bcs.n	8000f5e <__udivmoddi4+0x2a6>
 8000f2e:	428b      	cmp	r3, r1
 8000f30:	d915      	bls.n	8000f5e <__udivmoddi4+0x2a6>
 8000f32:	3802      	subs	r0, #2
 8000f34:	4429      	add	r1, r5
 8000f36:	1ac9      	subs	r1, r1, r3
 8000f38:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000f3c:	e73b      	b.n	8000db6 <__udivmoddi4+0xfe>
 8000f3e:	4637      	mov	r7, r6
 8000f40:	4630      	mov	r0, r6
 8000f42:	e709      	b.n	8000d58 <__udivmoddi4+0xa0>
 8000f44:	4607      	mov	r7, r0
 8000f46:	e6e7      	b.n	8000d18 <__udivmoddi4+0x60>
 8000f48:	4618      	mov	r0, r3
 8000f4a:	e6fb      	b.n	8000d44 <__udivmoddi4+0x8c>
 8000f4c:	4541      	cmp	r1, r8
 8000f4e:	d2ab      	bcs.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f50:	ebb8 0a02 	subs.w	sl, r8, r2
 8000f54:	eb69 020e 	sbc.w	r2, r9, lr
 8000f58:	3801      	subs	r0, #1
 8000f5a:	4613      	mov	r3, r2
 8000f5c:	e7a4      	b.n	8000ea8 <__udivmoddi4+0x1f0>
 8000f5e:	4660      	mov	r0, ip
 8000f60:	e7e9      	b.n	8000f36 <__udivmoddi4+0x27e>
 8000f62:	4618      	mov	r0, r3
 8000f64:	e795      	b.n	8000e92 <__udivmoddi4+0x1da>
 8000f66:	4667      	mov	r7, ip
 8000f68:	e7d1      	b.n	8000f0e <__udivmoddi4+0x256>
 8000f6a:	4681      	mov	r9, r0
 8000f6c:	e77c      	b.n	8000e68 <__udivmoddi4+0x1b0>
 8000f6e:	3802      	subs	r0, #2
 8000f70:	442c      	add	r4, r5
 8000f72:	e747      	b.n	8000e04 <__udivmoddi4+0x14c>
 8000f74:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f78:	442b      	add	r3, r5
 8000f7a:	e72f      	b.n	8000ddc <__udivmoddi4+0x124>
 8000f7c:	4638      	mov	r0, r7
 8000f7e:	e708      	b.n	8000d92 <__udivmoddi4+0xda>
 8000f80:	4637      	mov	r7, r6
 8000f82:	e6e9      	b.n	8000d58 <__udivmoddi4+0xa0>

08000f84 <__aeabi_idiv0>:
 8000f84:	4770      	bx	lr
 8000f86:	bf00      	nop

08000f88 <calculateAngleControlFlip>:
static float Angle_diff;

static float Angle_control_term;
static float variable_Angle = 0;

void calculateAngleControlFlip(void){
 8000f88:	b5b0      	push	{r4, r5, r7, lr}
 8000f8a:	b088      	sub	sp, #32
 8000f8c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 6000, ki = 60000, kd = 0.0;
 8000f8e:	4b46      	ldr	r3, [pc, #280]	; (80010a8 <calculateAngleControlFlip+0x120>)
 8000f90:	61fb      	str	r3, [r7, #28]
 8000f92:	4b46      	ldr	r3, [pc, #280]	; (80010ac <calculateAngleControlFlip+0x124>)
 8000f94:	61bb      	str	r3, [r7, #24]
 8000f96:	f04f 0300 	mov.w	r3, #0
 8000f9a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 8000f9c:	f04f 0300 	mov.w	r3, #0
 8000fa0:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_Angle = getTheta10mm();
 8000fa2:	f000 fc05 	bl	80017b0 <getTheta10mm>
 8000fa6:	ed87 0a03 	vstr	s0, [r7, #12]

	if(Angle_control_enable_flag == 1){
 8000faa:	4b41      	ldr	r3, [pc, #260]	; (80010b0 <calculateAngleControlFlip+0x128>)
 8000fac:	881b      	ldrh	r3, [r3, #0]
 8000fae:	2b01      	cmp	r3, #1
 8000fb0:	d171      	bne.n	8001096 <calculateAngleControlFlip+0x10e>
		if(i_clear_flag == 1){
 8000fb2:	4b40      	ldr	r3, [pc, #256]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fb4:	881b      	ldrh	r3, [r3, #0]
 8000fb6:	2b01      	cmp	r3, #1
 8000fb8:	d106      	bne.n	8000fc8 <calculateAngleControlFlip+0x40>
			i = 0;
 8000fba:	4b3f      	ldr	r3, [pc, #252]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000fbc:	f04f 0200 	mov.w	r2, #0
 8000fc0:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8000fc2:	4b3c      	ldr	r3, [pc, #240]	; (80010b4 <calculateAngleControlFlip+0x12c>)
 8000fc4:	2200      	movs	r2, #0
 8000fc6:	801a      	strh	r2, [r3, #0]
		}

		diff = setvariableAngle() - current_Angle;
 8000fc8:	f000 f87e 	bl	80010c8 <setvariableAngle>
 8000fcc:	eeb0 7a40 	vmov.f32	s14, s0
 8000fd0:	edd7 7a03 	vldr	s15, [r7, #12]
 8000fd4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8000fd8:	edc7 7a04 	vstr	s15, [r7, #16]

		Angle_diff = diff;
 8000fdc:	4a37      	ldr	r2, [pc, #220]	; (80010bc <calculateAngleControlFlip+0x134>)
 8000fde:	693b      	ldr	r3, [r7, #16]
 8000fe0:	6013      	str	r3, [r2, #0]

		p = kp * diff; //P
 8000fe2:	ed97 7a07 	vldr	s14, [r7, #28]
 8000fe6:	edd7 7a04 	vldr	s15, [r7, #16]
 8000fea:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000fee:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I
 8000ff2:	4b31      	ldr	r3, [pc, #196]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4618      	mov	r0, r3
 8000ff8:	f7ff faa6 	bl	8000548 <__aeabi_f2d>
 8000ffc:	4604      	mov	r4, r0
 8000ffe:	460d      	mov	r5, r1
 8001000:	ed97 7a06 	vldr	s14, [r7, #24]
 8001004:	edd7 7a04 	vldr	s15, [r7, #16]
 8001008:	ee67 7a27 	vmul.f32	s15, s14, s15
 800100c:	ee17 0a90 	vmov	r0, s15
 8001010:	f7ff fa9a 	bl	8000548 <__aeabi_f2d>
 8001014:	a322      	add	r3, pc, #136	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 8001016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800101a:	f7ff faed 	bl	80005f8 <__aeabi_dmul>
 800101e:	4602      	mov	r2, r0
 8001020:	460b      	mov	r3, r1
 8001022:	4620      	mov	r0, r4
 8001024:	4629      	mov	r1, r5
 8001026:	f7ff f931 	bl	800028c <__adddf3>
 800102a:	4603      	mov	r3, r0
 800102c:	460c      	mov	r4, r1
 800102e:	4618      	mov	r0, r3
 8001030:	4621      	mov	r1, r4
 8001032:	f7ff fdd9 	bl	8000be8 <__aeabi_d2f>
 8001036:	4602      	mov	r2, r0
 8001038:	4b1f      	ldr	r3, [pc, #124]	; (80010b8 <calculateAngleControlFlip+0x130>)
 800103a:	601a      	str	r2, [r3, #0]
		d = kd * (diff - pre_diff) / DELTA_T; //D
 800103c:	4b20      	ldr	r3, [pc, #128]	; (80010c0 <calculateAngleControlFlip+0x138>)
 800103e:	edd3 7a00 	vldr	s15, [r3]
 8001042:	ed97 7a04 	vldr	s14, [r7, #16]
 8001046:	ee37 7a67 	vsub.f32	s14, s14, s15
 800104a:	edd7 7a05 	vldr	s15, [r7, #20]
 800104e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001052:	ee17 0a90 	vmov	r0, s15
 8001056:	f7ff fa77 	bl	8000548 <__aeabi_f2d>
 800105a:	a311      	add	r3, pc, #68	; (adr r3, 80010a0 <calculateAngleControlFlip+0x118>)
 800105c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001060:	f7ff fbf4 	bl	800084c <__aeabi_ddiv>
 8001064:	4603      	mov	r3, r0
 8001066:	460c      	mov	r4, r1
 8001068:	4618      	mov	r0, r3
 800106a:	4621      	mov	r1, r4
 800106c:	f7ff fdbc 	bl	8000be8 <__aeabi_d2f>
 8001070:	4603      	mov	r3, r0
 8001072:	607b      	str	r3, [r7, #4]

		Angle_control_term = p + i + d;
 8001074:	4b10      	ldr	r3, [pc, #64]	; (80010b8 <calculateAngleControlFlip+0x130>)
 8001076:	ed93 7a00 	vldr	s14, [r3]
 800107a:	edd7 7a02 	vldr	s15, [r7, #8]
 800107e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001082:	edd7 7a01 	vldr	s15, [r7, #4]
 8001086:	ee77 7a27 	vadd.f32	s15, s14, s15
 800108a:	4b0e      	ldr	r3, [pc, #56]	; (80010c4 <calculateAngleControlFlip+0x13c>)
 800108c:	edc3 7a00 	vstr	s15, [r3]

		//setMotor(-Angle_control_term, Angle_control_term);

		pre_diff = diff;
 8001090:	4a0b      	ldr	r2, [pc, #44]	; (80010c0 <calculateAngleControlFlip+0x138>)
 8001092:	693b      	ldr	r3, [r7, #16]
 8001094:	6013      	str	r3, [r2, #0]
	}
}
 8001096:	bf00      	nop
 8001098:	3720      	adds	r7, #32
 800109a:	46bd      	mov	sp, r7
 800109c:	bdb0      	pop	{r4, r5, r7, pc}
 800109e:	bf00      	nop
 80010a0:	d2f1a9fc 	.word	0xd2f1a9fc
 80010a4:	3f50624d 	.word	0x3f50624d
 80010a8:	45bb8000 	.word	0x45bb8000
 80010ac:	476a6000 	.word	0x476a6000
 80010b0:	2000022c 	.word	0x2000022c
 80010b4:	2000022e 	.word	0x2000022e
 80010b8:	2000023c 	.word	0x2000023c
 80010bc:	20000230 	.word	0x20000230
 80010c0:	20000240 	.word	0x20000240
 80010c4:	20000234 	.word	0x20000234

080010c8 <setvariableAngle>:
float getAngleControlTerm(void)
{
	return Angle_control_term;
}

float setvariableAngle(void){
 80010c8:	b480      	push	{r7}
 80010ca:	af00      	add	r7, sp, #0
	return variable_Angle;
 80010cc:	4b04      	ldr	r3, [pc, #16]	; (80010e0 <setvariableAngle+0x18>)
 80010ce:	681b      	ldr	r3, [r3, #0]
 80010d0:	ee07 3a90 	vmov	s15, r3
}
 80010d4:	eeb0 0a67 	vmov.f32	s0, s15
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	20000238 	.word	0x20000238

080010e4 <initEncoder>:
static float distance_cross_line_ignore;
static float distance_side_line_ignore;
static float speed_cnt;

void initEncoder(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
	HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);	//encoder start
 80010e8:	213c      	movs	r1, #60	; 0x3c
 80010ea:	4808      	ldr	r0, [pc, #32]	; (800110c <initEncoder+0x28>)
 80010ec:	f008 fc78 	bl	80099e0 <HAL_TIM_Encoder_Start>
	HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);	//encoder start
 80010f0:	213c      	movs	r1, #60	; 0x3c
 80010f2:	4807      	ldr	r0, [pc, #28]	; (8001110 <initEncoder+0x2c>)
 80010f4:	f008 fc74 	bl	80099e0 <HAL_TIM_Encoder_Start>
	TIM3 -> CNT = CNT_OFFSET;
 80010f8:	4b06      	ldr	r3, [pc, #24]	; (8001114 <initEncoder+0x30>)
 80010fa:	f242 7210 	movw	r2, #10000	; 0x2710
 80010fe:	625a      	str	r2, [r3, #36]	; 0x24
	TIM4 -> CNT = CNT_OFFSET;
 8001100:	4b05      	ldr	r3, [pc, #20]	; (8001118 <initEncoder+0x34>)
 8001102:	f242 7210 	movw	r2, #10000	; 0x2710
 8001106:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001108:	bf00      	nop
 800110a:	bd80      	pop	{r7, pc}
 800110c:	2001f09c 	.word	0x2001f09c
 8001110:	2001f05c 	.word	0x2001f05c
 8001114:	40000400 	.word	0x40000400
 8001118:	40000800 	.word	0x40000800
 800111c:	00000000 	.word	0x00000000

08001120 <updateEncoderCnt>:

void updateEncoderCnt(void)
{
 8001120:	b598      	push	{r3, r4, r7, lr}
 8001122:	af00      	add	r7, sp, #0
	enc_l_cnt = TIM3 -> CNT - CNT_OFFSET;
 8001124:	4b56      	ldr	r3, [pc, #344]	; (8001280 <updateEncoderCnt+0x160>)
 8001126:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001128:	b29b      	uxth	r3, r3
 800112a:	f5a3 531c 	sub.w	r3, r3, #9984	; 0x2700
 800112e:	3b10      	subs	r3, #16
 8001130:	b29b      	uxth	r3, r3
 8001132:	b21a      	sxth	r2, r3
 8001134:	4b53      	ldr	r3, [pc, #332]	; (8001284 <updateEncoderCnt+0x164>)
 8001136:	801a      	strh	r2, [r3, #0]
	enc_r_cnt = CNT_OFFSET - TIM4 -> CNT;
 8001138:	4b53      	ldr	r3, [pc, #332]	; (8001288 <updateEncoderCnt+0x168>)
 800113a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800113c:	b29b      	uxth	r3, r3
 800113e:	f5c3 531c 	rsb	r3, r3, #9984	; 0x2700
 8001142:	3310      	adds	r3, #16
 8001144:	b29b      	uxth	r3, r3
 8001146:	b21a      	sxth	r2, r3
 8001148:	4b50      	ldr	r3, [pc, #320]	; (800128c <updateEncoderCnt+0x16c>)
 800114a:	801a      	strh	r2, [r3, #0]

	enc_l_total += enc_l_cnt;
 800114c:	4b50      	ldr	r3, [pc, #320]	; (8001290 <updateEncoderCnt+0x170>)
 800114e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001152:	b29a      	uxth	r2, r3
 8001154:	4b4b      	ldr	r3, [pc, #300]	; (8001284 <updateEncoderCnt+0x164>)
 8001156:	f9b3 3000 	ldrsh.w	r3, [r3]
 800115a:	b29b      	uxth	r3, r3
 800115c:	4413      	add	r3, r2
 800115e:	b29b      	uxth	r3, r3
 8001160:	b21a      	sxth	r2, r3
 8001162:	4b4b      	ldr	r3, [pc, #300]	; (8001290 <updateEncoderCnt+0x170>)
 8001164:	801a      	strh	r2, [r3, #0]
	enc_r_total += enc_r_cnt;
 8001166:	4b4b      	ldr	r3, [pc, #300]	; (8001294 <updateEncoderCnt+0x174>)
 8001168:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116c:	b29a      	uxth	r2, r3
 800116e:	4b47      	ldr	r3, [pc, #284]	; (800128c <updateEncoderCnt+0x16c>)
 8001170:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001174:	b29b      	uxth	r3, r3
 8001176:	4413      	add	r3, r2
 8001178:	b29b      	uxth	r3, r3
 800117a:	b21a      	sxth	r2, r3
 800117c:	4b45      	ldr	r3, [pc, #276]	; (8001294 <updateEncoderCnt+0x174>)
 800117e:	801a      	strh	r2, [r3, #0]
	//enc_total = (enc_l_total + enc_r_total) / 2;

	distance_1ms = DISTANCE_PER_CNT * (enc_l_cnt + enc_r_cnt) / 2;
 8001180:	4b40      	ldr	r3, [pc, #256]	; (8001284 <updateEncoderCnt+0x164>)
 8001182:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001186:	461a      	mov	r2, r3
 8001188:	4b40      	ldr	r3, [pc, #256]	; (800128c <updateEncoderCnt+0x16c>)
 800118a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800118e:	4413      	add	r3, r2
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9c7 	bl	8000524 <__aeabi_i2d>
 8001196:	a338      	add	r3, pc, #224	; (adr r3, 8001278 <updateEncoderCnt+0x158>)
 8001198:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119c:	f7ff fa2c 	bl	80005f8 <__aeabi_dmul>
 80011a0:	4603      	mov	r3, r0
 80011a2:	460c      	mov	r4, r1
 80011a4:	4618      	mov	r0, r3
 80011a6:	4621      	mov	r1, r4
 80011a8:	f04f 0200 	mov.w	r2, #0
 80011ac:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80011b0:	f7ff fb4c 	bl	800084c <__aeabi_ddiv>
 80011b4:	4603      	mov	r3, r0
 80011b6:	460c      	mov	r4, r1
 80011b8:	4618      	mov	r0, r3
 80011ba:	4621      	mov	r1, r4
 80011bc:	f7ff fd14 	bl	8000be8 <__aeabi_d2f>
 80011c0:	4602      	mov	r2, r0
 80011c2:	4b35      	ldr	r3, [pc, #212]	; (8001298 <updateEncoderCnt+0x178>)
 80011c4:	601a      	str	r2, [r3, #0]
	distance_10mm += distance_1ms;
 80011c6:	4b35      	ldr	r3, [pc, #212]	; (800129c <updateEncoderCnt+0x17c>)
 80011c8:	ed93 7a00 	vldr	s14, [r3]
 80011cc:	4b32      	ldr	r3, [pc, #200]	; (8001298 <updateEncoderCnt+0x178>)
 80011ce:	edd3 7a00 	vldr	s15, [r3]
 80011d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011d6:	4b31      	ldr	r3, [pc, #196]	; (800129c <updateEncoderCnt+0x17c>)
 80011d8:	edc3 7a00 	vstr	s15, [r3]
	sab_distance_10mm += distance_1ms;
 80011dc:	4b30      	ldr	r3, [pc, #192]	; (80012a0 <updateEncoderCnt+0x180>)
 80011de:	ed93 7a00 	vldr	s14, [r3]
 80011e2:	4b2d      	ldr	r3, [pc, #180]	; (8001298 <updateEncoderCnt+0x178>)
 80011e4:	edd3 7a00 	vldr	s15, [r3]
 80011e8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011ec:	4b2c      	ldr	r3, [pc, #176]	; (80012a0 <updateEncoderCnt+0x180>)
 80011ee:	edc3 7a00 	vstr	s15, [r3]
	total_distance += distance_1ms;
 80011f2:	4b2c      	ldr	r3, [pc, #176]	; (80012a4 <updateEncoderCnt+0x184>)
 80011f4:	ed93 7a00 	vldr	s14, [r3]
 80011f8:	4b27      	ldr	r3, [pc, #156]	; (8001298 <updateEncoderCnt+0x178>)
 80011fa:	edd3 7a00 	vldr	s15, [r3]
 80011fe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001202:	4b28      	ldr	r3, [pc, #160]	; (80012a4 <updateEncoderCnt+0x184>)
 8001204:	edc3 7a00 	vstr	s15, [r3]
	goal_judge_distance += distance_1ms;
 8001208:	4b27      	ldr	r3, [pc, #156]	; (80012a8 <updateEncoderCnt+0x188>)
 800120a:	ed93 7a00 	vldr	s14, [r3]
 800120e:	4b22      	ldr	r3, [pc, #136]	; (8001298 <updateEncoderCnt+0x178>)
 8001210:	edd3 7a00 	vldr	s15, [r3]
 8001214:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001218:	4b23      	ldr	r3, [pc, #140]	; (80012a8 <updateEncoderCnt+0x188>)
 800121a:	edc3 7a00 	vstr	s15, [r3]
	side_line_judge_distance += distance_1ms;
 800121e:	4b23      	ldr	r3, [pc, #140]	; (80012ac <updateEncoderCnt+0x18c>)
 8001220:	ed93 7a00 	vldr	s14, [r3]
 8001224:	4b1c      	ldr	r3, [pc, #112]	; (8001298 <updateEncoderCnt+0x178>)
 8001226:	edd3 7a00 	vldr	s15, [r3]
 800122a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800122e:	4b1f      	ldr	r3, [pc, #124]	; (80012ac <updateEncoderCnt+0x18c>)
 8001230:	edc3 7a00 	vstr	s15, [r3]
	distance_cross_line_ignore += distance_1ms;
 8001234:	4b1e      	ldr	r3, [pc, #120]	; (80012b0 <updateEncoderCnt+0x190>)
 8001236:	ed93 7a00 	vldr	s14, [r3]
 800123a:	4b17      	ldr	r3, [pc, #92]	; (8001298 <updateEncoderCnt+0x178>)
 800123c:	edd3 7a00 	vldr	s15, [r3]
 8001240:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001244:	4b1a      	ldr	r3, [pc, #104]	; (80012b0 <updateEncoderCnt+0x190>)
 8001246:	edc3 7a00 	vstr	s15, [r3]
	distance_side_line_ignore += distance_1ms;
 800124a:	4b1a      	ldr	r3, [pc, #104]	; (80012b4 <updateEncoderCnt+0x194>)
 800124c:	ed93 7a00 	vldr	s14, [r3]
 8001250:	4b11      	ldr	r3, [pc, #68]	; (8001298 <updateEncoderCnt+0x178>)
 8001252:	edd3 7a00 	vldr	s15, [r3]
 8001256:	ee77 7a27 	vadd.f32	s15, s14, s15
 800125a:	4b16      	ldr	r3, [pc, #88]	; (80012b4 <updateEncoderCnt+0x194>)
 800125c:	edc3 7a00 	vstr	s15, [r3]

	TIM3 -> CNT = CNT_OFFSET;
 8001260:	4b07      	ldr	r3, [pc, #28]	; (8001280 <updateEncoderCnt+0x160>)
 8001262:	f242 7210 	movw	r2, #10000	; 0x2710
 8001266:	625a      	str	r2, [r3, #36]	; 0x24
    TIM4 -> CNT = CNT_OFFSET;
 8001268:	4b07      	ldr	r3, [pc, #28]	; (8001288 <updateEncoderCnt+0x168>)
 800126a:	f242 7210 	movw	r2, #10000	; 0x2710
 800126e:	625a      	str	r2, [r3, #36]	; 0x24
}
 8001270:	bf00      	nop
 8001272:	bd98      	pop	{r3, r4, r7, pc}
 8001274:	f3af 8000 	nop.w
 8001278:	bec93a2d 	.word	0xbec93a2d
 800127c:	3f8c463a 	.word	0x3f8c463a
 8001280:	40000400 	.word	0x40000400
 8001284:	20000244 	.word	0x20000244
 8001288:	40000800 	.word	0x40000800
 800128c:	20000246 	.word	0x20000246
 8001290:	20000248 	.word	0x20000248
 8001294:	2000024a 	.word	0x2000024a
 8001298:	2000024c 	.word	0x2000024c
 800129c:	20000250 	.word	0x20000250
 80012a0:	20000254 	.word	0x20000254
 80012a4:	20000258 	.word	0x20000258
 80012a8:	2000025c 	.word	0x2000025c
 80012ac:	20000260 	.word	0x20000260
 80012b0:	20000264 	.word	0x20000264
 80012b4:	20000268 	.word	0x20000268

080012b8 <getEncoderCnt>:

void getEncoderCnt(int16_t *cnt_l, int16_t *cnt_r)
{
 80012b8:	b480      	push	{r7}
 80012ba:	b083      	sub	sp, #12
 80012bc:	af00      	add	r7, sp, #0
 80012be:	6078      	str	r0, [r7, #4]
 80012c0:	6039      	str	r1, [r7, #0]
	*cnt_l = enc_l_cnt;
 80012c2:	4b08      	ldr	r3, [pc, #32]	; (80012e4 <getEncoderCnt+0x2c>)
 80012c4:	f9b3 2000 	ldrsh.w	r2, [r3]
 80012c8:	687b      	ldr	r3, [r7, #4]
 80012ca:	801a      	strh	r2, [r3, #0]
	*cnt_r = enc_r_cnt;
 80012cc:	4b06      	ldr	r3, [pc, #24]	; (80012e8 <getEncoderCnt+0x30>)
 80012ce:	f9b3 2000 	ldrsh.w	r2, [r3]
 80012d2:	683b      	ldr	r3, [r7, #0]
 80012d4:	801a      	strh	r2, [r3, #0]
}
 80012d6:	bf00      	nop
 80012d8:	370c      	adds	r7, #12
 80012da:	46bd      	mov	sp, r7
 80012dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012e0:	4770      	bx	lr
 80012e2:	bf00      	nop
 80012e4:	20000244 	.word	0x20000244
 80012e8:	20000246 	.word	0x20000246

080012ec <getTotalDistance>:

float getTotalDistance(){
 80012ec:	b480      	push	{r7}
 80012ee:	af00      	add	r7, sp, #0
	return total_distance;
 80012f0:	4b04      	ldr	r3, [pc, #16]	; (8001304 <getTotalDistance+0x18>)
 80012f2:	681b      	ldr	r3, [r3, #0]
 80012f4:	ee07 3a90 	vmov	s15, r3
}
 80012f8:	eeb0 0a67 	vmov.f32	s0, s15
 80012fc:	46bd      	mov	sp, r7
 80012fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001302:	4770      	bx	lr
 8001304:	20000258 	.word	0x20000258

08001308 <getGoalJudgeDistance>:

float getGoalJudgeDistance(){
 8001308:	b480      	push	{r7}
 800130a:	af00      	add	r7, sp, #0
	return goal_judge_distance;
 800130c:	4b04      	ldr	r3, [pc, #16]	; (8001320 <getGoalJudgeDistance+0x18>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	ee07 3a90 	vmov	s15, r3
}
 8001314:	eeb0 0a67 	vmov.f32	s0, s15
 8001318:	46bd      	mov	sp, r7
 800131a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131e:	4770      	bx	lr
 8001320:	2000025c 	.word	0x2000025c

08001324 <getSideLineJudgeDistance>:

float getSideLineJudgeDistance(){
 8001324:	b480      	push	{r7}
 8001326:	af00      	add	r7, sp, #0
	return side_line_judge_distance;
 8001328:	4b04      	ldr	r3, [pc, #16]	; (800133c <getSideLineJudgeDistance+0x18>)
 800132a:	681b      	ldr	r3, [r3, #0]
 800132c:	ee07 3a90 	vmov	s15, r3
}
 8001330:	eeb0 0a67 	vmov.f32	s0, s15
 8001334:	46bd      	mov	sp, r7
 8001336:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133a:	4770      	bx	lr
 800133c:	20000260 	.word	0x20000260

08001340 <setTotalDistance>:

void setTotalDistance(float distance)
{
 8001340:	b480      	push	{r7}
 8001342:	b083      	sub	sp, #12
 8001344:	af00      	add	r7, sp, #0
 8001346:	ed87 0a01 	vstr	s0, [r7, #4]
	total_distance = distance;
 800134a:	4a04      	ldr	r2, [pc, #16]	; (800135c <setTotalDistance+0x1c>)
 800134c:	687b      	ldr	r3, [r7, #4]
 800134e:	6013      	str	r3, [r2, #0]
}
 8001350:	bf00      	nop
 8001352:	370c      	adds	r7, #12
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	20000258 	.word	0x20000258

08001360 <getCrossLineIgnoreDistance>:

float getCrossLineIgnoreDistance(void)
{
 8001360:	b480      	push	{r7}
 8001362:	af00      	add	r7, sp, #0
	return distance_cross_line_ignore;
 8001364:	4b04      	ldr	r3, [pc, #16]	; (8001378 <getCrossLineIgnoreDistance+0x18>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	ee07 3a90 	vmov	s15, r3
}
 800136c:	eeb0 0a67 	vmov.f32	s0, s15
 8001370:	46bd      	mov	sp, r7
 8001372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001376:	4770      	bx	lr
 8001378:	20000264 	.word	0x20000264

0800137c <clearTotalDistance>:
float getSideLineIgnoreDistance(void)
{
	return distance_side_line_ignore;
}

void clearTotalDistance(){
 800137c:	b480      	push	{r7}
 800137e:	af00      	add	r7, sp, #0
	total_distance = 0;
 8001380:	4b04      	ldr	r3, [pc, #16]	; (8001394 <clearTotalDistance+0x18>)
 8001382:	f04f 0200 	mov.w	r2, #0
 8001386:	601a      	str	r2, [r3, #0]
}
 8001388:	bf00      	nop
 800138a:	46bd      	mov	sp, r7
 800138c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001390:	4770      	bx	lr
 8001392:	bf00      	nop
 8001394:	20000258 	.word	0x20000258

08001398 <clearGoalJudgeDistance>:

void clearGoalJudgeDistance(){
 8001398:	b480      	push	{r7}
 800139a:	af00      	add	r7, sp, #0
	goal_judge_distance = 0;
 800139c:	4b04      	ldr	r3, [pc, #16]	; (80013b0 <clearGoalJudgeDistance+0x18>)
 800139e:	f04f 0200 	mov.w	r2, #0
 80013a2:	601a      	str	r2, [r3, #0]
}
 80013a4:	bf00      	nop
 80013a6:	46bd      	mov	sp, r7
 80013a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ac:	4770      	bx	lr
 80013ae:	bf00      	nop
 80013b0:	2000025c 	.word	0x2000025c

080013b4 <clearSideLineJudgeDistance>:

void clearSideLineJudgeDistance(){
 80013b4:	b480      	push	{r7}
 80013b6:	af00      	add	r7, sp, #0
	side_line_judge_distance = 0;
 80013b8:	4b04      	ldr	r3, [pc, #16]	; (80013cc <clearSideLineJudgeDistance+0x18>)
 80013ba:	f04f 0200 	mov.w	r2, #0
 80013be:	601a      	str	r2, [r3, #0]
}
 80013c0:	bf00      	nop
 80013c2:	46bd      	mov	sp, r7
 80013c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013c8:	4770      	bx	lr
 80013ca:	bf00      	nop
 80013cc:	20000260 	.word	0x20000260

080013d0 <clearCrossLineIgnoreDistance>:

void clearCrossLineIgnoreDistance(void)
{
 80013d0:	b480      	push	{r7}
 80013d2:	af00      	add	r7, sp, #0
	distance_cross_line_ignore = 0;
 80013d4:	4b04      	ldr	r3, [pc, #16]	; (80013e8 <clearCrossLineIgnoreDistance+0x18>)
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	601a      	str	r2, [r3, #0]
}
 80013dc:	bf00      	nop
 80013de:	46bd      	mov	sp, r7
 80013e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e4:	4770      	bx	lr
 80013e6:	bf00      	nop
 80013e8:	20000264 	.word	0x20000264

080013ec <clearSideLineIgnoreDistance>:

void clearSideLineIgnoreDistance(void)
{
 80013ec:	b480      	push	{r7}
 80013ee:	af00      	add	r7, sp, #0
	distance_side_line_ignore = 0;
 80013f0:	4b04      	ldr	r3, [pc, #16]	; (8001404 <clearSideLineIgnoreDistance+0x18>)
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
}
 80013f8:	bf00      	nop
 80013fa:	46bd      	mov	sp, r7
 80013fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001400:	4770      	bx	lr
 8001402:	bf00      	nop
 8001404:	20000268 	.word	0x20000268

08001408 <getDistance10mm>:
{
	TIM3 -> CNT = CNT_OFFSET;
	TIM4 -> CNT = CNT_OFFSET;
}

float getDistance10mm(void){
 8001408:	b480      	push	{r7}
 800140a:	af00      	add	r7, sp, #0
	return distance_10mm;
 800140c:	4b04      	ldr	r3, [pc, #16]	; (8001420 <getDistance10mm+0x18>)
 800140e:	681b      	ldr	r3, [r3, #0]
 8001410:	ee07 3a90 	vmov	s15, r3
}
 8001414:	eeb0 0a67 	vmov.f32	s0, s15
 8001418:	46bd      	mov	sp, r7
 800141a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800141e:	4770      	bx	lr
 8001420:	20000250 	.word	0x20000250

08001424 <clearDistance10mm>:

void clearDistance10mm(void){
 8001424:	b480      	push	{r7}
 8001426:	af00      	add	r7, sp, #0
	distance_10mm = 0;
 8001428:	4b04      	ldr	r3, [pc, #16]	; (800143c <clearDistance10mm+0x18>)
 800142a:	f04f 0200 	mov.w	r2, #0
 800142e:	601a      	str	r2, [r3, #0]
}
 8001430:	bf00      	nop
 8001432:	46bd      	mov	sp, r7
 8001434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001438:	4770      	bx	lr
 800143a:	bf00      	nop
 800143c:	20000250 	.word	0x20000250

08001440 <getspeedcount>:

float getspeedcount(void){
 8001440:	b598      	push	{r3, r4, r7, lr}
 8001442:	af00      	add	r7, sp, #0
	if(sab_distance_10mm >= 10){
 8001444:	4b16      	ldr	r3, [pc, #88]	; (80014a0 <getspeedcount+0x60>)
 8001446:	edd3 7a00 	vldr	s15, [r3]
 800144a:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800144e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001452:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001456:	db16      	blt.n	8001486 <getspeedcount+0x46>
		speed_cnt += 0.1;
 8001458:	4b12      	ldr	r3, [pc, #72]	; (80014a4 <getspeedcount+0x64>)
 800145a:	681b      	ldr	r3, [r3, #0]
 800145c:	4618      	mov	r0, r3
 800145e:	f7ff f873 	bl	8000548 <__aeabi_f2d>
 8001462:	a30d      	add	r3, pc, #52	; (adr r3, 8001498 <getspeedcount+0x58>)
 8001464:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001468:	f7fe ff10 	bl	800028c <__adddf3>
 800146c:	4603      	mov	r3, r0
 800146e:	460c      	mov	r4, r1
 8001470:	4618      	mov	r0, r3
 8001472:	4621      	mov	r1, r4
 8001474:	f7ff fbb8 	bl	8000be8 <__aeabi_d2f>
 8001478:	4602      	mov	r2, r0
 800147a:	4b0a      	ldr	r3, [pc, #40]	; (80014a4 <getspeedcount+0x64>)
 800147c:	601a      	str	r2, [r3, #0]
		sab_distance_10mm = 0;
 800147e:	4b08      	ldr	r3, [pc, #32]	; (80014a0 <getspeedcount+0x60>)
 8001480:	f04f 0200 	mov.w	r2, #0
 8001484:	601a      	str	r2, [r3, #0]
	}
	return speed_cnt;
 8001486:	4b07      	ldr	r3, [pc, #28]	; (80014a4 <getspeedcount+0x64>)
 8001488:	681b      	ldr	r3, [r3, #0]
 800148a:	ee07 3a90 	vmov	s15, r3
}
 800148e:	eeb0 0a67 	vmov.f32	s0, s15
 8001492:	bd98      	pop	{r3, r4, r7, pc}
 8001494:	f3af 8000 	nop.w
 8001498:	9999999a 	.word	0x9999999a
 800149c:	3fb99999 	.word	0x3fb99999
 80014a0:	20000254 	.word	0x20000254
 80014a4:	2000026c 	.word	0x2000026c

080014a8 <clearspeedcount>:

void clearspeedcount(void){
 80014a8:	b480      	push	{r7}
 80014aa:	af00      	add	r7, sp, #0
	speed_cnt = 0.1;
 80014ac:	4b03      	ldr	r3, [pc, #12]	; (80014bc <clearspeedcount+0x14>)
 80014ae:	4a04      	ldr	r2, [pc, #16]	; (80014c0 <clearspeedcount+0x18>)
 80014b0:	601a      	str	r2, [r3, #0]
}
 80014b2:	bf00      	nop
 80014b4:	46bd      	mov	sp, r7
 80014b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ba:	4770      	bx	lr
 80014bc:	2000026c 	.word	0x2000026c
 80014c0:	3dcccccd 	.word	0x3dcccccd

080014c4 <FLASH_Unlock>:
const uint32_t start_adress_sector11 =  0x80E0000; //sentor11 start address
//const uint32_t middle_adress_sector11 = 0x80E3CAF; //sentor11 midle address
const uint32_t end_adress_sector11 	 = 	0x80FFFFF;

inline static void FLASH_Unlock(void)
{
 80014c4:	b480      	push	{r7}
 80014c6:	af00      	add	r7, sp, #0
	FLASH->KEYR =  0x45670123;
 80014c8:	4b05      	ldr	r3, [pc, #20]	; (80014e0 <FLASH_Unlock+0x1c>)
 80014ca:	4a06      	ldr	r2, [pc, #24]	; (80014e4 <FLASH_Unlock+0x20>)
 80014cc:	605a      	str	r2, [r3, #4]
	FLASH->KEYR =  0xCDEF89AB;
 80014ce:	4b04      	ldr	r3, [pc, #16]	; (80014e0 <FLASH_Unlock+0x1c>)
 80014d0:	4a05      	ldr	r2, [pc, #20]	; (80014e8 <FLASH_Unlock+0x24>)
 80014d2:	605a      	str	r2, [r3, #4]
}
 80014d4:	bf00      	nop
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40023c00 	.word	0x40023c00
 80014e4:	45670123 	.word	0x45670123
 80014e8:	cdef89ab 	.word	0xcdef89ab

080014ec <FLASH_Lock>:

inline static void FLASH_Lock(void)
{
 80014ec:	b480      	push	{r7}
 80014ee:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 80014f0:	4b05      	ldr	r3, [pc, #20]	; (8001508 <FLASH_Lock+0x1c>)
 80014f2:	691b      	ldr	r3, [r3, #16]
 80014f4:	4a04      	ldr	r2, [pc, #16]	; (8001508 <FLASH_Lock+0x1c>)
 80014f6:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80014fa:	6113      	str	r3, [r2, #16]

}
 80014fc:	bf00      	nop
 80014fe:	46bd      	mov	sp, r7
 8001500:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001504:	4770      	bx	lr
 8001506:	bf00      	nop
 8001508:	40023c00 	.word	0x40023c00

0800150c <FLASH_WaitBusy>:

void FLASH_WaitBusy(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
	while(FLASH->SR & FLASH_SR_BSY);//BSY
 8001510:	bf00      	nop
 8001512:	4b05      	ldr	r3, [pc, #20]	; (8001528 <FLASH_WaitBusy+0x1c>)
 8001514:	68db      	ldr	r3, [r3, #12]
 8001516:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800151a:	2b00      	cmp	r3, #0
 800151c:	d1f9      	bne.n	8001512 <FLASH_WaitBusy+0x6>
}
 800151e:	bf00      	nop
 8001520:	46bd      	mov	sp, r7
 8001522:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001526:	4770      	bx	lr
 8001528:	40023c00 	.word	0x40023c00

0800152c <FLASH_EreaseSector>:
	FLASH_WaitBusy();

	FLASH_Lock();
}

void FLASH_EreaseSector( uint16_t sector ){	//FLASH_SECTOR11
 800152c:	b580      	push	{r7, lr}
 800152e:	b088      	sub	sp, #32
 8001530:	af00      	add	r7, sp, #0
 8001532:	4603      	mov	r3, r0
 8001534:	80fb      	strh	r3, [r7, #6]
	HAL_FLASH_Unlock();
 8001536:	f006 fa8b 	bl	8007a50 <HAL_FLASH_Unlock>

	FLASH_EraseInitTypeDef EraseInit;
	EraseInit.TypeErase = FLASH_TYPEERASE_SECTORS;
 800153a:	2300      	movs	r3, #0
 800153c:	60fb      	str	r3, [r7, #12]
	EraseInit.Sector = sector;
 800153e:	88fb      	ldrh	r3, [r7, #6]
 8001540:	617b      	str	r3, [r7, #20]
	EraseInit.NbSectors = 1;
 8001542:	2301      	movs	r3, #1
 8001544:	61bb      	str	r3, [r7, #24]
	EraseInit.VoltageRange = FLASH_VOLTAGE_RANGE_3;	//!< Device operating range: 2.7V to 3.6V
 8001546:	2302      	movs	r3, #2
 8001548:	61fb      	str	r3, [r7, #28]

	uint32_t PageError = 0;
 800154a:	2300      	movs	r3, #0
 800154c:	60bb      	str	r3, [r7, #8]
	HAL_FLASHEx_Erase(&EraseInit, &PageError);
 800154e:	f107 0208 	add.w	r2, r7, #8
 8001552:	f107 030c 	add.w	r3, r7, #12
 8001556:	4611      	mov	r1, r2
 8001558:	4618      	mov	r0, r3
 800155a:	f006 fb41 	bl	8007be0 <HAL_FLASHEx_Erase>
	HAL_FLASH_Lock();
 800155e:	f006 fa99 	bl	8007a94 <HAL_FLASH_Lock>
}
 8001562:	bf00      	nop
 8001564:	3720      	adds	r7, #32
 8001566:	46bd      	mov	sp, r7
 8001568:	bd80      	pop	{r7, pc}
	...

0800156c <FLASH_Write_Word_F>:

	FLASH_Lock();
}

void FLASH_Write_Word_F(uint32_t address, float data)
{
 800156c:	b580      	push	{r7, lr}
 800156e:	b082      	sub	sp, #8
 8001570:	af00      	add	r7, sp, #0
 8001572:	6078      	str	r0, [r7, #4]
 8001574:	ed87 0a00 	vstr	s0, [r7]
	FLASH_Unlock();
 8001578:	f7ff ffa4 	bl	80014c4 <FLASH_Unlock>

	FLASH_WaitBusy();
 800157c:	f7ff ffc6 	bl	800150c <FLASH_WaitBusy>

	FLASH->CR |= FLASH_PSIZE_WORD;
 8001580:	4b0e      	ldr	r3, [pc, #56]	; (80015bc <FLASH_Write_Word_F+0x50>)
 8001582:	691b      	ldr	r3, [r3, #16]
 8001584:	4a0d      	ldr	r2, [pc, #52]	; (80015bc <FLASH_Write_Word_F+0x50>)
 8001586:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800158a:	6113      	str	r3, [r2, #16]
	FLASH->CR |= FLASH_CR_PG;
 800158c:	4b0b      	ldr	r3, [pc, #44]	; (80015bc <FLASH_Write_Word_F+0x50>)
 800158e:	691b      	ldr	r3, [r3, #16]
 8001590:	4a0a      	ldr	r2, [pc, #40]	; (80015bc <FLASH_Write_Word_F+0x50>)
 8001592:	f043 0301 	orr.w	r3, r3, #1
 8001596:	6113      	str	r3, [r2, #16]

	*(__IO float*)address = data;
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	683a      	ldr	r2, [r7, #0]
 800159c:	601a      	str	r2, [r3, #0]

	FLASH_WaitBusy();
 800159e:	f7ff ffb5 	bl	800150c <FLASH_WaitBusy>

	FLASH->CR &= ~FLASH_CR_PG;
 80015a2:	4b06      	ldr	r3, [pc, #24]	; (80015bc <FLASH_Write_Word_F+0x50>)
 80015a4:	691b      	ldr	r3, [r3, #16]
 80015a6:	4a05      	ldr	r2, [pc, #20]	; (80015bc <FLASH_Write_Word_F+0x50>)
 80015a8:	f023 0301 	bic.w	r3, r3, #1
 80015ac:	6113      	str	r3, [r2, #16]

	FLASH_Lock();
 80015ae:	f7ff ff9d 	bl	80014ec <FLASH_Lock>
}
 80015b2:	bf00      	nop
 80015b4:	3708      	adds	r7, #8
 80015b6:	46bd      	mov	sp, r7
 80015b8:	bd80      	pop	{r7, pc}
 80015ba:	bf00      	nop
 80015bc:	40023c00 	.word	0x40023c00

080015c0 <initGyro>:
int16_t xg_, yg_, zg_;
float omega;
float theta_10mm;
float ang_average = 0;

uint8_t initGyro(){
 80015c0:	b580      	push	{r7, lr}
 80015c2:	b082      	sub	sp, #8
 80015c4:	af00      	add	r7, sp, #0
	uint8_t who_i_am;
	who_i_am = IMU_init();
 80015c6:	f001 ff1b 	bl	8003400 <IMU_init>
 80015ca:	4603      	mov	r3, r0
 80015cc:	71fb      	strb	r3, [r7, #7]
	HAL_Delay(500);
 80015ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80015d2:	f005 f9a7 	bl	8006924 <HAL_Delay>

	return who_i_am;
 80015d6:	79fb      	ldrb	r3, [r7, #7]
}
 80015d8:	4618      	mov	r0, r3
 80015da:	3708      	adds	r7, #8
 80015dc:	46bd      	mov	sp, r7
 80015de:	bd80      	pop	{r7, pc}

080015e0 <updateIMUValue>:

void updateIMUValue(){
 80015e0:	b5b0      	push	{r4, r5, r7, lr}
 80015e2:	b082      	sub	sp, #8
 80015e4:	af00      	add	r7, sp, #0
	read_gyro_data();
 80015e6:	f001 ff2f 	bl	8003448 <read_gyro_data>
	zg_ = zg;
 80015ea:	4b4f      	ldr	r3, [pc, #316]	; (8001728 <updateIMUValue+0x148>)
 80015ec:	881b      	ldrh	r3, [r3, #0]
 80015ee:	b21a      	sxth	r2, r3
 80015f0:	4b4e      	ldr	r3, [pc, #312]	; (800172c <updateIMUValue+0x14c>)
 80015f2:	801a      	strh	r2, [r3, #0]

	static int16_t pre_zg;
	zg_ = (R_IMU)*(zg) + (1.0 - (R_IMU))* (pre_zg);	// 
 80015f4:	4b4c      	ldr	r3, [pc, #304]	; (8001728 <updateIMUValue+0x148>)
 80015f6:	881b      	ldrh	r3, [r3, #0]
 80015f8:	b21b      	sxth	r3, r3
 80015fa:	4618      	mov	r0, r3
 80015fc:	f7fe ff92 	bl	8000524 <__aeabi_i2d>
 8001600:	4604      	mov	r4, r0
 8001602:	460d      	mov	r5, r1
 8001604:	4b4a      	ldr	r3, [pc, #296]	; (8001730 <updateIMUValue+0x150>)
 8001606:	f9b3 3000 	ldrsh.w	r3, [r3]
 800160a:	4618      	mov	r0, r3
 800160c:	f7fe ff8a 	bl	8000524 <__aeabi_i2d>
 8001610:	f04f 0200 	mov.w	r2, #0
 8001614:	f04f 0300 	mov.w	r3, #0
 8001618:	f7fe ffee 	bl	80005f8 <__aeabi_dmul>
 800161c:	4602      	mov	r2, r0
 800161e:	460b      	mov	r3, r1
 8001620:	4620      	mov	r0, r4
 8001622:	4629      	mov	r1, r5
 8001624:	f7fe fe32 	bl	800028c <__adddf3>
 8001628:	4603      	mov	r3, r0
 800162a:	460c      	mov	r4, r1
 800162c:	4618      	mov	r0, r3
 800162e:	4621      	mov	r1, r4
 8001630:	f7ff fa92 	bl	8000b58 <__aeabi_d2iz>
 8001634:	4603      	mov	r3, r0
 8001636:	b21a      	sxth	r2, r3
 8001638:	4b3c      	ldr	r3, [pc, #240]	; (800172c <updateIMUValue+0x14c>)
 800163a:	801a      	strh	r2, [r3, #0]

    zg_ -= ang_average;
 800163c:	4b3b      	ldr	r3, [pc, #236]	; (800172c <updateIMUValue+0x14c>)
 800163e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001642:	ee07 3a90 	vmov	s15, r3
 8001646:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800164a:	4b3a      	ldr	r3, [pc, #232]	; (8001734 <updateIMUValue+0x154>)
 800164c:	edd3 7a00 	vldr	s15, [r3]
 8001650:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001654:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001658:	ee17 3a90 	vmov	r3, s15
 800165c:	b21a      	sxth	r2, r3
 800165e:	4b33      	ldr	r3, [pc, #204]	; (800172c <updateIMUValue+0x14c>)
 8001660:	801a      	strh	r2, [r3, #0]

	pre_zg = zg_;
 8001662:	4b32      	ldr	r3, [pc, #200]	; (800172c <updateIMUValue+0x14c>)
 8001664:	f9b3 2000 	ldrsh.w	r2, [r3]
 8001668:	4b31      	ldr	r3, [pc, #196]	; (8001730 <updateIMUValue+0x150>)
 800166a:	801a      	strh	r2, [r3, #0]

	float corrected_zg = zg_;
 800166c:	4b2f      	ldr	r3, [pc, #188]	; (800172c <updateIMUValue+0x14c>)
 800166e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001672:	ee07 3a90 	vmov	s15, r3
 8001676:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800167a:	edc7 7a01 	vstr	s15, [r7, #4]
	omega = (corrected_zg / 16.4) * PI / 180;
 800167e:	6878      	ldr	r0, [r7, #4]
 8001680:	f7fe ff62 	bl	8000548 <__aeabi_f2d>
 8001684:	a322      	add	r3, pc, #136	; (adr r3, 8001710 <updateIMUValue+0x130>)
 8001686:	e9d3 2300 	ldrd	r2, r3, [r3]
 800168a:	f7ff f8df 	bl	800084c <__aeabi_ddiv>
 800168e:	4603      	mov	r3, r0
 8001690:	460c      	mov	r4, r1
 8001692:	4618      	mov	r0, r3
 8001694:	4621      	mov	r1, r4
 8001696:	a320      	add	r3, pc, #128	; (adr r3, 8001718 <updateIMUValue+0x138>)
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	f7fe ffac 	bl	80005f8 <__aeabi_dmul>
 80016a0:	4603      	mov	r3, r0
 80016a2:	460c      	mov	r4, r1
 80016a4:	4618      	mov	r0, r3
 80016a6:	4621      	mov	r1, r4
 80016a8:	f04f 0200 	mov.w	r2, #0
 80016ac:	4b22      	ldr	r3, [pc, #136]	; (8001738 <updateIMUValue+0x158>)
 80016ae:	f7ff f8cd 	bl	800084c <__aeabi_ddiv>
 80016b2:	4603      	mov	r3, r0
 80016b4:	460c      	mov	r4, r1
 80016b6:	4618      	mov	r0, r3
 80016b8:	4621      	mov	r1, r4
 80016ba:	f7ff fa95 	bl	8000be8 <__aeabi_d2f>
 80016be:	4602      	mov	r2, r0
 80016c0:	4b1e      	ldr	r3, [pc, #120]	; (800173c <updateIMUValue+0x15c>)
 80016c2:	601a      	str	r2, [r3, #0]

	theta_10mm += omega * 0.001;
 80016c4:	4b1e      	ldr	r3, [pc, #120]	; (8001740 <updateIMUValue+0x160>)
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	4618      	mov	r0, r3
 80016ca:	f7fe ff3d 	bl	8000548 <__aeabi_f2d>
 80016ce:	4604      	mov	r4, r0
 80016d0:	460d      	mov	r5, r1
 80016d2:	4b1a      	ldr	r3, [pc, #104]	; (800173c <updateIMUValue+0x15c>)
 80016d4:	681b      	ldr	r3, [r3, #0]
 80016d6:	4618      	mov	r0, r3
 80016d8:	f7fe ff36 	bl	8000548 <__aeabi_f2d>
 80016dc:	a310      	add	r3, pc, #64	; (adr r3, 8001720 <updateIMUValue+0x140>)
 80016de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016e2:	f7fe ff89 	bl	80005f8 <__aeabi_dmul>
 80016e6:	4602      	mov	r2, r0
 80016e8:	460b      	mov	r3, r1
 80016ea:	4620      	mov	r0, r4
 80016ec:	4629      	mov	r1, r5
 80016ee:	f7fe fdcd 	bl	800028c <__adddf3>
 80016f2:	4603      	mov	r3, r0
 80016f4:	460c      	mov	r4, r1
 80016f6:	4618      	mov	r0, r3
 80016f8:	4621      	mov	r1, r4
 80016fa:	f7ff fa75 	bl	8000be8 <__aeabi_d2f>
 80016fe:	4602      	mov	r2, r0
 8001700:	4b0f      	ldr	r3, [pc, #60]	; (8001740 <updateIMUValue+0x160>)
 8001702:	601a      	str	r2, [r3, #0]
}
 8001704:	bf00      	nop
 8001706:	3708      	adds	r7, #8
 8001708:	46bd      	mov	sp, r7
 800170a:	bdb0      	pop	{r4, r5, r7, pc}
 800170c:	f3af 8000 	nop.w
 8001710:	66666666 	.word	0x66666666
 8001714:	40306666 	.word	0x40306666
 8001718:	54411744 	.word	0x54411744
 800171c:	400921fb 	.word	0x400921fb
 8001720:	d2f1a9fc 	.word	0xd2f1a9fc
 8001724:	3f50624d 	.word	0x3f50624d
 8001728:	2001f1c0 	.word	0x2001f1c0
 800172c:	2001f0dc 	.word	0x2001f0dc
 8001730:	20000274 	.word	0x20000274
 8001734:	20000270 	.word	0x20000270
 8001738:	40668000 	.word	0x40668000
 800173c:	2001f0e8 	.word	0x2001f0e8
 8001740:	2001f0e4 	.word	0x2001f0e4

08001744 <IMU_average>:

void IMU_average(){
 8001744:	b580      	push	{r7, lr}
 8001746:	b082      	sub	sp, #8
 8001748:	af00      	add	r7, sp, #0
	float average = 0;
 800174a:	f04f 0300 	mov.w	r3, #0
 800174e:	607b      	str	r3, [r7, #4]
	for(int i=0;i<=1000;i++){
 8001750:	2300      	movs	r3, #0
 8001752:	603b      	str	r3, [r7, #0]
 8001754:	e015      	b.n	8001782 <IMU_average+0x3e>
		average = average+zg;
 8001756:	4b13      	ldr	r3, [pc, #76]	; (80017a4 <IMU_average+0x60>)
 8001758:	881b      	ldrh	r3, [r3, #0]
 800175a:	b21b      	sxth	r3, r3
 800175c:	ee07 3a90 	vmov	s15, r3
 8001760:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001764:	ed97 7a01 	vldr	s14, [r7, #4]
 8001768:	ee77 7a27 	vadd.f32	s15, s14, s15
 800176c:	edc7 7a01 	vstr	s15, [r7, #4]
		HAL_Delay(1);
 8001770:	2001      	movs	r0, #1
 8001772:	f005 f8d7 	bl	8006924 <HAL_Delay>
		setLED2('A');
 8001776:	2041      	movs	r0, #65	; 0x41
 8001778:	f000 f904 	bl	8001984 <setLED2>
	for(int i=0;i<=1000;i++){
 800177c:	683b      	ldr	r3, [r7, #0]
 800177e:	3301      	adds	r3, #1
 8001780:	603b      	str	r3, [r7, #0]
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8001788:	dde5      	ble.n	8001756 <IMU_average+0x12>
	}
	ang_average = average/1000;
 800178a:	ed97 7a01 	vldr	s14, [r7, #4]
 800178e:	eddf 6a06 	vldr	s13, [pc, #24]	; 80017a8 <IMU_average+0x64>
 8001792:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001796:	4b05      	ldr	r3, [pc, #20]	; (80017ac <IMU_average+0x68>)
 8001798:	edc3 7a00 	vstr	s15, [r3]
}
 800179c:	bf00      	nop
 800179e:	3708      	adds	r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	2001f1c0 	.word	0x2001f1c0
 80017a8:	447a0000 	.word	0x447a0000
 80017ac:	20000270 	.word	0x20000270

080017b0 <getTheta10mm>:
float getOmega(){
	return omega;
}

float getTheta10mm()
{
 80017b0:	b480      	push	{r7}
 80017b2:	af00      	add	r7, sp, #0
	return theta_10mm;
 80017b4:	4b04      	ldr	r3, [pc, #16]	; (80017c8 <getTheta10mm+0x18>)
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	ee07 3a90 	vmov	s15, r3
}
 80017bc:	eeb0 0a67 	vmov.f32	s0, s15
 80017c0:	46bd      	mov	sp, r7
 80017c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017c6:	4770      	bx	lr
 80017c8:	2001f0e4 	.word	0x2001f0e4

080017cc <clearTheta10mm>:

void clearTheta10mm()
{
 80017cc:	b480      	push	{r7}
 80017ce:	af00      	add	r7, sp, #0
	theta_10mm = 0;
 80017d0:	4b04      	ldr	r3, [pc, #16]	; (80017e4 <clearTheta10mm+0x18>)
 80017d2:	f04f 0200 	mov.w	r2, #0
 80017d6:	601a      	str	r2, [r3, #0]
}
 80017d8:	bf00      	nop
 80017da:	46bd      	mov	sp, r7
 80017dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	2001f0e4 	.word	0x2001f0e4

080017e8 <setLED>:
 */

#include "LED.h"

void setLED(uint8_t color)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	b082      	sub	sp, #8
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	4603      	mov	r3, r0
 80017f0:	71fb      	strb	r3, [r7, #7]
	if(color == 'R'){
 80017f2:	79fb      	ldrb	r3, [r7, #7]
 80017f4:	2b52      	cmp	r3, #82	; 0x52
 80017f6:	d112      	bne.n	800181e <setLED+0x36>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET); //R
 80017f8:	2200      	movs	r2, #0
 80017fa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80017fe:	4860      	ldr	r0, [pc, #384]	; (8001980 <setLED+0x198>)
 8001800:	f006 fcc2 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET); //G
 8001804:	2201      	movs	r2, #1
 8001806:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800180a:	485d      	ldr	r0, [pc, #372]	; (8001980 <setLED+0x198>)
 800180c:	f006 fcbc 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET); //B
 8001810:	2201      	movs	r2, #1
 8001812:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001816:	485a      	ldr	r0, [pc, #360]	; (8001980 <setLED+0x198>)
 8001818:	f006 fcb6 	bl	8008188 <HAL_GPIO_WritePin>
	else{
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
	}
}
 800181c:	e0ab      	b.n	8001976 <setLED+0x18e>
	else if(color == 'G'){
 800181e:	79fb      	ldrb	r3, [r7, #7]
 8001820:	2b47      	cmp	r3, #71	; 0x47
 8001822:	d112      	bne.n	800184a <setLED+0x62>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001824:	2201      	movs	r2, #1
 8001826:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800182a:	4855      	ldr	r0, [pc, #340]	; (8001980 <setLED+0x198>)
 800182c:	f006 fcac 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 8001830:	2200      	movs	r2, #0
 8001832:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001836:	4852      	ldr	r0, [pc, #328]	; (8001980 <setLED+0x198>)
 8001838:	f006 fca6 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 800183c:	2201      	movs	r2, #1
 800183e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001842:	484f      	ldr	r0, [pc, #316]	; (8001980 <setLED+0x198>)
 8001844:	f006 fca0 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001848:	e095      	b.n	8001976 <setLED+0x18e>
	else if(color == 'B'){
 800184a:	79fb      	ldrb	r3, [r7, #7]
 800184c:	2b42      	cmp	r3, #66	; 0x42
 800184e:	d112      	bne.n	8001876 <setLED+0x8e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 8001850:	2201      	movs	r2, #1
 8001852:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001856:	484a      	ldr	r0, [pc, #296]	; (8001980 <setLED+0x198>)
 8001858:	f006 fc96 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 800185c:	2201      	movs	r2, #1
 800185e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001862:	4847      	ldr	r0, [pc, #284]	; (8001980 <setLED+0x198>)
 8001864:	f006 fc90 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001868:	2200      	movs	r2, #0
 800186a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800186e:	4844      	ldr	r0, [pc, #272]	; (8001980 <setLED+0x198>)
 8001870:	f006 fc8a 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001874:	e07f      	b.n	8001976 <setLED+0x18e>
	else if(color == 'M'){
 8001876:	79fb      	ldrb	r3, [r7, #7]
 8001878:	2b4d      	cmp	r3, #77	; 0x4d
 800187a:	d112      	bne.n	80018a2 <setLED+0xba>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800187c:	2200      	movs	r2, #0
 800187e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001882:	483f      	ldr	r0, [pc, #252]	; (8001980 <setLED+0x198>)
 8001884:	f006 fc80 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001888:	2201      	movs	r2, #1
 800188a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800188e:	483c      	ldr	r0, [pc, #240]	; (8001980 <setLED+0x198>)
 8001890:	f006 fc7a 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001894:	2200      	movs	r2, #0
 8001896:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800189a:	4839      	ldr	r0, [pc, #228]	; (8001980 <setLED+0x198>)
 800189c:	f006 fc74 	bl	8008188 <HAL_GPIO_WritePin>
}
 80018a0:	e069      	b.n	8001976 <setLED+0x18e>
	else if(color == 'Y'){
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	2b59      	cmp	r3, #89	; 0x59
 80018a6:	d112      	bne.n	80018ce <setLED+0xe6>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 80018a8:	2200      	movs	r2, #0
 80018aa:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018ae:	4834      	ldr	r0, [pc, #208]	; (8001980 <setLED+0x198>)
 80018b0:	f006 fc6a 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80018b4:	2200      	movs	r2, #0
 80018b6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018ba:	4831      	ldr	r0, [pc, #196]	; (8001980 <setLED+0x198>)
 80018bc:	f006 fc64 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 80018c0:	2201      	movs	r2, #1
 80018c2:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018c6:	482e      	ldr	r0, [pc, #184]	; (8001980 <setLED+0x198>)
 80018c8:	f006 fc5e 	bl	8008188 <HAL_GPIO_WritePin>
}
 80018cc:	e053      	b.n	8001976 <setLED+0x18e>
	else if(color == 'C'){
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	2b43      	cmp	r3, #67	; 0x43
 80018d2:	d112      	bne.n	80018fa <setLED+0x112>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 80018d4:	2201      	movs	r2, #1
 80018d6:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80018da:	4829      	ldr	r0, [pc, #164]	; (8001980 <setLED+0x198>)
 80018dc:	f006 fc54 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 80018e0:	2200      	movs	r2, #0
 80018e2:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80018e6:	4826      	ldr	r0, [pc, #152]	; (8001980 <setLED+0x198>)
 80018e8:	f006 fc4e 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 80018ec:	2200      	movs	r2, #0
 80018ee:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80018f2:	4823      	ldr	r0, [pc, #140]	; (8001980 <setLED+0x198>)
 80018f4:	f006 fc48 	bl	8008188 <HAL_GPIO_WritePin>
}
 80018f8:	e03d      	b.n	8001976 <setLED+0x18e>
	else if(color == 'W'){
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	2b57      	cmp	r3, #87	; 0x57
 80018fe:	d112      	bne.n	8001926 <setLED+0x13e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001900:	2200      	movs	r2, #0
 8001902:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001906:	481e      	ldr	r0, [pc, #120]	; (8001980 <setLED+0x198>)
 8001908:	f006 fc3e 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800190c:	2200      	movs	r2, #0
 800190e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001912:	481b      	ldr	r0, [pc, #108]	; (8001980 <setLED+0x198>)
 8001914:	f006 fc38 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 8001918:	2200      	movs	r2, #0
 800191a:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800191e:	4818      	ldr	r0, [pc, #96]	; (8001980 <setLED+0x198>)
 8001920:	f006 fc32 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001924:	e027      	b.n	8001976 <setLED+0x18e>
	else if(color == 'N'){
 8001926:	79fb      	ldrb	r3, [r7, #7]
 8001928:	2b4e      	cmp	r3, #78	; 0x4e
 800192a:	d112      	bne.n	8001952 <setLED+0x16a>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_SET);
 800192c:	2201      	movs	r2, #1
 800192e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001932:	4813      	ldr	r0, [pc, #76]	; (8001980 <setLED+0x198>)
 8001934:	f006 fc28 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_SET);
 8001938:	2201      	movs	r2, #1
 800193a:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800193e:	4810      	ldr	r0, [pc, #64]	; (8001980 <setLED+0x198>)
 8001940:	f006 fc22 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_SET);
 8001944:	2201      	movs	r2, #1
 8001946:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800194a:	480d      	ldr	r0, [pc, #52]	; (8001980 <setLED+0x198>)
 800194c:	f006 fc1c 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001950:	e011      	b.n	8001976 <setLED+0x18e>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 8001952:	2200      	movs	r2, #0
 8001954:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001958:	4809      	ldr	r0, [pc, #36]	; (8001980 <setLED+0x198>)
 800195a:	f006 fc15 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_14, GPIO_PIN_RESET);
 800195e:	2200      	movs	r2, #0
 8001960:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001964:	4806      	ldr	r0, [pc, #24]	; (8001980 <setLED+0x198>)
 8001966:	f006 fc0f 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_15, GPIO_PIN_RESET);
 800196a:	2200      	movs	r2, #0
 800196c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001970:	4803      	ldr	r0, [pc, #12]	; (8001980 <setLED+0x198>)
 8001972:	f006 fc09 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}
 800197e:	bf00      	nop
 8001980:	40020800 	.word	0x40020800

08001984 <setLED2>:

void setLED2(uint8_t color2)
{
 8001984:	b580      	push	{r7, lr}
 8001986:	b082      	sub	sp, #8
 8001988:	af00      	add	r7, sp, #0
 800198a:	4603      	mov	r3, r0
 800198c:	71fb      	strb	r3, [r7, #7]
	if(color2 == 'R'){
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	2b52      	cmp	r3, #82	; 0x52
 8001992:	d124      	bne.n	80019de <setLED2+0x5a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001994:	2200      	movs	r2, #0
 8001996:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800199a:	489d      	ldr	r0, [pc, #628]	; (8001c10 <setLED2+0x28c>)
 800199c:	f006 fbf4 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 80019a0:	2201      	movs	r2, #1
 80019a2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019a6:	489b      	ldr	r0, [pc, #620]	; (8001c14 <setLED2+0x290>)
 80019a8:	f006 fbee 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80019ac:	2201      	movs	r2, #1
 80019ae:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 80019b2:	4898      	ldr	r0, [pc, #608]	; (8001c14 <setLED2+0x290>)
 80019b4:	f006 fbe8 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 80019b8:	2201      	movs	r2, #1
 80019ba:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80019be:	4895      	ldr	r0, [pc, #596]	; (8001c14 <setLED2+0x290>)
 80019c0:	f006 fbe2 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 80019c4:	2201      	movs	r2, #1
 80019c6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 80019ca:	4892      	ldr	r0, [pc, #584]	; (8001c14 <setLED2+0x290>)
 80019cc:	f006 fbdc 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 80019d0:	2201      	movs	r2, #1
 80019d2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80019d6:	488f      	ldr	r0, [pc, #572]	; (8001c14 <setLED2+0x290>)
 80019d8:	f006 fbd6 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
	}
}
 80019dc:	e113      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'G'){
 80019de:	79fb      	ldrb	r3, [r7, #7]
 80019e0:	2b47      	cmp	r3, #71	; 0x47
 80019e2:	d124      	bne.n	8001a2e <setLED2+0xaa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 80019e4:	2201      	movs	r2, #1
 80019e6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80019ea:	4889      	ldr	r0, [pc, #548]	; (8001c10 <setLED2+0x28c>)
 80019ec:	f006 fbcc 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 80019f0:	2200      	movs	r2, #0
 80019f2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80019f6:	4887      	ldr	r0, [pc, #540]	; (8001c14 <setLED2+0x290>)
 80019f8:	f006 fbc6 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 80019fc:	2201      	movs	r2, #1
 80019fe:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a02:	4884      	ldr	r0, [pc, #528]	; (8001c14 <setLED2+0x290>)
 8001a04:	f006 fbc0 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001a08:	2201      	movs	r2, #1
 8001a0a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a0e:	4881      	ldr	r0, [pc, #516]	; (8001c14 <setLED2+0x290>)
 8001a10:	f006 fbba 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001a14:	2201      	movs	r2, #1
 8001a16:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a1a:	487e      	ldr	r0, [pc, #504]	; (8001c14 <setLED2+0x290>)
 8001a1c:	f006 fbb4 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001a20:	2201      	movs	r2, #1
 8001a22:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a26:	487b      	ldr	r0, [pc, #492]	; (8001c14 <setLED2+0x290>)
 8001a28:	f006 fbae 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001a2c:	e0eb      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'B'){
 8001a2e:	79fb      	ldrb	r3, [r7, #7]
 8001a30:	2b42      	cmp	r3, #66	; 0x42
 8001a32:	d124      	bne.n	8001a7e <setLED2+0xfa>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001a34:	2201      	movs	r2, #1
 8001a36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a3a:	4875      	ldr	r0, [pc, #468]	; (8001c10 <setLED2+0x28c>)
 8001a3c:	f006 fba4 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001a40:	2201      	movs	r2, #1
 8001a42:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a46:	4873      	ldr	r0, [pc, #460]	; (8001c14 <setLED2+0x290>)
 8001a48:	f006 fb9e 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001a4c:	2200      	movs	r2, #0
 8001a4e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001a52:	4870      	ldr	r0, [pc, #448]	; (8001c14 <setLED2+0x290>)
 8001a54:	f006 fb98 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001a58:	2201      	movs	r2, #1
 8001a5a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001a5e:	486d      	ldr	r0, [pc, #436]	; (8001c14 <setLED2+0x290>)
 8001a60:	f006 fb92 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001a64:	2201      	movs	r2, #1
 8001a66:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001a6a:	486a      	ldr	r0, [pc, #424]	; (8001c14 <setLED2+0x290>)
 8001a6c:	f006 fb8c 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001a70:	2201      	movs	r2, #1
 8001a72:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001a76:	4867      	ldr	r0, [pc, #412]	; (8001c14 <setLED2+0x290>)
 8001a78:	f006 fb86 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001a7c:	e0c3      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'W'){
 8001a7e:	79fb      	ldrb	r3, [r7, #7]
 8001a80:	2b57      	cmp	r3, #87	; 0x57
 8001a82:	d124      	bne.n	8001ace <setLED2+0x14a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001a84:	2201      	movs	r2, #1
 8001a86:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001a8a:	4861      	ldr	r0, [pc, #388]	; (8001c10 <setLED2+0x28c>)
 8001a8c:	f006 fb7c 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001a90:	2201      	movs	r2, #1
 8001a92:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001a96:	485f      	ldr	r0, [pc, #380]	; (8001c14 <setLED2+0x290>)
 8001a98:	f006 fb76 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001a9c:	2201      	movs	r2, #1
 8001a9e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001aa2:	485c      	ldr	r0, [pc, #368]	; (8001c14 <setLED2+0x290>)
 8001aa4:	f006 fb70 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001aa8:	2200      	movs	r2, #0
 8001aaa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001aae:	4859      	ldr	r0, [pc, #356]	; (8001c14 <setLED2+0x290>)
 8001ab0:	f006 fb6a 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001ab4:	2201      	movs	r2, #1
 8001ab6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001aba:	4856      	ldr	r0, [pc, #344]	; (8001c14 <setLED2+0x290>)
 8001abc:	f006 fb64 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001ac0:	2201      	movs	r2, #1
 8001ac2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001ac6:	4853      	ldr	r0, [pc, #332]	; (8001c14 <setLED2+0x290>)
 8001ac8:	f006 fb5e 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001acc:	e09b      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'Y'){
 8001ace:	79fb      	ldrb	r3, [r7, #7]
 8001ad0:	2b59      	cmp	r3, #89	; 0x59
 8001ad2:	d124      	bne.n	8001b1e <setLED2+0x19a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001ad4:	2201      	movs	r2, #1
 8001ad6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001ada:	484d      	ldr	r0, [pc, #308]	; (8001c10 <setLED2+0x28c>)
 8001adc:	f006 fb54 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001ae0:	2201      	movs	r2, #1
 8001ae2:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001ae6:	484b      	ldr	r0, [pc, #300]	; (8001c14 <setLED2+0x290>)
 8001ae8:	f006 fb4e 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001aec:	2201      	movs	r2, #1
 8001aee:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001af2:	4848      	ldr	r0, [pc, #288]	; (8001c14 <setLED2+0x290>)
 8001af4:	f006 fb48 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001af8:	2201      	movs	r2, #1
 8001afa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001afe:	4845      	ldr	r0, [pc, #276]	; (8001c14 <setLED2+0x290>)
 8001b00:	f006 fb42 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001b04:	2200      	movs	r2, #0
 8001b06:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b0a:	4842      	ldr	r0, [pc, #264]	; (8001c14 <setLED2+0x290>)
 8001b0c:	f006 fb3c 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001b10:	2201      	movs	r2, #1
 8001b12:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b16:	483f      	ldr	r0, [pc, #252]	; (8001c14 <setLED2+0x290>)
 8001b18:	f006 fb36 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001b1c:	e073      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'X'){
 8001b1e:	79fb      	ldrb	r3, [r7, #7]
 8001b20:	2b58      	cmp	r3, #88	; 0x58
 8001b22:	d124      	bne.n	8001b6e <setLED2+0x1ea>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001b24:	2201      	movs	r2, #1
 8001b26:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b2a:	4839      	ldr	r0, [pc, #228]	; (8001c10 <setLED2+0x28c>)
 8001b2c:	f006 fb2c 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001b30:	2201      	movs	r2, #1
 8001b32:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b36:	4837      	ldr	r0, [pc, #220]	; (8001c14 <setLED2+0x290>)
 8001b38:	f006 fb26 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b42:	4834      	ldr	r0, [pc, #208]	; (8001c14 <setLED2+0x290>)
 8001b44:	f006 fb20 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001b48:	2201      	movs	r2, #1
 8001b4a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b4e:	4831      	ldr	r0, [pc, #196]	; (8001c14 <setLED2+0x290>)
 8001b50:	f006 fb1a 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001b54:	2201      	movs	r2, #1
 8001b56:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001b5a:	482e      	ldr	r0, [pc, #184]	; (8001c14 <setLED2+0x290>)
 8001b5c:	f006 fb14 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001b60:	2200      	movs	r2, #0
 8001b62:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001b66:	482b      	ldr	r0, [pc, #172]	; (8001c14 <setLED2+0x290>)
 8001b68:	f006 fb0e 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001b6c:	e04b      	b.n	8001c06 <setLED2+0x282>
	else if(color2 == 'A'){
 8001b6e:	79fb      	ldrb	r3, [r7, #7]
 8001b70:	2b41      	cmp	r3, #65	; 0x41
 8001b72:	d124      	bne.n	8001bbe <setLED2+0x23a>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 8001b74:	2200      	movs	r2, #0
 8001b76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001b7a:	4825      	ldr	r0, [pc, #148]	; (8001c10 <setLED2+0x28c>)
 8001b7c:	f006 fb04 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_RESET);
 8001b80:	2200      	movs	r2, #0
 8001b82:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001b86:	4823      	ldr	r0, [pc, #140]	; (8001c14 <setLED2+0x290>)
 8001b88:	f006 fafe 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_RESET);
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001b92:	4820      	ldr	r0, [pc, #128]	; (8001c14 <setLED2+0x290>)
 8001b94:	f006 faf8 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_RESET);
 8001b98:	2200      	movs	r2, #0
 8001b9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001b9e:	481d      	ldr	r0, [pc, #116]	; (8001c14 <setLED2+0x290>)
 8001ba0:	f006 faf2 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_RESET);
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001baa:	481a      	ldr	r0, [pc, #104]	; (8001c14 <setLED2+0x290>)
 8001bac:	f006 faec 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_RESET);
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001bb6:	4817      	ldr	r0, [pc, #92]	; (8001c14 <setLED2+0x290>)
 8001bb8:	f006 fae6 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001bbc:	e023      	b.n	8001c06 <setLED2+0x282>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001bc4:	4812      	ldr	r0, [pc, #72]	; (8001c10 <setLED2+0x28c>)
 8001bc6:	f006 fadf 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12, GPIO_PIN_SET);
 8001bca:	2201      	movs	r2, #1
 8001bcc:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8001bd0:	4810      	ldr	r0, [pc, #64]	; (8001c14 <setLED2+0x290>)
 8001bd2:	f006 fad9 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13, GPIO_PIN_SET);
 8001bd6:	2201      	movs	r2, #1
 8001bd8:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001bdc:	480d      	ldr	r0, [pc, #52]	; (8001c14 <setLED2+0x290>)
 8001bde:	f006 fad3 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10, GPIO_PIN_SET);
 8001be2:	2201      	movs	r2, #1
 8001be4:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001be8:	480a      	ldr	r0, [pc, #40]	; (8001c14 <setLED2+0x290>)
 8001bea:	f006 facd 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_14, GPIO_PIN_SET);
 8001bee:	2201      	movs	r2, #1
 8001bf0:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001bf4:	4807      	ldr	r0, [pc, #28]	; (8001c14 <setLED2+0x290>)
 8001bf6:	f006 fac7 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOB, GPIO_PIN_11, GPIO_PIN_SET);
 8001bfa:	2201      	movs	r2, #1
 8001bfc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001c00:	4804      	ldr	r0, [pc, #16]	; (8001c14 <setLED2+0x290>)
 8001c02:	f006 fac1 	bl	8008188 <HAL_GPIO_WritePin>
}
 8001c06:	bf00      	nop
 8001c08:	3708      	adds	r7, #8
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	bd80      	pop	{r7, pc}
 8001c0e:	bf00      	nop
 8001c10:	40020000 	.word	0x40020000
 8001c14:	40020400 	.word	0x40020400

08001c18 <calculateLineFollowingTermFlip>:

static float pre_diff;

float mon_velo_term;

void calculateLineFollowingTermFlip(void){
 8001c18:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001c1c:	b086      	sub	sp, #24
 8001c1e:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 3.8, kd = 0.02;//kp = 1.5, kd = 0.0015  //kp = 3.0, kd = 0.005
 8001c20:	4bb1      	ldr	r3, [pc, #708]	; (8001ee8 <calculateLineFollowingTermFlip+0x2d0>)
 8001c22:	617b      	str	r3, [r7, #20]
 8001c24:	4bb1      	ldr	r3, [pc, #708]	; (8001eec <calculateLineFollowingTermFlip+0x2d4>)
 8001c26:	613b      	str	r3, [r7, #16]
	float diff = 0.;
 8001c28:	f04f 0300 	mov.w	r3, #0
 8001c2c:	60fb      	str	r3, [r7, #12]

	if(line_trace_enable_flag == 1){
 8001c2e:	4bb0      	ldr	r3, [pc, #704]	; (8001ef0 <calculateLineFollowingTermFlip+0x2d8>)
 8001c30:	f993 3000 	ldrsb.w	r3, [r3]
 8001c34:	2b01      	cmp	r3, #1
 8001c36:	f040 8140 	bne.w	8001eba <calculateLineFollowingTermFlip+0x2a2>
		if(i_clear_flag == 1){
 8001c3a:	4bae      	ldr	r3, [pc, #696]	; (8001ef4 <calculateLineFollowingTermFlip+0x2dc>)
 8001c3c:	781b      	ldrb	r3, [r3, #0]
 8001c3e:	2b01      	cmp	r3, #1
 8001c40:	d106      	bne.n	8001c50 <calculateLineFollowingTermFlip+0x38>
			i = 0;
 8001c42:	4bad      	ldr	r3, [pc, #692]	; (8001ef8 <calculateLineFollowingTermFlip+0x2e0>)
 8001c44:	f04f 0200 	mov.w	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 8001c4a:	4baa      	ldr	r3, [pc, #680]	; (8001ef4 <calculateLineFollowingTermFlip+0x2dc>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	701a      	strb	r2, [r3, #0]
		}

		diff = ( ( sensor[0] * 1.25 + sensor[1] * 1.2 + sensor[2] * 1.15 + sensor[3] * 1.1 + sensor[4] * 1.05 + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] * 1.05 + sensor[8] * 1.1 + sensor[9] * 1.15 + sensor[10] * 1.2 + sensor[11] * 1.25 ) / 6 );
 8001c50:	4baa      	ldr	r3, [pc, #680]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001c52:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001c56:	4618      	mov	r0, r3
 8001c58:	f7fe fc64 	bl	8000524 <__aeabi_i2d>
 8001c5c:	f04f 0200 	mov.w	r2, #0
 8001c60:	4ba7      	ldr	r3, [pc, #668]	; (8001f00 <calculateLineFollowingTermFlip+0x2e8>)
 8001c62:	f7fe fcc9 	bl	80005f8 <__aeabi_dmul>
 8001c66:	4603      	mov	r3, r0
 8001c68:	460c      	mov	r4, r1
 8001c6a:	4625      	mov	r5, r4
 8001c6c:	461c      	mov	r4, r3
 8001c6e:	4ba3      	ldr	r3, [pc, #652]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001c70:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8001c74:	4618      	mov	r0, r3
 8001c76:	f7fe fc55 	bl	8000524 <__aeabi_i2d>
 8001c7a:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001c7e:	4ba1      	ldr	r3, [pc, #644]	; (8001f04 <calculateLineFollowingTermFlip+0x2ec>)
 8001c80:	f7fe fcba 	bl	80005f8 <__aeabi_dmul>
 8001c84:	4602      	mov	r2, r0
 8001c86:	460b      	mov	r3, r1
 8001c88:	4620      	mov	r0, r4
 8001c8a:	4629      	mov	r1, r5
 8001c8c:	f7fe fafe 	bl	800028c <__adddf3>
 8001c90:	4603      	mov	r3, r0
 8001c92:	460c      	mov	r4, r1
 8001c94:	4625      	mov	r5, r4
 8001c96:	461c      	mov	r4, r3
 8001c98:	4b98      	ldr	r3, [pc, #608]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001c9a:	f9b3 3004 	ldrsh.w	r3, [r3, #4]
 8001c9e:	4618      	mov	r0, r3
 8001ca0:	f7fe fc40 	bl	8000524 <__aeabi_i2d>
 8001ca4:	a388      	add	r3, pc, #544	; (adr r3, 8001ec8 <calculateLineFollowingTermFlip+0x2b0>)
 8001ca6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001caa:	f7fe fca5 	bl	80005f8 <__aeabi_dmul>
 8001cae:	4602      	mov	r2, r0
 8001cb0:	460b      	mov	r3, r1
 8001cb2:	4620      	mov	r0, r4
 8001cb4:	4629      	mov	r1, r5
 8001cb6:	f7fe fae9 	bl	800028c <__adddf3>
 8001cba:	4603      	mov	r3, r0
 8001cbc:	460c      	mov	r4, r1
 8001cbe:	4625      	mov	r5, r4
 8001cc0:	461c      	mov	r4, r3
 8001cc2:	4b8e      	ldr	r3, [pc, #568]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001cc4:	f9b3 3006 	ldrsh.w	r3, [r3, #6]
 8001cc8:	4618      	mov	r0, r3
 8001cca:	f7fe fc2b 	bl	8000524 <__aeabi_i2d>
 8001cce:	a380      	add	r3, pc, #512	; (adr r3, 8001ed0 <calculateLineFollowingTermFlip+0x2b8>)
 8001cd0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd4:	f7fe fc90 	bl	80005f8 <__aeabi_dmul>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4620      	mov	r0, r4
 8001cde:	4629      	mov	r1, r5
 8001ce0:	f7fe fad4 	bl	800028c <__adddf3>
 8001ce4:	4603      	mov	r3, r0
 8001ce6:	460c      	mov	r4, r1
 8001ce8:	4625      	mov	r5, r4
 8001cea:	461c      	mov	r4, r3
 8001cec:	4b83      	ldr	r3, [pc, #524]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001cee:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
 8001cf2:	4618      	mov	r0, r3
 8001cf4:	f7fe fc16 	bl	8000524 <__aeabi_i2d>
 8001cf8:	a377      	add	r3, pc, #476	; (adr r3, 8001ed8 <calculateLineFollowingTermFlip+0x2c0>)
 8001cfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cfe:	f7fe fc7b 	bl	80005f8 <__aeabi_dmul>
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	4620      	mov	r0, r4
 8001d08:	4629      	mov	r1, r5
 8001d0a:	f7fe fabf 	bl	800028c <__adddf3>
 8001d0e:	4603      	mov	r3, r0
 8001d10:	460c      	mov	r4, r1
 8001d12:	4625      	mov	r5, r4
 8001d14:	461c      	mov	r4, r3
 8001d16:	4b79      	ldr	r3, [pc, #484]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001d18:	f9b3 300a 	ldrsh.w	r3, [r3, #10]
 8001d1c:	4618      	mov	r0, r3
 8001d1e:	f7fe fc01 	bl	8000524 <__aeabi_i2d>
 8001d22:	4602      	mov	r2, r0
 8001d24:	460b      	mov	r3, r1
 8001d26:	4620      	mov	r0, r4
 8001d28:	4629      	mov	r1, r5
 8001d2a:	f7fe faaf 	bl	800028c <__adddf3>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	460c      	mov	r4, r1
 8001d32:	4618      	mov	r0, r3
 8001d34:	4621      	mov	r1, r4
 8001d36:	f04f 0200 	mov.w	r2, #0
 8001d3a:	4b73      	ldr	r3, [pc, #460]	; (8001f08 <calculateLineFollowingTermFlip+0x2f0>)
 8001d3c:	f7fe fd86 	bl	800084c <__aeabi_ddiv>
 8001d40:	4603      	mov	r3, r0
 8001d42:	460c      	mov	r4, r1
 8001d44:	4625      	mov	r5, r4
 8001d46:	461c      	mov	r4, r3
 8001d48:	4b6c      	ldr	r3, [pc, #432]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001d4a:	f9b3 300c 	ldrsh.w	r3, [r3, #12]
 8001d4e:	4618      	mov	r0, r3
 8001d50:	f7fe fbe8 	bl	8000524 <__aeabi_i2d>
 8001d54:	4680      	mov	r8, r0
 8001d56:	4689      	mov	r9, r1
 8001d58:	4b68      	ldr	r3, [pc, #416]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001d5a:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 8001d5e:	4618      	mov	r0, r3
 8001d60:	f7fe fbe0 	bl	8000524 <__aeabi_i2d>
 8001d64:	a35c      	add	r3, pc, #368	; (adr r3, 8001ed8 <calculateLineFollowingTermFlip+0x2c0>)
 8001d66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d6a:	f7fe fc45 	bl	80005f8 <__aeabi_dmul>
 8001d6e:	4602      	mov	r2, r0
 8001d70:	460b      	mov	r3, r1
 8001d72:	4640      	mov	r0, r8
 8001d74:	4649      	mov	r1, r9
 8001d76:	f7fe fa89 	bl	800028c <__adddf3>
 8001d7a:	4602      	mov	r2, r0
 8001d7c:	460b      	mov	r3, r1
 8001d7e:	4690      	mov	r8, r2
 8001d80:	4699      	mov	r9, r3
 8001d82:	4b5e      	ldr	r3, [pc, #376]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001d84:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8001d88:	4618      	mov	r0, r3
 8001d8a:	f7fe fbcb 	bl	8000524 <__aeabi_i2d>
 8001d8e:	a350      	add	r3, pc, #320	; (adr r3, 8001ed0 <calculateLineFollowingTermFlip+0x2b8>)
 8001d90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001d94:	f7fe fc30 	bl	80005f8 <__aeabi_dmul>
 8001d98:	4602      	mov	r2, r0
 8001d9a:	460b      	mov	r3, r1
 8001d9c:	4640      	mov	r0, r8
 8001d9e:	4649      	mov	r1, r9
 8001da0:	f7fe fa74 	bl	800028c <__adddf3>
 8001da4:	4602      	mov	r2, r0
 8001da6:	460b      	mov	r3, r1
 8001da8:	4690      	mov	r8, r2
 8001daa:	4699      	mov	r9, r3
 8001dac:	4b53      	ldr	r3, [pc, #332]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001dae:	f9b3 3012 	ldrsh.w	r3, [r3, #18]
 8001db2:	4618      	mov	r0, r3
 8001db4:	f7fe fbb6 	bl	8000524 <__aeabi_i2d>
 8001db8:	a343      	add	r3, pc, #268	; (adr r3, 8001ec8 <calculateLineFollowingTermFlip+0x2b0>)
 8001dba:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001dbe:	f7fe fc1b 	bl	80005f8 <__aeabi_dmul>
 8001dc2:	4602      	mov	r2, r0
 8001dc4:	460b      	mov	r3, r1
 8001dc6:	4640      	mov	r0, r8
 8001dc8:	4649      	mov	r1, r9
 8001dca:	f7fe fa5f 	bl	800028c <__adddf3>
 8001dce:	4602      	mov	r2, r0
 8001dd0:	460b      	mov	r3, r1
 8001dd2:	4690      	mov	r8, r2
 8001dd4:	4699      	mov	r9, r3
 8001dd6:	4b49      	ldr	r3, [pc, #292]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001dd8:	f9b3 3014 	ldrsh.w	r3, [r3, #20]
 8001ddc:	4618      	mov	r0, r3
 8001dde:	f7fe fba1 	bl	8000524 <__aeabi_i2d>
 8001de2:	f04f 3233 	mov.w	r2, #858993459	; 0x33333333
 8001de6:	4b47      	ldr	r3, [pc, #284]	; (8001f04 <calculateLineFollowingTermFlip+0x2ec>)
 8001de8:	f7fe fc06 	bl	80005f8 <__aeabi_dmul>
 8001dec:	4602      	mov	r2, r0
 8001dee:	460b      	mov	r3, r1
 8001df0:	4640      	mov	r0, r8
 8001df2:	4649      	mov	r1, r9
 8001df4:	f7fe fa4a 	bl	800028c <__adddf3>
 8001df8:	4602      	mov	r2, r0
 8001dfa:	460b      	mov	r3, r1
 8001dfc:	4690      	mov	r8, r2
 8001dfe:	4699      	mov	r9, r3
 8001e00:	4b3e      	ldr	r3, [pc, #248]	; (8001efc <calculateLineFollowingTermFlip+0x2e4>)
 8001e02:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f7fe fb8c 	bl	8000524 <__aeabi_i2d>
 8001e0c:	f04f 0200 	mov.w	r2, #0
 8001e10:	4b3b      	ldr	r3, [pc, #236]	; (8001f00 <calculateLineFollowingTermFlip+0x2e8>)
 8001e12:	f7fe fbf1 	bl	80005f8 <__aeabi_dmul>
 8001e16:	4602      	mov	r2, r0
 8001e18:	460b      	mov	r3, r1
 8001e1a:	4640      	mov	r0, r8
 8001e1c:	4649      	mov	r1, r9
 8001e1e:	f7fe fa35 	bl	800028c <__adddf3>
 8001e22:	4602      	mov	r2, r0
 8001e24:	460b      	mov	r3, r1
 8001e26:	4610      	mov	r0, r2
 8001e28:	4619      	mov	r1, r3
 8001e2a:	f04f 0200 	mov.w	r2, #0
 8001e2e:	4b36      	ldr	r3, [pc, #216]	; (8001f08 <calculateLineFollowingTermFlip+0x2f0>)
 8001e30:	f7fe fd0c 	bl	800084c <__aeabi_ddiv>
 8001e34:	4602      	mov	r2, r0
 8001e36:	460b      	mov	r3, r1
 8001e38:	4620      	mov	r0, r4
 8001e3a:	4629      	mov	r1, r5
 8001e3c:	f7fe fa24 	bl	8000288 <__aeabi_dsub>
 8001e40:	4603      	mov	r3, r0
 8001e42:	460c      	mov	r4, r1
 8001e44:	4618      	mov	r0, r3
 8001e46:	4621      	mov	r1, r4
 8001e48:	f7fe fece 	bl	8000be8 <__aeabi_d2f>
 8001e4c:	4603      	mov	r3, r0
 8001e4e:	60fb      	str	r3, [r7, #12]
		//diff = ( ( sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] ) / 6 ) - ( ( sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11] ) / 6 );

		p = kp * diff; //P
 8001e50:	ed97 7a05 	vldr	s14, [r7, #20]
 8001e54:	edd7 7a03 	vldr	s15, [r7, #12]
 8001e58:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e5c:	edc7 7a02 	vstr	s15, [r7, #8]
		//i += ki * diff * DELTA_T; //I
		d = kd * (diff - pre_diff) / DELTA_T; //D
 8001e60:	4b2a      	ldr	r3, [pc, #168]	; (8001f0c <calculateLineFollowingTermFlip+0x2f4>)
 8001e62:	edd3 7a00 	vldr	s15, [r3]
 8001e66:	ed97 7a03 	vldr	s14, [r7, #12]
 8001e6a:	ee37 7a67 	vsub.f32	s14, s14, s15
 8001e6e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001e72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001e76:	ee17 0a90 	vmov	r0, s15
 8001e7a:	f7fe fb65 	bl	8000548 <__aeabi_f2d>
 8001e7e:	a318      	add	r3, pc, #96	; (adr r3, 8001ee0 <calculateLineFollowingTermFlip+0x2c8>)
 8001e80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001e84:	f7fe fce2 	bl	800084c <__aeabi_ddiv>
 8001e88:	4603      	mov	r3, r0
 8001e8a:	460c      	mov	r4, r1
 8001e8c:	4618      	mov	r0, r3
 8001e8e:	4621      	mov	r1, r4
 8001e90:	f7fe feaa 	bl	8000be8 <__aeabi_d2f>
 8001e94:	4603      	mov	r3, r0
 8001e96:	607b      	str	r3, [r7, #4]

		line_following_term = p + i + d;
 8001e98:	4b17      	ldr	r3, [pc, #92]	; (8001ef8 <calculateLineFollowingTermFlip+0x2e0>)
 8001e9a:	ed93 7a00 	vldr	s14, [r3]
 8001e9e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001ea2:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001ea6:	edd7 7a01 	vldr	s15, [r7, #4]
 8001eaa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001eae:	4b18      	ldr	r3, [pc, #96]	; (8001f10 <calculateLineFollowingTermFlip+0x2f8>)
 8001eb0:	edc3 7a00 	vstr	s15, [r3]

		//p_Deb = p;
		//d_Deb = d;
		//i_Deb = i;

		pre_diff = diff;
 8001eb4:	4a15      	ldr	r2, [pc, #84]	; (8001f0c <calculateLineFollowingTermFlip+0x2f4>)
 8001eb6:	68fb      	ldr	r3, [r7, #12]
 8001eb8:	6013      	str	r3, [r2, #0]
	}
}
 8001eba:	bf00      	nop
 8001ebc:	3718      	adds	r7, #24
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001ec4:	f3af 8000 	nop.w
 8001ec8:	66666666 	.word	0x66666666
 8001ecc:	3ff26666 	.word	0x3ff26666
 8001ed0:	9999999a 	.word	0x9999999a
 8001ed4:	3ff19999 	.word	0x3ff19999
 8001ed8:	cccccccd 	.word	0xcccccccd
 8001edc:	3ff0cccc 	.word	0x3ff0cccc
 8001ee0:	d2f1a9fc 	.word	0xd2f1a9fc
 8001ee4:	3f50624d 	.word	0x3f50624d
 8001ee8:	40733333 	.word	0x40733333
 8001eec:	3ca3d70a 	.word	0x3ca3d70a
 8001ef0:	20000276 	.word	0x20000276
 8001ef4:	20000277 	.word	0x20000277
 8001ef8:	20000284 	.word	0x20000284
 8001efc:	2001f008 	.word	0x2001f008
 8001f00:	3ff40000 	.word	0x3ff40000
 8001f04:	3ff33333 	.word	0x3ff33333
 8001f08:	40180000 	.word	0x40180000
 8001f0c:	20000280 	.word	0x20000280
 8001f10:	20000278 	.word	0x20000278

08001f14 <lineTraceFlip>:

void lineTraceFlip(void)
{
 8001f14:	b580      	push	{r7, lr}
 8001f16:	b086      	sub	sp, #24
 8001f18:	af00      	add	r7, sp, #0
	if(line_trace_enable_flag == 1){
 8001f1a:	4b52      	ldr	r3, [pc, #328]	; (8002064 <lineTraceFlip+0x150>)
 8001f1c:	f993 3000 	ldrsb.w	r3, [r3]
 8001f20:	2b01      	cmp	r3, #1
 8001f22:	f040 8097 	bne.w	8002054 <lineTraceFlip+0x140>

		float velocity_control_term = getVelocityControlTerm();
 8001f26:	f001 fb5f 	bl	80035e8 <getVelocityControlTerm>
 8001f2a:	ed87 0a05 	vstr	s0, [r7, #20]

		float limit = MAX_COUNTER_PERIOD * 0.8;
 8001f2e:	4b4e      	ldr	r3, [pc, #312]	; (8002068 <lineTraceFlip+0x154>)
 8001f30:	60fb      	str	r3, [r7, #12]

		if(velocity_control_term >= limit) velocity_control_term = limit;
 8001f32:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f36:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f3a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f3e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f42:	db02      	blt.n	8001f4a <lineTraceFlip+0x36>
 8001f44:	68fb      	ldr	r3, [r7, #12]
 8001f46:	617b      	str	r3, [r7, #20]
 8001f48:	e010      	b.n	8001f6c <lineTraceFlip+0x58>
		else if(velocity_control_term <= -limit) velocity_control_term = -limit;
 8001f4a:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f4e:	eef1 7a67 	vneg.f32	s15, s15
 8001f52:	ed97 7a05 	vldr	s14, [r7, #20]
 8001f56:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001f5a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f5e:	d805      	bhi.n	8001f6c <lineTraceFlip+0x58>
 8001f60:	edd7 7a03 	vldr	s15, [r7, #12]
 8001f64:	eef1 7a67 	vneg.f32	s15, s15
 8001f68:	edc7 7a05 	vstr	s15, [r7, #20]

		float exceeded = 0;
 8001f6c:	f04f 0300 	mov.w	r3, #0
 8001f70:	613b      	str	r3, [r7, #16]
		if(velocity_control_term + line_following_term >= MAX_COUNTER_PERIOD){
 8001f72:	4b3e      	ldr	r3, [pc, #248]	; (800206c <lineTraceFlip+0x158>)
 8001f74:	ed93 7a00 	vldr	s14, [r3]
 8001f78:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f80:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 8002070 <lineTraceFlip+0x15c>
 8001f84:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001f88:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001f8c:	db0d      	blt.n	8001faa <lineTraceFlip+0x96>
			exceeded = (velocity_control_term + line_following_term) - MAX_COUNTER_PERIOD;
 8001f8e:	4b37      	ldr	r3, [pc, #220]	; (800206c <lineTraceFlip+0x158>)
 8001f90:	ed93 7a00 	vldr	s14, [r3]
 8001f94:	edd7 7a05 	vldr	s15, [r7, #20]
 8001f98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001f9c:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8002070 <lineTraceFlip+0x15c>
 8001fa0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001fa4:	edc7 7a04 	vstr	s15, [r7, #16]
 8001fa8:	e01a      	b.n	8001fe0 <lineTraceFlip+0xcc>
		}
		else if(velocity_control_term - line_following_term <= -MAX_COUNTER_PERIOD){
 8001faa:	4b30      	ldr	r3, [pc, #192]	; (800206c <lineTraceFlip+0x158>)
 8001fac:	edd3 7a00 	vldr	s15, [r3]
 8001fb0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fb4:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fb8:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8002074 <lineTraceFlip+0x160>
 8001fbc:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001fc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001fc4:	d80c      	bhi.n	8001fe0 <lineTraceFlip+0xcc>
			exceeded = -MAX_COUNTER_PERIOD - (velocity_control_term - line_following_term);
 8001fc6:	4b29      	ldr	r3, [pc, #164]	; (800206c <lineTraceFlip+0x158>)
 8001fc8:	edd3 7a00 	vldr	s15, [r3]
 8001fcc:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fd4:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002074 <lineTraceFlip+0x160>
 8001fd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fdc:	edc7 7a04 	vstr	s15, [r7, #16]
		}

		velocity_control_term -= exceeded;
 8001fe0:	ed97 7a05 	vldr	s14, [r7, #20]
 8001fe4:	edd7 7a04 	vldr	s15, [r7, #16]
 8001fe8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001fec:	edc7 7a05 	vstr	s15, [r7, #20]
		line_following_term += exceeded;
 8001ff0:	4b1e      	ldr	r3, [pc, #120]	; (800206c <lineTraceFlip+0x158>)
 8001ff2:	ed93 7a00 	vldr	s14, [r3]
 8001ff6:	edd7 7a04 	vldr	s15, [r7, #16]
 8001ffa:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001ffe:	4b1b      	ldr	r3, [pc, #108]	; (800206c <lineTraceFlip+0x158>)
 8002000:	edc3 7a00 	vstr	s15, [r3]



		float motor_l = velocity_control_term + line_following_term;
 8002004:	4b19      	ldr	r3, [pc, #100]	; (800206c <lineTraceFlip+0x158>)
 8002006:	edd3 7a00 	vldr	s15, [r3]
 800200a:	ed97 7a05 	vldr	s14, [r7, #20]
 800200e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002012:	edc7 7a02 	vstr	s15, [r7, #8]
		float motor_r = velocity_control_term - line_following_term;
 8002016:	4b15      	ldr	r3, [pc, #84]	; (800206c <lineTraceFlip+0x158>)
 8002018:	edd3 7a00 	vldr	s15, [r3]
 800201c:	ed97 7a05 	vldr	s14, [r7, #20]
 8002020:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002024:	edc7 7a01 	vstr	s15, [r7, #4]

		//float motor_l = velocity_control_term ;
		//float motor_r = velocity_control_term ;


		mon_velo_term = velocity_control_term;
 8002028:	4a13      	ldr	r2, [pc, #76]	; (8002078 <lineTraceFlip+0x164>)
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	6013      	str	r3, [r2, #0]
		//motor_r_Deb = motor_r;

		//float motor_l = 500;
		//float motor_r = 500;

		setMotor(motor_l, motor_r);
 800202e:	edd7 7a02 	vldr	s15, [r7, #8]
 8002032:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002036:	ee17 3a90 	vmov	r3, s15
 800203a:	b21b      	sxth	r3, r3
 800203c:	edd7 7a01 	vldr	s15, [r7, #4]
 8002040:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002044:	ee17 2a90 	vmov	r2, s15
 8002048:	b212      	sxth	r2, r2
 800204a:	4611      	mov	r1, r2
 800204c:	4618      	mov	r0, r3
 800204e:	f002 fd2b 	bl	8004aa8 <setMotor>
	}
	else
	{
		setMotor(0, 0);
	}
}
 8002052:	e003      	b.n	800205c <lineTraceFlip+0x148>
		setMotor(0, 0);
 8002054:	2100      	movs	r1, #0
 8002056:	2000      	movs	r0, #0
 8002058:	f002 fd26 	bl	8004aa8 <setMotor>
}
 800205c:	bf00      	nop
 800205e:	3718      	adds	r7, #24
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	20000276 	.word	0x20000276
 8002068:	44a7e666 	.word	0x44a7e666
 800206c:	20000278 	.word	0x20000278
 8002070:	44d1e000 	.word	0x44d1e000
 8002074:	c4d1e000 	.word	0xc4d1e000
 8002078:	2001f0ec 	.word	0x2001f0ec

0800207c <startLineTrace>:

void startLineTrace()
{
 800207c:	b480      	push	{r7}
 800207e:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 1;
 8002080:	4b05      	ldr	r3, [pc, #20]	; (8002098 <startLineTrace+0x1c>)
 8002082:	2201      	movs	r2, #1
 8002084:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 8002086:	4b05      	ldr	r3, [pc, #20]	; (800209c <startLineTrace+0x20>)
 8002088:	2201      	movs	r2, #1
 800208a:	701a      	strb	r2, [r3, #0]
}
 800208c:	bf00      	nop
 800208e:	46bd      	mov	sp, r7
 8002090:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002094:	4770      	bx	lr
 8002096:	bf00      	nop
 8002098:	20000276 	.word	0x20000276
 800209c:	20000277 	.word	0x20000277

080020a0 <stopLineTrace>:

void stopLineTrace()
{
 80020a0:	b480      	push	{r7}
 80020a2:	af00      	add	r7, sp, #0
	line_trace_enable_flag = 0;
 80020a4:	4b05      	ldr	r3, [pc, #20]	; (80020bc <stopLineTrace+0x1c>)
 80020a6:	2200      	movs	r2, #0
 80020a8:	701a      	strb	r2, [r3, #0]
	line_following_term = 0;
 80020aa:	4b05      	ldr	r3, [pc, #20]	; (80020c0 <stopLineTrace+0x20>)
 80020ac:	f04f 0200 	mov.w	r2, #0
 80020b0:	601a      	str	r2, [r3, #0]
	//setMotor(0, 0);
}
 80020b2:	bf00      	nop
 80020b4:	46bd      	mov	sp, r7
 80020b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ba:	4770      	bx	lr
 80020bc:	20000276 	.word	0x20000276
 80020c0:	20000278 	.word	0x20000278

080020c4 <checkCourseOut>:

void checkCourseOut(void)
{
 80020c4:	b480      	push	{r7}
 80020c6:	b083      	sub	sp, #12
 80020c8:	af00      	add	r7, sp, #0
	uint16_t all_sensor;
	static uint16_t dark_cnt;

	all_sensor = (sensor[0] + sensor[1] + sensor[2] + sensor[3] + sensor[4] + sensor[5] + sensor[6] + sensor[7] + sensor[8] + sensor[9] + sensor[10] + sensor[11]) / 12;
 80020ca:	4b2b      	ldr	r3, [pc, #172]	; (8002178 <checkCourseOut+0xb4>)
 80020cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020d0:	461a      	mov	r2, r3
 80020d2:	4b29      	ldr	r3, [pc, #164]	; (8002178 <checkCourseOut+0xb4>)
 80020d4:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80020d8:	4413      	add	r3, r2
 80020da:	4a27      	ldr	r2, [pc, #156]	; (8002178 <checkCourseOut+0xb4>)
 80020dc:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80020e0:	4413      	add	r3, r2
 80020e2:	4a25      	ldr	r2, [pc, #148]	; (8002178 <checkCourseOut+0xb4>)
 80020e4:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80020e8:	4413      	add	r3, r2
 80020ea:	4a23      	ldr	r2, [pc, #140]	; (8002178 <checkCourseOut+0xb4>)
 80020ec:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80020f0:	4413      	add	r3, r2
 80020f2:	4a21      	ldr	r2, [pc, #132]	; (8002178 <checkCourseOut+0xb4>)
 80020f4:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80020f8:	4413      	add	r3, r2
 80020fa:	4a1f      	ldr	r2, [pc, #124]	; (8002178 <checkCourseOut+0xb4>)
 80020fc:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 8002100:	4413      	add	r3, r2
 8002102:	4a1d      	ldr	r2, [pc, #116]	; (8002178 <checkCourseOut+0xb4>)
 8002104:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002108:	4413      	add	r3, r2
 800210a:	4a1b      	ldr	r2, [pc, #108]	; (8002178 <checkCourseOut+0xb4>)
 800210c:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002110:	4413      	add	r3, r2
 8002112:	4a19      	ldr	r2, [pc, #100]	; (8002178 <checkCourseOut+0xb4>)
 8002114:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8002118:	4413      	add	r3, r2
 800211a:	4a17      	ldr	r2, [pc, #92]	; (8002178 <checkCourseOut+0xb4>)
 800211c:	f9b2 2014 	ldrsh.w	r2, [r2, #20]
 8002120:	4413      	add	r3, r2
 8002122:	4a15      	ldr	r2, [pc, #84]	; (8002178 <checkCourseOut+0xb4>)
 8002124:	f9b2 2016 	ldrsh.w	r2, [r2, #22]
 8002128:	4413      	add	r3, r2
 800212a:	4a14      	ldr	r2, [pc, #80]	; (800217c <checkCourseOut+0xb8>)
 800212c:	fb82 1203 	smull	r1, r2, r2, r3
 8002130:	1052      	asrs	r2, r2, #1
 8002132:	17db      	asrs	r3, r3, #31
 8002134:	1ad3      	subs	r3, r2, r3
 8002136:	80fb      	strh	r3, [r7, #6]
	if(all_sensor > 900){
 8002138:	88fb      	ldrh	r3, [r7, #6]
 800213a:	f5b3 7f61 	cmp.w	r3, #900	; 0x384
 800213e:	d906      	bls.n	800214e <checkCourseOut+0x8a>
		dark_cnt++;
 8002140:	4b0f      	ldr	r3, [pc, #60]	; (8002180 <checkCourseOut+0xbc>)
 8002142:	881b      	ldrh	r3, [r3, #0]
 8002144:	3301      	adds	r3, #1
 8002146:	b29a      	uxth	r2, r3
 8002148:	4b0d      	ldr	r3, [pc, #52]	; (8002180 <checkCourseOut+0xbc>)
 800214a:	801a      	strh	r2, [r3, #0]
 800214c:	e002      	b.n	8002154 <checkCourseOut+0x90>
	}
	else dark_cnt = 0;
 800214e:	4b0c      	ldr	r3, [pc, #48]	; (8002180 <checkCourseOut+0xbc>)
 8002150:	2200      	movs	r2, #0
 8002152:	801a      	strh	r2, [r3, #0]

	if(dark_cnt >= SENSOR_ALL_DARK) dark_flag = true;
 8002154:	4b0a      	ldr	r3, [pc, #40]	; (8002180 <checkCourseOut+0xbc>)
 8002156:	881b      	ldrh	r3, [r3, #0]
 8002158:	2b13      	cmp	r3, #19
 800215a:	d903      	bls.n	8002164 <checkCourseOut+0xa0>
 800215c:	4b09      	ldr	r3, [pc, #36]	; (8002184 <checkCourseOut+0xc0>)
 800215e:	2201      	movs	r2, #1
 8002160:	701a      	strb	r2, [r3, #0]
	else dark_flag = false;

}
 8002162:	e002      	b.n	800216a <checkCourseOut+0xa6>
	else dark_flag = false;
 8002164:	4b07      	ldr	r3, [pc, #28]	; (8002184 <checkCourseOut+0xc0>)
 8002166:	2200      	movs	r2, #0
 8002168:	701a      	strb	r2, [r3, #0]
}
 800216a:	bf00      	nop
 800216c:	370c      	adds	r7, #12
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr
 8002176:	bf00      	nop
 8002178:	2001f008 	.word	0x2001f008
 800217c:	2aaaaaab 	.word	0x2aaaaaab
 8002180:	20000288 	.word	0x20000288
 8002184:	2000027c 	.word	0x2000027c

08002188 <getCouseOutFlag>:
	motor_l_Deb = mon_deb_l;
	motor_r_Deb = mon_deb_r;
}

bool getCouseOutFlag()
{
 8002188:	b480      	push	{r7}
 800218a:	af00      	add	r7, sp, #0
	return dark_flag;
 800218c:	4b03      	ldr	r3, [pc, #12]	; (800219c <getCouseOutFlag+0x14>)
 800218e:	781b      	ldrb	r3, [r3, #0]
}
 8002190:	4618      	mov	r0, r3
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	2000027c 	.word	0x2000027c

080021a0 <initADC>:
static int16_t side_sensorL_buffer[10];

static uint8_t L_index = 1;

void initADC()
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
	HAL_ADC_Start_DMA(&hadc1, (uint32_t *) side_adc_value, SIDE_LINESENSOR_ADC_NUM);
 80021a4:	2202      	movs	r2, #2
 80021a6:	4905      	ldr	r1, [pc, #20]	; (80021bc <initADC+0x1c>)
 80021a8:	4805      	ldr	r0, [pc, #20]	; (80021c0 <initADC+0x20>)
 80021aa:	f004 fc21 	bl	80069f0 <HAL_ADC_Start_DMA>
	HAL_ADC_Start_DMA(&hadc2, (uint32_t *) adc_value, LINESENSOR_ADC_NUM);
 80021ae:	220c      	movs	r2, #12
 80021b0:	4904      	ldr	r1, [pc, #16]	; (80021c4 <initADC+0x24>)
 80021b2:	4805      	ldr	r0, [pc, #20]	; (80021c8 <initADC+0x28>)
 80021b4:	f004 fc1c 	bl	80069f0 <HAL_ADC_Start_DMA>
}
 80021b8:	bf00      	nop
 80021ba:	bd80      	pop	{r7, pc}
 80021bc:	200002a4 	.word	0x200002a4
 80021c0:	2001f140 	.word	0x2001f140
 80021c4:	2000028c 	.word	0x2000028c
 80021c8:	2001f0f0 	.word	0x2001f0f0

080021cc <storeAnalogSensorBuffer>:

void storeAnalogSensorBuffer(void)
{
 80021cc:	b480      	push	{r7}
 80021ce:	af00      	add	r7, sp, #0
	sensor11_buffer[index] = adc_value[11];

	side_sensorR_buffer[index] = side_adc_value[1];
	side_sensorL_buffer[index] = side_adc_value[0];*/

	sensor1_buffer[L_index] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 80021d0:	4bc9      	ldr	r3, [pc, #804]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 80021d2:	885b      	ldrh	r3, [r3, #2]
 80021d4:	ee07 3a90 	vmov	s15, r3
 80021d8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021dc:	4bc7      	ldr	r3, [pc, #796]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 80021de:	edd3 7a01 	vldr	s15, [r3, #4]
 80021e2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80021e6:	4bc6      	ldr	r3, [pc, #792]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 80021e8:	ed93 7a01 	vldr	s14, [r3, #4]
 80021ec:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80021f0:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 8002504 <storeAnalogSensorBuffer+0x338>
 80021f4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80021f8:	4bc3      	ldr	r3, [pc, #780]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	461a      	mov	r2, r3
 80021fe:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002202:	ee17 3a90 	vmov	r3, s15
 8002206:	b219      	sxth	r1, r3
 8002208:	4bc0      	ldr	r3, [pc, #768]	; (800250c <storeAnalogSensorBuffer+0x340>)
 800220a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor0_buffer[L_index] = ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 800220e:	4bba      	ldr	r3, [pc, #744]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 8002210:	881b      	ldrh	r3, [r3, #0]
 8002212:	ee07 3a90 	vmov	s15, r3
 8002216:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800221a:	4bb8      	ldr	r3, [pc, #736]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 800221c:	edd3 7a00 	vldr	s15, [r3]
 8002220:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002224:	4bb6      	ldr	r3, [pc, #728]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 8002226:	ed93 7a00 	vldr	s14, [r3]
 800222a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800222e:	ed9f 7ab5 	vldr	s14, [pc, #724]	; 8002504 <storeAnalogSensorBuffer+0x338>
 8002232:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002236:	4bb4      	ldr	r3, [pc, #720]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 8002238:	781b      	ldrb	r3, [r3, #0]
 800223a:	461a      	mov	r2, r3
 800223c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002240:	ee17 3a90 	vmov	r3, s15
 8002244:	b219      	sxth	r1, r3
 8002246:	4bb2      	ldr	r3, [pc, #712]	; (8002510 <storeAnalogSensorBuffer+0x344>)
 8002248:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor2_buffer[L_index] = ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 800224c:	4baa      	ldr	r3, [pc, #680]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 800224e:	889b      	ldrh	r3, [r3, #4]
 8002250:	ee07 3a90 	vmov	s15, r3
 8002254:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002258:	4ba8      	ldr	r3, [pc, #672]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 800225a:	edd3 7a02 	vldr	s15, [r3, #8]
 800225e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002262:	4ba7      	ldr	r3, [pc, #668]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 8002264:	ed93 7a02 	vldr	s14, [r3, #8]
 8002268:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800226c:	ed9f 7aa5 	vldr	s14, [pc, #660]	; 8002504 <storeAnalogSensorBuffer+0x338>
 8002270:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002274:	4ba4      	ldr	r3, [pc, #656]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 8002276:	781b      	ldrb	r3, [r3, #0]
 8002278:	461a      	mov	r2, r3
 800227a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800227e:	ee17 3a90 	vmov	r3, s15
 8002282:	b219      	sxth	r1, r3
 8002284:	4ba3      	ldr	r3, [pc, #652]	; (8002514 <storeAnalogSensorBuffer+0x348>)
 8002286:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor3_buffer[L_index] = ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 800228a:	4b9b      	ldr	r3, [pc, #620]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 800228c:	88db      	ldrh	r3, [r3, #6]
 800228e:	ee07 3a90 	vmov	s15, r3
 8002292:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002296:	4b99      	ldr	r3, [pc, #612]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 8002298:	edd3 7a03 	vldr	s15, [r3, #12]
 800229c:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022a0:	4b97      	ldr	r3, [pc, #604]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 80022a2:	ed93 7a03 	vldr	s14, [r3, #12]
 80022a6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022aa:	ed9f 7a96 	vldr	s14, [pc, #600]	; 8002504 <storeAnalogSensorBuffer+0x338>
 80022ae:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022b2:	4b95      	ldr	r3, [pc, #596]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80022b4:	781b      	ldrb	r3, [r3, #0]
 80022b6:	461a      	mov	r2, r3
 80022b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022bc:	ee17 3a90 	vmov	r3, s15
 80022c0:	b219      	sxth	r1, r3
 80022c2:	4b95      	ldr	r3, [pc, #596]	; (8002518 <storeAnalogSensorBuffer+0x34c>)
 80022c4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor4_buffer[L_index] = ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 80022c8:	4b8b      	ldr	r3, [pc, #556]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 80022ca:	891b      	ldrh	r3, [r3, #8]
 80022cc:	ee07 3a90 	vmov	s15, r3
 80022d0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80022d4:	4b89      	ldr	r3, [pc, #548]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 80022d6:	edd3 7a04 	vldr	s15, [r3, #16]
 80022da:	ee77 6a67 	vsub.f32	s13, s14, s15
 80022de:	4b88      	ldr	r3, [pc, #544]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 80022e0:	ed93 7a04 	vldr	s14, [r3, #16]
 80022e4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80022e8:	ed9f 7a86 	vldr	s14, [pc, #536]	; 8002504 <storeAnalogSensorBuffer+0x338>
 80022ec:	ee67 7a87 	vmul.f32	s15, s15, s14
 80022f0:	4b85      	ldr	r3, [pc, #532]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80022f2:	781b      	ldrb	r3, [r3, #0]
 80022f4:	461a      	mov	r2, r3
 80022f6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80022fa:	ee17 3a90 	vmov	r3, s15
 80022fe:	b219      	sxth	r1, r3
 8002300:	4b86      	ldr	r3, [pc, #536]	; (800251c <storeAnalogSensorBuffer+0x350>)
 8002302:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor5_buffer[L_index] = ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 8002306:	4b7c      	ldr	r3, [pc, #496]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 8002308:	895b      	ldrh	r3, [r3, #10]
 800230a:	ee07 3a90 	vmov	s15, r3
 800230e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002312:	4b7a      	ldr	r3, [pc, #488]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 8002314:	edd3 7a05 	vldr	s15, [r3, #20]
 8002318:	ee77 6a67 	vsub.f32	s13, s14, s15
 800231c:	4b78      	ldr	r3, [pc, #480]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 800231e:	ed93 7a05 	vldr	s14, [r3, #20]
 8002322:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002326:	ed9f 7a77 	vldr	s14, [pc, #476]	; 8002504 <storeAnalogSensorBuffer+0x338>
 800232a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800232e:	4b76      	ldr	r3, [pc, #472]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	461a      	mov	r2, r3
 8002334:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002338:	ee17 3a90 	vmov	r3, s15
 800233c:	b219      	sxth	r1, r3
 800233e:	4b78      	ldr	r3, [pc, #480]	; (8002520 <storeAnalogSensorBuffer+0x354>)
 8002340:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor6_buffer[L_index] = ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 8002344:	4b6c      	ldr	r3, [pc, #432]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 8002346:	899b      	ldrh	r3, [r3, #12]
 8002348:	ee07 3a90 	vmov	s15, r3
 800234c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002350:	4b6a      	ldr	r3, [pc, #424]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 8002352:	edd3 7a06 	vldr	s15, [r3, #24]
 8002356:	ee77 6a67 	vsub.f32	s13, s14, s15
 800235a:	4b69      	ldr	r3, [pc, #420]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 800235c:	ed93 7a06 	vldr	s14, [r3, #24]
 8002360:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002364:	ed9f 7a67 	vldr	s14, [pc, #412]	; 8002504 <storeAnalogSensorBuffer+0x338>
 8002368:	ee67 7a87 	vmul.f32	s15, s15, s14
 800236c:	4b66      	ldr	r3, [pc, #408]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 800236e:	781b      	ldrb	r3, [r3, #0]
 8002370:	461a      	mov	r2, r3
 8002372:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002376:	ee17 3a90 	vmov	r3, s15
 800237a:	b219      	sxth	r1, r3
 800237c:	4b69      	ldr	r3, [pc, #420]	; (8002524 <storeAnalogSensorBuffer+0x358>)
 800237e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor7_buffer[L_index] = ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 8002382:	4b5d      	ldr	r3, [pc, #372]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 8002384:	89db      	ldrh	r3, [r3, #14]
 8002386:	ee07 3a90 	vmov	s15, r3
 800238a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800238e:	4b5b      	ldr	r3, [pc, #364]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 8002390:	edd3 7a07 	vldr	s15, [r3, #28]
 8002394:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002398:	4b59      	ldr	r3, [pc, #356]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 800239a:	ed93 7a07 	vldr	s14, [r3, #28]
 800239e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023a2:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8002504 <storeAnalogSensorBuffer+0x338>
 80023a6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023aa:	4b57      	ldr	r3, [pc, #348]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80023ac:	781b      	ldrb	r3, [r3, #0]
 80023ae:	461a      	mov	r2, r3
 80023b0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023b4:	ee17 3a90 	vmov	r3, s15
 80023b8:	b219      	sxth	r1, r3
 80023ba:	4b5b      	ldr	r3, [pc, #364]	; (8002528 <storeAnalogSensorBuffer+0x35c>)
 80023bc:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor8_buffer[L_index] = ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 80023c0:	4b4d      	ldr	r3, [pc, #308]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 80023c2:	8a1b      	ldrh	r3, [r3, #16]
 80023c4:	ee07 3a90 	vmov	s15, r3
 80023c8:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80023cc:	4b4b      	ldr	r3, [pc, #300]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 80023ce:	edd3 7a08 	vldr	s15, [r3, #32]
 80023d2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80023d6:	4b4a      	ldr	r3, [pc, #296]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 80023d8:	ed93 7a08 	vldr	s14, [r3, #32]
 80023dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80023e0:	ed9f 7a48 	vldr	s14, [pc, #288]	; 8002504 <storeAnalogSensorBuffer+0x338>
 80023e4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80023e8:	4b47      	ldr	r3, [pc, #284]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80023ea:	781b      	ldrb	r3, [r3, #0]
 80023ec:	461a      	mov	r2, r3
 80023ee:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80023f2:	ee17 3a90 	vmov	r3, s15
 80023f6:	b219      	sxth	r1, r3
 80023f8:	4b4c      	ldr	r3, [pc, #304]	; (800252c <storeAnalogSensorBuffer+0x360>)
 80023fa:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor9_buffer[L_index] = ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 80023fe:	4b3e      	ldr	r3, [pc, #248]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 8002400:	8a5b      	ldrh	r3, [r3, #18]
 8002402:	ee07 3a90 	vmov	s15, r3
 8002406:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800240a:	4b3c      	ldr	r3, [pc, #240]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 800240c:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8002410:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002414:	4b3a      	ldr	r3, [pc, #232]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 8002416:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 800241a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800241e:	ed9f 7a39 	vldr	s14, [pc, #228]	; 8002504 <storeAnalogSensorBuffer+0x338>
 8002422:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002426:	4b38      	ldr	r3, [pc, #224]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 8002428:	781b      	ldrb	r3, [r3, #0]
 800242a:	461a      	mov	r2, r3
 800242c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002430:	ee17 3a90 	vmov	r3, s15
 8002434:	b219      	sxth	r1, r3
 8002436:	4b3e      	ldr	r3, [pc, #248]	; (8002530 <storeAnalogSensorBuffer+0x364>)
 8002438:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor10_buffer[L_index] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 800243c:	4b2e      	ldr	r3, [pc, #184]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 800243e:	8a9b      	ldrh	r3, [r3, #20]
 8002440:	ee07 3a90 	vmov	s15, r3
 8002444:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002448:	4b2c      	ldr	r3, [pc, #176]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 800244a:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800244e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002452:	4b2b      	ldr	r3, [pc, #172]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 8002454:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8002458:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800245c:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002504 <storeAnalogSensorBuffer+0x338>
 8002460:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002464:	4b28      	ldr	r3, [pc, #160]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 8002466:	781b      	ldrb	r3, [r3, #0]
 8002468:	461a      	mov	r2, r3
 800246a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800246e:	ee17 3a90 	vmov	r3, s15
 8002472:	b219      	sxth	r1, r3
 8002474:	4b2f      	ldr	r3, [pc, #188]	; (8002534 <storeAnalogSensorBuffer+0x368>)
 8002476:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	sensor11_buffer[L_index] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 800247a:	4b1f      	ldr	r3, [pc, #124]	; (80024f8 <storeAnalogSensorBuffer+0x32c>)
 800247c:	8adb      	ldrh	r3, [r3, #22]
 800247e:	ee07 3a90 	vmov	s15, r3
 8002482:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002486:	4b1d      	ldr	r3, [pc, #116]	; (80024fc <storeAnalogSensorBuffer+0x330>)
 8002488:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 800248c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002490:	4b1b      	ldr	r3, [pc, #108]	; (8002500 <storeAnalogSensorBuffer+0x334>)
 8002492:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8002496:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800249a:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8002504 <storeAnalogSensorBuffer+0x338>
 800249e:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024a2:	4b19      	ldr	r3, [pc, #100]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80024a4:	781b      	ldrb	r3, [r3, #0]
 80024a6:	461a      	mov	r2, r3
 80024a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ac:	ee17 3a90 	vmov	r3, s15
 80024b0:	b219      	sxth	r1, r3
 80024b2:	4b21      	ldr	r3, [pc, #132]	; (8002538 <storeAnalogSensorBuffer+0x36c>)
 80024b4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
//	sensor[10] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
//	sensor[11] = ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;



	side_sensorR_buffer[L_index] = ((side_adc_value[1] - side_offset_values[1]) / side_sensor_coefficient[1]) * 1000;
 80024b8:	4b20      	ldr	r3, [pc, #128]	; (800253c <storeAnalogSensorBuffer+0x370>)
 80024ba:	885b      	ldrh	r3, [r3, #2]
 80024bc:	ee07 3a90 	vmov	s15, r3
 80024c0:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80024c4:	4b1e      	ldr	r3, [pc, #120]	; (8002540 <storeAnalogSensorBuffer+0x374>)
 80024c6:	edd3 7a01 	vldr	s15, [r3, #4]
 80024ca:	ee77 6a67 	vsub.f32	s13, s14, s15
 80024ce:	4b1d      	ldr	r3, [pc, #116]	; (8002544 <storeAnalogSensorBuffer+0x378>)
 80024d0:	ed93 7a01 	vldr	s14, [r3, #4]
 80024d4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80024d8:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 8002504 <storeAnalogSensorBuffer+0x338>
 80024dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80024e0:	4b09      	ldr	r3, [pc, #36]	; (8002508 <storeAnalogSensorBuffer+0x33c>)
 80024e2:	781b      	ldrb	r3, [r3, #0]
 80024e4:	461a      	mov	r2, r3
 80024e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80024ea:	ee17 3a90 	vmov	r3, s15
 80024ee:	b219      	sxth	r1, r3
 80024f0:	4b15      	ldr	r3, [pc, #84]	; (8002548 <storeAnalogSensorBuffer+0x37c>)
 80024f2:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 80024f6:	e029      	b.n	800254c <storeAnalogSensorBuffer+0x380>
 80024f8:	2000028c 	.word	0x2000028c
 80024fc:	2001efc8 	.word	0x2001efc8
 8002500:	2001f02c 	.word	0x2001f02c
 8002504:	447a0000 	.word	0x447a0000
 8002508:	20000030 	.word	0x20000030
 800250c:	200002bc 	.word	0x200002bc
 8002510:	200002a8 	.word	0x200002a8
 8002514:	200002d0 	.word	0x200002d0
 8002518:	200002e4 	.word	0x200002e4
 800251c:	200002f8 	.word	0x200002f8
 8002520:	2000030c 	.word	0x2000030c
 8002524:	20000320 	.word	0x20000320
 8002528:	20000334 	.word	0x20000334
 800252c:	20000348 	.word	0x20000348
 8002530:	2000035c 	.word	0x2000035c
 8002534:	20000370 	.word	0x20000370
 8002538:	20000384 	.word	0x20000384
 800253c:	200002a4 	.word	0x200002a4
 8002540:	2001efc0 	.word	0x2001efc0
 8002544:	2001f000 	.word	0x2001f000
 8002548:	20000398 	.word	0x20000398
	side_sensorL_buffer[L_index] = ((side_adc_value[0] - side_offset_values[0]) / side_sensor_coefficient[0]) * 1000;
 800254c:	4b14      	ldr	r3, [pc, #80]	; (80025a0 <storeAnalogSensorBuffer+0x3d4>)
 800254e:	881b      	ldrh	r3, [r3, #0]
 8002550:	ee07 3a90 	vmov	s15, r3
 8002554:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002558:	4b12      	ldr	r3, [pc, #72]	; (80025a4 <storeAnalogSensorBuffer+0x3d8>)
 800255a:	edd3 7a00 	vldr	s15, [r3]
 800255e:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002562:	4b11      	ldr	r3, [pc, #68]	; (80025a8 <storeAnalogSensorBuffer+0x3dc>)
 8002564:	ed93 7a00 	vldr	s14, [r3]
 8002568:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800256c:	ed9f 7a0f 	vldr	s14, [pc, #60]	; 80025ac <storeAnalogSensorBuffer+0x3e0>
 8002570:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002574:	4b0e      	ldr	r3, [pc, #56]	; (80025b0 <storeAnalogSensorBuffer+0x3e4>)
 8002576:	781b      	ldrb	r3, [r3, #0]
 8002578:	461a      	mov	r2, r3
 800257a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800257e:	ee17 3a90 	vmov	r3, s15
 8002582:	b219      	sxth	r1, r3
 8002584:	4b0b      	ldr	r3, [pc, #44]	; (80025b4 <storeAnalogSensorBuffer+0x3e8>)
 8002586:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]

	L_index++;
 800258a:	4b09      	ldr	r3, [pc, #36]	; (80025b0 <storeAnalogSensorBuffer+0x3e4>)
 800258c:	781b      	ldrb	r3, [r3, #0]
 800258e:	3301      	adds	r3, #1
 8002590:	b2da      	uxtb	r2, r3
 8002592:	4b07      	ldr	r3, [pc, #28]	; (80025b0 <storeAnalogSensorBuffer+0x3e4>)
 8002594:	701a      	strb	r2, [r3, #0]
}
 8002596:	bf00      	nop
 8002598:	46bd      	mov	sp, r7
 800259a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800259e:	4770      	bx	lr
 80025a0:	200002a4 	.word	0x200002a4
 80025a4:	2001efc0 	.word	0x2001efc0
 80025a8:	2001f000 	.word	0x2001f000
 80025ac:	447a0000 	.word	0x447a0000
 80025b0:	20000030 	.word	0x20000030
 80025b4:	200003ac 	.word	0x200003ac

080025b8 <updateAnalogSensor>:

void updateAnalogSensor(void) {
 80025b8:	b480      	push	{r7}
 80025ba:	b083      	sub	sp, #12
 80025bc:	af00      	add	r7, sp, #0
	sensor[8] = ( sensor8_buffer[0] + sensor8_buffer[1] + sensor8_buffer[2] + sensor8_buffer[3] + sensor8_buffer[4] + sensor8_buffer[5] + sensor8_buffer[6] + sensor8_buffer[7] + sensor8_buffer[8] + sensor8_buffer[9] ) / index;
	sensor[9] = ( sensor9_buffer[0] + sensor9_buffer[1] + sensor9_buffer[2] + sensor9_buffer[3] + sensor9_buffer[4] + sensor9_buffer[5] + sensor9_buffer[6] + sensor9_buffer[7] + sensor9_buffer[8] + sensor9_buffer[9] ) / index;
	sensor[10] = ( sensor10_buffer[0] + sensor10_buffer[1] + sensor10_buffer[2] + sensor10_buffer[3] + sensor10_buffer[4] + sensor10_buffer[5] + sensor10_buffer[6] + sensor10_buffer[7] + sensor10_buffer[8] + sensor10_buffer[9] ) / index;
	sensor[11] = ( sensor11_buffer[0] + sensor11_buffer[1] + sensor11_buffer[2] + sensor11_buffer[3] + sensor11_buffer[4] + sensor11_buffer[5] + sensor11_buffer[6] + sensor11_buffer[7] + sensor11_buffer[8] + sensor11_buffer[9] ) / index;
*/
	sensor[0] =  ((adc_value[0] - offset_values[0]) / sensor_coefficient[0]) * 1000;
 80025be:	4bc9      	ldr	r3, [pc, #804]	; (80028e4 <updateAnalogSensor+0x32c>)
 80025c0:	881b      	ldrh	r3, [r3, #0]
 80025c2:	ee07 3a90 	vmov	s15, r3
 80025c6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80025ca:	4bc7      	ldr	r3, [pc, #796]	; (80028e8 <updateAnalogSensor+0x330>)
 80025cc:	edd3 7a00 	vldr	s15, [r3]
 80025d0:	ee77 6a67 	vsub.f32	s13, s14, s15
 80025d4:	4bc5      	ldr	r3, [pc, #788]	; (80028ec <updateAnalogSensor+0x334>)
 80025d6:	ed93 7a00 	vldr	s14, [r3]
 80025da:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80025de:	ed9f 7ac4 	vldr	s14, [pc, #784]	; 80028f0 <updateAnalogSensor+0x338>
 80025e2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80025e6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80025ea:	ee17 3a90 	vmov	r3, s15
 80025ee:	b21a      	sxth	r2, r3
 80025f0:	4bc0      	ldr	r3, [pc, #768]	; (80028f4 <updateAnalogSensor+0x33c>)
 80025f2:	801a      	strh	r2, [r3, #0]
	sensor[1] =  ((adc_value[1] - offset_values[1]) / sensor_coefficient[1]) * 1000;
 80025f4:	4bbb      	ldr	r3, [pc, #748]	; (80028e4 <updateAnalogSensor+0x32c>)
 80025f6:	885b      	ldrh	r3, [r3, #2]
 80025f8:	ee07 3a90 	vmov	s15, r3
 80025fc:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002600:	4bb9      	ldr	r3, [pc, #740]	; (80028e8 <updateAnalogSensor+0x330>)
 8002602:	edd3 7a01 	vldr	s15, [r3, #4]
 8002606:	ee77 6a67 	vsub.f32	s13, s14, s15
 800260a:	4bb8      	ldr	r3, [pc, #736]	; (80028ec <updateAnalogSensor+0x334>)
 800260c:	ed93 7a01 	vldr	s14, [r3, #4]
 8002610:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002614:	ed9f 7ab6 	vldr	s14, [pc, #728]	; 80028f0 <updateAnalogSensor+0x338>
 8002618:	ee67 7a87 	vmul.f32	s15, s15, s14
 800261c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002620:	ee17 3a90 	vmov	r3, s15
 8002624:	b21a      	sxth	r2, r3
 8002626:	4bb3      	ldr	r3, [pc, #716]	; (80028f4 <updateAnalogSensor+0x33c>)
 8002628:	805a      	strh	r2, [r3, #2]
	sensor[2] =  ((adc_value[2] - offset_values[2]) / sensor_coefficient[2]) * 1000;
 800262a:	4bae      	ldr	r3, [pc, #696]	; (80028e4 <updateAnalogSensor+0x32c>)
 800262c:	889b      	ldrh	r3, [r3, #4]
 800262e:	ee07 3a90 	vmov	s15, r3
 8002632:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002636:	4bac      	ldr	r3, [pc, #688]	; (80028e8 <updateAnalogSensor+0x330>)
 8002638:	edd3 7a02 	vldr	s15, [r3, #8]
 800263c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002640:	4baa      	ldr	r3, [pc, #680]	; (80028ec <updateAnalogSensor+0x334>)
 8002642:	ed93 7a02 	vldr	s14, [r3, #8]
 8002646:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800264a:	ed9f 7aa9 	vldr	s14, [pc, #676]	; 80028f0 <updateAnalogSensor+0x338>
 800264e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002652:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002656:	ee17 3a90 	vmov	r3, s15
 800265a:	b21a      	sxth	r2, r3
 800265c:	4ba5      	ldr	r3, [pc, #660]	; (80028f4 <updateAnalogSensor+0x33c>)
 800265e:	809a      	strh	r2, [r3, #4]
	sensor[3] =  ((adc_value[3] - offset_values[3]) / sensor_coefficient[3]) * 1000;
 8002660:	4ba0      	ldr	r3, [pc, #640]	; (80028e4 <updateAnalogSensor+0x32c>)
 8002662:	88db      	ldrh	r3, [r3, #6]
 8002664:	ee07 3a90 	vmov	s15, r3
 8002668:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800266c:	4b9e      	ldr	r3, [pc, #632]	; (80028e8 <updateAnalogSensor+0x330>)
 800266e:	edd3 7a03 	vldr	s15, [r3, #12]
 8002672:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002676:	4b9d      	ldr	r3, [pc, #628]	; (80028ec <updateAnalogSensor+0x334>)
 8002678:	ed93 7a03 	vldr	s14, [r3, #12]
 800267c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002680:	ed9f 7a9b 	vldr	s14, [pc, #620]	; 80028f0 <updateAnalogSensor+0x338>
 8002684:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002688:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800268c:	ee17 3a90 	vmov	r3, s15
 8002690:	b21a      	sxth	r2, r3
 8002692:	4b98      	ldr	r3, [pc, #608]	; (80028f4 <updateAnalogSensor+0x33c>)
 8002694:	80da      	strh	r2, [r3, #6]
	sensor[4] =  ((adc_value[4] - offset_values[4]) / sensor_coefficient[4]) * 1000;
 8002696:	4b93      	ldr	r3, [pc, #588]	; (80028e4 <updateAnalogSensor+0x32c>)
 8002698:	891b      	ldrh	r3, [r3, #8]
 800269a:	ee07 3a90 	vmov	s15, r3
 800269e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026a2:	4b91      	ldr	r3, [pc, #580]	; (80028e8 <updateAnalogSensor+0x330>)
 80026a4:	edd3 7a04 	vldr	s15, [r3, #16]
 80026a8:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026ac:	4b8f      	ldr	r3, [pc, #572]	; (80028ec <updateAnalogSensor+0x334>)
 80026ae:	ed93 7a04 	vldr	s14, [r3, #16]
 80026b2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026b6:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 80028f0 <updateAnalogSensor+0x338>
 80026ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026be:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026c2:	ee17 3a90 	vmov	r3, s15
 80026c6:	b21a      	sxth	r2, r3
 80026c8:	4b8a      	ldr	r3, [pc, #552]	; (80028f4 <updateAnalogSensor+0x33c>)
 80026ca:	811a      	strh	r2, [r3, #8]
	sensor[5] =  ((adc_value[5] - offset_values[5]) / sensor_coefficient[5]) * 1000;
 80026cc:	4b85      	ldr	r3, [pc, #532]	; (80028e4 <updateAnalogSensor+0x32c>)
 80026ce:	895b      	ldrh	r3, [r3, #10]
 80026d0:	ee07 3a90 	vmov	s15, r3
 80026d4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80026d8:	4b83      	ldr	r3, [pc, #524]	; (80028e8 <updateAnalogSensor+0x330>)
 80026da:	edd3 7a05 	vldr	s15, [r3, #20]
 80026de:	ee77 6a67 	vsub.f32	s13, s14, s15
 80026e2:	4b82      	ldr	r3, [pc, #520]	; (80028ec <updateAnalogSensor+0x334>)
 80026e4:	ed93 7a05 	vldr	s14, [r3, #20]
 80026e8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80026ec:	ed9f 7a80 	vldr	s14, [pc, #512]	; 80028f0 <updateAnalogSensor+0x338>
 80026f0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026f4:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80026f8:	ee17 3a90 	vmov	r3, s15
 80026fc:	b21a      	sxth	r2, r3
 80026fe:	4b7d      	ldr	r3, [pc, #500]	; (80028f4 <updateAnalogSensor+0x33c>)
 8002700:	815a      	strh	r2, [r3, #10]
	sensor[6] =  ((adc_value[6] - offset_values[6]) / sensor_coefficient[6]) * 1000;
 8002702:	4b78      	ldr	r3, [pc, #480]	; (80028e4 <updateAnalogSensor+0x32c>)
 8002704:	899b      	ldrh	r3, [r3, #12]
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800270e:	4b76      	ldr	r3, [pc, #472]	; (80028e8 <updateAnalogSensor+0x330>)
 8002710:	edd3 7a06 	vldr	s15, [r3, #24]
 8002714:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002718:	4b74      	ldr	r3, [pc, #464]	; (80028ec <updateAnalogSensor+0x334>)
 800271a:	ed93 7a06 	vldr	s14, [r3, #24]
 800271e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002722:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80028f0 <updateAnalogSensor+0x338>
 8002726:	ee67 7a87 	vmul.f32	s15, s15, s14
 800272a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800272e:	ee17 3a90 	vmov	r3, s15
 8002732:	b21a      	sxth	r2, r3
 8002734:	4b6f      	ldr	r3, [pc, #444]	; (80028f4 <updateAnalogSensor+0x33c>)
 8002736:	819a      	strh	r2, [r3, #12]
	sensor[7] =  ((adc_value[7] - offset_values[7]) / sensor_coefficient[7]) * 1000;
 8002738:	4b6a      	ldr	r3, [pc, #424]	; (80028e4 <updateAnalogSensor+0x32c>)
 800273a:	89db      	ldrh	r3, [r3, #14]
 800273c:	ee07 3a90 	vmov	s15, r3
 8002740:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002744:	4b68      	ldr	r3, [pc, #416]	; (80028e8 <updateAnalogSensor+0x330>)
 8002746:	edd3 7a07 	vldr	s15, [r3, #28]
 800274a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800274e:	4b67      	ldr	r3, [pc, #412]	; (80028ec <updateAnalogSensor+0x334>)
 8002750:	ed93 7a07 	vldr	s14, [r3, #28]
 8002754:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002758:	ed9f 7a65 	vldr	s14, [pc, #404]	; 80028f0 <updateAnalogSensor+0x338>
 800275c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002760:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002764:	ee17 3a90 	vmov	r3, s15
 8002768:	b21a      	sxth	r2, r3
 800276a:	4b62      	ldr	r3, [pc, #392]	; (80028f4 <updateAnalogSensor+0x33c>)
 800276c:	81da      	strh	r2, [r3, #14]
	sensor[8] =  ((adc_value[8] - offset_values[8]) / sensor_coefficient[8]) * 1000;
 800276e:	4b5d      	ldr	r3, [pc, #372]	; (80028e4 <updateAnalogSensor+0x32c>)
 8002770:	8a1b      	ldrh	r3, [r3, #16]
 8002772:	ee07 3a90 	vmov	s15, r3
 8002776:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800277a:	4b5b      	ldr	r3, [pc, #364]	; (80028e8 <updateAnalogSensor+0x330>)
 800277c:	edd3 7a08 	vldr	s15, [r3, #32]
 8002780:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002784:	4b59      	ldr	r3, [pc, #356]	; (80028ec <updateAnalogSensor+0x334>)
 8002786:	ed93 7a08 	vldr	s14, [r3, #32]
 800278a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800278e:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80028f0 <updateAnalogSensor+0x338>
 8002792:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002796:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800279a:	ee17 3a90 	vmov	r3, s15
 800279e:	b21a      	sxth	r2, r3
 80027a0:	4b54      	ldr	r3, [pc, #336]	; (80028f4 <updateAnalogSensor+0x33c>)
 80027a2:	821a      	strh	r2, [r3, #16]
	sensor[9] =  ((adc_value[9] - offset_values[9]) / sensor_coefficient[9]) * 1000;
 80027a4:	4b4f      	ldr	r3, [pc, #316]	; (80028e4 <updateAnalogSensor+0x32c>)
 80027a6:	8a5b      	ldrh	r3, [r3, #18]
 80027a8:	ee07 3a90 	vmov	s15, r3
 80027ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027b0:	4b4d      	ldr	r3, [pc, #308]	; (80028e8 <updateAnalogSensor+0x330>)
 80027b2:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 80027b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027ba:	4b4c      	ldr	r3, [pc, #304]	; (80028ec <updateAnalogSensor+0x334>)
 80027bc:	ed93 7a09 	vldr	s14, [r3, #36]	; 0x24
 80027c0:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027c4:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80028f0 <updateAnalogSensor+0x338>
 80027c8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80027cc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027d0:	ee17 3a90 	vmov	r3, s15
 80027d4:	b21a      	sxth	r2, r3
 80027d6:	4b47      	ldr	r3, [pc, #284]	; (80028f4 <updateAnalogSensor+0x33c>)
 80027d8:	825a      	strh	r2, [r3, #18]
	sensor[10] = ((adc_value[10] - offset_values[10]) / sensor_coefficient[10]) * 1000;
 80027da:	4b42      	ldr	r3, [pc, #264]	; (80028e4 <updateAnalogSensor+0x32c>)
 80027dc:	8a9b      	ldrh	r3, [r3, #20]
 80027de:	ee07 3a90 	vmov	s15, r3
 80027e2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80027e6:	4b40      	ldr	r3, [pc, #256]	; (80028e8 <updateAnalogSensor+0x330>)
 80027e8:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80027ec:	ee77 6a67 	vsub.f32	s13, s14, s15
 80027f0:	4b3e      	ldr	r3, [pc, #248]	; (80028ec <updateAnalogSensor+0x334>)
 80027f2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80027f6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80027fa:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80028f0 <updateAnalogSensor+0x338>
 80027fe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002802:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8002806:	ee17 3a90 	vmov	r3, s15
 800280a:	b21a      	sxth	r2, r3
 800280c:	4b39      	ldr	r3, [pc, #228]	; (80028f4 <updateAnalogSensor+0x33c>)
 800280e:	829a      	strh	r2, [r3, #20]
	sensor[11] = ((adc_value[11] - offset_values[11]) / sensor_coefficient[11]) * 1000;
 8002810:	4b34      	ldr	r3, [pc, #208]	; (80028e4 <updateAnalogSensor+0x32c>)
 8002812:	8adb      	ldrh	r3, [r3, #22]
 8002814:	ee07 3a90 	vmov	s15, r3
 8002818:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800281c:	4b32      	ldr	r3, [pc, #200]	; (80028e8 <updateAnalogSensor+0x330>)
 800281e:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002822:	ee77 6a67 	vsub.f32	s13, s14, s15
 8002826:	4b31      	ldr	r3, [pc, #196]	; (80028ec <updateAnalogSensor+0x334>)
 8002828:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 800282c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002830:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 80028f0 <updateAnalogSensor+0x338>
 8002834:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002838:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800283c:	ee17 3a90 	vmov	r3, s15
 8002840:	b21a      	sxth	r2, r3
 8002842:	4b2c      	ldr	r3, [pc, #176]	; (80028f4 <updateAnalogSensor+0x33c>)
 8002844:	82da      	strh	r2, [r3, #22]

	side_sensorR = ( side_sensorR_buffer[0] + side_sensorR_buffer[1] + side_sensorR_buffer[2] + side_sensorR_buffer[3] + side_sensorR_buffer[4] + side_sensorR_buffer[5] + side_sensorR_buffer[6] + side_sensorR_buffer[7] + side_sensorR_buffer[8] + side_sensorR_buffer[9] ) / 10;
 8002846:	4b2c      	ldr	r3, [pc, #176]	; (80028f8 <updateAnalogSensor+0x340>)
 8002848:	f9b3 3000 	ldrsh.w	r3, [r3]
 800284c:	461a      	mov	r2, r3
 800284e:	4b2a      	ldr	r3, [pc, #168]	; (80028f8 <updateAnalogSensor+0x340>)
 8002850:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 8002854:	4413      	add	r3, r2
 8002856:	4a28      	ldr	r2, [pc, #160]	; (80028f8 <updateAnalogSensor+0x340>)
 8002858:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 800285c:	4413      	add	r3, r2
 800285e:	4a26      	ldr	r2, [pc, #152]	; (80028f8 <updateAnalogSensor+0x340>)
 8002860:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 8002864:	4413      	add	r3, r2
 8002866:	4a24      	ldr	r2, [pc, #144]	; (80028f8 <updateAnalogSensor+0x340>)
 8002868:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 800286c:	4413      	add	r3, r2
 800286e:	4a22      	ldr	r2, [pc, #136]	; (80028f8 <updateAnalogSensor+0x340>)
 8002870:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 8002874:	4413      	add	r3, r2
 8002876:	4a20      	ldr	r2, [pc, #128]	; (80028f8 <updateAnalogSensor+0x340>)
 8002878:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 800287c:	4413      	add	r3, r2
 800287e:	4a1e      	ldr	r2, [pc, #120]	; (80028f8 <updateAnalogSensor+0x340>)
 8002880:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 8002884:	4413      	add	r3, r2
 8002886:	4a1c      	ldr	r2, [pc, #112]	; (80028f8 <updateAnalogSensor+0x340>)
 8002888:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 800288c:	4413      	add	r3, r2
 800288e:	4a1a      	ldr	r2, [pc, #104]	; (80028f8 <updateAnalogSensor+0x340>)
 8002890:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 8002894:	4413      	add	r3, r2
 8002896:	4a19      	ldr	r2, [pc, #100]	; (80028fc <updateAnalogSensor+0x344>)
 8002898:	fb82 1203 	smull	r1, r2, r2, r3
 800289c:	1092      	asrs	r2, r2, #2
 800289e:	17db      	asrs	r3, r3, #31
 80028a0:	1ad3      	subs	r3, r2, r3
 80028a2:	b21a      	sxth	r2, r3
 80028a4:	4b16      	ldr	r3, [pc, #88]	; (8002900 <updateAnalogSensor+0x348>)
 80028a6:	801a      	strh	r2, [r3, #0]
	side_sensorL = ( side_sensorL_buffer[0] + side_sensorL_buffer[1] + side_sensorL_buffer[2] + side_sensorL_buffer[3] + side_sensorL_buffer[4] + side_sensorL_buffer[5] + side_sensorL_buffer[6] + side_sensorL_buffer[7] + side_sensorL_buffer[8] + side_sensorL_buffer[9] ) / 10;
 80028a8:	4b16      	ldr	r3, [pc, #88]	; (8002904 <updateAnalogSensor+0x34c>)
 80028aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80028ae:	461a      	mov	r2, r3
 80028b0:	4b14      	ldr	r3, [pc, #80]	; (8002904 <updateAnalogSensor+0x34c>)
 80028b2:	f9b3 3002 	ldrsh.w	r3, [r3, #2]
 80028b6:	4413      	add	r3, r2
 80028b8:	4a12      	ldr	r2, [pc, #72]	; (8002904 <updateAnalogSensor+0x34c>)
 80028ba:	f9b2 2004 	ldrsh.w	r2, [r2, #4]
 80028be:	4413      	add	r3, r2
 80028c0:	4a10      	ldr	r2, [pc, #64]	; (8002904 <updateAnalogSensor+0x34c>)
 80028c2:	f9b2 2006 	ldrsh.w	r2, [r2, #6]
 80028c6:	4413      	add	r3, r2
 80028c8:	4a0e      	ldr	r2, [pc, #56]	; (8002904 <updateAnalogSensor+0x34c>)
 80028ca:	f9b2 2008 	ldrsh.w	r2, [r2, #8]
 80028ce:	4413      	add	r3, r2
 80028d0:	4a0c      	ldr	r2, [pc, #48]	; (8002904 <updateAnalogSensor+0x34c>)
 80028d2:	f9b2 200a 	ldrsh.w	r2, [r2, #10]
 80028d6:	4413      	add	r3, r2
 80028d8:	4a0a      	ldr	r2, [pc, #40]	; (8002904 <updateAnalogSensor+0x34c>)
 80028da:	f9b2 200c 	ldrsh.w	r2, [r2, #12]
 80028de:	4413      	add	r3, r2
 80028e0:	e012      	b.n	8002908 <updateAnalogSensor+0x350>
 80028e2:	bf00      	nop
 80028e4:	2000028c 	.word	0x2000028c
 80028e8:	2001efc8 	.word	0x2001efc8
 80028ec:	2001f02c 	.word	0x2001f02c
 80028f0:	447a0000 	.word	0x447a0000
 80028f4:	2001f008 	.word	0x2001f008
 80028f8:	20000398 	.word	0x20000398
 80028fc:	66666667 	.word	0x66666667
 8002900:	2001efac 	.word	0x2001efac
 8002904:	200003ac 	.word	0x200003ac
 8002908:	4a1f      	ldr	r2, [pc, #124]	; (8002988 <updateAnalogSensor+0x3d0>)
 800290a:	f9b2 200e 	ldrsh.w	r2, [r2, #14]
 800290e:	4413      	add	r3, r2
 8002910:	4a1d      	ldr	r2, [pc, #116]	; (8002988 <updateAnalogSensor+0x3d0>)
 8002912:	f9b2 2010 	ldrsh.w	r2, [r2, #16]
 8002916:	4413      	add	r3, r2
 8002918:	4a1b      	ldr	r2, [pc, #108]	; (8002988 <updateAnalogSensor+0x3d0>)
 800291a:	f9b2 2012 	ldrsh.w	r2, [r2, #18]
 800291e:	4413      	add	r3, r2
 8002920:	4a1a      	ldr	r2, [pc, #104]	; (800298c <updateAnalogSensor+0x3d4>)
 8002922:	fb82 1203 	smull	r1, r2, r2, r3
 8002926:	1092      	asrs	r2, r2, #2
 8002928:	17db      	asrs	r3, r3, #31
 800292a:	1ad3      	subs	r3, r2, r3
 800292c:	b21a      	sxth	r2, r3
 800292e:	4b18      	ldr	r3, [pc, #96]	; (8002990 <updateAnalogSensor+0x3d8>)
 8002930:	801a      	strh	r2, [r3, #0]
	for(int j=0; j<=11; j++){
 8002932:	2300      	movs	r3, #0
 8002934:	607b      	str	r3, [r7, #4]
 8002936:	e01a      	b.n	800296e <updateAnalogSensor+0x3b6>
		if(sensor[j] >= 1000) sensor[j] = 1000;
 8002938:	4a16      	ldr	r2, [pc, #88]	; (8002994 <updateAnalogSensor+0x3dc>)
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 8002940:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8002944:	db05      	blt.n	8002952 <updateAnalogSensor+0x39a>
 8002946:	4a13      	ldr	r2, [pc, #76]	; (8002994 <updateAnalogSensor+0x3dc>)
 8002948:	687b      	ldr	r3, [r7, #4]
 800294a:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800294e:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		if(sensor[j] <= 0) sensor[j] = 0;
 8002952:	4a10      	ldr	r2, [pc, #64]	; (8002994 <updateAnalogSensor+0x3dc>)
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	f932 3013 	ldrsh.w	r3, [r2, r3, lsl #1]
 800295a:	2b00      	cmp	r3, #0
 800295c:	dc04      	bgt.n	8002968 <updateAnalogSensor+0x3b0>
 800295e:	4a0d      	ldr	r2, [pc, #52]	; (8002994 <updateAnalogSensor+0x3dc>)
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	2100      	movs	r1, #0
 8002964:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
	for(int j=0; j<=11; j++){
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	3301      	adds	r3, #1
 800296c:	607b      	str	r3, [r7, #4]
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2b0b      	cmp	r3, #11
 8002972:	dde1      	ble.n	8002938 <updateAnalogSensor+0x380>
	}
    L_index = 0;
 8002974:	4b08      	ldr	r3, [pc, #32]	; (8002998 <updateAnalogSensor+0x3e0>)
 8002976:	2200      	movs	r2, #0
 8002978:	701a      	strb	r2, [r3, #0]

}
 800297a:	bf00      	nop
 800297c:	370c      	adds	r7, #12
 800297e:	46bd      	mov	sp, r7
 8002980:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002984:	4770      	bx	lr
 8002986:	bf00      	nop
 8002988:	200003ac 	.word	0x200003ac
 800298c:	66666667 	.word	0x66666667
 8002990:	2001f024 	.word	0x2001f024
 8002994:	2001f008 	.word	0x2001f008
 8002998:	20000030 	.word	0x20000030

0800299c <sensorCalibration>:

void sensorCalibration()
{
 800299c:	b580      	push	{r7, lr}
 800299e:	b0a0      	sub	sp, #128	; 0x80
 80029a0:	af00      	add	r7, sp, #0
	float max_values_buffer[LINESENSOR_ADC_NUM]={0};
 80029a2:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80029a6:	2230      	movs	r2, #48	; 0x30
 80029a8:	2100      	movs	r1, #0
 80029aa:	4618      	mov	r0, r3
 80029ac:	f008 fa7f 	bl	800aeae <memset>
	float min_values_buffer[LINESENSOR_ADC_NUM]={1000};
 80029b0:	f107 0310 	add.w	r3, r7, #16
 80029b4:	2230      	movs	r2, #48	; 0x30
 80029b6:	2100      	movs	r1, #0
 80029b8:	4618      	mov	r0, r3
 80029ba:	f008 fa78 	bl	800aeae <memset>
 80029be:	4bd8      	ldr	r3, [pc, #864]	; (8002d20 <sensorCalibration+0x384>)
 80029c0:	613b      	str	r3, [r7, #16]
	float side_max_values_buffer[SIDE_LINESENSOR_ADC_NUM];
    float side_min_values_buffer[SIDE_LINESENSOR_ADC_NUM];

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 80029c2:	2300      	movs	r3, #0
 80029c4:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 80029c8:	e026      	b.n	8002a18 <sensorCalibration+0x7c>
		max_values[i] = 00;
 80029ca:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80029ce:	4ad5      	ldr	r2, [pc, #852]	; (8002d24 <sensorCalibration+0x388>)
 80029d0:	009b      	lsls	r3, r3, #2
 80029d2:	4413      	add	r3, r2
 80029d4:	f04f 0200 	mov.w	r2, #0
 80029d8:	601a      	str	r2, [r3, #0]
		min_values[i] = 1500;
 80029da:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80029de:	4ad2      	ldr	r2, [pc, #840]	; (8002d28 <sensorCalibration+0x38c>)
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	4ad1      	ldr	r2, [pc, #836]	; (8002d2c <sensorCalibration+0x390>)
 80029e6:	601a      	str	r2, [r3, #0]
		max_values_buffer[i] = 0;
 80029e8:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 80029ec:	009b      	lsls	r3, r3, #2
 80029ee:	f107 0280 	add.w	r2, r7, #128	; 0x80
 80029f2:	4413      	add	r3, r2
 80029f4:	3b40      	subs	r3, #64	; 0x40
 80029f6:	f04f 0200 	mov.w	r2, #0
 80029fa:	601a      	str	r2, [r3, #0]
		min_values_buffer[i] = 1500;
 80029fc:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a00:	009b      	lsls	r3, r3, #2
 8002a02:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a06:	4413      	add	r3, r2
 8002a08:	3b70      	subs	r3, #112	; 0x70
 8002a0a:	4ac8      	ldr	r2, [pc, #800]	; (8002d2c <sensorCalibration+0x390>)
 8002a0c:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002a0e:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a12:	3301      	adds	r3, #1
 8002a14:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
 8002a18:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 8002a1c:	2b0b      	cmp	r3, #11
 8002a1e:	d9d4      	bls.n	80029ca <sensorCalibration+0x2e>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002a20:	2300      	movs	r3, #0
 8002a22:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002a26:	e013      	b.n	8002a50 <sensorCalibration+0xb4>
		side_max_values[i] = 00;
 8002a28:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a2c:	4ac0      	ldr	r2, [pc, #768]	; (8002d30 <sensorCalibration+0x394>)
 8002a2e:	009b      	lsls	r3, r3, #2
 8002a30:	4413      	add	r3, r2
 8002a32:	f04f 0200 	mov.w	r2, #0
 8002a36:	601a      	str	r2, [r3, #0]
		side_min_values[i] = 1500;
 8002a38:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a3c:	4abd      	ldr	r2, [pc, #756]	; (8002d34 <sensorCalibration+0x398>)
 8002a3e:	009b      	lsls	r3, r3, #2
 8002a40:	4413      	add	r3, r2
 8002a42:	4aba      	ldr	r2, [pc, #744]	; (8002d2c <sensorCalibration+0x390>)
 8002a44:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002a46:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a4a:	3301      	adds	r3, #1
 8002a4c:	f8a7 307c 	strh.w	r3, [r7, #124]	; 0x7c
 8002a50:	f8b7 307c 	ldrh.w	r3, [r7, #124]	; 0x7c
 8002a54:	2b01      	cmp	r3, #1
 8002a56:	d9e7      	bls.n	8002a28 <sensorCalibration+0x8c>
	}

	while(getSwitchStatus('L') == 1){                       //sw3
 8002a58:	e0f5      	b.n	8002c46 <sensorCalibration+0x2aa>

		setLED2('X');
 8002a5a:	2058      	movs	r0, #88	; 0x58
 8002a5c:	f7fe ff92 	bl	8001984 <setLED2>

		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002a60:	2300      	movs	r3, #0
 8002a62:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002a66:	e06e      	b.n	8002b46 <sensorCalibration+0x1aa>

			max_values_buffer[i] = adc_value[i];
 8002a68:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a6c:	4ab2      	ldr	r2, [pc, #712]	; (8002d38 <sensorCalibration+0x39c>)
 8002a6e:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a72:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a76:	ee07 2a90 	vmov	s15, r2
 8002a7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002a7e:	009b      	lsls	r3, r3, #2
 8002a80:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002a84:	4413      	add	r3, r2
 8002a86:	3b40      	subs	r3, #64	; 0x40
 8002a88:	edc3 7a00 	vstr	s15, [r3]
			min_values_buffer[i] = adc_value[i];
 8002a8c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a90:	4aa9      	ldr	r2, [pc, #676]	; (8002d38 <sensorCalibration+0x39c>)
 8002a92:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002a96:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002a9a:	ee07 2a90 	vmov	s15, r2
 8002a9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002aa2:	009b      	lsls	r3, r3, #2
 8002aa4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002aa8:	4413      	add	r3, r2
 8002aaa:	3b70      	subs	r3, #112	; 0x70
 8002aac:	edc3 7a00 	vstr	s15, [r3]

			if(max_values_buffer[i] > max_values[i]){
 8002ab0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ab4:	009b      	lsls	r3, r3, #2
 8002ab6:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002aba:	4413      	add	r3, r2
 8002abc:	3b40      	subs	r3, #64	; 0x40
 8002abe:	ed93 7a00 	vldr	s14, [r3]
 8002ac2:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ac6:	4a97      	ldr	r2, [pc, #604]	; (8002d24 <sensorCalibration+0x388>)
 8002ac8:	009b      	lsls	r3, r3, #2
 8002aca:	4413      	add	r3, r2
 8002acc:	edd3 7a00 	vldr	s15, [r3]
 8002ad0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002ad4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ad8:	dd0d      	ble.n	8002af6 <sensorCalibration+0x15a>
				max_values[i] = max_values_buffer[i];
 8002ada:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002ade:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002ae2:	0092      	lsls	r2, r2, #2
 8002ae4:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002ae8:	440a      	add	r2, r1
 8002aea:	3a40      	subs	r2, #64	; 0x40
 8002aec:	6812      	ldr	r2, [r2, #0]
 8002aee:	498d      	ldr	r1, [pc, #564]	; (8002d24 <sensorCalibration+0x388>)
 8002af0:	009b      	lsls	r3, r3, #2
 8002af2:	440b      	add	r3, r1
 8002af4:	601a      	str	r2, [r3, #0]
			}
			if((min_values_buffer[i] < min_values[i]) ){
 8002af6:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002afa:	009b      	lsls	r3, r3, #2
 8002afc:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b00:	4413      	add	r3, r2
 8002b02:	3b70      	subs	r3, #112	; 0x70
 8002b04:	ed93 7a00 	vldr	s14, [r3]
 8002b08:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b0c:	4a86      	ldr	r2, [pc, #536]	; (8002d28 <sensorCalibration+0x38c>)
 8002b0e:	009b      	lsls	r3, r3, #2
 8002b10:	4413      	add	r3, r2
 8002b12:	edd3 7a00 	vldr	s15, [r3]
 8002b16:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002b1a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002b1e:	d50d      	bpl.n	8002b3c <sensorCalibration+0x1a0>
				min_values[i] = min_values_buffer[i];
 8002b20:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 8002b24:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b28:	0092      	lsls	r2, r2, #2
 8002b2a:	f107 0180 	add.w	r1, r7, #128	; 0x80
 8002b2e:	440a      	add	r2, r1
 8002b30:	3a70      	subs	r2, #112	; 0x70
 8002b32:	6812      	ldr	r2, [r2, #0]
 8002b34:	497c      	ldr	r1, [pc, #496]	; (8002d28 <sensorCalibration+0x38c>)
 8002b36:	009b      	lsls	r3, r3, #2
 8002b38:	440b      	add	r3, r1
 8002b3a:	601a      	str	r2, [r3, #0]
		for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002b3c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b40:	3301      	adds	r3, #1
 8002b42:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
 8002b46:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 8002b4a:	2b0b      	cmp	r3, #11
 8002b4c:	d98c      	bls.n	8002a68 <sensorCalibration+0xcc>
			}
		}

		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002b4e:	2300      	movs	r3, #0
 8002b50:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002b54:	e073      	b.n	8002c3e <sensorCalibration+0x2a2>
			side_max_values_buffer[i] = side_adc_value[i];
 8002b56:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b5a:	4a78      	ldr	r2, [pc, #480]	; (8002d3c <sensorCalibration+0x3a0>)
 8002b5c:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b60:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b64:	ee07 2a90 	vmov	s15, r2
 8002b68:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b6c:	009b      	lsls	r3, r3, #2
 8002b6e:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b72:	4413      	add	r3, r2
 8002b74:	3b78      	subs	r3, #120	; 0x78
 8002b76:	edc3 7a00 	vstr	s15, [r3]
			side_min_values_buffer[i] = side_adc_value[i];
 8002b7a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b7e:	4a6f      	ldr	r2, [pc, #444]	; (8002d3c <sensorCalibration+0x3a0>)
 8002b80:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002b84:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002b88:	ee07 2a90 	vmov	s15, r2
 8002b8c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002b90:	009b      	lsls	r3, r3, #2
 8002b92:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002b96:	4413      	add	r3, r2
 8002b98:	3b80      	subs	r3, #128	; 0x80
 8002b9a:	edc3 7a00 	vstr	s15, [r3]

			if(side_max_values_buffer[i] > side_max_values[i]){
 8002b9e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002ba2:	009b      	lsls	r3, r3, #2
 8002ba4:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002ba8:	4413      	add	r3, r2
 8002baa:	3b78      	subs	r3, #120	; 0x78
 8002bac:	ed93 7a00 	vldr	s14, [r3]
 8002bb0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bb4:	4a5e      	ldr	r2, [pc, #376]	; (8002d30 <sensorCalibration+0x394>)
 8002bb6:	009b      	lsls	r3, r3, #2
 8002bb8:	4413      	add	r3, r2
 8002bba:	edd3 7a00 	vldr	s15, [r3]
 8002bbe:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002bc2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002bc6:	dd10      	ble.n	8002bea <sensorCalibration+0x24e>
				side_max_values[i] = side_adc_value[i];
 8002bc8:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bcc:	4a5b      	ldr	r2, [pc, #364]	; (8002d3c <sensorCalibration+0x3a0>)
 8002bce:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002bd2:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bd6:	ee07 2a90 	vmov	s15, r2
 8002bda:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bde:	4a54      	ldr	r2, [pc, #336]	; (8002d30 <sensorCalibration+0x394>)
 8002be0:	009b      	lsls	r3, r3, #2
 8002be2:	4413      	add	r3, r2
 8002be4:	edc3 7a00 	vstr	s15, [r3]
 8002be8:	e024      	b.n	8002c34 <sensorCalibration+0x298>
			}
			else if(side_min_values_buffer[i] < side_min_values[i]){
 8002bea:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002bee:	009b      	lsls	r3, r3, #2
 8002bf0:	f107 0280 	add.w	r2, r7, #128	; 0x80
 8002bf4:	4413      	add	r3, r2
 8002bf6:	3b80      	subs	r3, #128	; 0x80
 8002bf8:	ed93 7a00 	vldr	s14, [r3]
 8002bfc:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c00:	4a4c      	ldr	r2, [pc, #304]	; (8002d34 <sensorCalibration+0x398>)
 8002c02:	009b      	lsls	r3, r3, #2
 8002c04:	4413      	add	r3, r2
 8002c06:	edd3 7a00 	vldr	s15, [r3]
 8002c0a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002c0e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c12:	d50f      	bpl.n	8002c34 <sensorCalibration+0x298>
				side_min_values[i] = side_adc_value[i];
 8002c14:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c18:	4a48      	ldr	r2, [pc, #288]	; (8002d3c <sensorCalibration+0x3a0>)
 8002c1a:	f832 2013 	ldrh.w	r2, [r2, r3, lsl #1]
 8002c1e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c22:	ee07 2a90 	vmov	s15, r2
 8002c26:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002c2a:	4a42      	ldr	r2, [pc, #264]	; (8002d34 <sensorCalibration+0x398>)
 8002c2c:	009b      	lsls	r3, r3, #2
 8002c2e:	4413      	add	r3, r2
 8002c30:	edc3 7a00 	vstr	s15, [r3]
		for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002c34:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c38:	3301      	adds	r3, #1
 8002c3a:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
 8002c3e:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 8002c42:	2b01      	cmp	r3, #1
 8002c44:	d987      	bls.n	8002b56 <sensorCalibration+0x1ba>
	while(getSwitchStatus('L') == 1){                       //sw3
 8002c46:	204c      	movs	r0, #76	; 0x4c
 8002c48:	f003 fcec 	bl	8006624 <getSwitchStatus>
 8002c4c:	4603      	mov	r3, r0
 8002c4e:	2b01      	cmp	r3, #1
 8002c50:	f43f af03 	beq.w	8002a5a <sensorCalibration+0xbe>
			}
		}
	}

	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002c54:	2300      	movs	r3, #0
 8002c56:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002c5a:	e01b      	b.n	8002c94 <sensorCalibration+0x2f8>
		sensor_coefficient[i] = max_values[i] - min_values[i];
 8002c5c:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c60:	4a30      	ldr	r2, [pc, #192]	; (8002d24 <sensorCalibration+0x388>)
 8002c62:	009b      	lsls	r3, r3, #2
 8002c64:	4413      	add	r3, r2
 8002c66:	ed93 7a00 	vldr	s14, [r3]
 8002c6a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c6e:	4a2e      	ldr	r2, [pc, #184]	; (8002d28 <sensorCalibration+0x38c>)
 8002c70:	009b      	lsls	r3, r3, #2
 8002c72:	4413      	add	r3, r2
 8002c74:	edd3 7a00 	vldr	s15, [r3]
 8002c78:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c7c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c80:	4a2f      	ldr	r2, [pc, #188]	; (8002d40 <sensorCalibration+0x3a4>)
 8002c82:	009b      	lsls	r3, r3, #2
 8002c84:	4413      	add	r3, r2
 8002c86:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002c8a:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c8e:	3301      	adds	r3, #1
 8002c90:	f8a7 3076 	strh.w	r3, [r7, #118]	; 0x76
 8002c94:	f8b7 3076 	ldrh.w	r3, [r7, #118]	; 0x76
 8002c98:	2b0b      	cmp	r3, #11
 8002c9a:	d9df      	bls.n	8002c5c <sensorCalibration+0x2c0>
	}
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002ca2:	e010      	b.n	8002cc6 <sensorCalibration+0x32a>
		offset_values[i] = min_values[i];
 8002ca4:	f8b7 2074 	ldrh.w	r2, [r7, #116]	; 0x74
 8002ca8:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002cac:	491e      	ldr	r1, [pc, #120]	; (8002d28 <sensorCalibration+0x38c>)
 8002cae:	0092      	lsls	r2, r2, #2
 8002cb0:	440a      	add	r2, r1
 8002cb2:	6812      	ldr	r2, [r2, #0]
 8002cb4:	4923      	ldr	r1, [pc, #140]	; (8002d44 <sensorCalibration+0x3a8>)
 8002cb6:	009b      	lsls	r3, r3, #2
 8002cb8:	440b      	add	r3, r1
 8002cba:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < LINESENSOR_ADC_NUM; i++){
 8002cbc:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002cc0:	3301      	adds	r3, #1
 8002cc2:	f8a7 3074 	strh.w	r3, [r7, #116]	; 0x74
 8002cc6:	f8b7 3074 	ldrh.w	r3, [r7, #116]	; 0x74
 8002cca:	2b0b      	cmp	r3, #11
 8002ccc:	d9ea      	bls.n	8002ca4 <sensorCalibration+0x308>
	}

	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002cce:	2300      	movs	r3, #0
 8002cd0:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002cd4:	e01b      	b.n	8002d0e <sensorCalibration+0x372>
		side_sensor_coefficient[i] = side_max_values[i] - side_min_values[i];
 8002cd6:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002cda:	4a15      	ldr	r2, [pc, #84]	; (8002d30 <sensorCalibration+0x394>)
 8002cdc:	009b      	lsls	r3, r3, #2
 8002cde:	4413      	add	r3, r2
 8002ce0:	ed93 7a00 	vldr	s14, [r3]
 8002ce4:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002ce8:	4a12      	ldr	r2, [pc, #72]	; (8002d34 <sensorCalibration+0x398>)
 8002cea:	009b      	lsls	r3, r3, #2
 8002cec:	4413      	add	r3, r2
 8002cee:	edd3 7a00 	vldr	s15, [r3]
 8002cf2:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002cf6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002cfa:	4a13      	ldr	r2, [pc, #76]	; (8002d48 <sensorCalibration+0x3ac>)
 8002cfc:	009b      	lsls	r3, r3, #2
 8002cfe:	4413      	add	r3, r2
 8002d00:	edc3 7a00 	vstr	s15, [r3]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d04:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d08:	3301      	adds	r3, #1
 8002d0a:	f8a7 3072 	strh.w	r3, [r7, #114]	; 0x72
 8002d0e:	f8b7 3072 	ldrh.w	r3, [r7, #114]	; 0x72
 8002d12:	2b01      	cmp	r3, #1
 8002d14:	d9df      	bls.n	8002cd6 <sensorCalibration+0x33a>
	}
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d16:	2300      	movs	r3, #0
 8002d18:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002d1c:	e027      	b.n	8002d6e <sensorCalibration+0x3d2>
 8002d1e:	bf00      	nop
 8002d20:	447a0000 	.word	0x447a0000
 8002d24:	2001f188 	.word	0x2001f188
 8002d28:	20000000 	.word	0x20000000
 8002d2c:	44bb8000 	.word	0x44bb8000
 8002d30:	2001f138 	.word	0x2001f138
 8002d34:	2001f1b8 	.word	0x2001f1b8
 8002d38:	2000028c 	.word	0x2000028c
 8002d3c:	200002a4 	.word	0x200002a4
 8002d40:	2001f02c 	.word	0x2001f02c
 8002d44:	2001efc8 	.word	0x2001efc8
 8002d48:	2001f000 	.word	0x2001f000
		side_offset_values[i] = side_min_values[i];
 8002d4c:	f8b7 2070 	ldrh.w	r2, [r7, #112]	; 0x70
 8002d50:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002d54:	490a      	ldr	r1, [pc, #40]	; (8002d80 <sensorCalibration+0x3e4>)
 8002d56:	0092      	lsls	r2, r2, #2
 8002d58:	440a      	add	r2, r1
 8002d5a:	6812      	ldr	r2, [r2, #0]
 8002d5c:	4909      	ldr	r1, [pc, #36]	; (8002d84 <sensorCalibration+0x3e8>)
 8002d5e:	009b      	lsls	r3, r3, #2
 8002d60:	440b      	add	r3, r1
 8002d62:	601a      	str	r2, [r3, #0]
	for(uint16_t i = 0; i < SIDE_LINESENSOR_ADC_NUM; i++){
 8002d64:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002d68:	3301      	adds	r3, #1
 8002d6a:	f8a7 3070 	strh.w	r3, [r7, #112]	; 0x70
 8002d6e:	f8b7 3070 	ldrh.w	r3, [r7, #112]	; 0x70
 8002d72:	2b01      	cmp	r3, #1
 8002d74:	d9ea      	bls.n	8002d4c <sensorCalibration+0x3b0>
	}
}
 8002d76:	bf00      	nop
 8002d78:	3780      	adds	r7, #128	; 0x80
 8002d7a:	46bd      	mov	sp, r7
 8002d7c:	bd80      	pop	{r7, pc}
 8002d7e:	bf00      	nop
 8002d80:	2001f1b8 	.word	0x2001f1b8
 8002d84:	2001efc0 	.word	0x2001efc0

08002d88 <initLog>:
static float log_debug[12000];
static float log_distance[5500];
static float log_theta[5500];
static uint16_t log_distance_cnt, log_theta_cnt, log_cross_cnt, log_side_cnt, log_debug_cnt;

void initLog(){
 8002d88:	b480      	push	{r7}
 8002d8a:	af00      	add	r7, sp, #0
	writeAdd_1 = start_adress_sector7;
 8002d8c:	4b16      	ldr	r3, [pc, #88]	; (8002de8 <initLog+0x60>)
 8002d8e:	681b      	ldr	r3, [r3, #0]
 8002d90:	4a16      	ldr	r2, [pc, #88]	; (8002dec <initLog+0x64>)
 8002d92:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002d94:	4b16      	ldr	r3, [pc, #88]	; (8002df0 <initLog+0x68>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	4a16      	ldr	r2, [pc, #88]	; (8002df4 <initLog+0x6c>)
 8002d9a:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002d9c:	4b16      	ldr	r3, [pc, #88]	; (8002df8 <initLog+0x70>)
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	4a16      	ldr	r2, [pc, #88]	; (8002dfc <initLog+0x74>)
 8002da2:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002da4:	4b16      	ldr	r3, [pc, #88]	; (8002e00 <initLog+0x78>)
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a16      	ldr	r2, [pc, #88]	; (8002e04 <initLog+0x7c>)
 8002daa:	6013      	str	r3, [r2, #0]
	writeAdd_5 = start_adress_sector11;
 8002dac:	4b16      	ldr	r3, [pc, #88]	; (8002e08 <initLog+0x80>)
 8002dae:	681b      	ldr	r3, [r3, #0]
 8002db0:	4a16      	ldr	r2, [pc, #88]	; (8002e0c <initLog+0x84>)
 8002db2:	6013      	str	r3, [r2, #0]
	readAdd_1 = start_adress_sector7;
 8002db4:	4b0c      	ldr	r3, [pc, #48]	; (8002de8 <initLog+0x60>)
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	4a15      	ldr	r2, [pc, #84]	; (8002e10 <initLog+0x88>)
 8002dba:	6013      	str	r3, [r2, #0]
	readAdd_2 = start_adress_sector8;
 8002dbc:	4b0c      	ldr	r3, [pc, #48]	; (8002df0 <initLog+0x68>)
 8002dbe:	681b      	ldr	r3, [r3, #0]
 8002dc0:	4a14      	ldr	r2, [pc, #80]	; (8002e14 <initLog+0x8c>)
 8002dc2:	6013      	str	r3, [r2, #0]
	readAdd_3 = start_adress_sector9;
 8002dc4:	4b0c      	ldr	r3, [pc, #48]	; (8002df8 <initLog+0x70>)
 8002dc6:	681b      	ldr	r3, [r3, #0]
 8002dc8:	4a13      	ldr	r2, [pc, #76]	; (8002e18 <initLog+0x90>)
 8002dca:	6013      	str	r3, [r2, #0]
	readAdd_4 = start_adress_sector10;
 8002dcc:	4b0c      	ldr	r3, [pc, #48]	; (8002e00 <initLog+0x78>)
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a12      	ldr	r2, [pc, #72]	; (8002e1c <initLog+0x94>)
 8002dd2:	6013      	str	r3, [r2, #0]
	readAdd_5 = start_adress_sector11;
 8002dd4:	4b0c      	ldr	r3, [pc, #48]	; (8002e08 <initLog+0x80>)
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	4a11      	ldr	r2, [pc, #68]	; (8002e20 <initLog+0x98>)
 8002dda:	6013      	str	r3, [r2, #0]
}
 8002ddc:	bf00      	nop
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	0800f384 	.word	0x0800f384
 8002dec:	2001efa8 	.word	0x2001efa8
 8002df0:	0800f388 	.word	0x0800f388
 8002df4:	2001effc 	.word	0x2001effc
 8002df8:	0800f38c 	.word	0x0800f38c
 8002dfc:	2001efb8 	.word	0x2001efb8
 8002e00:	0800f390 	.word	0x0800f390
 8002e04:	2001efa4 	.word	0x2001efa4
 8002e08:	0800f394 	.word	0x0800f394
 8002e0c:	2001efb4 	.word	0x2001efb4
 8002e10:	2001efb0 	.word	0x2001efb0
 8002e14:	2001efbc 	.word	0x2001efbc
 8002e18:	2001f028 	.word	0x2001f028
 8002e1c:	2001f020 	.word	0x2001f020
 8002e20:	2001eff8 	.word	0x2001eff8

08002e24 <saveDistance>:

void saveDistance(float distance){
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b082      	sub	sp, #8
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_1, distance);
 8002e2e:	4b08      	ldr	r3, [pc, #32]	; (8002e50 <saveDistance+0x2c>)
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e36:	4618      	mov	r0, r3
 8002e38:	f7fe fb98 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_1 += 0x04;
 8002e3c:	4b04      	ldr	r3, [pc, #16]	; (8002e50 <saveDistance+0x2c>)
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	3304      	adds	r3, #4
 8002e42:	4a03      	ldr	r2, [pc, #12]	; (8002e50 <saveDistance+0x2c>)
 8002e44:	6013      	str	r3, [r2, #0]
}
 8002e46:	bf00      	nop
 8002e48:	3708      	adds	r7, #8
 8002e4a:	46bd      	mov	sp, r7
 8002e4c:	bd80      	pop	{r7, pc}
 8002e4e:	bf00      	nop
 8002e50:	2001efa8 	.word	0x2001efa8

08002e54 <saveTheta>:

void saveTheta(float theta){
 8002e54:	b580      	push	{r7, lr}
 8002e56:	b082      	sub	sp, #8
 8002e58:	af00      	add	r7, sp, #0
 8002e5a:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_2, theta);
 8002e5e:	4b08      	ldr	r3, [pc, #32]	; (8002e80 <saveTheta+0x2c>)
 8002e60:	681b      	ldr	r3, [r3, #0]
 8002e62:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e66:	4618      	mov	r0, r3
 8002e68:	f7fe fb80 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_2 += 0x04;
 8002e6c:	4b04      	ldr	r3, [pc, #16]	; (8002e80 <saveTheta+0x2c>)
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	3304      	adds	r3, #4
 8002e72:	4a03      	ldr	r2, [pc, #12]	; (8002e80 <saveTheta+0x2c>)
 8002e74:	6013      	str	r3, [r2, #0]
}
 8002e76:	bf00      	nop
 8002e78:	3708      	adds	r7, #8
 8002e7a:	46bd      	mov	sp, r7
 8002e7c:	bd80      	pop	{r7, pc}
 8002e7e:	bf00      	nop
 8002e80:	2001effc 	.word	0x2001effc

08002e84 <saveCross>:

void saveCross(float cross){
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_3, cross);
 8002e8e:	4b08      	ldr	r3, [pc, #32]	; (8002eb0 <saveCross+0x2c>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	ed97 0a01 	vldr	s0, [r7, #4]
 8002e96:	4618      	mov	r0, r3
 8002e98:	f7fe fb68 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_3 += 0x04;
 8002e9c:	4b04      	ldr	r3, [pc, #16]	; (8002eb0 <saveCross+0x2c>)
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	4a03      	ldr	r2, [pc, #12]	; (8002eb0 <saveCross+0x2c>)
 8002ea4:	6013      	str	r3, [r2, #0]
}
 8002ea6:	bf00      	nop
 8002ea8:	3708      	adds	r7, #8
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	bd80      	pop	{r7, pc}
 8002eae:	bf00      	nop
 8002eb0:	2001efb8 	.word	0x2001efb8

08002eb4 <saveSide>:

void saveSide(float side){
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	b082      	sub	sp, #8
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_4, side);
 8002ebe:	4b08      	ldr	r3, [pc, #32]	; (8002ee0 <saveSide+0x2c>)
 8002ec0:	681b      	ldr	r3, [r3, #0]
 8002ec2:	ed97 0a01 	vldr	s0, [r7, #4]
 8002ec6:	4618      	mov	r0, r3
 8002ec8:	f7fe fb50 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_4 += 0x04;
 8002ecc:	4b04      	ldr	r3, [pc, #16]	; (8002ee0 <saveSide+0x2c>)
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	3304      	adds	r3, #4
 8002ed2:	4a03      	ldr	r2, [pc, #12]	; (8002ee0 <saveSide+0x2c>)
 8002ed4:	6013      	str	r3, [r2, #0]
}
 8002ed6:	bf00      	nop
 8002ed8:	3708      	adds	r7, #8
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	2001efa4 	.word	0x2001efa4

08002ee4 <saveDebug>:

void saveDebug(float value){
 8002ee4:	b580      	push	{r7, lr}
 8002ee6:	b082      	sub	sp, #8
 8002ee8:	af00      	add	r7, sp, #0
 8002eea:	ed87 0a01 	vstr	s0, [r7, #4]
	FLASH_Write_Word_F(writeAdd_5, value);
 8002eee:	4b08      	ldr	r3, [pc, #32]	; (8002f10 <saveDebug+0x2c>)
 8002ef0:	681b      	ldr	r3, [r3, #0]
 8002ef2:	ed97 0a01 	vldr	s0, [r7, #4]
 8002ef6:	4618      	mov	r0, r3
 8002ef8:	f7fe fb38 	bl	800156c <FLASH_Write_Word_F>
	writeAdd_5+= 0x04;
 8002efc:	4b04      	ldr	r3, [pc, #16]	; (8002f10 <saveDebug+0x2c>)
 8002efe:	681b      	ldr	r3, [r3, #0]
 8002f00:	3304      	adds	r3, #4
 8002f02:	4a03      	ldr	r2, [pc, #12]	; (8002f10 <saveDebug+0x2c>)
 8002f04:	6013      	str	r3, [r2, #0]
}
 8002f06:	bf00      	nop
 8002f08:	3708      	adds	r7, #8
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	bd80      	pop	{r7, pc}
 8002f0e:	bf00      	nop
 8002f10:	2001efb4 	.word	0x2001efb4

08002f14 <ereaseLog>:


void ereaseLog(){
 8002f14:	b580      	push	{r7, lr}
 8002f16:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_7);
 8002f18:	2007      	movs	r0, #7
 8002f1a:	f7fe fb07 	bl	800152c <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_8);
 8002f1e:	2008      	movs	r0, #8
 8002f20:	f7fe fb04 	bl	800152c <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_9);
 8002f24:	2009      	movs	r0, #9
 8002f26:	f7fe fb01 	bl	800152c <FLASH_EreaseSector>
	FLASH_EreaseSector(FLASH_SECTOR_10);
 8002f2a:	200a      	movs	r0, #10
 8002f2c:	f7fe fafe 	bl	800152c <FLASH_EreaseSector>
	//FLASH_Erease11();
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002f30:	200b      	movs	r0, #11
 8002f32:	f7fe fafb 	bl	800152c <FLASH_EreaseSector>

	writeAdd_1 = start_adress_sector7;
 8002f36:	4b0b      	ldr	r3, [pc, #44]	; (8002f64 <ereaseLog+0x50>)
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	4a0b      	ldr	r2, [pc, #44]	; (8002f68 <ereaseLog+0x54>)
 8002f3c:	6013      	str	r3, [r2, #0]
	writeAdd_2 = start_adress_sector8;
 8002f3e:	4b0b      	ldr	r3, [pc, #44]	; (8002f6c <ereaseLog+0x58>)
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	4a0b      	ldr	r2, [pc, #44]	; (8002f70 <ereaseLog+0x5c>)
 8002f44:	6013      	str	r3, [r2, #0]
	writeAdd_3 = start_adress_sector9;
 8002f46:	4b0b      	ldr	r3, [pc, #44]	; (8002f74 <ereaseLog+0x60>)
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a0b      	ldr	r2, [pc, #44]	; (8002f78 <ereaseLog+0x64>)
 8002f4c:	6013      	str	r3, [r2, #0]
	writeAdd_4 = start_adress_sector10;
 8002f4e:	4b0b      	ldr	r3, [pc, #44]	; (8002f7c <ereaseLog+0x68>)
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	4a0b      	ldr	r2, [pc, #44]	; (8002f80 <ereaseLog+0x6c>)
 8002f54:	6013      	str	r3, [r2, #0]
	writeAdd_5= start_adress_sector11;
 8002f56:	4b0b      	ldr	r3, [pc, #44]	; (8002f84 <ereaseLog+0x70>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	4a0b      	ldr	r2, [pc, #44]	; (8002f88 <ereaseLog+0x74>)
 8002f5c:	6013      	str	r3, [r2, #0]
}
 8002f5e:	bf00      	nop
 8002f60:	bd80      	pop	{r7, pc}
 8002f62:	bf00      	nop
 8002f64:	0800f384 	.word	0x0800f384
 8002f68:	2001efa8 	.word	0x2001efa8
 8002f6c:	0800f388 	.word	0x0800f388
 8002f70:	2001effc 	.word	0x2001effc
 8002f74:	0800f38c 	.word	0x0800f38c
 8002f78:	2001efb8 	.word	0x2001efb8
 8002f7c:	0800f390 	.word	0x0800f390
 8002f80:	2001efa4 	.word	0x2001efa4
 8002f84:	0800f394 	.word	0x0800f394
 8002f88:	2001efb4 	.word	0x2001efb4

08002f8c <ereaseDebugLog>:

void ereaseDebugLog(){
 8002f8c:	b580      	push	{r7, lr}
 8002f8e:	af00      	add	r7, sp, #0
	FLASH_EreaseSector(FLASH_SECTOR_11);
 8002f90:	200b      	movs	r0, #11
 8002f92:	f7fe facb 	bl	800152c <FLASH_EreaseSector>

	writeAdd_5= start_adress_sector11;
 8002f96:	4b03      	ldr	r3, [pc, #12]	; (8002fa4 <ereaseDebugLog+0x18>)
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a03      	ldr	r2, [pc, #12]	; (8002fa8 <ereaseDebugLog+0x1c>)
 8002f9c:	6013      	str	r3, [r2, #0]
}
 8002f9e:	bf00      	nop
 8002fa0:	bd80      	pop	{r7, pc}
 8002fa2:	bf00      	nop
 8002fa4:	0800f394 	.word	0x0800f394
 8002fa8:	2001efb4 	.word	0x2001efb4

08002fac <getDistanceLogSize>:

uint16_t getDistanceLogSize(){
 8002fac:	b480      	push	{r7}
 8002fae:	af00      	add	r7, sp, #0
	return log_distance_cnt;
 8002fb0:	4b03      	ldr	r3, [pc, #12]	; (8002fc0 <getDistanceLogSize+0x14>)
 8002fb2:	881b      	ldrh	r3, [r3, #0]
}
 8002fb4:	4618      	mov	r0, r3
 8002fb6:	46bd      	mov	sp, r7
 8002fb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fbc:	4770      	bx	lr
 8002fbe:	bf00      	nop
 8002fc0:	20016e40 	.word	0x20016e40

08002fc4 <getCrossLogSize>:

uint16_t getCrossLogSize(){
 8002fc4:	b480      	push	{r7}
 8002fc6:	af00      	add	r7, sp, #0
	return log_cross_cnt;
 8002fc8:	4b03      	ldr	r3, [pc, #12]	; (8002fd8 <getCrossLogSize+0x14>)
 8002fca:	881b      	ldrh	r3, [r3, #0]
}
 8002fcc:	4618      	mov	r0, r3
 8002fce:	46bd      	mov	sp, r7
 8002fd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fd4:	4770      	bx	lr
 8002fd6:	bf00      	nop
 8002fd8:	20016e44 	.word	0x20016e44

08002fdc <getSideLogSize>:

uint16_t getSideLogSize(){
 8002fdc:	b480      	push	{r7}
 8002fde:	af00      	add	r7, sp, #0
	return log_side_cnt;
 8002fe0:	4b03      	ldr	r3, [pc, #12]	; (8002ff0 <getSideLogSize+0x14>)
 8002fe2:	881b      	ldrh	r3, [r3, #0]
}
 8002fe4:	4618      	mov	r0, r3
 8002fe6:	46bd      	mov	sp, r7
 8002fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fec:	4770      	bx	lr
 8002fee:	bf00      	nop
 8002ff0:	20016e46 	.word	0x20016e46

08002ff4 <getDebugLogSize>:

uint16_t getDebugLogSize(){
 8002ff4:	b480      	push	{r7}
 8002ff6:	af00      	add	r7, sp, #0
	return log_debug_cnt;
 8002ff8:	4b03      	ldr	r3, [pc, #12]	; (8003008 <getDebugLogSize+0x14>)
 8002ffa:	881b      	ldrh	r3, [r3, #0]
}
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	46bd      	mov	sp, r7
 8003000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003004:	4770      	bx	lr
 8003006:	bf00      	nop
 8003008:	20016e48 	.word	0x20016e48

0800300c <loadDistance>:


void loadDistance(){
 800300c:	b480      	push	{r7}
 800300e:	b083      	sub	sp, #12
 8003010:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003012:	2300      	movs	r3, #0
 8003014:	80fb      	strh	r3, [r7, #6]
	readAdd_1 = start_adress_sector7;
 8003016:	4b18      	ldr	r3, [pc, #96]	; (8003078 <loadDistance+0x6c>)
 8003018:	681b      	ldr	r3, [r3, #0]
 800301a:	4a18      	ldr	r2, [pc, #96]	; (800307c <loadDistance+0x70>)
 800301c:	6013      	str	r3, [r2, #0]
	log_distance_cnt = 0;
 800301e:	4b18      	ldr	r3, [pc, #96]	; (8003080 <loadDistance+0x74>)
 8003020:	2200      	movs	r2, #0
 8003022:	801a      	strh	r2, [r3, #0]

	while(1){
		log_distance[i] = *(float*)readAdd_1;
 8003024:	4b15      	ldr	r3, [pc, #84]	; (800307c <loadDistance+0x70>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	461a      	mov	r2, r3
 800302a:	88fb      	ldrh	r3, [r7, #6]
 800302c:	6812      	ldr	r2, [r2, #0]
 800302e:	4915      	ldr	r1, [pc, #84]	; (8003084 <loadDistance+0x78>)
 8003030:	009b      	lsls	r3, r3, #2
 8003032:	440b      	add	r3, r1
 8003034:	601a      	str	r2, [r3, #0]
		if(isnan(log_distance[i]) != 0){
 8003036:	88fb      	ldrh	r3, [r7, #6]
 8003038:	4a12      	ldr	r2, [pc, #72]	; (8003084 <loadDistance+0x78>)
 800303a:	009b      	lsls	r3, r3, #2
 800303c:	4413      	add	r3, r2
 800303e:	edd3 7a00 	vldr	s15, [r3]
 8003042:	eef4 7a67 	vcmp.f32	s15, s15
 8003046:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800304a:	d60e      	bvs.n	800306a <loadDistance+0x5e>
			break;
		}
		else{
			log_distance_cnt++;
 800304c:	4b0c      	ldr	r3, [pc, #48]	; (8003080 <loadDistance+0x74>)
 800304e:	881b      	ldrh	r3, [r3, #0]
 8003050:	3301      	adds	r3, #1
 8003052:	b29a      	uxth	r2, r3
 8003054:	4b0a      	ldr	r3, [pc, #40]	; (8003080 <loadDistance+0x74>)
 8003056:	801a      	strh	r2, [r3, #0]
		}
		readAdd_1 += 0x04;
 8003058:	4b08      	ldr	r3, [pc, #32]	; (800307c <loadDistance+0x70>)
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	3304      	adds	r3, #4
 800305e:	4a07      	ldr	r2, [pc, #28]	; (800307c <loadDistance+0x70>)
 8003060:	6013      	str	r3, [r2, #0]
		i++;
 8003062:	88fb      	ldrh	r3, [r7, #6]
 8003064:	3301      	adds	r3, #1
 8003066:	80fb      	strh	r3, [r7, #6]
		log_distance[i] = *(float*)readAdd_1;
 8003068:	e7dc      	b.n	8003024 <loadDistance+0x18>
			break;
 800306a:	bf00      	nop
	}
}
 800306c:	bf00      	nop
 800306e:	370c      	adds	r7, #12
 8003070:	46bd      	mov	sp, r7
 8003072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003076:	4770      	bx	lr
 8003078:	0800f384 	.word	0x0800f384
 800307c:	2001efb0 	.word	0x2001efb0
 8003080:	20016e40 	.word	0x20016e40
 8003084:	2000c260 	.word	0x2000c260

08003088 <loadTheta>:

void loadTheta(){
 8003088:	b480      	push	{r7}
 800308a:	b083      	sub	sp, #12
 800308c:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800308e:	2300      	movs	r3, #0
 8003090:	80fb      	strh	r3, [r7, #6]
	readAdd_2 = start_adress_sector8;
 8003092:	4b18      	ldr	r3, [pc, #96]	; (80030f4 <loadTheta+0x6c>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	4a18      	ldr	r2, [pc, #96]	; (80030f8 <loadTheta+0x70>)
 8003098:	6013      	str	r3, [r2, #0]
	log_theta_cnt = 0;
 800309a:	4b18      	ldr	r3, [pc, #96]	; (80030fc <loadTheta+0x74>)
 800309c:	2200      	movs	r2, #0
 800309e:	801a      	strh	r2, [r3, #0]

	while(1){
		log_theta[i] = *(float*)readAdd_2;
 80030a0:	4b15      	ldr	r3, [pc, #84]	; (80030f8 <loadTheta+0x70>)
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	461a      	mov	r2, r3
 80030a6:	88fb      	ldrh	r3, [r7, #6]
 80030a8:	6812      	ldr	r2, [r2, #0]
 80030aa:	4915      	ldr	r1, [pc, #84]	; (8003100 <loadTheta+0x78>)
 80030ac:	009b      	lsls	r3, r3, #2
 80030ae:	440b      	add	r3, r1
 80030b0:	601a      	str	r2, [r3, #0]
		if(isnan(log_theta[i]) != 0){
 80030b2:	88fb      	ldrh	r3, [r7, #6]
 80030b4:	4a12      	ldr	r2, [pc, #72]	; (8003100 <loadTheta+0x78>)
 80030b6:	009b      	lsls	r3, r3, #2
 80030b8:	4413      	add	r3, r2
 80030ba:	edd3 7a00 	vldr	s15, [r3]
 80030be:	eef4 7a67 	vcmp.f32	s15, s15
 80030c2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80030c6:	d60e      	bvs.n	80030e6 <loadTheta+0x5e>
			break;
		}
		else{
			log_theta_cnt++;
 80030c8:	4b0c      	ldr	r3, [pc, #48]	; (80030fc <loadTheta+0x74>)
 80030ca:	881b      	ldrh	r3, [r3, #0]
 80030cc:	3301      	adds	r3, #1
 80030ce:	b29a      	uxth	r2, r3
 80030d0:	4b0a      	ldr	r3, [pc, #40]	; (80030fc <loadTheta+0x74>)
 80030d2:	801a      	strh	r2, [r3, #0]
		}
		readAdd_2 += 0x04;
 80030d4:	4b08      	ldr	r3, [pc, #32]	; (80030f8 <loadTheta+0x70>)
 80030d6:	681b      	ldr	r3, [r3, #0]
 80030d8:	3304      	adds	r3, #4
 80030da:	4a07      	ldr	r2, [pc, #28]	; (80030f8 <loadTheta+0x70>)
 80030dc:	6013      	str	r3, [r2, #0]
		i++;
 80030de:	88fb      	ldrh	r3, [r7, #6]
 80030e0:	3301      	adds	r3, #1
 80030e2:	80fb      	strh	r3, [r7, #6]
		log_theta[i] = *(float*)readAdd_2;
 80030e4:	e7dc      	b.n	80030a0 <loadTheta+0x18>
			break;
 80030e6:	bf00      	nop
	}
}
 80030e8:	bf00      	nop
 80030ea:	370c      	adds	r7, #12
 80030ec:	46bd      	mov	sp, r7
 80030ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f2:	4770      	bx	lr
 80030f4:	0800f388 	.word	0x0800f388
 80030f8:	2001efbc 	.word	0x2001efbc
 80030fc:	20016e42 	.word	0x20016e42
 8003100:	20011850 	.word	0x20011850

08003104 <loadCross>:

void loadCross(){
 8003104:	b480      	push	{r7}
 8003106:	b083      	sub	sp, #12
 8003108:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 800310a:	2300      	movs	r3, #0
 800310c:	80fb      	strh	r3, [r7, #6]
	readAdd_3 = start_adress_sector9;
 800310e:	4b18      	ldr	r3, [pc, #96]	; (8003170 <loadCross+0x6c>)
 8003110:	681b      	ldr	r3, [r3, #0]
 8003112:	4a18      	ldr	r2, [pc, #96]	; (8003174 <loadCross+0x70>)
 8003114:	6013      	str	r3, [r2, #0]
	log_cross_cnt = 0;
 8003116:	4b18      	ldr	r3, [pc, #96]	; (8003178 <loadCross+0x74>)
 8003118:	2200      	movs	r2, #0
 800311a:	801a      	strh	r2, [r3, #0]

	while(1){
		log_cross[i] = *(float*)readAdd_3;
 800311c:	4b15      	ldr	r3, [pc, #84]	; (8003174 <loadCross+0x70>)
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	461a      	mov	r2, r3
 8003122:	88fb      	ldrh	r3, [r7, #6]
 8003124:	6812      	ldr	r2, [r2, #0]
 8003126:	4915      	ldr	r1, [pc, #84]	; (800317c <loadCross+0x78>)
 8003128:	009b      	lsls	r3, r3, #2
 800312a:	440b      	add	r3, r1
 800312c:	601a      	str	r2, [r3, #0]
		if(isnan(log_cross[i]) != 0){
 800312e:	88fb      	ldrh	r3, [r7, #6]
 8003130:	4a12      	ldr	r2, [pc, #72]	; (800317c <loadCross+0x78>)
 8003132:	009b      	lsls	r3, r3, #2
 8003134:	4413      	add	r3, r2
 8003136:	edd3 7a00 	vldr	s15, [r3]
 800313a:	eef4 7a67 	vcmp.f32	s15, s15
 800313e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003142:	d60e      	bvs.n	8003162 <loadCross+0x5e>
			break;
		}
		else{
			log_cross_cnt++;
 8003144:	4b0c      	ldr	r3, [pc, #48]	; (8003178 <loadCross+0x74>)
 8003146:	881b      	ldrh	r3, [r3, #0]
 8003148:	3301      	adds	r3, #1
 800314a:	b29a      	uxth	r2, r3
 800314c:	4b0a      	ldr	r3, [pc, #40]	; (8003178 <loadCross+0x74>)
 800314e:	801a      	strh	r2, [r3, #0]
		}
		readAdd_3 += 0x04;
 8003150:	4b08      	ldr	r3, [pc, #32]	; (8003174 <loadCross+0x70>)
 8003152:	681b      	ldr	r3, [r3, #0]
 8003154:	3304      	adds	r3, #4
 8003156:	4a07      	ldr	r2, [pc, #28]	; (8003174 <loadCross+0x70>)
 8003158:	6013      	str	r3, [r2, #0]
		i++;
 800315a:	88fb      	ldrh	r3, [r7, #6]
 800315c:	3301      	adds	r3, #1
 800315e:	80fb      	strh	r3, [r7, #6]
		log_cross[i] = *(float*)readAdd_3;
 8003160:	e7dc      	b.n	800311c <loadCross+0x18>
			break;
 8003162:	bf00      	nop
	}
}
 8003164:	bf00      	nop
 8003166:	370c      	adds	r7, #12
 8003168:	46bd      	mov	sp, r7
 800316a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316e:	4770      	bx	lr
 8003170:	0800f38c 	.word	0x0800f38c
 8003174:	2001f028 	.word	0x2001f028
 8003178:	20016e44 	.word	0x20016e44
 800317c:	200003c0 	.word	0x200003c0

08003180 <loadSide>:

void loadSide(){
 8003180:	b480      	push	{r7}
 8003182:	b083      	sub	sp, #12
 8003184:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003186:	2300      	movs	r3, #0
 8003188:	80fb      	strh	r3, [r7, #6]
	readAdd_4 = start_adress_sector10;
 800318a:	4b18      	ldr	r3, [pc, #96]	; (80031ec <loadSide+0x6c>)
 800318c:	681b      	ldr	r3, [r3, #0]
 800318e:	4a18      	ldr	r2, [pc, #96]	; (80031f0 <loadSide+0x70>)
 8003190:	6013      	str	r3, [r2, #0]
	log_side_cnt = 0;
 8003192:	4b18      	ldr	r3, [pc, #96]	; (80031f4 <loadSide+0x74>)
 8003194:	2200      	movs	r2, #0
 8003196:	801a      	strh	r2, [r3, #0]

	while(1){
		log_side[i] = *(float*)readAdd_4;
 8003198:	4b15      	ldr	r3, [pc, #84]	; (80031f0 <loadSide+0x70>)
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	461a      	mov	r2, r3
 800319e:	88fb      	ldrh	r3, [r7, #6]
 80031a0:	6812      	ldr	r2, [r2, #0]
 80031a2:	4915      	ldr	r1, [pc, #84]	; (80031f8 <loadSide+0x78>)
 80031a4:	009b      	lsls	r3, r3, #2
 80031a6:	440b      	add	r3, r1
 80031a8:	601a      	str	r2, [r3, #0]
		if(isnan(log_side[i]) != 0){
 80031aa:	88fb      	ldrh	r3, [r7, #6]
 80031ac:	4a12      	ldr	r2, [pc, #72]	; (80031f8 <loadSide+0x78>)
 80031ae:	009b      	lsls	r3, r3, #2
 80031b0:	4413      	add	r3, r2
 80031b2:	edd3 7a00 	vldr	s15, [r3]
 80031b6:	eef4 7a67 	vcmp.f32	s15, s15
 80031ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031be:	d60e      	bvs.n	80031de <loadSide+0x5e>
			break;
		}
		else{
			log_side_cnt++;
 80031c0:	4b0c      	ldr	r3, [pc, #48]	; (80031f4 <loadSide+0x74>)
 80031c2:	881b      	ldrh	r3, [r3, #0]
 80031c4:	3301      	adds	r3, #1
 80031c6:	b29a      	uxth	r2, r3
 80031c8:	4b0a      	ldr	r3, [pc, #40]	; (80031f4 <loadSide+0x74>)
 80031ca:	801a      	strh	r2, [r3, #0]
		}
		readAdd_4 += 0x04;
 80031cc:	4b08      	ldr	r3, [pc, #32]	; (80031f0 <loadSide+0x70>)
 80031ce:	681b      	ldr	r3, [r3, #0]
 80031d0:	3304      	adds	r3, #4
 80031d2:	4a07      	ldr	r2, [pc, #28]	; (80031f0 <loadSide+0x70>)
 80031d4:	6013      	str	r3, [r2, #0]
		i++;
 80031d6:	88fb      	ldrh	r3, [r7, #6]
 80031d8:	3301      	adds	r3, #1
 80031da:	80fb      	strh	r3, [r7, #6]
		log_side[i] = *(float*)readAdd_4;
 80031dc:	e7dc      	b.n	8003198 <loadSide+0x18>
			break;
 80031de:	bf00      	nop
	}
}
 80031e0:	bf00      	nop
 80031e2:	370c      	adds	r7, #12
 80031e4:	46bd      	mov	sp, r7
 80031e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031ea:	4770      	bx	lr
 80031ec:	0800f390 	.word	0x0800f390
 80031f0:	2001f020 	.word	0x2001f020
 80031f4:	20016e46 	.word	0x20016e46
 80031f8:	20000550 	.word	0x20000550

080031fc <loadDebug>:

void loadDebug(){
 80031fc:	b480      	push	{r7}
 80031fe:	b083      	sub	sp, #12
 8003200:	af00      	add	r7, sp, #0
	uint16_t i = 0;
 8003202:	2300      	movs	r3, #0
 8003204:	80fb      	strh	r3, [r7, #6]
	readAdd_5= start_adress_sector11;
 8003206:	4b18      	ldr	r3, [pc, #96]	; (8003268 <loadDebug+0x6c>)
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	4a18      	ldr	r2, [pc, #96]	; (800326c <loadDebug+0x70>)
 800320c:	6013      	str	r3, [r2, #0]
	log_debug_cnt = 0;
 800320e:	4b18      	ldr	r3, [pc, #96]	; (8003270 <loadDebug+0x74>)
 8003210:	2200      	movs	r2, #0
 8003212:	801a      	strh	r2, [r3, #0]

	while(1){
		log_debug[i] = *(float*)readAdd_5;
 8003214:	4b15      	ldr	r3, [pc, #84]	; (800326c <loadDebug+0x70>)
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	461a      	mov	r2, r3
 800321a:	88fb      	ldrh	r3, [r7, #6]
 800321c:	6812      	ldr	r2, [r2, #0]
 800321e:	4915      	ldr	r1, [pc, #84]	; (8003274 <loadDebug+0x78>)
 8003220:	009b      	lsls	r3, r3, #2
 8003222:	440b      	add	r3, r1
 8003224:	601a      	str	r2, [r3, #0]
		if(isnan(log_debug[i]) != 0){
 8003226:	88fb      	ldrh	r3, [r7, #6]
 8003228:	4a12      	ldr	r2, [pc, #72]	; (8003274 <loadDebug+0x78>)
 800322a:	009b      	lsls	r3, r3, #2
 800322c:	4413      	add	r3, r2
 800322e:	edd3 7a00 	vldr	s15, [r3]
 8003232:	eef4 7a67 	vcmp.f32	s15, s15
 8003236:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800323a:	d60e      	bvs.n	800325a <loadDebug+0x5e>
			break;
		}
		else{
			log_debug_cnt++;
 800323c:	4b0c      	ldr	r3, [pc, #48]	; (8003270 <loadDebug+0x74>)
 800323e:	881b      	ldrh	r3, [r3, #0]
 8003240:	3301      	adds	r3, #1
 8003242:	b29a      	uxth	r2, r3
 8003244:	4b0a      	ldr	r3, [pc, #40]	; (8003270 <loadDebug+0x74>)
 8003246:	801a      	strh	r2, [r3, #0]
		}
		readAdd_5 += 0x04;
 8003248:	4b08      	ldr	r3, [pc, #32]	; (800326c <loadDebug+0x70>)
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	3304      	adds	r3, #4
 800324e:	4a07      	ldr	r2, [pc, #28]	; (800326c <loadDebug+0x70>)
 8003250:	6013      	str	r3, [r2, #0]
		i++;
 8003252:	88fb      	ldrh	r3, [r7, #6]
 8003254:	3301      	adds	r3, #1
 8003256:	80fb      	strh	r3, [r7, #6]
		log_debug[i] = *(float*)readAdd_5;
 8003258:	e7dc      	b.n	8003214 <loadDebug+0x18>
			break;
 800325a:	bf00      	nop
	}
}
 800325c:	bf00      	nop
 800325e:	370c      	adds	r7, #12
 8003260:	46bd      	mov	sp, r7
 8003262:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003266:	4770      	bx	lr
 8003268:	0800f394 	.word	0x0800f394
 800326c:	2001eff8 	.word	0x2001eff8
 8003270:	20016e48 	.word	0x20016e48
 8003274:	200006e0 	.word	0x200006e0

08003278 <getDistanceArrayPointer>:


const float *getDistanceArrayPointer(){
 8003278:	b480      	push	{r7}
 800327a:	af00      	add	r7, sp, #0
	return log_distance;
 800327c:	4b02      	ldr	r3, [pc, #8]	; (8003288 <getDistanceArrayPointer+0x10>)
}
 800327e:	4618      	mov	r0, r3
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr
 8003288:	2000c260 	.word	0x2000c260

0800328c <getThetaArrayPointer>:

const float *getThetaArrayPointer(){
 800328c:	b480      	push	{r7}
 800328e:	af00      	add	r7, sp, #0
	return log_theta;
 8003290:	4b02      	ldr	r3, [pc, #8]	; (800329c <getThetaArrayPointer+0x10>)
}
 8003292:	4618      	mov	r0, r3
 8003294:	46bd      	mov	sp, r7
 8003296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800329a:	4770      	bx	lr
 800329c:	20011850 	.word	0x20011850

080032a0 <getDistanceLog>:

const float *getSideArrayPointer(){
	return log_side;
}

float getDistanceLog(uint16_t idx){
 80032a0:	b480      	push	{r7}
 80032a2:	b083      	sub	sp, #12
 80032a4:	af00      	add	r7, sp, #0
 80032a6:	4603      	mov	r3, r0
 80032a8:	80fb      	strh	r3, [r7, #6]
	return log_distance[idx];
 80032aa:	88fb      	ldrh	r3, [r7, #6]
 80032ac:	4a06      	ldr	r2, [pc, #24]	; (80032c8 <getDistanceLog+0x28>)
 80032ae:	009b      	lsls	r3, r3, #2
 80032b0:	4413      	add	r3, r2
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	ee07 3a90 	vmov	s15, r3
}
 80032b8:	eeb0 0a67 	vmov.f32	s0, s15
 80032bc:	370c      	adds	r7, #12
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	2000c260 	.word	0x2000c260

080032cc <getCrossLog>:

float getThetaLog(uint16_t idx){
	return log_theta[idx];
}

float getCrossLog(uint16_t idx){
 80032cc:	b480      	push	{r7}
 80032ce:	b083      	sub	sp, #12
 80032d0:	af00      	add	r7, sp, #0
 80032d2:	4603      	mov	r3, r0
 80032d4:	80fb      	strh	r3, [r7, #6]
	return log_cross[idx];
 80032d6:	88fb      	ldrh	r3, [r7, #6]
 80032d8:	4a06      	ldr	r2, [pc, #24]	; (80032f4 <getCrossLog+0x28>)
 80032da:	009b      	lsls	r3, r3, #2
 80032dc:	4413      	add	r3, r2
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	ee07 3a90 	vmov	s15, r3
}
 80032e4:	eeb0 0a67 	vmov.f32	s0, s15
 80032e8:	370c      	adds	r7, #12
 80032ea:	46bd      	mov	sp, r7
 80032ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032f0:	4770      	bx	lr
 80032f2:	bf00      	nop
 80032f4:	200003c0 	.word	0x200003c0

080032f8 <getSideLog>:

float getSideLog(uint16_t idx){
 80032f8:	b480      	push	{r7}
 80032fa:	b083      	sub	sp, #12
 80032fc:	af00      	add	r7, sp, #0
 80032fe:	4603      	mov	r3, r0
 8003300:	80fb      	strh	r3, [r7, #6]
	return log_side[idx];
 8003302:	88fb      	ldrh	r3, [r7, #6]
 8003304:	4a06      	ldr	r2, [pc, #24]	; (8003320 <getSideLog+0x28>)
 8003306:	009b      	lsls	r3, r3, #2
 8003308:	4413      	add	r3, r2
 800330a:	681b      	ldr	r3, [r3, #0]
 800330c:	ee07 3a90 	vmov	s15, r3
}
 8003310:	eeb0 0a67 	vmov.f32	s0, s15
 8003314:	370c      	adds	r7, #12
 8003316:	46bd      	mov	sp, r7
 8003318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800331c:	4770      	bx	lr
 800331e:	bf00      	nop
 8003320:	20000550 	.word	0x20000550

08003324 <getDebugLog>:

float getDebugLog(uint16_t idx){
 8003324:	b480      	push	{r7}
 8003326:	b083      	sub	sp, #12
 8003328:	af00      	add	r7, sp, #0
 800332a:	4603      	mov	r3, r0
 800332c:	80fb      	strh	r3, [r7, #6]
	return log_debug[idx];
 800332e:	88fb      	ldrh	r3, [r7, #6]
 8003330:	4a06      	ldr	r2, [pc, #24]	; (800334c <getDebugLog+0x28>)
 8003332:	009b      	lsls	r3, r3, #2
 8003334:	4413      	add	r3, r2
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	ee07 3a90 	vmov	s15, r3
}
 800333c:	eeb0 0a67 	vmov.f32	s0, s15
 8003340:	370c      	adds	r7, #12
 8003342:	46bd      	mov	sp, r7
 8003344:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003348:	4770      	bx	lr
 800334a:	bf00      	nop
 800334c:	200006e0 	.word	0x200006e0

08003350 <read_byte>:
#include "mpu6500.h"

volatile int16_t xa, ya, za;
volatile int16_t xg, yg, zg;

uint8_t read_byte( uint8_t reg ) {
 8003350:	b580      	push	{r7, lr}
 8003352:	b084      	sub	sp, #16
 8003354:	af00      	add	r7, sp, #0
 8003356:	4603      	mov	r3, r0
 8003358:	71fb      	strb	r3, [r7, #7]
	uint8_t ret,val;

		ret = reg | 0x80;
 800335a:	79fb      	ldrb	r3, [r7, #7]
 800335c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8003360:	b2db      	uxtb	r3, r3
 8003362:	73fb      	strb	r3, [r7, #15]
		CS_RESET;
 8003364:	2200      	movs	r2, #0
 8003366:	2104      	movs	r1, #4
 8003368:	480d      	ldr	r0, [pc, #52]	; (80033a0 <read_byte+0x50>)
 800336a:	f004 ff0d 	bl	8008188 <HAL_GPIO_WritePin>
		HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 800336e:	f107 010f 	add.w	r1, r7, #15
 8003372:	2364      	movs	r3, #100	; 0x64
 8003374:	2201      	movs	r2, #1
 8003376:	480b      	ldr	r0, [pc, #44]	; (80033a4 <read_byte+0x54>)
 8003378:	f005 fcf8 	bl	8008d6c <HAL_SPI_Transmit>
		HAL_SPI_Receive(&hspi3, &val, 1, 100);
 800337c:	f107 010e 	add.w	r1, r7, #14
 8003380:	2364      	movs	r3, #100	; 0x64
 8003382:	2201      	movs	r2, #1
 8003384:	4807      	ldr	r0, [pc, #28]	; (80033a4 <read_byte+0x54>)
 8003386:	f005 fe25 	bl	8008fd4 <HAL_SPI_Receive>
		CS_SET;
 800338a:	2201      	movs	r2, #1
 800338c:	2104      	movs	r1, #4
 800338e:	4804      	ldr	r0, [pc, #16]	; (80033a0 <read_byte+0x50>)
 8003390:	f004 fefa 	bl	8008188 <HAL_GPIO_WritePin>

	return val;
 8003394:	7bbb      	ldrb	r3, [r7, #14]
}
 8003396:	4618      	mov	r0, r3
 8003398:	3710      	adds	r7, #16
 800339a:	46bd      	mov	sp, r7
 800339c:	bd80      	pop	{r7, pc}
 800339e:	bf00      	nop
 80033a0:	40020c00 	.word	0x40020c00
 80033a4:	2001f288 	.word	0x2001f288

080033a8 <write_byte>:

void write_byte( uint8_t reg, uint8_t val )  {
 80033a8:	b580      	push	{r7, lr}
 80033aa:	b084      	sub	sp, #16
 80033ac:	af00      	add	r7, sp, #0
 80033ae:	4603      	mov	r3, r0
 80033b0:	460a      	mov	r2, r1
 80033b2:	71fb      	strb	r3, [r7, #7]
 80033b4:	4613      	mov	r3, r2
 80033b6:	71bb      	strb	r3, [r7, #6]
	uint8_t ret;

	ret = reg & 0x7F;
 80033b8:	79fb      	ldrb	r3, [r7, #7]
 80033ba:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80033be:	b2db      	uxtb	r3, r3
 80033c0:	73fb      	strb	r3, [r7, #15]
	CS_RESET;
 80033c2:	2200      	movs	r2, #0
 80033c4:	2104      	movs	r1, #4
 80033c6:	480c      	ldr	r0, [pc, #48]	; (80033f8 <write_byte+0x50>)
 80033c8:	f004 fede 	bl	8008188 <HAL_GPIO_WritePin>
	HAL_SPI_Transmit(&hspi3, &ret, 1, 100);
 80033cc:	f107 010f 	add.w	r1, r7, #15
 80033d0:	2364      	movs	r3, #100	; 0x64
 80033d2:	2201      	movs	r2, #1
 80033d4:	4809      	ldr	r0, [pc, #36]	; (80033fc <write_byte+0x54>)
 80033d6:	f005 fcc9 	bl	8008d6c <HAL_SPI_Transmit>
	HAL_SPI_Receive(&hspi3, &val, 1, 100);
 80033da:	1db9      	adds	r1, r7, #6
 80033dc:	2364      	movs	r3, #100	; 0x64
 80033de:	2201      	movs	r2, #1
 80033e0:	4806      	ldr	r0, [pc, #24]	; (80033fc <write_byte+0x54>)
 80033e2:	f005 fdf7 	bl	8008fd4 <HAL_SPI_Receive>
	CS_SET;
 80033e6:	2201      	movs	r2, #1
 80033e8:	2104      	movs	r1, #4
 80033ea:	4803      	ldr	r0, [pc, #12]	; (80033f8 <write_byte+0x50>)
 80033ec:	f004 fecc 	bl	8008188 <HAL_GPIO_WritePin>
}
 80033f0:	bf00      	nop
 80033f2:	3710      	adds	r7, #16
 80033f4:	46bd      	mov	sp, r7
 80033f6:	bd80      	pop	{r7, pc}
 80033f8:	40020c00 	.word	0x40020c00
 80033fc:	2001f288 	.word	0x2001f288

08003400 <IMU_init>:

uint8_t IMU_init() {
 8003400:	b580      	push	{r7, lr}
 8003402:	b082      	sub	sp, #8
 8003404:	af00      	add	r7, sp, #0
	uint8_t who_am_i, ret;
	ret = 0;
 8003406:	2300      	movs	r3, #0
 8003408:	71fb      	strb	r3, [r7, #7]

	who_am_i = read_byte( 0x75 );
 800340a:	2075      	movs	r0, #117	; 0x75
 800340c:	f7ff ffa0 	bl	8003350 <read_byte>
 8003410:	4603      	mov	r3, r0
 8003412:	71bb      	strb	r3, [r7, #6]
	if ( who_am_i == 0x70 ) {
 8003414:	79bb      	ldrb	r3, [r7, #6]
 8003416:	2b70      	cmp	r3, #112	; 0x70
 8003418:	d110      	bne.n	800343c <IMU_init+0x3c>
		ret = 1;
 800341a:	2301      	movs	r3, #1
 800341c:	71fb      	strb	r3, [r7, #7]
		write_byte(0x6B, 0x00);	//sleep mode
 800341e:	2100      	movs	r1, #0
 8003420:	206b      	movs	r0, #107	; 0x6b
 8003422:	f7ff ffc1 	bl	80033a8 <write_byte>
		HAL_Delay(100);
 8003426:	2064      	movs	r0, #100	; 0x64
 8003428:	f003 fa7c 	bl	8006924 <HAL_Delay>
		write_byte(0x1A, 0x00);
 800342c:	2100      	movs	r1, #0
 800342e:	201a      	movs	r0, #26
 8003430:	f7ff ffba 	bl	80033a8 <write_byte>
		write_byte(0x1B, 0x18);
 8003434:	2118      	movs	r1, #24
 8003436:	201b      	movs	r0, #27
 8003438:	f7ff ffb6 	bl	80033a8 <write_byte>
	}
	return ret;
 800343c:	79fb      	ldrb	r3, [r7, #7]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3708      	adds	r7, #8
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}
	...

08003448 <read_gyro_data>:

void read_gyro_data() {
 8003448:	b598      	push	{r3, r4, r7, lr}
 800344a:	af00      	add	r7, sp, #0
	//xg = ((int16_t)read_byte(0x43) << 8) | ((int16_t)read_byte(0x44));
	//yg = ((int16_t)read_byte(0x45) << 8) | ((int16_t)read_byte(0x46));
	zg = ((int16_t)read_byte(0x47) << 8) | ((int16_t)read_byte(0x48));
 800344c:	2047      	movs	r0, #71	; 0x47
 800344e:	f7ff ff7f 	bl	8003350 <read_byte>
 8003452:	4603      	mov	r3, r0
 8003454:	021b      	lsls	r3, r3, #8
 8003456:	b21c      	sxth	r4, r3
 8003458:	2048      	movs	r0, #72	; 0x48
 800345a:	f7ff ff79 	bl	8003350 <read_byte>
 800345e:	4603      	mov	r3, r0
 8003460:	b21b      	sxth	r3, r3
 8003462:	4323      	orrs	r3, r4
 8003464:	b21a      	sxth	r2, r3
 8003466:	4b02      	ldr	r3, [pc, #8]	; (8003470 <read_gyro_data+0x28>)
 8003468:	801a      	strh	r2, [r3, #0]
}
 800346a:	bf00      	nop
 800346c:	bd98      	pop	{r3, r4, r7, pc}
 800346e:	bf00      	nop
 8003470:	2001f1c0 	.word	0x2001f1c0
 8003474:	00000000 	.word	0x00000000

08003478 <calculateVelocityControlFlip>:
float mon_p,mon_i,mon_d = 0;

float mon_current_velocity, mon_diff;

void calculateVelocityControlFlip(void)
{
 8003478:	b5b0      	push	{r4, r5, r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af00      	add	r7, sp, #0
	float p, d;
	static float i;

	float kp = 1500, ki = 20000, kd = 0.0;//kp = 1550, ki = 20000, kd = 0.0;
 800347e:	4b4e      	ldr	r3, [pc, #312]	; (80035b8 <calculateVelocityControlFlip+0x140>)
 8003480:	61fb      	str	r3, [r7, #28]
 8003482:	4b4e      	ldr	r3, [pc, #312]	; (80035bc <calculateVelocityControlFlip+0x144>)
 8003484:	61bb      	str	r3, [r7, #24]
 8003486:	f04f 0300 	mov.w	r3, #0
 800348a:	617b      	str	r3, [r7, #20]

	float diff = 0.;
 800348c:	f04f 0300 	mov.w	r3, #0
 8003490:	613b      	str	r3, [r7, #16]
	static float pre_diff = 0.;
	float current_velocity = getCurrentVelocity();
 8003492:	f000 f909 	bl	80036a8 <getCurrentVelocity>
 8003496:	ed87 0a03 	vstr	s0, [r7, #12]

	if(velocity_control_enable_flag == 1){
 800349a:	4b49      	ldr	r3, [pc, #292]	; (80035c0 <calculateVelocityControlFlip+0x148>)
 800349c:	781b      	ldrb	r3, [r3, #0]
 800349e:	2b01      	cmp	r3, #1
 80034a0:	d17f      	bne.n	80035a2 <calculateVelocityControlFlip+0x12a>
		if(i_clear_flag == 1){
 80034a2:	4b48      	ldr	r3, [pc, #288]	; (80035c4 <calculateVelocityControlFlip+0x14c>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	2b01      	cmp	r3, #1
 80034a8:	d106      	bne.n	80034b8 <calculateVelocityControlFlip+0x40>
			i = 0;
 80034aa:	4b47      	ldr	r3, [pc, #284]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 80034ac:	f04f 0200 	mov.w	r2, #0
 80034b0:	601a      	str	r2, [r3, #0]
			i_clear_flag = 0;
 80034b2:	4b44      	ldr	r3, [pc, #272]	; (80035c4 <calculateVelocityControlFlip+0x14c>)
 80034b4:	2200      	movs	r2, #0
 80034b6:	701a      	strb	r2, [r3, #0]
		}

		diff = setvariablespeed() - current_velocity;
 80034b8:	f000 f8c4 	bl	8003644 <setvariablespeed>
 80034bc:	eeb0 7a40 	vmov.f32	s14, s0
 80034c0:	edd7 7a03 	vldr	s15, [r7, #12]
 80034c4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034c8:	edc7 7a04 	vstr	s15, [r7, #16]
		//mon_diff = diff;
		p = kp * diff; //P
 80034cc:	ed97 7a07 	vldr	s14, [r7, #28]
 80034d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80034d4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034d8:	edc7 7a02 	vstr	s15, [r7, #8]
		i += ki * diff * DELTA_T; //I
 80034dc:	4b3a      	ldr	r3, [pc, #232]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	4618      	mov	r0, r3
 80034e2:	f7fd f831 	bl	8000548 <__aeabi_f2d>
 80034e6:	4604      	mov	r4, r0
 80034e8:	460d      	mov	r5, r1
 80034ea:	ed97 7a06 	vldr	s14, [r7, #24]
 80034ee:	edd7 7a04 	vldr	s15, [r7, #16]
 80034f2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80034f6:	ee17 0a90 	vmov	r0, s15
 80034fa:	f7fd f825 	bl	8000548 <__aeabi_f2d>
 80034fe:	a32c      	add	r3, pc, #176	; (adr r3, 80035b0 <calculateVelocityControlFlip+0x138>)
 8003500:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003504:	f7fd f878 	bl	80005f8 <__aeabi_dmul>
 8003508:	4602      	mov	r2, r0
 800350a:	460b      	mov	r3, r1
 800350c:	4620      	mov	r0, r4
 800350e:	4629      	mov	r1, r5
 8003510:	f7fc febc 	bl	800028c <__adddf3>
 8003514:	4603      	mov	r3, r0
 8003516:	460c      	mov	r4, r1
 8003518:	4618      	mov	r0, r3
 800351a:	4621      	mov	r1, r4
 800351c:	f7fd fb64 	bl	8000be8 <__aeabi_d2f>
 8003520:	4602      	mov	r2, r0
 8003522:	4b29      	ldr	r3, [pc, #164]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 8003524:	601a      	str	r2, [r3, #0]
		//d = kd * (diff - pre_diff) / DELTA_T; //D

		pid_plus = p + i;
 8003526:	4b28      	ldr	r3, [pc, #160]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 8003528:	ed93 7a00 	vldr	s14, [r3]
 800352c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003530:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003534:	4b25      	ldr	r3, [pc, #148]	; (80035cc <calculateVelocityControlFlip+0x154>)
 8003536:	edc3 7a00 	vstr	s15, [r3]

		mon_p = p;
 800353a:	4a25      	ldr	r2, [pc, #148]	; (80035d0 <calculateVelocityControlFlip+0x158>)
 800353c:	68bb      	ldr	r3, [r7, #8]
 800353e:	6013      	str	r3, [r2, #0]
		mon_i = i;
 8003540:	4b21      	ldr	r3, [pc, #132]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	4a23      	ldr	r2, [pc, #140]	; (80035d4 <calculateVelocityControlFlip+0x15c>)
 8003546:	6013      	str	r3, [r2, #0]
		//if(i <= -1000) i = -1000;

		//velocity_control_term = p + i + d;


		if(mode == 1){
 8003548:	4b23      	ldr	r3, [pc, #140]	; (80035d8 <calculateVelocityControlFlip+0x160>)
 800354a:	881b      	ldrh	r3, [r3, #0]
 800354c:	2b01      	cmp	r3, #1
 800354e:	d10e      	bne.n	800356e <calculateVelocityControlFlip+0xf6>
		    velocity_control_term = p + i + d;
 8003550:	4b1d      	ldr	r3, [pc, #116]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 8003552:	ed93 7a00 	vldr	s14, [r3]
 8003556:	edd7 7a02 	vldr	s15, [r7, #8]
 800355a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800355e:	edd7 7a01 	vldr	s15, [r7, #4]
 8003562:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003566:	4b1d      	ldr	r3, [pc, #116]	; (80035dc <calculateVelocityControlFlip+0x164>)
 8003568:	edc3 7a00 	vstr	s15, [r3]
 800356c:	e016      	b.n	800359c <calculateVelocityControlFlip+0x124>
		}
		else if(mode == 2){
 800356e:	4b1a      	ldr	r3, [pc, #104]	; (80035d8 <calculateVelocityControlFlip+0x160>)
 8003570:	881b      	ldrh	r3, [r3, #0]
 8003572:	2b02      	cmp	r3, #2
 8003574:	d112      	bne.n	800359c <calculateVelocityControlFlip+0x124>
			velocity_control_term = (p + i + d) + target_acceleration;//PID   2
 8003576:	4b14      	ldr	r3, [pc, #80]	; (80035c8 <calculateVelocityControlFlip+0x150>)
 8003578:	ed93 7a00 	vldr	s14, [r3]
 800357c:	edd7 7a02 	vldr	s15, [r7, #8]
 8003580:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003584:	edd7 7a01 	vldr	s15, [r7, #4]
 8003588:	ee37 7a27 	vadd.f32	s14, s14, s15
 800358c:	4b14      	ldr	r3, [pc, #80]	; (80035e0 <calculateVelocityControlFlip+0x168>)
 800358e:	edd3 7a00 	vldr	s15, [r3]
 8003592:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003596:	4b11      	ldr	r3, [pc, #68]	; (80035dc <calculateVelocityControlFlip+0x164>)
 8003598:	edc3 7a00 	vstr	s15, [r3]
			//velocity_control_term = p + i + d;
		}

		//setMotor(velocity_control_term, velocity_control_term);

		pre_diff = diff;
 800359c:	4a11      	ldr	r2, [pc, #68]	; (80035e4 <calculateVelocityControlFlip+0x16c>)
 800359e:	693b      	ldr	r3, [r7, #16]
 80035a0:	6013      	str	r3, [r2, #0]

	}

}
 80035a2:	bf00      	nop
 80035a4:	3720      	adds	r7, #32
 80035a6:	46bd      	mov	sp, r7
 80035a8:	bdb0      	pop	{r4, r5, r7, pc}
 80035aa:	bf00      	nop
 80035ac:	f3af 8000 	nop.w
 80035b0:	d2f1a9fc 	.word	0xd2f1a9fc
 80035b4:	3f50624d 	.word	0x3f50624d
 80035b8:	44bb8000 	.word	0x44bb8000
 80035bc:	469c4000 	.word	0x469c4000
 80035c0:	20016e4a 	.word	0x20016e4a
 80035c4:	20016e4b 	.word	0x20016e4b
 80035c8:	20016e5c 	.word	0x20016e5c
 80035cc:	2001f1cc 	.word	0x2001f1cc
 80035d0:	2001f1e0 	.word	0x2001f1e0
 80035d4:	2001f1d8 	.word	0x2001f1d8
 80035d8:	2001f1d0 	.word	0x2001f1d0
 80035dc:	20016e4c 	.word	0x20016e4c
 80035e0:	20016e54 	.word	0x20016e54
 80035e4:	20016e60 	.word	0x20016e60

080035e8 <getVelocityControlTerm>:

float getVelocityControlTerm(void)
{
 80035e8:	b480      	push	{r7}
 80035ea:	af00      	add	r7, sp, #0
	return velocity_control_term;
 80035ec:	4b04      	ldr	r3, [pc, #16]	; (8003600 <getVelocityControlTerm+0x18>)
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	ee07 3a90 	vmov	s15, r3
}
 80035f4:	eeb0 0a67 	vmov.f32	s0, s15
 80035f8:	46bd      	mov	sp, r7
 80035fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035fe:	4770      	bx	lr
 8003600:	20016e4c 	.word	0x20016e4c

08003604 <setTargetVelocity>:

void setTargetVelocity(float velocity)
{
 8003604:	b480      	push	{r7}
 8003606:	b083      	sub	sp, #12
 8003608:	af00      	add	r7, sp, #0
 800360a:	ed87 0a01 	vstr	s0, [r7, #4]
	target_velocity = velocity;
 800360e:	4a04      	ldr	r2, [pc, #16]	; (8003620 <setTargetVelocity+0x1c>)
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	6013      	str	r3, [r2, #0]
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr
 8003620:	20016e50 	.word	0x20016e50

08003624 <setTargetAcceleration>:

void setTargetAcceleration(float acceleration)
{
 8003624:	b480      	push	{r7}
 8003626:	b083      	sub	sp, #12
 8003628:	af00      	add	r7, sp, #0
 800362a:	ed87 0a01 	vstr	s0, [r7, #4]
	target_acceleration = acceleration;
 800362e:	4a04      	ldr	r2, [pc, #16]	; (8003640 <setTargetAcceleration+0x1c>)
 8003630:	687b      	ldr	r3, [r7, #4]
 8003632:	6013      	str	r3, [r2, #0]
}
 8003634:	bf00      	nop
 8003636:	370c      	adds	r7, #12
 8003638:	46bd      	mov	sp, r7
 800363a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363e:	4770      	bx	lr
 8003640:	20016e54 	.word	0x20016e54

08003644 <setvariablespeed>:

float setvariablespeed(void)
{
 8003644:	b580      	push	{r7, lr}
 8003646:	af00      	add	r7, sp, #0
	if(getspeedcount() >= target_velocity){
 8003648:	f7fd fefa 	bl	8001440 <getspeedcount>
 800364c:	eeb0 7a40 	vmov.f32	s14, s0
 8003650:	4b13      	ldr	r3, [pc, #76]	; (80036a0 <setvariablespeed+0x5c>)
 8003652:	edd3 7a00 	vldr	s15, [r3]
 8003656:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800365a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800365e:	db04      	blt.n	800366a <setvariablespeed+0x26>
		variable_speed = target_velocity;
 8003660:	4b0f      	ldr	r3, [pc, #60]	; (80036a0 <setvariablespeed+0x5c>)
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	4a0f      	ldr	r2, [pc, #60]	; (80036a4 <setvariablespeed+0x60>)
 8003666:	6013      	str	r3, [r2, #0]
 8003668:	e012      	b.n	8003690 <setvariablespeed+0x4c>
	}
	else if(getspeedcount() < target_velocity){
 800366a:	f7fd fee9 	bl	8001440 <getspeedcount>
 800366e:	eeb0 7a40 	vmov.f32	s14, s0
 8003672:	4b0b      	ldr	r3, [pc, #44]	; (80036a0 <setvariablespeed+0x5c>)
 8003674:	edd3 7a00 	vldr	s15, [r3]
 8003678:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800367c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003680:	d506      	bpl.n	8003690 <setvariablespeed+0x4c>
		variable_speed = getspeedcount();
 8003682:	f7fd fedd 	bl	8001440 <getspeedcount>
 8003686:	eef0 7a40 	vmov.f32	s15, s0
 800368a:	4b06      	ldr	r3, [pc, #24]	; (80036a4 <setvariablespeed+0x60>)
 800368c:	edc3 7a00 	vstr	s15, [r3]
	}

	return variable_speed;
 8003690:	4b04      	ldr	r3, [pc, #16]	; (80036a4 <setvariablespeed+0x60>)
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	ee07 3a90 	vmov	s15, r3
}
 8003698:	eeb0 0a67 	vmov.f32	s0, s15
 800369c:	bd80      	pop	{r7, pc}
 800369e:	bf00      	nop
 80036a0:	20016e50 	.word	0x20016e50
 80036a4:	20016e58 	.word	0x20016e58

080036a8 <getCurrentVelocity>:

float getCurrentVelocity(void)
{
 80036a8:	b590      	push	{r4, r7, lr}
 80036aa:	b085      	sub	sp, #20
 80036ac:	af00      	add	r7, sp, #0
	int16_t enc_l = 0, enc_r = 0;
 80036ae:	2300      	movs	r3, #0
 80036b0:	80fb      	strh	r3, [r7, #6]
 80036b2:	2300      	movs	r3, #0
 80036b4:	80bb      	strh	r3, [r7, #4]
	getEncoderCnt(&enc_l, &enc_r);
 80036b6:	1d3a      	adds	r2, r7, #4
 80036b8:	1dbb      	adds	r3, r7, #6
 80036ba:	4611      	mov	r1, r2
 80036bc:	4618      	mov	r0, r3
 80036be:	f7fd fdfb 	bl	80012b8 <getEncoderCnt>
	float enc_cnt = (enc_l + enc_r) / 2;
 80036c2:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80036c6:	461a      	mov	r2, r3
 80036c8:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 80036cc:	4413      	add	r3, r2
 80036ce:	0fda      	lsrs	r2, r3, #31
 80036d0:	4413      	add	r3, r2
 80036d2:	105b      	asrs	r3, r3, #1
 80036d4:	ee07 3a90 	vmov	s15, r3
 80036d8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036dc:	edc7 7a03 	vstr	s15, [r7, #12]

	float current_velocity = VELOCITY_PER_CNT * enc_cnt;
 80036e0:	68f8      	ldr	r0, [r7, #12]
 80036e2:	f7fc ff31 	bl	8000548 <__aeabi_f2d>
 80036e6:	a30d      	add	r3, pc, #52	; (adr r3, 800371c <getCurrentVelocity+0x74>)
 80036e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ec:	f7fc ff84 	bl	80005f8 <__aeabi_dmul>
 80036f0:	4603      	mov	r3, r0
 80036f2:	460c      	mov	r4, r1
 80036f4:	4618      	mov	r0, r3
 80036f6:	4621      	mov	r1, r4
 80036f8:	f7fd fa76 	bl	8000be8 <__aeabi_d2f>
 80036fc:	4603      	mov	r3, r0
 80036fe:	60bb      	str	r3, [r7, #8]
	mon_current_velocity = current_velocity;
 8003700:	4a05      	ldr	r2, [pc, #20]	; (8003718 <getCurrentVelocity+0x70>)
 8003702:	68bb      	ldr	r3, [r7, #8]
 8003704:	6013      	str	r3, [r2, #0]

	return current_velocity;
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	ee07 3a90 	vmov	s15, r3
}
 800370c:	eeb0 0a67 	vmov.f32	s0, s15
 8003710:	3714      	adds	r7, #20
 8003712:	46bd      	mov	sp, r7
 8003714:	bd90      	pop	{r4, r7, pc}
 8003716:	bf00      	nop
 8003718:	2001f1d4 	.word	0x2001f1d4
 800371c:	2df331e5 	.word	0x2df331e5
 8003720:	3f878fcc 	.word	0x3f878fcc

08003724 <getTargetVelocity>:

float getTargetVelocity()
{
 8003724:	b480      	push	{r7}
 8003726:	af00      	add	r7, sp, #0
	return target_velocity;
 8003728:	4b04      	ldr	r3, [pc, #16]	; (800373c <getTargetVelocity+0x18>)
 800372a:	681b      	ldr	r3, [r3, #0]
 800372c:	ee07 3a90 	vmov	s15, r3
}
 8003730:	eeb0 0a67 	vmov.f32	s0, s15
 8003734:	46bd      	mov	sp, r7
 8003736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373a:	4770      	bx	lr
 800373c:	20016e50 	.word	0x20016e50

08003740 <startVelocityControl>:
{
	return pid_plus;
}

void startVelocityControl(void)
{
 8003740:	b480      	push	{r7}
 8003742:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 1;
 8003744:	4b05      	ldr	r3, [pc, #20]	; (800375c <startVelocityControl+0x1c>)
 8003746:	2201      	movs	r2, #1
 8003748:	701a      	strb	r2, [r3, #0]
	i_clear_flag = 1;
 800374a:	4b05      	ldr	r3, [pc, #20]	; (8003760 <startVelocityControl+0x20>)
 800374c:	2201      	movs	r2, #1
 800374e:	701a      	strb	r2, [r3, #0]
}
 8003750:	bf00      	nop
 8003752:	46bd      	mov	sp, r7
 8003754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003758:	4770      	bx	lr
 800375a:	bf00      	nop
 800375c:	20016e4a 	.word	0x20016e4a
 8003760:	20016e4b 	.word	0x20016e4b

08003764 <stopVelocityControl>:

void stopVelocityControl(void)
{
 8003764:	b480      	push	{r7}
 8003766:	af00      	add	r7, sp, #0
	velocity_control_enable_flag = 0;
 8003768:	4b03      	ldr	r3, [pc, #12]	; (8003778 <stopVelocityControl+0x14>)
 800376a:	2200      	movs	r2, #0
 800376c:	701a      	strb	r2, [r3, #0]
}
 800376e:	bf00      	nop
 8003770:	46bd      	mov	sp, r7
 8003772:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003776:	4770      	bx	lr
 8003778:	20016e4a 	.word	0x20016e4a

0800377c <setClearFlagOfVelocityControlI>:

void setClearFlagOfVelocityControlI(void)
{
 800377c:	b480      	push	{r7}
 800377e:	af00      	add	r7, sp, #0
	i_clear_flag = 1;
 8003780:	4b03      	ldr	r3, [pc, #12]	; (8003790 <setClearFlagOfVelocityControlI+0x14>)
 8003782:	2201      	movs	r2, #1
 8003784:	701a      	strb	r2, [r3, #0]
}
 8003786:	bf00      	nop
 8003788:	46bd      	mov	sp, r7
 800378a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800378e:	4770      	bx	lr
 8003790:	20016e4b 	.word	0x20016e4b

08003794 <setrunmode>:

void setrunmode(uint16_t num){
 8003794:	b480      	push	{r7}
 8003796:	b083      	sub	sp, #12
 8003798:	af00      	add	r7, sp, #0
 800379a:	4603      	mov	r3, r0
 800379c:	80fb      	strh	r3, [r7, #6]
	mode = num;
 800379e:	4a04      	ldr	r2, [pc, #16]	; (80037b0 <setrunmode+0x1c>)
 80037a0:	88fb      	ldrh	r3, [r7, #6]
 80037a2:	8013      	strh	r3, [r2, #0]
}
 80037a4:	bf00      	nop
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr
 80037b0:	2001f1d0 	.word	0x2001f1d0

080037b4 <__io_putchar>:
	#define PUTCHAR_PROTOTYPE int __io_putchar(int ch)
#else
	#define PUTCHAR_PROTOTYPE int fputc(int ch, FILE *f)
#endif /*__GNUC__*/

PUTCHAR_PROTOTYPE{
 80037b4:	b580      	push	{r7, lr}
 80037b6:	b082      	sub	sp, #8
 80037b8:	af00      	add	r7, sp, #0
 80037ba:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart1, (uint8_t*)&ch, 1, 0xFFFF);
 80037bc:	1d39      	adds	r1, r7, #4
 80037be:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80037c2:	2201      	movs	r2, #1
 80037c4:	4803      	ldr	r0, [pc, #12]	; (80037d4 <__io_putchar+0x20>)
 80037c6:	f006 fede 	bl	800a586 <HAL_UART_Transmit>
	return ch;
 80037ca:	687b      	ldr	r3, [r7, #4]
}
 80037cc:	4618      	mov	r0, r3
 80037ce:	3708      	adds	r7, #8
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	2001f2e0 	.word	0x2001f2e0

080037d8 <HAL_TIM_PeriodElapsedCallback>:

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b082      	sub	sp, #8
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
   if(htim->Instance == TIM6){//1ms
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a1a      	ldr	r2, [pc, #104]	; (8003850 <HAL_TIM_PeriodElapsedCallback+0x78>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d121      	bne.n	800382e <HAL_TIM_PeriodElapsedCallback+0x56>
      timer++;
 80037ea:	4b1a      	ldr	r3, [pc, #104]	; (8003854 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	3301      	adds	r3, #1
 80037f0:	4a18      	ldr	r2, [pc, #96]	; (8003854 <HAL_TIM_PeriodElapsedCallback+0x7c>)
 80037f2:	6013      	str	r3, [r2, #0]
      timer2++;
 80037f4:	4b18      	ldr	r3, [pc, #96]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	3301      	adds	r3, #1
 80037fa:	4a17      	ldr	r2, [pc, #92]	; (8003858 <HAL_TIM_PeriodElapsedCallback+0x80>)
 80037fc:	6013      	str	r3, [r2, #0]

      updateEncoderCnt();
 80037fe:	f7fd fc8f 	bl	8001120 <updateEncoderCnt>
      updateIMUValue();
 8003802:	f7fd feed 	bl	80015e0 <updateIMUValue>
      updateAnalogSensor();
 8003806:	f7fe fed7 	bl	80025b8 <updateAnalogSensor>

      calculateLineFollowingTermFlip();
 800380a:	f7fe fa05 	bl	8001c18 <calculateLineFollowingTermFlip>
      calculateVelocityControlFlip();
 800380e:	f7ff fe33 	bl	8003478 <calculateVelocityControlFlip>
      calculateAngleControlFlip();
 8003812:	f7fd fbb9 	bl	8000f88 <calculateAngleControlFlip>
      lineTraceFlip();
 8003816:	f7fe fb7d 	bl	8001f14 <lineTraceFlip>
      runningFlip();
 800381a:	f001 fba3 	bl	8004f64 <runningFlip>
      motorCtrlFlip();
 800381e:	f001 f8cd 	bl	80049bc <motorCtrlFlip>
      suctionmotorCtrlFlip();
 8003822:	f001 f92f 	bl	8004a84 <suctionmotorCtrlFlip>
      updateSideSensorStatus();
 8003826:	f001 f99b 	bl	8004b60 <updateSideSensorStatus>

      checkCourseOut();
 800382a:	f7fe fc4b 	bl	80020c4 <checkCourseOut>

      //resetEncoderCnt();
   }

   if(htim->Instance == TIM7){//0.1ms
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	681b      	ldr	r3, [r3, #0]
 8003832:	4a0a      	ldr	r2, [pc, #40]	; (800385c <HAL_TIM_PeriodElapsedCallback+0x84>)
 8003834:	4293      	cmp	r3, r2
 8003836:	d106      	bne.n	8003846 <HAL_TIM_PeriodElapsedCallback+0x6e>
	   timer1++;
 8003838:	4b09      	ldr	r3, [pc, #36]	; (8003860 <HAL_TIM_PeriodElapsedCallback+0x88>)
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	3301      	adds	r3, #1
 800383e:	4a08      	ldr	r2, [pc, #32]	; (8003860 <HAL_TIM_PeriodElapsedCallback+0x88>)
 8003840:	6013      	str	r3, [r2, #0]

	   storeAnalogSensorBuffer();
 8003842:	f7fe fcc3 	bl	80021cc <storeAnalogSensorBuffer>

   }
}
 8003846:	bf00      	nop
 8003848:	3708      	adds	r7, #8
 800384a:	46bd      	mov	sp, r7
 800384c:	bd80      	pop	{r7, pc}
 800384e:	bf00      	nop
 8003850:	40001000 	.word	0x40001000
 8003854:	2001f1e4 	.word	0x2001f1e4
 8003858:	2001f22c 	.word	0x2001f22c
 800385c:	40001400 	.word	0x40001400
 8003860:	2001f404 	.word	0x2001f404

08003864 <init>:

void init(void)
{
 8003864:	b580      	push	{r7, lr}
 8003866:	af00      	add	r7, sp, #0
	  initADC();
 8003868:	f7fe fc9a 	bl	80021a0 <initADC>
	  initEncoder();
 800386c:	f7fd fc3a 	bl	80010e4 <initEncoder>
	  initLog();
 8003870:	f7ff fa8a 	bl	8002d88 <initLog>
	  initGyro();
 8003874:	f7fd fea4 	bl	80015c0 <initGyro>

	  HAL_TIM_Base_Start_IT(&htim6);
 8003878:	4809      	ldr	r0, [pc, #36]	; (80038a0 <init+0x3c>)
 800387a:	f005 ff92 	bl	80097a2 <HAL_TIM_Base_Start_IT>
	  HAL_TIM_Base_Start_IT(&htim7);
 800387e:	4809      	ldr	r0, [pc, #36]	; (80038a4 <init+0x40>)
 8003880:	f005 ff8f 	bl	80097a2 <HAL_TIM_Base_Start_IT>

	  initMotor();
 8003884:	f001 f882 	bl	800498c <initMotor>

	  setLED('R');
 8003888:	2052      	movs	r0, #82	; 0x52
 800388a:	f7fd ffad 	bl	80017e8 <setLED>

	  sensorCalibration();
 800388e:	f7ff f885 	bl	800299c <sensorCalibration>

	  HAL_Delay(1000);
 8003892:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003896:	f003 f845 	bl	8006924 <HAL_Delay>

}
 800389a:	bf00      	nop
 800389c:	bd80      	pop	{r7, pc}
 800389e:	bf00      	nop
 80038a0:	2001f380 	.word	0x2001f380
 80038a4:	2001f468 	.word	0x2001f468

080038a8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80038a8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80038aa:	b085      	sub	sp, #20
 80038ac:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80038ae:	f002 ffc7 	bl	8006840 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80038b2:	f000 fb19 	bl	8003ee8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80038b6:	f000 ffa7 	bl	8004808 <MX_GPIO_Init>
  MX_DMA_Init();
 80038ba:	f000 ff7d 	bl	80047b8 <MX_DMA_Init>
  MX_TIM1_Init();
 80038be:	f000 fd2d 	bl	800431c <MX_TIM1_Init>
  MX_TIM3_Init();
 80038c2:	f000 fdad 	bl	8004420 <MX_TIM3_Init>
  MX_TIM4_Init();
 80038c6:	f000 fdff 	bl	80044c8 <MX_TIM4_Init>
  MX_TIM8_Init();
 80038ca:	f000 febb 	bl	8004644 <MX_TIM8_Init>
  MX_ADC1_Init();
 80038ce:	f000 fb75 	bl	8003fbc <MX_ADC1_Init>
  MX_I2C1_Init();
 80038d2:	f000 fcbf 	bl	8004254 <MX_I2C1_Init>
  MX_SPI3_Init();
 80038d6:	f000 fceb 	bl	80042b0 <MX_SPI3_Init>
  MX_USART1_UART_Init();
 80038da:	f000 ff43 	bl	8004764 <MX_USART1_UART_Init>
  MX_TIM6_Init();
 80038de:	f000 fe47 	bl	8004570 <MX_TIM6_Init>
  MX_TIM7_Init();
 80038e2:	f000 fe7b 	bl	80045dc <MX_TIM7_Init>
  MX_ADC2_Init();
 80038e6:	f000 fbc9 	bl	800407c <MX_ADC2_Init>
  /* USER CODE BEGIN 2 */

  init();
 80038ea:	f7ff ffbb 	bl	8003864 <init>

  bool running_flag = false;
 80038ee:	2300      	movs	r3, #0
 80038f0:	71fb      	strb	r3, [r7, #7]

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3
 80038f2:	204c      	movs	r0, #76	; 0x4c
 80038f4:	f002 fe96 	bl	8006624 <getSwitchStatus>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b01      	cmp	r3, #1
 80038fc:	d109      	bne.n	8003912 <main+0x6a>
 80038fe:	4bb2      	ldr	r3, [pc, #712]	; (8003bc8 <main+0x320>)
 8003900:	881b      	ldrh	r3, [r3, #0]
 8003902:	2b00      	cmp	r3, #0
 8003904:	d105      	bne.n	8003912 <main+0x6a>
		  timer = 0;
 8003906:	4bb1      	ldr	r3, [pc, #708]	; (8003bcc <main+0x324>)
 8003908:	2200      	movs	r2, #0
 800390a:	601a      	str	r2, [r3, #0]
		  sw = 1;
 800390c:	4bae      	ldr	r3, [pc, #696]	; (8003bc8 <main+0x320>)
 800390e:	2201      	movs	r2, #1
 8003910:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 1 && timer > 20 && sw == 1){
 8003912:	204c      	movs	r0, #76	; 0x4c
 8003914:	f002 fe86 	bl	8006624 <getSwitchStatus>
 8003918:	4603      	mov	r3, r0
 800391a:	2b01      	cmp	r3, #1
 800391c:	d10a      	bne.n	8003934 <main+0x8c>
 800391e:	4bab      	ldr	r3, [pc, #684]	; (8003bcc <main+0x324>)
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	2b14      	cmp	r3, #20
 8003924:	d906      	bls.n	8003934 <main+0x8c>
 8003926:	4ba8      	ldr	r3, [pc, #672]	; (8003bc8 <main+0x320>)
 8003928:	881b      	ldrh	r3, [r3, #0]
 800392a:	2b01      	cmp	r3, #1
 800392c:	d102      	bne.n	8003934 <main+0x8c>
		  sw = 2;
 800392e:	4ba6      	ldr	r3, [pc, #664]	; (8003bc8 <main+0x320>)
 8003930:	2202      	movs	r2, #2
 8003932:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw == 1){
 8003934:	4ba5      	ldr	r3, [pc, #660]	; (8003bcc <main+0x324>)
 8003936:	681b      	ldr	r3, [r3, #0]
 8003938:	2b28      	cmp	r3, #40	; 0x28
 800393a:	d906      	bls.n	800394a <main+0xa2>
 800393c:	4ba2      	ldr	r3, [pc, #648]	; (8003bc8 <main+0x320>)
 800393e:	881b      	ldrh	r3, [r3, #0]
 8003940:	2b01      	cmp	r3, #1
 8003942:	d102      	bne.n	800394a <main+0xa2>
		  sw = 0;
 8003944:	4ba0      	ldr	r3, [pc, #640]	; (8003bc8 <main+0x320>)
 8003946:	2200      	movs	r2, #0
 8003948:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('L') == 0 && sw == 2){
 800394a:	204c      	movs	r0, #76	; 0x4c
 800394c:	f002 fe6a 	bl	8006624 <getSwitchStatus>
 8003950:	4603      	mov	r3, r0
 8003952:	2b00      	cmp	r3, #0
 8003954:	d10c      	bne.n	8003970 <main+0xc8>
 8003956:	4b9c      	ldr	r3, [pc, #624]	; (8003bc8 <main+0x320>)
 8003958:	881b      	ldrh	r3, [r3, #0]
 800395a:	2b02      	cmp	r3, #2
 800395c:	d108      	bne.n	8003970 <main+0xc8>
		  //mode_selector++;
		  soiya++;
 800395e:	4b9c      	ldr	r3, [pc, #624]	; (8003bd0 <main+0x328>)
 8003960:	881b      	ldrh	r3, [r3, #0]
 8003962:	3301      	adds	r3, #1
 8003964:	b29a      	uxth	r2, r3
 8003966:	4b9a      	ldr	r3, [pc, #616]	; (8003bd0 <main+0x328>)
 8003968:	801a      	strh	r2, [r3, #0]
		  sw = 0;
 800396a:	4b97      	ldr	r3, [pc, #604]	; (8003bc8 <main+0x320>)
 800396c:	2200      	movs	r2, #0
 800396e:	801a      	strh	r2, [r3, #0]
	  }

	  if(getSwitchStatus('R') == 1 && sw2 == 0){     //D4         sw2
 8003970:	2052      	movs	r0, #82	; 0x52
 8003972:	f002 fe57 	bl	8006624 <getSwitchStatus>
 8003976:	4603      	mov	r3, r0
 8003978:	2b01      	cmp	r3, #1
 800397a:	d109      	bne.n	8003990 <main+0xe8>
 800397c:	4b95      	ldr	r3, [pc, #596]	; (8003bd4 <main+0x32c>)
 800397e:	881b      	ldrh	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d105      	bne.n	8003990 <main+0xe8>
	  	  timer = 0;
 8003984:	4b91      	ldr	r3, [pc, #580]	; (8003bcc <main+0x324>)
 8003986:	2200      	movs	r2, #0
 8003988:	601a      	str	r2, [r3, #0]
	  	  sw2 = 1;
 800398a:	4b92      	ldr	r3, [pc, #584]	; (8003bd4 <main+0x32c>)
 800398c:	2201      	movs	r2, #1
 800398e:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 1 && timer > 20 && sw2 == 1){
 8003990:	2052      	movs	r0, #82	; 0x52
 8003992:	f002 fe47 	bl	8006624 <getSwitchStatus>
 8003996:	4603      	mov	r3, r0
 8003998:	2b01      	cmp	r3, #1
 800399a:	d10a      	bne.n	80039b2 <main+0x10a>
 800399c:	4b8b      	ldr	r3, [pc, #556]	; (8003bcc <main+0x324>)
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	2b14      	cmp	r3, #20
 80039a2:	d906      	bls.n	80039b2 <main+0x10a>
 80039a4:	4b8b      	ldr	r3, [pc, #556]	; (8003bd4 <main+0x32c>)
 80039a6:	881b      	ldrh	r3, [r3, #0]
 80039a8:	2b01      	cmp	r3, #1
 80039aa:	d102      	bne.n	80039b2 <main+0x10a>
	  	  sw2 = 2;
 80039ac:	4b89      	ldr	r3, [pc, #548]	; (8003bd4 <main+0x32c>)
 80039ae:	2202      	movs	r2, #2
 80039b0:	801a      	strh	r2, [r3, #0]
	  }
	  if(timer > 40 && sw2 == 1){
 80039b2:	4b86      	ldr	r3, [pc, #536]	; (8003bcc <main+0x324>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	2b28      	cmp	r3, #40	; 0x28
 80039b8:	d906      	bls.n	80039c8 <main+0x120>
 80039ba:	4b86      	ldr	r3, [pc, #536]	; (8003bd4 <main+0x32c>)
 80039bc:	881b      	ldrh	r3, [r3, #0]
 80039be:	2b01      	cmp	r3, #1
 80039c0:	d102      	bne.n	80039c8 <main+0x120>
	  	  sw2 = 0;
 80039c2:	4b84      	ldr	r3, [pc, #528]	; (8003bd4 <main+0x32c>)
 80039c4:	2200      	movs	r2, #0
 80039c6:	801a      	strh	r2, [r3, #0]
	  }
	  if(getSwitchStatus('R') == 0 && sw2 == 2){
 80039c8:	2052      	movs	r0, #82	; 0x52
 80039ca:	f002 fe2b 	bl	8006624 <getSwitchStatus>
 80039ce:	4603      	mov	r3, r0
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	d10c      	bne.n	80039ee <main+0x146>
 80039d4:	4b7f      	ldr	r3, [pc, #508]	; (8003bd4 <main+0x32c>)
 80039d6:	881b      	ldrh	r3, [r3, #0]
 80039d8:	2b02      	cmp	r3, #2
 80039da:	d108      	bne.n	80039ee <main+0x146>
	  	  cnt++;
 80039dc:	4b7e      	ldr	r3, [pc, #504]	; (8003bd8 <main+0x330>)
 80039de:	881b      	ldrh	r3, [r3, #0]
 80039e0:	3301      	adds	r3, #1
 80039e2:	b29a      	uxth	r2, r3
 80039e4:	4b7c      	ldr	r3, [pc, #496]	; (8003bd8 <main+0x330>)
 80039e6:	801a      	strh	r2, [r3, #0]
	  	  sw2 = 0;
 80039e8:	4b7a      	ldr	r3, [pc, #488]	; (8003bd4 <main+0x32c>)
 80039ea:	2200      	movs	r2, #0
 80039ec:	801a      	strh	r2, [r3, #0]
	  }

	  if(cnt >= 2){
 80039ee:	4b7a      	ldr	r3, [pc, #488]	; (8003bd8 <main+0x330>)
 80039f0:	881b      	ldrh	r3, [r3, #0]
 80039f2:	2b01      	cmp	r3, #1
 80039f4:	d902      	bls.n	80039fc <main+0x154>
		  cnt = 0;
 80039f6:	4b78      	ldr	r3, [pc, #480]	; (8003bd8 <main+0x330>)
 80039f8:	2200      	movs	r2, #0
 80039fa:	801a      	strh	r2, [r3, #0]
	  }


	  if(cnt >= 1){
 80039fc:	4b76      	ldr	r3, [pc, #472]	; (8003bd8 <main+0x330>)
 80039fe:	881b      	ldrh	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d00b      	beq.n	8003a1c <main+0x174>
		  HAL_Delay(1000);
 8003a04:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003a08:	f002 ff8c 	bl	8006924 <HAL_Delay>
		  running_flag = true;
 8003a0c:	2301      	movs	r3, #1
 8003a0e:	71fb      	strb	r3, [r7, #7]
		  timer2 = 0;
 8003a10:	4b72      	ldr	r3, [pc, #456]	; (8003bdc <main+0x334>)
 8003a12:	2200      	movs	r2, #0
 8003a14:	601a      	str	r2, [r3, #0]
		  cnt = 0;
 8003a16:	4b70      	ldr	r3, [pc, #448]	; (8003bd8 <main+0x330>)
 8003a18:	2200      	movs	r2, #0
 8003a1a:	801a      	strh	r2, [r3, #0]
		  running();
		  //setMotor(500, 500);
		  //while(1);
	  }*/

	  if(running_flag == false){
 8003a1c:	79fb      	ldrb	r3, [r7, #7]
 8003a1e:	f083 0301 	eor.w	r3, r3, #1
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	2b00      	cmp	r3, #0
 8003a26:	d003      	beq.n	8003a30 <main+0x188>
		  stopLineTrace();
 8003a28:	f7fe fb3a 	bl	80020a0 <stopLineTrace>
		  stopVelocityControl();
 8003a2c:	f7ff fe9a 	bl	8003764 <stopVelocityControl>
	  }

	  if(getgoalStatus() == true){  //goal??
 8003a30:	f002 f9ce 	bl	8005dd0 <getgoalStatus>
 8003a34:	4603      	mov	r3, r0
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d007      	beq.n	8003a4a <main+0x1a2>
		  running_flag = false;
 8003a3a:	2300      	movs	r3, #0
 8003a3c:	71fb      	strb	r3, [r7, #7]
		  cnt = 0;
 8003a3e:	4b66      	ldr	r3, [pc, #408]	; (8003bd8 <main+0x330>)
 8003a40:	2200      	movs	r2, #0
 8003a42:	801a      	strh	r2, [r3, #0]
		  setsuctionMotor(0);
 8003a44:	2000      	movs	r0, #0
 8003a46:	f001 f86d 	bl	8004b24 <setsuctionMotor>
	  /*if(isTargetDistance(10) == true){
		  cnt2++;
		  clearDistance10mm();
	  }*/

	  if(soiya >= 12){
 8003a4a:	4b61      	ldr	r3, [pc, #388]	; (8003bd0 <main+0x328>)
 8003a4c:	881b      	ldrh	r3, [r3, #0]
 8003a4e:	2b0b      	cmp	r3, #11
 8003a50:	d902      	bls.n	8003a58 <main+0x1b0>
		  soiya = 0;
 8003a52:	4b5f      	ldr	r3, [pc, #380]	; (8003bd0 <main+0x328>)
 8003a54:	2200      	movs	r2, #0
 8003a56:	801a      	strh	r2, [r3, #0]
	  }

	  switch(soiya){
 8003a58:	4b5d      	ldr	r3, [pc, #372]	; (8003bd0 <main+0x328>)
 8003a5a:	881b      	ldrh	r3, [r3, #0]
 8003a5c:	2b0b      	cmp	r3, #11
 8003a5e:	f200 8221 	bhi.w	8003ea4 <main+0x5fc>
 8003a62:	a201      	add	r2, pc, #4	; (adr r2, 8003a68 <main+0x1c0>)
 8003a64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003a68:	08003a99 	.word	0x08003a99
 8003a6c:	08003abd 	.word	0x08003abd
 8003a70:	08003af1 	.word	0x08003af1
 8003a74:	08003b35 	.word	0x08003b35
 8003a78:	08003b7f 	.word	0x08003b7f
 8003a7c:	08003bf5 	.word	0x08003bf5
 8003a80:	08003c4f 	.word	0x08003c4f
 8003a84:	08003ca9 	.word	0x08003ca9
 8003a88:	08003d03 	.word	0x08003d03
 8003a8c:	08003d5d 	.word	0x08003d5d
 8003a90:	08003db7 	.word	0x08003db7
 8003a94:	08003e11 	.word	0x08003e11

			  case 0:
				  setLED('W');
 8003a98:	2057      	movs	r0, #87	; 0x57
 8003a9a:	f7fd fea5 	bl	80017e8 <setLED>
				  setLED2('R');
 8003a9e:	2052      	movs	r0, #82	; 0x52
 8003aa0:	f7fd ff70 	bl	8001984 <setLED2>
				  printf("0\r\n");
 8003aa4:	484e      	ldr	r0, [pc, #312]	; (8003be0 <main+0x338>)
 8003aa6:	f008 f8bd 	bl	800bc24 <puts>

				  if(running_flag == true){
 8003aaa:	79fb      	ldrb	r3, [r7, #7]
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	f000 81fb 	beq.w	8003ea8 <main+0x600>

				  		  setsuctionMotor(750);
 8003ab2:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003ab6:	f001 f835 	bl	8004b24 <setsuctionMotor>
				  }

				  break;
 8003aba:	e1f5      	b.n	8003ea8 <main+0x600>

			  case 1:
				  setLED('G');
 8003abc:	2047      	movs	r0, #71	; 0x47
 8003abe:	f7fd fe93 	bl	80017e8 <setLED>
				  setLED2('G');
 8003ac2:	2047      	movs	r0, #71	; 0x47
 8003ac4:	f7fd ff5e 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003ac8:	79fb      	ldrb	r3, [r7, #7]
 8003aca:	2b00      	cmp	r3, #0
 8003acc:	f000 81ee 	beq.w	8003eac <main+0x604>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 8003ad0:	f7fd fcea 	bl	80014a8 <clearspeedcount>

					      //setVelocityRange(0, 0);
						  setTargetVelocity(0.0);
 8003ad4:	ed9f 0a43 	vldr	s0, [pc, #268]	; 8003be4 <main+0x33c>
 8003ad8:	f7ff fd94 	bl	8003604 <setTargetVelocity>
						  //startVelocityControl();

						  setsuctionMotor(0);
 8003adc:	2000      	movs	r0, #0
 8003ade:	f001 f821 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1000);
 8003ae2:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003ae6:	f002 ff1d 	bl	8006924 <HAL_Delay>

						  running();
 8003aea:	f001 f94b 	bl	8004d84 <running>
				  }

				  break;
 8003aee:	e1dd      	b.n	8003eac <main+0x604>

			  case 2:
				  setLED('Y');
 8003af0:	2059      	movs	r0, #89	; 0x59
 8003af2:	f7fd fe79 	bl	80017e8 <setLED>
				  setLED2('R');
 8003af6:	2052      	movs	r0, #82	; 0x52
 8003af8:	f7fd ff44 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003afc:	79fb      	ldrb	r3, [r7, #7]
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	f000 81d6 	beq.w	8003eb0 <main+0x608>
						  //startLineTrace();

					      clearspeedcount();
 8003b04:	f7fd fcd0 	bl	80014a8 <clearspeedcount>

					      IMU_average();
 8003b08:	f7fd fe1c 	bl	8001744 <IMU_average>

					      setRunMode(1);
 8003b0c:	2001      	movs	r0, #1
 8003b0e:	f001 f851 	bl	8004bb4 <setRunMode>

					      setVelocityRange(1.4, 1.4);
 8003b12:	eddf 0a35 	vldr	s1, [pc, #212]	; 8003be8 <main+0x340>
 8003b16:	ed9f 0a34 	vldr	s0, [pc, #208]	; 8003be8 <main+0x340>
 8003b1a:	f002 f965 	bl	8005de8 <setVelocityRange>

						  setsuctionMotor(350);
 8003b1e:	f44f 70af 	mov.w	r0, #350	; 0x15e
 8003b22:	f000 ffff 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1000);
 8003b26:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b2a:	f002 fefb 	bl	8006924 <HAL_Delay>

						  running();
 8003b2e:	f001 f929 	bl	8004d84 <running>
				  }

				  break;
 8003b32:	e1bd      	b.n	8003eb0 <main+0x608>

			  case 3:
				  setLED('Y');
 8003b34:	2059      	movs	r0, #89	; 0x59
 8003b36:	f7fd fe57 	bl	80017e8 <setLED>
				  setLED2('G');
 8003b3a:	2047      	movs	r0, #71	; 0x47
 8003b3c:	f7fd ff22 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003b40:	79fb      	ldrb	r3, [r7, #7]
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f000 81b6 	beq.w	8003eb4 <main+0x60c>
						  //startLineTrace();

						  clearspeedcount();
 8003b48:	f7fd fcae 	bl	80014a8 <clearspeedcount>

						  IMU_average();
 8003b4c:	f7fd fdfa 	bl	8001744 <IMU_average>

						  setRunMode(1);
 8003b50:	2001      	movs	r0, #1
 8003b52:	f001 f82f 	bl	8004bb4 <setRunMode>
						  setrunmode(1);
 8003b56:	2001      	movs	r0, #1
 8003b58:	f7ff fe1c 	bl	8003794 <setrunmode>

						  setVelocityRange(2.2, 2.2);
 8003b5c:	eddf 0a23 	vldr	s1, [pc, #140]	; 8003bec <main+0x344>
 8003b60:	ed9f 0a22 	vldr	s0, [pc, #136]	; 8003bec <main+0x344>
 8003b64:	f002 f940 	bl	8005de8 <setVelocityRange>

						  setsuctionMotor(750);
 8003b68:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003b6c:	f000 ffda 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1000);
 8003b70:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b74:	f002 fed6 	bl	8006924 <HAL_Delay>

						  running();
 8003b78:	f001 f904 	bl	8004d84 <running>
				  }

				  break;
 8003b7c:	e19a      	b.n	8003eb4 <main+0x60c>

			  case 4:
				  setLED('Y');
 8003b7e:	2059      	movs	r0, #89	; 0x59
 8003b80:	f7fd fe32 	bl	80017e8 <setLED>
				  setLED2('B');
 8003b84:	2042      	movs	r0, #66	; 0x42
 8003b86:	f7fd fefd 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003b8a:	79fb      	ldrb	r3, [r7, #7]
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	f000 8193 	beq.w	8003eb8 <main+0x610>
						  //startLineTrace();

						  clearspeedcount();
 8003b92:	f7fd fc89 	bl	80014a8 <clearspeedcount>

						  IMU_average();
 8003b96:	f7fd fdd5 	bl	8001744 <IMU_average>

						  setRunMode(1);
 8003b9a:	2001      	movs	r0, #1
 8003b9c:	f001 f80a 	bl	8004bb4 <setRunMode>
						  setrunmode(1);
 8003ba0:	2001      	movs	r0, #1
 8003ba2:	f7ff fdf7 	bl	8003794 <setrunmode>

						  setVelocityRange(2.5, 2.5);
 8003ba6:	eef0 0a04 	vmov.f32	s1, #4	; 0x40200000  2.5
 8003baa:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8003bae:	f002 f91b 	bl	8005de8 <setVelocityRange>

						  setsuctionMotor(750);
 8003bb2:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003bb6:	f000 ffb5 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1000);
 8003bba:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003bbe:	f002 feb1 	bl	8006924 <HAL_Delay>

						  running();
 8003bc2:	f001 f8df 	bl	8004d84 <running>
				  }

				  break;
 8003bc6:	e177      	b.n	8003eb8 <main+0x610>
 8003bc8:	2001f400 	.word	0x2001f400
 8003bcc:	2001f1e4 	.word	0x2001f1e4
 8003bd0:	20016e66 	.word	0x20016e66
 8003bd4:	20016e64 	.word	0x20016e64
 8003bd8:	2001f284 	.word	0x2001f284
 8003bdc:	2001f22c 	.word	0x2001f22c
 8003be0:	0800f340 	.word	0x0800f340
 8003be4:	00000000 	.word	0x00000000
 8003be8:	3fb33333 	.word	0x3fb33333
 8003bec:	400ccccd 	.word	0x400ccccd
 8003bf0:	447a0000 	.word	0x447a0000

			  case 5:
				  setLED('C');
 8003bf4:	2043      	movs	r0, #67	; 0x43
 8003bf6:	f7fd fdf7 	bl	80017e8 <setLED>
				  setLED2('R');
 8003bfa:	2052      	movs	r0, #82	; 0x52
 8003bfc:	f7fd fec2 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	2b00      	cmp	r3, #0
 8003c04:	f000 815a 	beq.w	8003ebc <main+0x614>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

					      clearspeedcount();
 8003c08:	f7fd fc4e 	bl	80014a8 <clearspeedcount>

					      setRunMode(2);
 8003c0c:	2002      	movs	r0, #2
 8003c0e:	f000 ffd1 	bl	8004bb4 <setRunMode>
					      setrunmode(2);
 8003c12:	2002      	movs	r0, #2
 8003c14:	f7ff fdbe 	bl	8003794 <setrunmode>

					      setVelocityRange(2.0, 4.0);
 8003c18:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8003c1c:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003c20:	f002 f8e2 	bl	8005de8 <setVelocityRange>
					      setAccDec(4, 1);
 8003c24:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 8003c28:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
 8003c2c:	f002 f8f4 	bl	8005e18 <setAccDec>
					      setStraightRadius(1000); //Do Not Change
 8003c30:	ed1f 0a11 	vldr	s0, [pc, #-68]	; 8003bf0 <main+0x348>
 8003c34:	f002 f908 	bl	8005e48 <setStraightRadius>

						  setsuctionMotor(650);
 8003c38:	f240 208a 	movw	r0, #650	; 0x28a
 8003c3c:	f000 ff72 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1500);
 8003c40:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003c44:	f002 fe6e 	bl	8006924 <HAL_Delay>

						  running();
 8003c48:	f001 f89c 	bl	8004d84 <running>
				  }

				  break;
 8003c4c:	e136      	b.n	8003ebc <main+0x614>

			  case 6:
				  setLED('C');
 8003c4e:	2043      	movs	r0, #67	; 0x43
 8003c50:	f7fd fdca 	bl	80017e8 <setLED>
				  setLED2('G');
 8003c54:	2047      	movs	r0, #71	; 0x47
 8003c56:	f7fd fe95 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003c5a:	79fb      	ldrb	r3, [r7, #7]
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	f000 812f 	beq.w	8003ec0 <main+0x618>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003c62:	f7fd fc21 	bl	80014a8 <clearspeedcount>

						  setRunMode(2);
 8003c66:	2002      	movs	r0, #2
 8003c68:	f000 ffa4 	bl	8004bb4 <setRunMode>
						  setrunmode(2);
 8003c6c:	2002      	movs	r0, #2
 8003c6e:	f7ff fd91 	bl	8003794 <setrunmode>

						  setVelocityRange(2.2, 5.0);
 8003c72:	eef1 0a04 	vmov.f32	s1, #20	; 0x40a00000  5.0
 8003c76:	ed1f 0a23 	vldr	s0, [pc, #-140]	; 8003bec <main+0x344>
 8003c7a:	f002 f8b5 	bl	8005de8 <setVelocityRange>
						  setAccDec(3, 2);
 8003c7e:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003c82:	eeb0 0a08 	vmov.f32	s0, #8	; 0x40400000  3.0
 8003c86:	f002 f8c7 	bl	8005e18 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003c8a:	ed1f 0a27 	vldr	s0, [pc, #-156]	; 8003bf0 <main+0x348>
 8003c8e:	f002 f8db 	bl	8005e48 <setStraightRadius>

						  setsuctionMotor(650);
 8003c92:	f240 208a 	movw	r0, #650	; 0x28a
 8003c96:	f000 ff45 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1500);
 8003c9a:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003c9e:	f002 fe41 	bl	8006924 <HAL_Delay>

						  running();
 8003ca2:	f001 f86f 	bl	8004d84 <running>
				  }

				  break;
 8003ca6:	e10b      	b.n	8003ec0 <main+0x618>

			  case 7:
				  setLED('C');
 8003ca8:	2043      	movs	r0, #67	; 0x43
 8003caa:	f7fd fd9d 	bl	80017e8 <setLED>
				  setLED2('B');
 8003cae:	2042      	movs	r0, #66	; 0x42
 8003cb0:	f7fd fe68 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003cb4:	79fb      	ldrb	r3, [r7, #7]
 8003cb6:	2b00      	cmp	r3, #0
 8003cb8:	f000 8104 	beq.w	8003ec4 <main+0x61c>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003cbc:	f7fd fbf4 	bl	80014a8 <clearspeedcount>

						  setRunMode(2);
 8003cc0:	2002      	movs	r0, #2
 8003cc2:	f000 ff77 	bl	8004bb4 <setRunMode>
						  setrunmode(2);
 8003cc6:	2002      	movs	r0, #2
 8003cc8:	f7ff fd64 	bl	8003794 <setrunmode>

						  setVelocityRange(2.0, 5.5);
 8003ccc:	eef1 0a06 	vmov.f32	s1, #22	; 0x40b00000  5.5
 8003cd0:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003cd4:	f002 f888 	bl	8005de8 <setVelocityRange>
						  setAccDec(4, 2);
 8003cd8:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003cdc:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
 8003ce0:	f002 f89a 	bl	8005e18 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003ce4:	ed1f 0a3e 	vldr	s0, [pc, #-248]	; 8003bf0 <main+0x348>
 8003ce8:	f002 f8ae 	bl	8005e48 <setStraightRadius>

						  setsuctionMotor(650);
 8003cec:	f240 208a 	movw	r0, #650	; 0x28a
 8003cf0:	f000 ff18 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1500);
 8003cf4:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003cf8:	f002 fe14 	bl	8006924 <HAL_Delay>

						  running();
 8003cfc:	f001 f842 	bl	8004d84 <running>
				  }

				  break;
 8003d00:	e0e0      	b.n	8003ec4 <main+0x61c>

			  case 8:
				  setLED('C');
 8003d02:	2043      	movs	r0, #67	; 0x43
 8003d04:	f7fd fd70 	bl	80017e8 <setLED>
				  setLED2('W');
 8003d08:	2057      	movs	r0, #87	; 0x57
 8003d0a:	f7fd fe3b 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003d0e:	79fb      	ldrb	r3, [r7, #7]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 80d9 	beq.w	8003ec8 <main+0x620>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003d16:	f7fd fbc7 	bl	80014a8 <clearspeedcount>

						  setRunMode(2);
 8003d1a:	2002      	movs	r0, #2
 8003d1c:	f000 ff4a 	bl	8004bb4 <setRunMode>
						  setrunmode(2);
 8003d20:	2002      	movs	r0, #2
 8003d22:	f7ff fd37 	bl	8003794 <setrunmode>

						  setVelocityRange(2.0, 6.0);
 8003d26:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8003d2a:	eeb0 0a00 	vmov.f32	s0, #0	; 0x40000000  2.0
 8003d2e:	f002 f85b 	bl	8005de8 <setVelocityRange>
						  setAccDec(8, 6);
 8003d32:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8003d36:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8003d3a:	f002 f86d 	bl	8005e18 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003d3e:	ed1f 0a54 	vldr	s0, [pc, #-336]	; 8003bf0 <main+0x348>
 8003d42:	f002 f881 	bl	8005e48 <setStraightRadius>

						  setsuctionMotor(750);
 8003d46:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003d4a:	f000 feeb 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1500);
 8003d4e:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003d52:	f002 fde7 	bl	8006924 <HAL_Delay>

						  running();
 8003d56:	f001 f815 	bl	8004d84 <running>
				  }

				  break;
 8003d5a:	e0b5      	b.n	8003ec8 <main+0x620>

			  case 9:
				  setLED('C');
 8003d5c:	2043      	movs	r0, #67	; 0x43
 8003d5e:	f7fd fd43 	bl	80017e8 <setLED>
				  setLED2('Y');
 8003d62:	2059      	movs	r0, #89	; 0x59
 8003d64:	f7fd fe0e 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003d68:	79fb      	ldrb	r3, [r7, #7]
 8003d6a:	2b00      	cmp	r3, #0
 8003d6c:	f000 80ae 	beq.w	8003ecc <main+0x624>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003d70:	f7fd fb9a 	bl	80014a8 <clearspeedcount>

						  setRunMode(2);
 8003d74:	2002      	movs	r0, #2
 8003d76:	f000 ff1d 	bl	8004bb4 <setRunMode>
						  setrunmode(2);
 8003d7a:	2002      	movs	r0, #2
 8003d7c:	f7ff fd0a 	bl	8003794 <setrunmode>

						  setVelocityRange(2.5, 6.0);
 8003d80:	eef1 0a08 	vmov.f32	s1, #24	; 0x40c00000  6.0
 8003d84:	eeb0 0a04 	vmov.f32	s0, #4	; 0x40200000  2.5
 8003d88:	f002 f82e 	bl	8005de8 <setVelocityRange>
						  setAccDec(8, 4);
 8003d8c:	eef1 0a00 	vmov.f32	s1, #16	; 0x40800000  4.0
 8003d90:	eeb2 0a00 	vmov.f32	s0, #32	; 0x41000000  8.0
 8003d94:	f002 f840 	bl	8005e18 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003d98:	ed1f 0a6b 	vldr	s0, [pc, #-428]	; 8003bf0 <main+0x348>
 8003d9c:	f002 f854 	bl	8005e48 <setStraightRadius>

						  setsuctionMotor(750);
 8003da0:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003da4:	f000 febe 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1500);
 8003da8:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003dac:	f002 fdba 	bl	8006924 <HAL_Delay>

						  running();
 8003db0:	f000 ffe8 	bl	8004d84 <running>
				  }

			  	  break;
 8003db4:	e08a      	b.n	8003ecc <main+0x624>

			  case 10:
				  setLED('C');
 8003db6:	2043      	movs	r0, #67	; 0x43
 8003db8:	f7fd fd16 	bl	80017e8 <setLED>
				  setLED2('X');
 8003dbc:	2058      	movs	r0, #88	; 0x58
 8003dbe:	f7fd fde1 	bl	8001984 <setLED2>

				  if(running_flag == true){
 8003dc2:	79fb      	ldrb	r3, [r7, #7]
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	f000 8083 	beq.w	8003ed0 <main+0x628>
						  //setVelocityRange(0, 0);
						  //startLineTrace();

						  clearspeedcount();
 8003dca:	f7fd fb6d 	bl	80014a8 <clearspeedcount>

						  setRunMode(2);
 8003dce:	2002      	movs	r0, #2
 8003dd0:	f000 fef0 	bl	8004bb4 <setRunMode>
						  setrunmode(2);
 8003dd4:	2002      	movs	r0, #2
 8003dd6:	f7ff fcdd 	bl	8003794 <setrunmode>

						  setVelocityRange(2.2, 7.0);
 8003dda:	eef1 0a0c 	vmov.f32	s1, #28	; 0x40e00000  7.0
 8003dde:	ed1f 0a7d 	vldr	s0, [pc, #-500]	; 8003bec <main+0x344>
 8003de2:	f002 f801 	bl	8005de8 <setVelocityRange>
						  setAccDec(4, 2);
 8003de6:	eef0 0a00 	vmov.f32	s1, #0	; 0x40000000  2.0
 8003dea:	eeb1 0a00 	vmov.f32	s0, #16	; 0x40800000  4.0
 8003dee:	f002 f813 	bl	8005e18 <setAccDec>
						  setStraightRadius(1000); //Do Not Change
 8003df2:	ed1f 0a81 	vldr	s0, [pc, #-516]	; 8003bf0 <main+0x348>
 8003df6:	f002 f827 	bl	8005e48 <setStraightRadius>

						  setsuctionMotor(750);
 8003dfa:	f240 20ee 	movw	r0, #750	; 0x2ee
 8003dfe:	f000 fe91 	bl	8004b24 <setsuctionMotor>

						  HAL_Delay(1500);
 8003e02:	f240 50dc 	movw	r0, #1500	; 0x5dc
 8003e06:	f002 fd8d 	bl	8006924 <HAL_Delay>

						  running();
 8003e0a:	f000 ffbb 	bl	8004d84 <running>
				  }

				  break;
 8003e0e:	e05f      	b.n	8003ed0 <main+0x628>

			  case 11:
				  setLED('W');
 8003e10:	2057      	movs	r0, #87	; 0x57
 8003e12:	f7fd fce9 	bl	80017e8 <setLED>
				  setLED2('A');
 8003e16:	2041      	movs	r0, #65	; 0x41
 8003e18:	f7fd fdb4 	bl	8001984 <setLED2>
				  printf("6\r\n");
 8003e1c:	482e      	ldr	r0, [pc, #184]	; (8003ed8 <main+0x630>)
 8003e1e:	f007 ff01 	bl	800bc24 <puts>

				  if(running_flag == true){
 8003e22:	79fb      	ldrb	r3, [r7, #7]
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d055      	beq.n	8003ed4 <main+0x62c>
					  loadDistance();
 8003e28:	f7ff f8f0 	bl	800300c <loadDistance>
					  loadTheta();
 8003e2c:	f7ff f92c 	bl	8003088 <loadTheta>
					  loadCross();
 8003e30:	f7ff f968 	bl	8003104 <loadCross>
					  loadSide();
 8003e34:	f7ff f9a4 	bl	8003180 <loadSide>
					  loadDebug();
 8003e38:	f7ff f9e0 	bl	80031fc <loadDebug>
					  for(uint16_t i = 0; i < getSideLogSize(); i++){
						 printf("%f\r\n", getSideLog(i));
					  }*/


					  printf("TargetVelocity, CurrentVelocity\r\n");
 8003e3c:	4827      	ldr	r0, [pc, #156]	; (8003edc <main+0x634>)
 8003e3e:	f007 fef1 	bl	800bc24 <puts>
					  uint16_t size = getDebugLogSize();
 8003e42:	f7ff f8d7 	bl	8002ff4 <getDebugLogSize>
 8003e46:	4603      	mov	r3, r0
 8003e48:	807b      	strh	r3, [r7, #2]
					  for(uint16_t i = 0; i < size; i = i+2){
 8003e4a:	2300      	movs	r3, #0
 8003e4c:	80bb      	strh	r3, [r7, #4]
 8003e4e:	e021      	b.n	8003e94 <main+0x5ec>
						 printf("%f, %f\r\n", getDebugLog(i), getDebugLog(i + 1));
 8003e50:	88bb      	ldrh	r3, [r7, #4]
 8003e52:	4618      	mov	r0, r3
 8003e54:	f7ff fa66 	bl	8003324 <getDebugLog>
 8003e58:	ee10 3a10 	vmov	r3, s0
 8003e5c:	4618      	mov	r0, r3
 8003e5e:	f7fc fb73 	bl	8000548 <__aeabi_f2d>
 8003e62:	4605      	mov	r5, r0
 8003e64:	460e      	mov	r6, r1
 8003e66:	88bb      	ldrh	r3, [r7, #4]
 8003e68:	3301      	adds	r3, #1
 8003e6a:	b29b      	uxth	r3, r3
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	f7ff fa59 	bl	8003324 <getDebugLog>
 8003e72:	ee10 3a10 	vmov	r3, s0
 8003e76:	4618      	mov	r0, r3
 8003e78:	f7fc fb66 	bl	8000548 <__aeabi_f2d>
 8003e7c:	4603      	mov	r3, r0
 8003e7e:	460c      	mov	r4, r1
 8003e80:	e9cd 3400 	strd	r3, r4, [sp]
 8003e84:	462a      	mov	r2, r5
 8003e86:	4633      	mov	r3, r6
 8003e88:	4815      	ldr	r0, [pc, #84]	; (8003ee0 <main+0x638>)
 8003e8a:	f007 fe57 	bl	800bb3c <iprintf>
					  for(uint16_t i = 0; i < size; i = i+2){
 8003e8e:	88bb      	ldrh	r3, [r7, #4]
 8003e90:	3302      	adds	r3, #2
 8003e92:	80bb      	strh	r3, [r7, #4]
 8003e94:	88ba      	ldrh	r2, [r7, #4]
 8003e96:	887b      	ldrh	r3, [r7, #2]
 8003e98:	429a      	cmp	r2, r3
 8003e9a:	d3d9      	bcc.n	8003e50 <main+0x5a8>
					  }

					  printf("9999, 9999\r\n");
 8003e9c:	4811      	ldr	r0, [pc, #68]	; (8003ee4 <main+0x63c>)
 8003e9e:	f007 fec1 	bl	800bc24 <puts>
				  }

				  break;
 8003ea2:	e017      	b.n	8003ed4 <main+0x62c>

			  default:
				  break;
 8003ea4:	bf00      	nop
 8003ea6:	e524      	b.n	80038f2 <main+0x4a>
				  break;
 8003ea8:	bf00      	nop
 8003eaa:	e522      	b.n	80038f2 <main+0x4a>
				  break;
 8003eac:	bf00      	nop
 8003eae:	e520      	b.n	80038f2 <main+0x4a>
				  break;
 8003eb0:	bf00      	nop
 8003eb2:	e51e      	b.n	80038f2 <main+0x4a>
				  break;
 8003eb4:	bf00      	nop
 8003eb6:	e51c      	b.n	80038f2 <main+0x4a>
				  break;
 8003eb8:	bf00      	nop
 8003eba:	e51a      	b.n	80038f2 <main+0x4a>
				  break;
 8003ebc:	bf00      	nop
 8003ebe:	e518      	b.n	80038f2 <main+0x4a>
				  break;
 8003ec0:	bf00      	nop
 8003ec2:	e516      	b.n	80038f2 <main+0x4a>
				  break;
 8003ec4:	bf00      	nop
 8003ec6:	e514      	b.n	80038f2 <main+0x4a>
				  break;
 8003ec8:	bf00      	nop
 8003eca:	e512      	b.n	80038f2 <main+0x4a>
			  	  break;
 8003ecc:	bf00      	nop
 8003ece:	e510      	b.n	80038f2 <main+0x4a>
				  break;
 8003ed0:	bf00      	nop
 8003ed2:	e50e      	b.n	80038f2 <main+0x4a>
				  break;
 8003ed4:	bf00      	nop
	  if(getSwitchStatus('L') == 1 && sw == 0){     //D5         sw3
 8003ed6:	e50c      	b.n	80038f2 <main+0x4a>
 8003ed8:	0800f344 	.word	0x0800f344
 8003edc:	0800f348 	.word	0x0800f348
 8003ee0:	0800f36c 	.word	0x0800f36c
 8003ee4:	0800f378 	.word	0x0800f378

08003ee8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8003ee8:	b580      	push	{r7, lr}
 8003eea:	b094      	sub	sp, #80	; 0x50
 8003eec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003eee:	f107 0320 	add.w	r3, r7, #32
 8003ef2:	2230      	movs	r2, #48	; 0x30
 8003ef4:	2100      	movs	r1, #0
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	f006 ffd9 	bl	800aeae <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8003efc:	f107 030c 	add.w	r3, r7, #12
 8003f00:	2200      	movs	r2, #0
 8003f02:	601a      	str	r2, [r3, #0]
 8003f04:	605a      	str	r2, [r3, #4]
 8003f06:	609a      	str	r2, [r3, #8]
 8003f08:	60da      	str	r2, [r3, #12]
 8003f0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8003f0c:	2300      	movs	r3, #0
 8003f0e:	60bb      	str	r3, [r7, #8]
 8003f10:	4b28      	ldr	r3, [pc, #160]	; (8003fb4 <SystemClock_Config+0xcc>)
 8003f12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f14:	4a27      	ldr	r2, [pc, #156]	; (8003fb4 <SystemClock_Config+0xcc>)
 8003f16:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003f1a:	6413      	str	r3, [r2, #64]	; 0x40
 8003f1c:	4b25      	ldr	r3, [pc, #148]	; (8003fb4 <SystemClock_Config+0xcc>)
 8003f1e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003f20:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003f24:	60bb      	str	r3, [r7, #8]
 8003f26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003f28:	2300      	movs	r3, #0
 8003f2a:	607b      	str	r3, [r7, #4]
 8003f2c:	4b22      	ldr	r3, [pc, #136]	; (8003fb8 <SystemClock_Config+0xd0>)
 8003f2e:	681b      	ldr	r3, [r3, #0]
 8003f30:	4a21      	ldr	r2, [pc, #132]	; (8003fb8 <SystemClock_Config+0xd0>)
 8003f32:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003f36:	6013      	str	r3, [r2, #0]
 8003f38:	4b1f      	ldr	r3, [pc, #124]	; (8003fb8 <SystemClock_Config+0xd0>)
 8003f3a:	681b      	ldr	r3, [r3, #0]
 8003f3c:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003f40:	607b      	str	r3, [r7, #4]
 8003f42:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8003f44:	2302      	movs	r3, #2
 8003f46:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8003f48:	2301      	movs	r3, #1
 8003f4a:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003f4c:	2310      	movs	r3, #16
 8003f4e:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003f50:	2302      	movs	r3, #2
 8003f52:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8003f54:	2300      	movs	r3, #0
 8003f56:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8003f58:	2308      	movs	r3, #8
 8003f5a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8003f5c:	23a8      	movs	r3, #168	; 0xa8
 8003f5e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8003f60:	2302      	movs	r3, #2
 8003f62:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8003f64:	2304      	movs	r3, #4
 8003f66:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003f68:	f107 0320 	add.w	r3, r7, #32
 8003f6c:	4618      	mov	r0, r3
 8003f6e:	f004 fa5d 	bl	800842c <HAL_RCC_OscConfig>
 8003f72:	4603      	mov	r3, r0
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d001      	beq.n	8003f7c <SystemClock_Config+0x94>
  {
    Error_Handler();
 8003f78:	f000 fd04 	bl	8004984 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8003f7c:	230f      	movs	r3, #15
 8003f7e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003f80:	2302      	movs	r3, #2
 8003f82:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8003f84:	2300      	movs	r3, #0
 8003f86:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8003f88:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8003f8c:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8003f8e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003f92:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8003f94:	f107 030c 	add.w	r3, r7, #12
 8003f98:	2105      	movs	r1, #5
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f004 fcb6 	bl	800890c <HAL_RCC_ClockConfig>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	2b00      	cmp	r3, #0
 8003fa4:	d001      	beq.n	8003faa <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8003fa6:	f000 fced 	bl	8004984 <Error_Handler>
  }
}
 8003faa:	bf00      	nop
 8003fac:	3750      	adds	r7, #80	; 0x50
 8003fae:	46bd      	mov	sp, r7
 8003fb0:	bd80      	pop	{r7, pc}
 8003fb2:	bf00      	nop
 8003fb4:	40023800 	.word	0x40023800
 8003fb8:	40007000 	.word	0x40007000

08003fbc <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8003fbc:	b580      	push	{r7, lr}
 8003fbe:	b084      	sub	sp, #16
 8003fc0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8003fc2:	463b      	mov	r3, r7
 8003fc4:	2200      	movs	r2, #0
 8003fc6:	601a      	str	r2, [r3, #0]
 8003fc8:	605a      	str	r2, [r3, #4]
 8003fca:	609a      	str	r2, [r3, #8]
 8003fcc:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8003fce:	4b28      	ldr	r3, [pc, #160]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003fd0:	4a28      	ldr	r2, [pc, #160]	; (8004074 <MX_ADC1_Init+0xb8>)
 8003fd2:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003fd4:	4b26      	ldr	r3, [pc, #152]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003fd6:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8003fda:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8003fdc:	4b24      	ldr	r3, [pc, #144]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003fde:	2200      	movs	r2, #0
 8003fe0:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8003fe2:	4b23      	ldr	r3, [pc, #140]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003fe4:	2201      	movs	r2, #1
 8003fe6:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8003fe8:	4b21      	ldr	r3, [pc, #132]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003fea:	2201      	movs	r2, #1
 8003fec:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8003fee:	4b20      	ldr	r3, [pc, #128]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003ff0:	2200      	movs	r2, #0
 8003ff2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003ff6:	4b1e      	ldr	r3, [pc, #120]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003ff8:	2200      	movs	r2, #0
 8003ffa:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8003ffc:	4b1c      	ldr	r3, [pc, #112]	; (8004070 <MX_ADC1_Init+0xb4>)
 8003ffe:	4a1e      	ldr	r2, [pc, #120]	; (8004078 <MX_ADC1_Init+0xbc>)
 8004000:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8004002:	4b1b      	ldr	r3, [pc, #108]	; (8004070 <MX_ADC1_Init+0xb4>)
 8004004:	2200      	movs	r2, #0
 8004006:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8004008:	4b19      	ldr	r3, [pc, #100]	; (8004070 <MX_ADC1_Init+0xb4>)
 800400a:	2202      	movs	r2, #2
 800400c:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800400e:	4b18      	ldr	r3, [pc, #96]	; (8004070 <MX_ADC1_Init+0xb4>)
 8004010:	2201      	movs	r2, #1
 8004012:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8004016:	4b16      	ldr	r3, [pc, #88]	; (8004070 <MX_ADC1_Init+0xb4>)
 8004018:	2201      	movs	r2, #1
 800401a:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800401c:	4814      	ldr	r0, [pc, #80]	; (8004070 <MX_ADC1_Init+0xb4>)
 800401e:	f002 fca3 	bl	8006968 <HAL_ADC_Init>
 8004022:	4603      	mov	r3, r0
 8004024:	2b00      	cmp	r3, #0
 8004026:	d001      	beq.n	800402c <MX_ADC1_Init+0x70>
  {
    Error_Handler();
 8004028:	f000 fcac 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_12;
 800402c:	230c      	movs	r3, #12
 800402e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8004030:	2301      	movs	r3, #1
 8004032:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 8004034:	2307      	movs	r3, #7
 8004036:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004038:	463b      	mov	r3, r7
 800403a:	4619      	mov	r1, r3
 800403c:	480c      	ldr	r0, [pc, #48]	; (8004070 <MX_ADC1_Init+0xb4>)
 800403e:	f002 fde7 	bl	8006c10 <HAL_ADC_ConfigChannel>
 8004042:	4603      	mov	r3, r0
 8004044:	2b00      	cmp	r3, #0
 8004046:	d001      	beq.n	800404c <MX_ADC1_Init+0x90>
  {
    Error_Handler();
 8004048:	f000 fc9c 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_13;
 800404c:	230d      	movs	r3, #13
 800404e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004050:	2302      	movs	r3, #2
 8004052:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8004054:	463b      	mov	r3, r7
 8004056:	4619      	mov	r1, r3
 8004058:	4805      	ldr	r0, [pc, #20]	; (8004070 <MX_ADC1_Init+0xb4>)
 800405a:	f002 fdd9 	bl	8006c10 <HAL_ADC_ConfigChannel>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d001      	beq.n	8004068 <MX_ADC1_Init+0xac>
  {
    Error_Handler();
 8004064:	f000 fc8e 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8004068:	bf00      	nop
 800406a:	3710      	adds	r7, #16
 800406c:	46bd      	mov	sp, r7
 800406e:	bd80      	pop	{r7, pc}
 8004070:	2001f140 	.word	0x2001f140
 8004074:	40012000 	.word	0x40012000
 8004078:	0f000001 	.word	0x0f000001

0800407c <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8004082:	463b      	mov	r3, r7
 8004084:	2200      	movs	r2, #0
 8004086:	601a      	str	r2, [r3, #0]
 8004088:	605a      	str	r2, [r3, #4]
 800408a:	609a      	str	r2, [r3, #8]
 800408c:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 800408e:	4b6e      	ldr	r3, [pc, #440]	; (8004248 <MX_ADC2_Init+0x1cc>)
 8004090:	4a6e      	ldr	r2, [pc, #440]	; (800424c <MX_ADC2_Init+0x1d0>)
 8004092:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8004094:	4b6c      	ldr	r3, [pc, #432]	; (8004248 <MX_ADC2_Init+0x1cc>)
 8004096:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800409a:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 800409c:	4b6a      	ldr	r3, [pc, #424]	; (8004248 <MX_ADC2_Init+0x1cc>)
 800409e:	2200      	movs	r2, #0
 80040a0:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = ENABLE;
 80040a2:	4b69      	ldr	r3, [pc, #420]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040a4:	2201      	movs	r2, #1
 80040a6:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = ENABLE;
 80040a8:	4b67      	ldr	r3, [pc, #412]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040aa:	2201      	movs	r2, #1
 80040ac:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 80040ae:	4b66      	ldr	r3, [pc, #408]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80040b6:	4b64      	ldr	r3, [pc, #400]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040b8:	2200      	movs	r2, #0
 80040ba:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80040bc:	4b62      	ldr	r3, [pc, #392]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040be:	4a64      	ldr	r2, [pc, #400]	; (8004250 <MX_ADC2_Init+0x1d4>)
 80040c0:	629a      	str	r2, [r3, #40]	; 0x28
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80040c2:	4b61      	ldr	r3, [pc, #388]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 12;
 80040c8:	4b5f      	ldr	r3, [pc, #380]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040ca:	220c      	movs	r2, #12
 80040cc:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = ENABLE;
 80040ce:	4b5e      	ldr	r3, [pc, #376]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040d0:	2201      	movs	r2, #1
 80040d2:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80040d6:	4b5c      	ldr	r3, [pc, #368]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040d8:	2201      	movs	r2, #1
 80040da:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 80040dc:	485a      	ldr	r0, [pc, #360]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040de:	f002 fc43 	bl	8006968 <HAL_ADC_Init>
 80040e2:	4603      	mov	r3, r0
 80040e4:	2b00      	cmp	r3, #0
 80040e6:	d001      	beq.n	80040ec <MX_ADC2_Init+0x70>
  {
    Error_Handler();
 80040e8:	f000 fc4c 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80040ec:	2300      	movs	r3, #0
 80040ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80040f0:	2301      	movs	r3, #1
 80040f2:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_480CYCLES;
 80040f4:	2307      	movs	r3, #7
 80040f6:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80040f8:	463b      	mov	r3, r7
 80040fa:	4619      	mov	r1, r3
 80040fc:	4852      	ldr	r0, [pc, #328]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80040fe:	f002 fd87 	bl	8006c10 <HAL_ADC_ConfigChannel>
 8004102:	4603      	mov	r3, r0
 8004104:	2b00      	cmp	r3, #0
 8004106:	d001      	beq.n	800410c <MX_ADC2_Init+0x90>
  {
    Error_Handler();
 8004108:	f000 fc3c 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_1;
 800410c:	2301      	movs	r3, #1
 800410e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8004110:	2302      	movs	r3, #2
 8004112:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004114:	463b      	mov	r3, r7
 8004116:	4619      	mov	r1, r3
 8004118:	484b      	ldr	r0, [pc, #300]	; (8004248 <MX_ADC2_Init+0x1cc>)
 800411a:	f002 fd79 	bl	8006c10 <HAL_ADC_ConfigChannel>
 800411e:	4603      	mov	r3, r0
 8004120:	2b00      	cmp	r3, #0
 8004122:	d001      	beq.n	8004128 <MX_ADC2_Init+0xac>
  {
    Error_Handler();
 8004124:	f000 fc2e 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_2;
 8004128:	2302      	movs	r3, #2
 800412a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 800412c:	2303      	movs	r3, #3
 800412e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004130:	463b      	mov	r3, r7
 8004132:	4619      	mov	r1, r3
 8004134:	4844      	ldr	r0, [pc, #272]	; (8004248 <MX_ADC2_Init+0x1cc>)
 8004136:	f002 fd6b 	bl	8006c10 <HAL_ADC_ConfigChannel>
 800413a:	4603      	mov	r3, r0
 800413c:	2b00      	cmp	r3, #0
 800413e:	d001      	beq.n	8004144 <MX_ADC2_Init+0xc8>
  {
    Error_Handler();
 8004140:	f000 fc20 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_3;
 8004144:	2303      	movs	r3, #3
 8004146:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 4;
 8004148:	2304      	movs	r3, #4
 800414a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800414c:	463b      	mov	r3, r7
 800414e:	4619      	mov	r1, r3
 8004150:	483d      	ldr	r0, [pc, #244]	; (8004248 <MX_ADC2_Init+0x1cc>)
 8004152:	f002 fd5d 	bl	8006c10 <HAL_ADC_ConfigChannel>
 8004156:	4603      	mov	r3, r0
 8004158:	2b00      	cmp	r3, #0
 800415a:	d001      	beq.n	8004160 <MX_ADC2_Init+0xe4>
  {
    Error_Handler();
 800415c:	f000 fc12 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8004160:	2304      	movs	r3, #4
 8004162:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 5;
 8004164:	2305      	movs	r3, #5
 8004166:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004168:	463b      	mov	r3, r7
 800416a:	4619      	mov	r1, r3
 800416c:	4836      	ldr	r0, [pc, #216]	; (8004248 <MX_ADC2_Init+0x1cc>)
 800416e:	f002 fd4f 	bl	8006c10 <HAL_ADC_ConfigChannel>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d001      	beq.n	800417c <MX_ADC2_Init+0x100>
  {
    Error_Handler();
 8004178:	f000 fc04 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_5;
 800417c:	2305      	movs	r3, #5
 800417e:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 6;
 8004180:	2306      	movs	r3, #6
 8004182:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004184:	463b      	mov	r3, r7
 8004186:	4619      	mov	r1, r3
 8004188:	482f      	ldr	r0, [pc, #188]	; (8004248 <MX_ADC2_Init+0x1cc>)
 800418a:	f002 fd41 	bl	8006c10 <HAL_ADC_ConfigChannel>
 800418e:	4603      	mov	r3, r0
 8004190:	2b00      	cmp	r3, #0
 8004192:	d001      	beq.n	8004198 <MX_ADC2_Init+0x11c>
  {
    Error_Handler();
 8004194:	f000 fbf6 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_6;
 8004198:	2306      	movs	r3, #6
 800419a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 7;
 800419c:	2307      	movs	r3, #7
 800419e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041a0:	463b      	mov	r3, r7
 80041a2:	4619      	mov	r1, r3
 80041a4:	4828      	ldr	r0, [pc, #160]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80041a6:	f002 fd33 	bl	8006c10 <HAL_ADC_ConfigChannel>
 80041aa:	4603      	mov	r3, r0
 80041ac:	2b00      	cmp	r3, #0
 80041ae:	d001      	beq.n	80041b4 <MX_ADC2_Init+0x138>
  {
    Error_Handler();
 80041b0:	f000 fbe8 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_7;
 80041b4:	2307      	movs	r3, #7
 80041b6:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 8;
 80041b8:	2308      	movs	r3, #8
 80041ba:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041bc:	463b      	mov	r3, r7
 80041be:	4619      	mov	r1, r3
 80041c0:	4821      	ldr	r0, [pc, #132]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80041c2:	f002 fd25 	bl	8006c10 <HAL_ADC_ConfigChannel>
 80041c6:	4603      	mov	r3, r0
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	d001      	beq.n	80041d0 <MX_ADC2_Init+0x154>
  {
    Error_Handler();
 80041cc:	f000 fbda 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_8;
 80041d0:	2308      	movs	r3, #8
 80041d2:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 9;
 80041d4:	2309      	movs	r3, #9
 80041d6:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041d8:	463b      	mov	r3, r7
 80041da:	4619      	mov	r1, r3
 80041dc:	481a      	ldr	r0, [pc, #104]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80041de:	f002 fd17 	bl	8006c10 <HAL_ADC_ConfigChannel>
 80041e2:	4603      	mov	r3, r0
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d001      	beq.n	80041ec <MX_ADC2_Init+0x170>
  {
    Error_Handler();
 80041e8:	f000 fbcc 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80041ec:	2309      	movs	r3, #9
 80041ee:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 10;
 80041f0:	230a      	movs	r3, #10
 80041f2:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 80041f4:	463b      	mov	r3, r7
 80041f6:	4619      	mov	r1, r3
 80041f8:	4813      	ldr	r0, [pc, #76]	; (8004248 <MX_ADC2_Init+0x1cc>)
 80041fa:	f002 fd09 	bl	8006c10 <HAL_ADC_ConfigChannel>
 80041fe:	4603      	mov	r3, r0
 8004200:	2b00      	cmp	r3, #0
 8004202:	d001      	beq.n	8004208 <MX_ADC2_Init+0x18c>
  {
    Error_Handler();
 8004204:	f000 fbbe 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_14;
 8004208:	230e      	movs	r3, #14
 800420a:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 11;
 800420c:	230b      	movs	r3, #11
 800420e:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8004210:	463b      	mov	r3, r7
 8004212:	4619      	mov	r1, r3
 8004214:	480c      	ldr	r0, [pc, #48]	; (8004248 <MX_ADC2_Init+0x1cc>)
 8004216:	f002 fcfb 	bl	8006c10 <HAL_ADC_ConfigChannel>
 800421a:	4603      	mov	r3, r0
 800421c:	2b00      	cmp	r3, #0
 800421e:	d001      	beq.n	8004224 <MX_ADC2_Init+0x1a8>
  {
    Error_Handler();
 8004220:	f000 fbb0 	bl	8004984 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_15;
 8004224:	230f      	movs	r3, #15
 8004226:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 12;
 8004228:	230c      	movs	r3, #12
 800422a:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 800422c:	463b      	mov	r3, r7
 800422e:	4619      	mov	r1, r3
 8004230:	4805      	ldr	r0, [pc, #20]	; (8004248 <MX_ADC2_Init+0x1cc>)
 8004232:	f002 fced 	bl	8006c10 <HAL_ADC_ConfigChannel>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d001      	beq.n	8004240 <MX_ADC2_Init+0x1c4>
  {
    Error_Handler();
 800423c:	f000 fba2 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8004240:	bf00      	nop
 8004242:	3710      	adds	r7, #16
 8004244:	46bd      	mov	sp, r7
 8004246:	bd80      	pop	{r7, pc}
 8004248:	2001f0f0 	.word	0x2001f0f0
 800424c:	40012100 	.word	0x40012100
 8004250:	0f000001 	.word	0x0f000001

08004254 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8004254:	b580      	push	{r7, lr}
 8004256:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8004258:	4b12      	ldr	r3, [pc, #72]	; (80042a4 <MX_I2C1_Init+0x50>)
 800425a:	4a13      	ldr	r2, [pc, #76]	; (80042a8 <MX_I2C1_Init+0x54>)
 800425c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 800425e:	4b11      	ldr	r3, [pc, #68]	; (80042a4 <MX_I2C1_Init+0x50>)
 8004260:	4a12      	ldr	r2, [pc, #72]	; (80042ac <MX_I2C1_Init+0x58>)
 8004262:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8004264:	4b0f      	ldr	r3, [pc, #60]	; (80042a4 <MX_I2C1_Init+0x50>)
 8004266:	2200      	movs	r2, #0
 8004268:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 800426a:	4b0e      	ldr	r3, [pc, #56]	; (80042a4 <MX_I2C1_Init+0x50>)
 800426c:	2200      	movs	r2, #0
 800426e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8004270:	4b0c      	ldr	r3, [pc, #48]	; (80042a4 <MX_I2C1_Init+0x50>)
 8004272:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8004276:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8004278:	4b0a      	ldr	r3, [pc, #40]	; (80042a4 <MX_I2C1_Init+0x50>)
 800427a:	2200      	movs	r2, #0
 800427c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 800427e:	4b09      	ldr	r3, [pc, #36]	; (80042a4 <MX_I2C1_Init+0x50>)
 8004280:	2200      	movs	r2, #0
 8004282:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8004284:	4b07      	ldr	r3, [pc, #28]	; (80042a4 <MX_I2C1_Init+0x50>)
 8004286:	2200      	movs	r2, #0
 8004288:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 800428a:	4b06      	ldr	r3, [pc, #24]	; (80042a4 <MX_I2C1_Init+0x50>)
 800428c:	2200      	movs	r2, #0
 800428e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8004290:	4804      	ldr	r0, [pc, #16]	; (80042a4 <MX_I2C1_Init+0x50>)
 8004292:	f003 ff93 	bl	80081bc <HAL_I2C_Init>
 8004296:	4603      	mov	r3, r0
 8004298:	2b00      	cmp	r3, #0
 800429a:	d001      	beq.n	80042a0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 800429c:	f000 fb72 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80042a0:	bf00      	nop
 80042a2:	bd80      	pop	{r7, pc}
 80042a4:	2001f230 	.word	0x2001f230
 80042a8:	40005400 	.word	0x40005400
 80042ac:	000186a0 	.word	0x000186a0

080042b0 <MX_SPI3_Init>:
  * @brief SPI3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI3_Init(void)
{
 80042b0:	b580      	push	{r7, lr}
 80042b2:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  /* SPI3 parameter configuration*/
  hspi3.Instance = SPI3;
 80042b4:	4b17      	ldr	r3, [pc, #92]	; (8004314 <MX_SPI3_Init+0x64>)
 80042b6:	4a18      	ldr	r2, [pc, #96]	; (8004318 <MX_SPI3_Init+0x68>)
 80042b8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 80042ba:	4b16      	ldr	r3, [pc, #88]	; (8004314 <MX_SPI3_Init+0x64>)
 80042bc:	f44f 7282 	mov.w	r2, #260	; 0x104
 80042c0:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 80042c2:	4b14      	ldr	r3, [pc, #80]	; (8004314 <MX_SPI3_Init+0x64>)
 80042c4:	2200      	movs	r2, #0
 80042c6:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_8BIT;
 80042c8:	4b12      	ldr	r3, [pc, #72]	; (8004314 <MX_SPI3_Init+0x64>)
 80042ca:	2200      	movs	r2, #0
 80042cc:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 80042ce:	4b11      	ldr	r3, [pc, #68]	; (8004314 <MX_SPI3_Init+0x64>)
 80042d0:	2200      	movs	r2, #0
 80042d2:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 80042d4:	4b0f      	ldr	r3, [pc, #60]	; (8004314 <MX_SPI3_Init+0x64>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 80042da:	4b0e      	ldr	r3, [pc, #56]	; (8004314 <MX_SPI3_Init+0x64>)
 80042dc:	f44f 7200 	mov.w	r2, #512	; 0x200
 80042e0:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 80042e2:	4b0c      	ldr	r3, [pc, #48]	; (8004314 <MX_SPI3_Init+0x64>)
 80042e4:	2228      	movs	r2, #40	; 0x28
 80042e6:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80042e8:	4b0a      	ldr	r3, [pc, #40]	; (8004314 <MX_SPI3_Init+0x64>)
 80042ea:	2200      	movs	r2, #0
 80042ec:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 80042ee:	4b09      	ldr	r3, [pc, #36]	; (8004314 <MX_SPI3_Init+0x64>)
 80042f0:	2200      	movs	r2, #0
 80042f2:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80042f4:	4b07      	ldr	r3, [pc, #28]	; (8004314 <MX_SPI3_Init+0x64>)
 80042f6:	2200      	movs	r2, #0
 80042f8:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 80042fa:	4b06      	ldr	r3, [pc, #24]	; (8004314 <MX_SPI3_Init+0x64>)
 80042fc:	220a      	movs	r2, #10
 80042fe:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8004300:	4804      	ldr	r0, [pc, #16]	; (8004314 <MX_SPI3_Init+0x64>)
 8004302:	f004 fccf 	bl	8008ca4 <HAL_SPI_Init>
 8004306:	4603      	mov	r3, r0
 8004308:	2b00      	cmp	r3, #0
 800430a:	d001      	beq.n	8004310 <MX_SPI3_Init+0x60>
  {
    Error_Handler();
 800430c:	f000 fb3a 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8004310:	bf00      	nop
 8004312:	bd80      	pop	{r7, pc}
 8004314:	2001f288 	.word	0x2001f288
 8004318:	40003c00 	.word	0x40003c00

0800431c <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b092      	sub	sp, #72	; 0x48
 8004320:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004322:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004326:	2200      	movs	r2, #0
 8004328:	601a      	str	r2, [r3, #0]
 800432a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800432c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004330:	2200      	movs	r2, #0
 8004332:	601a      	str	r2, [r3, #0]
 8004334:	605a      	str	r2, [r3, #4]
 8004336:	609a      	str	r2, [r3, #8]
 8004338:	60da      	str	r2, [r3, #12]
 800433a:	611a      	str	r2, [r3, #16]
 800433c:	615a      	str	r2, [r3, #20]
 800433e:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004340:	1d3b      	adds	r3, r7, #4
 8004342:	2220      	movs	r2, #32
 8004344:	2100      	movs	r1, #0
 8004346:	4618      	mov	r0, r3
 8004348:	f006 fdb1 	bl	800aeae <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 800434c:	4b32      	ldr	r3, [pc, #200]	; (8004418 <MX_TIM1_Init+0xfc>)
 800434e:	4a33      	ldr	r2, [pc, #204]	; (800441c <MX_TIM1_Init+0x100>)
 8004350:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004352:	4b31      	ldr	r3, [pc, #196]	; (8004418 <MX_TIM1_Init+0xfc>)
 8004354:	2200      	movs	r2, #0
 8004356:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004358:	4b2f      	ldr	r3, [pc, #188]	; (8004418 <MX_TIM1_Init+0xfc>)
 800435a:	2200      	movs	r2, #0
 800435c:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 839;
 800435e:	4b2e      	ldr	r3, [pc, #184]	; (8004418 <MX_TIM1_Init+0xfc>)
 8004360:	f240 3247 	movw	r2, #839	; 0x347
 8004364:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004366:	4b2c      	ldr	r3, [pc, #176]	; (8004418 <MX_TIM1_Init+0xfc>)
 8004368:	2200      	movs	r2, #0
 800436a:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 800436c:	4b2a      	ldr	r3, [pc, #168]	; (8004418 <MX_TIM1_Init+0xfc>)
 800436e:	2200      	movs	r2, #0
 8004370:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004372:	4b29      	ldr	r3, [pc, #164]	; (8004418 <MX_TIM1_Init+0xfc>)
 8004374:	2200      	movs	r2, #0
 8004376:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8004378:	4827      	ldr	r0, [pc, #156]	; (8004418 <MX_TIM1_Init+0xfc>)
 800437a:	f005 fa36 	bl	80097ea <HAL_TIM_PWM_Init>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d001      	beq.n	8004388 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 8004384:	f000 fafe 	bl	8004984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004388:	2300      	movs	r3, #0
 800438a:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800438c:	2300      	movs	r3, #0
 800438e:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8004390:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8004394:	4619      	mov	r1, r3
 8004396:	4820      	ldr	r0, [pc, #128]	; (8004418 <MX_TIM1_Init+0xfc>)
 8004398:	f005 ffc6 	bl	800a328 <HAL_TIMEx_MasterConfigSynchronization>
 800439c:	4603      	mov	r3, r0
 800439e:	2b00      	cmp	r3, #0
 80043a0:	d001      	beq.n	80043a6 <MX_TIM1_Init+0x8a>
  {
    Error_Handler();
 80043a2:	f000 faef 	bl	8004984 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80043a6:	2360      	movs	r3, #96	; 0x60
 80043a8:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80043aa:	2300      	movs	r3, #0
 80043ac:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80043ae:	2300      	movs	r3, #0
 80043b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80043b2:	2300      	movs	r3, #0
 80043b4:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80043b6:	2300      	movs	r3, #0
 80043b8:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80043ba:	2300      	movs	r3, #0
 80043bc:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80043be:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80043c2:	220c      	movs	r2, #12
 80043c4:	4619      	mov	r1, r3
 80043c6:	4814      	ldr	r0, [pc, #80]	; (8004418 <MX_TIM1_Init+0xfc>)
 80043c8:	f005 fc4a 	bl	8009c60 <HAL_TIM_PWM_ConfigChannel>
 80043cc:	4603      	mov	r3, r0
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d001      	beq.n	80043d6 <MX_TIM1_Init+0xba>
  {
    Error_Handler();
 80043d2:	f000 fad7 	bl	8004984 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 80043d6:	2300      	movs	r3, #0
 80043d8:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 80043da:	2300      	movs	r3, #0
 80043dc:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 80043de:	2300      	movs	r3, #0
 80043e0:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 80043e2:	2300      	movs	r3, #0
 80043e4:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 80043ea:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80043ee:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 80043f0:	2300      	movs	r3, #0
 80043f2:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 80043f4:	1d3b      	adds	r3, r7, #4
 80043f6:	4619      	mov	r1, r3
 80043f8:	4807      	ldr	r0, [pc, #28]	; (8004418 <MX_TIM1_Init+0xfc>)
 80043fa:	f006 f811 	bl	800a420 <HAL_TIMEx_ConfigBreakDeadTime>
 80043fe:	4603      	mov	r3, r0
 8004400:	2b00      	cmp	r3, #0
 8004402:	d001      	beq.n	8004408 <MX_TIM1_Init+0xec>
  {
    Error_Handler();
 8004404:	f000 fabe 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8004408:	4803      	ldr	r0, [pc, #12]	; (8004418 <MX_TIM1_Init+0xfc>)
 800440a:	f002 f80d 	bl	8006428 <HAL_TIM_MspPostInit>

}
 800440e:	bf00      	nop
 8004410:	3748      	adds	r7, #72	; 0x48
 8004412:	46bd      	mov	sp, r7
 8004414:	bd80      	pop	{r7, pc}
 8004416:	bf00      	nop
 8004418:	2001f3c0 	.word	0x2001f3c0
 800441c:	40010000 	.word	0x40010000

08004420 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8004420:	b580      	push	{r7, lr}
 8004422:	b08c      	sub	sp, #48	; 0x30
 8004424:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004426:	f107 030c 	add.w	r3, r7, #12
 800442a:	2224      	movs	r2, #36	; 0x24
 800442c:	2100      	movs	r1, #0
 800442e:	4618      	mov	r0, r3
 8004430:	f006 fd3d 	bl	800aeae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004434:	1d3b      	adds	r3, r7, #4
 8004436:	2200      	movs	r2, #0
 8004438:	601a      	str	r2, [r3, #0]
 800443a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 800443c:	4b20      	ldr	r3, [pc, #128]	; (80044c0 <MX_TIM3_Init+0xa0>)
 800443e:	4a21      	ldr	r2, [pc, #132]	; (80044c4 <MX_TIM3_Init+0xa4>)
 8004440:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8004442:	4b1f      	ldr	r3, [pc, #124]	; (80044c0 <MX_TIM3_Init+0xa0>)
 8004444:	2200      	movs	r2, #0
 8004446:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004448:	4b1d      	ldr	r3, [pc, #116]	; (80044c0 <MX_TIM3_Init+0xa0>)
 800444a:	2200      	movs	r2, #0
 800444c:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 800444e:	4b1c      	ldr	r3, [pc, #112]	; (80044c0 <MX_TIM3_Init+0xa0>)
 8004450:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8004454:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004456:	4b1a      	ldr	r3, [pc, #104]	; (80044c0 <MX_TIM3_Init+0xa0>)
 8004458:	2200      	movs	r2, #0
 800445a:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800445c:	4b18      	ldr	r3, [pc, #96]	; (80044c0 <MX_TIM3_Init+0xa0>)
 800445e:	2200      	movs	r2, #0
 8004460:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 8004462:	2301      	movs	r3, #1
 8004464:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004466:	2300      	movs	r3, #0
 8004468:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800446a:	2301      	movs	r3, #1
 800446c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800446e:	2300      	movs	r3, #0
 8004470:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8004472:	2300      	movs	r3, #0
 8004474:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004476:	2300      	movs	r3, #0
 8004478:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800447a:	2301      	movs	r3, #1
 800447c:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800447e:	2300      	movs	r3, #0
 8004480:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8004482:	2300      	movs	r3, #0
 8004484:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8004486:	f107 030c 	add.w	r3, r7, #12
 800448a:	4619      	mov	r1, r3
 800448c:	480c      	ldr	r0, [pc, #48]	; (80044c0 <MX_TIM3_Init+0xa0>)
 800448e:	f005 fa15 	bl	80098bc <HAL_TIM_Encoder_Init>
 8004492:	4603      	mov	r3, r0
 8004494:	2b00      	cmp	r3, #0
 8004496:	d001      	beq.n	800449c <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8004498:	f000 fa74 	bl	8004984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800449c:	2300      	movs	r3, #0
 800449e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80044a0:	2300      	movs	r3, #0
 80044a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 80044a4:	1d3b      	adds	r3, r7, #4
 80044a6:	4619      	mov	r1, r3
 80044a8:	4805      	ldr	r0, [pc, #20]	; (80044c0 <MX_TIM3_Init+0xa0>)
 80044aa:	f005 ff3d 	bl	800a328 <HAL_TIMEx_MasterConfigSynchronization>
 80044ae:	4603      	mov	r3, r0
 80044b0:	2b00      	cmp	r3, #0
 80044b2:	d001      	beq.n	80044b8 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 80044b4:	f000 fa66 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 80044b8:	bf00      	nop
 80044ba:	3730      	adds	r7, #48	; 0x30
 80044bc:	46bd      	mov	sp, r7
 80044be:	bd80      	pop	{r7, pc}
 80044c0:	2001f09c 	.word	0x2001f09c
 80044c4:	40000400 	.word	0x40000400

080044c8 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80044c8:	b580      	push	{r7, lr}
 80044ca:	b08c      	sub	sp, #48	; 0x30
 80044cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80044ce:	f107 030c 	add.w	r3, r7, #12
 80044d2:	2224      	movs	r2, #36	; 0x24
 80044d4:	2100      	movs	r1, #0
 80044d6:	4618      	mov	r0, r3
 80044d8:	f006 fce9 	bl	800aeae <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80044dc:	1d3b      	adds	r3, r7, #4
 80044de:	2200      	movs	r2, #0
 80044e0:	601a      	str	r2, [r3, #0]
 80044e2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80044e4:	4b20      	ldr	r3, [pc, #128]	; (8004568 <MX_TIM4_Init+0xa0>)
 80044e6:	4a21      	ldr	r2, [pc, #132]	; (800456c <MX_TIM4_Init+0xa4>)
 80044e8:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 80044ea:	4b1f      	ldr	r3, [pc, #124]	; (8004568 <MX_TIM4_Init+0xa0>)
 80044ec:	2200      	movs	r2, #0
 80044ee:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80044f0:	4b1d      	ldr	r3, [pc, #116]	; (8004568 <MX_TIM4_Init+0xa0>)
 80044f2:	2200      	movs	r2, #0
 80044f4:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 80044f6:	4b1c      	ldr	r3, [pc, #112]	; (8004568 <MX_TIM4_Init+0xa0>)
 80044f8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80044fc:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80044fe:	4b1a      	ldr	r3, [pc, #104]	; (8004568 <MX_TIM4_Init+0xa0>)
 8004500:	2200      	movs	r2, #0
 8004502:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004504:	4b18      	ldr	r3, [pc, #96]	; (8004568 <MX_TIM4_Init+0xa0>)
 8004506:	2200      	movs	r2, #0
 8004508:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 800450a:	2301      	movs	r3, #1
 800450c:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 800450e:	2300      	movs	r3, #0
 8004510:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004512:	2301      	movs	r3, #1
 8004514:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004516:	2300      	movs	r3, #0
 8004518:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 800451a:	2300      	movs	r3, #0
 800451c:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800451e:	2300      	movs	r3, #0
 8004520:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004522:	2301      	movs	r3, #1
 8004524:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004526:	2300      	movs	r3, #0
 8004528:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 800452a:	2300      	movs	r3, #0
 800452c:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 800452e:	f107 030c 	add.w	r3, r7, #12
 8004532:	4619      	mov	r1, r3
 8004534:	480c      	ldr	r0, [pc, #48]	; (8004568 <MX_TIM4_Init+0xa0>)
 8004536:	f005 f9c1 	bl	80098bc <HAL_TIM_Encoder_Init>
 800453a:	4603      	mov	r3, r0
 800453c:	2b00      	cmp	r3, #0
 800453e:	d001      	beq.n	8004544 <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8004540:	f000 fa20 	bl	8004984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004544:	2300      	movs	r3, #0
 8004546:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004548:	2300      	movs	r3, #0
 800454a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 800454c:	1d3b      	adds	r3, r7, #4
 800454e:	4619      	mov	r1, r3
 8004550:	4805      	ldr	r0, [pc, #20]	; (8004568 <MX_TIM4_Init+0xa0>)
 8004552:	f005 fee9 	bl	800a328 <HAL_TIMEx_MasterConfigSynchronization>
 8004556:	4603      	mov	r3, r0
 8004558:	2b00      	cmp	r3, #0
 800455a:	d001      	beq.n	8004560 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 800455c:	f000 fa12 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004560:	bf00      	nop
 8004562:	3730      	adds	r7, #48	; 0x30
 8004564:	46bd      	mov	sp, r7
 8004566:	bd80      	pop	{r7, pc}
 8004568:	2001f05c 	.word	0x2001f05c
 800456c:	40000800 	.word	0x40000800

08004570 <MX_TIM6_Init>:
  * @brief TIM6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM6_Init(void)
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b082      	sub	sp, #8
 8004574:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004576:	463b      	mov	r3, r7
 8004578:	2200      	movs	r2, #0
 800457a:	601a      	str	r2, [r3, #0]
 800457c:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 800457e:	4b15      	ldr	r3, [pc, #84]	; (80045d4 <MX_TIM6_Init+0x64>)
 8004580:	4a15      	ldr	r2, [pc, #84]	; (80045d8 <MX_TIM6_Init+0x68>)
 8004582:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 83;
 8004584:	4b13      	ldr	r3, [pc, #76]	; (80045d4 <MX_TIM6_Init+0x64>)
 8004586:	2253      	movs	r2, #83	; 0x53
 8004588:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 800458a:	4b12      	ldr	r3, [pc, #72]	; (80045d4 <MX_TIM6_Init+0x64>)
 800458c:	2200      	movs	r2, #0
 800458e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8004590:	4b10      	ldr	r3, [pc, #64]	; (80045d4 <MX_TIM6_Init+0x64>)
 8004592:	f240 32e7 	movw	r2, #999	; 0x3e7
 8004596:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004598:	4b0e      	ldr	r3, [pc, #56]	; (80045d4 <MX_TIM6_Init+0x64>)
 800459a:	2200      	movs	r2, #0
 800459c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 800459e:	480d      	ldr	r0, [pc, #52]	; (80045d4 <MX_TIM6_Init+0x64>)
 80045a0:	f005 f8d4 	bl	800974c <HAL_TIM_Base_Init>
 80045a4:	4603      	mov	r3, r0
 80045a6:	2b00      	cmp	r3, #0
 80045a8:	d001      	beq.n	80045ae <MX_TIM6_Init+0x3e>
  {
    Error_Handler();
 80045aa:	f000 f9eb 	bl	8004984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80045ae:	2300      	movs	r3, #0
 80045b0:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80045b2:	2300      	movs	r3, #0
 80045b4:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 80045b6:	463b      	mov	r3, r7
 80045b8:	4619      	mov	r1, r3
 80045ba:	4806      	ldr	r0, [pc, #24]	; (80045d4 <MX_TIM6_Init+0x64>)
 80045bc:	f005 feb4 	bl	800a328 <HAL_TIMEx_MasterConfigSynchronization>
 80045c0:	4603      	mov	r3, r0
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d001      	beq.n	80045ca <MX_TIM6_Init+0x5a>
  {
    Error_Handler();
 80045c6:	f000 f9dd 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 80045ca:	bf00      	nop
 80045cc:	3708      	adds	r7, #8
 80045ce:	46bd      	mov	sp, r7
 80045d0:	bd80      	pop	{r7, pc}
 80045d2:	bf00      	nop
 80045d4:	2001f380 	.word	0x2001f380
 80045d8:	40001000 	.word	0x40001000

080045dc <MX_TIM7_Init>:
  * @brief TIM7 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM7_Init(void)
{
 80045dc:	b580      	push	{r7, lr}
 80045de:	b082      	sub	sp, #8
 80045e0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80045e2:	463b      	mov	r3, r7
 80045e4:	2200      	movs	r2, #0
 80045e6:	601a      	str	r2, [r3, #0]
 80045e8:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80045ea:	4b14      	ldr	r3, [pc, #80]	; (800463c <MX_TIM7_Init+0x60>)
 80045ec:	4a14      	ldr	r2, [pc, #80]	; (8004640 <MX_TIM7_Init+0x64>)
 80045ee:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 83;
 80045f0:	4b12      	ldr	r3, [pc, #72]	; (800463c <MX_TIM7_Init+0x60>)
 80045f2:	2253      	movs	r2, #83	; 0x53
 80045f4:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80045f6:	4b11      	ldr	r3, [pc, #68]	; (800463c <MX_TIM7_Init+0x60>)
 80045f8:	2200      	movs	r2, #0
 80045fa:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 99;
 80045fc:	4b0f      	ldr	r3, [pc, #60]	; (800463c <MX_TIM7_Init+0x60>)
 80045fe:	2263      	movs	r2, #99	; 0x63
 8004600:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004602:	4b0e      	ldr	r3, [pc, #56]	; (800463c <MX_TIM7_Init+0x60>)
 8004604:	2200      	movs	r2, #0
 8004606:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8004608:	480c      	ldr	r0, [pc, #48]	; (800463c <MX_TIM7_Init+0x60>)
 800460a:	f005 f89f 	bl	800974c <HAL_TIM_Base_Init>
 800460e:	4603      	mov	r3, r0
 8004610:	2b00      	cmp	r3, #0
 8004612:	d001      	beq.n	8004618 <MX_TIM7_Init+0x3c>
  {
    Error_Handler();
 8004614:	f000 f9b6 	bl	8004984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004618:	2300      	movs	r3, #0
 800461a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800461c:	2300      	movs	r3, #0
 800461e:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8004620:	463b      	mov	r3, r7
 8004622:	4619      	mov	r1, r3
 8004624:	4805      	ldr	r0, [pc, #20]	; (800463c <MX_TIM7_Init+0x60>)
 8004626:	f005 fe7f 	bl	800a328 <HAL_TIMEx_MasterConfigSynchronization>
 800462a:	4603      	mov	r3, r0
 800462c:	2b00      	cmp	r3, #0
 800462e:	d001      	beq.n	8004634 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8004630:	f000 f9a8 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 8004634:	bf00      	nop
 8004636:	3708      	adds	r7, #8
 8004638:	46bd      	mov	sp, r7
 800463a:	bd80      	pop	{r7, pc}
 800463c:	2001f468 	.word	0x2001f468
 8004640:	40001400 	.word	0x40001400

08004644 <MX_TIM8_Init>:
  * @brief TIM8 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM8_Init(void)
{
 8004644:	b580      	push	{r7, lr}
 8004646:	b092      	sub	sp, #72	; 0x48
 8004648:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800464a:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800464e:	2200      	movs	r2, #0
 8004650:	601a      	str	r2, [r3, #0]
 8004652:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8004654:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004658:	2200      	movs	r2, #0
 800465a:	601a      	str	r2, [r3, #0]
 800465c:	605a      	str	r2, [r3, #4]
 800465e:	609a      	str	r2, [r3, #8]
 8004660:	60da      	str	r2, [r3, #12]
 8004662:	611a      	str	r2, [r3, #16]
 8004664:	615a      	str	r2, [r3, #20]
 8004666:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8004668:	1d3b      	adds	r3, r7, #4
 800466a:	2220      	movs	r2, #32
 800466c:	2100      	movs	r1, #0
 800466e:	4618      	mov	r0, r3
 8004670:	f006 fc1d 	bl	800aeae <memset>

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8004674:	4b39      	ldr	r3, [pc, #228]	; (800475c <MX_TIM8_Init+0x118>)
 8004676:	4a3a      	ldr	r2, [pc, #232]	; (8004760 <MX_TIM8_Init+0x11c>)
 8004678:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 3;
 800467a:	4b38      	ldr	r3, [pc, #224]	; (800475c <MX_TIM8_Init+0x118>)
 800467c:	2203      	movs	r2, #3
 800467e:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004680:	4b36      	ldr	r3, [pc, #216]	; (800475c <MX_TIM8_Init+0x118>)
 8004682:	2200      	movs	r2, #0
 8004684:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 1679;
 8004686:	4b35      	ldr	r3, [pc, #212]	; (800475c <MX_TIM8_Init+0x118>)
 8004688:	f240 628f 	movw	r2, #1679	; 0x68f
 800468c:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800468e:	4b33      	ldr	r3, [pc, #204]	; (800475c <MX_TIM8_Init+0x118>)
 8004690:	2200      	movs	r2, #0
 8004692:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8004694:	4b31      	ldr	r3, [pc, #196]	; (800475c <MX_TIM8_Init+0x118>)
 8004696:	2200      	movs	r2, #0
 8004698:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800469a:	4b30      	ldr	r3, [pc, #192]	; (800475c <MX_TIM8_Init+0x118>)
 800469c:	2200      	movs	r2, #0
 800469e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 80046a0:	482e      	ldr	r0, [pc, #184]	; (800475c <MX_TIM8_Init+0x118>)
 80046a2:	f005 f8a2 	bl	80097ea <HAL_TIM_PWM_Init>
 80046a6:	4603      	mov	r3, r0
 80046a8:	2b00      	cmp	r3, #0
 80046aa:	d001      	beq.n	80046b0 <MX_TIM8_Init+0x6c>
  {
    Error_Handler();
 80046ac:	f000 f96a 	bl	8004984 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80046b0:	2300      	movs	r3, #0
 80046b2:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80046b4:	2300      	movs	r3, #0
 80046b6:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 80046b8:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80046bc:	4619      	mov	r1, r3
 80046be:	4827      	ldr	r0, [pc, #156]	; (800475c <MX_TIM8_Init+0x118>)
 80046c0:	f005 fe32 	bl	800a328 <HAL_TIMEx_MasterConfigSynchronization>
 80046c4:	4603      	mov	r3, r0
 80046c6:	2b00      	cmp	r3, #0
 80046c8:	d001      	beq.n	80046ce <MX_TIM8_Init+0x8a>
  {
    Error_Handler();
 80046ca:	f000 f95b 	bl	8004984 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80046ce:	2360      	movs	r3, #96	; 0x60
 80046d0:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 80046d2:	2300      	movs	r3, #0
 80046d4:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80046d6:	2300      	movs	r3, #0
 80046d8:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80046da:	2300      	movs	r3, #0
 80046dc:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80046de:	2300      	movs	r3, #0
 80046e0:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80046e2:	2300      	movs	r3, #0
 80046e4:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80046e6:	2300      	movs	r3, #0
 80046e8:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80046ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80046ee:	2200      	movs	r2, #0
 80046f0:	4619      	mov	r1, r3
 80046f2:	481a      	ldr	r0, [pc, #104]	; (800475c <MX_TIM8_Init+0x118>)
 80046f4:	f005 fab4 	bl	8009c60 <HAL_TIM_PWM_ConfigChannel>
 80046f8:	4603      	mov	r3, r0
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d001      	beq.n	8004702 <MX_TIM8_Init+0xbe>
  {
    Error_Handler();
 80046fe:	f000 f941 	bl	8004984 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8004702:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8004706:	2208      	movs	r2, #8
 8004708:	4619      	mov	r1, r3
 800470a:	4814      	ldr	r0, [pc, #80]	; (800475c <MX_TIM8_Init+0x118>)
 800470c:	f005 faa8 	bl	8009c60 <HAL_TIM_PWM_ConfigChannel>
 8004710:	4603      	mov	r3, r0
 8004712:	2b00      	cmp	r3, #0
 8004714:	d001      	beq.n	800471a <MX_TIM8_Init+0xd6>
  {
    Error_Handler();
 8004716:	f000 f935 	bl	8004984 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800471a:	2300      	movs	r3, #0
 800471c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800471e:	2300      	movs	r3, #0
 8004720:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8004722:	2300      	movs	r3, #0
 8004724:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8004726:	2300      	movs	r3, #0
 8004728:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800472a:	2300      	movs	r3, #0
 800472c:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800472e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004732:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8004734:	2300      	movs	r3, #0
 8004736:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8004738:	1d3b      	adds	r3, r7, #4
 800473a:	4619      	mov	r1, r3
 800473c:	4807      	ldr	r0, [pc, #28]	; (800475c <MX_TIM8_Init+0x118>)
 800473e:	f005 fe6f 	bl	800a420 <HAL_TIMEx_ConfigBreakDeadTime>
 8004742:	4603      	mov	r3, r0
 8004744:	2b00      	cmp	r3, #0
 8004746:	d001      	beq.n	800474c <MX_TIM8_Init+0x108>
  {
    Error_Handler();
 8004748:	f000 f91c 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */
  HAL_TIM_MspPostInit(&htim8);
 800474c:	4803      	ldr	r0, [pc, #12]	; (800475c <MX_TIM8_Init+0x118>)
 800474e:	f001 fe6b 	bl	8006428 <HAL_TIM_MspPostInit>

}
 8004752:	bf00      	nop
 8004754:	3748      	adds	r7, #72	; 0x48
 8004756:	46bd      	mov	sp, r7
 8004758:	bd80      	pop	{r7, pc}
 800475a:	bf00      	nop
 800475c:	2001f1e8 	.word	0x2001f1e8
 8004760:	40010400 	.word	0x40010400

08004764 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8004764:	b580      	push	{r7, lr}
 8004766:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8004768:	4b11      	ldr	r3, [pc, #68]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 800476a:	4a12      	ldr	r2, [pc, #72]	; (80047b4 <MX_USART1_UART_Init+0x50>)
 800476c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800476e:	4b10      	ldr	r3, [pc, #64]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 8004770:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8004774:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004776:	4b0e      	ldr	r3, [pc, #56]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 8004778:	2200      	movs	r2, #0
 800477a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800477c:	4b0c      	ldr	r3, [pc, #48]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 800477e:	2200      	movs	r2, #0
 8004780:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8004782:	4b0b      	ldr	r3, [pc, #44]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 8004784:	2200      	movs	r2, #0
 8004786:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8004788:	4b09      	ldr	r3, [pc, #36]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 800478a:	220c      	movs	r2, #12
 800478c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800478e:	4b08      	ldr	r3, [pc, #32]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 8004790:	2200      	movs	r2, #0
 8004792:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8004794:	4b06      	ldr	r3, [pc, #24]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 8004796:	2200      	movs	r2, #0
 8004798:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800479a:	4805      	ldr	r0, [pc, #20]	; (80047b0 <MX_USART1_UART_Init+0x4c>)
 800479c:	f005 fea6 	bl	800a4ec <HAL_UART_Init>
 80047a0:	4603      	mov	r3, r0
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d001      	beq.n	80047aa <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80047a6:	f000 f8ed 	bl	8004984 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80047aa:	bf00      	nop
 80047ac:	bd80      	pop	{r7, pc}
 80047ae:	bf00      	nop
 80047b0:	2001f2e0 	.word	0x2001f2e0
 80047b4:	40011000 	.word	0x40011000

080047b8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80047b8:	b580      	push	{r7, lr}
 80047ba:	b082      	sub	sp, #8
 80047bc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 80047be:	2300      	movs	r3, #0
 80047c0:	607b      	str	r3, [r7, #4]
 80047c2:	4b10      	ldr	r3, [pc, #64]	; (8004804 <MX_DMA_Init+0x4c>)
 80047c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047c6:	4a0f      	ldr	r2, [pc, #60]	; (8004804 <MX_DMA_Init+0x4c>)
 80047c8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80047cc:	6313      	str	r3, [r2, #48]	; 0x30
 80047ce:	4b0d      	ldr	r3, [pc, #52]	; (8004804 <MX_DMA_Init+0x4c>)
 80047d0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80047d2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80047d6:	607b      	str	r3, [r7, #4]
 80047d8:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 80047da:	2200      	movs	r2, #0
 80047dc:	2100      	movs	r1, #0
 80047de:	2038      	movs	r0, #56	; 0x38
 80047e0:	f002 fd91 	bl	8007306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80047e4:	2038      	movs	r0, #56	; 0x38
 80047e6:	f002 fdaa 	bl	800733e <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 80047ea:	2200      	movs	r2, #0
 80047ec:	2100      	movs	r1, #0
 80047ee:	203a      	movs	r0, #58	; 0x3a
 80047f0:	f002 fd89 	bl	8007306 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 80047f4:	203a      	movs	r0, #58	; 0x3a
 80047f6:	f002 fda2 	bl	800733e <HAL_NVIC_EnableIRQ>

}
 80047fa:	bf00      	nop
 80047fc:	3708      	adds	r7, #8
 80047fe:	46bd      	mov	sp, r7
 8004800:	bd80      	pop	{r7, pc}
 8004802:	bf00      	nop
 8004804:	40023800 	.word	0x40023800

08004808 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8004808:	b580      	push	{r7, lr}
 800480a:	b08a      	sub	sp, #40	; 0x28
 800480c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800480e:	f107 0314 	add.w	r3, r7, #20
 8004812:	2200      	movs	r2, #0
 8004814:	601a      	str	r2, [r3, #0]
 8004816:	605a      	str	r2, [r3, #4]
 8004818:	609a      	str	r2, [r3, #8]
 800481a:	60da      	str	r2, [r3, #12]
 800481c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800481e:	2300      	movs	r3, #0
 8004820:	613b      	str	r3, [r7, #16]
 8004822:	4b53      	ldr	r3, [pc, #332]	; (8004970 <MX_GPIO_Init+0x168>)
 8004824:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004826:	4a52      	ldr	r2, [pc, #328]	; (8004970 <MX_GPIO_Init+0x168>)
 8004828:	f043 0304 	orr.w	r3, r3, #4
 800482c:	6313      	str	r3, [r2, #48]	; 0x30
 800482e:	4b50      	ldr	r3, [pc, #320]	; (8004970 <MX_GPIO_Init+0x168>)
 8004830:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004832:	f003 0304 	and.w	r3, r3, #4
 8004836:	613b      	str	r3, [r7, #16]
 8004838:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800483a:	2300      	movs	r3, #0
 800483c:	60fb      	str	r3, [r7, #12]
 800483e:	4b4c      	ldr	r3, [pc, #304]	; (8004970 <MX_GPIO_Init+0x168>)
 8004840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004842:	4a4b      	ldr	r2, [pc, #300]	; (8004970 <MX_GPIO_Init+0x168>)
 8004844:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004848:	6313      	str	r3, [r2, #48]	; 0x30
 800484a:	4b49      	ldr	r3, [pc, #292]	; (8004970 <MX_GPIO_Init+0x168>)
 800484c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800484e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004852:	60fb      	str	r3, [r7, #12]
 8004854:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004856:	2300      	movs	r3, #0
 8004858:	60bb      	str	r3, [r7, #8]
 800485a:	4b45      	ldr	r3, [pc, #276]	; (8004970 <MX_GPIO_Init+0x168>)
 800485c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800485e:	4a44      	ldr	r2, [pc, #272]	; (8004970 <MX_GPIO_Init+0x168>)
 8004860:	f043 0301 	orr.w	r3, r3, #1
 8004864:	6313      	str	r3, [r2, #48]	; 0x30
 8004866:	4b42      	ldr	r3, [pc, #264]	; (8004970 <MX_GPIO_Init+0x168>)
 8004868:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800486a:	f003 0301 	and.w	r3, r3, #1
 800486e:	60bb      	str	r3, [r7, #8]
 8004870:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004872:	2300      	movs	r3, #0
 8004874:	607b      	str	r3, [r7, #4]
 8004876:	4b3e      	ldr	r3, [pc, #248]	; (8004970 <MX_GPIO_Init+0x168>)
 8004878:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800487a:	4a3d      	ldr	r2, [pc, #244]	; (8004970 <MX_GPIO_Init+0x168>)
 800487c:	f043 0302 	orr.w	r3, r3, #2
 8004880:	6313      	str	r3, [r2, #48]	; 0x30
 8004882:	4b3b      	ldr	r3, [pc, #236]	; (8004970 <MX_GPIO_Init+0x168>)
 8004884:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004886:	f003 0302 	and.w	r3, r3, #2
 800488a:	607b      	str	r3, [r7, #4]
 800488c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800488e:	2300      	movs	r3, #0
 8004890:	603b      	str	r3, [r7, #0]
 8004892:	4b37      	ldr	r3, [pc, #220]	; (8004970 <MX_GPIO_Init+0x168>)
 8004894:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004896:	4a36      	ldr	r2, [pc, #216]	; (8004970 <MX_GPIO_Init+0x168>)
 8004898:	f043 0308 	orr.w	r3, r3, #8
 800489c:	6313      	str	r3, [r2, #48]	; 0x30
 800489e:	4b34      	ldr	r3, [pc, #208]	; (8004970 <MX_GPIO_Init+0x168>)
 80048a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80048a2:	f003 0308 	and.w	r3, r3, #8
 80048a6:	603b      	str	r3, [r7, #0]
 80048a8:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 80048aa:	2200      	movs	r2, #0
 80048ac:	f24e 2180 	movw	r1, #57984	; 0xe280
 80048b0:	4830      	ldr	r0, [pc, #192]	; (8004974 <MX_GPIO_Init+0x16c>)
 80048b2:	f003 fc69 	bl	8008188 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80048b6:	2200      	movs	r2, #0
 80048b8:	f44f 41f8 	mov.w	r1, #31744	; 0x7c00
 80048bc:	482e      	ldr	r0, [pc, #184]	; (8004978 <MX_GPIO_Init+0x170>)
 80048be:	f003 fc63 	bl	8008188 <HAL_GPIO_WritePin>
                          |GPIO_PIN_14, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET);
 80048c2:	2200      	movs	r2, #0
 80048c4:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80048c8:	482c      	ldr	r0, [pc, #176]	; (800497c <MX_GPIO_Init+0x174>)
 80048ca:	f003 fc5d 	bl	8008188 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_2, GPIO_PIN_RESET);
 80048ce:	2200      	movs	r2, #0
 80048d0:	2104      	movs	r1, #4
 80048d2:	482b      	ldr	r0, [pc, #172]	; (8004980 <MX_GPIO_Init+0x178>)
 80048d4:	f003 fc58 	bl	8008188 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC15 PC7
                           PC9 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_7
 80048d8:	f24e 2380 	movw	r3, #57984	; 0xe280
 80048dc:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048de:	2301      	movs	r3, #1
 80048e0:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80048e2:	2300      	movs	r3, #0
 80048e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80048e6:	2300      	movs	r3, #0
 80048e8:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80048ea:	f107 0314 	add.w	r3, r7, #20
 80048ee:	4619      	mov	r1, r3
 80048f0:	4820      	ldr	r0, [pc, #128]	; (8004974 <MX_GPIO_Init+0x16c>)
 80048f2:	f003 fa97 	bl	8007e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB10 PB11 PB12 PB13
                           PB14 */
  GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80048f6:	f44f 43f8 	mov.w	r3, #31744	; 0x7c00
 80048fa:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_14;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80048fc:	2301      	movs	r3, #1
 80048fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004900:	2300      	movs	r3, #0
 8004902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004904:	2300      	movs	r3, #0
 8004906:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004908:	f107 0314 	add.w	r3, r7, #20
 800490c:	4619      	mov	r1, r3
 800490e:	481a      	ldr	r0, [pc, #104]	; (8004978 <MX_GPIO_Init+0x170>)
 8004910:	f003 fa88 	bl	8007e24 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA12 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_12;
 8004914:	f44f 5388 	mov.w	r3, #4352	; 0x1100
 8004918:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800491a:	2300      	movs	r3, #0
 800491c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800491e:	2300      	movs	r3, #0
 8004920:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004922:	f107 0314 	add.w	r3, r7, #20
 8004926:	4619      	mov	r1, r3
 8004928:	4814      	ldr	r0, [pc, #80]	; (800497c <MX_GPIO_Init+0x174>)
 800492a:	f003 fa7b 	bl	8007e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_15;
 800492e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004932:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004934:	2301      	movs	r3, #1
 8004936:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004938:	2300      	movs	r3, #0
 800493a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800493c:	2300      	movs	r3, #0
 800493e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004940:	f107 0314 	add.w	r3, r7, #20
 8004944:	4619      	mov	r1, r3
 8004946:	480d      	ldr	r0, [pc, #52]	; (800497c <MX_GPIO_Init+0x174>)
 8004948:	f003 fa6c 	bl	8007e24 <HAL_GPIO_Init>

  /*Configure GPIO pin : PD2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 800494c:	2304      	movs	r3, #4
 800494e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004950:	2301      	movs	r3, #1
 8004952:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004954:	2300      	movs	r3, #0
 8004956:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004958:	2300      	movs	r3, #0
 800495a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800495c:	f107 0314 	add.w	r3, r7, #20
 8004960:	4619      	mov	r1, r3
 8004962:	4807      	ldr	r0, [pc, #28]	; (8004980 <MX_GPIO_Init+0x178>)
 8004964:	f003 fa5e 	bl	8007e24 <HAL_GPIO_Init>

}
 8004968:	bf00      	nop
 800496a:	3728      	adds	r7, #40	; 0x28
 800496c:	46bd      	mov	sp, r7
 800496e:	bd80      	pop	{r7, pc}
 8004970:	40023800 	.word	0x40023800
 8004974:	40020800 	.word	0x40020800
 8004978:	40020400 	.word	0x40020400
 800497c:	40020000 	.word	0x40020000
 8004980:	40020c00 	.word	0x40020c00

08004984 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8004984:	b480      	push	{r7}
 8004986:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8004988:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800498a:	e7fe      	b.n	800498a <Error_Handler+0x6>

0800498c <initMotor>:
int16_t rotation_l = 0;
int16_t rotation_r = 0;
int16_t mon_rev_l, mon_rev_r;

void initMotor(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_1); //PWM start
 8004990:	2100      	movs	r1, #0
 8004992:	4808      	ldr	r0, [pc, #32]	; (80049b4 <initMotor+0x28>)
 8004994:	f004 ff54 	bl	8009840 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3); //PWM start
 8004998:	2108      	movs	r1, #8
 800499a:	4806      	ldr	r0, [pc, #24]	; (80049b4 <initMotor+0x28>)
 800499c:	f004 ff50 	bl	8009840 <HAL_TIM_PWM_Start>

	HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_4);
 80049a0:	210c      	movs	r1, #12
 80049a2:	4805      	ldr	r0, [pc, #20]	; (80049b8 <initMotor+0x2c>)
 80049a4:	f004 ff4c 	bl	8009840 <HAL_TIM_PWM_Start>

	HAL_Delay(100);
 80049a8:	2064      	movs	r0, #100	; 0x64
 80049aa:	f001 ffbb 	bl	8006924 <HAL_Delay>
}
 80049ae:	bf00      	nop
 80049b0:	bd80      	pop	{r7, pc}
 80049b2:	bf00      	nop
 80049b4:	2001f1e8 	.word	0x2001f1e8
 80049b8:	2001f3c0 	.word	0x2001f3c0

080049bc <motorCtrlFlip>:

void motorCtrlFlip(void)
{
 80049bc:	b580      	push	{r7, lr}
 80049be:	b082      	sub	sp, #8
 80049c0:	af00      	add	r7, sp, #0
	int16_t motor_pwm_l, motor_pwm_r;

	if(motor_l >= 0){
 80049c2:	4b2a      	ldr	r3, [pc, #168]	; (8004a6c <motorCtrlFlip+0xb0>)
 80049c4:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049c8:	2b00      	cmp	r3, #0
 80049ca:	db0d      	blt.n	80049e8 <motorCtrlFlip+0x2c>
		motor_pwm_l = motor_l;
 80049cc:	4b27      	ldr	r3, [pc, #156]	; (8004a6c <motorCtrlFlip+0xb0>)
 80049ce:	881b      	ldrh	r3, [r3, #0]
 80049d0:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 80049d2:	4b27      	ldr	r3, [pc, #156]	; (8004a70 <motorCtrlFlip+0xb4>)
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80049da:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80049dc:	2200      	movs	r2, #0
 80049de:	2180      	movs	r1, #128	; 0x80
 80049e0:	4824      	ldr	r0, [pc, #144]	; (8004a74 <motorCtrlFlip+0xb8>)
 80049e2:	f003 fbd1 	bl	8008188 <HAL_GPIO_WritePin>
 80049e6:	e010      	b.n	8004a0a <motorCtrlFlip+0x4e>
	}
	else{
		motor_pwm_l = motor_l * (-1);
 80049e8:	4b20      	ldr	r3, [pc, #128]	; (8004a6c <motorCtrlFlip+0xb0>)
 80049ea:	f9b3 3000 	ldrsh.w	r3, [r3]
 80049ee:	b29b      	uxth	r3, r3
 80049f0:	425b      	negs	r3, r3
 80049f2:	b29b      	uxth	r3, r3
 80049f4:	80fb      	strh	r3, [r7, #6]
		// motor1
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_1, motor_pwm_l);
 80049f6:	4b1e      	ldr	r3, [pc, #120]	; (8004a70 <motorCtrlFlip+0xb4>)
 80049f8:	681b      	ldr	r3, [r3, #0]
 80049fa:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 80049fe:	635a      	str	r2, [r3, #52]	; 0x34
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 8004a00:	2201      	movs	r2, #1
 8004a02:	2180      	movs	r1, #128	; 0x80
 8004a04:	481b      	ldr	r0, [pc, #108]	; (8004a74 <motorCtrlFlip+0xb8>)
 8004a06:	f003 fbbf 	bl	8008188 <HAL_GPIO_WritePin>
	}

	if(motor_r >= 0){
 8004a0a:	4b1b      	ldr	r3, [pc, #108]	; (8004a78 <motorCtrlFlip+0xbc>)
 8004a0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	db0e      	blt.n	8004a32 <motorCtrlFlip+0x76>
		motor_pwm_r = motor_r;
 8004a14:	4b18      	ldr	r3, [pc, #96]	; (8004a78 <motorCtrlFlip+0xbc>)
 8004a16:	881b      	ldrh	r3, [r3, #0]
 8004a18:	80bb      	strh	r3, [r7, #4]
		// motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8004a1a:	4b15      	ldr	r3, [pc, #84]	; (8004a70 <motorCtrlFlip+0xb4>)
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004a22:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);
 8004a24:	2200      	movs	r2, #0
 8004a26:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a2a:	4812      	ldr	r0, [pc, #72]	; (8004a74 <motorCtrlFlip+0xb8>)
 8004a2c:	f003 fbac 	bl	8008188 <HAL_GPIO_WritePin>
 8004a30:	e011      	b.n	8004a56 <motorCtrlFlip+0x9a>
	}
	else{
		motor_pwm_r = motor_r * (-1);
 8004a32:	4b11      	ldr	r3, [pc, #68]	; (8004a78 <motorCtrlFlip+0xbc>)
 8004a34:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004a38:	b29b      	uxth	r3, r3
 8004a3a:	425b      	negs	r3, r3
 8004a3c:	b29b      	uxth	r3, r3
 8004a3e:	80bb      	strh	r3, [r7, #4]
		//motor2
		__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, motor_pwm_r);
 8004a40:	4b0b      	ldr	r3, [pc, #44]	; (8004a70 <motorCtrlFlip+0xb4>)
 8004a42:	681b      	ldr	r3, [r3, #0]
 8004a44:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 8004a48:	63da      	str	r2, [r3, #60]	; 0x3c
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8004a50:	4808      	ldr	r0, [pc, #32]	; (8004a74 <motorCtrlFlip+0xb8>)
 8004a52:	f003 fb99 	bl	8008188 <HAL_GPIO_WritePin>
	}
	mon_rev_l = motor_pwm_l;
 8004a56:	4a09      	ldr	r2, [pc, #36]	; (8004a7c <motorCtrlFlip+0xc0>)
 8004a58:	88fb      	ldrh	r3, [r7, #6]
 8004a5a:	8013      	strh	r3, [r2, #0]
	mon_rev_r = motor_pwm_r;
 8004a5c:	4a08      	ldr	r2, [pc, #32]	; (8004a80 <motorCtrlFlip+0xc4>)
 8004a5e:	88bb      	ldrh	r3, [r7, #4]
 8004a60:	8013      	strh	r3, [r2, #0]
}
 8004a62:	bf00      	nop
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
 8004a6a:	bf00      	nop
 8004a6c:	20016e68 	.word	0x20016e68
 8004a70:	2001f1e8 	.word	0x2001f1e8
 8004a74:	40020800 	.word	0x40020800
 8004a78:	20016e6a 	.word	0x20016e6a
 8004a7c:	2001f4ac 	.word	0x2001f4ac
 8004a80:	2001f4aa 	.word	0x2001f4aa

08004a84 <suctionmotorCtrlFlip>:

void suctionmotorCtrlFlip(void)
{
 8004a84:	b480      	push	{r7}
 8004a86:	af00      	add	r7, sp, #0
	__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_4, suction_motor);
 8004a88:	4b05      	ldr	r3, [pc, #20]	; (8004aa0 <suctionmotorCtrlFlip+0x1c>)
 8004a8a:	f9b3 2000 	ldrsh.w	r2, [r3]
 8004a8e:	4b05      	ldr	r3, [pc, #20]	; (8004aa4 <suctionmotorCtrlFlip+0x20>)
 8004a90:	681b      	ldr	r3, [r3, #0]
 8004a92:	641a      	str	r2, [r3, #64]	; 0x40
}
 8004a94:	bf00      	nop
 8004a96:	46bd      	mov	sp, r7
 8004a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a9c:	4770      	bx	lr
 8004a9e:	bf00      	nop
 8004aa0:	20016e6c 	.word	0x20016e6c
 8004aa4:	2001f3c0 	.word	0x2001f3c0

08004aa8 <setMotor>:

void setMotor(int16_t l, int16_t r)
{
 8004aa8:	b480      	push	{r7}
 8004aaa:	b083      	sub	sp, #12
 8004aac:	af00      	add	r7, sp, #0
 8004aae:	4603      	mov	r3, r0
 8004ab0:	460a      	mov	r2, r1
 8004ab2:	80fb      	strh	r3, [r7, #6]
 8004ab4:	4613      	mov	r3, r2
 8004ab6:	80bb      	strh	r3, [r7, #4]
	if(l >= MAX_COUNTER_PERIOD) l = MAX_COUNTER_PERIOD;
 8004ab8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004abc:	f240 628e 	movw	r2, #1678	; 0x68e
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	dd03      	ble.n	8004acc <setMotor+0x24>
 8004ac4:	f240 638f 	movw	r3, #1679	; 0x68f
 8004ac8:	80fb      	strh	r3, [r7, #6]
 8004aca:	e007      	b.n	8004adc <setMotor+0x34>
	else if(l <= MIN_COUNTER_PERIOD) l = MIN_COUNTER_PERIOD;
 8004acc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004ad0:	4a11      	ldr	r2, [pc, #68]	; (8004b18 <setMotor+0x70>)
 8004ad2:	4293      	cmp	r3, r2
 8004ad4:	da02      	bge.n	8004adc <setMotor+0x34>
 8004ad6:	f64f 1371 	movw	r3, #63857	; 0xf971
 8004ada:	80fb      	strh	r3, [r7, #6]

	if(r >= MAX_COUNTER_PERIOD) r = MAX_COUNTER_PERIOD;
 8004adc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004ae0:	f240 628e 	movw	r2, #1678	; 0x68e
 8004ae4:	4293      	cmp	r3, r2
 8004ae6:	dd03      	ble.n	8004af0 <setMotor+0x48>
 8004ae8:	f240 638f 	movw	r3, #1679	; 0x68f
 8004aec:	80bb      	strh	r3, [r7, #4]
 8004aee:	e007      	b.n	8004b00 <setMotor+0x58>
	else if(r <= MIN_COUNTER_PERIOD) r = MIN_COUNTER_PERIOD;
 8004af0:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8004af4:	4a08      	ldr	r2, [pc, #32]	; (8004b18 <setMotor+0x70>)
 8004af6:	4293      	cmp	r3, r2
 8004af8:	da02      	bge.n	8004b00 <setMotor+0x58>
 8004afa:	f64f 1371 	movw	r3, #63857	; 0xf971
 8004afe:	80bb      	strh	r3, [r7, #4]

	motor_l = l;
 8004b00:	4a06      	ldr	r2, [pc, #24]	; (8004b1c <setMotor+0x74>)
 8004b02:	88fb      	ldrh	r3, [r7, #6]
 8004b04:	8013      	strh	r3, [r2, #0]
	motor_r = r;
 8004b06:	4a06      	ldr	r2, [pc, #24]	; (8004b20 <setMotor+0x78>)
 8004b08:	88bb      	ldrh	r3, [r7, #4]
 8004b0a:	8013      	strh	r3, [r2, #0]
}
 8004b0c:	bf00      	nop
 8004b0e:	370c      	adds	r7, #12
 8004b10:	46bd      	mov	sp, r7
 8004b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b16:	4770      	bx	lr
 8004b18:	fffff972 	.word	0xfffff972
 8004b1c:	20016e68 	.word	0x20016e68
 8004b20:	20016e6a 	.word	0x20016e6a

08004b24 <setsuctionMotor>:

void setsuctionMotor(int16_t suction)
{
 8004b24:	b480      	push	{r7}
 8004b26:	b083      	sub	sp, #12
 8004b28:	af00      	add	r7, sp, #0
 8004b2a:	4603      	mov	r3, r0
 8004b2c:	80fb      	strh	r3, [r7, #6]
	suction_motor = abs(suction);
 8004b2e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b32:	2b00      	cmp	r3, #0
 8004b34:	bfb8      	it	lt
 8004b36:	425b      	neglt	r3, r3
 8004b38:	b21a      	sxth	r2, r3
 8004b3a:	4b08      	ldr	r3, [pc, #32]	; (8004b5c <setsuctionMotor+0x38>)
 8004b3c:	801a      	strh	r2, [r3, #0]

	if(suction >= SUCTION_MOTOR_PERIOD) suction = SUCTION_MOTOR_PERIOD;
 8004b3e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8004b42:	f240 3246 	movw	r2, #838	; 0x346
 8004b46:	4293      	cmp	r3, r2
 8004b48:	dd02      	ble.n	8004b50 <setsuctionMotor+0x2c>
 8004b4a:	f240 3347 	movw	r3, #839	; 0x347
 8004b4e:	80fb      	strh	r3, [r7, #6]
}
 8004b50:	bf00      	nop
 8004b52:	370c      	adds	r7, #12
 8004b54:	46bd      	mov	sp, r7
 8004b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b5a:	4770      	bx	lr
 8004b5c:	20016e6c 	.word	0x20016e6c

08004b60 <updateSideSensorStatus>:
static float min_velocity, max_velocity;
static float acceleration, deceleration;
static float straight_radius;
static int16_t V_motor;

void updateSideSensorStatus(){
 8004b60:	b480      	push	{r7}
 8004b62:	af00      	add	r7, sp, #0

	if(side_sensorL <= 500){
 8004b64:	4b0f      	ldr	r3, [pc, #60]	; (8004ba4 <updateSideSensorStatus+0x44>)
 8004b66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b6a:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b6e:	dc03      	bgt.n	8004b78 <updateSideSensorStatus+0x18>
		side_sensor_l = true;
 8004b70:	4b0d      	ldr	r3, [pc, #52]	; (8004ba8 <updateSideSensorStatus+0x48>)
 8004b72:	2201      	movs	r2, #1
 8004b74:	701a      	strb	r2, [r3, #0]
 8004b76:	e002      	b.n	8004b7e <updateSideSensorStatus+0x1e>
	}
	else{
		side_sensor_l = false;
 8004b78:	4b0b      	ldr	r3, [pc, #44]	; (8004ba8 <updateSideSensorStatus+0x48>)
 8004b7a:	2200      	movs	r2, #0
 8004b7c:	701a      	strb	r2, [r3, #0]
	}

	if(side_sensorR <= 500){
 8004b7e:	4b0b      	ldr	r3, [pc, #44]	; (8004bac <updateSideSensorStatus+0x4c>)
 8004b80:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004b84:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8004b88:	dc03      	bgt.n	8004b92 <updateSideSensorStatus+0x32>
		side_sensor_r = true;
 8004b8a:	4b09      	ldr	r3, [pc, #36]	; (8004bb0 <updateSideSensorStatus+0x50>)
 8004b8c:	2201      	movs	r2, #1
 8004b8e:	701a      	strb	r2, [r3, #0]
	}
	else{
		side_sensor_r = false;
	}
}
 8004b90:	e002      	b.n	8004b98 <updateSideSensorStatus+0x38>
		side_sensor_r = false;
 8004b92:	4b07      	ldr	r3, [pc, #28]	; (8004bb0 <updateSideSensorStatus+0x50>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	701a      	strb	r2, [r3, #0]
}
 8004b98:	bf00      	nop
 8004b9a:	46bd      	mov	sp, r7
 8004b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ba0:	4770      	bx	lr
 8004ba2:	bf00      	nop
 8004ba4:	2001f024 	.word	0x2001f024
 8004ba8:	2001ef64 	.word	0x2001ef64
 8004bac:	2001efac 	.word	0x2001efac
 8004bb0:	2001ef65 	.word	0x2001ef65

08004bb4 <setRunMode>:

void setRunMode(uint16_t num){
 8004bb4:	b480      	push	{r7}
 8004bb6:	b083      	sub	sp, #12
 8004bb8:	af00      	add	r7, sp, #0
 8004bba:	4603      	mov	r3, r0
 8004bbc:	80fb      	strh	r3, [r7, #6]
	mode = num;
 8004bbe:	4a04      	ldr	r2, [pc, #16]	; (8004bd0 <setRunMode+0x1c>)
 8004bc0:	88fb      	ldrh	r3, [r7, #6]
 8004bc2:	8013      	strh	r3, [r2, #0]
}
 8004bc4:	bf00      	nop
 8004bc6:	370c      	adds	r7, #12
 8004bc8:	46bd      	mov	sp, r7
 8004bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bce:	4770      	bx	lr
 8004bd0:	2001f1d0 	.word	0x2001f1d0

08004bd4 <isCrossLine>:

bool isCrossLine()
{
 8004bd4:	b480      	push	{r7}
 8004bd6:	b083      	sub	sp, #12
 8004bd8:	af00      	add	r7, sp, #0
	static uint16_t cnt = 0;
	float sensor_edge_val_l = sensor[0];
 8004bda:	4b20      	ldr	r3, [pc, #128]	; (8004c5c <isCrossLine+0x88>)
 8004bdc:	f9b3 3000 	ldrsh.w	r3, [r3]
 8004be0:	ee07 3a90 	vmov	s15, r3
 8004be4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004be8:	edc7 7a01 	vstr	s15, [r7, #4]
	float sensor_edge_val_r = sensor[11];
 8004bec:	4b1b      	ldr	r3, [pc, #108]	; (8004c5c <isCrossLine+0x88>)
 8004bee:	f9b3 3016 	ldrsh.w	r3, [r3, #22]
 8004bf2:	ee07 3a90 	vmov	s15, r3
 8004bf6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004bfa:	edc7 7a00 	vstr	s15, [r7]
	static bool flag = false;

	if(sensor_edge_val_l < 700 && sensor_edge_val_r < 700){
 8004bfe:	edd7 7a01 	vldr	s15, [r7, #4]
 8004c02:	ed9f 7a17 	vldr	s14, [pc, #92]	; 8004c60 <isCrossLine+0x8c>
 8004c06:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c0a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c0e:	d50f      	bpl.n	8004c30 <isCrossLine+0x5c>
 8004c10:	edd7 7a00 	vldr	s15, [r7]
 8004c14:	ed9f 7a12 	vldr	s14, [pc, #72]	; 8004c60 <isCrossLine+0x8c>
 8004c18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004c1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004c20:	d506      	bpl.n	8004c30 <isCrossLine+0x5c>
		cnt++;
 8004c22:	4b10      	ldr	r3, [pc, #64]	; (8004c64 <isCrossLine+0x90>)
 8004c24:	881b      	ldrh	r3, [r3, #0]
 8004c26:	3301      	adds	r3, #1
 8004c28:	b29a      	uxth	r2, r3
 8004c2a:	4b0e      	ldr	r3, [pc, #56]	; (8004c64 <isCrossLine+0x90>)
 8004c2c:	801a      	strh	r2, [r3, #0]
 8004c2e:	e002      	b.n	8004c36 <isCrossLine+0x62>
	}
	else{
		cnt = 0;
 8004c30:	4b0c      	ldr	r3, [pc, #48]	; (8004c64 <isCrossLine+0x90>)
 8004c32:	2200      	movs	r2, #0
 8004c34:	801a      	strh	r2, [r3, #0]
	}

	if(cnt >= 3){
 8004c36:	4b0b      	ldr	r3, [pc, #44]	; (8004c64 <isCrossLine+0x90>)
 8004c38:	881b      	ldrh	r3, [r3, #0]
 8004c3a:	2b02      	cmp	r3, #2
 8004c3c:	d903      	bls.n	8004c46 <isCrossLine+0x72>
		//setLED2('Y');
		flag = true;
 8004c3e:	4b0a      	ldr	r3, [pc, #40]	; (8004c68 <isCrossLine+0x94>)
 8004c40:	2201      	movs	r2, #1
 8004c42:	701a      	strb	r2, [r3, #0]
 8004c44:	e002      	b.n	8004c4c <isCrossLine+0x78>
	}
	else{
		//setLED2('N');
		flag = false;
 8004c46:	4b08      	ldr	r3, [pc, #32]	; (8004c68 <isCrossLine+0x94>)
 8004c48:	2200      	movs	r2, #0
 8004c4a:	701a      	strb	r2, [r3, #0]
	}

	return flag;
 8004c4c:	4b06      	ldr	r3, [pc, #24]	; (8004c68 <isCrossLine+0x94>)
 8004c4e:	781b      	ldrb	r3, [r3, #0]
}
 8004c50:	4618      	mov	r0, r3
 8004c52:	370c      	adds	r7, #12
 8004c54:	46bd      	mov	sp, r7
 8004c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c5a:	4770      	bx	lr
 8004c5c:	2001f008 	.word	0x2001f008
 8004c60:	442f0000 	.word	0x442f0000
 8004c64:	2001ef86 	.word	0x2001ef86
 8004c68:	2001ef88 	.word	0x2001ef88
 8004c6c:	00000000 	.word	0x00000000

08004c70 <isContinuousCurvature>:

bool isContinuousCurvature()
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	ed2d 8b02 	vpush	{d8}
 8004c76:	b082      	sub	sp, #8
 8004c78:	af00      	add	r7, sp, #0
	static float pre_theta;
	static float continuous_cnt;
	bool continuous_flag = false;
 8004c7a:	2300      	movs	r3, #0
 8004c7c:	71fb      	strb	r3, [r7, #7]
	float diff_theta = fabs(pre_theta - getTheta10mm());
 8004c7e:	4b2e      	ldr	r3, [pc, #184]	; (8004d38 <isContinuousCurvature+0xc8>)
 8004c80:	ed93 8a00 	vldr	s16, [r3]
 8004c84:	f7fc fd94 	bl	80017b0 <getTheta10mm>
 8004c88:	eef0 7a40 	vmov.f32	s15, s0
 8004c8c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8004c90:	eef0 7ae7 	vabs.f32	s15, s15
 8004c94:	edc7 7a00 	vstr	s15, [r7]

	if(continuous_cnt_reset_flag == true){
 8004c98:	4b28      	ldr	r3, [pc, #160]	; (8004d3c <isContinuousCurvature+0xcc>)
 8004c9a:	781b      	ldrb	r3, [r3, #0]
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	d006      	beq.n	8004cae <isContinuousCurvature+0x3e>
		continuous_cnt_reset_flag = false;
 8004ca0:	4b26      	ldr	r3, [pc, #152]	; (8004d3c <isContinuousCurvature+0xcc>)
 8004ca2:	2200      	movs	r2, #0
 8004ca4:	701a      	strb	r2, [r3, #0]
		continuous_cnt = 0;
 8004ca6:	4b26      	ldr	r3, [pc, #152]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004ca8:	f04f 0200 	mov.w	r2, #0
 8004cac:	601a      	str	r2, [r3, #0]
	}

	//if(diff_theta <= 0.005) continuous_cnt++;
	//if(diff_theta <= 0.010) continuous_cnt++;
	if(diff_theta <= 0.020) continuous_cnt++;
 8004cae:	6838      	ldr	r0, [r7, #0]
 8004cb0:	f7fb fc4a 	bl	8000548 <__aeabi_f2d>
 8004cb4:	a31e      	add	r3, pc, #120	; (adr r3, 8004d30 <isContinuousCurvature+0xc0>)
 8004cb6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cba:	f7fb ff19 	bl	8000af0 <__aeabi_dcmple>
 8004cbe:	4603      	mov	r3, r0
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d00a      	beq.n	8004cda <isContinuousCurvature+0x6a>
 8004cc4:	4b1e      	ldr	r3, [pc, #120]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004cc6:	edd3 7a00 	vldr	s15, [r3]
 8004cca:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8004cce:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004cd2:	4b1b      	ldr	r3, [pc, #108]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004cd4:	edc3 7a00 	vstr	s15, [r3]
 8004cd8:	e003      	b.n	8004ce2 <isContinuousCurvature+0x72>
	else continuous_cnt = 0;
 8004cda:	4b19      	ldr	r3, [pc, #100]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004cdc:	f04f 0200 	mov.w	r2, #0
 8004ce0:	601a      	str	r2, [r3, #0]

	if(continuous_cnt >= 40) continuous_flag = true;
 8004ce2:	4b17      	ldr	r3, [pc, #92]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004ce4:	edd3 7a00 	vldr	s15, [r3]
 8004ce8:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8004d44 <isContinuousCurvature+0xd4>
 8004cec:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004cf0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf4:	db01      	blt.n	8004cfa <isContinuousCurvature+0x8a>
 8004cf6:	2301      	movs	r3, #1
 8004cf8:	71fb      	strb	r3, [r7, #7]

	if(continuous_cnt >= 1000) continuous_cnt = 1000;
 8004cfa:	4b11      	ldr	r3, [pc, #68]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004cfc:	edd3 7a00 	vldr	s15, [r3]
 8004d00:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8004d48 <isContinuousCurvature+0xd8>
 8004d04:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d0c:	db02      	blt.n	8004d14 <isContinuousCurvature+0xa4>
 8004d0e:	4b0c      	ldr	r3, [pc, #48]	; (8004d40 <isContinuousCurvature+0xd0>)
 8004d10:	4a0e      	ldr	r2, [pc, #56]	; (8004d4c <isContinuousCurvature+0xdc>)
 8004d12:	601a      	str	r2, [r3, #0]

	pre_theta = getTheta10mm();
 8004d14:	f7fc fd4c 	bl	80017b0 <getTheta10mm>
 8004d18:	eef0 7a40 	vmov.f32	s15, s0
 8004d1c:	4b06      	ldr	r3, [pc, #24]	; (8004d38 <isContinuousCurvature+0xc8>)
 8004d1e:	edc3 7a00 	vstr	s15, [r3]

	return continuous_flag;
 8004d22:	79fb      	ldrb	r3, [r7, #7]
}
 8004d24:	4618      	mov	r0, r3
 8004d26:	3708      	adds	r7, #8
 8004d28:	46bd      	mov	sp, r7
 8004d2a:	ecbd 8b02 	vpop	{d8}
 8004d2e:	bd80      	pop	{r7, pc}
 8004d30:	47ae147b 	.word	0x47ae147b
 8004d34:	3f947ae1 	.word	0x3f947ae1
 8004d38:	2001ef8c 	.word	0x2001ef8c
 8004d3c:	2001ef68 	.word	0x2001ef68
 8004d40:	2001ef90 	.word	0x2001ef90
 8004d44:	42200000 	.word	0x42200000
 8004d48:	447a0000 	.word	0x447a0000
 8004d4c:	447a0000 	.word	0x447a0000

08004d50 <isTargetDistance>:

bool isTargetDistance(float target){
 8004d50:	b580      	push	{r7, lr}
 8004d52:	b084      	sub	sp, #16
 8004d54:	af00      	add	r7, sp, #0
 8004d56:	ed87 0a01 	vstr	s0, [r7, #4]
	bool ret = false;
 8004d5a:	2300      	movs	r3, #0
 8004d5c:	73fb      	strb	r3, [r7, #15]
	if(getDistance10mm() >= target){
 8004d5e:	f7fc fb53 	bl	8001408 <getDistance10mm>
 8004d62:	eeb0 7a40 	vmov.f32	s14, s0
 8004d66:	edd7 7a01 	vldr	s15, [r7, #4]
 8004d6a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004d6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d72:	d801      	bhi.n	8004d78 <isTargetDistance+0x28>
		ret = true;
 8004d74:	2301      	movs	r3, #1
 8004d76:	73fb      	strb	r3, [r7, #15]
	}
	return ret;
 8004d78:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d7a:	4618      	mov	r0, r3
 8004d7c:	3710      	adds	r7, #16
 8004d7e:	46bd      	mov	sp, r7
 8004d80:	bd80      	pop	{r7, pc}
	...

08004d84 <running>:

void running(void)
{
 8004d84:	b580      	push	{r7, lr}
 8004d86:	b082      	sub	sp, #8
 8004d88:	af00      	add	r7, sp, #0
	uint16_t pattern = 0;
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	80fb      	strh	r3, [r7, #6]

	runningInit();
 8004d8e:	f000 f9eb 	bl	8005168 <runningInit>
	startLineTrace();
 8004d92:	f7fd f973 	bl	800207c <startLineTrace>
	startVelocityControl();
 8004d96:	f7fe fcd3 	bl	8003740 <startVelocityControl>
	setTargetVelocity(min_velocity);
 8004d9a:	4b6b      	ldr	r3, [pc, #428]	; (8004f48 <running+0x1c4>)
 8004d9c:	edd3 7a00 	vldr	s15, [r3]
 8004da0:	eeb0 0a67 	vmov.f32	s0, s15
 8004da4:	f7fe fc2e 	bl	8003604 <setTargetVelocity>

	while(goal_flag == false){
 8004da8:	e0c2      	b.n	8004f30 <running+0x1ac>
		switch(pattern){
 8004daa:	88fb      	ldrh	r3, [r7, #6]
 8004dac:	2b14      	cmp	r3, #20
 8004dae:	f200 80b4 	bhi.w	8004f1a <running+0x196>
 8004db2:	a201      	add	r2, pc, #4	; (adr r2, 8004db8 <running+0x34>)
 8004db4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004db8:	08004e0d 	.word	0x08004e0d
 8004dbc:	08004f1b 	.word	0x08004f1b
 8004dc0:	08004f1b 	.word	0x08004f1b
 8004dc4:	08004f1b 	.word	0x08004f1b
 8004dc8:	08004f1b 	.word	0x08004f1b
 8004dcc:	08004e43 	.word	0x08004e43
 8004dd0:	08004f1b 	.word	0x08004f1b
 8004dd4:	08004f1b 	.word	0x08004f1b
 8004dd8:	08004f1b 	.word	0x08004f1b
 8004ddc:	08004f1b 	.word	0x08004f1b
 8004de0:	08004e57 	.word	0x08004e57
 8004de4:	08004f1b 	.word	0x08004f1b
 8004de8:	08004f1b 	.word	0x08004f1b
 8004dec:	08004f1b 	.word	0x08004f1b
 8004df0:	08004f1b 	.word	0x08004f1b
 8004df4:	08004f1b 	.word	0x08004f1b
 8004df8:	08004f1b 	.word	0x08004f1b
 8004dfc:	08004f1b 	.word	0x08004f1b
 8004e00:	08004f1b 	.word	0x08004f1b
 8004e04:	08004f1b 	.word	0x08004f1b
 8004e08:	08004eef 	.word	0x08004eef

				  case 0:
					  if(getSideSensorStatusR() == true){
 8004e0c:	f001 f838 	bl	8005e80 <getSideSensorStatusR>
 8004e10:	4603      	mov	r3, r0
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	d07e      	beq.n	8004f14 <running+0x190>
						  start_goal_line_cnt++;
 8004e16:	4b4d      	ldr	r3, [pc, #308]	; (8004f4c <running+0x1c8>)
 8004e18:	781b      	ldrb	r3, [r3, #0]
 8004e1a:	3301      	adds	r3, #1
 8004e1c:	b2da      	uxtb	r2, r3
 8004e1e:	4b4b      	ldr	r3, [pc, #300]	; (8004f4c <running+0x1c8>)
 8004e20:	701a      	strb	r2, [r3, #0]

						  if(mode == 1) startLogging();
 8004e22:	4b4b      	ldr	r3, [pc, #300]	; (8004f50 <running+0x1cc>)
 8004e24:	881b      	ldrh	r3, [r3, #0]
 8004e26:	2b01      	cmp	r3, #1
 8004e28:	d102      	bne.n	8004e30 <running+0xac>
 8004e2a:	f000 fa13 	bl	8005254 <startLogging>
 8004e2e:	e001      	b.n	8004e34 <running+0xb0>
						  else startVelocityUpdate();
 8004e30:	f000 fa2c 	bl	800528c <startVelocityUpdate>

						  clearGoalJudgeDistance();
 8004e34:	f7fc fab0 	bl	8001398 <clearGoalJudgeDistance>
						  clearSideLineJudgeDistance();
 8004e38:	f7fc fabc 	bl	80013b4 <clearSideLineJudgeDistance>
						  pattern = 5;
 8004e3c:	2305      	movs	r3, #5
 8004e3e:	80fb      	strh	r3, [r7, #6]
					  }
					  break;
 8004e40:	e068      	b.n	8004f14 <running+0x190>

				  case 5:
					  if(getSideSensorStatusR() == false) pattern = 10;
 8004e42:	f001 f81d 	bl	8005e80 <getSideSensorStatusR>
 8004e46:	4603      	mov	r3, r0
 8004e48:	f083 0301 	eor.w	r3, r3, #1
 8004e4c:	b2db      	uxtb	r3, r3
 8004e4e:	2b00      	cmp	r3, #0
 8004e50:	d001      	beq.n	8004e56 <running+0xd2>
 8004e52:	230a      	movs	r3, #10
 8004e54:	80fb      	strh	r3, [r7, #6]

				  case 10:
					  if(getSideSensorStatusL() == true){ //Leght side line detect
 8004e56:	f001 f807 	bl	8005e68 <getSideSensorStatusL>
 8004e5a:	4603      	mov	r3, r0
 8004e5c:	2b00      	cmp	r3, #0
 8004e5e:	d004      	beq.n	8004e6a <running+0xe6>
						  goal_judge_flag = false;
 8004e60:	4b3c      	ldr	r3, [pc, #240]	; (8004f54 <running+0x1d0>)
 8004e62:	2200      	movs	r2, #0
 8004e64:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8004e66:	f7fc fa97 	bl	8001398 <clearGoalJudgeDistance>
					  }

					  if(goal_judge_flag == false && getSideSensorStatusR() == true &&  getGoalJudgeDistance() >= 70){
 8004e6a:	4b3a      	ldr	r3, [pc, #232]	; (8004f54 <running+0x1d0>)
 8004e6c:	781b      	ldrb	r3, [r3, #0]
 8004e6e:	f083 0301 	eor.w	r3, r3, #1
 8004e72:	b2db      	uxtb	r3, r3
 8004e74:	2b00      	cmp	r3, #0
 8004e76:	d015      	beq.n	8004ea4 <running+0x120>
 8004e78:	f001 f802 	bl	8005e80 <getSideSensorStatusR>
 8004e7c:	4603      	mov	r3, r0
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d010      	beq.n	8004ea4 <running+0x120>
 8004e82:	f7fc fa41 	bl	8001308 <getGoalJudgeDistance>
 8004e86:	eeb0 7a40 	vmov.f32	s14, s0
 8004e8a:	eddf 7a33 	vldr	s15, [pc, #204]	; 8004f58 <running+0x1d4>
 8004e8e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004e92:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e96:	db05      	blt.n	8004ea4 <running+0x120>
						  goal_judge_flag = true;
 8004e98:	4b2e      	ldr	r3, [pc, #184]	; (8004f54 <running+0x1d0>)
 8004e9a:	2201      	movs	r2, #1
 8004e9c:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8004e9e:	f7fc fa7b 	bl	8001398 <clearGoalJudgeDistance>
 8004ea2:	e019      	b.n	8004ed8 <running+0x154>
					  }

					  else if(goal_judge_flag == true && getGoalJudgeDistance() >= 70){
 8004ea4:	4b2b      	ldr	r3, [pc, #172]	; (8004f54 <running+0x1d0>)
 8004ea6:	781b      	ldrb	r3, [r3, #0]
 8004ea8:	2b00      	cmp	r3, #0
 8004eaa:	d015      	beq.n	8004ed8 <running+0x154>
 8004eac:	f7fc fa2c 	bl	8001308 <getGoalJudgeDistance>
 8004eb0:	eeb0 7a40 	vmov.f32	s14, s0
 8004eb4:	eddf 7a28 	vldr	s15, [pc, #160]	; 8004f58 <running+0x1d4>
 8004eb8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004ebc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ec0:	db0a      	blt.n	8004ed8 <running+0x154>
						  start_goal_line_cnt++;
 8004ec2:	4b22      	ldr	r3, [pc, #136]	; (8004f4c <running+0x1c8>)
 8004ec4:	781b      	ldrb	r3, [r3, #0]
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	b2da      	uxtb	r2, r3
 8004eca:	4b20      	ldr	r3, [pc, #128]	; (8004f4c <running+0x1c8>)
 8004ecc:	701a      	strb	r2, [r3, #0]
						  goal_judge_flag = false;
 8004ece:	4b21      	ldr	r3, [pc, #132]	; (8004f54 <running+0x1d0>)
 8004ed0:	2200      	movs	r2, #0
 8004ed2:	701a      	strb	r2, [r3, #0]
						  clearGoalJudgeDistance();
 8004ed4:	f7fc fa60 	bl	8001398 <clearGoalJudgeDistance>
					  }

					  if(start_goal_line_cnt >= 2){
 8004ed8:	4b1c      	ldr	r3, [pc, #112]	; (8004f4c <running+0x1c8>)
 8004eda:	781b      	ldrb	r3, [r3, #0]
 8004edc:	2b01      	cmp	r3, #1
 8004ede:	d91b      	bls.n	8004f18 <running+0x194>
						  stopLogging();
 8004ee0:	f000 f9c8 	bl	8005274 <stopLogging>
						  stopVelocityUpdate();
 8004ee4:	f000 f9f4 	bl	80052d0 <stopVelocityUpdate>
						  pattern = 20;
 8004ee8:	2314      	movs	r3, #20
 8004eea:	80fb      	strh	r3, [r7, #6]
					  }

					  break;
 8004eec:	e014      	b.n	8004f18 <running+0x194>

				  case 20:

					  setTargetVelocity(1.0);
 8004eee:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 8004ef2:	f7fe fb87 	bl	8003604 <setTargetVelocity>
					  HAL_Delay(100);
 8004ef6:	2064      	movs	r0, #100	; 0x64
 8004ef8:	f001 fd14 	bl	8006924 <HAL_Delay>
					  //setTargetVelocity(-0.01);
					  //HAL_Delay(20);
					  setTargetVelocity(0);
 8004efc:	ed9f 0a17 	vldr	s0, [pc, #92]	; 8004f5c <running+0x1d8>
 8004f00:	f7fe fb80 	bl	8003604 <setTargetVelocity>
					  HAL_Delay(500);
 8004f04:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8004f08:	f001 fd0c 	bl	8006924 <HAL_Delay>

					  goal_flag = true;
 8004f0c:	4b14      	ldr	r3, [pc, #80]	; (8004f60 <running+0x1dc>)
 8004f0e:	2201      	movs	r2, #1
 8004f10:	701a      	strb	r2, [r3, #0]

					  break;
 8004f12:	e002      	b.n	8004f1a <running+0x196>
					  break;
 8004f14:	bf00      	nop
 8004f16:	e000      	b.n	8004f1a <running+0x196>
					  break;
 8004f18:	bf00      	nop
		}

		if(getCouseOutFlag() == true)
 8004f1a:	f7fd f935 	bl	8002188 <getCouseOutFlag>
 8004f1e:	4603      	mov	r3, r0
 8004f20:	2b00      	cmp	r3, #0
 8004f22:	d005      	beq.n	8004f30 <running+0x1ac>
		{
			stopLogging();
 8004f24:	f000 f9a6 	bl	8005274 <stopLogging>
			stopVelocityUpdate();
 8004f28:	f000 f9d2 	bl	80052d0 <stopVelocityUpdate>
		    pattern = 20;
 8004f2c:	2314      	movs	r3, #20
 8004f2e:	80fb      	strh	r3, [r7, #6]
	while(goal_flag == false){
 8004f30:	4b0b      	ldr	r3, [pc, #44]	; (8004f60 <running+0x1dc>)
 8004f32:	781b      	ldrb	r3, [r3, #0]
 8004f34:	f083 0301 	eor.w	r3, r3, #1
 8004f38:	b2db      	uxtb	r3, r3
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	f47f af35 	bne.w	8004daa <running+0x26>
	    }
	}
	//HAL_Delay(2000);
	//goal_flag = false;
}
 8004f40:	bf00      	nop
 8004f42:	3708      	adds	r7, #8
 8004f44:	46bd      	mov	sp, r7
 8004f46:	bd80      	pop	{r7, pc}
 8004f48:	2001ef70 	.word	0x2001ef70
 8004f4c:	2001ef58 	.word	0x2001ef58
 8004f50:	2001f1d0 	.word	0x2001f1d0
 8004f54:	2001ef67 	.word	0x2001ef67
 8004f58:	428c0000 	.word	0x428c0000
 8004f5c:	00000000 	.word	0x00000000
 8004f60:	2001ef66 	.word	0x2001ef66

08004f64 <runningFlip>:

void runningFlip()
{
 8004f64:	b580      	push	{r7, lr}
 8004f66:	af00      	add	r7, sp, #0
	if(run_flag == true){
 8004f68:	4b75      	ldr	r3, [pc, #468]	; (8005140 <runningFlip+0x1dc>)
 8004f6a:	781b      	ldrb	r3, [r3, #0]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	f000 80e5 	beq.w	800513c <runningFlip+0x1d8>
		setLED('G');
 8004f72:	2047      	movs	r0, #71	; 0x47
 8004f74:	f7fc fc38 	bl	80017e8 <setLED>
		updateTargetVelocity();
 8004f78:	f000 fcf0 	bl	800595c <updateTargetVelocity>

		if(isTargetDistance(10) == true){
 8004f7c:	eeb2 0a04 	vmov.f32	s0, #36	; 0x41200000  10.0
 8004f80:	f7ff fee6 	bl	8004d50 <isTargetDistance>
 8004f84:	4603      	mov	r3, r0
 8004f86:	2b00      	cmp	r3, #0
 8004f88:	d00d      	beq.n	8004fa6 <runningFlip+0x42>
			saveLog();
 8004f8a:	f000 f931 	bl	80051f0 <saveLog>

			if(isContinuousCurvature() == true){
 8004f8e:	f7ff fe6f 	bl	8004c70 <isContinuousCurvature>
 8004f92:	4603      	mov	r3, r0
 8004f94:	2b00      	cmp	r3, #0
 8004f96:	d002      	beq.n	8004f9e <runningFlip+0x3a>
				//continuous_curve_check_cnt = 0;
				continuous_curve_flag = true;
 8004f98:	4b6a      	ldr	r3, [pc, #424]	; (8005144 <runningFlip+0x1e0>)
 8004f9a:	2201      	movs	r2, #1
 8004f9c:	701a      	strb	r2, [r3, #0]
			}

			clearDistance10mm();
 8004f9e:	f7fc fa41 	bl	8001424 <clearDistance10mm>
			clearTheta10mm();
 8004fa2:	f7fc fc13 	bl	80017cc <clearTheta10mm>
		}

		//--- Cross Line Process ---//
		if(isCrossLine() == true && cross_line_ignore_flag == false){ //Cross line detect
 8004fa6:	f7ff fe15 	bl	8004bd4 <isCrossLine>
 8004faa:	4603      	mov	r3, r0
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d026      	beq.n	8004ffe <runningFlip+0x9a>
 8004fb0:	4b65      	ldr	r3, [pc, #404]	; (8005148 <runningFlip+0x1e4>)
 8004fb2:	781b      	ldrb	r3, [r3, #0]
 8004fb4:	f083 0301 	eor.w	r3, r3, #1
 8004fb8:	b2db      	uxtb	r3, r3
 8004fba:	2b00      	cmp	r3, #0
 8004fbc:	d01f      	beq.n	8004ffe <runningFlip+0x9a>
			cross_line_ignore_flag = true;
 8004fbe:	4b62      	ldr	r3, [pc, #392]	; (8005148 <runningFlip+0x1e4>)
 8004fc0:	2201      	movs	r2, #1
 8004fc2:	701a      	strb	r2, [r3, #0]
			continuous_curve_flag = true;
 8004fc4:	4b5f      	ldr	r3, [pc, #380]	; (8005144 <runningFlip+0x1e0>)
 8004fc6:	2201      	movs	r2, #1
 8004fc8:	701a      	strb	r2, [r3, #0]

			clearCrossLineIgnoreDistance();
 8004fca:	f7fc fa01 	bl	80013d0 <clearCrossLineIgnoreDistance>
			clearSideLineIgnoreDistance();
 8004fce:	f7fc fa0d 	bl	80013ec <clearSideLineIgnoreDistance>

			if(mode == 1){
 8004fd2:	4b5e      	ldr	r3, [pc, #376]	; (800514c <runningFlip+0x1e8>)
 8004fd4:	881b      	ldrh	r3, [r3, #0]
 8004fd6:	2b01      	cmp	r3, #1
 8004fd8:	d10b      	bne.n	8004ff2 <runningFlip+0x8e>
				correction_check_cnt_cross = 0;
 8004fda:	4b5d      	ldr	r3, [pc, #372]	; (8005150 <runningFlip+0x1ec>)
 8004fdc:	2200      	movs	r2, #0
 8004fde:	801a      	strh	r2, [r3, #0]
				saveCross(getTotalDistance());
 8004fe0:	f7fc f984 	bl	80012ec <getTotalDistance>
 8004fe4:	eef0 7a40 	vmov.f32	s15, s0
 8004fe8:	eeb0 0a67 	vmov.f32	s0, s15
 8004fec:	f7fd ff4a 	bl	8002e84 <saveCross>
			if(mode == 1){
 8004ff0:	e017      	b.n	8005022 <runningFlip+0xbe>
			}
			else{
				correction_check_cnt_cross = 0;
 8004ff2:	4b57      	ldr	r3, [pc, #348]	; (8005150 <runningFlip+0x1ec>)
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	801a      	strh	r2, [r3, #0]
				correctionTotalDistanceFromCrossLine();
 8004ff8:	f000 fd26 	bl	8005a48 <correctionTotalDistanceFromCrossLine>
			if(mode == 1){
 8004ffc:	e011      	b.n	8005022 <runningFlip+0xbe>
				//saveDebug(getTotalDistance());
			}
		}
		else if(cross_line_ignore_flag == true && getCrossLineIgnoreDistance() >= 50){ //50
 8004ffe:	4b52      	ldr	r3, [pc, #328]	; (8005148 <runningFlip+0x1e4>)
 8005000:	781b      	ldrb	r3, [r3, #0]
 8005002:	2b00      	cmp	r3, #0
 8005004:	d00d      	beq.n	8005022 <runningFlip+0xbe>
 8005006:	f7fc f9ab 	bl	8001360 <getCrossLineIgnoreDistance>
 800500a:	eeb0 7a40 	vmov.f32	s14, s0
 800500e:	eddf 7a51 	vldr	s15, [pc, #324]	; 8005154 <runningFlip+0x1f0>
 8005012:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005016:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800501a:	db02      	blt.n	8005022 <runningFlip+0xbe>
			cross_line_ignore_flag = false;
 800501c:	4b4a      	ldr	r3, [pc, #296]	; (8005148 <runningFlip+0x1e4>)
 800501e:	2200      	movs	r2, #0
 8005020:	701a      	strb	r2, [r3, #0]
		}

		//--- Side marker Process---//
		if(getSideSensorStatusR() == true){ //Right side line detect
 8005022:	f000 ff2d 	bl	8005e80 <getSideSensorStatusR>
 8005026:	4603      	mov	r3, r0
 8005028:	2b00      	cmp	r3, #0
 800502a:	d004      	beq.n	8005036 <runningFlip+0xd2>
			side_line_judge_flag = false;
 800502c:	4b4a      	ldr	r3, [pc, #296]	; (8005158 <runningFlip+0x1f4>)
 800502e:	2200      	movs	r2, #0
 8005030:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 8005032:	f7fc f9bf 	bl	80013b4 <clearSideLineJudgeDistance>
		}
		if(side_line_judge_flag== false && getSideSensorStatusL() == true && getSideLineJudgeDistance() >= 60){
 8005036:	4b48      	ldr	r3, [pc, #288]	; (8005158 <runningFlip+0x1f4>)
 8005038:	781b      	ldrb	r3, [r3, #0]
 800503a:	f083 0301 	eor.w	r3, r3, #1
 800503e:	b2db      	uxtb	r3, r3
 8005040:	2b00      	cmp	r3, #0
 8005042:	d015      	beq.n	8005070 <runningFlip+0x10c>
 8005044:	f000 ff10 	bl	8005e68 <getSideSensorStatusL>
 8005048:	4603      	mov	r3, r0
 800504a:	2b00      	cmp	r3, #0
 800504c:	d010      	beq.n	8005070 <runningFlip+0x10c>
 800504e:	f7fc f969 	bl	8001324 <getSideLineJudgeDistance>
 8005052:	eeb0 7a40 	vmov.f32	s14, s0
 8005056:	eddf 7a41 	vldr	s15, [pc, #260]	; 800515c <runningFlip+0x1f8>
 800505a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800505e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005062:	db05      	blt.n	8005070 <runningFlip+0x10c>
			side_line_judge_flag= true;
 8005064:	4b3c      	ldr	r3, [pc, #240]	; (8005158 <runningFlip+0x1f4>)
 8005066:	2201      	movs	r2, #1
 8005068:	701a      	strb	r2, [r3, #0]
			clearSideLineJudgeDistance();
 800506a:	f7fc f9a3 	bl	80013b4 <clearSideLineJudgeDistance>
 800506e:	e02f      	b.n	80050d0 <runningFlip+0x16c>
		}
		else if(side_line_judge_flag == true && getSideLineJudgeDistance() >= 60){ //Detect side line
 8005070:	4b39      	ldr	r3, [pc, #228]	; (8005158 <runningFlip+0x1f4>)
 8005072:	781b      	ldrb	r3, [r3, #0]
 8005074:	2b00      	cmp	r3, #0
 8005076:	d02b      	beq.n	80050d0 <runningFlip+0x16c>
 8005078:	f7fc f954 	bl	8001324 <getSideLineJudgeDistance>
 800507c:	eeb0 7a40 	vmov.f32	s14, s0
 8005080:	eddf 7a36 	vldr	s15, [pc, #216]	; 800515c <runningFlip+0x1f8>
 8005084:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005088:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800508c:	db20      	blt.n	80050d0 <runningFlip+0x16c>
			clearSideLineJudgeDistance();
 800508e:	f7fc f991 	bl	80013b4 <clearSideLineJudgeDistance>
			side_line_judge_flag= false;
 8005092:	4b31      	ldr	r3, [pc, #196]	; (8005158 <runningFlip+0x1f4>)
 8005094:	2200      	movs	r2, #0
 8005096:	701a      	strb	r2, [r3, #0]

			if(continuous_curve_flag == true){
 8005098:	4b2a      	ldr	r3, [pc, #168]	; (8005144 <runningFlip+0x1e0>)
 800509a:	781b      	ldrb	r3, [r3, #0]
 800509c:	2b00      	cmp	r3, #0
 800509e:	d017      	beq.n	80050d0 <runningFlip+0x16c>
				continuous_curve_flag = false;
 80050a0:	4b28      	ldr	r3, [pc, #160]	; (8005144 <runningFlip+0x1e0>)
 80050a2:	2200      	movs	r2, #0
 80050a4:	701a      	strb	r2, [r3, #0]
				continuous_cnt_reset_flag = true;
 80050a6:	4b2e      	ldr	r3, [pc, #184]	; (8005160 <runningFlip+0x1fc>)
 80050a8:	2201      	movs	r2, #1
 80050aa:	701a      	strb	r2, [r3, #0]

				if(mode == 1){
 80050ac:	4b27      	ldr	r3, [pc, #156]	; (800514c <runningFlip+0x1e8>)
 80050ae:	881b      	ldrh	r3, [r3, #0]
 80050b0:	2b01      	cmp	r3, #1
 80050b2:	d10b      	bne.n	80050cc <runningFlip+0x168>
					correction_check_cnt_side = 0;
 80050b4:	4b2b      	ldr	r3, [pc, #172]	; (8005164 <runningFlip+0x200>)
 80050b6:	2200      	movs	r2, #0
 80050b8:	801a      	strh	r2, [r3, #0]
					saveSide(getTotalDistance());
 80050ba:	f7fc f917 	bl	80012ec <getTotalDistance>
 80050be:	eef0 7a40 	vmov.f32	s15, s0
 80050c2:	eeb0 0a67 	vmov.f32	s0, s15
 80050c6:	f7fd fef5 	bl	8002eb4 <saveSide>
 80050ca:	e001      	b.n	80050d0 <runningFlip+0x16c>
				}
				else{
					correctionTotalDistanceFromSideLine();
 80050cc:	f000 fd12 	bl	8005af4 <correctionTotalDistanceFromSideLine>
				}
			}
		}

		// Debug LED //
		correction_check_cnt_cross++;
 80050d0:	4b1f      	ldr	r3, [pc, #124]	; (8005150 <runningFlip+0x1ec>)
 80050d2:	881b      	ldrh	r3, [r3, #0]
 80050d4:	3301      	adds	r3, #1
 80050d6:	b29a      	uxth	r2, r3
 80050d8:	4b1d      	ldr	r3, [pc, #116]	; (8005150 <runningFlip+0x1ec>)
 80050da:	801a      	strh	r2, [r3, #0]
		correction_check_cnt_side++;
 80050dc:	4b21      	ldr	r3, [pc, #132]	; (8005164 <runningFlip+0x200>)
 80050de:	881b      	ldrh	r3, [r3, #0]
 80050e0:	3301      	adds	r3, #1
 80050e2:	b29a      	uxth	r2, r3
 80050e4:	4b1f      	ldr	r3, [pc, #124]	; (8005164 <runningFlip+0x200>)
 80050e6:	801a      	strh	r2, [r3, #0]
		if(correction_check_cnt_cross >= 10000) correction_check_cnt_cross = 10000;
 80050e8:	4b19      	ldr	r3, [pc, #100]	; (8005150 <runningFlip+0x1ec>)
 80050ea:	881b      	ldrh	r3, [r3, #0]
 80050ec:	f242 720f 	movw	r2, #9999	; 0x270f
 80050f0:	4293      	cmp	r3, r2
 80050f2:	d903      	bls.n	80050fc <runningFlip+0x198>
 80050f4:	4b16      	ldr	r3, [pc, #88]	; (8005150 <runningFlip+0x1ec>)
 80050f6:	f242 7210 	movw	r2, #10000	; 0x2710
 80050fa:	801a      	strh	r2, [r3, #0]
	    if(correction_check_cnt_side >= 10000) correction_check_cnt_side = 10000;
 80050fc:	4b19      	ldr	r3, [pc, #100]	; (8005164 <runningFlip+0x200>)
 80050fe:	881b      	ldrh	r3, [r3, #0]
 8005100:	f242 720f 	movw	r2, #9999	; 0x270f
 8005104:	4293      	cmp	r3, r2
 8005106:	d903      	bls.n	8005110 <runningFlip+0x1ac>
 8005108:	4b16      	ldr	r3, [pc, #88]	; (8005164 <runningFlip+0x200>)
 800510a:	f242 7210 	movw	r2, #10000	; 0x2710
 800510e:	801a      	strh	r2, [r3, #0]

	    if(correction_check_cnt_side <= 150) setLED2('G');
 8005110:	4b14      	ldr	r3, [pc, #80]	; (8005164 <runningFlip+0x200>)
 8005112:	881b      	ldrh	r3, [r3, #0]
 8005114:	2b96      	cmp	r3, #150	; 0x96
 8005116:	d803      	bhi.n	8005120 <runningFlip+0x1bc>
 8005118:	2047      	movs	r0, #71	; 0x47
 800511a:	f7fc fc33 	bl	8001984 <setLED2>
 800511e:	e002      	b.n	8005126 <runningFlip+0x1c2>
	    else setLED2('N');
 8005120:	204e      	movs	r0, #78	; 0x4e
 8005122:	f7fc fc2f 	bl	8001984 <setLED2>

	    if(correction_check_cnt_side <= 150) setLED('B');
 8005126:	4b0f      	ldr	r3, [pc, #60]	; (8005164 <runningFlip+0x200>)
 8005128:	881b      	ldrh	r3, [r3, #0]
 800512a:	2b96      	cmp	r3, #150	; 0x96
 800512c:	d803      	bhi.n	8005136 <runningFlip+0x1d2>
 800512e:	2042      	movs	r0, #66	; 0x42
 8005130:	f7fc fb5a 	bl	80017e8 <setLED>
	    else setLED('G');
	}
}
 8005134:	e002      	b.n	800513c <runningFlip+0x1d8>
	    else setLED('G');
 8005136:	2047      	movs	r0, #71	; 0x47
 8005138:	f7fc fb56 	bl	80017e8 <setLED>
}
 800513c:	bf00      	nop
 800513e:	bd80      	pop	{r7, pc}
 8005140:	2001ef6a 	.word	0x2001ef6a
 8005144:	2001ef69 	.word	0x2001ef69
 8005148:	2001ef62 	.word	0x2001ef62
 800514c:	2001f1d0 	.word	0x2001f1d0
 8005150:	2001ef5e 	.word	0x2001ef5e
 8005154:	42480000 	.word	0x42480000
 8005158:	2001ef63 	.word	0x2001ef63
 800515c:	42700000 	.word	0x42700000
 8005160:	2001ef68 	.word	0x2001ef68
 8005164:	2001ef60 	.word	0x2001ef60

08005168 <runningInit>:

void runningInit()
{
 8005168:	b580      	push	{r7, lr}
 800516a:	af00      	add	r7, sp, #0
	if(mode == 1){
 800516c:	4b18      	ldr	r3, [pc, #96]	; (80051d0 <runningInit+0x68>)
 800516e:	881b      	ldrh	r3, [r3, #0]
 8005170:	2b01      	cmp	r3, #1
 8005172:	d105      	bne.n	8005180 <runningInit+0x18>
		setLED('W');
 8005174:	2057      	movs	r0, #87	; 0x57
 8005176:	f7fc fb37 	bl	80017e8 <setLED>
		ereaseLog();
 800517a:	f7fd fecb 	bl	8002f14 <ereaseLog>
 800517e:	e00b      	b.n	8005198 <runningInit+0x30>
	}
	else
	{
		loadDistance();
 8005180:	f7fd ff44 	bl	800300c <loadDistance>
		loadTheta();
 8005184:	f7fd ff80 	bl	8003088 <loadTheta>
		loadCross();
 8005188:	f7fd ffbc 	bl	8003104 <loadCross>
		loadSide();
 800518c:	f7fd fff8 	bl	8003180 <loadSide>
		createVelocityTable();
 8005190:	f000 f8aa 	bl	80052e8 <createVelocityTable>

		ereaseDebugLog();
 8005194:	f7fd fefa 	bl	8002f8c <ereaseDebugLog>
	}

	clearCrossLineIgnoreDistance();
 8005198:	f7fc f91a 	bl	80013d0 <clearCrossLineIgnoreDistance>
	clearSideLineIgnoreDistance();
 800519c:	f7fc f926 	bl	80013ec <clearSideLineIgnoreDistance>

	start_goal_line_cnt = 0;
 80051a0:	4b0c      	ldr	r3, [pc, #48]	; (80051d4 <runningInit+0x6c>)
 80051a2:	2200      	movs	r2, #0
 80051a4:	701a      	strb	r2, [r3, #0]
	cross_line_ignore_flag = false;
 80051a6:	4b0c      	ldr	r3, [pc, #48]	; (80051d8 <runningInit+0x70>)
 80051a8:	2200      	movs	r2, #0
 80051aa:	701a      	strb	r2, [r3, #0]
	side_line_judge_flag = false;
 80051ac:	4b0b      	ldr	r3, [pc, #44]	; (80051dc <runningInit+0x74>)
 80051ae:	2200      	movs	r2, #0
 80051b0:	701a      	strb	r2, [r3, #0]
	goal_judge_flag = false;
 80051b2:	4b0b      	ldr	r3, [pc, #44]	; (80051e0 <runningInit+0x78>)
 80051b4:	2200      	movs	r2, #0
 80051b6:	701a      	strb	r2, [r3, #0]
	continuous_cnt_reset_flag = true;
 80051b8:	4b0a      	ldr	r3, [pc, #40]	; (80051e4 <runningInit+0x7c>)
 80051ba:	2201      	movs	r2, #1
 80051bc:	701a      	strb	r2, [r3, #0]
	continuous_curve_flag = false;
 80051be:	4b0a      	ldr	r3, [pc, #40]	; (80051e8 <runningInit+0x80>)
 80051c0:	2200      	movs	r2, #0
 80051c2:	701a      	strb	r2, [r3, #0]
	run_flag = true;
 80051c4:	4b09      	ldr	r3, [pc, #36]	; (80051ec <runningInit+0x84>)
 80051c6:	2201      	movs	r2, #1
 80051c8:	701a      	strb	r2, [r3, #0]
}
 80051ca:	bf00      	nop
 80051cc:	bd80      	pop	{r7, pc}
 80051ce:	bf00      	nop
 80051d0:	2001f1d0 	.word	0x2001f1d0
 80051d4:	2001ef58 	.word	0x2001ef58
 80051d8:	2001ef62 	.word	0x2001ef62
 80051dc:	2001ef63 	.word	0x2001ef63
 80051e0:	2001ef67 	.word	0x2001ef67
 80051e4:	2001ef68 	.word	0x2001ef68
 80051e8:	2001ef69 	.word	0x2001ef69
 80051ec:	2001ef6a 	.word	0x2001ef6a

080051f0 <saveLog>:

void saveLog(){
 80051f0:	b580      	push	{r7, lr}
 80051f2:	af00      	add	r7, sp, #0
	if(logging_flag == true){
 80051f4:	4b15      	ldr	r3, [pc, #84]	; (800524c <saveLog+0x5c>)
 80051f6:	781b      	ldrb	r3, [r3, #0]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d010      	beq.n	800521e <saveLog+0x2e>
		saveDistance(getDistance10mm());
 80051fc:	f7fc f904 	bl	8001408 <getDistance10mm>
 8005200:	eef0 7a40 	vmov.f32	s15, s0
 8005204:	eeb0 0a67 	vmov.f32	s0, s15
 8005208:	f7fd fe0c 	bl	8002e24 <saveDistance>
		saveTheta(getTheta10mm());
 800520c:	f7fc fad0 	bl	80017b0 <getTheta10mm>
 8005210:	eef0 7a40 	vmov.f32	s15, s0
 8005214:	eeb0 0a67 	vmov.f32	s0, s15
 8005218:	f7fd fe1c 	bl	8002e54 <saveTheta>
		saveDebug(getTargetVelocity());
		saveDebug(getCurrentVelocity());
		//saveDebug(getPID());
		//saveDebug(getTargetAcceleration());
	}
}
 800521c:	e013      	b.n	8005246 <saveLog+0x56>
	else if(velocity_update_flag == true){
 800521e:	4b0c      	ldr	r3, [pc, #48]	; (8005250 <saveLog+0x60>)
 8005220:	781b      	ldrb	r3, [r3, #0]
 8005222:	2b00      	cmp	r3, #0
 8005224:	d00f      	beq.n	8005246 <saveLog+0x56>
		saveDebug(getTargetVelocity());
 8005226:	f7fe fa7d 	bl	8003724 <getTargetVelocity>
 800522a:	eef0 7a40 	vmov.f32	s15, s0
 800522e:	eeb0 0a67 	vmov.f32	s0, s15
 8005232:	f7fd fe57 	bl	8002ee4 <saveDebug>
		saveDebug(getCurrentVelocity());
 8005236:	f7fe fa37 	bl	80036a8 <getCurrentVelocity>
 800523a:	eef0 7a40 	vmov.f32	s15, s0
 800523e:	eeb0 0a67 	vmov.f32	s0, s15
 8005242:	f7fd fe4f 	bl	8002ee4 <saveDebug>
}
 8005246:	bf00      	nop
 8005248:	bd80      	pop	{r7, pc}
 800524a:	bf00      	nop
 800524c:	2001ef6b 	.word	0x2001ef6b
 8005250:	2001ef6c 	.word	0x2001ef6c

08005254 <startLogging>:

void startLogging(){
 8005254:	b580      	push	{r7, lr}
 8005256:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005258:	f7fc f8e4 	bl	8001424 <clearDistance10mm>
	clearTheta10mm();
 800525c:	f7fc fab6 	bl	80017cc <clearTheta10mm>
	clearTotalDistance();
 8005260:	f7fc f88c 	bl	800137c <clearTotalDistance>
	logging_flag = true;
 8005264:	4b02      	ldr	r3, [pc, #8]	; (8005270 <startLogging+0x1c>)
 8005266:	2201      	movs	r2, #1
 8005268:	701a      	strb	r2, [r3, #0]
}
 800526a:	bf00      	nop
 800526c:	bd80      	pop	{r7, pc}
 800526e:	bf00      	nop
 8005270:	2001ef6b 	.word	0x2001ef6b

08005274 <stopLogging>:

void stopLogging()
{
 8005274:	b480      	push	{r7}
 8005276:	af00      	add	r7, sp, #0
	logging_flag = false;
 8005278:	4b03      	ldr	r3, [pc, #12]	; (8005288 <stopLogging+0x14>)
 800527a:	2200      	movs	r2, #0
 800527c:	701a      	strb	r2, [r3, #0]
}
 800527e:	bf00      	nop
 8005280:	46bd      	mov	sp, r7
 8005282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005286:	4770      	bx	lr
 8005288:	2001ef6b 	.word	0x2001ef6b

0800528c <startVelocityUpdate>:

void startVelocityUpdate(){
 800528c:	b580      	push	{r7, lr}
 800528e:	af00      	add	r7, sp, #0
	clearDistance10mm();
 8005290:	f7fc f8c8 	bl	8001424 <clearDistance10mm>
	clearTotalDistance();
 8005294:	f7fc f872 	bl	800137c <clearTotalDistance>
	velocity_table_idx = 0;
 8005298:	4b08      	ldr	r3, [pc, #32]	; (80052bc <startVelocityUpdate+0x30>)
 800529a:	2200      	movs	r2, #0
 800529c:	801a      	strh	r2, [r3, #0]
	ref_distance = 0;
 800529e:	4b08      	ldr	r3, [pc, #32]	; (80052c0 <startVelocityUpdate+0x34>)
 80052a0:	f04f 0200 	mov.w	r2, #0
 80052a4:	601a      	str	r2, [r3, #0]
	velocity_update_flag = true;
 80052a6:	4b07      	ldr	r3, [pc, #28]	; (80052c4 <startVelocityUpdate+0x38>)
 80052a8:	2201      	movs	r2, #1
 80052aa:	701a      	strb	r2, [r3, #0]

	cross_line_idx = 0;
 80052ac:	4b06      	ldr	r3, [pc, #24]	; (80052c8 <startVelocityUpdate+0x3c>)
 80052ae:	2200      	movs	r2, #0
 80052b0:	801a      	strh	r2, [r3, #0]
	side_line_idx = 0;
 80052b2:	4b06      	ldr	r3, [pc, #24]	; (80052cc <startVelocityUpdate+0x40>)
 80052b4:	2200      	movs	r2, #0
 80052b6:	801a      	strh	r2, [r3, #0]
}
 80052b8:	bf00      	nop
 80052ba:	bd80      	pop	{r7, pc}
 80052bc:	2001f4b4 	.word	0x2001f4b4
 80052c0:	2001f4b0 	.word	0x2001f4b0
 80052c4:	2001ef6c 	.word	0x2001ef6c
 80052c8:	2001ef5a 	.word	0x2001ef5a
 80052cc:	2001ef5c 	.word	0x2001ef5c

080052d0 <stopVelocityUpdate>:

void stopVelocityUpdate()
{
 80052d0:	b480      	push	{r7}
 80052d2:	af00      	add	r7, sp, #0
	velocity_update_flag = false;
 80052d4:	4b03      	ldr	r3, [pc, #12]	; (80052e4 <stopVelocityUpdate+0x14>)
 80052d6:	2200      	movs	r2, #0
 80052d8:	701a      	strb	r2, [r3, #0]
}
 80052da:	bf00      	nop
 80052dc:	46bd      	mov	sp, r7
 80052de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052e2:	4770      	bx	lr
 80052e4:	2001ef6c 	.word	0x2001ef6c

080052e8 <createVelocityTable>:

void createVelocityTable(){
 80052e8:	b590      	push	{r4, r7, lr}
 80052ea:	b08d      	sub	sp, #52	; 0x34
 80052ec:	af00      	add	r7, sp, #0
	const float *p_distance, *p_theta;
	p_distance = getDistanceArrayPointer();
 80052ee:	f7fd ffc3 	bl	8003278 <getDistanceArrayPointer>
 80052f2:	6178      	str	r0, [r7, #20]
	p_theta = getThetaArrayPointer();
 80052f4:	f7fd ffca 	bl	800328c <getThetaArrayPointer>
 80052f8:	6138      	str	r0, [r7, #16]
	float temp_distance, temp_theta;

	uint16_t log_size = getDistanceLogSize();
 80052fa:	f7fd fe57 	bl	8002fac <getDistanceLogSize>
 80052fe:	4603      	mov	r3, r0
 8005300:	81fb      	strh	r3, [r7, #14]

	uint16_t crossline_idx = 0;
 8005302:	2300      	movs	r3, #0
 8005304:	857b      	strh	r3, [r7, #42]	; 0x2a
	float total_distance = 0;
 8005306:	f04f 0300 	mov.w	r3, #0
 800530a:	627b      	str	r3, [r7, #36]	; 0x24
	for(uint16_t i = 0; i < log_size; i++){
 800530c:	2300      	movs	r3, #0
 800530e:	847b      	strh	r3, [r7, #34]	; 0x22
 8005310:	e079      	b.n	8005406 <createVelocityTable+0x11e>
		temp_distance = p_distance[i];
 8005312:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005314:	009b      	lsls	r3, r3, #2
 8005316:	697a      	ldr	r2, [r7, #20]
 8005318:	4413      	add	r3, r2
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	60bb      	str	r3, [r7, #8]
		temp_theta = p_theta[i];
 800531e:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005320:	009b      	lsls	r3, r3, #2
 8005322:	693a      	ldr	r2, [r7, #16]
 8005324:	4413      	add	r3, r2
 8005326:	681b      	ldr	r3, [r3, #0]
 8005328:	62fb      	str	r3, [r7, #44]	; 0x2c

		if(temp_theta == 0) temp_theta = 0.00001;
 800532a:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 800532e:	eef5 7a40 	vcmp.f32	s15, #0.0
 8005332:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005336:	d101      	bne.n	800533c <createVelocityTable+0x54>
 8005338:	4b4f      	ldr	r3, [pc, #316]	; (8005478 <createVelocityTable+0x190>)
 800533a:	62fb      	str	r3, [r7, #44]	; 0x2c
		float radius = fabs(temp_distance / temp_theta);
 800533c:	edd7 6a02 	vldr	s13, [r7, #8]
 8005340:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005344:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005348:	eef0 7ae7 	vabs.f32	s15, s15
 800534c:	edc7 7a07 	vstr	s15, [r7, #28]
		if(radius >= straight_radius) radius = straight_radius;
 8005350:	4b4a      	ldr	r3, [pc, #296]	; (800547c <createVelocityTable+0x194>)
 8005352:	edd3 7a00 	vldr	s15, [r3]
 8005356:	ed97 7a07 	vldr	s14, [r7, #28]
 800535a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800535e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005362:	db02      	blt.n	800536a <createVelocityTable+0x82>
 8005364:	4b45      	ldr	r3, [pc, #276]	; (800547c <createVelocityTable+0x194>)
 8005366:	681b      	ldr	r3, [r3, #0]
 8005368:	61fb      	str	r3, [r7, #28]
		velocity_table[i] = radius2Velocity(radius);
 800536a:	8c7c      	ldrh	r4, [r7, #34]	; 0x22
 800536c:	ed97 0a07 	vldr	s0, [r7, #28]
 8005370:	f000 f892 	bl	8005498 <radius2Velocity>
 8005374:	eef0 7a40 	vmov.f32	s15, s0
 8005378:	4a41      	ldr	r2, [pc, #260]	; (8005480 <createVelocityTable+0x198>)
 800537a:	00a3      	lsls	r3, r4, #2
 800537c:	4413      	add	r3, r2
 800537e:	edc3 7a00 	vstr	s15, [r3]

		//Forced maximum speed on the crossline
		total_distance += temp_distance;
 8005382:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8005386:	edd7 7a02 	vldr	s15, [r7, #8]
 800538a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800538e:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

		float crossline_distance = getCrossLog(crossline_idx);
 8005392:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 8005394:	4618      	mov	r0, r3
 8005396:	f7fd ff99 	bl	80032cc <getCrossLog>
 800539a:	ed87 0a01 	vstr	s0, [r7, #4]
		if(crossline_distance + 60 >= total_distance && total_distance >= crossline_distance - 60){
 800539e:	edd7 7a01 	vldr	s15, [r7, #4]
 80053a2:	ed9f 7a38 	vldr	s14, [pc, #224]	; 8005484 <createVelocityTable+0x19c>
 80053a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053aa:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80053ae:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053b6:	d813      	bhi.n	80053e0 <createVelocityTable+0xf8>
 80053b8:	edd7 7a01 	vldr	s15, [r7, #4]
 80053bc:	ed9f 7a31 	vldr	s14, [pc, #196]	; 8005484 <createVelocityTable+0x19c>
 80053c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80053c4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80053c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053d0:	db06      	blt.n	80053e0 <createVelocityTable+0xf8>
			 velocity_table[i] = max_velocity;
 80053d2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80053d4:	4a2c      	ldr	r2, [pc, #176]	; (8005488 <createVelocityTable+0x1a0>)
 80053d6:	6812      	ldr	r2, [r2, #0]
 80053d8:	4929      	ldr	r1, [pc, #164]	; (8005480 <createVelocityTable+0x198>)
 80053da:	009b      	lsls	r3, r3, #2
 80053dc:	440b      	add	r3, r1
 80053de:	601a      	str	r2, [r3, #0]
		}

		if(total_distance >= crossline_distance + 60){
 80053e0:	edd7 7a01 	vldr	s15, [r7, #4]
 80053e4:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8005484 <createVelocityTable+0x19c>
 80053e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80053ec:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 80053f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f8:	db02      	blt.n	8005400 <createVelocityTable+0x118>
			crossline_idx++;
 80053fa:	8d7b      	ldrh	r3, [r7, #42]	; 0x2a
 80053fc:	3301      	adds	r3, #1
 80053fe:	857b      	strh	r3, [r7, #42]	; 0x2a
	for(uint16_t i = 0; i < log_size; i++){
 8005400:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 8005402:	3301      	adds	r3, #1
 8005404:	847b      	strh	r3, [r7, #34]	; 0x22
 8005406:	8c7a      	ldrh	r2, [r7, #34]	; 0x22
 8005408:	89fb      	ldrh	r3, [r7, #14]
 800540a:	429a      	cmp	r2, r3
 800540c:	d381      	bcc.n	8005312 <createVelocityTable+0x2a>
		}

	}
	for(uint16_t i = log_size; i < 6000; i++){
 800540e:	89fb      	ldrh	r3, [r7, #14]
 8005410:	837b      	strh	r3, [r7, #26]
 8005412:	e009      	b.n	8005428 <createVelocityTable+0x140>
		velocity_table[i] = 2.0;
 8005414:	8b7b      	ldrh	r3, [r7, #26]
 8005416:	4a1a      	ldr	r2, [pc, #104]	; (8005480 <createVelocityTable+0x198>)
 8005418:	009b      	lsls	r3, r3, #2
 800541a:	4413      	add	r3, r2
 800541c:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005420:	601a      	str	r2, [r3, #0]
	for(uint16_t i = log_size; i < 6000; i++){
 8005422:	8b7b      	ldrh	r3, [r7, #26]
 8005424:	3301      	adds	r3, #1
 8005426:	837b      	strh	r3, [r7, #26]
 8005428:	8b7b      	ldrh	r3, [r7, #26]
 800542a:	f241 726f 	movw	r2, #5999	; 0x176f
 800542e:	4293      	cmp	r3, r2
 8005430:	d9f0      	bls.n	8005414 <createVelocityTable+0x12c>
	}


	addDecelerationDistanceMergin(velocity_table, 15); //8
 8005432:	210f      	movs	r1, #15
 8005434:	4812      	ldr	r0, [pc, #72]	; (8005480 <createVelocityTable+0x198>)
 8005436:	f000 f8b3 	bl	80055a0 <addDecelerationDistanceMergin>
	addAccelerationDistanceMergin(velocity_table, 5); //15
 800543a:	2105      	movs	r1, #5
 800543c:	4810      	ldr	r0, [pc, #64]	; (8005480 <createVelocityTable+0x198>)
 800543e:	f000 f8fd 	bl	800563c <addAccelerationDistanceMergin>
	//shiftVelocityTable(velocity_table, 1);

	velocity_table[0] = min_velocity;
 8005442:	4b12      	ldr	r3, [pc, #72]	; (800548c <createVelocityTable+0x1a4>)
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	4a0e      	ldr	r2, [pc, #56]	; (8005480 <createVelocityTable+0x198>)
 8005448:	6013      	str	r3, [r2, #0]

	decelerateProcessing(deceleration, p_distance);
 800544a:	4b11      	ldr	r3, [pc, #68]	; (8005490 <createVelocityTable+0x1a8>)
 800544c:	edd3 7a00 	vldr	s15, [r3]
 8005450:	6978      	ldr	r0, [r7, #20]
 8005452:	eeb0 0a67 	vmov.f32	s0, s15
 8005456:	f000 f943 	bl	80056e0 <decelerateProcessing>
	accelerateProcessing(acceleration, p_distance);
 800545a:	4b0e      	ldr	r3, [pc, #56]	; (8005494 <createVelocityTable+0x1ac>)
 800545c:	edd3 7a00 	vldr	s15, [r3]
 8005460:	6978      	ldr	r0, [r7, #20]
 8005462:	eeb0 0a67 	vmov.f32	s0, s15
 8005466:	f000 f9db 	bl	8005820 <accelerateProcessing>

	CreateAcceleration(p_distance);
 800546a:	6978      	ldr	r0, [r7, #20]
 800546c:	f000 fb98 	bl	8005ba0 <CreateAcceleration>

}
 8005470:	bf00      	nop
 8005472:	3734      	adds	r7, #52	; 0x34
 8005474:	46bd      	mov	sp, r7
 8005476:	bd90      	pop	{r4, r7, pc}
 8005478:	3727c5ac 	.word	0x3727c5ac
 800547c:	2001ef80 	.word	0x2001ef80
 8005480:	20016e70 	.word	0x20016e70
 8005484:	42700000 	.word	0x42700000
 8005488:	2001ef74 	.word	0x2001ef74
 800548c:	2001ef70 	.word	0x2001ef70
 8005490:	2001ef7c 	.word	0x2001ef7c
 8005494:	2001ef78 	.word	0x2001ef78

08005498 <radius2Velocity>:

float radius2Velocity(float radius){
 8005498:	b5b0      	push	{r4, r5, r7, lr}
 800549a:	b084      	sub	sp, #16
 800549c:	af00      	add	r7, sp, #0
 800549e:	ed87 0a01 	vstr	s0, [r7, #4]
	float velocity;

	if(mode == 2){
 80054a2:	4b3b      	ldr	r3, [pc, #236]	; (8005590 <radius2Velocity+0xf8>)
 80054a4:	881b      	ldrh	r3, [r3, #0]
 80054a6:	2b02      	cmp	r3, #2
 80054a8:	d118      	bne.n	80054dc <radius2Velocity+0x44>
		velocity = radius * ((max_velocity - min_velocity) / straight_radius) + min_velocity;
 80054aa:	4b3a      	ldr	r3, [pc, #232]	; (8005594 <radius2Velocity+0xfc>)
 80054ac:	ed93 7a00 	vldr	s14, [r3]
 80054b0:	4b39      	ldr	r3, [pc, #228]	; (8005598 <radius2Velocity+0x100>)
 80054b2:	edd3 7a00 	vldr	s15, [r3]
 80054b6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80054ba:	4b38      	ldr	r3, [pc, #224]	; (800559c <radius2Velocity+0x104>)
 80054bc:	edd3 7a00 	vldr	s15, [r3]
 80054c0:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80054c4:	edd7 7a01 	vldr	s15, [r7, #4]
 80054c8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80054cc:	4b32      	ldr	r3, [pc, #200]	; (8005598 <radius2Velocity+0x100>)
 80054ce:	edd3 7a00 	vldr	s15, [r3]
 80054d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80054d6:	edc7 7a03 	vstr	s15, [r7, #12]
 80054da:	e04a      	b.n	8005572 <radius2Velocity+0xda>
	}
	else if(mode == 3){
 80054dc:	4b2c      	ldr	r3, [pc, #176]	; (8005590 <radius2Velocity+0xf8>)
 80054de:	881b      	ldrh	r3, [r3, #0]
 80054e0:	2b03      	cmp	r3, #3
 80054e2:	d146      	bne.n	8005572 <radius2Velocity+0xda>
		velocity = 1e-3 * radius * radius * ((max_velocity - min_velocity) / straight_radius) + min_velocity;
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f7fb f82f 	bl	8000548 <__aeabi_f2d>
 80054ea:	a327      	add	r3, pc, #156	; (adr r3, 8005588 <radius2Velocity+0xf0>)
 80054ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054f0:	f7fb f882 	bl	80005f8 <__aeabi_dmul>
 80054f4:	4603      	mov	r3, r0
 80054f6:	460c      	mov	r4, r1
 80054f8:	4625      	mov	r5, r4
 80054fa:	461c      	mov	r4, r3
 80054fc:	6878      	ldr	r0, [r7, #4]
 80054fe:	f7fb f823 	bl	8000548 <__aeabi_f2d>
 8005502:	4602      	mov	r2, r0
 8005504:	460b      	mov	r3, r1
 8005506:	4620      	mov	r0, r4
 8005508:	4629      	mov	r1, r5
 800550a:	f7fb f875 	bl	80005f8 <__aeabi_dmul>
 800550e:	4603      	mov	r3, r0
 8005510:	460c      	mov	r4, r1
 8005512:	4625      	mov	r5, r4
 8005514:	461c      	mov	r4, r3
 8005516:	4b1f      	ldr	r3, [pc, #124]	; (8005594 <radius2Velocity+0xfc>)
 8005518:	ed93 7a00 	vldr	s14, [r3]
 800551c:	4b1e      	ldr	r3, [pc, #120]	; (8005598 <radius2Velocity+0x100>)
 800551e:	edd3 7a00 	vldr	s15, [r3]
 8005522:	ee37 7a67 	vsub.f32	s14, s14, s15
 8005526:	4b1d      	ldr	r3, [pc, #116]	; (800559c <radius2Velocity+0x104>)
 8005528:	edd3 7a00 	vldr	s15, [r3]
 800552c:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8005530:	ee16 0a90 	vmov	r0, s13
 8005534:	f7fb f808 	bl	8000548 <__aeabi_f2d>
 8005538:	4602      	mov	r2, r0
 800553a:	460b      	mov	r3, r1
 800553c:	4620      	mov	r0, r4
 800553e:	4629      	mov	r1, r5
 8005540:	f7fb f85a 	bl	80005f8 <__aeabi_dmul>
 8005544:	4603      	mov	r3, r0
 8005546:	460c      	mov	r4, r1
 8005548:	4625      	mov	r5, r4
 800554a:	461c      	mov	r4, r3
 800554c:	4b12      	ldr	r3, [pc, #72]	; (8005598 <radius2Velocity+0x100>)
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	4618      	mov	r0, r3
 8005552:	f7fa fff9 	bl	8000548 <__aeabi_f2d>
 8005556:	4602      	mov	r2, r0
 8005558:	460b      	mov	r3, r1
 800555a:	4620      	mov	r0, r4
 800555c:	4629      	mov	r1, r5
 800555e:	f7fa fe95 	bl	800028c <__adddf3>
 8005562:	4603      	mov	r3, r0
 8005564:	460c      	mov	r4, r1
 8005566:	4618      	mov	r0, r3
 8005568:	4621      	mov	r1, r4
 800556a:	f7fb fb3d 	bl	8000be8 <__aeabi_d2f>
 800556e:	4603      	mov	r3, r0
 8005570:	60fb      	str	r3, [r7, #12]
	}

	return velocity;
 8005572:	68fb      	ldr	r3, [r7, #12]
 8005574:	ee07 3a90 	vmov	s15, r3
}
 8005578:	eeb0 0a67 	vmov.f32	s0, s15
 800557c:	3710      	adds	r7, #16
 800557e:	46bd      	mov	sp, r7
 8005580:	bdb0      	pop	{r4, r5, r7, pc}
 8005582:	bf00      	nop
 8005584:	f3af 8000 	nop.w
 8005588:	d2f1a9fc 	.word	0xd2f1a9fc
 800558c:	3f50624d 	.word	0x3f50624d
 8005590:	2001f1d0 	.word	0x2001f1d0
 8005594:	2001ef74 	.word	0x2001ef74
 8005598:	2001ef70 	.word	0x2001ef70
 800559c:	2001ef80 	.word	0x2001ef80

080055a0 <addDecelerationDistanceMergin>:

void addDecelerationDistanceMergin(float *table, int16_t mergin_size)
{
 80055a0:	b480      	push	{r7}
 80055a2:	b087      	sub	sp, #28
 80055a4:	af00      	add	r7, sp, #0
 80055a6:	6078      	str	r0, [r7, #4]
 80055a8:	460b      	mov	r3, r1
 80055aa:	807b      	strh	r3, [r7, #2]
	uint16_t idx = mergin_size;
 80055ac:	887b      	ldrh	r3, [r7, #2]
 80055ae:	82fb      	strh	r3, [r7, #22]
	float pre_target_velocity = table[idx];
 80055b0:	8afb      	ldrh	r3, [r7, #22]
 80055b2:	009b      	lsls	r3, r3, #2
 80055b4:	687a      	ldr	r2, [r7, #4]
 80055b6:	4413      	add	r3, r2
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	613b      	str	r3, [r7, #16]

	while(idx <= 6000 - 1){
 80055bc:	e033      	b.n	8005626 <addDecelerationDistanceMergin+0x86>
		if(pre_target_velocity > table[idx]){
 80055be:	8afb      	ldrh	r3, [r7, #22]
 80055c0:	009b      	lsls	r3, r3, #2
 80055c2:	687a      	ldr	r2, [r7, #4]
 80055c4:	4413      	add	r3, r2
 80055c6:	edd3 7a00 	vldr	s15, [r3]
 80055ca:	ed97 7a04 	vldr	s14, [r7, #16]
 80055ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80055d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80055d6:	dd1d      	ble.n	8005614 <addDecelerationDistanceMergin+0x74>
			float low_velocity = table[idx];
 80055d8:	8afb      	ldrh	r3, [r7, #22]
 80055da:	009b      	lsls	r3, r3, #2
 80055dc:	687a      	ldr	r2, [r7, #4]
 80055de:	4413      	add	r3, r2
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	60bb      	str	r3, [r7, #8]
			for(uint16_t i = idx - mergin_size; i < idx; i++){
 80055e4:	887b      	ldrh	r3, [r7, #2]
 80055e6:	8afa      	ldrh	r2, [r7, #22]
 80055e8:	1ad3      	subs	r3, r2, r3
 80055ea:	81fb      	strh	r3, [r7, #14]
 80055ec:	e008      	b.n	8005600 <addDecelerationDistanceMergin+0x60>
				table[i] = low_velocity;
 80055ee:	89fb      	ldrh	r3, [r7, #14]
 80055f0:	009b      	lsls	r3, r3, #2
 80055f2:	687a      	ldr	r2, [r7, #4]
 80055f4:	4413      	add	r3, r2
 80055f6:	68ba      	ldr	r2, [r7, #8]
 80055f8:	601a      	str	r2, [r3, #0]
			for(uint16_t i = idx - mergin_size; i < idx; i++){
 80055fa:	89fb      	ldrh	r3, [r7, #14]
 80055fc:	3301      	adds	r3, #1
 80055fe:	81fb      	strh	r3, [r7, #14]
 8005600:	89fa      	ldrh	r2, [r7, #14]
 8005602:	8afb      	ldrh	r3, [r7, #22]
 8005604:	429a      	cmp	r2, r3
 8005606:	d3f2      	bcc.n	80055ee <addDecelerationDistanceMergin+0x4e>
			}
			pre_target_velocity = table[idx];
 8005608:	8afb      	ldrh	r3, [r7, #22]
 800560a:	009b      	lsls	r3, r3, #2
 800560c:	687a      	ldr	r2, [r7, #4]
 800560e:	4413      	add	r3, r2
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	613b      	str	r3, [r7, #16]
		}

		pre_target_velocity = table[idx];
 8005614:	8afb      	ldrh	r3, [r7, #22]
 8005616:	009b      	lsls	r3, r3, #2
 8005618:	687a      	ldr	r2, [r7, #4]
 800561a:	4413      	add	r3, r2
 800561c:	681b      	ldr	r3, [r3, #0]
 800561e:	613b      	str	r3, [r7, #16]

		idx++;
 8005620:	8afb      	ldrh	r3, [r7, #22]
 8005622:	3301      	adds	r3, #1
 8005624:	82fb      	strh	r3, [r7, #22]
	while(idx <= 6000 - 1){
 8005626:	8afb      	ldrh	r3, [r7, #22]
 8005628:	f241 726f 	movw	r2, #5999	; 0x176f
 800562c:	4293      	cmp	r3, r2
 800562e:	d9c6      	bls.n	80055be <addDecelerationDistanceMergin+0x1e>
	}
}
 8005630:	bf00      	nop
 8005632:	371c      	adds	r7, #28
 8005634:	46bd      	mov	sp, r7
 8005636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563a:	4770      	bx	lr

0800563c <addAccelerationDistanceMergin>:

void addAccelerationDistanceMergin(float *table, int16_t mergin_size)
{
 800563c:	b480      	push	{r7}
 800563e:	b087      	sub	sp, #28
 8005640:	af00      	add	r7, sp, #0
 8005642:	6078      	str	r0, [r7, #4]
 8005644:	460b      	mov	r3, r1
 8005646:	807b      	strh	r3, [r7, #2]
	uint16_t idx = 0;
 8005648:	2300      	movs	r3, #0
 800564a:	82fb      	strh	r3, [r7, #22]
	float pre_target_velocity = table[idx];
 800564c:	8afb      	ldrh	r3, [r7, #22]
 800564e:	009b      	lsls	r3, r3, #2
 8005650:	687a      	ldr	r2, [r7, #4]
 8005652:	4413      	add	r3, r2
 8005654:	681b      	ldr	r3, [r3, #0]
 8005656:	613b      	str	r3, [r7, #16]

	while(idx <= 6000 - 1 - mergin_size){
 8005658:	e034      	b.n	80056c4 <addAccelerationDistanceMergin+0x88>
		if(pre_target_velocity < table[idx]){
 800565a:	8afb      	ldrh	r3, [r7, #22]
 800565c:	009b      	lsls	r3, r3, #2
 800565e:	687a      	ldr	r2, [r7, #4]
 8005660:	4413      	add	r3, r2
 8005662:	edd3 7a00 	vldr	s15, [r3]
 8005666:	ed97 7a04 	vldr	s14, [r7, #16]
 800566a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800566e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005672:	d51e      	bpl.n	80056b2 <addAccelerationDistanceMergin+0x76>
			float low_velocity = pre_target_velocity;
 8005674:	693b      	ldr	r3, [r7, #16]
 8005676:	60bb      	str	r3, [r7, #8]
			for(uint16_t i = idx; i < idx + mergin_size; i++){
 8005678:	8afb      	ldrh	r3, [r7, #22]
 800567a:	81fb      	strh	r3, [r7, #14]
 800567c:	e008      	b.n	8005690 <addAccelerationDistanceMergin+0x54>
				table[i] = low_velocity;
 800567e:	89fb      	ldrh	r3, [r7, #14]
 8005680:	009b      	lsls	r3, r3, #2
 8005682:	687a      	ldr	r2, [r7, #4]
 8005684:	4413      	add	r3, r2
 8005686:	68ba      	ldr	r2, [r7, #8]
 8005688:	601a      	str	r2, [r3, #0]
			for(uint16_t i = idx; i < idx + mergin_size; i++){
 800568a:	89fb      	ldrh	r3, [r7, #14]
 800568c:	3301      	adds	r3, #1
 800568e:	81fb      	strh	r3, [r7, #14]
 8005690:	89fa      	ldrh	r2, [r7, #14]
 8005692:	8af9      	ldrh	r1, [r7, #22]
 8005694:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005698:	440b      	add	r3, r1
 800569a:	429a      	cmp	r2, r3
 800569c:	dbef      	blt.n	800567e <addAccelerationDistanceMergin+0x42>
			}
			idx += mergin_size;
 800569e:	887a      	ldrh	r2, [r7, #2]
 80056a0:	8afb      	ldrh	r3, [r7, #22]
 80056a2:	4413      	add	r3, r2
 80056a4:	82fb      	strh	r3, [r7, #22]
			pre_target_velocity = table[idx];
 80056a6:	8afb      	ldrh	r3, [r7, #22]
 80056a8:	009b      	lsls	r3, r3, #2
 80056aa:	687a      	ldr	r2, [r7, #4]
 80056ac:	4413      	add	r3, r2
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	613b      	str	r3, [r7, #16]
		}

		pre_target_velocity = table[idx];
 80056b2:	8afb      	ldrh	r3, [r7, #22]
 80056b4:	009b      	lsls	r3, r3, #2
 80056b6:	687a      	ldr	r2, [r7, #4]
 80056b8:	4413      	add	r3, r2
 80056ba:	681b      	ldr	r3, [r3, #0]
 80056bc:	613b      	str	r3, [r7, #16]

		idx++;
 80056be:	8afb      	ldrh	r3, [r7, #22]
 80056c0:	3301      	adds	r3, #1
 80056c2:	82fb      	strh	r3, [r7, #22]
	while(idx <= 6000 - 1 - mergin_size){
 80056c4:	8afa      	ldrh	r2, [r7, #22]
 80056c6:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80056ca:	f5c3 53bb 	rsb	r3, r3, #5984	; 0x1760
 80056ce:	330f      	adds	r3, #15
 80056d0:	429a      	cmp	r2, r3
 80056d2:	ddc2      	ble.n	800565a <addAccelerationDistanceMergin+0x1e>
	}
}
 80056d4:	bf00      	nop
 80056d6:	371c      	adds	r7, #28
 80056d8:	46bd      	mov	sp, r7
 80056da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056de:	4770      	bx	lr

080056e0 <decelerateProcessing>:

void decelerateProcessing(const float am, const float *p_distance){
 80056e0:	b5b0      	push	{r4, r5, r7, lr}
 80056e2:	b086      	sub	sp, #24
 80056e4:	af00      	add	r7, sp, #0
 80056e6:	ed87 0a01 	vstr	s0, [r7, #4]
 80056ea:	6038      	str	r0, [r7, #0]
	uint16_t log_size = getDistanceLogSize();
 80056ec:	f7fd fc5e 	bl	8002fac <getDistanceLogSize>
 80056f0:	4603      	mov	r3, r0
 80056f2:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i = log_size - 1; i >= 1; i--){
 80056f4:	8abb      	ldrh	r3, [r7, #20]
 80056f6:	3b01      	subs	r3, #1
 80056f8:	82fb      	strh	r3, [r7, #22]
 80056fa:	e07f      	b.n	80057fc <decelerateProcessing+0x11c>
		float v_diff = velocity_table[i-1] - velocity_table[i];
 80056fc:	8afb      	ldrh	r3, [r7, #22]
 80056fe:	3b01      	subs	r3, #1
 8005700:	4a45      	ldr	r2, [pc, #276]	; (8005818 <decelerateProcessing+0x138>)
 8005702:	009b      	lsls	r3, r3, #2
 8005704:	4413      	add	r3, r2
 8005706:	ed93 7a00 	vldr	s14, [r3]
 800570a:	8afb      	ldrh	r3, [r7, #22]
 800570c:	4a42      	ldr	r2, [pc, #264]	; (8005818 <decelerateProcessing+0x138>)
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4413      	add	r3, r2
 8005712:	edd3 7a00 	vldr	s15, [r3]
 8005716:	ee77 7a67 	vsub.f32	s15, s14, s15
 800571a:	edc7 7a04 	vstr	s15, [r7, #16]

		if(v_diff > 0){
 800571e:	edd7 7a04 	vldr	s15, [r7, #16]
 8005722:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005726:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800572a:	dd64      	ble.n	80057f6 <decelerateProcessing+0x116>
			float t = p_distance[i]*1e-3 / v_diff;
 800572c:	8afb      	ldrh	r3, [r7, #22]
 800572e:	009b      	lsls	r3, r3, #2
 8005730:	683a      	ldr	r2, [r7, #0]
 8005732:	4413      	add	r3, r2
 8005734:	681b      	ldr	r3, [r3, #0]
 8005736:	4618      	mov	r0, r3
 8005738:	f7fa ff06 	bl	8000548 <__aeabi_f2d>
 800573c:	a334      	add	r3, pc, #208	; (adr r3, 8005810 <decelerateProcessing+0x130>)
 800573e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005742:	f7fa ff59 	bl	80005f8 <__aeabi_dmul>
 8005746:	4603      	mov	r3, r0
 8005748:	460c      	mov	r4, r1
 800574a:	4625      	mov	r5, r4
 800574c:	461c      	mov	r4, r3
 800574e:	6938      	ldr	r0, [r7, #16]
 8005750:	f7fa fefa 	bl	8000548 <__aeabi_f2d>
 8005754:	4602      	mov	r2, r0
 8005756:	460b      	mov	r3, r1
 8005758:	4620      	mov	r0, r4
 800575a:	4629      	mov	r1, r5
 800575c:	f7fb f876 	bl	800084c <__aeabi_ddiv>
 8005760:	4603      	mov	r3, r0
 8005762:	460c      	mov	r4, r1
 8005764:	4618      	mov	r0, r3
 8005766:	4621      	mov	r1, r4
 8005768:	f7fb fa3e 	bl	8000be8 <__aeabi_d2f>
 800576c:	4603      	mov	r3, r0
 800576e:	60fb      	str	r3, [r7, #12]
			float a = v_diff / t;
 8005770:	edd7 6a04 	vldr	s13, [r7, #16]
 8005774:	ed97 7a03 	vldr	s14, [r7, #12]
 8005778:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800577c:	edc7 7a02 	vstr	s15, [r7, #8]
			if(a > am){
 8005780:	ed97 7a02 	vldr	s14, [r7, #8]
 8005784:	edd7 7a01 	vldr	s15, [r7, #4]
 8005788:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800578c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005790:	dd31      	ble.n	80057f6 <decelerateProcessing+0x116>
				velocity_table[i-1] = velocity_table[i] + am * p_distance[i]*1e-3;
 8005792:	8afb      	ldrh	r3, [r7, #22]
 8005794:	4a20      	ldr	r2, [pc, #128]	; (8005818 <decelerateProcessing+0x138>)
 8005796:	009b      	lsls	r3, r3, #2
 8005798:	4413      	add	r3, r2
 800579a:	681b      	ldr	r3, [r3, #0]
 800579c:	4618      	mov	r0, r3
 800579e:	f7fa fed3 	bl	8000548 <__aeabi_f2d>
 80057a2:	4604      	mov	r4, r0
 80057a4:	460d      	mov	r5, r1
 80057a6:	8afb      	ldrh	r3, [r7, #22]
 80057a8:	009b      	lsls	r3, r3, #2
 80057aa:	683a      	ldr	r2, [r7, #0]
 80057ac:	4413      	add	r3, r2
 80057ae:	ed93 7a00 	vldr	s14, [r3]
 80057b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80057b6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80057ba:	ee17 0a90 	vmov	r0, s15
 80057be:	f7fa fec3 	bl	8000548 <__aeabi_f2d>
 80057c2:	a313      	add	r3, pc, #76	; (adr r3, 8005810 <decelerateProcessing+0x130>)
 80057c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80057c8:	f7fa ff16 	bl	80005f8 <__aeabi_dmul>
 80057cc:	4602      	mov	r2, r0
 80057ce:	460b      	mov	r3, r1
 80057d0:	4620      	mov	r0, r4
 80057d2:	4629      	mov	r1, r5
 80057d4:	f7fa fd5a 	bl	800028c <__adddf3>
 80057d8:	4603      	mov	r3, r0
 80057da:	460c      	mov	r4, r1
 80057dc:	4619      	mov	r1, r3
 80057de:	4622      	mov	r2, r4
 80057e0:	8afb      	ldrh	r3, [r7, #22]
 80057e2:	1e5c      	subs	r4, r3, #1
 80057e4:	4608      	mov	r0, r1
 80057e6:	4611      	mov	r1, r2
 80057e8:	f7fb f9fe 	bl	8000be8 <__aeabi_d2f>
 80057ec:	4601      	mov	r1, r0
 80057ee:	4a0a      	ldr	r2, [pc, #40]	; (8005818 <decelerateProcessing+0x138>)
 80057f0:	00a3      	lsls	r3, r4, #2
 80057f2:	4413      	add	r3, r2
 80057f4:	6019      	str	r1, [r3, #0]
	for(uint16_t i = log_size - 1; i >= 1; i--){
 80057f6:	8afb      	ldrh	r3, [r7, #22]
 80057f8:	3b01      	subs	r3, #1
 80057fa:	82fb      	strh	r3, [r7, #22]
 80057fc:	8afb      	ldrh	r3, [r7, #22]
 80057fe:	2b00      	cmp	r3, #0
 8005800:	f47f af7c 	bne.w	80056fc <decelerateProcessing+0x1c>
			}
		}
	}
}
 8005804:	bf00      	nop
 8005806:	3718      	adds	r7, #24
 8005808:	46bd      	mov	sp, r7
 800580a:	bdb0      	pop	{r4, r5, r7, pc}
 800580c:	f3af 8000 	nop.w
 8005810:	d2f1a9fc 	.word	0xd2f1a9fc
 8005814:	3f50624d 	.word	0x3f50624d
 8005818:	20016e70 	.word	0x20016e70
 800581c:	00000000 	.word	0x00000000

08005820 <accelerateProcessing>:

void accelerateProcessing(const float am, const float *p_distance){
 8005820:	b5b0      	push	{r4, r5, r7, lr}
 8005822:	b086      	sub	sp, #24
 8005824:	af00      	add	r7, sp, #0
 8005826:	ed87 0a01 	vstr	s0, [r7, #4]
 800582a:	6038      	str	r0, [r7, #0]
	uint16_t log_size = getDistanceLogSize();
 800582c:	f7fd fbbe 	bl	8002fac <getDistanceLogSize>
 8005830:	4603      	mov	r3, r0
 8005832:	82bb      	strh	r3, [r7, #20]
	for(uint16_t i = 0; i <= log_size - 1; i++){
 8005834:	2300      	movs	r3, #0
 8005836:	82fb      	strh	r3, [r7, #22]
 8005838:	e07f      	b.n	800593a <accelerateProcessing+0x11a>
		float v_diff = velocity_table[i+1] - velocity_table[i];
 800583a:	8afb      	ldrh	r3, [r7, #22]
 800583c:	3301      	adds	r3, #1
 800583e:	4a46      	ldr	r2, [pc, #280]	; (8005958 <accelerateProcessing+0x138>)
 8005840:	009b      	lsls	r3, r3, #2
 8005842:	4413      	add	r3, r2
 8005844:	ed93 7a00 	vldr	s14, [r3]
 8005848:	8afb      	ldrh	r3, [r7, #22]
 800584a:	4a43      	ldr	r2, [pc, #268]	; (8005958 <accelerateProcessing+0x138>)
 800584c:	009b      	lsls	r3, r3, #2
 800584e:	4413      	add	r3, r2
 8005850:	edd3 7a00 	vldr	s15, [r3]
 8005854:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005858:	edc7 7a04 	vstr	s15, [r7, #16]

		if(v_diff > 0){
 800585c:	edd7 7a04 	vldr	s15, [r7, #16]
 8005860:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005864:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005868:	dd64      	ble.n	8005934 <accelerateProcessing+0x114>
			float t = p_distance[i]*1e-3 / v_diff;
 800586a:	8afb      	ldrh	r3, [r7, #22]
 800586c:	009b      	lsls	r3, r3, #2
 800586e:	683a      	ldr	r2, [r7, #0]
 8005870:	4413      	add	r3, r2
 8005872:	681b      	ldr	r3, [r3, #0]
 8005874:	4618      	mov	r0, r3
 8005876:	f7fa fe67 	bl	8000548 <__aeabi_f2d>
 800587a:	a335      	add	r3, pc, #212	; (adr r3, 8005950 <accelerateProcessing+0x130>)
 800587c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005880:	f7fa feba 	bl	80005f8 <__aeabi_dmul>
 8005884:	4603      	mov	r3, r0
 8005886:	460c      	mov	r4, r1
 8005888:	4625      	mov	r5, r4
 800588a:	461c      	mov	r4, r3
 800588c:	6938      	ldr	r0, [r7, #16]
 800588e:	f7fa fe5b 	bl	8000548 <__aeabi_f2d>
 8005892:	4602      	mov	r2, r0
 8005894:	460b      	mov	r3, r1
 8005896:	4620      	mov	r0, r4
 8005898:	4629      	mov	r1, r5
 800589a:	f7fa ffd7 	bl	800084c <__aeabi_ddiv>
 800589e:	4603      	mov	r3, r0
 80058a0:	460c      	mov	r4, r1
 80058a2:	4618      	mov	r0, r3
 80058a4:	4621      	mov	r1, r4
 80058a6:	f7fb f99f 	bl	8000be8 <__aeabi_d2f>
 80058aa:	4603      	mov	r3, r0
 80058ac:	60fb      	str	r3, [r7, #12]
			float a = v_diff / t;
 80058ae:	edd7 6a04 	vldr	s13, [r7, #16]
 80058b2:	ed97 7a03 	vldr	s14, [r7, #12]
 80058b6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80058ba:	edc7 7a02 	vstr	s15, [r7, #8]
			if(a > am){
 80058be:	ed97 7a02 	vldr	s14, [r7, #8]
 80058c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80058c6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80058ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80058ce:	dd31      	ble.n	8005934 <accelerateProcessing+0x114>
				velocity_table[i+1] = velocity_table[i] + am * p_distance[i]*1e-3;
 80058d0:	8afb      	ldrh	r3, [r7, #22]
 80058d2:	4a21      	ldr	r2, [pc, #132]	; (8005958 <accelerateProcessing+0x138>)
 80058d4:	009b      	lsls	r3, r3, #2
 80058d6:	4413      	add	r3, r2
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	4618      	mov	r0, r3
 80058dc:	f7fa fe34 	bl	8000548 <__aeabi_f2d>
 80058e0:	4604      	mov	r4, r0
 80058e2:	460d      	mov	r5, r1
 80058e4:	8afb      	ldrh	r3, [r7, #22]
 80058e6:	009b      	lsls	r3, r3, #2
 80058e8:	683a      	ldr	r2, [r7, #0]
 80058ea:	4413      	add	r3, r2
 80058ec:	ed93 7a00 	vldr	s14, [r3]
 80058f0:	edd7 7a01 	vldr	s15, [r7, #4]
 80058f4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80058f8:	ee17 0a90 	vmov	r0, s15
 80058fc:	f7fa fe24 	bl	8000548 <__aeabi_f2d>
 8005900:	a313      	add	r3, pc, #76	; (adr r3, 8005950 <accelerateProcessing+0x130>)
 8005902:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005906:	f7fa fe77 	bl	80005f8 <__aeabi_dmul>
 800590a:	4602      	mov	r2, r0
 800590c:	460b      	mov	r3, r1
 800590e:	4620      	mov	r0, r4
 8005910:	4629      	mov	r1, r5
 8005912:	f7fa fcbb 	bl	800028c <__adddf3>
 8005916:	4603      	mov	r3, r0
 8005918:	460c      	mov	r4, r1
 800591a:	4619      	mov	r1, r3
 800591c:	4622      	mov	r2, r4
 800591e:	8afb      	ldrh	r3, [r7, #22]
 8005920:	1c5c      	adds	r4, r3, #1
 8005922:	4608      	mov	r0, r1
 8005924:	4611      	mov	r1, r2
 8005926:	f7fb f95f 	bl	8000be8 <__aeabi_d2f>
 800592a:	4601      	mov	r1, r0
 800592c:	4a0a      	ldr	r2, [pc, #40]	; (8005958 <accelerateProcessing+0x138>)
 800592e:	00a3      	lsls	r3, r4, #2
 8005930:	4413      	add	r3, r2
 8005932:	6019      	str	r1, [r3, #0]
	for(uint16_t i = 0; i <= log_size - 1; i++){
 8005934:	8afb      	ldrh	r3, [r7, #22]
 8005936:	3301      	adds	r3, #1
 8005938:	82fb      	strh	r3, [r7, #22]
 800593a:	8afa      	ldrh	r2, [r7, #22]
 800593c:	8abb      	ldrh	r3, [r7, #20]
 800593e:	3b01      	subs	r3, #1
 8005940:	429a      	cmp	r2, r3
 8005942:	f77f af7a 	ble.w	800583a <accelerateProcessing+0x1a>
			}
		}
	}
}
 8005946:	bf00      	nop
 8005948:	3718      	adds	r7, #24
 800594a:	46bd      	mov	sp, r7
 800594c:	bdb0      	pop	{r4, r5, r7, pc}
 800594e:	bf00      	nop
 8005950:	d2f1a9fc 	.word	0xd2f1a9fc
 8005954:	3f50624d 	.word	0x3f50624d
 8005958:	20016e70 	.word	0x20016e70

0800595c <updateTargetVelocity>:

void updateTargetVelocity(){
 800595c:	b580      	push	{r7, lr}
 800595e:	af00      	add	r7, sp, #0
	static float pre_target_velocity;

	if(velocity_update_flag == true){
 8005960:	4b33      	ldr	r3, [pc, #204]	; (8005a30 <updateTargetVelocity+0xd4>)
 8005962:	781b      	ldrb	r3, [r3, #0]
 8005964:	2b00      	cmp	r3, #0
 8005966:	d061      	beq.n	8005a2c <updateTargetVelocity+0xd0>
		if(getTotalDistance() >= ref_distance){
 8005968:	f7fb fcc0 	bl	80012ec <getTotalDistance>
 800596c:	eeb0 7a40 	vmov.f32	s14, s0
 8005970:	4b30      	ldr	r3, [pc, #192]	; (8005a34 <updateTargetVelocity+0xd8>)
 8005972:	edd3 7a00 	vldr	s15, [r3]
 8005976:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800597a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800597e:	db14      	blt.n	80059aa <updateTargetVelocity+0x4e>
			ref_distance += getDistanceLog(velocity_table_idx);
 8005980:	4b2d      	ldr	r3, [pc, #180]	; (8005a38 <updateTargetVelocity+0xdc>)
 8005982:	881b      	ldrh	r3, [r3, #0]
 8005984:	4618      	mov	r0, r3
 8005986:	f7fd fc8b 	bl	80032a0 <getDistanceLog>
 800598a:	eeb0 7a40 	vmov.f32	s14, s0
 800598e:	4b29      	ldr	r3, [pc, #164]	; (8005a34 <updateTargetVelocity+0xd8>)
 8005990:	edd3 7a00 	vldr	s15, [r3]
 8005994:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005998:	4b26      	ldr	r3, [pc, #152]	; (8005a34 <updateTargetVelocity+0xd8>)
 800599a:	edc3 7a00 	vstr	s15, [r3]
			velocity_table_idx++;
 800599e:	4b26      	ldr	r3, [pc, #152]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059a0:	881b      	ldrh	r3, [r3, #0]
 80059a2:	3301      	adds	r3, #1
 80059a4:	b29a      	uxth	r2, r3
 80059a6:	4b24      	ldr	r3, [pc, #144]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059a8:	801a      	strh	r2, [r3, #0]
		}
		if(velocity_table_idx >= getDistanceLogSize()){
 80059aa:	f7fd faff 	bl	8002fac <getDistanceLogSize>
 80059ae:	4603      	mov	r3, r0
 80059b0:	461a      	mov	r2, r3
 80059b2:	4b21      	ldr	r3, [pc, #132]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059b4:	881b      	ldrh	r3, [r3, #0]
 80059b6:	429a      	cmp	r2, r3
 80059b8:	d806      	bhi.n	80059c8 <updateTargetVelocity+0x6c>
			velocity_table_idx = getDistanceLogSize() - 1;
 80059ba:	f7fd faf7 	bl	8002fac <getDistanceLogSize>
 80059be:	4603      	mov	r3, r0
 80059c0:	3b01      	subs	r3, #1
 80059c2:	b29a      	uxth	r2, r3
 80059c4:	4b1c      	ldr	r3, [pc, #112]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059c6:	801a      	strh	r2, [r3, #0]
		}

		setTargetVelocity(velocity_table[velocity_table_idx]);
 80059c8:	4b1b      	ldr	r3, [pc, #108]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059ca:	881b      	ldrh	r3, [r3, #0]
 80059cc:	4a1b      	ldr	r2, [pc, #108]	; (8005a3c <updateTargetVelocity+0xe0>)
 80059ce:	009b      	lsls	r3, r3, #2
 80059d0:	4413      	add	r3, r2
 80059d2:	edd3 7a00 	vldr	s15, [r3]
 80059d6:	eeb0 0a67 	vmov.f32	s0, s15
 80059da:	f7fd fe13 	bl	8003604 <setTargetVelocity>
		setTargetAcceleration(acceleration_table[velocity_table_idx]);
 80059de:	4b16      	ldr	r3, [pc, #88]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059e0:	881b      	ldrh	r3, [r3, #0]
 80059e2:	461a      	mov	r2, r3
 80059e4:	4b16      	ldr	r3, [pc, #88]	; (8005a40 <updateTargetVelocity+0xe4>)
 80059e6:	f933 3012 	ldrsh.w	r3, [r3, r2, lsl #1]
 80059ea:	ee07 3a90 	vmov	s15, r3
 80059ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80059f2:	eeb0 0a67 	vmov.f32	s0, s15
 80059f6:	f7fd fe15 	bl	8003624 <setTargetAcceleration>

		if(pre_target_velocity > velocity_table[velocity_table_idx]){
 80059fa:	4b0f      	ldr	r3, [pc, #60]	; (8005a38 <updateTargetVelocity+0xdc>)
 80059fc:	881b      	ldrh	r3, [r3, #0]
 80059fe:	4a0f      	ldr	r2, [pc, #60]	; (8005a3c <updateTargetVelocity+0xe0>)
 8005a00:	009b      	lsls	r3, r3, #2
 8005a02:	4413      	add	r3, r2
 8005a04:	ed93 7a00 	vldr	s14, [r3]
 8005a08:	4b0e      	ldr	r3, [pc, #56]	; (8005a44 <updateTargetVelocity+0xe8>)
 8005a0a:	edd3 7a00 	vldr	s15, [r3]
 8005a0e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005a12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a16:	d501      	bpl.n	8005a1c <updateTargetVelocity+0xc0>
			setClearFlagOfVelocityControlI();
 8005a18:	f7fd feb0 	bl	800377c <setClearFlagOfVelocityControlI>
		}

		pre_target_velocity = velocity_table[velocity_table_idx];
 8005a1c:	4b06      	ldr	r3, [pc, #24]	; (8005a38 <updateTargetVelocity+0xdc>)
 8005a1e:	881b      	ldrh	r3, [r3, #0]
 8005a20:	4a06      	ldr	r2, [pc, #24]	; (8005a3c <updateTargetVelocity+0xe0>)
 8005a22:	009b      	lsls	r3, r3, #2
 8005a24:	4413      	add	r3, r2
 8005a26:	681b      	ldr	r3, [r3, #0]
 8005a28:	4a06      	ldr	r2, [pc, #24]	; (8005a44 <updateTargetVelocity+0xe8>)
 8005a2a:	6013      	str	r3, [r2, #0]
	}
}
 8005a2c:	bf00      	nop
 8005a2e:	bd80      	pop	{r7, pc}
 8005a30:	2001ef6c 	.word	0x2001ef6c
 8005a34:	2001f4b0 	.word	0x2001f4b0
 8005a38:	2001f4b4 	.word	0x2001f4b4
 8005a3c:	20016e70 	.word	0x20016e70
 8005a40:	2001c460 	.word	0x2001c460
 8005a44:	2001ef94 	.word	0x2001ef94

08005a48 <correctionTotalDistanceFromCrossLine>:

void correctionTotalDistanceFromCrossLine()
{
 8005a48:	b580      	push	{r7, lr}
 8005a4a:	b082      	sub	sp, #8
 8005a4c:	af00      	add	r7, sp, #0
	while(cross_line_idx <= getCrossLogSize()){
 8005a4e:	e03f      	b.n	8005ad0 <correctionTotalDistanceFromCrossLine+0x88>
		float temp_crossline_distance = getCrossLog(cross_line_idx);
 8005a50:	4b25      	ldr	r3, [pc, #148]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005a52:	881b      	ldrh	r3, [r3, #0]
 8005a54:	4618      	mov	r0, r3
 8005a56:	f7fd fc39 	bl	80032cc <getCrossLog>
 8005a5a:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_crossline_distance - getTotalDistance());
 8005a5e:	f7fb fc45 	bl	80012ec <getTotalDistance>
 8005a62:	eeb0 7a40 	vmov.f32	s14, s0
 8005a66:	edd7 7a01 	vldr	s15, [r7, #4]
 8005a6a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005a6e:	eef0 7ae7 	vabs.f32	s15, s15
 8005a72:	edc7 7a00 	vstr	s15, [r7]
		if(diff <= 250){
 8005a76:	edd7 7a00 	vldr	s15, [r7]
 8005a7a:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005aec <correctionTotalDistanceFromCrossLine+0xa4>
 8005a7e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005a82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005a86:	d80d      	bhi.n	8005aa4 <correctionTotalDistanceFromCrossLine+0x5c>
			correction_check_cnt_cross = 0;
 8005a88:	4b19      	ldr	r3, [pc, #100]	; (8005af0 <correctionTotalDistanceFromCrossLine+0xa8>)
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_crossline_distance);
 8005a8e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005a92:	f7fb fc55 	bl	8001340 <setTotalDistance>
			cross_line_idx++;
 8005a96:	4b14      	ldr	r3, [pc, #80]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005a98:	881b      	ldrh	r3, [r3, #0]
 8005a9a:	3301      	adds	r3, #1
 8005a9c:	b29a      	uxth	r2, r3
 8005a9e:	4b12      	ldr	r3, [pc, #72]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005aa0:	801a      	strh	r2, [r3, #0]
			break;
 8005aa2:	e01d      	b.n	8005ae0 <correctionTotalDistanceFromCrossLine+0x98>
		}
		cross_line_idx++;
 8005aa4:	4b10      	ldr	r3, [pc, #64]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005aa6:	881b      	ldrh	r3, [r3, #0]
 8005aa8:	3301      	adds	r3, #1
 8005aaa:	b29a      	uxth	r2, r3
 8005aac:	4b0e      	ldr	r3, [pc, #56]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005aae:	801a      	strh	r2, [r3, #0]

		if(cross_line_idx >= getCrossLogSize()){
 8005ab0:	f7fd fa88 	bl	8002fc4 <getCrossLogSize>
 8005ab4:	4603      	mov	r3, r0
 8005ab6:	461a      	mov	r2, r3
 8005ab8:	4b0b      	ldr	r3, [pc, #44]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005aba:	881b      	ldrh	r3, [r3, #0]
 8005abc:	429a      	cmp	r2, r3
 8005abe:	d807      	bhi.n	8005ad0 <correctionTotalDistanceFromCrossLine+0x88>
			cross_line_idx = getCrossLogSize() - 1;
 8005ac0:	f7fd fa80 	bl	8002fc4 <getCrossLogSize>
 8005ac4:	4603      	mov	r3, r0
 8005ac6:	3b01      	subs	r3, #1
 8005ac8:	b29a      	uxth	r2, r3
 8005aca:	4b07      	ldr	r3, [pc, #28]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005acc:	801a      	strh	r2, [r3, #0]
			break;
 8005ace:	e007      	b.n	8005ae0 <correctionTotalDistanceFromCrossLine+0x98>
	while(cross_line_idx <= getCrossLogSize()){
 8005ad0:	f7fd fa78 	bl	8002fc4 <getCrossLogSize>
 8005ad4:	4603      	mov	r3, r0
 8005ad6:	461a      	mov	r2, r3
 8005ad8:	4b03      	ldr	r3, [pc, #12]	; (8005ae8 <correctionTotalDistanceFromCrossLine+0xa0>)
 8005ada:	881b      	ldrh	r3, [r3, #0]
 8005adc:	429a      	cmp	r2, r3
 8005ade:	d2b7      	bcs.n	8005a50 <correctionTotalDistanceFromCrossLine+0x8>
		}
	}
}
 8005ae0:	bf00      	nop
 8005ae2:	3708      	adds	r7, #8
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	2001ef5a 	.word	0x2001ef5a
 8005aec:	437a0000 	.word	0x437a0000
 8005af0:	2001ef5e 	.word	0x2001ef5e

08005af4 <correctionTotalDistanceFromSideLine>:

void correctionTotalDistanceFromSideLine()
{
 8005af4:	b580      	push	{r7, lr}
 8005af6:	b082      	sub	sp, #8
 8005af8:	af00      	add	r7, sp, #0
	while(side_line_idx <= getSideLogSize()){
 8005afa:	e03f      	b.n	8005b7c <correctionTotalDistanceFromSideLine+0x88>
		float temp_sideline_distance = getSideLog(side_line_idx);
 8005afc:	4b25      	ldr	r3, [pc, #148]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005afe:	881b      	ldrh	r3, [r3, #0]
 8005b00:	4618      	mov	r0, r3
 8005b02:	f7fd fbf9 	bl	80032f8 <getSideLog>
 8005b06:	ed87 0a01 	vstr	s0, [r7, #4]
		float diff = fabs(temp_sideline_distance - getTotalDistance());
 8005b0a:	f7fb fbef 	bl	80012ec <getTotalDistance>
 8005b0e:	eeb0 7a40 	vmov.f32	s14, s0
 8005b12:	edd7 7a01 	vldr	s15, [r7, #4]
 8005b16:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8005b1a:	eef0 7ae7 	vabs.f32	s15, s15
 8005b1e:	edc7 7a00 	vstr	s15, [r7]
		//if(diff <= 700){
		if(diff <= 250){
 8005b22:	edd7 7a00 	vldr	s15, [r7]
 8005b26:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8005b98 <correctionTotalDistanceFromSideLine+0xa4>
 8005b2a:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005b2e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b32:	d80d      	bhi.n	8005b50 <correctionTotalDistanceFromSideLine+0x5c>
			correction_check_cnt_side = 0;
 8005b34:	4b19      	ldr	r3, [pc, #100]	; (8005b9c <correctionTotalDistanceFromSideLine+0xa8>)
 8005b36:	2200      	movs	r2, #0
 8005b38:	801a      	strh	r2, [r3, #0]
			setTotalDistance(temp_sideline_distance);
 8005b3a:	ed97 0a01 	vldr	s0, [r7, #4]
 8005b3e:	f7fb fbff 	bl	8001340 <setTotalDistance>
			side_line_idx++;
 8005b42:	4b14      	ldr	r3, [pc, #80]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b44:	881b      	ldrh	r3, [r3, #0]
 8005b46:	3301      	adds	r3, #1
 8005b48:	b29a      	uxth	r2, r3
 8005b4a:	4b12      	ldr	r3, [pc, #72]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b4c:	801a      	strh	r2, [r3, #0]
			break;
 8005b4e:	e01d      	b.n	8005b8c <correctionTotalDistanceFromSideLine+0x98>
		}
		side_line_idx++;
 8005b50:	4b10      	ldr	r3, [pc, #64]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b52:	881b      	ldrh	r3, [r3, #0]
 8005b54:	3301      	adds	r3, #1
 8005b56:	b29a      	uxth	r2, r3
 8005b58:	4b0e      	ldr	r3, [pc, #56]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b5a:	801a      	strh	r2, [r3, #0]

		if(side_line_idx >= getSideLogSize()){
 8005b5c:	f7fd fa3e 	bl	8002fdc <getSideLogSize>
 8005b60:	4603      	mov	r3, r0
 8005b62:	461a      	mov	r2, r3
 8005b64:	4b0b      	ldr	r3, [pc, #44]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b66:	881b      	ldrh	r3, [r3, #0]
 8005b68:	429a      	cmp	r2, r3
 8005b6a:	d807      	bhi.n	8005b7c <correctionTotalDistanceFromSideLine+0x88>
			side_line_idx = getSideLogSize() - 1;
 8005b6c:	f7fd fa36 	bl	8002fdc <getSideLogSize>
 8005b70:	4603      	mov	r3, r0
 8005b72:	3b01      	subs	r3, #1
 8005b74:	b29a      	uxth	r2, r3
 8005b76:	4b07      	ldr	r3, [pc, #28]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b78:	801a      	strh	r2, [r3, #0]
			break;
 8005b7a:	e007      	b.n	8005b8c <correctionTotalDistanceFromSideLine+0x98>
	while(side_line_idx <= getSideLogSize()){
 8005b7c:	f7fd fa2e 	bl	8002fdc <getSideLogSize>
 8005b80:	4603      	mov	r3, r0
 8005b82:	461a      	mov	r2, r3
 8005b84:	4b03      	ldr	r3, [pc, #12]	; (8005b94 <correctionTotalDistanceFromSideLine+0xa0>)
 8005b86:	881b      	ldrh	r3, [r3, #0]
 8005b88:	429a      	cmp	r2, r3
 8005b8a:	d2b7      	bcs.n	8005afc <correctionTotalDistanceFromSideLine+0x8>
		}
	}
}
 8005b8c:	bf00      	nop
 8005b8e:	3708      	adds	r7, #8
 8005b90:	46bd      	mov	sp, r7
 8005b92:	bd80      	pop	{r7, pc}
 8005b94:	2001ef5c 	.word	0x2001ef5c
 8005b98:	437a0000 	.word	0x437a0000
 8005b9c:	2001ef60 	.word	0x2001ef60

08005ba0 <CreateAcceleration>:

void CreateAcceleration(const float *p_distance)//
{
 8005ba0:	b5b0      	push	{r4, r5, r7, lr}
 8005ba2:	b090      	sub	sp, #64	; 0x40
 8005ba4:	af00      	add	r7, sp, #0
 8005ba6:	6078      	str	r0, [r7, #4]
	uint16_t log_size = getDistanceLogSize();
 8005ba8:	f7fd fa00 	bl	8002fac <getDistanceLogSize>
 8005bac:	4603      	mov	r3, r0
 8005bae:	86fb      	strh	r3, [r7, #54]	; 0x36
    for(uint16_t i = 0; i <= log_size - 1; i++){
 8005bb0:	2300      	movs	r3, #0
 8005bb2:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005bb4:	e0dc      	b.n	8005d70 <CreateAcceleration+0x1d0>
		float v_diff = velocity_table[i+1] - velocity_table[i];//  v [m/s]
 8005bb6:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005bb8:	3301      	adds	r3, #1
 8005bba:	4a7d      	ldr	r2, [pc, #500]	; (8005db0 <CreateAcceleration+0x210>)
 8005bbc:	009b      	lsls	r3, r3, #2
 8005bbe:	4413      	add	r3, r2
 8005bc0:	ed93 7a00 	vldr	s14, [r3]
 8005bc4:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005bc6:	4a7a      	ldr	r2, [pc, #488]	; (8005db0 <CreateAcceleration+0x210>)
 8005bc8:	009b      	lsls	r3, r3, #2
 8005bca:	4413      	add	r3, r2
 8005bcc:	edd3 7a00 	vldr	s15, [r3]
 8005bd0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005bd4:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30

		float t = p_distance[i]*1e-3 / velocity_table[i];// mm*1e-3  m t [s]
 8005bd8:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005bda:	009b      	lsls	r3, r3, #2
 8005bdc:	687a      	ldr	r2, [r7, #4]
 8005bde:	4413      	add	r3, r2
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7fa fcb0 	bl	8000548 <__aeabi_f2d>
 8005be8:	a367      	add	r3, pc, #412	; (adr r3, 8005d88 <CreateAcceleration+0x1e8>)
 8005bea:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005bee:	f7fa fd03 	bl	80005f8 <__aeabi_dmul>
 8005bf2:	4603      	mov	r3, r0
 8005bf4:	460c      	mov	r4, r1
 8005bf6:	4625      	mov	r5, r4
 8005bf8:	461c      	mov	r4, r3
 8005bfa:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005bfc:	4a6c      	ldr	r2, [pc, #432]	; (8005db0 <CreateAcceleration+0x210>)
 8005bfe:	009b      	lsls	r3, r3, #2
 8005c00:	4413      	add	r3, r2
 8005c02:	681b      	ldr	r3, [r3, #0]
 8005c04:	4618      	mov	r0, r3
 8005c06:	f7fa fc9f 	bl	8000548 <__aeabi_f2d>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	460b      	mov	r3, r1
 8005c0e:	4620      	mov	r0, r4
 8005c10:	4629      	mov	r1, r5
 8005c12:	f7fa fe1b 	bl	800084c <__aeabi_ddiv>
 8005c16:	4603      	mov	r3, r0
 8005c18:	460c      	mov	r4, r1
 8005c1a:	4618      	mov	r0, r3
 8005c1c:	4621      	mov	r1, r4
 8005c1e:	f7fa ffe3 	bl	8000be8 <__aeabi_d2f>
 8005c22:	4603      	mov	r3, r0
 8005c24:	62fb      	str	r3, [r7, #44]	; 0x2c
		float a = v_diff / t;// [m/s^2]
 8005c26:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8005c2a:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8005c2e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005c32:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

		float n = (60*velocity_table[i]*REDUCTION_RATIO) / (2*PI*WHEEL_RADIUS);// [rpm]
 8005c36:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005c38:	4a5d      	ldr	r2, [pc, #372]	; (8005db0 <CreateAcceleration+0x210>)
 8005c3a:	009b      	lsls	r3, r3, #2
 8005c3c:	4413      	add	r3, r2
 8005c3e:	edd3 7a00 	vldr	s15, [r3]
 8005c42:	ed9f 7a5c 	vldr	s14, [pc, #368]	; 8005db4 <CreateAcceleration+0x214>
 8005c46:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c4a:	eeb0 7a08 	vmov.f32	s14, #8	; 0x40400000  3.0
 8005c4e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005c52:	ee17 0a90 	vmov	r0, s15
 8005c56:	f7fa fc77 	bl	8000548 <__aeabi_f2d>
 8005c5a:	a34d      	add	r3, pc, #308	; (adr r3, 8005d90 <CreateAcceleration+0x1f0>)
 8005c5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c60:	f7fa fdf4 	bl	800084c <__aeabi_ddiv>
 8005c64:	4603      	mov	r3, r0
 8005c66:	460c      	mov	r4, r1
 8005c68:	4618      	mov	r0, r3
 8005c6a:	4621      	mov	r1, r4
 8005c6c:	f7fa ffbc 	bl	8000be8 <__aeabi_d2f>
 8005c70:	4603      	mov	r3, r0
 8005c72:	627b      	str	r3, [r7, #36]	; 0x24
		float K_e = ((2*PI)/60) * TORQUE_CONSTANT;// [V/rpm]
 8005c74:	4b50      	ldr	r3, [pc, #320]	; (8005db8 <CreateAcceleration+0x218>)
 8005c76:	623b      	str	r3, [r7, #32]
		float E = K_e * n;// [V]
 8005c78:	ed97 7a08 	vldr	s14, [r7, #32]
 8005c7c:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8005c80:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c84:	edc7 7a07 	vstr	s15, [r7, #28]
		float T_t = (AIRCRAFT_MASS*WHEEL_RADIUS*a) / (2*REDUCTION_RATIO);// [Nm]
 8005c88:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8005c8a:	f7fa fc5d 	bl	8000548 <__aeabi_f2d>
 8005c8e:	a342      	add	r3, pc, #264	; (adr r3, 8005d98 <CreateAcceleration+0x1f8>)
 8005c90:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c94:	f7fa fcb0 	bl	80005f8 <__aeabi_dmul>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	460c      	mov	r4, r1
 8005c9c:	4618      	mov	r0, r3
 8005c9e:	4621      	mov	r1, r4
 8005ca0:	f04f 0200 	mov.w	r2, #0
 8005ca4:	4b45      	ldr	r3, [pc, #276]	; (8005dbc <CreateAcceleration+0x21c>)
 8005ca6:	f7fa fdd1 	bl	800084c <__aeabi_ddiv>
 8005caa:	4603      	mov	r3, r0
 8005cac:	460c      	mov	r4, r1
 8005cae:	4618      	mov	r0, r3
 8005cb0:	4621      	mov	r1, r4
 8005cb2:	f7fa ff99 	bl	8000be8 <__aeabi_d2f>
 8005cb6:	4603      	mov	r3, r0
 8005cb8:	61bb      	str	r3, [r7, #24]
		float I = T_t / TORQUE_CONSTANT;// [A]
 8005cba:	69b8      	ldr	r0, [r7, #24]
 8005cbc:	f7fa fc44 	bl	8000548 <__aeabi_f2d>
 8005cc0:	a337      	add	r3, pc, #220	; (adr r3, 8005da0 <CreateAcceleration+0x200>)
 8005cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cc6:	f7fa fdc1 	bl	800084c <__aeabi_ddiv>
 8005cca:	4603      	mov	r3, r0
 8005ccc:	460c      	mov	r4, r1
 8005cce:	4618      	mov	r0, r3
 8005cd0:	4621      	mov	r1, r4
 8005cd2:	f7fa ff89 	bl	8000be8 <__aeabi_d2f>
 8005cd6:	4603      	mov	r3, r0
 8005cd8:	617b      	str	r3, [r7, #20]
		float V_mot = I * RWSISTANCE_BETWEEN_TERMINALS + E;//
 8005cda:	6978      	ldr	r0, [r7, #20]
 8005cdc:	f7fa fc34 	bl	8000548 <__aeabi_f2d>
 8005ce0:	a331      	add	r3, pc, #196	; (adr r3, 8005da8 <CreateAcceleration+0x208>)
 8005ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce6:	f7fa fc87 	bl	80005f8 <__aeabi_dmul>
 8005cea:	4603      	mov	r3, r0
 8005cec:	460c      	mov	r4, r1
 8005cee:	4625      	mov	r5, r4
 8005cf0:	461c      	mov	r4, r3
 8005cf2:	69f8      	ldr	r0, [r7, #28]
 8005cf4:	f7fa fc28 	bl	8000548 <__aeabi_f2d>
 8005cf8:	4602      	mov	r2, r0
 8005cfa:	460b      	mov	r3, r1
 8005cfc:	4620      	mov	r0, r4
 8005cfe:	4629      	mov	r1, r5
 8005d00:	f7fa fac4 	bl	800028c <__adddf3>
 8005d04:	4603      	mov	r3, r0
 8005d06:	460c      	mov	r4, r1
 8005d08:	4618      	mov	r0, r3
 8005d0a:	4621      	mov	r1, r4
 8005d0c:	f7fa ff6c 	bl	8000be8 <__aeabi_d2f>
 8005d10:	4603      	mov	r3, r0
 8005d12:	613b      	str	r3, [r7, #16]
		float Duty = V_mot / Power_supply_voltage;//Duty
 8005d14:	ed97 7a04 	vldr	s14, [r7, #16]
 8005d18:	eef2 6a08 	vmov.f32	s13, #40	; 0x41400000  12.0
 8005d1c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005d20:	edc7 7a03 	vstr	s15, [r7, #12]
		float Duty_motor = Duty * MAX_CounterPeriod;
 8005d24:	edd7 7a03 	vldr	s15, [r7, #12]
 8005d28:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8005dc0 <CreateAcceleration+0x220>
 8005d2c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005d30:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38

		if(Duty_motor >= MAX_CounterPeriod) Duty_motor = MAX_CounterPeriod;
 8005d34:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005d38:	ed9f 7a21 	vldr	s14, [pc, #132]	; 8005dc0 <CreateAcceleration+0x220>
 8005d3c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005d40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005d44:	db01      	blt.n	8005d4a <CreateAcceleration+0x1aa>
 8005d46:	4b1f      	ldr	r3, [pc, #124]	; (8005dc4 <CreateAcceleration+0x224>)
 8005d48:	63bb      	str	r3, [r7, #56]	; 0x38

		V_motor = Duty_motor;
 8005d4a:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8005d4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005d52:	ee17 3a90 	vmov	r3, s15
 8005d56:	b21a      	sxth	r2, r3
 8005d58:	4b1b      	ldr	r3, [pc, #108]	; (8005dc8 <CreateAcceleration+0x228>)
 8005d5a:	801a      	strh	r2, [r3, #0]

		acceleration_table[i] = V_motor;
 8005d5c:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005d5e:	4a1a      	ldr	r2, [pc, #104]	; (8005dc8 <CreateAcceleration+0x228>)
 8005d60:	f9b2 1000 	ldrsh.w	r1, [r2]
 8005d64:	4a19      	ldr	r2, [pc, #100]	; (8005dcc <CreateAcceleration+0x22c>)
 8005d66:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
    for(uint16_t i = 0; i <= log_size - 1; i++){
 8005d6a:	8ffb      	ldrh	r3, [r7, #62]	; 0x3e
 8005d6c:	3301      	adds	r3, #1
 8005d6e:	87fb      	strh	r3, [r7, #62]	; 0x3e
 8005d70:	8ffa      	ldrh	r2, [r7, #62]	; 0x3e
 8005d72:	8efb      	ldrh	r3, [r7, #54]	; 0x36
 8005d74:	3b01      	subs	r3, #1
 8005d76:	429a      	cmp	r2, r3
 8005d78:	f77f af1d 	ble.w	8005bb6 <CreateAcceleration+0x16>
    }
}
 8005d7c:	bf00      	nop
 8005d7e:	3740      	adds	r7, #64	; 0x40
 8005d80:	46bd      	mov	sp, r7
 8005d82:	bdb0      	pop	{r4, r5, r7, pc}
 8005d84:	f3af 8000 	nop.w
 8005d88:	d2f1a9fc 	.word	0xd2f1a9fc
 8005d8c:	3f50624d 	.word	0x3f50624d
 8005d90:	8457d34f 	.word	0x8457d34f
 8005d94:	3fb21877 	.word	0x3fb21877
 8005d98:	5f6fd220 	.word	0x5f6fd220
 8005d9c:	3f59ce07 	.word	0x3f59ce07
 8005da0:	9c38b04b 	.word	0x9c38b04b
 8005da4:	3f6cd5f9 	.word	0x3f6cd5f9
 8005da8:	9999999a 	.word	0x9999999a
 8005dac:	40059999 	.word	0x40059999
 8005db0:	20016e70 	.word	0x20016e70
 8005db4:	42700000 	.word	0x42700000
 8005db8:	39c14279 	.word	0x39c14279
 8005dbc:	40180000 	.word	0x40180000
 8005dc0:	44d1e000 	.word	0x44d1e000
 8005dc4:	44d1e000 	.word	0x44d1e000
 8005dc8:	2001ef84 	.word	0x2001ef84
 8005dcc:	2001c460 	.word	0x2001c460

08005dd0 <getgoalStatus>:

bool getgoalStatus()
{
 8005dd0:	b480      	push	{r7}
 8005dd2:	af00      	add	r7, sp, #0
	return goal_flag;
 8005dd4:	4b03      	ldr	r3, [pc, #12]	; (8005de4 <getgoalStatus+0x14>)
 8005dd6:	781b      	ldrb	r3, [r3, #0]
}
 8005dd8:	4618      	mov	r0, r3
 8005dda:	46bd      	mov	sp, r7
 8005ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005de0:	4770      	bx	lr
 8005de2:	bf00      	nop
 8005de4:	2001ef66 	.word	0x2001ef66

08005de8 <setVelocityRange>:

void setVelocityRange(float min_vel, float max_vel)
{
 8005de8:	b480      	push	{r7}
 8005dea:	b083      	sub	sp, #12
 8005dec:	af00      	add	r7, sp, #0
 8005dee:	ed87 0a01 	vstr	s0, [r7, #4]
 8005df2:	edc7 0a00 	vstr	s1, [r7]
	min_velocity = min_vel;
 8005df6:	4a06      	ldr	r2, [pc, #24]	; (8005e10 <setVelocityRange+0x28>)
 8005df8:	687b      	ldr	r3, [r7, #4]
 8005dfa:	6013      	str	r3, [r2, #0]
	max_velocity = max_vel;
 8005dfc:	4a05      	ldr	r2, [pc, #20]	; (8005e14 <setVelocityRange+0x2c>)
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	6013      	str	r3, [r2, #0]
}
 8005e02:	bf00      	nop
 8005e04:	370c      	adds	r7, #12
 8005e06:	46bd      	mov	sp, r7
 8005e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e0c:	4770      	bx	lr
 8005e0e:	bf00      	nop
 8005e10:	2001ef70 	.word	0x2001ef70
 8005e14:	2001ef74 	.word	0x2001ef74

08005e18 <setAccDec>:

void setAccDec(float acc, float dec)
{
 8005e18:	b480      	push	{r7}
 8005e1a:	b083      	sub	sp, #12
 8005e1c:	af00      	add	r7, sp, #0
 8005e1e:	ed87 0a01 	vstr	s0, [r7, #4]
 8005e22:	edc7 0a00 	vstr	s1, [r7]
	acceleration = acc;
 8005e26:	4a06      	ldr	r2, [pc, #24]	; (8005e40 <setAccDec+0x28>)
 8005e28:	687b      	ldr	r3, [r7, #4]
 8005e2a:	6013      	str	r3, [r2, #0]
	deceleration = dec;
 8005e2c:	4a05      	ldr	r2, [pc, #20]	; (8005e44 <setAccDec+0x2c>)
 8005e2e:	683b      	ldr	r3, [r7, #0]
 8005e30:	6013      	str	r3, [r2, #0]
}
 8005e32:	bf00      	nop
 8005e34:	370c      	adds	r7, #12
 8005e36:	46bd      	mov	sp, r7
 8005e38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e3c:	4770      	bx	lr
 8005e3e:	bf00      	nop
 8005e40:	2001ef78 	.word	0x2001ef78
 8005e44:	2001ef7c 	.word	0x2001ef7c

08005e48 <setStraightRadius>:

void setStraightRadius(float radius)
{
 8005e48:	b480      	push	{r7}
 8005e4a:	b083      	sub	sp, #12
 8005e4c:	af00      	add	r7, sp, #0
 8005e4e:	ed87 0a01 	vstr	s0, [r7, #4]
	straight_radius = radius;
 8005e52:	4a04      	ldr	r2, [pc, #16]	; (8005e64 <setStraightRadius+0x1c>)
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6013      	str	r3, [r2, #0]
}
 8005e58:	bf00      	nop
 8005e5a:	370c      	adds	r7, #12
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e62:	4770      	bx	lr
 8005e64:	2001ef80 	.word	0x2001ef80

08005e68 <getSideSensorStatusL>:

//sidesensorjob
bool getSideSensorStatusL()
{
 8005e68:	b480      	push	{r7}
 8005e6a:	af00      	add	r7, sp, #0
	return side_sensor_l;
 8005e6c:	4b03      	ldr	r3, [pc, #12]	; (8005e7c <getSideSensorStatusL+0x14>)
 8005e6e:	781b      	ldrb	r3, [r3, #0]
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	46bd      	mov	sp, r7
 8005e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e78:	4770      	bx	lr
 8005e7a:	bf00      	nop
 8005e7c:	2001ef64 	.word	0x2001ef64

08005e80 <getSideSensorStatusR>:

bool getSideSensorStatusR()
{
 8005e80:	b480      	push	{r7}
 8005e82:	af00      	add	r7, sp, #0
	return side_sensor_r;
 8005e84:	4b03      	ldr	r3, [pc, #12]	; (8005e94 <getSideSensorStatusR+0x14>)
 8005e86:	781b      	ldrb	r3, [r3, #0]
}
 8005e88:	4618      	mov	r0, r3
 8005e8a:	46bd      	mov	sp, r7
 8005e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e90:	4770      	bx	lr
 8005e92:	bf00      	nop
 8005e94:	2001ef65 	.word	0x2001ef65

08005e98 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8005e98:	b480      	push	{r7}
 8005e9a:	b083      	sub	sp, #12
 8005e9c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8005e9e:	2300      	movs	r3, #0
 8005ea0:	607b      	str	r3, [r7, #4]
 8005ea2:	4b10      	ldr	r3, [pc, #64]	; (8005ee4 <HAL_MspInit+0x4c>)
 8005ea4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005ea6:	4a0f      	ldr	r2, [pc, #60]	; (8005ee4 <HAL_MspInit+0x4c>)
 8005ea8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005eac:	6453      	str	r3, [r2, #68]	; 0x44
 8005eae:	4b0d      	ldr	r3, [pc, #52]	; (8005ee4 <HAL_MspInit+0x4c>)
 8005eb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005eb2:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005eb6:	607b      	str	r3, [r7, #4]
 8005eb8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8005eba:	2300      	movs	r3, #0
 8005ebc:	603b      	str	r3, [r7, #0]
 8005ebe:	4b09      	ldr	r3, [pc, #36]	; (8005ee4 <HAL_MspInit+0x4c>)
 8005ec0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ec2:	4a08      	ldr	r2, [pc, #32]	; (8005ee4 <HAL_MspInit+0x4c>)
 8005ec4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005ec8:	6413      	str	r3, [r2, #64]	; 0x40
 8005eca:	4b06      	ldr	r3, [pc, #24]	; (8005ee4 <HAL_MspInit+0x4c>)
 8005ecc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ece:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ed2:	603b      	str	r3, [r7, #0]
 8005ed4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8005ed6:	bf00      	nop
 8005ed8:	370c      	adds	r7, #12
 8005eda:	46bd      	mov	sp, r7
 8005edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ee0:	4770      	bx	lr
 8005ee2:	bf00      	nop
 8005ee4:	40023800 	.word	0x40023800

08005ee8 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8005ee8:	b580      	push	{r7, lr}
 8005eea:	b08e      	sub	sp, #56	; 0x38
 8005eec:	af00      	add	r7, sp, #0
 8005eee:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005ef0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	601a      	str	r2, [r3, #0]
 8005ef8:	605a      	str	r2, [r3, #4]
 8005efa:	609a      	str	r2, [r3, #8]
 8005efc:	60da      	str	r2, [r3, #12]
 8005efe:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	4a79      	ldr	r2, [pc, #484]	; (80060ec <HAL_ADC_MspInit+0x204>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d158      	bne.n	8005fbc <HAL_ADC_MspInit+0xd4>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8005f0a:	2300      	movs	r3, #0
 8005f0c:	623b      	str	r3, [r7, #32]
 8005f0e:	4b78      	ldr	r3, [pc, #480]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f12:	4a77      	ldr	r2, [pc, #476]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005f14:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005f18:	6453      	str	r3, [r2, #68]	; 0x44
 8005f1a:	4b75      	ldr	r3, [pc, #468]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005f1e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f22:	623b      	str	r3, [r7, #32]
 8005f24:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005f26:	2300      	movs	r3, #0
 8005f28:	61fb      	str	r3, [r7, #28]
 8005f2a:	4b71      	ldr	r3, [pc, #452]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005f2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f2e:	4a70      	ldr	r2, [pc, #448]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005f30:	f043 0304 	orr.w	r3, r3, #4
 8005f34:	6313      	str	r3, [r2, #48]	; 0x30
 8005f36:	4b6e      	ldr	r3, [pc, #440]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005f38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005f3a:	f003 0304 	and.w	r3, r3, #4
 8005f3e:	61fb      	str	r3, [r7, #28]
 8005f40:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC1     ------> ADC1_IN11
    PC2     ------> ADC1_IN12
    PC3     ------> ADC1_IN13
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8005f42:	230e      	movs	r3, #14
 8005f44:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8005f46:	2303      	movs	r3, #3
 8005f48:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005f4a:	2300      	movs	r3, #0
 8005f4c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005f4e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8005f52:	4619      	mov	r1, r3
 8005f54:	4867      	ldr	r0, [pc, #412]	; (80060f4 <HAL_ADC_MspInit+0x20c>)
 8005f56:	f001 ff65 	bl	8007e24 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8005f5a:	4b67      	ldr	r3, [pc, #412]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f5c:	4a67      	ldr	r2, [pc, #412]	; (80060fc <HAL_ADC_MspInit+0x214>)
 8005f5e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8005f60:	4b65      	ldr	r3, [pc, #404]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f62:	2200      	movs	r2, #0
 8005f64:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8005f66:	4b64      	ldr	r3, [pc, #400]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f68:	2200      	movs	r2, #0
 8005f6a:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8005f6c:	4b62      	ldr	r3, [pc, #392]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f6e:	2200      	movs	r2, #0
 8005f70:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8005f72:	4b61      	ldr	r3, [pc, #388]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f74:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8005f78:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8005f7a:	4b5f      	ldr	r3, [pc, #380]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f7c:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005f80:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8005f82:	4b5d      	ldr	r3, [pc, #372]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f84:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8005f88:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8005f8a:	4b5b      	ldr	r3, [pc, #364]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f8c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8005f90:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8005f92:	4b59      	ldr	r3, [pc, #356]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f94:	2200      	movs	r2, #0
 8005f96:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8005f98:	4b57      	ldr	r3, [pc, #348]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005f9a:	2200      	movs	r2, #0
 8005f9c:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8005f9e:	4856      	ldr	r0, [pc, #344]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005fa0:	f001 f9e8 	bl	8007374 <HAL_DMA_Init>
 8005fa4:	4603      	mov	r3, r0
 8005fa6:	2b00      	cmp	r3, #0
 8005fa8:	d001      	beq.n	8005fae <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8005faa:	f7fe fceb 	bl	8004984 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8005fae:	687b      	ldr	r3, [r7, #4]
 8005fb0:	4a51      	ldr	r2, [pc, #324]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005fb2:	639a      	str	r2, [r3, #56]	; 0x38
 8005fb4:	4a50      	ldr	r2, [pc, #320]	; (80060f8 <HAL_ADC_MspInit+0x210>)
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	6393      	str	r3, [r2, #56]	; 0x38
  /* USER CODE BEGIN ADC2_MspInit 1 */

  /* USER CODE END ADC2_MspInit 1 */
  }

}
 8005fba:	e092      	b.n	80060e2 <HAL_ADC_MspInit+0x1fa>
  else if(hadc->Instance==ADC2)
 8005fbc:	687b      	ldr	r3, [r7, #4]
 8005fbe:	681b      	ldr	r3, [r3, #0]
 8005fc0:	4a4f      	ldr	r2, [pc, #316]	; (8006100 <HAL_ADC_MspInit+0x218>)
 8005fc2:	4293      	cmp	r3, r2
 8005fc4:	f040 808d 	bne.w	80060e2 <HAL_ADC_MspInit+0x1fa>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8005fc8:	2300      	movs	r3, #0
 8005fca:	61bb      	str	r3, [r7, #24]
 8005fcc:	4b48      	ldr	r3, [pc, #288]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005fce:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fd0:	4a47      	ldr	r2, [pc, #284]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005fd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005fd6:	6453      	str	r3, [r2, #68]	; 0x44
 8005fd8:	4b45      	ldr	r3, [pc, #276]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005fda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005fdc:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005fe0:	61bb      	str	r3, [r7, #24]
 8005fe2:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005fe4:	2300      	movs	r3, #0
 8005fe6:	617b      	str	r3, [r7, #20]
 8005fe8:	4b41      	ldr	r3, [pc, #260]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005fea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005fec:	4a40      	ldr	r2, [pc, #256]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005fee:	f043 0301 	orr.w	r3, r3, #1
 8005ff2:	6313      	str	r3, [r2, #48]	; 0x30
 8005ff4:	4b3e      	ldr	r3, [pc, #248]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8005ff6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005ff8:	f003 0301 	and.w	r3, r3, #1
 8005ffc:	617b      	str	r3, [r7, #20]
 8005ffe:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006000:	2300      	movs	r3, #0
 8006002:	613b      	str	r3, [r7, #16]
 8006004:	4b3a      	ldr	r3, [pc, #232]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8006006:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006008:	4a39      	ldr	r2, [pc, #228]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 800600a:	f043 0304 	orr.w	r3, r3, #4
 800600e:	6313      	str	r3, [r2, #48]	; 0x30
 8006010:	4b37      	ldr	r3, [pc, #220]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8006012:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006014:	f003 0304 	and.w	r3, r3, #4
 8006018:	613b      	str	r3, [r7, #16]
 800601a:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800601c:	2300      	movs	r3, #0
 800601e:	60fb      	str	r3, [r7, #12]
 8006020:	4b33      	ldr	r3, [pc, #204]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8006022:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006024:	4a32      	ldr	r2, [pc, #200]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 8006026:	f043 0302 	orr.w	r3, r3, #2
 800602a:	6313      	str	r3, [r2, #48]	; 0x30
 800602c:	4b30      	ldr	r3, [pc, #192]	; (80060f0 <HAL_ADC_MspInit+0x208>)
 800602e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006030:	f003 0302 	and.w	r3, r3, #2
 8006034:	60fb      	str	r3, [r7, #12]
 8006036:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3
 8006038:	23ff      	movs	r3, #255	; 0xff
 800603a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800603c:	2303      	movs	r3, #3
 800603e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006040:	2300      	movs	r3, #0
 8006042:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006044:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006048:	4619      	mov	r1, r3
 800604a:	482e      	ldr	r0, [pc, #184]	; (8006104 <HAL_ADC_MspInit+0x21c>)
 800604c:	f001 feea 	bl	8007e24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8006050:	2330      	movs	r3, #48	; 0x30
 8006052:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8006054:	2303      	movs	r3, #3
 8006056:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006058:	2300      	movs	r3, #0
 800605a:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800605c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006060:	4619      	mov	r1, r3
 8006062:	4824      	ldr	r0, [pc, #144]	; (80060f4 <HAL_ADC_MspInit+0x20c>)
 8006064:	f001 fede 	bl	8007e24 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 8006068:	2303      	movs	r3, #3
 800606a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800606c:	2303      	movs	r3, #3
 800606e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006070:	2300      	movs	r3, #0
 8006072:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006074:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006078:	4619      	mov	r1, r3
 800607a:	4823      	ldr	r0, [pc, #140]	; (8006108 <HAL_ADC_MspInit+0x220>)
 800607c:	f001 fed2 	bl	8007e24 <HAL_GPIO_Init>
    hdma_adc2.Instance = DMA2_Stream2;
 8006080:	4b22      	ldr	r3, [pc, #136]	; (800610c <HAL_ADC_MspInit+0x224>)
 8006082:	4a23      	ldr	r2, [pc, #140]	; (8006110 <HAL_ADC_MspInit+0x228>)
 8006084:	601a      	str	r2, [r3, #0]
    hdma_adc2.Init.Channel = DMA_CHANNEL_1;
 8006086:	4b21      	ldr	r3, [pc, #132]	; (800610c <HAL_ADC_MspInit+0x224>)
 8006088:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 800608c:	605a      	str	r2, [r3, #4]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800608e:	4b1f      	ldr	r3, [pc, #124]	; (800610c <HAL_ADC_MspInit+0x224>)
 8006090:	2200      	movs	r2, #0
 8006092:	609a      	str	r2, [r3, #8]
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8006094:	4b1d      	ldr	r3, [pc, #116]	; (800610c <HAL_ADC_MspInit+0x224>)
 8006096:	2200      	movs	r2, #0
 8006098:	60da      	str	r2, [r3, #12]
    hdma_adc2.Init.MemInc = DMA_MINC_ENABLE;
 800609a:	4b1c      	ldr	r3, [pc, #112]	; (800610c <HAL_ADC_MspInit+0x224>)
 800609c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80060a0:	611a      	str	r2, [r3, #16]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80060a2:	4b1a      	ldr	r3, [pc, #104]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060a4:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80060a8:	615a      	str	r2, [r3, #20]
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80060aa:	4b18      	ldr	r3, [pc, #96]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060ac:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80060b0:	619a      	str	r2, [r3, #24]
    hdma_adc2.Init.Mode = DMA_CIRCULAR;
 80060b2:	4b16      	ldr	r3, [pc, #88]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060b4:	f44f 7280 	mov.w	r2, #256	; 0x100
 80060b8:	61da      	str	r2, [r3, #28]
    hdma_adc2.Init.Priority = DMA_PRIORITY_LOW;
 80060ba:	4b14      	ldr	r3, [pc, #80]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060bc:	2200      	movs	r2, #0
 80060be:	621a      	str	r2, [r3, #32]
    hdma_adc2.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80060c0:	4b12      	ldr	r3, [pc, #72]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060c2:	2200      	movs	r2, #0
 80060c4:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 80060c6:	4811      	ldr	r0, [pc, #68]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060c8:	f001 f954 	bl	8007374 <HAL_DMA_Init>
 80060cc:	4603      	mov	r3, r0
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d001      	beq.n	80060d6 <HAL_ADC_MspInit+0x1ee>
      Error_Handler();
 80060d2:	f7fe fc57 	bl	8004984 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 80060d6:	687b      	ldr	r3, [r7, #4]
 80060d8:	4a0c      	ldr	r2, [pc, #48]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060da:	639a      	str	r2, [r3, #56]	; 0x38
 80060dc:	4a0b      	ldr	r2, [pc, #44]	; (800610c <HAL_ADC_MspInit+0x224>)
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6393      	str	r3, [r2, #56]	; 0x38
}
 80060e2:	bf00      	nop
 80060e4:	3738      	adds	r7, #56	; 0x38
 80060e6:	46bd      	mov	sp, r7
 80060e8:	bd80      	pop	{r7, pc}
 80060ea:	bf00      	nop
 80060ec:	40012000 	.word	0x40012000
 80060f0:	40023800 	.word	0x40023800
 80060f4:	40020800 	.word	0x40020800
 80060f8:	2001f320 	.word	0x2001f320
 80060fc:	40026410 	.word	0x40026410
 8006100:	40012100 	.word	0x40012100
 8006104:	40020000 	.word	0x40020000
 8006108:	40020400 	.word	0x40020400
 800610c:	2001f408 	.word	0x2001f408
 8006110:	40026440 	.word	0x40026440

08006114 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8006114:	b580      	push	{r7, lr}
 8006116:	b08a      	sub	sp, #40	; 0x28
 8006118:	af00      	add	r7, sp, #0
 800611a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800611c:	f107 0314 	add.w	r3, r7, #20
 8006120:	2200      	movs	r2, #0
 8006122:	601a      	str	r2, [r3, #0]
 8006124:	605a      	str	r2, [r3, #4]
 8006126:	609a      	str	r2, [r3, #8]
 8006128:	60da      	str	r2, [r3, #12]
 800612a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800612c:	687b      	ldr	r3, [r7, #4]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	4a19      	ldr	r2, [pc, #100]	; (8006198 <HAL_I2C_MspInit+0x84>)
 8006132:	4293      	cmp	r3, r2
 8006134:	d12c      	bne.n	8006190 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006136:	2300      	movs	r3, #0
 8006138:	613b      	str	r3, [r7, #16]
 800613a:	4b18      	ldr	r3, [pc, #96]	; (800619c <HAL_I2C_MspInit+0x88>)
 800613c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800613e:	4a17      	ldr	r2, [pc, #92]	; (800619c <HAL_I2C_MspInit+0x88>)
 8006140:	f043 0302 	orr.w	r3, r3, #2
 8006144:	6313      	str	r3, [r2, #48]	; 0x30
 8006146:	4b15      	ldr	r3, [pc, #84]	; (800619c <HAL_I2C_MspInit+0x88>)
 8006148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614a:	f003 0302 	and.w	r3, r3, #2
 800614e:	613b      	str	r3, [r7, #16]
 8006150:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8006152:	f44f 7340 	mov.w	r3, #768	; 0x300
 8006156:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8006158:	2312      	movs	r3, #18
 800615a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 800615c:	2301      	movs	r3, #1
 800615e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006160:	2303      	movs	r3, #3
 8006162:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8006164:	2304      	movs	r3, #4
 8006166:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006168:	f107 0314 	add.w	r3, r7, #20
 800616c:	4619      	mov	r1, r3
 800616e:	480c      	ldr	r0, [pc, #48]	; (80061a0 <HAL_I2C_MspInit+0x8c>)
 8006170:	f001 fe58 	bl	8007e24 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8006174:	2300      	movs	r3, #0
 8006176:	60fb      	str	r3, [r7, #12]
 8006178:	4b08      	ldr	r3, [pc, #32]	; (800619c <HAL_I2C_MspInit+0x88>)
 800617a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800617c:	4a07      	ldr	r2, [pc, #28]	; (800619c <HAL_I2C_MspInit+0x88>)
 800617e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8006182:	6413      	str	r3, [r2, #64]	; 0x40
 8006184:	4b05      	ldr	r3, [pc, #20]	; (800619c <HAL_I2C_MspInit+0x88>)
 8006186:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006188:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800618c:	60fb      	str	r3, [r7, #12]
 800618e:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8006190:	bf00      	nop
 8006192:	3728      	adds	r7, #40	; 0x28
 8006194:	46bd      	mov	sp, r7
 8006196:	bd80      	pop	{r7, pc}
 8006198:	40005400 	.word	0x40005400
 800619c:	40023800 	.word	0x40023800
 80061a0:	40020400 	.word	0x40020400

080061a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80061a4:	b580      	push	{r7, lr}
 80061a6:	b08a      	sub	sp, #40	; 0x28
 80061a8:	af00      	add	r7, sp, #0
 80061aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80061ac:	f107 0314 	add.w	r3, r7, #20
 80061b0:	2200      	movs	r2, #0
 80061b2:	601a      	str	r2, [r3, #0]
 80061b4:	605a      	str	r2, [r3, #4]
 80061b6:	609a      	str	r2, [r3, #8]
 80061b8:	60da      	str	r2, [r3, #12]
 80061ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI3)
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	681b      	ldr	r3, [r3, #0]
 80061c0:	4a19      	ldr	r2, [pc, #100]	; (8006228 <HAL_SPI_MspInit+0x84>)
 80061c2:	4293      	cmp	r3, r2
 80061c4:	d12c      	bne.n	8006220 <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI3_MspInit 0 */

  /* USER CODE END SPI3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI3_CLK_ENABLE();
 80061c6:	2300      	movs	r3, #0
 80061c8:	613b      	str	r3, [r7, #16]
 80061ca:	4b18      	ldr	r3, [pc, #96]	; (800622c <HAL_SPI_MspInit+0x88>)
 80061cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061ce:	4a17      	ldr	r2, [pc, #92]	; (800622c <HAL_SPI_MspInit+0x88>)
 80061d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80061d4:	6413      	str	r3, [r2, #64]	; 0x40
 80061d6:	4b15      	ldr	r3, [pc, #84]	; (800622c <HAL_SPI_MspInit+0x88>)
 80061d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80061da:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80061de:	613b      	str	r3, [r7, #16]
 80061e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80061e2:	2300      	movs	r3, #0
 80061e4:	60fb      	str	r3, [r7, #12]
 80061e6:	4b11      	ldr	r3, [pc, #68]	; (800622c <HAL_SPI_MspInit+0x88>)
 80061e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061ea:	4a10      	ldr	r2, [pc, #64]	; (800622c <HAL_SPI_MspInit+0x88>)
 80061ec:	f043 0304 	orr.w	r3, r3, #4
 80061f0:	6313      	str	r3, [r2, #48]	; 0x30
 80061f2:	4b0e      	ldr	r3, [pc, #56]	; (800622c <HAL_SPI_MspInit+0x88>)
 80061f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80061f6:	f003 0304 	and.w	r3, r3, #4
 80061fa:	60fb      	str	r3, [r7, #12]
 80061fc:	68fb      	ldr	r3, [r7, #12]
    /**SPI3 GPIO Configuration
    PC10     ------> SPI3_SCK
    PC11     ------> SPI3_MISO
    PC12     ------> SPI3_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 80061fe:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8006202:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006204:	2302      	movs	r3, #2
 8006206:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006208:	2300      	movs	r3, #0
 800620a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800620c:	2303      	movs	r3, #3
 800620e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8006210:	2306      	movs	r3, #6
 8006212:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8006214:	f107 0314 	add.w	r3, r7, #20
 8006218:	4619      	mov	r1, r3
 800621a:	4805      	ldr	r0, [pc, #20]	; (8006230 <HAL_SPI_MspInit+0x8c>)
 800621c:	f001 fe02 	bl	8007e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }

}
 8006220:	bf00      	nop
 8006222:	3728      	adds	r7, #40	; 0x28
 8006224:	46bd      	mov	sp, r7
 8006226:	bd80      	pop	{r7, pc}
 8006228:	40003c00 	.word	0x40003c00
 800622c:	40023800 	.word	0x40023800
 8006230:	40020800 	.word	0x40020800

08006234 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8006234:	b480      	push	{r7}
 8006236:	b085      	sub	sp, #20
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM1)
 800623c:	687b      	ldr	r3, [r7, #4]
 800623e:	681b      	ldr	r3, [r3, #0]
 8006240:	4a15      	ldr	r2, [pc, #84]	; (8006298 <HAL_TIM_PWM_MspInit+0x64>)
 8006242:	4293      	cmp	r3, r2
 8006244:	d10e      	bne.n	8006264 <HAL_TIM_PWM_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006246:	2300      	movs	r3, #0
 8006248:	60fb      	str	r3, [r7, #12]
 800624a:	4b14      	ldr	r3, [pc, #80]	; (800629c <HAL_TIM_PWM_MspInit+0x68>)
 800624c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800624e:	4a13      	ldr	r2, [pc, #76]	; (800629c <HAL_TIM_PWM_MspInit+0x68>)
 8006250:	f043 0301 	orr.w	r3, r3, #1
 8006254:	6453      	str	r3, [r2, #68]	; 0x44
 8006256:	4b11      	ldr	r3, [pc, #68]	; (800629c <HAL_TIM_PWM_MspInit+0x68>)
 8006258:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800625a:	f003 0301 	and.w	r3, r3, #1
 800625e:	60fb      	str	r3, [r7, #12]
 8006260:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }

}
 8006262:	e012      	b.n	800628a <HAL_TIM_PWM_MspInit+0x56>
  else if(htim_pwm->Instance==TIM8)
 8006264:	687b      	ldr	r3, [r7, #4]
 8006266:	681b      	ldr	r3, [r3, #0]
 8006268:	4a0d      	ldr	r2, [pc, #52]	; (80062a0 <HAL_TIM_PWM_MspInit+0x6c>)
 800626a:	4293      	cmp	r3, r2
 800626c:	d10d      	bne.n	800628a <HAL_TIM_PWM_MspInit+0x56>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800626e:	2300      	movs	r3, #0
 8006270:	60bb      	str	r3, [r7, #8]
 8006272:	4b0a      	ldr	r3, [pc, #40]	; (800629c <HAL_TIM_PWM_MspInit+0x68>)
 8006274:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006276:	4a09      	ldr	r2, [pc, #36]	; (800629c <HAL_TIM_PWM_MspInit+0x68>)
 8006278:	f043 0302 	orr.w	r3, r3, #2
 800627c:	6453      	str	r3, [r2, #68]	; 0x44
 800627e:	4b07      	ldr	r3, [pc, #28]	; (800629c <HAL_TIM_PWM_MspInit+0x68>)
 8006280:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006282:	f003 0302 	and.w	r3, r3, #2
 8006286:	60bb      	str	r3, [r7, #8]
 8006288:	68bb      	ldr	r3, [r7, #8]
}
 800628a:	bf00      	nop
 800628c:	3714      	adds	r7, #20
 800628e:	46bd      	mov	sp, r7
 8006290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006294:	4770      	bx	lr
 8006296:	bf00      	nop
 8006298:	40010000 	.word	0x40010000
 800629c:	40023800 	.word	0x40023800
 80062a0:	40010400 	.word	0x40010400

080062a4 <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 80062a4:	b580      	push	{r7, lr}
 80062a6:	b08c      	sub	sp, #48	; 0x30
 80062a8:	af00      	add	r7, sp, #0
 80062aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80062ac:	f107 031c 	add.w	r3, r7, #28
 80062b0:	2200      	movs	r2, #0
 80062b2:	601a      	str	r2, [r3, #0]
 80062b4:	605a      	str	r2, [r3, #4]
 80062b6:	609a      	str	r2, [r3, #8]
 80062b8:	60da      	str	r2, [r3, #12]
 80062ba:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a32      	ldr	r2, [pc, #200]	; (800638c <HAL_TIM_Encoder_MspInit+0xe8>)
 80062c2:	4293      	cmp	r3, r2
 80062c4:	d12c      	bne.n	8006320 <HAL_TIM_Encoder_MspInit+0x7c>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80062c6:	2300      	movs	r3, #0
 80062c8:	61bb      	str	r3, [r7, #24]
 80062ca:	4b31      	ldr	r3, [pc, #196]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 80062cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062ce:	4a30      	ldr	r2, [pc, #192]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 80062d0:	f043 0302 	orr.w	r3, r3, #2
 80062d4:	6413      	str	r3, [r2, #64]	; 0x40
 80062d6:	4b2e      	ldr	r3, [pc, #184]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 80062d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80062da:	f003 0302 	and.w	r3, r3, #2
 80062de:	61bb      	str	r3, [r7, #24]
 80062e0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80062e2:	2300      	movs	r3, #0
 80062e4:	617b      	str	r3, [r7, #20]
 80062e6:	4b2a      	ldr	r3, [pc, #168]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 80062e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062ea:	4a29      	ldr	r2, [pc, #164]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 80062ec:	f043 0302 	orr.w	r3, r3, #2
 80062f0:	6313      	str	r3, [r2, #48]	; 0x30
 80062f2:	4b27      	ldr	r3, [pc, #156]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 80062f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80062f6:	f003 0302 	and.w	r3, r3, #2
 80062fa:	617b      	str	r3, [r7, #20]
 80062fc:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PB4     ------> TIM3_CH1
    PB5     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80062fe:	2330      	movs	r3, #48	; 0x30
 8006300:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006302:	2302      	movs	r3, #2
 8006304:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006306:	2300      	movs	r3, #0
 8006308:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800630a:	2300      	movs	r3, #0
 800630c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 800630e:	2302      	movs	r3, #2
 8006310:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006312:	f107 031c 	add.w	r3, r7, #28
 8006316:	4619      	mov	r1, r3
 8006318:	481e      	ldr	r0, [pc, #120]	; (8006394 <HAL_TIM_Encoder_MspInit+0xf0>)
 800631a:	f001 fd83 	bl	8007e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800631e:	e030      	b.n	8006382 <HAL_TIM_Encoder_MspInit+0xde>
  else if(htim_encoder->Instance==TIM4)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	681b      	ldr	r3, [r3, #0]
 8006324:	4a1c      	ldr	r2, [pc, #112]	; (8006398 <HAL_TIM_Encoder_MspInit+0xf4>)
 8006326:	4293      	cmp	r3, r2
 8006328:	d12b      	bne.n	8006382 <HAL_TIM_Encoder_MspInit+0xde>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800632a:	2300      	movs	r3, #0
 800632c:	613b      	str	r3, [r7, #16]
 800632e:	4b18      	ldr	r3, [pc, #96]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 8006330:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006332:	4a17      	ldr	r2, [pc, #92]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 8006334:	f043 0304 	orr.w	r3, r3, #4
 8006338:	6413      	str	r3, [r2, #64]	; 0x40
 800633a:	4b15      	ldr	r3, [pc, #84]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 800633c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800633e:	f003 0304 	and.w	r3, r3, #4
 8006342:	613b      	str	r3, [r7, #16]
 8006344:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8006346:	2300      	movs	r3, #0
 8006348:	60fb      	str	r3, [r7, #12]
 800634a:	4b11      	ldr	r3, [pc, #68]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 800634c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800634e:	4a10      	ldr	r2, [pc, #64]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 8006350:	f043 0302 	orr.w	r3, r3, #2
 8006354:	6313      	str	r3, [r2, #48]	; 0x30
 8006356:	4b0e      	ldr	r3, [pc, #56]	; (8006390 <HAL_TIM_Encoder_MspInit+0xec>)
 8006358:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800635a:	f003 0302 	and.w	r3, r3, #2
 800635e:	60fb      	str	r3, [r7, #12]
 8006360:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8006362:	23c0      	movs	r3, #192	; 0xc0
 8006364:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006366:	2302      	movs	r3, #2
 8006368:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800636a:	2300      	movs	r3, #0
 800636c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800636e:	2300      	movs	r3, #0
 8006370:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8006372:	2302      	movs	r3, #2
 8006374:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8006376:	f107 031c 	add.w	r3, r7, #28
 800637a:	4619      	mov	r1, r3
 800637c:	4805      	ldr	r0, [pc, #20]	; (8006394 <HAL_TIM_Encoder_MspInit+0xf0>)
 800637e:	f001 fd51 	bl	8007e24 <HAL_GPIO_Init>
}
 8006382:	bf00      	nop
 8006384:	3730      	adds	r7, #48	; 0x30
 8006386:	46bd      	mov	sp, r7
 8006388:	bd80      	pop	{r7, pc}
 800638a:	bf00      	nop
 800638c:	40000400 	.word	0x40000400
 8006390:	40023800 	.word	0x40023800
 8006394:	40020400 	.word	0x40020400
 8006398:	40000800 	.word	0x40000800

0800639c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800639c:	b580      	push	{r7, lr}
 800639e:	b084      	sub	sp, #16
 80063a0:	af00      	add	r7, sp, #0
 80063a2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM6)
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a1c      	ldr	r2, [pc, #112]	; (800641c <HAL_TIM_Base_MspInit+0x80>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d116      	bne.n	80063dc <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80063ae:	2300      	movs	r3, #0
 80063b0:	60fb      	str	r3, [r7, #12]
 80063b2:	4b1b      	ldr	r3, [pc, #108]	; (8006420 <HAL_TIM_Base_MspInit+0x84>)
 80063b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063b6:	4a1a      	ldr	r2, [pc, #104]	; (8006420 <HAL_TIM_Base_MspInit+0x84>)
 80063b8:	f043 0310 	orr.w	r3, r3, #16
 80063bc:	6413      	str	r3, [r2, #64]	; 0x40
 80063be:	4b18      	ldr	r3, [pc, #96]	; (8006420 <HAL_TIM_Base_MspInit+0x84>)
 80063c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063c2:	f003 0310 	and.w	r3, r3, #16
 80063c6:	60fb      	str	r3, [r7, #12]
 80063c8:	68fb      	ldr	r3, [r7, #12]
    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 1, 0);
 80063ca:	2200      	movs	r2, #0
 80063cc:	2101      	movs	r1, #1
 80063ce:	2036      	movs	r0, #54	; 0x36
 80063d0:	f000 ff99 	bl	8007306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80063d4:	2036      	movs	r0, #54	; 0x36
 80063d6:	f000 ffb2 	bl	800733e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM7_MspInit 1 */

  /* USER CODE END TIM7_MspInit 1 */
  }

}
 80063da:	e01a      	b.n	8006412 <HAL_TIM_Base_MspInit+0x76>
  else if(htim_base->Instance==TIM7)
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	4a10      	ldr	r2, [pc, #64]	; (8006424 <HAL_TIM_Base_MspInit+0x88>)
 80063e2:	4293      	cmp	r3, r2
 80063e4:	d115      	bne.n	8006412 <HAL_TIM_Base_MspInit+0x76>
    __HAL_RCC_TIM7_CLK_ENABLE();
 80063e6:	2300      	movs	r3, #0
 80063e8:	60bb      	str	r3, [r7, #8]
 80063ea:	4b0d      	ldr	r3, [pc, #52]	; (8006420 <HAL_TIM_Base_MspInit+0x84>)
 80063ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063ee:	4a0c      	ldr	r2, [pc, #48]	; (8006420 <HAL_TIM_Base_MspInit+0x84>)
 80063f0:	f043 0320 	orr.w	r3, r3, #32
 80063f4:	6413      	str	r3, [r2, #64]	; 0x40
 80063f6:	4b0a      	ldr	r3, [pc, #40]	; (8006420 <HAL_TIM_Base_MspInit+0x84>)
 80063f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80063fa:	f003 0320 	and.w	r3, r3, #32
 80063fe:	60bb      	str	r3, [r7, #8]
 8006400:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM7_IRQn, 0, 0);
 8006402:	2200      	movs	r2, #0
 8006404:	2100      	movs	r1, #0
 8006406:	2037      	movs	r0, #55	; 0x37
 8006408:	f000 ff7d 	bl	8007306 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 800640c:	2037      	movs	r0, #55	; 0x37
 800640e:	f000 ff96 	bl	800733e <HAL_NVIC_EnableIRQ>
}
 8006412:	bf00      	nop
 8006414:	3710      	adds	r7, #16
 8006416:	46bd      	mov	sp, r7
 8006418:	bd80      	pop	{r7, pc}
 800641a:	bf00      	nop
 800641c:	40001000 	.word	0x40001000
 8006420:	40023800 	.word	0x40023800
 8006424:	40001400 	.word	0x40001400

08006428 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8006428:	b580      	push	{r7, lr}
 800642a:	b08a      	sub	sp, #40	; 0x28
 800642c:	af00      	add	r7, sp, #0
 800642e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006430:	f107 0314 	add.w	r3, r7, #20
 8006434:	2200      	movs	r2, #0
 8006436:	601a      	str	r2, [r3, #0]
 8006438:	605a      	str	r2, [r3, #4]
 800643a:	609a      	str	r2, [r3, #8]
 800643c:	60da      	str	r2, [r3, #12]
 800643e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	681b      	ldr	r3, [r3, #0]
 8006444:	4a25      	ldr	r2, [pc, #148]	; (80064dc <HAL_TIM_MspPostInit+0xb4>)
 8006446:	4293      	cmp	r3, r2
 8006448:	d11f      	bne.n	800648a <HAL_TIM_MspPostInit+0x62>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800644a:	2300      	movs	r3, #0
 800644c:	613b      	str	r3, [r7, #16]
 800644e:	4b24      	ldr	r3, [pc, #144]	; (80064e0 <HAL_TIM_MspPostInit+0xb8>)
 8006450:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006452:	4a23      	ldr	r2, [pc, #140]	; (80064e0 <HAL_TIM_MspPostInit+0xb8>)
 8006454:	f043 0301 	orr.w	r3, r3, #1
 8006458:	6313      	str	r3, [r2, #48]	; 0x30
 800645a:	4b21      	ldr	r3, [pc, #132]	; (80064e0 <HAL_TIM_MspPostInit+0xb8>)
 800645c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800645e:	f003 0301 	and.w	r3, r3, #1
 8006462:	613b      	str	r3, [r7, #16]
 8006464:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA11     ------> TIM1_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8006466:	f44f 6300 	mov.w	r3, #2048	; 0x800
 800646a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800646c:	2302      	movs	r3, #2
 800646e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006470:	2300      	movs	r3, #0
 8006472:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8006474:	2300      	movs	r3, #0
 8006476:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006478:	2301      	movs	r3, #1
 800647a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800647c:	f107 0314 	add.w	r3, r7, #20
 8006480:	4619      	mov	r1, r3
 8006482:	4818      	ldr	r0, [pc, #96]	; (80064e4 <HAL_TIM_MspPostInit+0xbc>)
 8006484:	f001 fcce 	bl	8007e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM8_MspPostInit 1 */

  /* USER CODE END TIM8_MspPostInit 1 */
  }

}
 8006488:	e023      	b.n	80064d2 <HAL_TIM_MspPostInit+0xaa>
  else if(htim->Instance==TIM8)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	681b      	ldr	r3, [r3, #0]
 800648e:	4a16      	ldr	r2, [pc, #88]	; (80064e8 <HAL_TIM_MspPostInit+0xc0>)
 8006490:	4293      	cmp	r3, r2
 8006492:	d11e      	bne.n	80064d2 <HAL_TIM_MspPostInit+0xaa>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8006494:	2300      	movs	r3, #0
 8006496:	60fb      	str	r3, [r7, #12]
 8006498:	4b11      	ldr	r3, [pc, #68]	; (80064e0 <HAL_TIM_MspPostInit+0xb8>)
 800649a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800649c:	4a10      	ldr	r2, [pc, #64]	; (80064e0 <HAL_TIM_MspPostInit+0xb8>)
 800649e:	f043 0304 	orr.w	r3, r3, #4
 80064a2:	6313      	str	r3, [r2, #48]	; 0x30
 80064a4:	4b0e      	ldr	r3, [pc, #56]	; (80064e0 <HAL_TIM_MspPostInit+0xb8>)
 80064a6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80064a8:	f003 0304 	and.w	r3, r3, #4
 80064ac:	60fb      	str	r3, [r7, #12]
 80064ae:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_8;
 80064b0:	f44f 73a0 	mov.w	r3, #320	; 0x140
 80064b4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80064b6:	2302      	movs	r3, #2
 80064b8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80064ba:	2300      	movs	r3, #0
 80064bc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80064be:	2300      	movs	r3, #0
 80064c0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 80064c2:	2303      	movs	r3, #3
 80064c4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80064c6:	f107 0314 	add.w	r3, r7, #20
 80064ca:	4619      	mov	r1, r3
 80064cc:	4807      	ldr	r0, [pc, #28]	; (80064ec <HAL_TIM_MspPostInit+0xc4>)
 80064ce:	f001 fca9 	bl	8007e24 <HAL_GPIO_Init>
}
 80064d2:	bf00      	nop
 80064d4:	3728      	adds	r7, #40	; 0x28
 80064d6:	46bd      	mov	sp, r7
 80064d8:	bd80      	pop	{r7, pc}
 80064da:	bf00      	nop
 80064dc:	40010000 	.word	0x40010000
 80064e0:	40023800 	.word	0x40023800
 80064e4:	40020000 	.word	0x40020000
 80064e8:	40010400 	.word	0x40010400
 80064ec:	40020800 	.word	0x40020800

080064f0 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80064f0:	b580      	push	{r7, lr}
 80064f2:	b08a      	sub	sp, #40	; 0x28
 80064f4:	af00      	add	r7, sp, #0
 80064f6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80064f8:	f107 0314 	add.w	r3, r7, #20
 80064fc:	2200      	movs	r2, #0
 80064fe:	601a      	str	r2, [r3, #0]
 8006500:	605a      	str	r2, [r3, #4]
 8006502:	609a      	str	r2, [r3, #8]
 8006504:	60da      	str	r2, [r3, #12]
 8006506:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	4a19      	ldr	r2, [pc, #100]	; (8006574 <HAL_UART_MspInit+0x84>)
 800650e:	4293      	cmp	r3, r2
 8006510:	d12c      	bne.n	800656c <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8006512:	2300      	movs	r3, #0
 8006514:	613b      	str	r3, [r7, #16]
 8006516:	4b18      	ldr	r3, [pc, #96]	; (8006578 <HAL_UART_MspInit+0x88>)
 8006518:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800651a:	4a17      	ldr	r2, [pc, #92]	; (8006578 <HAL_UART_MspInit+0x88>)
 800651c:	f043 0310 	orr.w	r3, r3, #16
 8006520:	6453      	str	r3, [r2, #68]	; 0x44
 8006522:	4b15      	ldr	r3, [pc, #84]	; (8006578 <HAL_UART_MspInit+0x88>)
 8006524:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006526:	f003 0310 	and.w	r3, r3, #16
 800652a:	613b      	str	r3, [r7, #16]
 800652c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800652e:	2300      	movs	r3, #0
 8006530:	60fb      	str	r3, [r7, #12]
 8006532:	4b11      	ldr	r3, [pc, #68]	; (8006578 <HAL_UART_MspInit+0x88>)
 8006534:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006536:	4a10      	ldr	r2, [pc, #64]	; (8006578 <HAL_UART_MspInit+0x88>)
 8006538:	f043 0301 	orr.w	r3, r3, #1
 800653c:	6313      	str	r3, [r2, #48]	; 0x30
 800653e:	4b0e      	ldr	r3, [pc, #56]	; (8006578 <HAL_UART_MspInit+0x88>)
 8006540:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006542:	f003 0301 	and.w	r3, r3, #1
 8006546:	60fb      	str	r3, [r7, #12]
 8006548:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800654a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800654e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006550:	2302      	movs	r3, #2
 8006552:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006554:	2300      	movs	r3, #0
 8006556:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006558:	2303      	movs	r3, #3
 800655a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800655c:	2307      	movs	r3, #7
 800655e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006560:	f107 0314 	add.w	r3, r7, #20
 8006564:	4619      	mov	r1, r3
 8006566:	4805      	ldr	r0, [pc, #20]	; (800657c <HAL_UART_MspInit+0x8c>)
 8006568:	f001 fc5c 	bl	8007e24 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 800656c:	bf00      	nop
 800656e:	3728      	adds	r7, #40	; 0x28
 8006570:	46bd      	mov	sp, r7
 8006572:	bd80      	pop	{r7, pc}
 8006574:	40011000 	.word	0x40011000
 8006578:	40023800 	.word	0x40023800
 800657c:	40020000 	.word	0x40020000

08006580 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8006580:	b480      	push	{r7}
 8006582:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8006584:	e7fe      	b.n	8006584 <NMI_Handler+0x4>

08006586 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8006586:	b480      	push	{r7}
 8006588:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800658a:	e7fe      	b.n	800658a <HardFault_Handler+0x4>

0800658c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800658c:	b480      	push	{r7}
 800658e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006590:	e7fe      	b.n	8006590 <MemManage_Handler+0x4>

08006592 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8006592:	b480      	push	{r7}
 8006594:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8006596:	e7fe      	b.n	8006596 <BusFault_Handler+0x4>

08006598 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006598:	b480      	push	{r7}
 800659a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800659c:	e7fe      	b.n	800659c <UsageFault_Handler+0x4>

0800659e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800659e:	b480      	push	{r7}
 80065a0:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80065a2:	bf00      	nop
 80065a4:	46bd      	mov	sp, r7
 80065a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065aa:	4770      	bx	lr

080065ac <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80065ac:	b480      	push	{r7}
 80065ae:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80065b0:	bf00      	nop
 80065b2:	46bd      	mov	sp, r7
 80065b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065b8:	4770      	bx	lr

080065ba <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80065ba:	b480      	push	{r7}
 80065bc:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80065be:	bf00      	nop
 80065c0:	46bd      	mov	sp, r7
 80065c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065c6:	4770      	bx	lr

080065c8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80065c8:	b580      	push	{r7, lr}
 80065ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80065cc:	f000 f98a 	bl	80068e4 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80065d0:	bf00      	nop
 80065d2:	bd80      	pop	{r7, pc}

080065d4 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 80065d4:	b580      	push	{r7, lr}
 80065d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 80065d8:	4802      	ldr	r0, [pc, #8]	; (80065e4 <TIM6_DAC_IRQHandler+0x10>)
 80065da:	f003 fa38 	bl	8009a4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 80065de:	bf00      	nop
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	2001f380 	.word	0x2001f380

080065e8 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80065e8:	b580      	push	{r7, lr}
 80065ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80065ec:	4802      	ldr	r0, [pc, #8]	; (80065f8 <TIM7_IRQHandler+0x10>)
 80065ee:	f003 fa2e 	bl	8009a4e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */

  /* USER CODE END TIM7_IRQn 1 */
}
 80065f2:	bf00      	nop
 80065f4:	bd80      	pop	{r7, pc}
 80065f6:	bf00      	nop
 80065f8:	2001f468 	.word	0x2001f468

080065fc <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8006600:	4802      	ldr	r0, [pc, #8]	; (800660c <DMA2_Stream0_IRQHandler+0x10>)
 8006602:	f000 ffbd 	bl	8007580 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 8006606:	bf00      	nop
 8006608:	bd80      	pop	{r7, pc}
 800660a:	bf00      	nop
 800660c:	2001f320 	.word	0x2001f320

08006610 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8006610:	b580      	push	{r7, lr}
 8006612:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8006614:	4802      	ldr	r0, [pc, #8]	; (8006620 <DMA2_Stream2_IRQHandler+0x10>)
 8006616:	f000 ffb3 	bl	8007580 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800661a:	bf00      	nop
 800661c:	bd80      	pop	{r7, pc}
 800661e:	bf00      	nop
 8006620:	2001f408 	.word	0x2001f408

08006624 <getSwitchStatus>:
 */

#include "switch.h"

uint16_t getSwitchStatus(uint8_t position)
{
 8006624:	b580      	push	{r7, lr}
 8006626:	b084      	sub	sp, #16
 8006628:	af00      	add	r7, sp, #0
 800662a:	4603      	mov	r3, r0
 800662c:	71fb      	strb	r3, [r7, #7]

	uint16_t ret = 0;
 800662e:	2300      	movs	r3, #0
 8006630:	81fb      	strh	r3, [r7, #14]

	if(position == 'R' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_12) == 0){                      //sw3
 8006632:	79fb      	ldrb	r3, [r7, #7]
 8006634:	2b52      	cmp	r3, #82	; 0x52
 8006636:	d10a      	bne.n	800664e <getSwitchStatus+0x2a>
 8006638:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800663c:	480d      	ldr	r0, [pc, #52]	; (8006674 <getSwitchStatus+0x50>)
 800663e:	f001 fd8b 	bl	8008158 <HAL_GPIO_ReadPin>
 8006642:	4603      	mov	r3, r0
 8006644:	2b00      	cmp	r3, #0
 8006646:	d102      	bne.n	800664e <getSwitchStatus+0x2a>
		ret = 1;
 8006648:	2301      	movs	r3, #1
 800664a:	81fb      	strh	r3, [r7, #14]
 800664c:	e00c      	b.n	8006668 <getSwitchStatus+0x44>
	}
	else if (position == 'L' && HAL_GPIO_ReadPin(GPIOA,GPIO_PIN_8) == 0){                 //sw2
 800664e:	79fb      	ldrb	r3, [r7, #7]
 8006650:	2b4c      	cmp	r3, #76	; 0x4c
 8006652:	d109      	bne.n	8006668 <getSwitchStatus+0x44>
 8006654:	f44f 7180 	mov.w	r1, #256	; 0x100
 8006658:	4806      	ldr	r0, [pc, #24]	; (8006674 <getSwitchStatus+0x50>)
 800665a:	f001 fd7d 	bl	8008158 <HAL_GPIO_ReadPin>
 800665e:	4603      	mov	r3, r0
 8006660:	2b00      	cmp	r3, #0
 8006662:	d101      	bne.n	8006668 <getSwitchStatus+0x44>
		ret = 1;
 8006664:	2301      	movs	r3, #1
 8006666:	81fb      	strh	r3, [r7, #14]
	}

	return ret;
 8006668:	89fb      	ldrh	r3, [r7, #14]

}
 800666a:	4618      	mov	r0, r3
 800666c:	3710      	adds	r7, #16
 800666e:	46bd      	mov	sp, r7
 8006670:	bd80      	pop	{r7, pc}
 8006672:	bf00      	nop
 8006674:	40020000 	.word	0x40020000

08006678 <_read>:
	_kill(status, -1);
	while (1) {}		/* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006678:	b580      	push	{r7, lr}
 800667a:	b086      	sub	sp, #24
 800667c:	af00      	add	r7, sp, #0
 800667e:	60f8      	str	r0, [r7, #12]
 8006680:	60b9      	str	r1, [r7, #8]
 8006682:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006684:	2300      	movs	r3, #0
 8006686:	617b      	str	r3, [r7, #20]
 8006688:	e00a      	b.n	80066a0 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 800668a:	f3af 8000 	nop.w
 800668e:	4601      	mov	r1, r0
 8006690:	68bb      	ldr	r3, [r7, #8]
 8006692:	1c5a      	adds	r2, r3, #1
 8006694:	60ba      	str	r2, [r7, #8]
 8006696:	b2ca      	uxtb	r2, r1
 8006698:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	3301      	adds	r3, #1
 800669e:	617b      	str	r3, [r7, #20]
 80066a0:	697a      	ldr	r2, [r7, #20]
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	429a      	cmp	r2, r3
 80066a6:	dbf0      	blt.n	800668a <_read+0x12>
	}

return len;
 80066a8:	687b      	ldr	r3, [r7, #4]
}
 80066aa:	4618      	mov	r0, r3
 80066ac:	3718      	adds	r7, #24
 80066ae:	46bd      	mov	sp, r7
 80066b0:	bd80      	pop	{r7, pc}

080066b2 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80066b2:	b580      	push	{r7, lr}
 80066b4:	b086      	sub	sp, #24
 80066b6:	af00      	add	r7, sp, #0
 80066b8:	60f8      	str	r0, [r7, #12]
 80066ba:	60b9      	str	r1, [r7, #8]
 80066bc:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80066be:	2300      	movs	r3, #0
 80066c0:	617b      	str	r3, [r7, #20]
 80066c2:	e009      	b.n	80066d8 <_write+0x26>
	{
		__io_putchar(*ptr++);
 80066c4:	68bb      	ldr	r3, [r7, #8]
 80066c6:	1c5a      	adds	r2, r3, #1
 80066c8:	60ba      	str	r2, [r7, #8]
 80066ca:	781b      	ldrb	r3, [r3, #0]
 80066cc:	4618      	mov	r0, r3
 80066ce:	f7fd f871 	bl	80037b4 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80066d2:	697b      	ldr	r3, [r7, #20]
 80066d4:	3301      	adds	r3, #1
 80066d6:	617b      	str	r3, [r7, #20]
 80066d8:	697a      	ldr	r2, [r7, #20]
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	429a      	cmp	r2, r3
 80066de:	dbf1      	blt.n	80066c4 <_write+0x12>
	}
	return len;
 80066e0:	687b      	ldr	r3, [r7, #4]
}
 80066e2:	4618      	mov	r0, r3
 80066e4:	3718      	adds	r7, #24
 80066e6:	46bd      	mov	sp, r7
 80066e8:	bd80      	pop	{r7, pc}

080066ea <_close>:

int _close(int file)
{
 80066ea:	b480      	push	{r7}
 80066ec:	b083      	sub	sp, #12
 80066ee:	af00      	add	r7, sp, #0
 80066f0:	6078      	str	r0, [r7, #4]
	return -1;
 80066f2:	f04f 33ff 	mov.w	r3, #4294967295
}
 80066f6:	4618      	mov	r0, r3
 80066f8:	370c      	adds	r7, #12
 80066fa:	46bd      	mov	sp, r7
 80066fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006700:	4770      	bx	lr

08006702 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8006702:	b480      	push	{r7}
 8006704:	b083      	sub	sp, #12
 8006706:	af00      	add	r7, sp, #0
 8006708:	6078      	str	r0, [r7, #4]
 800670a:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8006712:	605a      	str	r2, [r3, #4]
	return 0;
 8006714:	2300      	movs	r3, #0
}
 8006716:	4618      	mov	r0, r3
 8006718:	370c      	adds	r7, #12
 800671a:	46bd      	mov	sp, r7
 800671c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006720:	4770      	bx	lr

08006722 <_isatty>:

int _isatty(int file)
{
 8006722:	b480      	push	{r7}
 8006724:	b083      	sub	sp, #12
 8006726:	af00      	add	r7, sp, #0
 8006728:	6078      	str	r0, [r7, #4]
	return 1;
 800672a:	2301      	movs	r3, #1
}
 800672c:	4618      	mov	r0, r3
 800672e:	370c      	adds	r7, #12
 8006730:	46bd      	mov	sp, r7
 8006732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006736:	4770      	bx	lr

08006738 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8006738:	b480      	push	{r7}
 800673a:	b085      	sub	sp, #20
 800673c:	af00      	add	r7, sp, #0
 800673e:	60f8      	str	r0, [r7, #12]
 8006740:	60b9      	str	r1, [r7, #8]
 8006742:	607a      	str	r2, [r7, #4]
	return 0;
 8006744:	2300      	movs	r3, #0
}
 8006746:	4618      	mov	r0, r3
 8006748:	3714      	adds	r7, #20
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
	...

08006754 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8006754:	b580      	push	{r7, lr}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800675c:	4a14      	ldr	r2, [pc, #80]	; (80067b0 <_sbrk+0x5c>)
 800675e:	4b15      	ldr	r3, [pc, #84]	; (80067b4 <_sbrk+0x60>)
 8006760:	1ad3      	subs	r3, r2, r3
 8006762:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8006764:	697b      	ldr	r3, [r7, #20]
 8006766:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8006768:	4b13      	ldr	r3, [pc, #76]	; (80067b8 <_sbrk+0x64>)
 800676a:	681b      	ldr	r3, [r3, #0]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d102      	bne.n	8006776 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8006770:	4b11      	ldr	r3, [pc, #68]	; (80067b8 <_sbrk+0x64>)
 8006772:	4a12      	ldr	r2, [pc, #72]	; (80067bc <_sbrk+0x68>)
 8006774:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8006776:	4b10      	ldr	r3, [pc, #64]	; (80067b8 <_sbrk+0x64>)
 8006778:	681a      	ldr	r2, [r3, #0]
 800677a:	687b      	ldr	r3, [r7, #4]
 800677c:	4413      	add	r3, r2
 800677e:	693a      	ldr	r2, [r7, #16]
 8006780:	429a      	cmp	r2, r3
 8006782:	d207      	bcs.n	8006794 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8006784:	f004 fb5e 	bl	800ae44 <__errno>
 8006788:	4602      	mov	r2, r0
 800678a:	230c      	movs	r3, #12
 800678c:	6013      	str	r3, [r2, #0]
    return (void *)-1;
 800678e:	f04f 33ff 	mov.w	r3, #4294967295
 8006792:	e009      	b.n	80067a8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8006794:	4b08      	ldr	r3, [pc, #32]	; (80067b8 <_sbrk+0x64>)
 8006796:	681b      	ldr	r3, [r3, #0]
 8006798:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800679a:	4b07      	ldr	r3, [pc, #28]	; (80067b8 <_sbrk+0x64>)
 800679c:	681a      	ldr	r2, [r3, #0]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	4413      	add	r3, r2
 80067a2:	4a05      	ldr	r2, [pc, #20]	; (80067b8 <_sbrk+0x64>)
 80067a4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80067a6:	68fb      	ldr	r3, [r7, #12]
}
 80067a8:	4618      	mov	r0, r3
 80067aa:	3718      	adds	r7, #24
 80067ac:	46bd      	mov	sp, r7
 80067ae:	bd80      	pop	{r7, pc}
 80067b0:	20020000 	.word	0x20020000
 80067b4:	00000400 	.word	0x00000400
 80067b8:	2001ef98 	.word	0x2001ef98
 80067bc:	2001f4e0 	.word	0x2001f4e0

080067c0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80067c0:	b480      	push	{r7}
 80067c2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80067c4:	4b08      	ldr	r3, [pc, #32]	; (80067e8 <SystemInit+0x28>)
 80067c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80067ca:	4a07      	ldr	r2, [pc, #28]	; (80067e8 <SystemInit+0x28>)
 80067cc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80067d0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80067d4:	4b04      	ldr	r3, [pc, #16]	; (80067e8 <SystemInit+0x28>)
 80067d6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80067da:	609a      	str	r2, [r3, #8]
#endif
}
 80067dc:	bf00      	nop
 80067de:	46bd      	mov	sp, r7
 80067e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067e4:	4770      	bx	lr
 80067e6:	bf00      	nop
 80067e8:	e000ed00 	.word	0xe000ed00

080067ec <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 80067ec:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006824 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 80067f0:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 80067f2:	e003      	b.n	80067fc <LoopCopyDataInit>

080067f4 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 80067f4:	4b0c      	ldr	r3, [pc, #48]	; (8006828 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 80067f6:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 80067f8:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 80067fa:	3104      	adds	r1, #4

080067fc <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 80067fc:	480b      	ldr	r0, [pc, #44]	; (800682c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 80067fe:	4b0c      	ldr	r3, [pc, #48]	; (8006830 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006800:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006802:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006804:	d3f6      	bcc.n	80067f4 <CopyDataInit>
  ldr  r2, =_sbss
 8006806:	4a0b      	ldr	r2, [pc, #44]	; (8006834 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006808:	e002      	b.n	8006810 <LoopFillZerobss>

0800680a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800680a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800680c:	f842 3b04 	str.w	r3, [r2], #4

08006810 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006810:	4b09      	ldr	r3, [pc, #36]	; (8006838 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006812:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006814:	d3f9      	bcc.n	800680a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006816:	f7ff ffd3 	bl	80067c0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800681a:	f004 fb19 	bl	800ae50 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800681e:	f7fd f843 	bl	80038a8 <main>
  bx  lr    
 8006822:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8006824:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006828:	0800f6e8 	.word	0x0800f6e8
  ldr  r0, =_sdata
 800682c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006830:	20000210 	.word	0x20000210
  ldr  r2, =_sbss
 8006834:	20000210 	.word	0x20000210
  ldr  r3, = _ebss
 8006838:	2001f4e0 	.word	0x2001f4e0

0800683c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800683c:	e7fe      	b.n	800683c <ADC_IRQHandler>
	...

08006840 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006840:	b580      	push	{r7, lr}
 8006842:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006844:	4b0e      	ldr	r3, [pc, #56]	; (8006880 <HAL_Init+0x40>)
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	4a0d      	ldr	r2, [pc, #52]	; (8006880 <HAL_Init+0x40>)
 800684a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800684e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006850:	4b0b      	ldr	r3, [pc, #44]	; (8006880 <HAL_Init+0x40>)
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	4a0a      	ldr	r2, [pc, #40]	; (8006880 <HAL_Init+0x40>)
 8006856:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800685a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800685c:	4b08      	ldr	r3, [pc, #32]	; (8006880 <HAL_Init+0x40>)
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	4a07      	ldr	r2, [pc, #28]	; (8006880 <HAL_Init+0x40>)
 8006862:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006866:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006868:	2003      	movs	r0, #3
 800686a:	f000 fd41 	bl	80072f0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800686e:	2000      	movs	r0, #0
 8006870:	f000 f808 	bl	8006884 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006874:	f7ff fb10 	bl	8005e98 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006878:	2300      	movs	r3, #0
}
 800687a:	4618      	mov	r0, r3
 800687c:	bd80      	pop	{r7, pc}
 800687e:	bf00      	nop
 8006880:	40023c00 	.word	0x40023c00

08006884 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006884:	b580      	push	{r7, lr}
 8006886:	b082      	sub	sp, #8
 8006888:	af00      	add	r7, sp, #0
 800688a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800688c:	4b12      	ldr	r3, [pc, #72]	; (80068d8 <HAL_InitTick+0x54>)
 800688e:	681a      	ldr	r2, [r3, #0]
 8006890:	4b12      	ldr	r3, [pc, #72]	; (80068dc <HAL_InitTick+0x58>)
 8006892:	781b      	ldrb	r3, [r3, #0]
 8006894:	4619      	mov	r1, r3
 8006896:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800689a:	fbb3 f3f1 	udiv	r3, r3, r1
 800689e:	fbb2 f3f3 	udiv	r3, r2, r3
 80068a2:	4618      	mov	r0, r3
 80068a4:	f000 fd59 	bl	800735a <HAL_SYSTICK_Config>
 80068a8:	4603      	mov	r3, r0
 80068aa:	2b00      	cmp	r3, #0
 80068ac:	d001      	beq.n	80068b2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80068ae:	2301      	movs	r3, #1
 80068b0:	e00e      	b.n	80068d0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	2b0f      	cmp	r3, #15
 80068b6:	d80a      	bhi.n	80068ce <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80068b8:	2200      	movs	r2, #0
 80068ba:	6879      	ldr	r1, [r7, #4]
 80068bc:	f04f 30ff 	mov.w	r0, #4294967295
 80068c0:	f000 fd21 	bl	8007306 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80068c4:	4a06      	ldr	r2, [pc, #24]	; (80068e0 <HAL_InitTick+0x5c>)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80068ca:	2300      	movs	r3, #0
 80068cc:	e000      	b.n	80068d0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80068ce:	2301      	movs	r3, #1
}
 80068d0:	4618      	mov	r0, r3
 80068d2:	3708      	adds	r7, #8
 80068d4:	46bd      	mov	sp, r7
 80068d6:	bd80      	pop	{r7, pc}
 80068d8:	20000034 	.word	0x20000034
 80068dc:	2000003c 	.word	0x2000003c
 80068e0:	20000038 	.word	0x20000038

080068e4 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80068e4:	b480      	push	{r7}
 80068e6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80068e8:	4b06      	ldr	r3, [pc, #24]	; (8006904 <HAL_IncTick+0x20>)
 80068ea:	781b      	ldrb	r3, [r3, #0]
 80068ec:	461a      	mov	r2, r3
 80068ee:	4b06      	ldr	r3, [pc, #24]	; (8006908 <HAL_IncTick+0x24>)
 80068f0:	681b      	ldr	r3, [r3, #0]
 80068f2:	4413      	add	r3, r2
 80068f4:	4a04      	ldr	r2, [pc, #16]	; (8006908 <HAL_IncTick+0x24>)
 80068f6:	6013      	str	r3, [r2, #0]
}
 80068f8:	bf00      	nop
 80068fa:	46bd      	mov	sp, r7
 80068fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006900:	4770      	bx	lr
 8006902:	bf00      	nop
 8006904:	2000003c 	.word	0x2000003c
 8006908:	2001f4b8 	.word	0x2001f4b8

0800690c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800690c:	b480      	push	{r7}
 800690e:	af00      	add	r7, sp, #0
  return uwTick;
 8006910:	4b03      	ldr	r3, [pc, #12]	; (8006920 <HAL_GetTick+0x14>)
 8006912:	681b      	ldr	r3, [r3, #0]
}
 8006914:	4618      	mov	r0, r3
 8006916:	46bd      	mov	sp, r7
 8006918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691c:	4770      	bx	lr
 800691e:	bf00      	nop
 8006920:	2001f4b8 	.word	0x2001f4b8

08006924 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006924:	b580      	push	{r7, lr}
 8006926:	b084      	sub	sp, #16
 8006928:	af00      	add	r7, sp, #0
 800692a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800692c:	f7ff ffee 	bl	800690c <HAL_GetTick>
 8006930:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006932:	687b      	ldr	r3, [r7, #4]
 8006934:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f1b3 3fff 	cmp.w	r3, #4294967295
 800693c:	d005      	beq.n	800694a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800693e:	4b09      	ldr	r3, [pc, #36]	; (8006964 <HAL_Delay+0x40>)
 8006940:	781b      	ldrb	r3, [r3, #0]
 8006942:	461a      	mov	r2, r3
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	4413      	add	r3, r2
 8006948:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 800694a:	bf00      	nop
 800694c:	f7ff ffde 	bl	800690c <HAL_GetTick>
 8006950:	4602      	mov	r2, r0
 8006952:	68bb      	ldr	r3, [r7, #8]
 8006954:	1ad3      	subs	r3, r2, r3
 8006956:	68fa      	ldr	r2, [r7, #12]
 8006958:	429a      	cmp	r2, r3
 800695a:	d8f7      	bhi.n	800694c <HAL_Delay+0x28>
  {
  }
}
 800695c:	bf00      	nop
 800695e:	3710      	adds	r7, #16
 8006960:	46bd      	mov	sp, r7
 8006962:	bd80      	pop	{r7, pc}
 8006964:	2000003c 	.word	0x2000003c

08006968 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006968:	b580      	push	{r7, lr}
 800696a:	b084      	sub	sp, #16
 800696c:	af00      	add	r7, sp, #0
 800696e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006970:	2300      	movs	r3, #0
 8006972:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	2b00      	cmp	r3, #0
 8006978:	d101      	bne.n	800697e <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 800697a:	2301      	movs	r3, #1
 800697c:	e033      	b.n	80069e6 <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006982:	2b00      	cmp	r3, #0
 8006984:	d109      	bne.n	800699a <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006986:	6878      	ldr	r0, [r7, #4]
 8006988:	f7ff faae 	bl	8005ee8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	2200      	movs	r2, #0
 8006990:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006992:	687b      	ldr	r3, [r7, #4]
 8006994:	2200      	movs	r2, #0
 8006996:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 800699a:	687b      	ldr	r3, [r7, #4]
 800699c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800699e:	f003 0310 	and.w	r3, r3, #16
 80069a2:	2b00      	cmp	r3, #0
 80069a4:	d118      	bne.n	80069d8 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069aa:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80069ae:	f023 0302 	bic.w	r3, r3, #2
 80069b2:	f043 0202 	orr.w	r2, r3, #2
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 80069ba:	6878      	ldr	r0, [r7, #4]
 80069bc:	f000 fa4a 	bl	8006e54 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	2200      	movs	r2, #0
 80069c4:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80069c6:	687b      	ldr	r3, [r7, #4]
 80069c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80069ca:	f023 0303 	bic.w	r3, r3, #3
 80069ce:	f043 0201 	orr.w	r2, r3, #1
 80069d2:	687b      	ldr	r3, [r7, #4]
 80069d4:	641a      	str	r2, [r3, #64]	; 0x40
 80069d6:	e001      	b.n	80069dc <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80069d8:	2301      	movs	r3, #1
 80069da:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	2200      	movs	r2, #0
 80069e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 80069e4:	7bfb      	ldrb	r3, [r7, #15]
}
 80069e6:	4618      	mov	r0, r3
 80069e8:	3710      	adds	r7, #16
 80069ea:	46bd      	mov	sp, r7
 80069ec:	bd80      	pop	{r7, pc}
	...

080069f0 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef* hadc, uint32_t* pData, uint32_t Length)
{
 80069f0:	b580      	push	{r7, lr}
 80069f2:	b086      	sub	sp, #24
 80069f4:	af00      	add	r7, sp, #0
 80069f6:	60f8      	str	r0, [r7, #12]
 80069f8:	60b9      	str	r1, [r7, #8]
 80069fa:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80069fc:	2300      	movs	r3, #0
 80069fe:	613b      	str	r3, [r7, #16]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006a06:	2b01      	cmp	r3, #1
 8006a08:	d101      	bne.n	8006a0e <HAL_ADC_Start_DMA+0x1e>
 8006a0a:	2302      	movs	r3, #2
 8006a0c:	e0cc      	b.n	8006ba8 <HAL_ADC_Start_DMA+0x1b8>
 8006a0e:	68fb      	ldr	r3, [r7, #12]
 8006a10:	2201      	movs	r2, #1
 8006a12:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	689b      	ldr	r3, [r3, #8]
 8006a1c:	f003 0301 	and.w	r3, r3, #1
 8006a20:	2b01      	cmp	r3, #1
 8006a22:	d018      	beq.n	8006a56 <HAL_ADC_Start_DMA+0x66>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8006a24:	68fb      	ldr	r3, [r7, #12]
 8006a26:	681b      	ldr	r3, [r3, #0]
 8006a28:	689a      	ldr	r2, [r3, #8]
 8006a2a:	68fb      	ldr	r3, [r7, #12]
 8006a2c:	681b      	ldr	r3, [r3, #0]
 8006a2e:	f042 0201 	orr.w	r2, r2, #1
 8006a32:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8006a34:	4b5e      	ldr	r3, [pc, #376]	; (8006bb0 <HAL_ADC_Start_DMA+0x1c0>)
 8006a36:	681b      	ldr	r3, [r3, #0]
 8006a38:	4a5e      	ldr	r2, [pc, #376]	; (8006bb4 <HAL_ADC_Start_DMA+0x1c4>)
 8006a3a:	fba2 2303 	umull	r2, r3, r2, r3
 8006a3e:	0c9a      	lsrs	r2, r3, #18
 8006a40:	4613      	mov	r3, r2
 8006a42:	005b      	lsls	r3, r3, #1
 8006a44:	4413      	add	r3, r2
 8006a46:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006a48:	e002      	b.n	8006a50 <HAL_ADC_Start_DMA+0x60>
    {
      counter--;
 8006a4a:	693b      	ldr	r3, [r7, #16]
 8006a4c:	3b01      	subs	r3, #1
 8006a4e:	613b      	str	r3, [r7, #16]
    while(counter != 0U)
 8006a50:	693b      	ldr	r3, [r7, #16]
 8006a52:	2b00      	cmp	r3, #0
 8006a54:	d1f9      	bne.n	8006a4a <HAL_ADC_Start_DMA+0x5a>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	689b      	ldr	r3, [r3, #8]
 8006a5c:	f003 0301 	and.w	r3, r3, #1
 8006a60:	2b01      	cmp	r3, #1
 8006a62:	f040 80a0 	bne.w	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8006a66:	68fb      	ldr	r3, [r7, #12]
 8006a68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a6a:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8006a6e:	f023 0301 	bic.w	r3, r3, #1
 8006a72:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	685b      	ldr	r3, [r3, #4]
 8006a80:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006a84:	2b00      	cmp	r3, #0
 8006a86:	d007      	beq.n	8006a98 <HAL_ADC_Start_DMA+0xa8>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 8006a88:	68fb      	ldr	r3, [r7, #12]
 8006a8a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a8c:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8006a90:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8006a98:	68fb      	ldr	r3, [r7, #12]
 8006a9a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006a9c:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8006aa0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006aa4:	d106      	bne.n	8006ab4 <HAL_ADC_Start_DMA+0xc4>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8006aa6:	68fb      	ldr	r3, [r7, #12]
 8006aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006aaa:	f023 0206 	bic.w	r2, r3, #6
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	645a      	str	r2, [r3, #68]	; 0x44
 8006ab2:	e002      	b.n	8006aba <HAL_ADC_Start_DMA+0xca>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8006ab4:	68fb      	ldr	r3, [r7, #12]
 8006ab6:	2200      	movs	r2, #0
 8006ab8:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);   
 8006aba:	68fb      	ldr	r3, [r7, #12]
 8006abc:	2200      	movs	r2, #0
 8006abe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006ac2:	4b3d      	ldr	r3, [pc, #244]	; (8006bb8 <HAL_ADC_Start_DMA+0x1c8>)
 8006ac4:	617b      	str	r3, [r7, #20]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8006ac6:	68fb      	ldr	r3, [r7, #12]
 8006ac8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006aca:	4a3c      	ldr	r2, [pc, #240]	; (8006bbc <HAL_ADC_Start_DMA+0x1cc>)
 8006acc:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8006ace:	68fb      	ldr	r3, [r7, #12]
 8006ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ad2:	4a3b      	ldr	r2, [pc, #236]	; (8006bc0 <HAL_ADC_Start_DMA+0x1d0>)
 8006ad4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8006ad6:	68fb      	ldr	r3, [r7, #12]
 8006ad8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006ada:	4a3a      	ldr	r2, [pc, #232]	; (8006bc4 <HAL_ADC_Start_DMA+0x1d4>)
 8006adc:	64da      	str	r2, [r3, #76]	; 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */
    
    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8006ade:	68fb      	ldr	r3, [r7, #12]
 8006ae0:	681b      	ldr	r3, [r3, #0]
 8006ae2:	f06f 0222 	mvn.w	r2, #34	; 0x22
 8006ae6:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8006ae8:	68fb      	ldr	r3, [r7, #12]
 8006aea:	681b      	ldr	r3, [r3, #0]
 8006aec:	685a      	ldr	r2, [r3, #4]
 8006aee:	68fb      	ldr	r3, [r7, #12]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	f042 6280 	orr.w	r2, r2, #67108864	; 0x4000000
 8006af6:	605a      	str	r2, [r3, #4]
    
    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	681b      	ldr	r3, [r3, #0]
 8006afc:	689a      	ldr	r2, [r3, #8]
 8006afe:	68fb      	ldr	r3, [r7, #12]
 8006b00:	681b      	ldr	r3, [r3, #0]
 8006b02:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8006b06:	609a      	str	r2, [r3, #8]
    
    /* Start the DMA channel */
    HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	6b98      	ldr	r0, [r3, #56]	; 0x38
 8006b0c:	68fb      	ldr	r3, [r7, #12]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	334c      	adds	r3, #76	; 0x4c
 8006b12:	4619      	mov	r1, r3
 8006b14:	68ba      	ldr	r2, [r7, #8]
 8006b16:	687b      	ldr	r3, [r7, #4]
 8006b18:	f000 fcda 	bl	80074d0 <HAL_DMA_Start_IT>
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8006b1c:	697b      	ldr	r3, [r7, #20]
 8006b1e:	685b      	ldr	r3, [r3, #4]
 8006b20:	f003 031f 	and.w	r3, r3, #31
 8006b24:	2b00      	cmp	r3, #0
 8006b26:	d12a      	bne.n	8006b7e <HAL_ADC_Start_DMA+0x18e>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 8006b28:	68fb      	ldr	r3, [r7, #12]
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	4a26      	ldr	r2, [pc, #152]	; (8006bc8 <HAL_ADC_Start_DMA+0x1d8>)
 8006b2e:	4293      	cmp	r3, r2
 8006b30:	d015      	beq.n	8006b5e <HAL_ADC_Start_DMA+0x16e>
 8006b32:	68fb      	ldr	r3, [r7, #12]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	4a25      	ldr	r2, [pc, #148]	; (8006bcc <HAL_ADC_Start_DMA+0x1dc>)
 8006b38:	4293      	cmp	r3, r2
 8006b3a:	d105      	bne.n	8006b48 <HAL_ADC_Start_DMA+0x158>
 8006b3c:	4b1e      	ldr	r3, [pc, #120]	; (8006bb8 <HAL_ADC_Start_DMA+0x1c8>)
 8006b3e:	685b      	ldr	r3, [r3, #4]
 8006b40:	f003 031f 	and.w	r3, r3, #31
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d00a      	beq.n	8006b5e <HAL_ADC_Start_DMA+0x16e>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 8006b48:	68fb      	ldr	r3, [r7, #12]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	4a20      	ldr	r2, [pc, #128]	; (8006bd0 <HAL_ADC_Start_DMA+0x1e0>)
 8006b4e:	4293      	cmp	r3, r2
 8006b50:	d129      	bne.n	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
 8006b52:	4b19      	ldr	r3, [pc, #100]	; (8006bb8 <HAL_ADC_Start_DMA+0x1c8>)
 8006b54:	685b      	ldr	r3, [r3, #4]
 8006b56:	f003 031f 	and.w	r3, r3, #31
 8006b5a:	2b0f      	cmp	r3, #15
 8006b5c:	d823      	bhi.n	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 8006b5e:	68fb      	ldr	r3, [r7, #12]
 8006b60:	681b      	ldr	r3, [r3, #0]
 8006b62:	689b      	ldr	r3, [r3, #8]
 8006b64:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d11c      	bne.n	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b6c:	68fb      	ldr	r3, [r7, #12]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	689a      	ldr	r2, [r3, #8]
 8006b72:	68fb      	ldr	r3, [r7, #12]
 8006b74:	681b      	ldr	r3, [r3, #0]
 8006b76:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006b7a:	609a      	str	r2, [r3, #8]
 8006b7c:	e013      	b.n	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8006b7e:	68fb      	ldr	r3, [r7, #12]
 8006b80:	681b      	ldr	r3, [r3, #0]
 8006b82:	4a11      	ldr	r2, [pc, #68]	; (8006bc8 <HAL_ADC_Start_DMA+0x1d8>)
 8006b84:	4293      	cmp	r3, r2
 8006b86:	d10e      	bne.n	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
 8006b88:	68fb      	ldr	r3, [r7, #12]
 8006b8a:	681b      	ldr	r3, [r3, #0]
 8006b8c:	689b      	ldr	r3, [r3, #8]
 8006b8e:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8006b92:	2b00      	cmp	r3, #0
 8006b94:	d107      	bne.n	8006ba6 <HAL_ADC_Start_DMA+0x1b6>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8006b96:	68fb      	ldr	r3, [r7, #12]
 8006b98:	681b      	ldr	r3, [r3, #0]
 8006b9a:	689a      	ldr	r2, [r3, #8]
 8006b9c:	68fb      	ldr	r3, [r7, #12]
 8006b9e:	681b      	ldr	r3, [r3, #0]
 8006ba0:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8006ba4:	609a      	str	r2, [r3, #8]
      }
    }
  }
  
  /* Return function status */
  return HAL_OK;
 8006ba6:	2300      	movs	r3, #0
}
 8006ba8:	4618      	mov	r0, r3
 8006baa:	3718      	adds	r7, #24
 8006bac:	46bd      	mov	sp, r7
 8006bae:	bd80      	pop	{r7, pc}
 8006bb0:	20000034 	.word	0x20000034
 8006bb4:	431bde83 	.word	0x431bde83
 8006bb8:	40012300 	.word	0x40012300
 8006bbc:	0800704d 	.word	0x0800704d
 8006bc0:	08007107 	.word	0x08007107
 8006bc4:	08007123 	.word	0x08007123
 8006bc8:	40012000 	.word	0x40012000
 8006bcc:	40012100 	.word	0x40012100
 8006bd0:	40012200 	.word	0x40012200

08006bd4 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006bd4:	b480      	push	{r7}
 8006bd6:	b083      	sub	sp, #12
 8006bd8:	af00      	add	r7, sp, #0
 8006bda:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 8006bdc:	bf00      	nop
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef* hadc)
{
 8006be8:	b480      	push	{r7}
 8006bea:	b083      	sub	sp, #12
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8006bf0:	bf00      	nop
 8006bf2:	370c      	adds	r7, #12
 8006bf4:	46bd      	mov	sp, r7
 8006bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bfa:	4770      	bx	lr

08006bfc <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8006bfc:	b480      	push	{r7}
 8006bfe:	b083      	sub	sp, #12
 8006c00:	af00      	add	r7, sp, #0
 8006c02:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8006c04:	bf00      	nop
 8006c06:	370c      	adds	r7, #12
 8006c08:	46bd      	mov	sp, r7
 8006c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c0e:	4770      	bx	lr

08006c10 <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8006c10:	b480      	push	{r7}
 8006c12:	b085      	sub	sp, #20
 8006c14:	af00      	add	r7, sp, #0
 8006c16:	6078      	str	r0, [r7, #4]
 8006c18:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8006c1a:	2300      	movs	r3, #0
 8006c1c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006c24:	2b01      	cmp	r3, #1
 8006c26:	d101      	bne.n	8006c2c <HAL_ADC_ConfigChannel+0x1c>
 8006c28:	2302      	movs	r3, #2
 8006c2a:	e105      	b.n	8006e38 <HAL_ADC_ConfigChannel+0x228>
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	2201      	movs	r2, #1
 8006c30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8006c34:	683b      	ldr	r3, [r7, #0]
 8006c36:	681b      	ldr	r3, [r3, #0]
 8006c38:	2b09      	cmp	r3, #9
 8006c3a:	d925      	bls.n	8006c88 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	681b      	ldr	r3, [r3, #0]
 8006c40:	68d9      	ldr	r1, [r3, #12]
 8006c42:	683b      	ldr	r3, [r7, #0]
 8006c44:	681b      	ldr	r3, [r3, #0]
 8006c46:	b29b      	uxth	r3, r3
 8006c48:	461a      	mov	r2, r3
 8006c4a:	4613      	mov	r3, r2
 8006c4c:	005b      	lsls	r3, r3, #1
 8006c4e:	4413      	add	r3, r2
 8006c50:	3b1e      	subs	r3, #30
 8006c52:	2207      	movs	r2, #7
 8006c54:	fa02 f303 	lsl.w	r3, r2, r3
 8006c58:	43da      	mvns	r2, r3
 8006c5a:	687b      	ldr	r3, [r7, #4]
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	400a      	ands	r2, r1
 8006c60:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	68d9      	ldr	r1, [r3, #12]
 8006c68:	683b      	ldr	r3, [r7, #0]
 8006c6a:	689a      	ldr	r2, [r3, #8]
 8006c6c:	683b      	ldr	r3, [r7, #0]
 8006c6e:	681b      	ldr	r3, [r3, #0]
 8006c70:	b29b      	uxth	r3, r3
 8006c72:	4618      	mov	r0, r3
 8006c74:	4603      	mov	r3, r0
 8006c76:	005b      	lsls	r3, r3, #1
 8006c78:	4403      	add	r3, r0
 8006c7a:	3b1e      	subs	r3, #30
 8006c7c:	409a      	lsls	r2, r3
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	430a      	orrs	r2, r1
 8006c84:	60da      	str	r2, [r3, #12]
 8006c86:	e022      	b.n	8006cce <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8006c88:	687b      	ldr	r3, [r7, #4]
 8006c8a:	681b      	ldr	r3, [r3, #0]
 8006c8c:	6919      	ldr	r1, [r3, #16]
 8006c8e:	683b      	ldr	r3, [r7, #0]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	b29b      	uxth	r3, r3
 8006c94:	461a      	mov	r2, r3
 8006c96:	4613      	mov	r3, r2
 8006c98:	005b      	lsls	r3, r3, #1
 8006c9a:	4413      	add	r3, r2
 8006c9c:	2207      	movs	r2, #7
 8006c9e:	fa02 f303 	lsl.w	r3, r2, r3
 8006ca2:	43da      	mvns	r2, r3
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	681b      	ldr	r3, [r3, #0]
 8006ca8:	400a      	ands	r2, r1
 8006caa:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	6919      	ldr	r1, [r3, #16]
 8006cb2:	683b      	ldr	r3, [r7, #0]
 8006cb4:	689a      	ldr	r2, [r3, #8]
 8006cb6:	683b      	ldr	r3, [r7, #0]
 8006cb8:	681b      	ldr	r3, [r3, #0]
 8006cba:	b29b      	uxth	r3, r3
 8006cbc:	4618      	mov	r0, r3
 8006cbe:	4603      	mov	r3, r0
 8006cc0:	005b      	lsls	r3, r3, #1
 8006cc2:	4403      	add	r3, r0
 8006cc4:	409a      	lsls	r2, r3
 8006cc6:	687b      	ldr	r3, [r7, #4]
 8006cc8:	681b      	ldr	r3, [r3, #0]
 8006cca:	430a      	orrs	r2, r1
 8006ccc:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8006cce:	683b      	ldr	r3, [r7, #0]
 8006cd0:	685b      	ldr	r3, [r3, #4]
 8006cd2:	2b06      	cmp	r3, #6
 8006cd4:	d824      	bhi.n	8006d20 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8006cd6:	687b      	ldr	r3, [r7, #4]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006cdc:	683b      	ldr	r3, [r7, #0]
 8006cde:	685a      	ldr	r2, [r3, #4]
 8006ce0:	4613      	mov	r3, r2
 8006ce2:	009b      	lsls	r3, r3, #2
 8006ce4:	4413      	add	r3, r2
 8006ce6:	3b05      	subs	r3, #5
 8006ce8:	221f      	movs	r2, #31
 8006cea:	fa02 f303 	lsl.w	r3, r2, r3
 8006cee:	43da      	mvns	r2, r3
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	400a      	ands	r2, r1
 8006cf6:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8006cfe:	683b      	ldr	r3, [r7, #0]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	b29b      	uxth	r3, r3
 8006d04:	4618      	mov	r0, r3
 8006d06:	683b      	ldr	r3, [r7, #0]
 8006d08:	685a      	ldr	r2, [r3, #4]
 8006d0a:	4613      	mov	r3, r2
 8006d0c:	009b      	lsls	r3, r3, #2
 8006d0e:	4413      	add	r3, r2
 8006d10:	3b05      	subs	r3, #5
 8006d12:	fa00 f203 	lsl.w	r2, r0, r3
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	681b      	ldr	r3, [r3, #0]
 8006d1a:	430a      	orrs	r2, r1
 8006d1c:	635a      	str	r2, [r3, #52]	; 0x34
 8006d1e:	e04c      	b.n	8006dba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8006d20:	683b      	ldr	r3, [r7, #0]
 8006d22:	685b      	ldr	r3, [r3, #4]
 8006d24:	2b0c      	cmp	r3, #12
 8006d26:	d824      	bhi.n	8006d72 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	681b      	ldr	r3, [r3, #0]
 8006d2c:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006d2e:	683b      	ldr	r3, [r7, #0]
 8006d30:	685a      	ldr	r2, [r3, #4]
 8006d32:	4613      	mov	r3, r2
 8006d34:	009b      	lsls	r3, r3, #2
 8006d36:	4413      	add	r3, r2
 8006d38:	3b23      	subs	r3, #35	; 0x23
 8006d3a:	221f      	movs	r2, #31
 8006d3c:	fa02 f303 	lsl.w	r3, r2, r3
 8006d40:	43da      	mvns	r2, r3
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	400a      	ands	r2, r1
 8006d48:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	6b19      	ldr	r1, [r3, #48]	; 0x30
 8006d50:	683b      	ldr	r3, [r7, #0]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	b29b      	uxth	r3, r3
 8006d56:	4618      	mov	r0, r3
 8006d58:	683b      	ldr	r3, [r7, #0]
 8006d5a:	685a      	ldr	r2, [r3, #4]
 8006d5c:	4613      	mov	r3, r2
 8006d5e:	009b      	lsls	r3, r3, #2
 8006d60:	4413      	add	r3, r2
 8006d62:	3b23      	subs	r3, #35	; 0x23
 8006d64:	fa00 f203 	lsl.w	r2, r0, r3
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	681b      	ldr	r3, [r3, #0]
 8006d6c:	430a      	orrs	r2, r1
 8006d6e:	631a      	str	r2, [r3, #48]	; 0x30
 8006d70:	e023      	b.n	8006dba <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	681b      	ldr	r3, [r3, #0]
 8006d76:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006d78:	683b      	ldr	r3, [r7, #0]
 8006d7a:	685a      	ldr	r2, [r3, #4]
 8006d7c:	4613      	mov	r3, r2
 8006d7e:	009b      	lsls	r3, r3, #2
 8006d80:	4413      	add	r3, r2
 8006d82:	3b41      	subs	r3, #65	; 0x41
 8006d84:	221f      	movs	r2, #31
 8006d86:	fa02 f303 	lsl.w	r3, r2, r3
 8006d8a:	43da      	mvns	r2, r3
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	400a      	ands	r2, r1
 8006d92:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8006d94:	687b      	ldr	r3, [r7, #4]
 8006d96:	681b      	ldr	r3, [r3, #0]
 8006d98:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006d9a:	683b      	ldr	r3, [r7, #0]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	b29b      	uxth	r3, r3
 8006da0:	4618      	mov	r0, r3
 8006da2:	683b      	ldr	r3, [r7, #0]
 8006da4:	685a      	ldr	r2, [r3, #4]
 8006da6:	4613      	mov	r3, r2
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	3b41      	subs	r3, #65	; 0x41
 8006dae:	fa00 f203 	lsl.w	r2, r0, r3
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	430a      	orrs	r2, r1
 8006db8:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006dba:	4b22      	ldr	r3, [pc, #136]	; (8006e44 <HAL_ADC_ConfigChannel+0x234>)
 8006dbc:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8006dbe:	687b      	ldr	r3, [r7, #4]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	4a21      	ldr	r2, [pc, #132]	; (8006e48 <HAL_ADC_ConfigChannel+0x238>)
 8006dc4:	4293      	cmp	r3, r2
 8006dc6:	d109      	bne.n	8006ddc <HAL_ADC_ConfigChannel+0x1cc>
 8006dc8:	683b      	ldr	r3, [r7, #0]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	2b12      	cmp	r3, #18
 8006dce:	d105      	bne.n	8006ddc <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	685b      	ldr	r3, [r3, #4]
 8006dd4:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8006dd8:	68fb      	ldr	r3, [r7, #12]
 8006dda:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8006ddc:	687b      	ldr	r3, [r7, #4]
 8006dde:	681b      	ldr	r3, [r3, #0]
 8006de0:	4a19      	ldr	r2, [pc, #100]	; (8006e48 <HAL_ADC_ConfigChannel+0x238>)
 8006de2:	4293      	cmp	r3, r2
 8006de4:	d123      	bne.n	8006e2e <HAL_ADC_ConfigChannel+0x21e>
 8006de6:	683b      	ldr	r3, [r7, #0]
 8006de8:	681b      	ldr	r3, [r3, #0]
 8006dea:	2b10      	cmp	r3, #16
 8006dec:	d003      	beq.n	8006df6 <HAL_ADC_ConfigChannel+0x1e6>
 8006dee:	683b      	ldr	r3, [r7, #0]
 8006df0:	681b      	ldr	r3, [r3, #0]
 8006df2:	2b11      	cmp	r3, #17
 8006df4:	d11b      	bne.n	8006e2e <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8006df6:	68fb      	ldr	r3, [r7, #12]
 8006df8:	685b      	ldr	r3, [r3, #4]
 8006dfa:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8006dfe:	68fb      	ldr	r3, [r7, #12]
 8006e00:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 8006e02:	683b      	ldr	r3, [r7, #0]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	2b10      	cmp	r3, #16
 8006e08:	d111      	bne.n	8006e2e <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8006e0a:	4b10      	ldr	r3, [pc, #64]	; (8006e4c <HAL_ADC_ConfigChannel+0x23c>)
 8006e0c:	681b      	ldr	r3, [r3, #0]
 8006e0e:	4a10      	ldr	r2, [pc, #64]	; (8006e50 <HAL_ADC_ConfigChannel+0x240>)
 8006e10:	fba2 2303 	umull	r2, r3, r2, r3
 8006e14:	0c9a      	lsrs	r2, r3, #18
 8006e16:	4613      	mov	r3, r2
 8006e18:	009b      	lsls	r3, r3, #2
 8006e1a:	4413      	add	r3, r2
 8006e1c:	005b      	lsls	r3, r3, #1
 8006e1e:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006e20:	e002      	b.n	8006e28 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8006e22:	68bb      	ldr	r3, [r7, #8]
 8006e24:	3b01      	subs	r3, #1
 8006e26:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 8006e28:	68bb      	ldr	r3, [r7, #8]
 8006e2a:	2b00      	cmp	r3, #0
 8006e2c:	d1f9      	bne.n	8006e22 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006e2e:	687b      	ldr	r3, [r7, #4]
 8006e30:	2200      	movs	r2, #0
 8006e32:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8006e36:	2300      	movs	r3, #0
}
 8006e38:	4618      	mov	r0, r3
 8006e3a:	3714      	adds	r7, #20
 8006e3c:	46bd      	mov	sp, r7
 8006e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e42:	4770      	bx	lr
 8006e44:	40012300 	.word	0x40012300
 8006e48:	40012000 	.word	0x40012000
 8006e4c:	20000034 	.word	0x20000034
 8006e50:	431bde83 	.word	0x431bde83

08006e54 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006e54:	b480      	push	{r7}
 8006e56:	b085      	sub	sp, #20
 8006e58:	af00      	add	r7, sp, #0
 8006e5a:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8006e5c:	4b79      	ldr	r3, [pc, #484]	; (8007044 <ADC_Init+0x1f0>)
 8006e5e:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8006e60:	68fb      	ldr	r3, [r7, #12]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8006e6c:	68fb      	ldr	r3, [r7, #12]
 8006e6e:	685a      	ldr	r2, [r3, #4]
 8006e70:	687b      	ldr	r3, [r7, #4]
 8006e72:	685b      	ldr	r3, [r3, #4]
 8006e74:	431a      	orrs	r2, r3
 8006e76:	68fb      	ldr	r3, [r7, #12]
 8006e78:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8006e7a:	687b      	ldr	r3, [r7, #4]
 8006e7c:	681b      	ldr	r3, [r3, #0]
 8006e7e:	685a      	ldr	r2, [r3, #4]
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006e88:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	681b      	ldr	r3, [r3, #0]
 8006e8e:	6859      	ldr	r1, [r3, #4]
 8006e90:	687b      	ldr	r3, [r7, #4]
 8006e92:	691b      	ldr	r3, [r3, #16]
 8006e94:	021a      	lsls	r2, r3, #8
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	430a      	orrs	r2, r1
 8006e9c:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	681b      	ldr	r3, [r3, #0]
 8006ea8:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8006eac:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	681b      	ldr	r3, [r3, #0]
 8006eb2:	6859      	ldr	r1, [r3, #4]
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	689a      	ldr	r2, [r3, #8]
 8006eb8:	687b      	ldr	r3, [r7, #4]
 8006eba:	681b      	ldr	r3, [r3, #0]
 8006ebc:	430a      	orrs	r2, r1
 8006ebe:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	689a      	ldr	r2, [r3, #8]
 8006ec6:	687b      	ldr	r3, [r7, #4]
 8006ec8:	681b      	ldr	r3, [r3, #0]
 8006eca:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006ece:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	681b      	ldr	r3, [r3, #0]
 8006ed4:	6899      	ldr	r1, [r3, #8]
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	68da      	ldr	r2, [r3, #12]
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	430a      	orrs	r2, r1
 8006ee0:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8006ee2:	687b      	ldr	r3, [r7, #4]
 8006ee4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ee6:	4a58      	ldr	r2, [pc, #352]	; (8007048 <ADC_Init+0x1f4>)
 8006ee8:	4293      	cmp	r3, r2
 8006eea:	d022      	beq.n	8006f32 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	689a      	ldr	r2, [r3, #8]
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	681b      	ldr	r3, [r3, #0]
 8006ef6:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006efa:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8006efc:	687b      	ldr	r3, [r7, #4]
 8006efe:	681b      	ldr	r3, [r3, #0]
 8006f00:	6899      	ldr	r1, [r3, #8]
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	681b      	ldr	r3, [r3, #0]
 8006f0a:	430a      	orrs	r2, r1
 8006f0c:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	681b      	ldr	r3, [r3, #0]
 8006f12:	689a      	ldr	r2, [r3, #8]
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	681b      	ldr	r3, [r3, #0]
 8006f18:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006f1c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	681b      	ldr	r3, [r3, #0]
 8006f22:	6899      	ldr	r1, [r3, #8]
 8006f24:	687b      	ldr	r3, [r7, #4]
 8006f26:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006f28:	687b      	ldr	r3, [r7, #4]
 8006f2a:	681b      	ldr	r3, [r3, #0]
 8006f2c:	430a      	orrs	r2, r1
 8006f2e:	609a      	str	r2, [r3, #8]
 8006f30:	e00f      	b.n	8006f52 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	681b      	ldr	r3, [r3, #0]
 8006f36:	689a      	ldr	r2, [r3, #8]
 8006f38:	687b      	ldr	r3, [r7, #4]
 8006f3a:	681b      	ldr	r3, [r3, #0]
 8006f3c:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006f40:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	689a      	ldr	r2, [r3, #8]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	681b      	ldr	r3, [r3, #0]
 8006f4c:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8006f50:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	689a      	ldr	r2, [r3, #8]
 8006f58:	687b      	ldr	r3, [r7, #4]
 8006f5a:	681b      	ldr	r3, [r3, #0]
 8006f5c:	f022 0202 	bic.w	r2, r2, #2
 8006f60:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8006f62:	687b      	ldr	r3, [r7, #4]
 8006f64:	681b      	ldr	r3, [r3, #0]
 8006f66:	6899      	ldr	r1, [r3, #8]
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	7e1b      	ldrb	r3, [r3, #24]
 8006f6c:	005a      	lsls	r2, r3, #1
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	681b      	ldr	r3, [r3, #0]
 8006f72:	430a      	orrs	r2, r1
 8006f74:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	f893 3020 	ldrb.w	r3, [r3, #32]
 8006f7c:	2b00      	cmp	r3, #0
 8006f7e:	d01b      	beq.n	8006fb8 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	681b      	ldr	r3, [r3, #0]
 8006f84:	685a      	ldr	r2, [r3, #4]
 8006f86:	687b      	ldr	r3, [r7, #4]
 8006f88:	681b      	ldr	r3, [r3, #0]
 8006f8a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006f8e:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8006f90:	687b      	ldr	r3, [r7, #4]
 8006f92:	681b      	ldr	r3, [r3, #0]
 8006f94:	685a      	ldr	r2, [r3, #4]
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	681b      	ldr	r3, [r3, #0]
 8006f9a:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 8006f9e:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	6859      	ldr	r1, [r3, #4]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006faa:	3b01      	subs	r3, #1
 8006fac:	035a      	lsls	r2, r3, #13
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	430a      	orrs	r2, r1
 8006fb4:	605a      	str	r2, [r3, #4]
 8006fb6:	e007      	b.n	8006fc8 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	681b      	ldr	r3, [r3, #0]
 8006fbc:	685a      	ldr	r2, [r3, #4]
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006fc6:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8006fc8:	687b      	ldr	r3, [r7, #4]
 8006fca:	681b      	ldr	r3, [r3, #0]
 8006fcc:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	681b      	ldr	r3, [r3, #0]
 8006fd2:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8006fd6:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8006fd8:	687b      	ldr	r3, [r7, #4]
 8006fda:	681b      	ldr	r3, [r3, #0]
 8006fdc:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8006fde:	687b      	ldr	r3, [r7, #4]
 8006fe0:	69db      	ldr	r3, [r3, #28]
 8006fe2:	3b01      	subs	r3, #1
 8006fe4:	051a      	lsls	r2, r3, #20
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	681b      	ldr	r3, [r3, #0]
 8006fea:	430a      	orrs	r2, r1
 8006fec:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8006fee:	687b      	ldr	r3, [r7, #4]
 8006ff0:	681b      	ldr	r3, [r3, #0]
 8006ff2:	689a      	ldr	r2, [r3, #8]
 8006ff4:	687b      	ldr	r3, [r7, #4]
 8006ff6:	681b      	ldr	r3, [r3, #0]
 8006ff8:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 8006ffc:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8006ffe:	687b      	ldr	r3, [r7, #4]
 8007000:	681b      	ldr	r3, [r3, #0]
 8007002:	6899      	ldr	r1, [r3, #8]
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 800700a:	025a      	lsls	r2, r3, #9
 800700c:	687b      	ldr	r3, [r7, #4]
 800700e:	681b      	ldr	r3, [r3, #0]
 8007010:	430a      	orrs	r2, r1
 8007012:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8007014:	687b      	ldr	r3, [r7, #4]
 8007016:	681b      	ldr	r3, [r3, #0]
 8007018:	689a      	ldr	r2, [r3, #8]
 800701a:	687b      	ldr	r3, [r7, #4]
 800701c:	681b      	ldr	r3, [r3, #0]
 800701e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8007022:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	681b      	ldr	r3, [r3, #0]
 8007028:	6899      	ldr	r1, [r3, #8]
 800702a:	687b      	ldr	r3, [r7, #4]
 800702c:	695b      	ldr	r3, [r3, #20]
 800702e:	029a      	lsls	r2, r3, #10
 8007030:	687b      	ldr	r3, [r7, #4]
 8007032:	681b      	ldr	r3, [r3, #0]
 8007034:	430a      	orrs	r2, r1
 8007036:	609a      	str	r2, [r3, #8]
}
 8007038:	bf00      	nop
 800703a:	3714      	adds	r7, #20
 800703c:	46bd      	mov	sp, r7
 800703e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007042:	4770      	bx	lr
 8007044:	40012300 	.word	0x40012300
 8007048:	0f000001 	.word	0x0f000001

0800704c <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)   
{
 800704c:	b580      	push	{r7, lr}
 800704e:	b084      	sub	sp, #16
 8007050:	af00      	add	r7, sp, #0
 8007052:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007058:	60fb      	str	r3, [r7, #12]
  
  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800705a:	68fb      	ldr	r3, [r7, #12]
 800705c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800705e:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8007062:	2b00      	cmp	r3, #0
 8007064:	d13c      	bne.n	80070e0 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800706e:	68fb      	ldr	r3, [r7, #12]
 8007070:	641a      	str	r2, [r3, #64]	; 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007072:	68fb      	ldr	r3, [r7, #12]
 8007074:	681b      	ldr	r3, [r3, #0]
 8007076:	689b      	ldr	r3, [r3, #8]
 8007078:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d12b      	bne.n	80070d8 <ADC_DMAConvCplt+0x8c>
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	7e1b      	ldrb	r3, [r3, #24]
    if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007084:	2b00      	cmp	r3, #0
 8007086:	d127      	bne.n	80070d8 <ADC_DMAConvCplt+0x8c>
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 8007088:	68fb      	ldr	r3, [r7, #12]
 800708a:	681b      	ldr	r3, [r3, #0]
 800708c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800708e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
       (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007092:	2b00      	cmp	r3, #0
 8007094:	d006      	beq.n	80070a4 <ADC_DMAConvCplt+0x58>
        HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007096:	68fb      	ldr	r3, [r7, #12]
 8007098:	681b      	ldr	r3, [r3, #0]
 800709a:	689b      	ldr	r3, [r3, #8]
 800709c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
       (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) || 
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d119      	bne.n	80070d8 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 80070a4:	68fb      	ldr	r3, [r7, #12]
 80070a6:	681b      	ldr	r3, [r3, #0]
 80070a8:	685a      	ldr	r2, [r3, #4]
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	f022 0220 	bic.w	r2, r2, #32
 80070b2:	605a      	str	r2, [r3, #4]
      
      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070b8:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	641a      	str	r2, [r3, #64]	; 0x40
      
      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80070c0:	68fb      	ldr	r3, [r7, #12]
 80070c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070c4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80070c8:	2b00      	cmp	r3, #0
 80070ca:	d105      	bne.n	80070d8 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070d0:	f043 0201 	orr.w	r2, r3, #1
 80070d4:	68fb      	ldr	r3, [r7, #12]
 80070d6:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80070d8:	68f8      	ldr	r0, [r7, #12]
 80070da:	f7ff fd7b 	bl	8006bd4 <HAL_ADC_ConvCpltCallback>
	{
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80070de:	e00e      	b.n	80070fe <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80070e4:	f003 0310 	and.w	r3, r3, #16
 80070e8:	2b00      	cmp	r3, #0
 80070ea:	d003      	beq.n	80070f4 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80070ec:	68f8      	ldr	r0, [r7, #12]
 80070ee:	f7ff fd85 	bl	8006bfc <HAL_ADC_ErrorCallback>
}
 80070f2:	e004      	b.n	80070fe <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80070f8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80070fa:	6878      	ldr	r0, [r7, #4]
 80070fc:	4798      	blx	r3
}
 80070fe:	bf00      	nop
 8007100:	3710      	adds	r7, #16
 8007102:	46bd      	mov	sp, r7
 8007104:	bd80      	pop	{r7, pc}

08007106 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)   
{
 8007106:	b580      	push	{r7, lr}
 8007108:	b084      	sub	sp, #16
 800710a:	af00      	add	r7, sp, #0
 800710c:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800710e:	687b      	ldr	r3, [r7, #4]
 8007110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007112:	60fb      	str	r3, [r7, #12]
   /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8007114:	68f8      	ldr	r0, [r7, #12]
 8007116:	f7ff fd67 	bl	8006be8 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800711a:	bf00      	nop
 800711c:	3710      	adds	r7, #16
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)   
{
 8007122:	b580      	push	{r7, lr}
 8007124:	b084      	sub	sp, #16
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef* hadc = ( ADC_HandleTypeDef* )((DMA_HandleTypeDef* )hdma)->Parent;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800712e:	60fb      	str	r3, [r7, #12]
  hadc->State= HAL_ADC_STATE_ERROR_DMA;
 8007130:	68fb      	ldr	r3, [r7, #12]
 8007132:	2240      	movs	r2, #64	; 0x40
 8007134:	641a      	str	r2, [r3, #64]	; 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8007136:	68fb      	ldr	r3, [r7, #12]
 8007138:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800713a:	f043 0204 	orr.w	r2, r3, #4
 800713e:	68fb      	ldr	r3, [r7, #12]
 8007140:	645a      	str	r2, [r3, #68]	; 0x44
   /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8007142:	68f8      	ldr	r0, [r7, #12]
 8007144:	f7ff fd5a 	bl	8006bfc <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8007148:	bf00      	nop
 800714a:	3710      	adds	r7, #16
 800714c:	46bd      	mov	sp, r7
 800714e:	bd80      	pop	{r7, pc}

08007150 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8007150:	b480      	push	{r7}
 8007152:	b085      	sub	sp, #20
 8007154:	af00      	add	r7, sp, #0
 8007156:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	f003 0307 	and.w	r3, r3, #7
 800715e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8007160:	4b0c      	ldr	r3, [pc, #48]	; (8007194 <__NVIC_SetPriorityGrouping+0x44>)
 8007162:	68db      	ldr	r3, [r3, #12]
 8007164:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8007166:	68ba      	ldr	r2, [r7, #8]
 8007168:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800716c:	4013      	ands	r3, r2
 800716e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8007170:	68fb      	ldr	r3, [r7, #12]
 8007172:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8007174:	68bb      	ldr	r3, [r7, #8]
 8007176:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8007178:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800717c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8007180:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8007182:	4a04      	ldr	r2, [pc, #16]	; (8007194 <__NVIC_SetPriorityGrouping+0x44>)
 8007184:	68bb      	ldr	r3, [r7, #8]
 8007186:	60d3      	str	r3, [r2, #12]
}
 8007188:	bf00      	nop
 800718a:	3714      	adds	r7, #20
 800718c:	46bd      	mov	sp, r7
 800718e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007192:	4770      	bx	lr
 8007194:	e000ed00 	.word	0xe000ed00

08007198 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8007198:	b480      	push	{r7}
 800719a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800719c:	4b04      	ldr	r3, [pc, #16]	; (80071b0 <__NVIC_GetPriorityGrouping+0x18>)
 800719e:	68db      	ldr	r3, [r3, #12]
 80071a0:	0a1b      	lsrs	r3, r3, #8
 80071a2:	f003 0307 	and.w	r3, r3, #7
}
 80071a6:	4618      	mov	r0, r3
 80071a8:	46bd      	mov	sp, r7
 80071aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ae:	4770      	bx	lr
 80071b0:	e000ed00 	.word	0xe000ed00

080071b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	4603      	mov	r3, r0
 80071bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071c2:	2b00      	cmp	r3, #0
 80071c4:	db0b      	blt.n	80071de <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80071c6:	79fb      	ldrb	r3, [r7, #7]
 80071c8:	f003 021f 	and.w	r2, r3, #31
 80071cc:	4907      	ldr	r1, [pc, #28]	; (80071ec <__NVIC_EnableIRQ+0x38>)
 80071ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80071d2:	095b      	lsrs	r3, r3, #5
 80071d4:	2001      	movs	r0, #1
 80071d6:	fa00 f202 	lsl.w	r2, r0, r2
 80071da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80071de:	bf00      	nop
 80071e0:	370c      	adds	r7, #12
 80071e2:	46bd      	mov	sp, r7
 80071e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e8:	4770      	bx	lr
 80071ea:	bf00      	nop
 80071ec:	e000e100 	.word	0xe000e100

080071f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80071f0:	b480      	push	{r7}
 80071f2:	b083      	sub	sp, #12
 80071f4:	af00      	add	r7, sp, #0
 80071f6:	4603      	mov	r3, r0
 80071f8:	6039      	str	r1, [r7, #0]
 80071fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80071fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8007200:	2b00      	cmp	r3, #0
 8007202:	db0a      	blt.n	800721a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8007204:	683b      	ldr	r3, [r7, #0]
 8007206:	b2da      	uxtb	r2, r3
 8007208:	490c      	ldr	r1, [pc, #48]	; (800723c <__NVIC_SetPriority+0x4c>)
 800720a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800720e:	0112      	lsls	r2, r2, #4
 8007210:	b2d2      	uxtb	r2, r2
 8007212:	440b      	add	r3, r1
 8007214:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8007218:	e00a      	b.n	8007230 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800721a:	683b      	ldr	r3, [r7, #0]
 800721c:	b2da      	uxtb	r2, r3
 800721e:	4908      	ldr	r1, [pc, #32]	; (8007240 <__NVIC_SetPriority+0x50>)
 8007220:	79fb      	ldrb	r3, [r7, #7]
 8007222:	f003 030f 	and.w	r3, r3, #15
 8007226:	3b04      	subs	r3, #4
 8007228:	0112      	lsls	r2, r2, #4
 800722a:	b2d2      	uxtb	r2, r2
 800722c:	440b      	add	r3, r1
 800722e:	761a      	strb	r2, [r3, #24]
}
 8007230:	bf00      	nop
 8007232:	370c      	adds	r7, #12
 8007234:	46bd      	mov	sp, r7
 8007236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800723a:	4770      	bx	lr
 800723c:	e000e100 	.word	0xe000e100
 8007240:	e000ed00 	.word	0xe000ed00

08007244 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8007244:	b480      	push	{r7}
 8007246:	b089      	sub	sp, #36	; 0x24
 8007248:	af00      	add	r7, sp, #0
 800724a:	60f8      	str	r0, [r7, #12]
 800724c:	60b9      	str	r1, [r7, #8]
 800724e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8007250:	68fb      	ldr	r3, [r7, #12]
 8007252:	f003 0307 	and.w	r3, r3, #7
 8007256:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8007258:	69fb      	ldr	r3, [r7, #28]
 800725a:	f1c3 0307 	rsb	r3, r3, #7
 800725e:	2b04      	cmp	r3, #4
 8007260:	bf28      	it	cs
 8007262:	2304      	movcs	r3, #4
 8007264:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8007266:	69fb      	ldr	r3, [r7, #28]
 8007268:	3304      	adds	r3, #4
 800726a:	2b06      	cmp	r3, #6
 800726c:	d902      	bls.n	8007274 <NVIC_EncodePriority+0x30>
 800726e:	69fb      	ldr	r3, [r7, #28]
 8007270:	3b03      	subs	r3, #3
 8007272:	e000      	b.n	8007276 <NVIC_EncodePriority+0x32>
 8007274:	2300      	movs	r3, #0
 8007276:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8007278:	f04f 32ff 	mov.w	r2, #4294967295
 800727c:	69bb      	ldr	r3, [r7, #24]
 800727e:	fa02 f303 	lsl.w	r3, r2, r3
 8007282:	43da      	mvns	r2, r3
 8007284:	68bb      	ldr	r3, [r7, #8]
 8007286:	401a      	ands	r2, r3
 8007288:	697b      	ldr	r3, [r7, #20]
 800728a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800728c:	f04f 31ff 	mov.w	r1, #4294967295
 8007290:	697b      	ldr	r3, [r7, #20]
 8007292:	fa01 f303 	lsl.w	r3, r1, r3
 8007296:	43d9      	mvns	r1, r3
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800729c:	4313      	orrs	r3, r2
         );
}
 800729e:	4618      	mov	r0, r3
 80072a0:	3724      	adds	r7, #36	; 0x24
 80072a2:	46bd      	mov	sp, r7
 80072a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072a8:	4770      	bx	lr
	...

080072ac <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80072ac:	b580      	push	{r7, lr}
 80072ae:	b082      	sub	sp, #8
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80072b4:	687b      	ldr	r3, [r7, #4]
 80072b6:	3b01      	subs	r3, #1
 80072b8:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80072bc:	d301      	bcc.n	80072c2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80072be:	2301      	movs	r3, #1
 80072c0:	e00f      	b.n	80072e2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80072c2:	4a0a      	ldr	r2, [pc, #40]	; (80072ec <SysTick_Config+0x40>)
 80072c4:	687b      	ldr	r3, [r7, #4]
 80072c6:	3b01      	subs	r3, #1
 80072c8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80072ca:	210f      	movs	r1, #15
 80072cc:	f04f 30ff 	mov.w	r0, #4294967295
 80072d0:	f7ff ff8e 	bl	80071f0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80072d4:	4b05      	ldr	r3, [pc, #20]	; (80072ec <SysTick_Config+0x40>)
 80072d6:	2200      	movs	r2, #0
 80072d8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80072da:	4b04      	ldr	r3, [pc, #16]	; (80072ec <SysTick_Config+0x40>)
 80072dc:	2207      	movs	r2, #7
 80072de:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80072e0:	2300      	movs	r3, #0
}
 80072e2:	4618      	mov	r0, r3
 80072e4:	3708      	adds	r7, #8
 80072e6:	46bd      	mov	sp, r7
 80072e8:	bd80      	pop	{r7, pc}
 80072ea:	bf00      	nop
 80072ec:	e000e010 	.word	0xe000e010

080072f0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80072f0:	b580      	push	{r7, lr}
 80072f2:	b082      	sub	sp, #8
 80072f4:	af00      	add	r7, sp, #0
 80072f6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80072f8:	6878      	ldr	r0, [r7, #4]
 80072fa:	f7ff ff29 	bl	8007150 <__NVIC_SetPriorityGrouping>
}
 80072fe:	bf00      	nop
 8007300:	3708      	adds	r7, #8
 8007302:	46bd      	mov	sp, r7
 8007304:	bd80      	pop	{r7, pc}

08007306 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8007306:	b580      	push	{r7, lr}
 8007308:	b086      	sub	sp, #24
 800730a:	af00      	add	r7, sp, #0
 800730c:	4603      	mov	r3, r0
 800730e:	60b9      	str	r1, [r7, #8]
 8007310:	607a      	str	r2, [r7, #4]
 8007312:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8007314:	2300      	movs	r3, #0
 8007316:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8007318:	f7ff ff3e 	bl	8007198 <__NVIC_GetPriorityGrouping>
 800731c:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800731e:	687a      	ldr	r2, [r7, #4]
 8007320:	68b9      	ldr	r1, [r7, #8]
 8007322:	6978      	ldr	r0, [r7, #20]
 8007324:	f7ff ff8e 	bl	8007244 <NVIC_EncodePriority>
 8007328:	4602      	mov	r2, r0
 800732a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800732e:	4611      	mov	r1, r2
 8007330:	4618      	mov	r0, r3
 8007332:	f7ff ff5d 	bl	80071f0 <__NVIC_SetPriority>
}
 8007336:	bf00      	nop
 8007338:	3718      	adds	r7, #24
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800733e:	b580      	push	{r7, lr}
 8007340:	b082      	sub	sp, #8
 8007342:	af00      	add	r7, sp, #0
 8007344:	4603      	mov	r3, r0
 8007346:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8007348:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800734c:	4618      	mov	r0, r3
 800734e:	f7ff ff31 	bl	80071b4 <__NVIC_EnableIRQ>
}
 8007352:	bf00      	nop
 8007354:	3708      	adds	r7, #8
 8007356:	46bd      	mov	sp, r7
 8007358:	bd80      	pop	{r7, pc}

0800735a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800735a:	b580      	push	{r7, lr}
 800735c:	b082      	sub	sp, #8
 800735e:	af00      	add	r7, sp, #0
 8007360:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8007362:	6878      	ldr	r0, [r7, #4]
 8007364:	f7ff ffa2 	bl	80072ac <SysTick_Config>
 8007368:	4603      	mov	r3, r0
}
 800736a:	4618      	mov	r0, r3
 800736c:	3708      	adds	r7, #8
 800736e:	46bd      	mov	sp, r7
 8007370:	bd80      	pop	{r7, pc}
	...

08007374 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8007374:	b580      	push	{r7, lr}
 8007376:	b086      	sub	sp, #24
 8007378:	af00      	add	r7, sp, #0
 800737a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 800737c:	2300      	movs	r3, #0
 800737e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8007380:	f7ff fac4 	bl	800690c <HAL_GetTick>
 8007384:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8007386:	687b      	ldr	r3, [r7, #4]
 8007388:	2b00      	cmp	r3, #0
 800738a:	d101      	bne.n	8007390 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e099      	b.n	80074c4 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	2200      	movs	r2, #0
 8007394:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	2202      	movs	r2, #2
 800739c:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	681b      	ldr	r3, [r3, #0]
 80073a4:	681a      	ldr	r2, [r3, #0]
 80073a6:	687b      	ldr	r3, [r7, #4]
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	f022 0201 	bic.w	r2, r2, #1
 80073ae:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073b0:	e00f      	b.n	80073d2 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80073b2:	f7ff faab 	bl	800690c <HAL_GetTick>
 80073b6:	4602      	mov	r2, r0
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	1ad3      	subs	r3, r2, r3
 80073bc:	2b05      	cmp	r3, #5
 80073be:	d908      	bls.n	80073d2 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80073c0:	687b      	ldr	r3, [r7, #4]
 80073c2:	2220      	movs	r2, #32
 80073c4:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80073c6:	687b      	ldr	r3, [r7, #4]
 80073c8:	2203      	movs	r2, #3
 80073ca:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80073ce:	2303      	movs	r3, #3
 80073d0:	e078      	b.n	80074c4 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80073d2:	687b      	ldr	r3, [r7, #4]
 80073d4:	681b      	ldr	r3, [r3, #0]
 80073d6:	681b      	ldr	r3, [r3, #0]
 80073d8:	f003 0301 	and.w	r3, r3, #1
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d1e8      	bne.n	80073b2 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	681b      	ldr	r3, [r3, #0]
 80073e4:	681b      	ldr	r3, [r3, #0]
 80073e6:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80073e8:	697a      	ldr	r2, [r7, #20]
 80073ea:	4b38      	ldr	r3, [pc, #224]	; (80074cc <HAL_DMA_Init+0x158>)
 80073ec:	4013      	ands	r3, r2
 80073ee:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	685a      	ldr	r2, [r3, #4]
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	689b      	ldr	r3, [r3, #8]
 80073f8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80073fa:	687b      	ldr	r3, [r7, #4]
 80073fc:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80073fe:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8007400:	687b      	ldr	r3, [r7, #4]
 8007402:	691b      	ldr	r3, [r3, #16]
 8007404:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007406:	687b      	ldr	r3, [r7, #4]
 8007408:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800740a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800740c:	687b      	ldr	r3, [r7, #4]
 800740e:	699b      	ldr	r3, [r3, #24]
 8007410:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007412:	687b      	ldr	r3, [r7, #4]
 8007414:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8007416:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8007418:	687b      	ldr	r3, [r7, #4]
 800741a:	6a1b      	ldr	r3, [r3, #32]
 800741c:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800741e:	697a      	ldr	r2, [r7, #20]
 8007420:	4313      	orrs	r3, r2
 8007422:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007428:	2b04      	cmp	r3, #4
 800742a:	d107      	bne.n	800743c <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007434:	4313      	orrs	r3, r2
 8007436:	697a      	ldr	r2, [r7, #20]
 8007438:	4313      	orrs	r3, r2
 800743a:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 800743c:	687b      	ldr	r3, [r7, #4]
 800743e:	681b      	ldr	r3, [r3, #0]
 8007440:	697a      	ldr	r2, [r7, #20]
 8007442:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	681b      	ldr	r3, [r3, #0]
 8007448:	695b      	ldr	r3, [r3, #20]
 800744a:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 800744c:	697b      	ldr	r3, [r7, #20]
 800744e:	f023 0307 	bic.w	r3, r3, #7
 8007452:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8007454:	687b      	ldr	r3, [r7, #4]
 8007456:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007458:	697a      	ldr	r2, [r7, #20]
 800745a:	4313      	orrs	r3, r2
 800745c:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800745e:	687b      	ldr	r3, [r7, #4]
 8007460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007462:	2b04      	cmp	r3, #4
 8007464:	d117      	bne.n	8007496 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8007466:	687b      	ldr	r3, [r7, #4]
 8007468:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800746a:	697a      	ldr	r2, [r7, #20]
 800746c:	4313      	orrs	r3, r2
 800746e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8007470:	687b      	ldr	r3, [r7, #4]
 8007472:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007474:	2b00      	cmp	r3, #0
 8007476:	d00e      	beq.n	8007496 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8007478:	6878      	ldr	r0, [r7, #4]
 800747a:	f000 fa6f 	bl	800795c <DMA_CheckFifoParam>
 800747e:	4603      	mov	r3, r0
 8007480:	2b00      	cmp	r3, #0
 8007482:	d008      	beq.n	8007496 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	2240      	movs	r2, #64	; 0x40
 8007488:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800748a:	687b      	ldr	r3, [r7, #4]
 800748c:	2201      	movs	r2, #1
 800748e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8007492:	2301      	movs	r3, #1
 8007494:	e016      	b.n	80074c4 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8007496:	687b      	ldr	r3, [r7, #4]
 8007498:	681b      	ldr	r3, [r3, #0]
 800749a:	697a      	ldr	r2, [r7, #20]
 800749c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800749e:	6878      	ldr	r0, [r7, #4]
 80074a0:	f000 fa26 	bl	80078f0 <DMA_CalcBaseAndBitshift>
 80074a4:	4603      	mov	r3, r0
 80074a6:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80074ac:	223f      	movs	r2, #63	; 0x3f
 80074ae:	409a      	lsls	r2, r3
 80074b0:	68fb      	ldr	r3, [r7, #12]
 80074b2:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	2200      	movs	r2, #0
 80074b8:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	2201      	movs	r2, #1
 80074be:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80074c2:	2300      	movs	r3, #0
}
 80074c4:	4618      	mov	r0, r3
 80074c6:	3718      	adds	r7, #24
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	f010803f 	.word	0xf010803f

080074d0 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b086      	sub	sp, #24
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	60f8      	str	r0, [r7, #12]
 80074d8:	60b9      	str	r1, [r7, #8]
 80074da:	607a      	str	r2, [r7, #4]
 80074dc:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80074de:	2300      	movs	r3, #0
 80074e0:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80074e6:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80074e8:	68fb      	ldr	r3, [r7, #12]
 80074ea:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80074ee:	2b01      	cmp	r3, #1
 80074f0:	d101      	bne.n	80074f6 <HAL_DMA_Start_IT+0x26>
 80074f2:	2302      	movs	r3, #2
 80074f4:	e040      	b.n	8007578 <HAL_DMA_Start_IT+0xa8>
 80074f6:	68fb      	ldr	r3, [r7, #12]
 80074f8:	2201      	movs	r2, #1
 80074fa:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007504:	b2db      	uxtb	r3, r3
 8007506:	2b01      	cmp	r3, #1
 8007508:	d12f      	bne.n	800756a <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	2202      	movs	r2, #2
 800750e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8007512:	68fb      	ldr	r3, [r7, #12]
 8007514:	2200      	movs	r2, #0
 8007516:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	687a      	ldr	r2, [r7, #4]
 800751c:	68b9      	ldr	r1, [r7, #8]
 800751e:	68f8      	ldr	r0, [r7, #12]
 8007520:	f000 f9b8 	bl	8007894 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007528:	223f      	movs	r2, #63	; 0x3f
 800752a:	409a      	lsls	r2, r3
 800752c:	693b      	ldr	r3, [r7, #16]
 800752e:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 8007530:	68fb      	ldr	r3, [r7, #12]
 8007532:	681b      	ldr	r3, [r3, #0]
 8007534:	681a      	ldr	r2, [r3, #0]
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	f042 0216 	orr.w	r2, r2, #22
 800753e:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8007540:	68fb      	ldr	r3, [r7, #12]
 8007542:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007544:	2b00      	cmp	r3, #0
 8007546:	d007      	beq.n	8007558 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8007548:	68fb      	ldr	r3, [r7, #12]
 800754a:	681b      	ldr	r3, [r3, #0]
 800754c:	681a      	ldr	r2, [r3, #0]
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	681b      	ldr	r3, [r3, #0]
 8007552:	f042 0208 	orr.w	r2, r2, #8
 8007556:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	681b      	ldr	r3, [r3, #0]
 800755c:	681a      	ldr	r2, [r3, #0]
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	f042 0201 	orr.w	r2, r2, #1
 8007566:	601a      	str	r2, [r3, #0]
 8007568:	e005      	b.n	8007576 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 800756a:	68fb      	ldr	r3, [r7, #12]
 800756c:	2200      	movs	r2, #0
 800756e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 8007572:	2302      	movs	r3, #2
 8007574:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8007576:	7dfb      	ldrb	r3, [r7, #23]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3718      	adds	r7, #24
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}

08007580 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8007580:	b580      	push	{r7, lr}
 8007582:	b086      	sub	sp, #24
 8007584:	af00      	add	r7, sp, #0
 8007586:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8007588:	2300      	movs	r3, #0
 800758a:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 800758c:	4b92      	ldr	r3, [pc, #584]	; (80077d8 <HAL_DMA_IRQHandler+0x258>)
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	4a92      	ldr	r2, [pc, #584]	; (80077dc <HAL_DMA_IRQHandler+0x25c>)
 8007592:	fba2 2303 	umull	r2, r3, r2, r3
 8007596:	0a9b      	lsrs	r3, r3, #10
 8007598:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800759a:	687b      	ldr	r3, [r7, #4]
 800759c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800759e:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80075a0:	693b      	ldr	r3, [r7, #16]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80075a6:	687b      	ldr	r3, [r7, #4]
 80075a8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075aa:	2208      	movs	r2, #8
 80075ac:	409a      	lsls	r2, r3
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	4013      	ands	r3, r2
 80075b2:	2b00      	cmp	r3, #0
 80075b4:	d01a      	beq.n	80075ec <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	681b      	ldr	r3, [r3, #0]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	f003 0304 	and.w	r3, r3, #4
 80075c0:	2b00      	cmp	r3, #0
 80075c2:	d013      	beq.n	80075ec <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80075c4:	687b      	ldr	r3, [r7, #4]
 80075c6:	681b      	ldr	r3, [r3, #0]
 80075c8:	681a      	ldr	r2, [r3, #0]
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	f022 0204 	bic.w	r2, r2, #4
 80075d2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80075d4:	687b      	ldr	r3, [r7, #4]
 80075d6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075d8:	2208      	movs	r2, #8
 80075da:	409a      	lsls	r2, r3
 80075dc:	693b      	ldr	r3, [r7, #16]
 80075de:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80075e4:	f043 0201 	orr.w	r2, r3, #1
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80075f0:	2201      	movs	r2, #1
 80075f2:	409a      	lsls	r2, r3
 80075f4:	68fb      	ldr	r3, [r7, #12]
 80075f6:	4013      	ands	r3, r2
 80075f8:	2b00      	cmp	r3, #0
 80075fa:	d012      	beq.n	8007622 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	695b      	ldr	r3, [r3, #20]
 8007602:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007606:	2b00      	cmp	r3, #0
 8007608:	d00b      	beq.n	8007622 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800760a:	687b      	ldr	r3, [r7, #4]
 800760c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800760e:	2201      	movs	r2, #1
 8007610:	409a      	lsls	r2, r3
 8007612:	693b      	ldr	r3, [r7, #16]
 8007614:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800761a:	f043 0202 	orr.w	r2, r3, #2
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007626:	2204      	movs	r2, #4
 8007628:	409a      	lsls	r2, r3
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	4013      	ands	r3, r2
 800762e:	2b00      	cmp	r3, #0
 8007630:	d012      	beq.n	8007658 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	681b      	ldr	r3, [r3, #0]
 8007636:	681b      	ldr	r3, [r3, #0]
 8007638:	f003 0302 	and.w	r3, r3, #2
 800763c:	2b00      	cmp	r3, #0
 800763e:	d00b      	beq.n	8007658 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007644:	2204      	movs	r2, #4
 8007646:	409a      	lsls	r2, r3
 8007648:	693b      	ldr	r3, [r7, #16]
 800764a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007650:	f043 0204 	orr.w	r2, r3, #4
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8007658:	687b      	ldr	r3, [r7, #4]
 800765a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800765c:	2210      	movs	r2, #16
 800765e:	409a      	lsls	r2, r3
 8007660:	68fb      	ldr	r3, [r7, #12]
 8007662:	4013      	ands	r3, r2
 8007664:	2b00      	cmp	r3, #0
 8007666:	d043      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0308 	and.w	r3, r3, #8
 8007672:	2b00      	cmp	r3, #0
 8007674:	d03c      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8007676:	687b      	ldr	r3, [r7, #4]
 8007678:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800767a:	2210      	movs	r2, #16
 800767c:	409a      	lsls	r2, r3
 800767e:	693b      	ldr	r3, [r7, #16]
 8007680:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	681b      	ldr	r3, [r3, #0]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800768c:	2b00      	cmp	r3, #0
 800768e:	d018      	beq.n	80076c2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	681b      	ldr	r3, [r3, #0]
 8007696:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800769a:	2b00      	cmp	r3, #0
 800769c:	d108      	bne.n	80076b0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800769e:	687b      	ldr	r3, [r7, #4]
 80076a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076a2:	2b00      	cmp	r3, #0
 80076a4:	d024      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076aa:	6878      	ldr	r0, [r7, #4]
 80076ac:	4798      	blx	r3
 80076ae:	e01f      	b.n	80076f0 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076b4:	2b00      	cmp	r3, #0
 80076b6:	d01b      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80076b8:	687b      	ldr	r3, [r7, #4]
 80076ba:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80076bc:	6878      	ldr	r0, [r7, #4]
 80076be:	4798      	blx	r3
 80076c0:	e016      	b.n	80076f0 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	681b      	ldr	r3, [r3, #0]
 80076c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80076cc:	2b00      	cmp	r3, #0
 80076ce:	d107      	bne.n	80076e0 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	681a      	ldr	r2, [r3, #0]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f022 0208 	bic.w	r2, r2, #8
 80076de:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076e4:	2b00      	cmp	r3, #0
 80076e6:	d003      	beq.n	80076f0 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80076e8:	687b      	ldr	r3, [r7, #4]
 80076ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80076ec:	6878      	ldr	r0, [r7, #4]
 80076ee:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80076f4:	2220      	movs	r2, #32
 80076f6:	409a      	lsls	r2, r3
 80076f8:	68fb      	ldr	r3, [r7, #12]
 80076fa:	4013      	ands	r3, r2
 80076fc:	2b00      	cmp	r3, #0
 80076fe:	f000 808e 	beq.w	800781e <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	681b      	ldr	r3, [r3, #0]
 8007708:	f003 0310 	and.w	r3, r3, #16
 800770c:	2b00      	cmp	r3, #0
 800770e:	f000 8086 	beq.w	800781e <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8007716:	2220      	movs	r2, #32
 8007718:	409a      	lsls	r2, r3
 800771a:	693b      	ldr	r3, [r7, #16]
 800771c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800771e:	687b      	ldr	r3, [r7, #4]
 8007720:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8007724:	b2db      	uxtb	r3, r3
 8007726:	2b05      	cmp	r3, #5
 8007728:	d136      	bne.n	8007798 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800772a:	687b      	ldr	r3, [r7, #4]
 800772c:	681b      	ldr	r3, [r3, #0]
 800772e:	681a      	ldr	r2, [r3, #0]
 8007730:	687b      	ldr	r3, [r7, #4]
 8007732:	681b      	ldr	r3, [r3, #0]
 8007734:	f022 0216 	bic.w	r2, r2, #22
 8007738:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	695a      	ldr	r2, [r3, #20]
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	681b      	ldr	r3, [r3, #0]
 8007744:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007748:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800774e:	2b00      	cmp	r3, #0
 8007750:	d103      	bne.n	800775a <HAL_DMA_IRQHandler+0x1da>
 8007752:	687b      	ldr	r3, [r7, #4]
 8007754:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8007756:	2b00      	cmp	r3, #0
 8007758:	d007      	beq.n	800776a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800775a:	687b      	ldr	r3, [r7, #4]
 800775c:	681b      	ldr	r3, [r3, #0]
 800775e:	681a      	ldr	r2, [r3, #0]
 8007760:	687b      	ldr	r3, [r7, #4]
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	f022 0208 	bic.w	r2, r2, #8
 8007768:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800776a:	687b      	ldr	r3, [r7, #4]
 800776c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800776e:	223f      	movs	r2, #63	; 0x3f
 8007770:	409a      	lsls	r2, r3
 8007772:	693b      	ldr	r3, [r7, #16]
 8007774:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8007776:	687b      	ldr	r3, [r7, #4]
 8007778:	2200      	movs	r2, #0
 800777a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800777e:	687b      	ldr	r3, [r7, #4]
 8007780:	2201      	movs	r2, #1
 8007782:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800778a:	2b00      	cmp	r3, #0
 800778c:	d07d      	beq.n	800788a <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007792:	6878      	ldr	r0, [r7, #4]
 8007794:	4798      	blx	r3
        }
        return;
 8007796:	e078      	b.n	800788a <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	681b      	ldr	r3, [r3, #0]
 800779c:	681b      	ldr	r3, [r3, #0]
 800779e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80077a2:	2b00      	cmp	r3, #0
 80077a4:	d01c      	beq.n	80077e0 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d108      	bne.n	80077c6 <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80077b4:	687b      	ldr	r3, [r7, #4]
 80077b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077b8:	2b00      	cmp	r3, #0
 80077ba:	d030      	beq.n	800781e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80077bc:	687b      	ldr	r3, [r7, #4]
 80077be:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80077c0:	6878      	ldr	r0, [r7, #4]
 80077c2:	4798      	blx	r3
 80077c4:	e02b      	b.n	800781e <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077ca:	2b00      	cmp	r3, #0
 80077cc:	d027      	beq.n	800781e <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80077ce:	687b      	ldr	r3, [r7, #4]
 80077d0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80077d2:	6878      	ldr	r0, [r7, #4]
 80077d4:	4798      	blx	r3
 80077d6:	e022      	b.n	800781e <HAL_DMA_IRQHandler+0x29e>
 80077d8:	20000034 	.word	0x20000034
 80077dc:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	681b      	ldr	r3, [r3, #0]
 80077e6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80077ea:	2b00      	cmp	r3, #0
 80077ec:	d10f      	bne.n	800780e <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80077ee:	687b      	ldr	r3, [r7, #4]
 80077f0:	681b      	ldr	r3, [r3, #0]
 80077f2:	681a      	ldr	r2, [r3, #0]
 80077f4:	687b      	ldr	r3, [r7, #4]
 80077f6:	681b      	ldr	r3, [r3, #0]
 80077f8:	f022 0210 	bic.w	r2, r2, #16
 80077fc:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2200      	movs	r2, #0
 8007802:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2201      	movs	r2, #1
 800780a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800780e:	687b      	ldr	r3, [r7, #4]
 8007810:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8007812:	2b00      	cmp	r3, #0
 8007814:	d003      	beq.n	800781e <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8007816:	687b      	ldr	r3, [r7, #4]
 8007818:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800781a:	6878      	ldr	r0, [r7, #4]
 800781c:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007822:	2b00      	cmp	r3, #0
 8007824:	d032      	beq.n	800788c <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800782a:	f003 0301 	and.w	r3, r3, #1
 800782e:	2b00      	cmp	r3, #0
 8007830:	d022      	beq.n	8007878 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	2205      	movs	r2, #5
 8007836:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 800783a:	687b      	ldr	r3, [r7, #4]
 800783c:	681b      	ldr	r3, [r3, #0]
 800783e:	681a      	ldr	r2, [r3, #0]
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	681b      	ldr	r3, [r3, #0]
 8007844:	f022 0201 	bic.w	r2, r2, #1
 8007848:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 800784a:	68bb      	ldr	r3, [r7, #8]
 800784c:	3301      	adds	r3, #1
 800784e:	60bb      	str	r3, [r7, #8]
 8007850:	697a      	ldr	r2, [r7, #20]
 8007852:	429a      	cmp	r2, r3
 8007854:	d307      	bcc.n	8007866 <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8007856:	687b      	ldr	r3, [r7, #4]
 8007858:	681b      	ldr	r3, [r3, #0]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	f003 0301 	and.w	r3, r3, #1
 8007860:	2b00      	cmp	r3, #0
 8007862:	d1f2      	bne.n	800784a <HAL_DMA_IRQHandler+0x2ca>
 8007864:	e000      	b.n	8007868 <HAL_DMA_IRQHandler+0x2e8>
          break;
 8007866:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	2200      	movs	r2, #0
 800786c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	2201      	movs	r2, #1
 8007874:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8007878:	687b      	ldr	r3, [r7, #4]
 800787a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800787c:	2b00      	cmp	r3, #0
 800787e:	d005      	beq.n	800788c <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8007880:	687b      	ldr	r3, [r7, #4]
 8007882:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007884:	6878      	ldr	r0, [r7, #4]
 8007886:	4798      	blx	r3
 8007888:	e000      	b.n	800788c <HAL_DMA_IRQHandler+0x30c>
        return;
 800788a:	bf00      	nop
    }
  }
}
 800788c:	3718      	adds	r7, #24
 800788e:	46bd      	mov	sp, r7
 8007890:	bd80      	pop	{r7, pc}
 8007892:	bf00      	nop

08007894 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8007894:	b480      	push	{r7}
 8007896:	b085      	sub	sp, #20
 8007898:	af00      	add	r7, sp, #0
 800789a:	60f8      	str	r0, [r7, #12]
 800789c:	60b9      	str	r1, [r7, #8]
 800789e:	607a      	str	r2, [r7, #4]
 80078a0:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80078a2:	68fb      	ldr	r3, [r7, #12]
 80078a4:	681b      	ldr	r3, [r3, #0]
 80078a6:	681a      	ldr	r2, [r3, #0]
 80078a8:	68fb      	ldr	r3, [r7, #12]
 80078aa:	681b      	ldr	r3, [r3, #0]
 80078ac:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80078b0:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80078b2:	68fb      	ldr	r3, [r7, #12]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	683a      	ldr	r2, [r7, #0]
 80078b8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80078ba:	68fb      	ldr	r3, [r7, #12]
 80078bc:	689b      	ldr	r3, [r3, #8]
 80078be:	2b40      	cmp	r3, #64	; 0x40
 80078c0:	d108      	bne.n	80078d4 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80078c2:	68fb      	ldr	r3, [r7, #12]
 80078c4:	681b      	ldr	r3, [r3, #0]
 80078c6:	687a      	ldr	r2, [r7, #4]
 80078c8:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80078ca:	68fb      	ldr	r3, [r7, #12]
 80078cc:	681b      	ldr	r3, [r3, #0]
 80078ce:	68ba      	ldr	r2, [r7, #8]
 80078d0:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80078d2:	e007      	b.n	80078e4 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80078d4:	68fb      	ldr	r3, [r7, #12]
 80078d6:	681b      	ldr	r3, [r3, #0]
 80078d8:	68ba      	ldr	r2, [r7, #8]
 80078da:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80078dc:	68fb      	ldr	r3, [r7, #12]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	687a      	ldr	r2, [r7, #4]
 80078e2:	60da      	str	r2, [r3, #12]
}
 80078e4:	bf00      	nop
 80078e6:	3714      	adds	r7, #20
 80078e8:	46bd      	mov	sp, r7
 80078ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ee:	4770      	bx	lr

080078f0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80078f0:	b480      	push	{r7}
 80078f2:	b085      	sub	sp, #20
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	b2db      	uxtb	r3, r3
 80078fe:	3b10      	subs	r3, #16
 8007900:	4a14      	ldr	r2, [pc, #80]	; (8007954 <DMA_CalcBaseAndBitshift+0x64>)
 8007902:	fba2 2303 	umull	r2, r3, r2, r3
 8007906:	091b      	lsrs	r3, r3, #4
 8007908:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 800790a:	4a13      	ldr	r2, [pc, #76]	; (8007958 <DMA_CalcBaseAndBitshift+0x68>)
 800790c:	68fb      	ldr	r3, [r7, #12]
 800790e:	4413      	add	r3, r2
 8007910:	781b      	ldrb	r3, [r3, #0]
 8007912:	461a      	mov	r2, r3
 8007914:	687b      	ldr	r3, [r7, #4]
 8007916:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8007918:	68fb      	ldr	r3, [r7, #12]
 800791a:	2b03      	cmp	r3, #3
 800791c:	d909      	bls.n	8007932 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	681b      	ldr	r3, [r3, #0]
 8007922:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8007926:	f023 0303 	bic.w	r3, r3, #3
 800792a:	1d1a      	adds	r2, r3, #4
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	659a      	str	r2, [r3, #88]	; 0x58
 8007930:	e007      	b.n	8007942 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	681b      	ldr	r3, [r3, #0]
 8007936:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 800793a:	f023 0303 	bic.w	r3, r3, #3
 800793e:	687a      	ldr	r2, [r7, #4]
 8007940:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8007946:	4618      	mov	r0, r3
 8007948:	3714      	adds	r7, #20
 800794a:	46bd      	mov	sp, r7
 800794c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007950:	4770      	bx	lr
 8007952:	bf00      	nop
 8007954:	aaaaaaab 	.word	0xaaaaaaab
 8007958:	0800f3b0 	.word	0x0800f3b0

0800795c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 800795c:	b480      	push	{r7}
 800795e:	b085      	sub	sp, #20
 8007960:	af00      	add	r7, sp, #0
 8007962:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007964:	2300      	movs	r3, #0
 8007966:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800796c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800796e:	687b      	ldr	r3, [r7, #4]
 8007970:	699b      	ldr	r3, [r3, #24]
 8007972:	2b00      	cmp	r3, #0
 8007974:	d11f      	bne.n	80079b6 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8007976:	68bb      	ldr	r3, [r7, #8]
 8007978:	2b03      	cmp	r3, #3
 800797a:	d855      	bhi.n	8007a28 <DMA_CheckFifoParam+0xcc>
 800797c:	a201      	add	r2, pc, #4	; (adr r2, 8007984 <DMA_CheckFifoParam+0x28>)
 800797e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007982:	bf00      	nop
 8007984:	08007995 	.word	0x08007995
 8007988:	080079a7 	.word	0x080079a7
 800798c:	08007995 	.word	0x08007995
 8007990:	08007a29 	.word	0x08007a29
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007998:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800799c:	2b00      	cmp	r3, #0
 800799e:	d045      	beq.n	8007a2c <DMA_CheckFifoParam+0xd0>
      {
        status = HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079a4:	e042      	b.n	8007a2c <DMA_CheckFifoParam+0xd0>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079aa:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80079ae:	d13f      	bne.n	8007a30 <DMA_CheckFifoParam+0xd4>
      {
        status = HAL_ERROR;
 80079b0:	2301      	movs	r3, #1
 80079b2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079b4:	e03c      	b.n	8007a30 <DMA_CheckFifoParam+0xd4>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80079b6:	687b      	ldr	r3, [r7, #4]
 80079b8:	699b      	ldr	r3, [r3, #24]
 80079ba:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80079be:	d121      	bne.n	8007a04 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80079c0:	68bb      	ldr	r3, [r7, #8]
 80079c2:	2b03      	cmp	r3, #3
 80079c4:	d836      	bhi.n	8007a34 <DMA_CheckFifoParam+0xd8>
 80079c6:	a201      	add	r2, pc, #4	; (adr r2, 80079cc <DMA_CheckFifoParam+0x70>)
 80079c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80079cc:	080079dd 	.word	0x080079dd
 80079d0:	080079e3 	.word	0x080079e3
 80079d4:	080079dd 	.word	0x080079dd
 80079d8:	080079f5 	.word	0x080079f5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80079dc:	2301      	movs	r3, #1
 80079de:	73fb      	strb	r3, [r7, #15]
      break;
 80079e0:	e02f      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079e6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80079ea:	2b00      	cmp	r3, #0
 80079ec:	d024      	beq.n	8007a38 <DMA_CheckFifoParam+0xdc>
      {
        status = HAL_ERROR;
 80079ee:	2301      	movs	r3, #1
 80079f0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80079f2:	e021      	b.n	8007a38 <DMA_CheckFifoParam+0xdc>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80079f8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80079fc:	d11e      	bne.n	8007a3c <DMA_CheckFifoParam+0xe0>
      {
        status = HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8007a02:	e01b      	b.n	8007a3c <DMA_CheckFifoParam+0xe0>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8007a04:	68bb      	ldr	r3, [r7, #8]
 8007a06:	2b02      	cmp	r3, #2
 8007a08:	d902      	bls.n	8007a10 <DMA_CheckFifoParam+0xb4>
 8007a0a:	2b03      	cmp	r3, #3
 8007a0c:	d003      	beq.n	8007a16 <DMA_CheckFifoParam+0xba>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8007a0e:	e018      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      status = HAL_ERROR;
 8007a10:	2301      	movs	r3, #1
 8007a12:	73fb      	strb	r3, [r7, #15]
      break;
 8007a14:	e015      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8007a16:	687b      	ldr	r3, [r7, #4]
 8007a18:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8007a1a:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8007a1e:	2b00      	cmp	r3, #0
 8007a20:	d00e      	beq.n	8007a40 <DMA_CheckFifoParam+0xe4>
        status = HAL_ERROR;
 8007a22:	2301      	movs	r3, #1
 8007a24:	73fb      	strb	r3, [r7, #15]
      break;
 8007a26:	e00b      	b.n	8007a40 <DMA_CheckFifoParam+0xe4>
      break;
 8007a28:	bf00      	nop
 8007a2a:	e00a      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      break;
 8007a2c:	bf00      	nop
 8007a2e:	e008      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      break;
 8007a30:	bf00      	nop
 8007a32:	e006      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      break;
 8007a34:	bf00      	nop
 8007a36:	e004      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      break;
 8007a38:	bf00      	nop
 8007a3a:	e002      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      break;   
 8007a3c:	bf00      	nop
 8007a3e:	e000      	b.n	8007a42 <DMA_CheckFifoParam+0xe6>
      break;
 8007a40:	bf00      	nop
    }
  } 
  
  return status; 
 8007a42:	7bfb      	ldrb	r3, [r7, #15]
}
 8007a44:	4618      	mov	r0, r3
 8007a46:	3714      	adds	r7, #20
 8007a48:	46bd      	mov	sp, r7
 8007a4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a4e:	4770      	bx	lr

08007a50 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8007a50:	b480      	push	{r7}
 8007a52:	b083      	sub	sp, #12
 8007a54:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8007a56:	2300      	movs	r3, #0
 8007a58:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007a5a:	4b0b      	ldr	r3, [pc, #44]	; (8007a88 <HAL_FLASH_Unlock+0x38>)
 8007a5c:	691b      	ldr	r3, [r3, #16]
 8007a5e:	2b00      	cmp	r3, #0
 8007a60:	da0b      	bge.n	8007a7a <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8007a62:	4b09      	ldr	r3, [pc, #36]	; (8007a88 <HAL_FLASH_Unlock+0x38>)
 8007a64:	4a09      	ldr	r2, [pc, #36]	; (8007a8c <HAL_FLASH_Unlock+0x3c>)
 8007a66:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8007a68:	4b07      	ldr	r3, [pc, #28]	; (8007a88 <HAL_FLASH_Unlock+0x38>)
 8007a6a:	4a09      	ldr	r2, [pc, #36]	; (8007a90 <HAL_FLASH_Unlock+0x40>)
 8007a6c:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8007a6e:	4b06      	ldr	r3, [pc, #24]	; (8007a88 <HAL_FLASH_Unlock+0x38>)
 8007a70:	691b      	ldr	r3, [r3, #16]
 8007a72:	2b00      	cmp	r3, #0
 8007a74:	da01      	bge.n	8007a7a <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8007a76:	2301      	movs	r3, #1
 8007a78:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8007a7a:	79fb      	ldrb	r3, [r7, #7]
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	370c      	adds	r7, #12
 8007a80:	46bd      	mov	sp, r7
 8007a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a86:	4770      	bx	lr
 8007a88:	40023c00 	.word	0x40023c00
 8007a8c:	45670123 	.word	0x45670123
 8007a90:	cdef89ab 	.word	0xcdef89ab

08007a94 <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8007a94:	b480      	push	{r7}
 8007a96:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8007a98:	4b05      	ldr	r3, [pc, #20]	; (8007ab0 <HAL_FLASH_Lock+0x1c>)
 8007a9a:	691b      	ldr	r3, [r3, #16]
 8007a9c:	4a04      	ldr	r2, [pc, #16]	; (8007ab0 <HAL_FLASH_Lock+0x1c>)
 8007a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8007aa2:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8007aa4:	2300      	movs	r3, #0
}
 8007aa6:	4618      	mov	r0, r3
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aae:	4770      	bx	lr
 8007ab0:	40023c00 	.word	0x40023c00

08007ab4 <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8007ab4:	b580      	push	{r7, lr}
 8007ab6:	b084      	sub	sp, #16
 8007ab8:	af00      	add	r7, sp, #0
 8007aba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8007abc:	2300      	movs	r3, #0
 8007abe:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8007ac0:	4b1a      	ldr	r3, [pc, #104]	; (8007b2c <FLASH_WaitForLastOperation+0x78>)
 8007ac2:	2200      	movs	r2, #0
 8007ac4:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8007ac6:	f7fe ff21 	bl	800690c <HAL_GetTick>
 8007aca:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007acc:	e010      	b.n	8007af0 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8007ace:	687b      	ldr	r3, [r7, #4]
 8007ad0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007ad4:	d00c      	beq.n	8007af0 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	2b00      	cmp	r3, #0
 8007ada:	d007      	beq.n	8007aec <FLASH_WaitForLastOperation+0x38>
 8007adc:	f7fe ff16 	bl	800690c <HAL_GetTick>
 8007ae0:	4602      	mov	r2, r0
 8007ae2:	68fb      	ldr	r3, [r7, #12]
 8007ae4:	1ad3      	subs	r3, r2, r3
 8007ae6:	687a      	ldr	r2, [r7, #4]
 8007ae8:	429a      	cmp	r2, r3
 8007aea:	d201      	bcs.n	8007af0 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8007aec:	2303      	movs	r3, #3
 8007aee:	e019      	b.n	8007b24 <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8007af0:	4b0f      	ldr	r3, [pc, #60]	; (8007b30 <FLASH_WaitForLastOperation+0x7c>)
 8007af2:	68db      	ldr	r3, [r3, #12]
 8007af4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8007af8:	2b00      	cmp	r3, #0
 8007afa:	d1e8      	bne.n	8007ace <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8007afc:	4b0c      	ldr	r3, [pc, #48]	; (8007b30 <FLASH_WaitForLastOperation+0x7c>)
 8007afe:	68db      	ldr	r3, [r3, #12]
 8007b00:	f003 0301 	and.w	r3, r3, #1
 8007b04:	2b00      	cmp	r3, #0
 8007b06:	d002      	beq.n	8007b0e <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8007b08:	4b09      	ldr	r3, [pc, #36]	; (8007b30 <FLASH_WaitForLastOperation+0x7c>)
 8007b0a:	2201      	movs	r2, #1
 8007b0c:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8007b0e:	4b08      	ldr	r3, [pc, #32]	; (8007b30 <FLASH_WaitForLastOperation+0x7c>)
 8007b10:	68db      	ldr	r3, [r3, #12]
 8007b12:	f003 03f2 	and.w	r3, r3, #242	; 0xf2
 8007b16:	2b00      	cmp	r3, #0
 8007b18:	d003      	beq.n	8007b22 <FLASH_WaitForLastOperation+0x6e>
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8007b1a:	f000 f80b 	bl	8007b34 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	e000      	b.n	8007b24 <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8007b22:	2300      	movs	r3, #0
  
}  
 8007b24:	4618      	mov	r0, r3
 8007b26:	3710      	adds	r7, #16
 8007b28:	46bd      	mov	sp, r7
 8007b2a:	bd80      	pop	{r7, pc}
 8007b2c:	2001f4bc 	.word	0x2001f4bc
 8007b30:	40023c00 	.word	0x40023c00

08007b34 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8007b34:	b480      	push	{r7}
 8007b36:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8007b38:	4b27      	ldr	r3, [pc, #156]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b3a:	68db      	ldr	r3, [r3, #12]
 8007b3c:	f003 0310 	and.w	r3, r3, #16
 8007b40:	2b00      	cmp	r3, #0
 8007b42:	d008      	beq.n	8007b56 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8007b44:	4b25      	ldr	r3, [pc, #148]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007b46:	69db      	ldr	r3, [r3, #28]
 8007b48:	f043 0310 	orr.w	r3, r3, #16
 8007b4c:	4a23      	ldr	r2, [pc, #140]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007b4e:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8007b50:	4b21      	ldr	r3, [pc, #132]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b52:	2210      	movs	r2, #16
 8007b54:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8007b56:	4b20      	ldr	r3, [pc, #128]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b58:	68db      	ldr	r3, [r3, #12]
 8007b5a:	f003 0320 	and.w	r3, r3, #32
 8007b5e:	2b00      	cmp	r3, #0
 8007b60:	d008      	beq.n	8007b74 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8007b62:	4b1e      	ldr	r3, [pc, #120]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007b64:	69db      	ldr	r3, [r3, #28]
 8007b66:	f043 0308 	orr.w	r3, r3, #8
 8007b6a:	4a1c      	ldr	r2, [pc, #112]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007b6c:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8007b6e:	4b1a      	ldr	r3, [pc, #104]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b70:	2220      	movs	r2, #32
 8007b72:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8007b74:	4b18      	ldr	r3, [pc, #96]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b76:	68db      	ldr	r3, [r3, #12]
 8007b78:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d008      	beq.n	8007b92 <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8007b80:	4b16      	ldr	r3, [pc, #88]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007b82:	69db      	ldr	r3, [r3, #28]
 8007b84:	f043 0304 	orr.w	r3, r3, #4
 8007b88:	4a14      	ldr	r2, [pc, #80]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007b8a:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8007b8c:	4b12      	ldr	r3, [pc, #72]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b8e:	2240      	movs	r2, #64	; 0x40
 8007b90:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8007b92:	4b11      	ldr	r3, [pc, #68]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007b94:	68db      	ldr	r3, [r3, #12]
 8007b96:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007b9a:	2b00      	cmp	r3, #0
 8007b9c:	d008      	beq.n	8007bb0 <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8007b9e:	4b0f      	ldr	r3, [pc, #60]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007ba0:	69db      	ldr	r3, [r3, #28]
 8007ba2:	f043 0302 	orr.w	r3, r3, #2
 8007ba6:	4a0d      	ldr	r2, [pc, #52]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007ba8:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8007baa:	4b0b      	ldr	r3, [pc, #44]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007bac:	2280      	movs	r2, #128	; 0x80
 8007bae:	60da      	str	r2, [r3, #12]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8007bb0:	4b09      	ldr	r3, [pc, #36]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007bb2:	68db      	ldr	r3, [r3, #12]
 8007bb4:	f003 0302 	and.w	r3, r3, #2
 8007bb8:	2b00      	cmp	r3, #0
 8007bba:	d008      	beq.n	8007bce <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8007bbc:	4b07      	ldr	r3, [pc, #28]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007bbe:	69db      	ldr	r3, [r3, #28]
 8007bc0:	f043 0320 	orr.w	r3, r3, #32
 8007bc4:	4a05      	ldr	r2, [pc, #20]	; (8007bdc <FLASH_SetErrorCode+0xa8>)
 8007bc6:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8007bc8:	4b03      	ldr	r3, [pc, #12]	; (8007bd8 <FLASH_SetErrorCode+0xa4>)
 8007bca:	2202      	movs	r2, #2
 8007bcc:	60da      	str	r2, [r3, #12]
  }
}
 8007bce:	bf00      	nop
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bd6:	4770      	bx	lr
 8007bd8:	40023c00 	.word	0x40023c00
 8007bdc:	2001f4bc 	.word	0x2001f4bc

08007be0 <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8007be0:	b580      	push	{r7, lr}
 8007be2:	b084      	sub	sp, #16
 8007be4:	af00      	add	r7, sp, #0
 8007be6:	6078      	str	r0, [r7, #4]
 8007be8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8007bea:	2301      	movs	r3, #1
 8007bec:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8007bee:	2300      	movs	r3, #0
 8007bf0:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8007bf2:	4b31      	ldr	r3, [pc, #196]	; (8007cb8 <HAL_FLASHEx_Erase+0xd8>)
 8007bf4:	7e1b      	ldrb	r3, [r3, #24]
 8007bf6:	2b01      	cmp	r3, #1
 8007bf8:	d101      	bne.n	8007bfe <HAL_FLASHEx_Erase+0x1e>
 8007bfa:	2302      	movs	r3, #2
 8007bfc:	e058      	b.n	8007cb0 <HAL_FLASHEx_Erase+0xd0>
 8007bfe:	4b2e      	ldr	r3, [pc, #184]	; (8007cb8 <HAL_FLASHEx_Erase+0xd8>)
 8007c00:	2201      	movs	r2, #1
 8007c02:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007c04:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007c08:	f7ff ff54 	bl	8007ab4 <FLASH_WaitForLastOperation>
 8007c0c:	4603      	mov	r3, r0
 8007c0e:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8007c10:	7bfb      	ldrb	r3, [r7, #15]
 8007c12:	2b00      	cmp	r3, #0
 8007c14:	d148      	bne.n	8007ca8 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8007c16:	683b      	ldr	r3, [r7, #0]
 8007c18:	f04f 32ff 	mov.w	r2, #4294967295
 8007c1c:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8007c1e:	687b      	ldr	r3, [r7, #4]
 8007c20:	681b      	ldr	r3, [r3, #0]
 8007c22:	2b01      	cmp	r3, #1
 8007c24:	d115      	bne.n	8007c52 <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8007c26:	687b      	ldr	r3, [r7, #4]
 8007c28:	691b      	ldr	r3, [r3, #16]
 8007c2a:	b2da      	uxtb	r2, r3
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	685b      	ldr	r3, [r3, #4]
 8007c30:	4619      	mov	r1, r3
 8007c32:	4610      	mov	r0, r2
 8007c34:	f000 f844 	bl	8007cc0 <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007c38:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007c3c:	f7ff ff3a 	bl	8007ab4 <FLASH_WaitForLastOperation>
 8007c40:	4603      	mov	r3, r0
 8007c42:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8007c44:	4b1d      	ldr	r3, [pc, #116]	; (8007cbc <HAL_FLASHEx_Erase+0xdc>)
 8007c46:	691b      	ldr	r3, [r3, #16]
 8007c48:	4a1c      	ldr	r2, [pc, #112]	; (8007cbc <HAL_FLASHEx_Erase+0xdc>)
 8007c4a:	f023 0304 	bic.w	r3, r3, #4
 8007c4e:	6113      	str	r3, [r2, #16]
 8007c50:	e028      	b.n	8007ca4 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007c52:	687b      	ldr	r3, [r7, #4]
 8007c54:	689b      	ldr	r3, [r3, #8]
 8007c56:	60bb      	str	r3, [r7, #8]
 8007c58:	e01c      	b.n	8007c94 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8007c5a:	687b      	ldr	r3, [r7, #4]
 8007c5c:	691b      	ldr	r3, [r3, #16]
 8007c5e:	b2db      	uxtb	r3, r3
 8007c60:	4619      	mov	r1, r3
 8007c62:	68b8      	ldr	r0, [r7, #8]
 8007c64:	f000 f850 	bl	8007d08 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8007c68:	f24c 3050 	movw	r0, #50000	; 0xc350
 8007c6c:	f7ff ff22 	bl	8007ab4 <FLASH_WaitForLastOperation>
 8007c70:	4603      	mov	r3, r0
 8007c72:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8007c74:	4b11      	ldr	r3, [pc, #68]	; (8007cbc <HAL_FLASHEx_Erase+0xdc>)
 8007c76:	691b      	ldr	r3, [r3, #16]
 8007c78:	4a10      	ldr	r2, [pc, #64]	; (8007cbc <HAL_FLASHEx_Erase+0xdc>)
 8007c7a:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8007c7e:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8007c80:	7bfb      	ldrb	r3, [r7, #15]
 8007c82:	2b00      	cmp	r3, #0
 8007c84:	d003      	beq.n	8007c8e <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	68ba      	ldr	r2, [r7, #8]
 8007c8a:	601a      	str	r2, [r3, #0]
          break;
 8007c8c:	e00a      	b.n	8007ca4 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8007c8e:	68bb      	ldr	r3, [r7, #8]
 8007c90:	3301      	adds	r3, #1
 8007c92:	60bb      	str	r3, [r7, #8]
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	68da      	ldr	r2, [r3, #12]
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	689b      	ldr	r3, [r3, #8]
 8007c9c:	4413      	add	r3, r2
 8007c9e:	68ba      	ldr	r2, [r7, #8]
 8007ca0:	429a      	cmp	r2, r3
 8007ca2:	d3da      	bcc.n	8007c5a <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8007ca4:	f000 f878 	bl	8007d98 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8007ca8:	4b03      	ldr	r3, [pc, #12]	; (8007cb8 <HAL_FLASHEx_Erase+0xd8>)
 8007caa:	2200      	movs	r2, #0
 8007cac:	761a      	strb	r2, [r3, #24]

  return status;
 8007cae:	7bfb      	ldrb	r3, [r7, #15]
}
 8007cb0:	4618      	mov	r0, r3
 8007cb2:	3710      	adds	r7, #16
 8007cb4:	46bd      	mov	sp, r7
 8007cb6:	bd80      	pop	{r7, pc}
 8007cb8:	2001f4bc 	.word	0x2001f4bc
 8007cbc:	40023c00 	.word	0x40023c00

08007cc0 <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8007cc0:	b480      	push	{r7}
 8007cc2:	b083      	sub	sp, #12
 8007cc4:	af00      	add	r7, sp, #0
 8007cc6:	4603      	mov	r3, r0
 8007cc8:	6039      	str	r1, [r7, #0]
 8007cca:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007ccc:	4b0d      	ldr	r3, [pc, #52]	; (8007d04 <FLASH_MassErase+0x44>)
 8007cce:	691b      	ldr	r3, [r3, #16]
 8007cd0:	4a0c      	ldr	r2, [pc, #48]	; (8007d04 <FLASH_MassErase+0x44>)
 8007cd2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007cd6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8007cd8:	4b0a      	ldr	r3, [pc, #40]	; (8007d04 <FLASH_MassErase+0x44>)
 8007cda:	691b      	ldr	r3, [r3, #16]
 8007cdc:	4a09      	ldr	r2, [pc, #36]	; (8007d04 <FLASH_MassErase+0x44>)
 8007cde:	f043 0304 	orr.w	r3, r3, #4
 8007ce2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8007ce4:	4b07      	ldr	r3, [pc, #28]	; (8007d04 <FLASH_MassErase+0x44>)
 8007ce6:	691a      	ldr	r2, [r3, #16]
 8007ce8:	79fb      	ldrb	r3, [r7, #7]
 8007cea:	021b      	lsls	r3, r3, #8
 8007cec:	4313      	orrs	r3, r2
 8007cee:	4a05      	ldr	r2, [pc, #20]	; (8007d04 <FLASH_MassErase+0x44>)
 8007cf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007cf4:	6113      	str	r3, [r2, #16]
}
 8007cf6:	bf00      	nop
 8007cf8:	370c      	adds	r7, #12
 8007cfa:	46bd      	mov	sp, r7
 8007cfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d00:	4770      	bx	lr
 8007d02:	bf00      	nop
 8007d04:	40023c00 	.word	0x40023c00

08007d08 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8007d08:	b480      	push	{r7}
 8007d0a:	b085      	sub	sp, #20
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	6078      	str	r0, [r7, #4]
 8007d10:	460b      	mov	r3, r1
 8007d12:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8007d14:	2300      	movs	r3, #0
 8007d16:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8007d18:	78fb      	ldrb	r3, [r7, #3]
 8007d1a:	2b00      	cmp	r3, #0
 8007d1c:	d102      	bne.n	8007d24 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	60fb      	str	r3, [r7, #12]
 8007d22:	e010      	b.n	8007d46 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8007d24:	78fb      	ldrb	r3, [r7, #3]
 8007d26:	2b01      	cmp	r3, #1
 8007d28:	d103      	bne.n	8007d32 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8007d2a:	f44f 7380 	mov.w	r3, #256	; 0x100
 8007d2e:	60fb      	str	r3, [r7, #12]
 8007d30:	e009      	b.n	8007d46 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8007d32:	78fb      	ldrb	r3, [r7, #3]
 8007d34:	2b02      	cmp	r3, #2
 8007d36:	d103      	bne.n	8007d40 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8007d38:	f44f 7300 	mov.w	r3, #512	; 0x200
 8007d3c:	60fb      	str	r3, [r7, #12]
 8007d3e:	e002      	b.n	8007d46 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8007d40:	f44f 7340 	mov.w	r3, #768	; 0x300
 8007d44:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8007d46:	4b13      	ldr	r3, [pc, #76]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d48:	691b      	ldr	r3, [r3, #16]
 8007d4a:	4a12      	ldr	r2, [pc, #72]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d4c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007d50:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8007d52:	4b10      	ldr	r3, [pc, #64]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d54:	691a      	ldr	r2, [r3, #16]
 8007d56:	490f      	ldr	r1, [pc, #60]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d58:	68fb      	ldr	r3, [r7, #12]
 8007d5a:	4313      	orrs	r3, r2
 8007d5c:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8007d5e:	4b0d      	ldr	r3, [pc, #52]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d60:	691b      	ldr	r3, [r3, #16]
 8007d62:	4a0c      	ldr	r2, [pc, #48]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d64:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8007d68:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8007d6a:	4b0a      	ldr	r3, [pc, #40]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d6c:	691a      	ldr	r2, [r3, #16]
 8007d6e:	687b      	ldr	r3, [r7, #4]
 8007d70:	00db      	lsls	r3, r3, #3
 8007d72:	4313      	orrs	r3, r2
 8007d74:	4a07      	ldr	r2, [pc, #28]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d76:	f043 0302 	orr.w	r3, r3, #2
 8007d7a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8007d7c:	4b05      	ldr	r3, [pc, #20]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d7e:	691b      	ldr	r3, [r3, #16]
 8007d80:	4a04      	ldr	r2, [pc, #16]	; (8007d94 <FLASH_Erase_Sector+0x8c>)
 8007d82:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d86:	6113      	str	r3, [r2, #16]
}
 8007d88:	bf00      	nop
 8007d8a:	3714      	adds	r7, #20
 8007d8c:	46bd      	mov	sp, r7
 8007d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d92:	4770      	bx	lr
 8007d94:	40023c00 	.word	0x40023c00

08007d98 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8007d98:	b480      	push	{r7}
 8007d9a:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8007d9c:	4b20      	ldr	r3, [pc, #128]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007d9e:	681b      	ldr	r3, [r3, #0]
 8007da0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8007da4:	2b00      	cmp	r3, #0
 8007da6:	d017      	beq.n	8007dd8 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8007da8:	4b1d      	ldr	r3, [pc, #116]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	4a1c      	ldr	r2, [pc, #112]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dae:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007db2:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8007db4:	4b1a      	ldr	r3, [pc, #104]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	4a19      	ldr	r2, [pc, #100]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dba:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	4b17      	ldr	r3, [pc, #92]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	4a16      	ldr	r2, [pc, #88]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dc6:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8007dca:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8007dcc:	4b14      	ldr	r3, [pc, #80]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	4a13      	ldr	r2, [pc, #76]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dd2:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8007dd6:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8007dd8:	4b11      	ldr	r3, [pc, #68]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dda:	681b      	ldr	r3, [r3, #0]
 8007ddc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	d017      	beq.n	8007e14 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8007de4:	4b0e      	ldr	r3, [pc, #56]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007de6:	681b      	ldr	r3, [r3, #0]
 8007de8:	4a0d      	ldr	r2, [pc, #52]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8007dee:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8007df0:	4b0b      	ldr	r3, [pc, #44]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007df2:	681b      	ldr	r3, [r3, #0]
 8007df4:	4a0a      	ldr	r2, [pc, #40]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007df6:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8007dfa:	6013      	str	r3, [r2, #0]
 8007dfc:	4b08      	ldr	r3, [pc, #32]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	4a07      	ldr	r2, [pc, #28]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007e02:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007e06:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8007e08:	4b05      	ldr	r3, [pc, #20]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	4a04      	ldr	r2, [pc, #16]	; (8007e20 <FLASH_FlushCaches+0x88>)
 8007e0e:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8007e12:	6013      	str	r3, [r2, #0]
  }
}
 8007e14:	bf00      	nop
 8007e16:	46bd      	mov	sp, r7
 8007e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1c:	4770      	bx	lr
 8007e1e:	bf00      	nop
 8007e20:	40023c00 	.word	0x40023c00

08007e24 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007e24:	b480      	push	{r7}
 8007e26:	b089      	sub	sp, #36	; 0x24
 8007e28:	af00      	add	r7, sp, #0
 8007e2a:	6078      	str	r0, [r7, #4]
 8007e2c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8007e2e:	2300      	movs	r3, #0
 8007e30:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8007e32:	2300      	movs	r3, #0
 8007e34:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8007e36:	2300      	movs	r3, #0
 8007e38:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8007e3a:	2300      	movs	r3, #0
 8007e3c:	61fb      	str	r3, [r7, #28]
 8007e3e:	e16b      	b.n	8008118 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8007e40:	2201      	movs	r2, #1
 8007e42:	69fb      	ldr	r3, [r7, #28]
 8007e44:	fa02 f303 	lsl.w	r3, r2, r3
 8007e48:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8007e4a:	683b      	ldr	r3, [r7, #0]
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	697a      	ldr	r2, [r7, #20]
 8007e50:	4013      	ands	r3, r2
 8007e52:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8007e54:	693a      	ldr	r2, [r7, #16]
 8007e56:	697b      	ldr	r3, [r7, #20]
 8007e58:	429a      	cmp	r2, r3
 8007e5a:	f040 815a 	bne.w	8008112 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007e5e:	683b      	ldr	r3, [r7, #0]
 8007e60:	685b      	ldr	r3, [r3, #4]
 8007e62:	2b01      	cmp	r3, #1
 8007e64:	d00b      	beq.n	8007e7e <HAL_GPIO_Init+0x5a>
 8007e66:	683b      	ldr	r3, [r7, #0]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	2b02      	cmp	r3, #2
 8007e6c:	d007      	beq.n	8007e7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007e6e:	683b      	ldr	r3, [r7, #0]
 8007e70:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8007e72:	2b11      	cmp	r3, #17
 8007e74:	d003      	beq.n	8007e7e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007e76:	683b      	ldr	r3, [r7, #0]
 8007e78:	685b      	ldr	r3, [r3, #4]
 8007e7a:	2b12      	cmp	r3, #18
 8007e7c:	d130      	bne.n	8007ee0 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	689b      	ldr	r3, [r3, #8]
 8007e82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	005b      	lsls	r3, r3, #1
 8007e88:	2203      	movs	r2, #3
 8007e8a:	fa02 f303 	lsl.w	r3, r2, r3
 8007e8e:	43db      	mvns	r3, r3
 8007e90:	69ba      	ldr	r2, [r7, #24]
 8007e92:	4013      	ands	r3, r2
 8007e94:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8007e96:	683b      	ldr	r3, [r7, #0]
 8007e98:	68da      	ldr	r2, [r3, #12]
 8007e9a:	69fb      	ldr	r3, [r7, #28]
 8007e9c:	005b      	lsls	r3, r3, #1
 8007e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8007ea2:	69ba      	ldr	r2, [r7, #24]
 8007ea4:	4313      	orrs	r3, r2
 8007ea6:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8007ea8:	687b      	ldr	r3, [r7, #4]
 8007eaa:	69ba      	ldr	r2, [r7, #24]
 8007eac:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8007eae:	687b      	ldr	r3, [r7, #4]
 8007eb0:	685b      	ldr	r3, [r3, #4]
 8007eb2:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8007eb4:	2201      	movs	r2, #1
 8007eb6:	69fb      	ldr	r3, [r7, #28]
 8007eb8:	fa02 f303 	lsl.w	r3, r2, r3
 8007ebc:	43db      	mvns	r3, r3
 8007ebe:	69ba      	ldr	r2, [r7, #24]
 8007ec0:	4013      	ands	r3, r2
 8007ec2:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8007ec4:	683b      	ldr	r3, [r7, #0]
 8007ec6:	685b      	ldr	r3, [r3, #4]
 8007ec8:	091b      	lsrs	r3, r3, #4
 8007eca:	f003 0201 	and.w	r2, r3, #1
 8007ece:	69fb      	ldr	r3, [r7, #28]
 8007ed0:	fa02 f303 	lsl.w	r3, r2, r3
 8007ed4:	69ba      	ldr	r2, [r7, #24]
 8007ed6:	4313      	orrs	r3, r2
 8007ed8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	69ba      	ldr	r2, [r7, #24]
 8007ede:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	68db      	ldr	r3, [r3, #12]
 8007ee4:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8007ee6:	69fb      	ldr	r3, [r7, #28]
 8007ee8:	005b      	lsls	r3, r3, #1
 8007eea:	2203      	movs	r2, #3
 8007eec:	fa02 f303 	lsl.w	r3, r2, r3
 8007ef0:	43db      	mvns	r3, r3
 8007ef2:	69ba      	ldr	r2, [r7, #24]
 8007ef4:	4013      	ands	r3, r2
 8007ef6:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8007ef8:	683b      	ldr	r3, [r7, #0]
 8007efa:	689a      	ldr	r2, [r3, #8]
 8007efc:	69fb      	ldr	r3, [r7, #28]
 8007efe:	005b      	lsls	r3, r3, #1
 8007f00:	fa02 f303 	lsl.w	r3, r2, r3
 8007f04:	69ba      	ldr	r2, [r7, #24]
 8007f06:	4313      	orrs	r3, r2
 8007f08:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	69ba      	ldr	r2, [r7, #24]
 8007f0e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8007f10:	683b      	ldr	r3, [r7, #0]
 8007f12:	685b      	ldr	r3, [r3, #4]
 8007f14:	2b02      	cmp	r3, #2
 8007f16:	d003      	beq.n	8007f20 <HAL_GPIO_Init+0xfc>
 8007f18:	683b      	ldr	r3, [r7, #0]
 8007f1a:	685b      	ldr	r3, [r3, #4]
 8007f1c:	2b12      	cmp	r3, #18
 8007f1e:	d123      	bne.n	8007f68 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8007f20:	69fb      	ldr	r3, [r7, #28]
 8007f22:	08da      	lsrs	r2, r3, #3
 8007f24:	687b      	ldr	r3, [r7, #4]
 8007f26:	3208      	adds	r2, #8
 8007f28:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8007f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8007f2e:	69fb      	ldr	r3, [r7, #28]
 8007f30:	f003 0307 	and.w	r3, r3, #7
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	220f      	movs	r2, #15
 8007f38:	fa02 f303 	lsl.w	r3, r2, r3
 8007f3c:	43db      	mvns	r3, r3
 8007f3e:	69ba      	ldr	r2, [r7, #24]
 8007f40:	4013      	ands	r3, r2
 8007f42:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8007f44:	683b      	ldr	r3, [r7, #0]
 8007f46:	691a      	ldr	r2, [r3, #16]
 8007f48:	69fb      	ldr	r3, [r7, #28]
 8007f4a:	f003 0307 	and.w	r3, r3, #7
 8007f4e:	009b      	lsls	r3, r3, #2
 8007f50:	fa02 f303 	lsl.w	r3, r2, r3
 8007f54:	69ba      	ldr	r2, [r7, #24]
 8007f56:	4313      	orrs	r3, r2
 8007f58:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8007f5a:	69fb      	ldr	r3, [r7, #28]
 8007f5c:	08da      	lsrs	r2, r3, #3
 8007f5e:	687b      	ldr	r3, [r7, #4]
 8007f60:	3208      	adds	r2, #8
 8007f62:	69b9      	ldr	r1, [r7, #24]
 8007f64:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007f68:	687b      	ldr	r3, [r7, #4]
 8007f6a:	681b      	ldr	r3, [r3, #0]
 8007f6c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8007f6e:	69fb      	ldr	r3, [r7, #28]
 8007f70:	005b      	lsls	r3, r3, #1
 8007f72:	2203      	movs	r2, #3
 8007f74:	fa02 f303 	lsl.w	r3, r2, r3
 8007f78:	43db      	mvns	r3, r3
 8007f7a:	69ba      	ldr	r2, [r7, #24]
 8007f7c:	4013      	ands	r3, r2
 8007f7e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8007f80:	683b      	ldr	r3, [r7, #0]
 8007f82:	685b      	ldr	r3, [r3, #4]
 8007f84:	f003 0203 	and.w	r2, r3, #3
 8007f88:	69fb      	ldr	r3, [r7, #28]
 8007f8a:	005b      	lsls	r3, r3, #1
 8007f8c:	fa02 f303 	lsl.w	r3, r2, r3
 8007f90:	69ba      	ldr	r2, [r7, #24]
 8007f92:	4313      	orrs	r3, r2
 8007f94:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8007f96:	687b      	ldr	r3, [r7, #4]
 8007f98:	69ba      	ldr	r2, [r7, #24]
 8007f9a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8007f9c:	683b      	ldr	r3, [r7, #0]
 8007f9e:	685b      	ldr	r3, [r3, #4]
 8007fa0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007fa4:	2b00      	cmp	r3, #0
 8007fa6:	f000 80b4 	beq.w	8008112 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8007faa:	2300      	movs	r3, #0
 8007fac:	60fb      	str	r3, [r7, #12]
 8007fae:	4b5f      	ldr	r3, [pc, #380]	; (800812c <HAL_GPIO_Init+0x308>)
 8007fb0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fb2:	4a5e      	ldr	r2, [pc, #376]	; (800812c <HAL_GPIO_Init+0x308>)
 8007fb4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8007fb8:	6453      	str	r3, [r2, #68]	; 0x44
 8007fba:	4b5c      	ldr	r3, [pc, #368]	; (800812c <HAL_GPIO_Init+0x308>)
 8007fbc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007fbe:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8007fc2:	60fb      	str	r3, [r7, #12]
 8007fc4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8007fc6:	4a5a      	ldr	r2, [pc, #360]	; (8008130 <HAL_GPIO_Init+0x30c>)
 8007fc8:	69fb      	ldr	r3, [r7, #28]
 8007fca:	089b      	lsrs	r3, r3, #2
 8007fcc:	3302      	adds	r3, #2
 8007fce:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007fd2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8007fd4:	69fb      	ldr	r3, [r7, #28]
 8007fd6:	f003 0303 	and.w	r3, r3, #3
 8007fda:	009b      	lsls	r3, r3, #2
 8007fdc:	220f      	movs	r2, #15
 8007fde:	fa02 f303 	lsl.w	r3, r2, r3
 8007fe2:	43db      	mvns	r3, r3
 8007fe4:	69ba      	ldr	r2, [r7, #24]
 8007fe6:	4013      	ands	r3, r2
 8007fe8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	4a51      	ldr	r2, [pc, #324]	; (8008134 <HAL_GPIO_Init+0x310>)
 8007fee:	4293      	cmp	r3, r2
 8007ff0:	d02b      	beq.n	800804a <HAL_GPIO_Init+0x226>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	4a50      	ldr	r2, [pc, #320]	; (8008138 <HAL_GPIO_Init+0x314>)
 8007ff6:	4293      	cmp	r3, r2
 8007ff8:	d025      	beq.n	8008046 <HAL_GPIO_Init+0x222>
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	4a4f      	ldr	r2, [pc, #316]	; (800813c <HAL_GPIO_Init+0x318>)
 8007ffe:	4293      	cmp	r3, r2
 8008000:	d01f      	beq.n	8008042 <HAL_GPIO_Init+0x21e>
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	4a4e      	ldr	r2, [pc, #312]	; (8008140 <HAL_GPIO_Init+0x31c>)
 8008006:	4293      	cmp	r3, r2
 8008008:	d019      	beq.n	800803e <HAL_GPIO_Init+0x21a>
 800800a:	687b      	ldr	r3, [r7, #4]
 800800c:	4a4d      	ldr	r2, [pc, #308]	; (8008144 <HAL_GPIO_Init+0x320>)
 800800e:	4293      	cmp	r3, r2
 8008010:	d013      	beq.n	800803a <HAL_GPIO_Init+0x216>
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	4a4c      	ldr	r2, [pc, #304]	; (8008148 <HAL_GPIO_Init+0x324>)
 8008016:	4293      	cmp	r3, r2
 8008018:	d00d      	beq.n	8008036 <HAL_GPIO_Init+0x212>
 800801a:	687b      	ldr	r3, [r7, #4]
 800801c:	4a4b      	ldr	r2, [pc, #300]	; (800814c <HAL_GPIO_Init+0x328>)
 800801e:	4293      	cmp	r3, r2
 8008020:	d007      	beq.n	8008032 <HAL_GPIO_Init+0x20e>
 8008022:	687b      	ldr	r3, [r7, #4]
 8008024:	4a4a      	ldr	r2, [pc, #296]	; (8008150 <HAL_GPIO_Init+0x32c>)
 8008026:	4293      	cmp	r3, r2
 8008028:	d101      	bne.n	800802e <HAL_GPIO_Init+0x20a>
 800802a:	2307      	movs	r3, #7
 800802c:	e00e      	b.n	800804c <HAL_GPIO_Init+0x228>
 800802e:	2308      	movs	r3, #8
 8008030:	e00c      	b.n	800804c <HAL_GPIO_Init+0x228>
 8008032:	2306      	movs	r3, #6
 8008034:	e00a      	b.n	800804c <HAL_GPIO_Init+0x228>
 8008036:	2305      	movs	r3, #5
 8008038:	e008      	b.n	800804c <HAL_GPIO_Init+0x228>
 800803a:	2304      	movs	r3, #4
 800803c:	e006      	b.n	800804c <HAL_GPIO_Init+0x228>
 800803e:	2303      	movs	r3, #3
 8008040:	e004      	b.n	800804c <HAL_GPIO_Init+0x228>
 8008042:	2302      	movs	r3, #2
 8008044:	e002      	b.n	800804c <HAL_GPIO_Init+0x228>
 8008046:	2301      	movs	r3, #1
 8008048:	e000      	b.n	800804c <HAL_GPIO_Init+0x228>
 800804a:	2300      	movs	r3, #0
 800804c:	69fa      	ldr	r2, [r7, #28]
 800804e:	f002 0203 	and.w	r2, r2, #3
 8008052:	0092      	lsls	r2, r2, #2
 8008054:	4093      	lsls	r3, r2
 8008056:	69ba      	ldr	r2, [r7, #24]
 8008058:	4313      	orrs	r3, r2
 800805a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800805c:	4934      	ldr	r1, [pc, #208]	; (8008130 <HAL_GPIO_Init+0x30c>)
 800805e:	69fb      	ldr	r3, [r7, #28]
 8008060:	089b      	lsrs	r3, r3, #2
 8008062:	3302      	adds	r3, #2
 8008064:	69ba      	ldr	r2, [r7, #24]
 8008066:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800806a:	4b3a      	ldr	r3, [pc, #232]	; (8008154 <HAL_GPIO_Init+0x330>)
 800806c:	681b      	ldr	r3, [r3, #0]
 800806e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008070:	693b      	ldr	r3, [r7, #16]
 8008072:	43db      	mvns	r3, r3
 8008074:	69ba      	ldr	r2, [r7, #24]
 8008076:	4013      	ands	r3, r2
 8008078:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800807a:	683b      	ldr	r3, [r7, #0]
 800807c:	685b      	ldr	r3, [r3, #4]
 800807e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008082:	2b00      	cmp	r3, #0
 8008084:	d003      	beq.n	800808e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8008086:	69ba      	ldr	r2, [r7, #24]
 8008088:	693b      	ldr	r3, [r7, #16]
 800808a:	4313      	orrs	r3, r2
 800808c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800808e:	4a31      	ldr	r2, [pc, #196]	; (8008154 <HAL_GPIO_Init+0x330>)
 8008090:	69bb      	ldr	r3, [r7, #24]
 8008092:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8008094:	4b2f      	ldr	r3, [pc, #188]	; (8008154 <HAL_GPIO_Init+0x330>)
 8008096:	685b      	ldr	r3, [r3, #4]
 8008098:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800809a:	693b      	ldr	r3, [r7, #16]
 800809c:	43db      	mvns	r3, r3
 800809e:	69ba      	ldr	r2, [r7, #24]
 80080a0:	4013      	ands	r3, r2
 80080a2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80080a4:	683b      	ldr	r3, [r7, #0]
 80080a6:	685b      	ldr	r3, [r3, #4]
 80080a8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	d003      	beq.n	80080b8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80080b0:	69ba      	ldr	r2, [r7, #24]
 80080b2:	693b      	ldr	r3, [r7, #16]
 80080b4:	4313      	orrs	r3, r2
 80080b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80080b8:	4a26      	ldr	r2, [pc, #152]	; (8008154 <HAL_GPIO_Init+0x330>)
 80080ba:	69bb      	ldr	r3, [r7, #24]
 80080bc:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80080be:	4b25      	ldr	r3, [pc, #148]	; (8008154 <HAL_GPIO_Init+0x330>)
 80080c0:	689b      	ldr	r3, [r3, #8]
 80080c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080c4:	693b      	ldr	r3, [r7, #16]
 80080c6:	43db      	mvns	r3, r3
 80080c8:	69ba      	ldr	r2, [r7, #24]
 80080ca:	4013      	ands	r3, r2
 80080cc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80080ce:	683b      	ldr	r3, [r7, #0]
 80080d0:	685b      	ldr	r3, [r3, #4]
 80080d2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80080d6:	2b00      	cmp	r3, #0
 80080d8:	d003      	beq.n	80080e2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80080da:	69ba      	ldr	r2, [r7, #24]
 80080dc:	693b      	ldr	r3, [r7, #16]
 80080de:	4313      	orrs	r3, r2
 80080e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80080e2:	4a1c      	ldr	r2, [pc, #112]	; (8008154 <HAL_GPIO_Init+0x330>)
 80080e4:	69bb      	ldr	r3, [r7, #24]
 80080e6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80080e8:	4b1a      	ldr	r3, [pc, #104]	; (8008154 <HAL_GPIO_Init+0x330>)
 80080ea:	68db      	ldr	r3, [r3, #12]
 80080ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80080ee:	693b      	ldr	r3, [r7, #16]
 80080f0:	43db      	mvns	r3, r3
 80080f2:	69ba      	ldr	r2, [r7, #24]
 80080f4:	4013      	ands	r3, r2
 80080f6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80080f8:	683b      	ldr	r3, [r7, #0]
 80080fa:	685b      	ldr	r3, [r3, #4]
 80080fc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008100:	2b00      	cmp	r3, #0
 8008102:	d003      	beq.n	800810c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8008104:	69ba      	ldr	r2, [r7, #24]
 8008106:	693b      	ldr	r3, [r7, #16]
 8008108:	4313      	orrs	r3, r2
 800810a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800810c:	4a11      	ldr	r2, [pc, #68]	; (8008154 <HAL_GPIO_Init+0x330>)
 800810e:	69bb      	ldr	r3, [r7, #24]
 8008110:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008112:	69fb      	ldr	r3, [r7, #28]
 8008114:	3301      	adds	r3, #1
 8008116:	61fb      	str	r3, [r7, #28]
 8008118:	69fb      	ldr	r3, [r7, #28]
 800811a:	2b0f      	cmp	r3, #15
 800811c:	f67f ae90 	bls.w	8007e40 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008120:	bf00      	nop
 8008122:	3724      	adds	r7, #36	; 0x24
 8008124:	46bd      	mov	sp, r7
 8008126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812a:	4770      	bx	lr
 800812c:	40023800 	.word	0x40023800
 8008130:	40013800 	.word	0x40013800
 8008134:	40020000 	.word	0x40020000
 8008138:	40020400 	.word	0x40020400
 800813c:	40020800 	.word	0x40020800
 8008140:	40020c00 	.word	0x40020c00
 8008144:	40021000 	.word	0x40021000
 8008148:	40021400 	.word	0x40021400
 800814c:	40021800 	.word	0x40021800
 8008150:	40021c00 	.word	0x40021c00
 8008154:	40013c00 	.word	0x40013c00

08008158 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008158:	b480      	push	{r7}
 800815a:	b085      	sub	sp, #20
 800815c:	af00      	add	r7, sp, #0
 800815e:	6078      	str	r0, [r7, #4]
 8008160:	460b      	mov	r3, r1
 8008162:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	691a      	ldr	r2, [r3, #16]
 8008168:	887b      	ldrh	r3, [r7, #2]
 800816a:	4013      	ands	r3, r2
 800816c:	2b00      	cmp	r3, #0
 800816e:	d002      	beq.n	8008176 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008170:	2301      	movs	r3, #1
 8008172:	73fb      	strb	r3, [r7, #15]
 8008174:	e001      	b.n	800817a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008176:	2300      	movs	r3, #0
 8008178:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800817a:	7bfb      	ldrb	r3, [r7, #15]
}
 800817c:	4618      	mov	r0, r3
 800817e:	3714      	adds	r7, #20
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr

08008188 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008188:	b480      	push	{r7}
 800818a:	b083      	sub	sp, #12
 800818c:	af00      	add	r7, sp, #0
 800818e:	6078      	str	r0, [r7, #4]
 8008190:	460b      	mov	r3, r1
 8008192:	807b      	strh	r3, [r7, #2]
 8008194:	4613      	mov	r3, r2
 8008196:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008198:	787b      	ldrb	r3, [r7, #1]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d003      	beq.n	80081a6 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800819e:	887a      	ldrh	r2, [r7, #2]
 80081a0:	687b      	ldr	r3, [r7, #4]
 80081a2:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80081a4:	e003      	b.n	80081ae <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80081a6:	887b      	ldrh	r3, [r7, #2]
 80081a8:	041a      	lsls	r2, r3, #16
 80081aa:	687b      	ldr	r3, [r7, #4]
 80081ac:	619a      	str	r2, [r3, #24]
}
 80081ae:	bf00      	nop
 80081b0:	370c      	adds	r7, #12
 80081b2:	46bd      	mov	sp, r7
 80081b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081b8:	4770      	bx	lr
	...

080081bc <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80081bc:	b580      	push	{r7, lr}
 80081be:	b084      	sub	sp, #16
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d101      	bne.n	80081ce <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80081ca:	2301      	movs	r3, #1
 80081cc:	e11f      	b.n	800840e <HAL_I2C_Init+0x252>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80081ce:	687b      	ldr	r3, [r7, #4]
 80081d0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80081d4:	b2db      	uxtb	r3, r3
 80081d6:	2b00      	cmp	r3, #0
 80081d8:	d106      	bne.n	80081e8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80081da:	687b      	ldr	r3, [r7, #4]
 80081dc:	2200      	movs	r2, #0
 80081de:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f7fd ff96 	bl	8006114 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80081e8:	687b      	ldr	r3, [r7, #4]
 80081ea:	2224      	movs	r2, #36	; 0x24
 80081ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	681b      	ldr	r3, [r3, #0]
 80081f4:	681a      	ldr	r2, [r3, #0]
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	681b      	ldr	r3, [r3, #0]
 80081fa:	f022 0201 	bic.w	r2, r2, #1
 80081fe:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8008200:	687b      	ldr	r3, [r7, #4]
 8008202:	681b      	ldr	r3, [r3, #0]
 8008204:	681a      	ldr	r2, [r3, #0]
 8008206:	687b      	ldr	r3, [r7, #4]
 8008208:	681b      	ldr	r3, [r3, #0]
 800820a:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800820e:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8008210:	687b      	ldr	r3, [r7, #4]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	681a      	ldr	r2, [r3, #0]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800821e:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8008220:	f000 fd18 	bl	8008c54 <HAL_RCC_GetPCLK1Freq>
 8008224:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8008226:	687b      	ldr	r3, [r7, #4]
 8008228:	685b      	ldr	r3, [r3, #4]
 800822a:	4a7b      	ldr	r2, [pc, #492]	; (8008418 <HAL_I2C_Init+0x25c>)
 800822c:	4293      	cmp	r3, r2
 800822e:	d807      	bhi.n	8008240 <HAL_I2C_Init+0x84>
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	4a7a      	ldr	r2, [pc, #488]	; (800841c <HAL_I2C_Init+0x260>)
 8008234:	4293      	cmp	r3, r2
 8008236:	bf94      	ite	ls
 8008238:	2301      	movls	r3, #1
 800823a:	2300      	movhi	r3, #0
 800823c:	b2db      	uxtb	r3, r3
 800823e:	e006      	b.n	800824e <HAL_I2C_Init+0x92>
 8008240:	68fb      	ldr	r3, [r7, #12]
 8008242:	4a77      	ldr	r2, [pc, #476]	; (8008420 <HAL_I2C_Init+0x264>)
 8008244:	4293      	cmp	r3, r2
 8008246:	bf94      	ite	ls
 8008248:	2301      	movls	r3, #1
 800824a:	2300      	movhi	r3, #0
 800824c:	b2db      	uxtb	r3, r3
 800824e:	2b00      	cmp	r3, #0
 8008250:	d001      	beq.n	8008256 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8008252:	2301      	movs	r3, #1
 8008254:	e0db      	b.n	800840e <HAL_I2C_Init+0x252>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8008256:	68fb      	ldr	r3, [r7, #12]
 8008258:	4a72      	ldr	r2, [pc, #456]	; (8008424 <HAL_I2C_Init+0x268>)
 800825a:	fba2 2303 	umull	r2, r3, r2, r3
 800825e:	0c9b      	lsrs	r3, r3, #18
 8008260:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8008262:	687b      	ldr	r3, [r7, #4]
 8008264:	681b      	ldr	r3, [r3, #0]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 800826c:	687b      	ldr	r3, [r7, #4]
 800826e:	681b      	ldr	r3, [r3, #0]
 8008270:	68ba      	ldr	r2, [r7, #8]
 8008272:	430a      	orrs	r2, r1
 8008274:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8008276:	687b      	ldr	r3, [r7, #4]
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	6a1b      	ldr	r3, [r3, #32]
 800827c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8008280:	687b      	ldr	r3, [r7, #4]
 8008282:	685b      	ldr	r3, [r3, #4]
 8008284:	4a64      	ldr	r2, [pc, #400]	; (8008418 <HAL_I2C_Init+0x25c>)
 8008286:	4293      	cmp	r3, r2
 8008288:	d802      	bhi.n	8008290 <HAL_I2C_Init+0xd4>
 800828a:	68bb      	ldr	r3, [r7, #8]
 800828c:	3301      	adds	r3, #1
 800828e:	e009      	b.n	80082a4 <HAL_I2C_Init+0xe8>
 8008290:	68bb      	ldr	r3, [r7, #8]
 8008292:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8008296:	fb02 f303 	mul.w	r3, r2, r3
 800829a:	4a63      	ldr	r2, [pc, #396]	; (8008428 <HAL_I2C_Init+0x26c>)
 800829c:	fba2 2303 	umull	r2, r3, r2, r3
 80082a0:	099b      	lsrs	r3, r3, #6
 80082a2:	3301      	adds	r3, #1
 80082a4:	687a      	ldr	r2, [r7, #4]
 80082a6:	6812      	ldr	r2, [r2, #0]
 80082a8:	430b      	orrs	r3, r1
 80082aa:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	681b      	ldr	r3, [r3, #0]
 80082b0:	69db      	ldr	r3, [r3, #28]
 80082b2:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80082b6:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	685b      	ldr	r3, [r3, #4]
 80082be:	4956      	ldr	r1, [pc, #344]	; (8008418 <HAL_I2C_Init+0x25c>)
 80082c0:	428b      	cmp	r3, r1
 80082c2:	d80d      	bhi.n	80082e0 <HAL_I2C_Init+0x124>
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	1e59      	subs	r1, r3, #1
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	685b      	ldr	r3, [r3, #4]
 80082cc:	005b      	lsls	r3, r3, #1
 80082ce:	fbb1 f3f3 	udiv	r3, r1, r3
 80082d2:	3301      	adds	r3, #1
 80082d4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80082d8:	2b04      	cmp	r3, #4
 80082da:	bf38      	it	cc
 80082dc:	2304      	movcc	r3, #4
 80082de:	e04f      	b.n	8008380 <HAL_I2C_Init+0x1c4>
 80082e0:	687b      	ldr	r3, [r7, #4]
 80082e2:	689b      	ldr	r3, [r3, #8]
 80082e4:	2b00      	cmp	r3, #0
 80082e6:	d111      	bne.n	800830c <HAL_I2C_Init+0x150>
 80082e8:	68fb      	ldr	r3, [r7, #12]
 80082ea:	1e58      	subs	r0, r3, #1
 80082ec:	687b      	ldr	r3, [r7, #4]
 80082ee:	6859      	ldr	r1, [r3, #4]
 80082f0:	460b      	mov	r3, r1
 80082f2:	005b      	lsls	r3, r3, #1
 80082f4:	440b      	add	r3, r1
 80082f6:	fbb0 f3f3 	udiv	r3, r0, r3
 80082fa:	3301      	adds	r3, #1
 80082fc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008300:	2b00      	cmp	r3, #0
 8008302:	bf0c      	ite	eq
 8008304:	2301      	moveq	r3, #1
 8008306:	2300      	movne	r3, #0
 8008308:	b2db      	uxtb	r3, r3
 800830a:	e012      	b.n	8008332 <HAL_I2C_Init+0x176>
 800830c:	68fb      	ldr	r3, [r7, #12]
 800830e:	1e58      	subs	r0, r3, #1
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	6859      	ldr	r1, [r3, #4]
 8008314:	460b      	mov	r3, r1
 8008316:	009b      	lsls	r3, r3, #2
 8008318:	440b      	add	r3, r1
 800831a:	0099      	lsls	r1, r3, #2
 800831c:	440b      	add	r3, r1
 800831e:	fbb0 f3f3 	udiv	r3, r0, r3
 8008322:	3301      	adds	r3, #1
 8008324:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8008328:	2b00      	cmp	r3, #0
 800832a:	bf0c      	ite	eq
 800832c:	2301      	moveq	r3, #1
 800832e:	2300      	movne	r3, #0
 8008330:	b2db      	uxtb	r3, r3
 8008332:	2b00      	cmp	r3, #0
 8008334:	d001      	beq.n	800833a <HAL_I2C_Init+0x17e>
 8008336:	2301      	movs	r3, #1
 8008338:	e022      	b.n	8008380 <HAL_I2C_Init+0x1c4>
 800833a:	687b      	ldr	r3, [r7, #4]
 800833c:	689b      	ldr	r3, [r3, #8]
 800833e:	2b00      	cmp	r3, #0
 8008340:	d10e      	bne.n	8008360 <HAL_I2C_Init+0x1a4>
 8008342:	68fb      	ldr	r3, [r7, #12]
 8008344:	1e58      	subs	r0, r3, #1
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	6859      	ldr	r1, [r3, #4]
 800834a:	460b      	mov	r3, r1
 800834c:	005b      	lsls	r3, r3, #1
 800834e:	440b      	add	r3, r1
 8008350:	fbb0 f3f3 	udiv	r3, r0, r3
 8008354:	3301      	adds	r3, #1
 8008356:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800835a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800835e:	e00f      	b.n	8008380 <HAL_I2C_Init+0x1c4>
 8008360:	68fb      	ldr	r3, [r7, #12]
 8008362:	1e58      	subs	r0, r3, #1
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	6859      	ldr	r1, [r3, #4]
 8008368:	460b      	mov	r3, r1
 800836a:	009b      	lsls	r3, r3, #2
 800836c:	440b      	add	r3, r1
 800836e:	0099      	lsls	r1, r3, #2
 8008370:	440b      	add	r3, r1
 8008372:	fbb0 f3f3 	udiv	r3, r0, r3
 8008376:	3301      	adds	r3, #1
 8008378:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800837c:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8008380:	6879      	ldr	r1, [r7, #4]
 8008382:	6809      	ldr	r1, [r1, #0]
 8008384:	4313      	orrs	r3, r2
 8008386:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8008388:	687b      	ldr	r3, [r7, #4]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	681b      	ldr	r3, [r3, #0]
 800838e:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	69da      	ldr	r2, [r3, #28]
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	6a1b      	ldr	r3, [r3, #32]
 800839a:	431a      	orrs	r2, r3
 800839c:	687b      	ldr	r3, [r7, #4]
 800839e:	681b      	ldr	r3, [r3, #0]
 80083a0:	430a      	orrs	r2, r1
 80083a2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80083a4:	687b      	ldr	r3, [r7, #4]
 80083a6:	681b      	ldr	r3, [r3, #0]
 80083a8:	689b      	ldr	r3, [r3, #8]
 80083aa:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80083ae:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80083b2:	687a      	ldr	r2, [r7, #4]
 80083b4:	6911      	ldr	r1, [r2, #16]
 80083b6:	687a      	ldr	r2, [r7, #4]
 80083b8:	68d2      	ldr	r2, [r2, #12]
 80083ba:	4311      	orrs	r1, r2
 80083bc:	687a      	ldr	r2, [r7, #4]
 80083be:	6812      	ldr	r2, [r2, #0]
 80083c0:	430b      	orrs	r3, r1
 80083c2:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80083c4:	687b      	ldr	r3, [r7, #4]
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	68db      	ldr	r3, [r3, #12]
 80083ca:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80083ce:	687b      	ldr	r3, [r7, #4]
 80083d0:	695a      	ldr	r2, [r3, #20]
 80083d2:	687b      	ldr	r3, [r7, #4]
 80083d4:	699b      	ldr	r3, [r3, #24]
 80083d6:	431a      	orrs	r2, r3
 80083d8:	687b      	ldr	r3, [r7, #4]
 80083da:	681b      	ldr	r3, [r3, #0]
 80083dc:	430a      	orrs	r2, r1
 80083de:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	681b      	ldr	r3, [r3, #0]
 80083e4:	681a      	ldr	r2, [r3, #0]
 80083e6:	687b      	ldr	r3, [r7, #4]
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	f042 0201 	orr.w	r2, r2, #1
 80083ee:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80083f0:	687b      	ldr	r3, [r7, #4]
 80083f2:	2200      	movs	r2, #0
 80083f4:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	2220      	movs	r2, #32
 80083fa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	2200      	movs	r2, #0
 8008402:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8008404:	687b      	ldr	r3, [r7, #4]
 8008406:	2200      	movs	r2, #0
 8008408:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800840c:	2300      	movs	r3, #0
}
 800840e:	4618      	mov	r0, r3
 8008410:	3710      	adds	r7, #16
 8008412:	46bd      	mov	sp, r7
 8008414:	bd80      	pop	{r7, pc}
 8008416:	bf00      	nop
 8008418:	000186a0 	.word	0x000186a0
 800841c:	001e847f 	.word	0x001e847f
 8008420:	003d08ff 	.word	0x003d08ff
 8008424:	431bde83 	.word	0x431bde83
 8008428:	10624dd3 	.word	0x10624dd3

0800842c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800842c:	b580      	push	{r7, lr}
 800842e:	b086      	sub	sp, #24
 8008430:	af00      	add	r7, sp, #0
 8008432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	2b00      	cmp	r3, #0
 8008438:	d101      	bne.n	800843e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800843a:	2301      	movs	r3, #1
 800843c:	e25b      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800843e:	687b      	ldr	r3, [r7, #4]
 8008440:	681b      	ldr	r3, [r3, #0]
 8008442:	f003 0301 	and.w	r3, r3, #1
 8008446:	2b00      	cmp	r3, #0
 8008448:	d075      	beq.n	8008536 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800844a:	4ba3      	ldr	r3, [pc, #652]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 800844c:	689b      	ldr	r3, [r3, #8]
 800844e:	f003 030c 	and.w	r3, r3, #12
 8008452:	2b04      	cmp	r3, #4
 8008454:	d00c      	beq.n	8008470 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008456:	4ba0      	ldr	r3, [pc, #640]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008458:	689b      	ldr	r3, [r3, #8]
 800845a:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800845e:	2b08      	cmp	r3, #8
 8008460:	d112      	bne.n	8008488 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8008462:	4b9d      	ldr	r3, [pc, #628]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008464:	685b      	ldr	r3, [r3, #4]
 8008466:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800846a:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800846e:	d10b      	bne.n	8008488 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008470:	4b99      	ldr	r3, [pc, #612]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008478:	2b00      	cmp	r3, #0
 800847a:	d05b      	beq.n	8008534 <HAL_RCC_OscConfig+0x108>
 800847c:	687b      	ldr	r3, [r7, #4]
 800847e:	685b      	ldr	r3, [r3, #4]
 8008480:	2b00      	cmp	r3, #0
 8008482:	d157      	bne.n	8008534 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008484:	2301      	movs	r3, #1
 8008486:	e236      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8008488:	687b      	ldr	r3, [r7, #4]
 800848a:	685b      	ldr	r3, [r3, #4]
 800848c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008490:	d106      	bne.n	80084a0 <HAL_RCC_OscConfig+0x74>
 8008492:	4b91      	ldr	r3, [pc, #580]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008494:	681b      	ldr	r3, [r3, #0]
 8008496:	4a90      	ldr	r2, [pc, #576]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008498:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800849c:	6013      	str	r3, [r2, #0]
 800849e:	e01d      	b.n	80084dc <HAL_RCC_OscConfig+0xb0>
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	685b      	ldr	r3, [r3, #4]
 80084a4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80084a8:	d10c      	bne.n	80084c4 <HAL_RCC_OscConfig+0x98>
 80084aa:	4b8b      	ldr	r3, [pc, #556]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084ac:	681b      	ldr	r3, [r3, #0]
 80084ae:	4a8a      	ldr	r2, [pc, #552]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084b0:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80084b4:	6013      	str	r3, [r2, #0]
 80084b6:	4b88      	ldr	r3, [pc, #544]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084b8:	681b      	ldr	r3, [r3, #0]
 80084ba:	4a87      	ldr	r2, [pc, #540]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084bc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80084c0:	6013      	str	r3, [r2, #0]
 80084c2:	e00b      	b.n	80084dc <HAL_RCC_OscConfig+0xb0>
 80084c4:	4b84      	ldr	r3, [pc, #528]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084c6:	681b      	ldr	r3, [r3, #0]
 80084c8:	4a83      	ldr	r2, [pc, #524]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084ca:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80084ce:	6013      	str	r3, [r2, #0]
 80084d0:	4b81      	ldr	r3, [pc, #516]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084d2:	681b      	ldr	r3, [r3, #0]
 80084d4:	4a80      	ldr	r2, [pc, #512]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80084d6:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80084da:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80084dc:	687b      	ldr	r3, [r7, #4]
 80084de:	685b      	ldr	r3, [r3, #4]
 80084e0:	2b00      	cmp	r3, #0
 80084e2:	d013      	beq.n	800850c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80084e4:	f7fe fa12 	bl	800690c <HAL_GetTick>
 80084e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084ea:	e008      	b.n	80084fe <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80084ec:	f7fe fa0e 	bl	800690c <HAL_GetTick>
 80084f0:	4602      	mov	r2, r0
 80084f2:	693b      	ldr	r3, [r7, #16]
 80084f4:	1ad3      	subs	r3, r2, r3
 80084f6:	2b64      	cmp	r3, #100	; 0x64
 80084f8:	d901      	bls.n	80084fe <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80084fa:	2303      	movs	r3, #3
 80084fc:	e1fb      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80084fe:	4b76      	ldr	r3, [pc, #472]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008500:	681b      	ldr	r3, [r3, #0]
 8008502:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008506:	2b00      	cmp	r3, #0
 8008508:	d0f0      	beq.n	80084ec <HAL_RCC_OscConfig+0xc0>
 800850a:	e014      	b.n	8008536 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800850c:	f7fe f9fe 	bl	800690c <HAL_GetTick>
 8008510:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008512:	e008      	b.n	8008526 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8008514:	f7fe f9fa 	bl	800690c <HAL_GetTick>
 8008518:	4602      	mov	r2, r0
 800851a:	693b      	ldr	r3, [r7, #16]
 800851c:	1ad3      	subs	r3, r2, r3
 800851e:	2b64      	cmp	r3, #100	; 0x64
 8008520:	d901      	bls.n	8008526 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8008522:	2303      	movs	r3, #3
 8008524:	e1e7      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8008526:	4b6c      	ldr	r3, [pc, #432]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800852e:	2b00      	cmp	r3, #0
 8008530:	d1f0      	bne.n	8008514 <HAL_RCC_OscConfig+0xe8>
 8008532:	e000      	b.n	8008536 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008534:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	681b      	ldr	r3, [r3, #0]
 800853a:	f003 0302 	and.w	r3, r3, #2
 800853e:	2b00      	cmp	r3, #0
 8008540:	d063      	beq.n	800860a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008542:	4b65      	ldr	r3, [pc, #404]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008544:	689b      	ldr	r3, [r3, #8]
 8008546:	f003 030c 	and.w	r3, r3, #12
 800854a:	2b00      	cmp	r3, #0
 800854c:	d00b      	beq.n	8008566 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800854e:	4b62      	ldr	r3, [pc, #392]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008550:	689b      	ldr	r3, [r3, #8]
 8008552:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8008556:	2b08      	cmp	r3, #8
 8008558:	d11c      	bne.n	8008594 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800855a:	4b5f      	ldr	r3, [pc, #380]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 800855c:	685b      	ldr	r3, [r3, #4]
 800855e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008562:	2b00      	cmp	r3, #0
 8008564:	d116      	bne.n	8008594 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008566:	4b5c      	ldr	r3, [pc, #368]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008568:	681b      	ldr	r3, [r3, #0]
 800856a:	f003 0302 	and.w	r3, r3, #2
 800856e:	2b00      	cmp	r3, #0
 8008570:	d005      	beq.n	800857e <HAL_RCC_OscConfig+0x152>
 8008572:	687b      	ldr	r3, [r7, #4]
 8008574:	68db      	ldr	r3, [r3, #12]
 8008576:	2b01      	cmp	r3, #1
 8008578:	d001      	beq.n	800857e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800857a:	2301      	movs	r3, #1
 800857c:	e1bb      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800857e:	4b56      	ldr	r3, [pc, #344]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008580:	681b      	ldr	r3, [r3, #0]
 8008582:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	691b      	ldr	r3, [r3, #16]
 800858a:	00db      	lsls	r3, r3, #3
 800858c:	4952      	ldr	r1, [pc, #328]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 800858e:	4313      	orrs	r3, r2
 8008590:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8008592:	e03a      	b.n	800860a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	68db      	ldr	r3, [r3, #12]
 8008598:	2b00      	cmp	r3, #0
 800859a:	d020      	beq.n	80085de <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800859c:	4b4f      	ldr	r3, [pc, #316]	; (80086dc <HAL_RCC_OscConfig+0x2b0>)
 800859e:	2201      	movs	r2, #1
 80085a0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085a2:	f7fe f9b3 	bl	800690c <HAL_GetTick>
 80085a6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085a8:	e008      	b.n	80085bc <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085aa:	f7fe f9af 	bl	800690c <HAL_GetTick>
 80085ae:	4602      	mov	r2, r0
 80085b0:	693b      	ldr	r3, [r7, #16]
 80085b2:	1ad3      	subs	r3, r2, r3
 80085b4:	2b02      	cmp	r3, #2
 80085b6:	d901      	bls.n	80085bc <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e19c      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80085bc:	4b46      	ldr	r3, [pc, #280]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80085be:	681b      	ldr	r3, [r3, #0]
 80085c0:	f003 0302 	and.w	r3, r3, #2
 80085c4:	2b00      	cmp	r3, #0
 80085c6:	d0f0      	beq.n	80085aa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80085c8:	4b43      	ldr	r3, [pc, #268]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80085ca:	681b      	ldr	r3, [r3, #0]
 80085cc:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	691b      	ldr	r3, [r3, #16]
 80085d4:	00db      	lsls	r3, r3, #3
 80085d6:	4940      	ldr	r1, [pc, #256]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80085d8:	4313      	orrs	r3, r2
 80085da:	600b      	str	r3, [r1, #0]
 80085dc:	e015      	b.n	800860a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80085de:	4b3f      	ldr	r3, [pc, #252]	; (80086dc <HAL_RCC_OscConfig+0x2b0>)
 80085e0:	2200      	movs	r2, #0
 80085e2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80085e4:	f7fe f992 	bl	800690c <HAL_GetTick>
 80085e8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085ea:	e008      	b.n	80085fe <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80085ec:	f7fe f98e 	bl	800690c <HAL_GetTick>
 80085f0:	4602      	mov	r2, r0
 80085f2:	693b      	ldr	r3, [r7, #16]
 80085f4:	1ad3      	subs	r3, r2, r3
 80085f6:	2b02      	cmp	r3, #2
 80085f8:	d901      	bls.n	80085fe <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80085fa:	2303      	movs	r3, #3
 80085fc:	e17b      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80085fe:	4b36      	ldr	r3, [pc, #216]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008600:	681b      	ldr	r3, [r3, #0]
 8008602:	f003 0302 	and.w	r3, r3, #2
 8008606:	2b00      	cmp	r3, #0
 8008608:	d1f0      	bne.n	80085ec <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800860a:	687b      	ldr	r3, [r7, #4]
 800860c:	681b      	ldr	r3, [r3, #0]
 800860e:	f003 0308 	and.w	r3, r3, #8
 8008612:	2b00      	cmp	r3, #0
 8008614:	d030      	beq.n	8008678 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8008616:	687b      	ldr	r3, [r7, #4]
 8008618:	695b      	ldr	r3, [r3, #20]
 800861a:	2b00      	cmp	r3, #0
 800861c:	d016      	beq.n	800864c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800861e:	4b30      	ldr	r3, [pc, #192]	; (80086e0 <HAL_RCC_OscConfig+0x2b4>)
 8008620:	2201      	movs	r2, #1
 8008622:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008624:	f7fe f972 	bl	800690c <HAL_GetTick>
 8008628:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800862a:	e008      	b.n	800863e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800862c:	f7fe f96e 	bl	800690c <HAL_GetTick>
 8008630:	4602      	mov	r2, r0
 8008632:	693b      	ldr	r3, [r7, #16]
 8008634:	1ad3      	subs	r3, r2, r3
 8008636:	2b02      	cmp	r3, #2
 8008638:	d901      	bls.n	800863e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800863a:	2303      	movs	r3, #3
 800863c:	e15b      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800863e:	4b26      	ldr	r3, [pc, #152]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 8008640:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008642:	f003 0302 	and.w	r3, r3, #2
 8008646:	2b00      	cmp	r3, #0
 8008648:	d0f0      	beq.n	800862c <HAL_RCC_OscConfig+0x200>
 800864a:	e015      	b.n	8008678 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800864c:	4b24      	ldr	r3, [pc, #144]	; (80086e0 <HAL_RCC_OscConfig+0x2b4>)
 800864e:	2200      	movs	r2, #0
 8008650:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8008652:	f7fe f95b 	bl	800690c <HAL_GetTick>
 8008656:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8008658:	e008      	b.n	800866c <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800865a:	f7fe f957 	bl	800690c <HAL_GetTick>
 800865e:	4602      	mov	r2, r0
 8008660:	693b      	ldr	r3, [r7, #16]
 8008662:	1ad3      	subs	r3, r2, r3
 8008664:	2b02      	cmp	r3, #2
 8008666:	d901      	bls.n	800866c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8008668:	2303      	movs	r3, #3
 800866a:	e144      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800866c:	4b1a      	ldr	r3, [pc, #104]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 800866e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008670:	f003 0302 	and.w	r3, r3, #2
 8008674:	2b00      	cmp	r3, #0
 8008676:	d1f0      	bne.n	800865a <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	681b      	ldr	r3, [r3, #0]
 800867c:	f003 0304 	and.w	r3, r3, #4
 8008680:	2b00      	cmp	r3, #0
 8008682:	f000 80a0 	beq.w	80087c6 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008686:	2300      	movs	r3, #0
 8008688:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800868a:	4b13      	ldr	r3, [pc, #76]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 800868c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800868e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008692:	2b00      	cmp	r3, #0
 8008694:	d10f      	bne.n	80086b6 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008696:	2300      	movs	r3, #0
 8008698:	60bb      	str	r3, [r7, #8]
 800869a:	4b0f      	ldr	r3, [pc, #60]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 800869c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800869e:	4a0e      	ldr	r2, [pc, #56]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80086a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80086a4:	6413      	str	r3, [r2, #64]	; 0x40
 80086a6:	4b0c      	ldr	r3, [pc, #48]	; (80086d8 <HAL_RCC_OscConfig+0x2ac>)
 80086a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80086aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80086ae:	60bb      	str	r3, [r7, #8]
 80086b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80086b2:	2301      	movs	r3, #1
 80086b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086b6:	4b0b      	ldr	r3, [pc, #44]	; (80086e4 <HAL_RCC_OscConfig+0x2b8>)
 80086b8:	681b      	ldr	r3, [r3, #0]
 80086ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80086be:	2b00      	cmp	r3, #0
 80086c0:	d121      	bne.n	8008706 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80086c2:	4b08      	ldr	r3, [pc, #32]	; (80086e4 <HAL_RCC_OscConfig+0x2b8>)
 80086c4:	681b      	ldr	r3, [r3, #0]
 80086c6:	4a07      	ldr	r2, [pc, #28]	; (80086e4 <HAL_RCC_OscConfig+0x2b8>)
 80086c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80086cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80086ce:	f7fe f91d 	bl	800690c <HAL_GetTick>
 80086d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086d4:	e011      	b.n	80086fa <HAL_RCC_OscConfig+0x2ce>
 80086d6:	bf00      	nop
 80086d8:	40023800 	.word	0x40023800
 80086dc:	42470000 	.word	0x42470000
 80086e0:	42470e80 	.word	0x42470e80
 80086e4:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80086e8:	f7fe f910 	bl	800690c <HAL_GetTick>
 80086ec:	4602      	mov	r2, r0
 80086ee:	693b      	ldr	r3, [r7, #16]
 80086f0:	1ad3      	subs	r3, r2, r3
 80086f2:	2b02      	cmp	r3, #2
 80086f4:	d901      	bls.n	80086fa <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 80086f6:	2303      	movs	r3, #3
 80086f8:	e0fd      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80086fa:	4b81      	ldr	r3, [pc, #516]	; (8008900 <HAL_RCC_OscConfig+0x4d4>)
 80086fc:	681b      	ldr	r3, [r3, #0]
 80086fe:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008702:	2b00      	cmp	r3, #0
 8008704:	d0f0      	beq.n	80086e8 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008706:	687b      	ldr	r3, [r7, #4]
 8008708:	689b      	ldr	r3, [r3, #8]
 800870a:	2b01      	cmp	r3, #1
 800870c:	d106      	bne.n	800871c <HAL_RCC_OscConfig+0x2f0>
 800870e:	4b7d      	ldr	r3, [pc, #500]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008710:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008712:	4a7c      	ldr	r2, [pc, #496]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008714:	f043 0301 	orr.w	r3, r3, #1
 8008718:	6713      	str	r3, [r2, #112]	; 0x70
 800871a:	e01c      	b.n	8008756 <HAL_RCC_OscConfig+0x32a>
 800871c:	687b      	ldr	r3, [r7, #4]
 800871e:	689b      	ldr	r3, [r3, #8]
 8008720:	2b05      	cmp	r3, #5
 8008722:	d10c      	bne.n	800873e <HAL_RCC_OscConfig+0x312>
 8008724:	4b77      	ldr	r3, [pc, #476]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008726:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008728:	4a76      	ldr	r2, [pc, #472]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 800872a:	f043 0304 	orr.w	r3, r3, #4
 800872e:	6713      	str	r3, [r2, #112]	; 0x70
 8008730:	4b74      	ldr	r3, [pc, #464]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008732:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008734:	4a73      	ldr	r2, [pc, #460]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008736:	f043 0301 	orr.w	r3, r3, #1
 800873a:	6713      	str	r3, [r2, #112]	; 0x70
 800873c:	e00b      	b.n	8008756 <HAL_RCC_OscConfig+0x32a>
 800873e:	4b71      	ldr	r3, [pc, #452]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008740:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008742:	4a70      	ldr	r2, [pc, #448]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008744:	f023 0301 	bic.w	r3, r3, #1
 8008748:	6713      	str	r3, [r2, #112]	; 0x70
 800874a:	4b6e      	ldr	r3, [pc, #440]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 800874c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800874e:	4a6d      	ldr	r2, [pc, #436]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008750:	f023 0304 	bic.w	r3, r3, #4
 8008754:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8008756:	687b      	ldr	r3, [r7, #4]
 8008758:	689b      	ldr	r3, [r3, #8]
 800875a:	2b00      	cmp	r3, #0
 800875c:	d015      	beq.n	800878a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800875e:	f7fe f8d5 	bl	800690c <HAL_GetTick>
 8008762:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8008764:	e00a      	b.n	800877c <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008766:	f7fe f8d1 	bl	800690c <HAL_GetTick>
 800876a:	4602      	mov	r2, r0
 800876c:	693b      	ldr	r3, [r7, #16]
 800876e:	1ad3      	subs	r3, r2, r3
 8008770:	f241 3288 	movw	r2, #5000	; 0x1388
 8008774:	4293      	cmp	r3, r2
 8008776:	d901      	bls.n	800877c <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8008778:	2303      	movs	r3, #3
 800877a:	e0bc      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800877c:	4b61      	ldr	r3, [pc, #388]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 800877e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8008780:	f003 0302 	and.w	r3, r3, #2
 8008784:	2b00      	cmp	r3, #0
 8008786:	d0ee      	beq.n	8008766 <HAL_RCC_OscConfig+0x33a>
 8008788:	e014      	b.n	80087b4 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800878a:	f7fe f8bf 	bl	800690c <HAL_GetTick>
 800878e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8008790:	e00a      	b.n	80087a8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8008792:	f7fe f8bb 	bl	800690c <HAL_GetTick>
 8008796:	4602      	mov	r2, r0
 8008798:	693b      	ldr	r3, [r7, #16]
 800879a:	1ad3      	subs	r3, r2, r3
 800879c:	f241 3288 	movw	r2, #5000	; 0x1388
 80087a0:	4293      	cmp	r3, r2
 80087a2:	d901      	bls.n	80087a8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 80087a4:	2303      	movs	r3, #3
 80087a6:	e0a6      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80087a8:	4b56      	ldr	r3, [pc, #344]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 80087aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80087ac:	f003 0302 	and.w	r3, r3, #2
 80087b0:	2b00      	cmp	r3, #0
 80087b2:	d1ee      	bne.n	8008792 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80087b4:	7dfb      	ldrb	r3, [r7, #23]
 80087b6:	2b01      	cmp	r3, #1
 80087b8:	d105      	bne.n	80087c6 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80087ba:	4b52      	ldr	r3, [pc, #328]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 80087bc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80087be:	4a51      	ldr	r2, [pc, #324]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 80087c0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80087c4:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	699b      	ldr	r3, [r3, #24]
 80087ca:	2b00      	cmp	r3, #0
 80087cc:	f000 8092 	beq.w	80088f4 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80087d0:	4b4c      	ldr	r3, [pc, #304]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 80087d2:	689b      	ldr	r3, [r3, #8]
 80087d4:	f003 030c 	and.w	r3, r3, #12
 80087d8:	2b08      	cmp	r3, #8
 80087da:	d05c      	beq.n	8008896 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	699b      	ldr	r3, [r3, #24]
 80087e0:	2b02      	cmp	r3, #2
 80087e2:	d141      	bne.n	8008868 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80087e4:	4b48      	ldr	r3, [pc, #288]	; (8008908 <HAL_RCC_OscConfig+0x4dc>)
 80087e6:	2200      	movs	r2, #0
 80087e8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80087ea:	f7fe f88f 	bl	800690c <HAL_GetTick>
 80087ee:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80087f0:	e008      	b.n	8008804 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80087f2:	f7fe f88b 	bl	800690c <HAL_GetTick>
 80087f6:	4602      	mov	r2, r0
 80087f8:	693b      	ldr	r3, [r7, #16]
 80087fa:	1ad3      	subs	r3, r2, r3
 80087fc:	2b02      	cmp	r3, #2
 80087fe:	d901      	bls.n	8008804 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8008800:	2303      	movs	r3, #3
 8008802:	e078      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008804:	4b3f      	ldr	r3, [pc, #252]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008806:	681b      	ldr	r3, [r3, #0]
 8008808:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800880c:	2b00      	cmp	r3, #0
 800880e:	d1f0      	bne.n	80087f2 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	69da      	ldr	r2, [r3, #28]
 8008814:	687b      	ldr	r3, [r7, #4]
 8008816:	6a1b      	ldr	r3, [r3, #32]
 8008818:	431a      	orrs	r2, r3
 800881a:	687b      	ldr	r3, [r7, #4]
 800881c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800881e:	019b      	lsls	r3, r3, #6
 8008820:	431a      	orrs	r2, r3
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008826:	085b      	lsrs	r3, r3, #1
 8008828:	3b01      	subs	r3, #1
 800882a:	041b      	lsls	r3, r3, #16
 800882c:	431a      	orrs	r2, r3
 800882e:	687b      	ldr	r3, [r7, #4]
 8008830:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8008832:	061b      	lsls	r3, r3, #24
 8008834:	4933      	ldr	r1, [pc, #204]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 8008836:	4313      	orrs	r3, r2
 8008838:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800883a:	4b33      	ldr	r3, [pc, #204]	; (8008908 <HAL_RCC_OscConfig+0x4dc>)
 800883c:	2201      	movs	r2, #1
 800883e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8008840:	f7fe f864 	bl	800690c <HAL_GetTick>
 8008844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008846:	e008      	b.n	800885a <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008848:	f7fe f860 	bl	800690c <HAL_GetTick>
 800884c:	4602      	mov	r2, r0
 800884e:	693b      	ldr	r3, [r7, #16]
 8008850:	1ad3      	subs	r3, r2, r3
 8008852:	2b02      	cmp	r3, #2
 8008854:	d901      	bls.n	800885a <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8008856:	2303      	movs	r3, #3
 8008858:	e04d      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800885a:	4b2a      	ldr	r3, [pc, #168]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 800885c:	681b      	ldr	r3, [r3, #0]
 800885e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008862:	2b00      	cmp	r3, #0
 8008864:	d0f0      	beq.n	8008848 <HAL_RCC_OscConfig+0x41c>
 8008866:	e045      	b.n	80088f4 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008868:	4b27      	ldr	r3, [pc, #156]	; (8008908 <HAL_RCC_OscConfig+0x4dc>)
 800886a:	2200      	movs	r2, #0
 800886c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800886e:	f7fe f84d 	bl	800690c <HAL_GetTick>
 8008872:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008874:	e008      	b.n	8008888 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8008876:	f7fe f849 	bl	800690c <HAL_GetTick>
 800887a:	4602      	mov	r2, r0
 800887c:	693b      	ldr	r3, [r7, #16]
 800887e:	1ad3      	subs	r3, r2, r3
 8008880:	2b02      	cmp	r3, #2
 8008882:	d901      	bls.n	8008888 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8008884:	2303      	movs	r3, #3
 8008886:	e036      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8008888:	4b1e      	ldr	r3, [pc, #120]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 800888a:	681b      	ldr	r3, [r3, #0]
 800888c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008890:	2b00      	cmp	r3, #0
 8008892:	d1f0      	bne.n	8008876 <HAL_RCC_OscConfig+0x44a>
 8008894:	e02e      	b.n	80088f4 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	699b      	ldr	r3, [r3, #24]
 800889a:	2b01      	cmp	r3, #1
 800889c:	d101      	bne.n	80088a2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 800889e:	2301      	movs	r3, #1
 80088a0:	e029      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80088a2:	4b18      	ldr	r3, [pc, #96]	; (8008904 <HAL_RCC_OscConfig+0x4d8>)
 80088a4:	685b      	ldr	r3, [r3, #4]
 80088a6:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088a8:	68fb      	ldr	r3, [r7, #12]
 80088aa:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	69db      	ldr	r3, [r3, #28]
 80088b2:	429a      	cmp	r2, r3
 80088b4:	d11c      	bne.n	80088f0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088b6:	68fb      	ldr	r3, [r7, #12]
 80088b8:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80088bc:	687b      	ldr	r3, [r7, #4]
 80088be:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80088c0:	429a      	cmp	r2, r3
 80088c2:	d115      	bne.n	80088f0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80088c4:	68fa      	ldr	r2, [r7, #12]
 80088c6:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80088ca:	4013      	ands	r3, r2
 80088cc:	687a      	ldr	r2, [r7, #4]
 80088ce:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 80088d0:	4293      	cmp	r3, r2
 80088d2:	d10d      	bne.n	80088f0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80088d4:	68fb      	ldr	r3, [r7, #12]
 80088d6:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 80088de:	429a      	cmp	r2, r3
 80088e0:	d106      	bne.n	80088f0 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 80088e2:	68fb      	ldr	r3, [r7, #12]
 80088e4:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80088e8:	687b      	ldr	r3, [r7, #4]
 80088ea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 80088ec:	429a      	cmp	r2, r3
 80088ee:	d001      	beq.n	80088f4 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 80088f0:	2301      	movs	r3, #1
 80088f2:	e000      	b.n	80088f6 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 80088f4:	2300      	movs	r3, #0
}
 80088f6:	4618      	mov	r0, r3
 80088f8:	3718      	adds	r7, #24
 80088fa:	46bd      	mov	sp, r7
 80088fc:	bd80      	pop	{r7, pc}
 80088fe:	bf00      	nop
 8008900:	40007000 	.word	0x40007000
 8008904:	40023800 	.word	0x40023800
 8008908:	42470060 	.word	0x42470060

0800890c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800890c:	b580      	push	{r7, lr}
 800890e:	b084      	sub	sp, #16
 8008910:	af00      	add	r7, sp, #0
 8008912:	6078      	str	r0, [r7, #4]
 8008914:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	2b00      	cmp	r3, #0
 800891a:	d101      	bne.n	8008920 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800891c:	2301      	movs	r3, #1
 800891e:	e0cc      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008920:	4b68      	ldr	r3, [pc, #416]	; (8008ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8008922:	681b      	ldr	r3, [r3, #0]
 8008924:	f003 030f 	and.w	r3, r3, #15
 8008928:	683a      	ldr	r2, [r7, #0]
 800892a:	429a      	cmp	r2, r3
 800892c:	d90c      	bls.n	8008948 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800892e:	4b65      	ldr	r3, [pc, #404]	; (8008ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8008930:	683a      	ldr	r2, [r7, #0]
 8008932:	b2d2      	uxtb	r2, r2
 8008934:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008936:	4b63      	ldr	r3, [pc, #396]	; (8008ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8008938:	681b      	ldr	r3, [r3, #0]
 800893a:	f003 030f 	and.w	r3, r3, #15
 800893e:	683a      	ldr	r2, [r7, #0]
 8008940:	429a      	cmp	r2, r3
 8008942:	d001      	beq.n	8008948 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008944:	2301      	movs	r3, #1
 8008946:	e0b8      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008948:	687b      	ldr	r3, [r7, #4]
 800894a:	681b      	ldr	r3, [r3, #0]
 800894c:	f003 0302 	and.w	r3, r3, #2
 8008950:	2b00      	cmp	r3, #0
 8008952:	d020      	beq.n	8008996 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008954:	687b      	ldr	r3, [r7, #4]
 8008956:	681b      	ldr	r3, [r3, #0]
 8008958:	f003 0304 	and.w	r3, r3, #4
 800895c:	2b00      	cmp	r3, #0
 800895e:	d005      	beq.n	800896c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008960:	4b59      	ldr	r3, [pc, #356]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008962:	689b      	ldr	r3, [r3, #8]
 8008964:	4a58      	ldr	r2, [pc, #352]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008966:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800896a:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800896c:	687b      	ldr	r3, [r7, #4]
 800896e:	681b      	ldr	r3, [r3, #0]
 8008970:	f003 0308 	and.w	r3, r3, #8
 8008974:	2b00      	cmp	r3, #0
 8008976:	d005      	beq.n	8008984 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008978:	4b53      	ldr	r3, [pc, #332]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800897a:	689b      	ldr	r3, [r3, #8]
 800897c:	4a52      	ldr	r2, [pc, #328]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 800897e:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008982:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008984:	4b50      	ldr	r3, [pc, #320]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008986:	689b      	ldr	r3, [r3, #8]
 8008988:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	689b      	ldr	r3, [r3, #8]
 8008990:	494d      	ldr	r1, [pc, #308]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008992:	4313      	orrs	r3, r2
 8008994:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008996:	687b      	ldr	r3, [r7, #4]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f003 0301 	and.w	r3, r3, #1
 800899e:	2b00      	cmp	r3, #0
 80089a0:	d044      	beq.n	8008a2c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	685b      	ldr	r3, [r3, #4]
 80089a6:	2b01      	cmp	r3, #1
 80089a8:	d107      	bne.n	80089ba <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80089aa:	4b47      	ldr	r3, [pc, #284]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80089ac:	681b      	ldr	r3, [r3, #0]
 80089ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089b2:	2b00      	cmp	r3, #0
 80089b4:	d119      	bne.n	80089ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089b6:	2301      	movs	r3, #1
 80089b8:	e07f      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089ba:	687b      	ldr	r3, [r7, #4]
 80089bc:	685b      	ldr	r3, [r3, #4]
 80089be:	2b02      	cmp	r3, #2
 80089c0:	d003      	beq.n	80089ca <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80089c2:	687b      	ldr	r3, [r7, #4]
 80089c4:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80089c6:	2b03      	cmp	r3, #3
 80089c8:	d107      	bne.n	80089da <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80089ca:	4b3f      	ldr	r3, [pc, #252]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80089cc:	681b      	ldr	r3, [r3, #0]
 80089ce:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80089d2:	2b00      	cmp	r3, #0
 80089d4:	d109      	bne.n	80089ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089d6:	2301      	movs	r3, #1
 80089d8:	e06f      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80089da:	4b3b      	ldr	r3, [pc, #236]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	f003 0302 	and.w	r3, r3, #2
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d101      	bne.n	80089ea <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80089e6:	2301      	movs	r3, #1
 80089e8:	e067      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80089ea:	4b37      	ldr	r3, [pc, #220]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80089ec:	689b      	ldr	r3, [r3, #8]
 80089ee:	f023 0203 	bic.w	r2, r3, #3
 80089f2:	687b      	ldr	r3, [r7, #4]
 80089f4:	685b      	ldr	r3, [r3, #4]
 80089f6:	4934      	ldr	r1, [pc, #208]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 80089f8:	4313      	orrs	r3, r2
 80089fa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80089fc:	f7fd ff86 	bl	800690c <HAL_GetTick>
 8008a00:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a02:	e00a      	b.n	8008a1a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008a04:	f7fd ff82 	bl	800690c <HAL_GetTick>
 8008a08:	4602      	mov	r2, r0
 8008a0a:	68fb      	ldr	r3, [r7, #12]
 8008a0c:	1ad3      	subs	r3, r2, r3
 8008a0e:	f241 3288 	movw	r2, #5000	; 0x1388
 8008a12:	4293      	cmp	r3, r2
 8008a14:	d901      	bls.n	8008a1a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008a16:	2303      	movs	r3, #3
 8008a18:	e04f      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008a1a:	4b2b      	ldr	r3, [pc, #172]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a1c:	689b      	ldr	r3, [r3, #8]
 8008a1e:	f003 020c 	and.w	r2, r3, #12
 8008a22:	687b      	ldr	r3, [r7, #4]
 8008a24:	685b      	ldr	r3, [r3, #4]
 8008a26:	009b      	lsls	r3, r3, #2
 8008a28:	429a      	cmp	r2, r3
 8008a2a:	d1eb      	bne.n	8008a04 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008a2c:	4b25      	ldr	r3, [pc, #148]	; (8008ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8008a2e:	681b      	ldr	r3, [r3, #0]
 8008a30:	f003 030f 	and.w	r3, r3, #15
 8008a34:	683a      	ldr	r2, [r7, #0]
 8008a36:	429a      	cmp	r2, r3
 8008a38:	d20c      	bcs.n	8008a54 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008a3a:	4b22      	ldr	r3, [pc, #136]	; (8008ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8008a3c:	683a      	ldr	r2, [r7, #0]
 8008a3e:	b2d2      	uxtb	r2, r2
 8008a40:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008a42:	4b20      	ldr	r3, [pc, #128]	; (8008ac4 <HAL_RCC_ClockConfig+0x1b8>)
 8008a44:	681b      	ldr	r3, [r3, #0]
 8008a46:	f003 030f 	and.w	r3, r3, #15
 8008a4a:	683a      	ldr	r2, [r7, #0]
 8008a4c:	429a      	cmp	r2, r3
 8008a4e:	d001      	beq.n	8008a54 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008a50:	2301      	movs	r3, #1
 8008a52:	e032      	b.n	8008aba <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	681b      	ldr	r3, [r3, #0]
 8008a58:	f003 0304 	and.w	r3, r3, #4
 8008a5c:	2b00      	cmp	r3, #0
 8008a5e:	d008      	beq.n	8008a72 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a60:	4b19      	ldr	r3, [pc, #100]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a62:	689b      	ldr	r3, [r3, #8]
 8008a64:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008a68:	687b      	ldr	r3, [r7, #4]
 8008a6a:	68db      	ldr	r3, [r3, #12]
 8008a6c:	4916      	ldr	r1, [pc, #88]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a6e:	4313      	orrs	r3, r2
 8008a70:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	f003 0308 	and.w	r3, r3, #8
 8008a7a:	2b00      	cmp	r3, #0
 8008a7c:	d009      	beq.n	8008a92 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a7e:	4b12      	ldr	r3, [pc, #72]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a80:	689b      	ldr	r3, [r3, #8]
 8008a82:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008a86:	687b      	ldr	r3, [r7, #4]
 8008a88:	691b      	ldr	r3, [r3, #16]
 8008a8a:	00db      	lsls	r3, r3, #3
 8008a8c:	490e      	ldr	r1, [pc, #56]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a8e:	4313      	orrs	r3, r2
 8008a90:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008a92:	f000 f821 	bl	8008ad8 <HAL_RCC_GetSysClockFreq>
 8008a96:	4601      	mov	r1, r0
 8008a98:	4b0b      	ldr	r3, [pc, #44]	; (8008ac8 <HAL_RCC_ClockConfig+0x1bc>)
 8008a9a:	689b      	ldr	r3, [r3, #8]
 8008a9c:	091b      	lsrs	r3, r3, #4
 8008a9e:	f003 030f 	and.w	r3, r3, #15
 8008aa2:	4a0a      	ldr	r2, [pc, #40]	; (8008acc <HAL_RCC_ClockConfig+0x1c0>)
 8008aa4:	5cd3      	ldrb	r3, [r2, r3]
 8008aa6:	fa21 f303 	lsr.w	r3, r1, r3
 8008aaa:	4a09      	ldr	r2, [pc, #36]	; (8008ad0 <HAL_RCC_ClockConfig+0x1c4>)
 8008aac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008aae:	4b09      	ldr	r3, [pc, #36]	; (8008ad4 <HAL_RCC_ClockConfig+0x1c8>)
 8008ab0:	681b      	ldr	r3, [r3, #0]
 8008ab2:	4618      	mov	r0, r3
 8008ab4:	f7fd fee6 	bl	8006884 <HAL_InitTick>

  return HAL_OK;
 8008ab8:	2300      	movs	r3, #0
}
 8008aba:	4618      	mov	r0, r3
 8008abc:	3710      	adds	r7, #16
 8008abe:	46bd      	mov	sp, r7
 8008ac0:	bd80      	pop	{r7, pc}
 8008ac2:	bf00      	nop
 8008ac4:	40023c00 	.word	0x40023c00
 8008ac8:	40023800 	.word	0x40023800
 8008acc:	0800f398 	.word	0x0800f398
 8008ad0:	20000034 	.word	0x20000034
 8008ad4:	20000038 	.word	0x20000038

08008ad8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008ad8:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008ada:	b085      	sub	sp, #20
 8008adc:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8008ade:	2300      	movs	r3, #0
 8008ae0:	607b      	str	r3, [r7, #4]
 8008ae2:	2300      	movs	r3, #0
 8008ae4:	60fb      	str	r3, [r7, #12]
 8008ae6:	2300      	movs	r3, #0
 8008ae8:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8008aea:	2300      	movs	r3, #0
 8008aec:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008aee:	4b50      	ldr	r3, [pc, #320]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x158>)
 8008af0:	689b      	ldr	r3, [r3, #8]
 8008af2:	f003 030c 	and.w	r3, r3, #12
 8008af6:	2b04      	cmp	r3, #4
 8008af8:	d007      	beq.n	8008b0a <HAL_RCC_GetSysClockFreq+0x32>
 8008afa:	2b08      	cmp	r3, #8
 8008afc:	d008      	beq.n	8008b10 <HAL_RCC_GetSysClockFreq+0x38>
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	f040 808d 	bne.w	8008c1e <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008b04:	4b4b      	ldr	r3, [pc, #300]	; (8008c34 <HAL_RCC_GetSysClockFreq+0x15c>)
 8008b06:	60bb      	str	r3, [r7, #8]
       break;
 8008b08:	e08c      	b.n	8008c24 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008b0a:	4b4b      	ldr	r3, [pc, #300]	; (8008c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b0c:	60bb      	str	r3, [r7, #8]
      break;
 8008b0e:	e089      	b.n	8008c24 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008b10:	4b47      	ldr	r3, [pc, #284]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x158>)
 8008b12:	685b      	ldr	r3, [r3, #4]
 8008b14:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008b18:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008b1a:	4b45      	ldr	r3, [pc, #276]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x158>)
 8008b1c:	685b      	ldr	r3, [r3, #4]
 8008b1e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008b22:	2b00      	cmp	r3, #0
 8008b24:	d023      	beq.n	8008b6e <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b26:	4b42      	ldr	r3, [pc, #264]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x158>)
 8008b28:	685b      	ldr	r3, [r3, #4]
 8008b2a:	099b      	lsrs	r3, r3, #6
 8008b2c:	f04f 0400 	mov.w	r4, #0
 8008b30:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008b34:	f04f 0200 	mov.w	r2, #0
 8008b38:	ea03 0501 	and.w	r5, r3, r1
 8008b3c:	ea04 0602 	and.w	r6, r4, r2
 8008b40:	4a3d      	ldr	r2, [pc, #244]	; (8008c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b42:	fb02 f106 	mul.w	r1, r2, r6
 8008b46:	2200      	movs	r2, #0
 8008b48:	fb02 f205 	mul.w	r2, r2, r5
 8008b4c:	440a      	add	r2, r1
 8008b4e:	493a      	ldr	r1, [pc, #232]	; (8008c38 <HAL_RCC_GetSysClockFreq+0x160>)
 8008b50:	fba5 0101 	umull	r0, r1, r5, r1
 8008b54:	1853      	adds	r3, r2, r1
 8008b56:	4619      	mov	r1, r3
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	f04f 0400 	mov.w	r4, #0
 8008b5e:	461a      	mov	r2, r3
 8008b60:	4623      	mov	r3, r4
 8008b62:	f7f8 f891 	bl	8000c88 <__aeabi_uldivmod>
 8008b66:	4603      	mov	r3, r0
 8008b68:	460c      	mov	r4, r1
 8008b6a:	60fb      	str	r3, [r7, #12]
 8008b6c:	e049      	b.n	8008c02 <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008b6e:	4b30      	ldr	r3, [pc, #192]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x158>)
 8008b70:	685b      	ldr	r3, [r3, #4]
 8008b72:	099b      	lsrs	r3, r3, #6
 8008b74:	f04f 0400 	mov.w	r4, #0
 8008b78:	f240 11ff 	movw	r1, #511	; 0x1ff
 8008b7c:	f04f 0200 	mov.w	r2, #0
 8008b80:	ea03 0501 	and.w	r5, r3, r1
 8008b84:	ea04 0602 	and.w	r6, r4, r2
 8008b88:	4629      	mov	r1, r5
 8008b8a:	4632      	mov	r2, r6
 8008b8c:	f04f 0300 	mov.w	r3, #0
 8008b90:	f04f 0400 	mov.w	r4, #0
 8008b94:	0154      	lsls	r4, r2, #5
 8008b96:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8008b9a:	014b      	lsls	r3, r1, #5
 8008b9c:	4619      	mov	r1, r3
 8008b9e:	4622      	mov	r2, r4
 8008ba0:	1b49      	subs	r1, r1, r5
 8008ba2:	eb62 0206 	sbc.w	r2, r2, r6
 8008ba6:	f04f 0300 	mov.w	r3, #0
 8008baa:	f04f 0400 	mov.w	r4, #0
 8008bae:	0194      	lsls	r4, r2, #6
 8008bb0:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8008bb4:	018b      	lsls	r3, r1, #6
 8008bb6:	1a5b      	subs	r3, r3, r1
 8008bb8:	eb64 0402 	sbc.w	r4, r4, r2
 8008bbc:	f04f 0100 	mov.w	r1, #0
 8008bc0:	f04f 0200 	mov.w	r2, #0
 8008bc4:	00e2      	lsls	r2, r4, #3
 8008bc6:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8008bca:	00d9      	lsls	r1, r3, #3
 8008bcc:	460b      	mov	r3, r1
 8008bce:	4614      	mov	r4, r2
 8008bd0:	195b      	adds	r3, r3, r5
 8008bd2:	eb44 0406 	adc.w	r4, r4, r6
 8008bd6:	f04f 0100 	mov.w	r1, #0
 8008bda:	f04f 0200 	mov.w	r2, #0
 8008bde:	02a2      	lsls	r2, r4, #10
 8008be0:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8008be4:	0299      	lsls	r1, r3, #10
 8008be6:	460b      	mov	r3, r1
 8008be8:	4614      	mov	r4, r2
 8008bea:	4618      	mov	r0, r3
 8008bec:	4621      	mov	r1, r4
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	f04f 0400 	mov.w	r4, #0
 8008bf4:	461a      	mov	r2, r3
 8008bf6:	4623      	mov	r3, r4
 8008bf8:	f7f8 f846 	bl	8000c88 <__aeabi_uldivmod>
 8008bfc:	4603      	mov	r3, r0
 8008bfe:	460c      	mov	r4, r1
 8008c00:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008c02:	4b0b      	ldr	r3, [pc, #44]	; (8008c30 <HAL_RCC_GetSysClockFreq+0x158>)
 8008c04:	685b      	ldr	r3, [r3, #4]
 8008c06:	0c1b      	lsrs	r3, r3, #16
 8008c08:	f003 0303 	and.w	r3, r3, #3
 8008c0c:	3301      	adds	r3, #1
 8008c0e:	005b      	lsls	r3, r3, #1
 8008c10:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8008c12:	68fa      	ldr	r2, [r7, #12]
 8008c14:	683b      	ldr	r3, [r7, #0]
 8008c16:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c1a:	60bb      	str	r3, [r7, #8]
      break;
 8008c1c:	e002      	b.n	8008c24 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8008c1e:	4b05      	ldr	r3, [pc, #20]	; (8008c34 <HAL_RCC_GetSysClockFreq+0x15c>)
 8008c20:	60bb      	str	r3, [r7, #8]
      break;
 8008c22:	bf00      	nop
    }
  }
  return sysclockfreq;
 8008c24:	68bb      	ldr	r3, [r7, #8]
}
 8008c26:	4618      	mov	r0, r3
 8008c28:	3714      	adds	r7, #20
 8008c2a:	46bd      	mov	sp, r7
 8008c2c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008c2e:	bf00      	nop
 8008c30:	40023800 	.word	0x40023800
 8008c34:	00f42400 	.word	0x00f42400
 8008c38:	00bebc20 	.word	0x00bebc20

08008c3c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008c3c:	b480      	push	{r7}
 8008c3e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008c40:	4b03      	ldr	r3, [pc, #12]	; (8008c50 <HAL_RCC_GetHCLKFreq+0x14>)
 8008c42:	681b      	ldr	r3, [r3, #0]
}
 8008c44:	4618      	mov	r0, r3
 8008c46:	46bd      	mov	sp, r7
 8008c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c4c:	4770      	bx	lr
 8008c4e:	bf00      	nop
 8008c50:	20000034 	.word	0x20000034

08008c54 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008c54:	b580      	push	{r7, lr}
 8008c56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008c58:	f7ff fff0 	bl	8008c3c <HAL_RCC_GetHCLKFreq>
 8008c5c:	4601      	mov	r1, r0
 8008c5e:	4b05      	ldr	r3, [pc, #20]	; (8008c74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008c60:	689b      	ldr	r3, [r3, #8]
 8008c62:	0a9b      	lsrs	r3, r3, #10
 8008c64:	f003 0307 	and.w	r3, r3, #7
 8008c68:	4a03      	ldr	r2, [pc, #12]	; (8008c78 <HAL_RCC_GetPCLK1Freq+0x24>)
 8008c6a:	5cd3      	ldrb	r3, [r2, r3]
 8008c6c:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008c70:	4618      	mov	r0, r3
 8008c72:	bd80      	pop	{r7, pc}
 8008c74:	40023800 	.word	0x40023800
 8008c78:	0800f3a8 	.word	0x0800f3a8

08008c7c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008c7c:	b580      	push	{r7, lr}
 8008c7e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008c80:	f7ff ffdc 	bl	8008c3c <HAL_RCC_GetHCLKFreq>
 8008c84:	4601      	mov	r1, r0
 8008c86:	4b05      	ldr	r3, [pc, #20]	; (8008c9c <HAL_RCC_GetPCLK2Freq+0x20>)
 8008c88:	689b      	ldr	r3, [r3, #8]
 8008c8a:	0b5b      	lsrs	r3, r3, #13
 8008c8c:	f003 0307 	and.w	r3, r3, #7
 8008c90:	4a03      	ldr	r2, [pc, #12]	; (8008ca0 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008c92:	5cd3      	ldrb	r3, [r2, r3]
 8008c94:	fa21 f303 	lsr.w	r3, r1, r3
}
 8008c98:	4618      	mov	r0, r3
 8008c9a:	bd80      	pop	{r7, pc}
 8008c9c:	40023800 	.word	0x40023800
 8008ca0:	0800f3a8 	.word	0x0800f3a8

08008ca4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8008ca4:	b580      	push	{r7, lr}
 8008ca6:	b082      	sub	sp, #8
 8008ca8:	af00      	add	r7, sp, #0
 8008caa:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	2b00      	cmp	r3, #0
 8008cb0:	d101      	bne.n	8008cb6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8008cb2:	2301      	movs	r3, #1
 8008cb4:	e056      	b.n	8008d64 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	2200      	movs	r2, #0
 8008cba:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008cc2:	b2db      	uxtb	r3, r3
 8008cc4:	2b00      	cmp	r3, #0
 8008cc6:	d106      	bne.n	8008cd6 <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	2200      	movs	r2, #0
 8008ccc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8008cd0:	6878      	ldr	r0, [r7, #4]
 8008cd2:	f7fd fa67 	bl	80061a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8008cd6:	687b      	ldr	r3, [r7, #4]
 8008cd8:	2202      	movs	r2, #2
 8008cda:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8008cde:	687b      	ldr	r3, [r7, #4]
 8008ce0:	681b      	ldr	r3, [r3, #0]
 8008ce2:	681a      	ldr	r2, [r3, #0]
 8008ce4:	687b      	ldr	r3, [r7, #4]
 8008ce6:	681b      	ldr	r3, [r3, #0]
 8008ce8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008cec:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8008cee:	687b      	ldr	r3, [r7, #4]
 8008cf0:	685a      	ldr	r2, [r3, #4]
 8008cf2:	687b      	ldr	r3, [r7, #4]
 8008cf4:	689b      	ldr	r3, [r3, #8]
 8008cf6:	431a      	orrs	r2, r3
 8008cf8:	687b      	ldr	r3, [r7, #4]
 8008cfa:	68db      	ldr	r3, [r3, #12]
 8008cfc:	431a      	orrs	r2, r3
 8008cfe:	687b      	ldr	r3, [r7, #4]
 8008d00:	691b      	ldr	r3, [r3, #16]
 8008d02:	431a      	orrs	r2, r3
 8008d04:	687b      	ldr	r3, [r7, #4]
 8008d06:	695b      	ldr	r3, [r3, #20]
 8008d08:	431a      	orrs	r2, r3
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	699b      	ldr	r3, [r3, #24]
 8008d0e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008d12:	431a      	orrs	r2, r3
 8008d14:	687b      	ldr	r3, [r7, #4]
 8008d16:	69db      	ldr	r3, [r3, #28]
 8008d18:	431a      	orrs	r2, r3
 8008d1a:	687b      	ldr	r3, [r7, #4]
 8008d1c:	6a1b      	ldr	r3, [r3, #32]
 8008d1e:	ea42 0103 	orr.w	r1, r2, r3
 8008d22:	687b      	ldr	r3, [r7, #4]
 8008d24:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8008d26:	687b      	ldr	r3, [r7, #4]
 8008d28:	681b      	ldr	r3, [r3, #0]
 8008d2a:	430a      	orrs	r2, r1
 8008d2c:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8008d2e:	687b      	ldr	r3, [r7, #4]
 8008d30:	699b      	ldr	r3, [r3, #24]
 8008d32:	0c1b      	lsrs	r3, r3, #16
 8008d34:	f003 0104 	and.w	r1, r3, #4
 8008d38:	687b      	ldr	r3, [r7, #4]
 8008d3a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008d3c:	687b      	ldr	r3, [r7, #4]
 8008d3e:	681b      	ldr	r3, [r3, #0]
 8008d40:	430a      	orrs	r2, r1
 8008d42:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8008d44:	687b      	ldr	r3, [r7, #4]
 8008d46:	681b      	ldr	r3, [r3, #0]
 8008d48:	69da      	ldr	r2, [r3, #28]
 8008d4a:	687b      	ldr	r3, [r7, #4]
 8008d4c:	681b      	ldr	r3, [r3, #0]
 8008d4e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8008d52:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8008d54:	687b      	ldr	r3, [r7, #4]
 8008d56:	2200      	movs	r2, #0
 8008d58:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8008d5a:	687b      	ldr	r3, [r7, #4]
 8008d5c:	2201      	movs	r2, #1
 8008d5e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8008d62:	2300      	movs	r3, #0
}
 8008d64:	4618      	mov	r0, r3
 8008d66:	3708      	adds	r7, #8
 8008d68:	46bd      	mov	sp, r7
 8008d6a:	bd80      	pop	{r7, pc}

08008d6c <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008d6c:	b580      	push	{r7, lr}
 8008d6e:	b088      	sub	sp, #32
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	60f8      	str	r0, [r7, #12]
 8008d74:	60b9      	str	r1, [r7, #8]
 8008d76:	603b      	str	r3, [r7, #0]
 8008d78:	4613      	mov	r3, r2
 8008d7a:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008d7c:	2300      	movs	r3, #0
 8008d7e:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8008d86:	2b01      	cmp	r3, #1
 8008d88:	d101      	bne.n	8008d8e <HAL_SPI_Transmit+0x22>
 8008d8a:	2302      	movs	r3, #2
 8008d8c:	e11e      	b.n	8008fcc <HAL_SPI_Transmit+0x260>
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	2201      	movs	r2, #1
 8008d92:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8008d96:	f7fd fdb9 	bl	800690c <HAL_GetTick>
 8008d9a:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8008d9c:	88fb      	ldrh	r3, [r7, #6]
 8008d9e:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8008da0:	68fb      	ldr	r3, [r7, #12]
 8008da2:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8008da6:	b2db      	uxtb	r3, r3
 8008da8:	2b01      	cmp	r3, #1
 8008daa:	d002      	beq.n	8008db2 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8008dac:	2302      	movs	r3, #2
 8008dae:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008db0:	e103      	b.n	8008fba <HAL_SPI_Transmit+0x24e>
  }

  if ((pData == NULL) || (Size == 0U))
 8008db2:	68bb      	ldr	r3, [r7, #8]
 8008db4:	2b00      	cmp	r3, #0
 8008db6:	d002      	beq.n	8008dbe <HAL_SPI_Transmit+0x52>
 8008db8:	88fb      	ldrh	r3, [r7, #6]
 8008dba:	2b00      	cmp	r3, #0
 8008dbc:	d102      	bne.n	8008dc4 <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8008dbe:	2301      	movs	r3, #1
 8008dc0:	77fb      	strb	r3, [r7, #31]
    goto error;
 8008dc2:	e0fa      	b.n	8008fba <HAL_SPI_Transmit+0x24e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	2203      	movs	r2, #3
 8008dc8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8008dcc:	68fb      	ldr	r3, [r7, #12]
 8008dce:	2200      	movs	r2, #0
 8008dd0:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8008dd2:	68fb      	ldr	r3, [r7, #12]
 8008dd4:	68ba      	ldr	r2, [r7, #8]
 8008dd6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8008dd8:	68fb      	ldr	r3, [r7, #12]
 8008dda:	88fa      	ldrh	r2, [r7, #6]
 8008ddc:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8008dde:	68fb      	ldr	r3, [r7, #12]
 8008de0:	88fa      	ldrh	r2, [r7, #6]
 8008de2:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	2200      	movs	r2, #0
 8008de8:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8008dea:	68fb      	ldr	r3, [r7, #12]
 8008dec:	2200      	movs	r2, #0
 8008dee:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	2200      	movs	r2, #0
 8008df4:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2200      	movs	r2, #0
 8008dfa:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8008dfc:	68fb      	ldr	r3, [r7, #12]
 8008dfe:	2200      	movs	r2, #0
 8008e00:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8008e02:	68fb      	ldr	r3, [r7, #12]
 8008e04:	689b      	ldr	r3, [r3, #8]
 8008e06:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008e0a:	d107      	bne.n	8008e1c <HAL_SPI_Transmit+0xb0>
  {
    SPI_1LINE_TX(hspi);
 8008e0c:	68fb      	ldr	r3, [r7, #12]
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	681a      	ldr	r2, [r3, #0]
 8008e12:	68fb      	ldr	r3, [r7, #12]
 8008e14:	681b      	ldr	r3, [r3, #0]
 8008e16:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8008e1a:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	681b      	ldr	r3, [r3, #0]
 8008e20:	681b      	ldr	r3, [r3, #0]
 8008e22:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008e26:	2b40      	cmp	r3, #64	; 0x40
 8008e28:	d007      	beq.n	8008e3a <HAL_SPI_Transmit+0xce>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8008e2a:	68fb      	ldr	r3, [r7, #12]
 8008e2c:	681b      	ldr	r3, [r3, #0]
 8008e2e:	681a      	ldr	r2, [r3, #0]
 8008e30:	68fb      	ldr	r3, [r7, #12]
 8008e32:	681b      	ldr	r3, [r3, #0]
 8008e34:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8008e38:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8008e3a:	68fb      	ldr	r3, [r7, #12]
 8008e3c:	68db      	ldr	r3, [r3, #12]
 8008e3e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008e42:	d14b      	bne.n	8008edc <HAL_SPI_Transmit+0x170>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008e44:	68fb      	ldr	r3, [r7, #12]
 8008e46:	685b      	ldr	r3, [r3, #4]
 8008e48:	2b00      	cmp	r3, #0
 8008e4a:	d002      	beq.n	8008e52 <HAL_SPI_Transmit+0xe6>
 8008e4c:	8afb      	ldrh	r3, [r7, #22]
 8008e4e:	2b01      	cmp	r3, #1
 8008e50:	d13e      	bne.n	8008ed0 <HAL_SPI_Transmit+0x164>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e52:	68fb      	ldr	r3, [r7, #12]
 8008e54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e56:	881a      	ldrh	r2, [r3, #0]
 8008e58:	68fb      	ldr	r3, [r7, #12]
 8008e5a:	681b      	ldr	r3, [r3, #0]
 8008e5c:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e5e:	68fb      	ldr	r3, [r7, #12]
 8008e60:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e62:	1c9a      	adds	r2, r3, #2
 8008e64:	68fb      	ldr	r3, [r7, #12]
 8008e66:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008e68:	68fb      	ldr	r3, [r7, #12]
 8008e6a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008e6c:	b29b      	uxth	r3, r3
 8008e6e:	3b01      	subs	r3, #1
 8008e70:	b29a      	uxth	r2, r3
 8008e72:	68fb      	ldr	r3, [r7, #12]
 8008e74:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8008e76:	e02b      	b.n	8008ed0 <HAL_SPI_Transmit+0x164>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008e78:	68fb      	ldr	r3, [r7, #12]
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	689b      	ldr	r3, [r3, #8]
 8008e7e:	f003 0302 	and.w	r3, r3, #2
 8008e82:	2b02      	cmp	r3, #2
 8008e84:	d112      	bne.n	8008eac <HAL_SPI_Transmit+0x140>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e8a:	881a      	ldrh	r2, [r3, #0]
 8008e8c:	68fb      	ldr	r3, [r7, #12]
 8008e8e:	681b      	ldr	r3, [r3, #0]
 8008e90:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8008e92:	68fb      	ldr	r3, [r7, #12]
 8008e94:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008e96:	1c9a      	adds	r2, r3, #2
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ea0:	b29b      	uxth	r3, r3
 8008ea2:	3b01      	subs	r3, #1
 8008ea4:	b29a      	uxth	r2, r3
 8008ea6:	68fb      	ldr	r3, [r7, #12]
 8008ea8:	86da      	strh	r2, [r3, #54]	; 0x36
 8008eaa:	e011      	b.n	8008ed0 <HAL_SPI_Transmit+0x164>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008eac:	f7fd fd2e 	bl	800690c <HAL_GetTick>
 8008eb0:	4602      	mov	r2, r0
 8008eb2:	69bb      	ldr	r3, [r7, #24]
 8008eb4:	1ad3      	subs	r3, r2, r3
 8008eb6:	683a      	ldr	r2, [r7, #0]
 8008eb8:	429a      	cmp	r2, r3
 8008eba:	d803      	bhi.n	8008ec4 <HAL_SPI_Transmit+0x158>
 8008ebc:	683b      	ldr	r3, [r7, #0]
 8008ebe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ec2:	d102      	bne.n	8008eca <HAL_SPI_Transmit+0x15e>
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	2b00      	cmp	r3, #0
 8008ec8:	d102      	bne.n	8008ed0 <HAL_SPI_Transmit+0x164>
        {
          errorcode = HAL_TIMEOUT;
 8008eca:	2303      	movs	r3, #3
 8008ecc:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008ece:	e074      	b.n	8008fba <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008ed4:	b29b      	uxth	r3, r3
 8008ed6:	2b00      	cmp	r3, #0
 8008ed8:	d1ce      	bne.n	8008e78 <HAL_SPI_Transmit+0x10c>
 8008eda:	e04c      	b.n	8008f76 <HAL_SPI_Transmit+0x20a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8008edc:	68fb      	ldr	r3, [r7, #12]
 8008ede:	685b      	ldr	r3, [r3, #4]
 8008ee0:	2b00      	cmp	r3, #0
 8008ee2:	d002      	beq.n	8008eea <HAL_SPI_Transmit+0x17e>
 8008ee4:	8afb      	ldrh	r3, [r7, #22]
 8008ee6:	2b01      	cmp	r3, #1
 8008ee8:	d140      	bne.n	8008f6c <HAL_SPI_Transmit+0x200>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008eee:	68fb      	ldr	r3, [r7, #12]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	330c      	adds	r3, #12
 8008ef4:	7812      	ldrb	r2, [r2, #0]
 8008ef6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8008ef8:	68fb      	ldr	r3, [r7, #12]
 8008efa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008efc:	1c5a      	adds	r2, r3, #1
 8008efe:	68fb      	ldr	r3, [r7, #12]
 8008f00:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8008f02:	68fb      	ldr	r3, [r7, #12]
 8008f04:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f06:	b29b      	uxth	r3, r3
 8008f08:	3b01      	subs	r3, #1
 8008f0a:	b29a      	uxth	r2, r3
 8008f0c:	68fb      	ldr	r3, [r7, #12]
 8008f0e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8008f10:	e02c      	b.n	8008f6c <HAL_SPI_Transmit+0x200>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	681b      	ldr	r3, [r3, #0]
 8008f16:	689b      	ldr	r3, [r3, #8]
 8008f18:	f003 0302 	and.w	r3, r3, #2
 8008f1c:	2b02      	cmp	r3, #2
 8008f1e:	d113      	bne.n	8008f48 <HAL_SPI_Transmit+0x1dc>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008f24:	68fb      	ldr	r3, [r7, #12]
 8008f26:	681b      	ldr	r3, [r3, #0]
 8008f28:	330c      	adds	r3, #12
 8008f2a:	7812      	ldrb	r2, [r2, #0]
 8008f2c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8008f2e:	68fb      	ldr	r3, [r7, #12]
 8008f30:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8008f32:	1c5a      	adds	r2, r3, #1
 8008f34:	68fb      	ldr	r3, [r7, #12]
 8008f36:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f3c:	b29b      	uxth	r3, r3
 8008f3e:	3b01      	subs	r3, #1
 8008f40:	b29a      	uxth	r2, r3
 8008f42:	68fb      	ldr	r3, [r7, #12]
 8008f44:	86da      	strh	r2, [r3, #54]	; 0x36
 8008f46:	e011      	b.n	8008f6c <HAL_SPI_Transmit+0x200>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8008f48:	f7fd fce0 	bl	800690c <HAL_GetTick>
 8008f4c:	4602      	mov	r2, r0
 8008f4e:	69bb      	ldr	r3, [r7, #24]
 8008f50:	1ad3      	subs	r3, r2, r3
 8008f52:	683a      	ldr	r2, [r7, #0]
 8008f54:	429a      	cmp	r2, r3
 8008f56:	d803      	bhi.n	8008f60 <HAL_SPI_Transmit+0x1f4>
 8008f58:	683b      	ldr	r3, [r7, #0]
 8008f5a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008f5e:	d102      	bne.n	8008f66 <HAL_SPI_Transmit+0x1fa>
 8008f60:	683b      	ldr	r3, [r7, #0]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d102      	bne.n	8008f6c <HAL_SPI_Transmit+0x200>
        {
          errorcode = HAL_TIMEOUT;
 8008f66:	2303      	movs	r3, #3
 8008f68:	77fb      	strb	r3, [r7, #31]
          goto error;
 8008f6a:	e026      	b.n	8008fba <HAL_SPI_Transmit+0x24e>
    while (hspi->TxXferCount > 0U)
 8008f6c:	68fb      	ldr	r3, [r7, #12]
 8008f6e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8008f70:	b29b      	uxth	r3, r3
 8008f72:	2b00      	cmp	r3, #0
 8008f74:	d1cd      	bne.n	8008f12 <HAL_SPI_Transmit+0x1a6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8008f76:	69ba      	ldr	r2, [r7, #24]
 8008f78:	6839      	ldr	r1, [r7, #0]
 8008f7a:	68f8      	ldr	r0, [r7, #12]
 8008f7c:	f000 fba4 	bl	80096c8 <SPI_EndRxTxTransaction>
 8008f80:	4603      	mov	r3, r0
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d002      	beq.n	8008f8c <HAL_SPI_Transmit+0x220>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8008f86:	68fb      	ldr	r3, [r7, #12]
 8008f88:	2220      	movs	r2, #32
 8008f8a:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8008f8c:	68fb      	ldr	r3, [r7, #12]
 8008f8e:	689b      	ldr	r3, [r3, #8]
 8008f90:	2b00      	cmp	r3, #0
 8008f92:	d10a      	bne.n	8008faa <HAL_SPI_Transmit+0x23e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8008f94:	2300      	movs	r3, #0
 8008f96:	613b      	str	r3, [r7, #16]
 8008f98:	68fb      	ldr	r3, [r7, #12]
 8008f9a:	681b      	ldr	r3, [r3, #0]
 8008f9c:	68db      	ldr	r3, [r3, #12]
 8008f9e:	613b      	str	r3, [r7, #16]
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	681b      	ldr	r3, [r3, #0]
 8008fa4:	689b      	ldr	r3, [r3, #8]
 8008fa6:	613b      	str	r3, [r7, #16]
 8008fa8:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8008faa:	68fb      	ldr	r3, [r7, #12]
 8008fac:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8008fae:	2b00      	cmp	r3, #0
 8008fb0:	d002      	beq.n	8008fb8 <HAL_SPI_Transmit+0x24c>
  {
    errorcode = HAL_ERROR;
 8008fb2:	2301      	movs	r3, #1
 8008fb4:	77fb      	strb	r3, [r7, #31]
 8008fb6:	e000      	b.n	8008fba <HAL_SPI_Transmit+0x24e>
  }

error:
 8008fb8:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8008fba:	68fb      	ldr	r3, [r7, #12]
 8008fbc:	2201      	movs	r2, #1
 8008fbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8008fc2:	68fb      	ldr	r3, [r7, #12]
 8008fc4:	2200      	movs	r2, #0
 8008fc6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8008fca:	7ffb      	ldrb	r3, [r7, #31]
}
 8008fcc:	4618      	mov	r0, r3
 8008fce:	3720      	adds	r7, #32
 8008fd0:	46bd      	mov	sp, r7
 8008fd2:	bd80      	pop	{r7, pc}

08008fd4 <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8008fd4:	b580      	push	{r7, lr}
 8008fd6:	b088      	sub	sp, #32
 8008fd8:	af02      	add	r7, sp, #8
 8008fda:	60f8      	str	r0, [r7, #12]
 8008fdc:	60b9      	str	r1, [r7, #8]
 8008fde:	603b      	str	r3, [r7, #0]
 8008fe0:	4613      	mov	r3, r2
 8008fe2:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8008fe4:	2300      	movs	r3, #0
 8008fe6:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8008fe8:	68fb      	ldr	r3, [r7, #12]
 8008fea:	685b      	ldr	r3, [r3, #4]
 8008fec:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8008ff0:	d112      	bne.n	8009018 <HAL_SPI_Receive+0x44>
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	689b      	ldr	r3, [r3, #8]
 8008ff6:	2b00      	cmp	r3, #0
 8008ff8:	d10e      	bne.n	8009018 <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8008ffa:	68fb      	ldr	r3, [r7, #12]
 8008ffc:	2204      	movs	r2, #4
 8008ffe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8009002:	88fa      	ldrh	r2, [r7, #6]
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	9300      	str	r3, [sp, #0]
 8009008:	4613      	mov	r3, r2
 800900a:	68ba      	ldr	r2, [r7, #8]
 800900c:	68b9      	ldr	r1, [r7, #8]
 800900e:	68f8      	ldr	r0, [r7, #12]
 8009010:	f000 f8e9 	bl	80091e6 <HAL_SPI_TransmitReceive>
 8009014:	4603      	mov	r3, r0
 8009016:	e0e2      	b.n	80091de <HAL_SPI_Receive+0x20a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800901e:	2b01      	cmp	r3, #1
 8009020:	d101      	bne.n	8009026 <HAL_SPI_Receive+0x52>
 8009022:	2302      	movs	r3, #2
 8009024:	e0db      	b.n	80091de <HAL_SPI_Receive+0x20a>
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	2201      	movs	r2, #1
 800902a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800902e:	f7fd fc6d 	bl	800690c <HAL_GetTick>
 8009032:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800903a:	b2db      	uxtb	r3, r3
 800903c:	2b01      	cmp	r3, #1
 800903e:	d002      	beq.n	8009046 <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8009040:	2302      	movs	r3, #2
 8009042:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009044:	e0c2      	b.n	80091cc <HAL_SPI_Receive+0x1f8>
  }

  if ((pData == NULL) || (Size == 0U))
 8009046:	68bb      	ldr	r3, [r7, #8]
 8009048:	2b00      	cmp	r3, #0
 800904a:	d002      	beq.n	8009052 <HAL_SPI_Receive+0x7e>
 800904c:	88fb      	ldrh	r3, [r7, #6]
 800904e:	2b00      	cmp	r3, #0
 8009050:	d102      	bne.n	8009058 <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8009052:	2301      	movs	r3, #1
 8009054:	75fb      	strb	r3, [r7, #23]
    goto error;
 8009056:	e0b9      	b.n	80091cc <HAL_SPI_Receive+0x1f8>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	2204      	movs	r2, #4
 800905c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	2200      	movs	r2, #0
 8009064:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	68ba      	ldr	r2, [r7, #8]
 800906a:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 800906c:	68fb      	ldr	r3, [r7, #12]
 800906e:	88fa      	ldrh	r2, [r7, #6]
 8009070:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8009072:	68fb      	ldr	r3, [r7, #12]
 8009074:	88fa      	ldrh	r2, [r7, #6]
 8009076:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8009078:	68fb      	ldr	r3, [r7, #12]
 800907a:	2200      	movs	r2, #0
 800907c:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	2200      	movs	r2, #0
 8009082:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	2200      	movs	r2, #0
 8009088:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 800908a:	68fb      	ldr	r3, [r7, #12]
 800908c:	2200      	movs	r2, #0
 800908e:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	2200      	movs	r2, #0
 8009094:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009096:	68fb      	ldr	r3, [r7, #12]
 8009098:	689b      	ldr	r3, [r3, #8]
 800909a:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800909e:	d107      	bne.n	80090b0 <HAL_SPI_Receive+0xdc>
  {
    SPI_1LINE_RX(hspi);
 80090a0:	68fb      	ldr	r3, [r7, #12]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	681a      	ldr	r2, [r3, #0]
 80090a6:	68fb      	ldr	r3, [r7, #12]
 80090a8:	681b      	ldr	r3, [r3, #0]
 80090aa:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80090ae:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	681b      	ldr	r3, [r3, #0]
 80090b4:	681b      	ldr	r3, [r3, #0]
 80090b6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80090ba:	2b40      	cmp	r3, #64	; 0x40
 80090bc:	d007      	beq.n	80090ce <HAL_SPI_Receive+0xfa>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	681a      	ldr	r2, [r3, #0]
 80090c4:	68fb      	ldr	r3, [r7, #12]
 80090c6:	681b      	ldr	r3, [r3, #0]
 80090c8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80090cc:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 80090ce:	68fb      	ldr	r3, [r7, #12]
 80090d0:	68db      	ldr	r3, [r3, #12]
 80090d2:	2b00      	cmp	r3, #0
 80090d4:	d162      	bne.n	800919c <HAL_SPI_Receive+0x1c8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 80090d6:	e02e      	b.n	8009136 <HAL_SPI_Receive+0x162>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80090d8:	68fb      	ldr	r3, [r7, #12]
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	689b      	ldr	r3, [r3, #8]
 80090de:	f003 0301 	and.w	r3, r3, #1
 80090e2:	2b01      	cmp	r3, #1
 80090e4:	d115      	bne.n	8009112 <HAL_SPI_Receive+0x13e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80090e6:	68fb      	ldr	r3, [r7, #12]
 80090e8:	681b      	ldr	r3, [r3, #0]
 80090ea:	f103 020c 	add.w	r2, r3, #12
 80090ee:	68fb      	ldr	r3, [r7, #12]
 80090f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090f2:	7812      	ldrb	r2, [r2, #0]
 80090f4:	b2d2      	uxtb	r2, r2
 80090f6:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80090fc:	1c5a      	adds	r2, r3, #1
 80090fe:	68fb      	ldr	r3, [r7, #12]
 8009100:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009106:	b29b      	uxth	r3, r3
 8009108:	3b01      	subs	r3, #1
 800910a:	b29a      	uxth	r2, r3
 800910c:	68fb      	ldr	r3, [r7, #12]
 800910e:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009110:	e011      	b.n	8009136 <HAL_SPI_Receive+0x162>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009112:	f7fd fbfb 	bl	800690c <HAL_GetTick>
 8009116:	4602      	mov	r2, r0
 8009118:	693b      	ldr	r3, [r7, #16]
 800911a:	1ad3      	subs	r3, r2, r3
 800911c:	683a      	ldr	r2, [r7, #0]
 800911e:	429a      	cmp	r2, r3
 8009120:	d803      	bhi.n	800912a <HAL_SPI_Receive+0x156>
 8009122:	683b      	ldr	r3, [r7, #0]
 8009124:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009128:	d102      	bne.n	8009130 <HAL_SPI_Receive+0x15c>
 800912a:	683b      	ldr	r3, [r7, #0]
 800912c:	2b00      	cmp	r3, #0
 800912e:	d102      	bne.n	8009136 <HAL_SPI_Receive+0x162>
        {
          errorcode = HAL_TIMEOUT;
 8009130:	2303      	movs	r3, #3
 8009132:	75fb      	strb	r3, [r7, #23]
          goto error;
 8009134:	e04a      	b.n	80091cc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 8009136:	68fb      	ldr	r3, [r7, #12]
 8009138:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800913a:	b29b      	uxth	r3, r3
 800913c:	2b00      	cmp	r3, #0
 800913e:	d1cb      	bne.n	80090d8 <HAL_SPI_Receive+0x104>
 8009140:	e031      	b.n	80091a6 <HAL_SPI_Receive+0x1d2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8009142:	68fb      	ldr	r3, [r7, #12]
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	689b      	ldr	r3, [r3, #8]
 8009148:	f003 0301 	and.w	r3, r3, #1
 800914c:	2b01      	cmp	r3, #1
 800914e:	d113      	bne.n	8009178 <HAL_SPI_Receive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009150:	68fb      	ldr	r3, [r7, #12]
 8009152:	681b      	ldr	r3, [r3, #0]
 8009154:	68da      	ldr	r2, [r3, #12]
 8009156:	68fb      	ldr	r3, [r7, #12]
 8009158:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800915a:	b292      	uxth	r2, r2
 800915c:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800915e:	68fb      	ldr	r3, [r7, #12]
 8009160:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009162:	1c9a      	adds	r2, r3, #2
 8009164:	68fb      	ldr	r3, [r7, #12]
 8009166:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009168:	68fb      	ldr	r3, [r7, #12]
 800916a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800916c:	b29b      	uxth	r3, r3
 800916e:	3b01      	subs	r3, #1
 8009170:	b29a      	uxth	r2, r3
 8009172:	68fb      	ldr	r3, [r7, #12]
 8009174:	87da      	strh	r2, [r3, #62]	; 0x3e
 8009176:	e011      	b.n	800919c <HAL_SPI_Receive+0x1c8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8009178:	f7fd fbc8 	bl	800690c <HAL_GetTick>
 800917c:	4602      	mov	r2, r0
 800917e:	693b      	ldr	r3, [r7, #16]
 8009180:	1ad3      	subs	r3, r2, r3
 8009182:	683a      	ldr	r2, [r7, #0]
 8009184:	429a      	cmp	r2, r3
 8009186:	d803      	bhi.n	8009190 <HAL_SPI_Receive+0x1bc>
 8009188:	683b      	ldr	r3, [r7, #0]
 800918a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800918e:	d102      	bne.n	8009196 <HAL_SPI_Receive+0x1c2>
 8009190:	683b      	ldr	r3, [r7, #0]
 8009192:	2b00      	cmp	r3, #0
 8009194:	d102      	bne.n	800919c <HAL_SPI_Receive+0x1c8>
        {
          errorcode = HAL_TIMEOUT;
 8009196:	2303      	movs	r3, #3
 8009198:	75fb      	strb	r3, [r7, #23]
          goto error;
 800919a:	e017      	b.n	80091cc <HAL_SPI_Receive+0x1f8>
    while (hspi->RxXferCount > 0U)
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80091a0:	b29b      	uxth	r3, r3
 80091a2:	2b00      	cmp	r3, #0
 80091a4:	d1cd      	bne.n	8009142 <HAL_SPI_Receive+0x16e>
    READ_REG(hspi->Instance->DR);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80091a6:	693a      	ldr	r2, [r7, #16]
 80091a8:	6839      	ldr	r1, [r7, #0]
 80091aa:	68f8      	ldr	r0, [r7, #12]
 80091ac:	f000 fa27 	bl	80095fe <SPI_EndRxTransaction>
 80091b0:	4603      	mov	r3, r0
 80091b2:	2b00      	cmp	r3, #0
 80091b4:	d002      	beq.n	80091bc <HAL_SPI_Receive+0x1e8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80091b6:	68fb      	ldr	r3, [r7, #12]
 80091b8:	2220      	movs	r2, #32
 80091ba:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80091bc:	68fb      	ldr	r3, [r7, #12]
 80091be:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80091c0:	2b00      	cmp	r3, #0
 80091c2:	d002      	beq.n	80091ca <HAL_SPI_Receive+0x1f6>
  {
    errorcode = HAL_ERROR;
 80091c4:	2301      	movs	r3, #1
 80091c6:	75fb      	strb	r3, [r7, #23]
 80091c8:	e000      	b.n	80091cc <HAL_SPI_Receive+0x1f8>
  }

error :
 80091ca:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80091cc:	68fb      	ldr	r3, [r7, #12]
 80091ce:	2201      	movs	r2, #1
 80091d0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 80091d4:	68fb      	ldr	r3, [r7, #12]
 80091d6:	2200      	movs	r2, #0
 80091d8:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80091dc:	7dfb      	ldrb	r3, [r7, #23]
}
 80091de:	4618      	mov	r0, r3
 80091e0:	3718      	adds	r7, #24
 80091e2:	46bd      	mov	sp, r7
 80091e4:	bd80      	pop	{r7, pc}

080091e6 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80091e6:	b580      	push	{r7, lr}
 80091e8:	b08c      	sub	sp, #48	; 0x30
 80091ea:	af00      	add	r7, sp, #0
 80091ec:	60f8      	str	r0, [r7, #12]
 80091ee:	60b9      	str	r1, [r7, #8]
 80091f0:	607a      	str	r2, [r7, #4]
 80091f2:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80091f4:	2301      	movs	r3, #1
 80091f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 80091f8:	2300      	movs	r3, #0
 80091fa:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 80091fe:	68fb      	ldr	r3, [r7, #12]
 8009200:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009204:	2b01      	cmp	r3, #1
 8009206:	d101      	bne.n	800920c <HAL_SPI_TransmitReceive+0x26>
 8009208:	2302      	movs	r3, #2
 800920a:	e18a      	b.n	8009522 <HAL_SPI_TransmitReceive+0x33c>
 800920c:	68fb      	ldr	r3, [r7, #12]
 800920e:	2201      	movs	r2, #1
 8009210:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009214:	f7fd fb7a 	bl	800690c <HAL_GetTick>
 8009218:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800921a:	68fb      	ldr	r3, [r7, #12]
 800921c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009220:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8009224:	68fb      	ldr	r3, [r7, #12]
 8009226:	685b      	ldr	r3, [r3, #4]
 8009228:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 800922a:	887b      	ldrh	r3, [r7, #2]
 800922c:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800922e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8009232:	2b01      	cmp	r3, #1
 8009234:	d00f      	beq.n	8009256 <HAL_SPI_TransmitReceive+0x70>
 8009236:	69fb      	ldr	r3, [r7, #28]
 8009238:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800923c:	d107      	bne.n	800924e <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	689b      	ldr	r3, [r3, #8]
 8009242:	2b00      	cmp	r3, #0
 8009244:	d103      	bne.n	800924e <HAL_SPI_TransmitReceive+0x68>
 8009246:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800924a:	2b04      	cmp	r3, #4
 800924c:	d003      	beq.n	8009256 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 800924e:	2302      	movs	r3, #2
 8009250:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009254:	e15b      	b.n	800950e <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8009256:	68bb      	ldr	r3, [r7, #8]
 8009258:	2b00      	cmp	r3, #0
 800925a:	d005      	beq.n	8009268 <HAL_SPI_TransmitReceive+0x82>
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	2b00      	cmp	r3, #0
 8009260:	d002      	beq.n	8009268 <HAL_SPI_TransmitReceive+0x82>
 8009262:	887b      	ldrh	r3, [r7, #2]
 8009264:	2b00      	cmp	r3, #0
 8009266:	d103      	bne.n	8009270 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8009268:	2301      	movs	r3, #1
 800926a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800926e:	e14e      	b.n	800950e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009270:	68fb      	ldr	r3, [r7, #12]
 8009272:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8009276:	b2db      	uxtb	r3, r3
 8009278:	2b04      	cmp	r3, #4
 800927a:	d003      	beq.n	8009284 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800927c:	68fb      	ldr	r3, [r7, #12]
 800927e:	2205      	movs	r2, #5
 8009280:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009284:	68fb      	ldr	r3, [r7, #12]
 8009286:	2200      	movs	r2, #0
 8009288:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	687a      	ldr	r2, [r7, #4]
 800928e:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009290:	68fb      	ldr	r3, [r7, #12]
 8009292:	887a      	ldrh	r2, [r7, #2]
 8009294:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8009296:	68fb      	ldr	r3, [r7, #12]
 8009298:	887a      	ldrh	r2, [r7, #2]
 800929a:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 800929c:	68fb      	ldr	r3, [r7, #12]
 800929e:	68ba      	ldr	r2, [r7, #8]
 80092a0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	887a      	ldrh	r2, [r7, #2]
 80092a6:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80092a8:	68fb      	ldr	r3, [r7, #12]
 80092aa:	887a      	ldrh	r2, [r7, #2]
 80092ac:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092ae:	68fb      	ldr	r3, [r7, #12]
 80092b0:	2200      	movs	r2, #0
 80092b2:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	2200      	movs	r2, #0
 80092b8:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80092ba:	68fb      	ldr	r3, [r7, #12]
 80092bc:	681b      	ldr	r3, [r3, #0]
 80092be:	681b      	ldr	r3, [r3, #0]
 80092c0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80092c4:	2b40      	cmp	r3, #64	; 0x40
 80092c6:	d007      	beq.n	80092d8 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80092c8:	68fb      	ldr	r3, [r7, #12]
 80092ca:	681b      	ldr	r3, [r3, #0]
 80092cc:	681a      	ldr	r2, [r3, #0]
 80092ce:	68fb      	ldr	r3, [r7, #12]
 80092d0:	681b      	ldr	r3, [r3, #0]
 80092d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80092d6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	68db      	ldr	r3, [r3, #12]
 80092dc:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80092e0:	d178      	bne.n	80093d4 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80092e2:	68fb      	ldr	r3, [r7, #12]
 80092e4:	685b      	ldr	r3, [r3, #4]
 80092e6:	2b00      	cmp	r3, #0
 80092e8:	d002      	beq.n	80092f0 <HAL_SPI_TransmitReceive+0x10a>
 80092ea:	8b7b      	ldrh	r3, [r7, #26]
 80092ec:	2b01      	cmp	r3, #1
 80092ee:	d166      	bne.n	80093be <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80092f0:	68fb      	ldr	r3, [r7, #12]
 80092f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80092f4:	881a      	ldrh	r2, [r3, #0]
 80092f6:	68fb      	ldr	r3, [r7, #12]
 80092f8:	681b      	ldr	r3, [r3, #0]
 80092fa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80092fc:	68fb      	ldr	r3, [r7, #12]
 80092fe:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009300:	1c9a      	adds	r2, r3, #2
 8009302:	68fb      	ldr	r3, [r7, #12]
 8009304:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800930a:	b29b      	uxth	r3, r3
 800930c:	3b01      	subs	r3, #1
 800930e:	b29a      	uxth	r2, r3
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009314:	e053      	b.n	80093be <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	689b      	ldr	r3, [r3, #8]
 800931c:	f003 0302 	and.w	r3, r3, #2
 8009320:	2b02      	cmp	r3, #2
 8009322:	d11b      	bne.n	800935c <HAL_SPI_TransmitReceive+0x176>
 8009324:	68fb      	ldr	r3, [r7, #12]
 8009326:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009328:	b29b      	uxth	r3, r3
 800932a:	2b00      	cmp	r3, #0
 800932c:	d016      	beq.n	800935c <HAL_SPI_TransmitReceive+0x176>
 800932e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009330:	2b01      	cmp	r3, #1
 8009332:	d113      	bne.n	800935c <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009334:	68fb      	ldr	r3, [r7, #12]
 8009336:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009338:	881a      	ldrh	r2, [r3, #0]
 800933a:	68fb      	ldr	r3, [r7, #12]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8009340:	68fb      	ldr	r3, [r7, #12]
 8009342:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009344:	1c9a      	adds	r2, r3, #2
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 800934a:	68fb      	ldr	r3, [r7, #12]
 800934c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800934e:	b29b      	uxth	r3, r3
 8009350:	3b01      	subs	r3, #1
 8009352:	b29a      	uxth	r2, r3
 8009354:	68fb      	ldr	r3, [r7, #12]
 8009356:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009358:	2300      	movs	r3, #0
 800935a:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800935c:	68fb      	ldr	r3, [r7, #12]
 800935e:	681b      	ldr	r3, [r3, #0]
 8009360:	689b      	ldr	r3, [r3, #8]
 8009362:	f003 0301 	and.w	r3, r3, #1
 8009366:	2b01      	cmp	r3, #1
 8009368:	d119      	bne.n	800939e <HAL_SPI_TransmitReceive+0x1b8>
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800936e:	b29b      	uxth	r3, r3
 8009370:	2b00      	cmp	r3, #0
 8009372:	d014      	beq.n	800939e <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009374:	68fb      	ldr	r3, [r7, #12]
 8009376:	681b      	ldr	r3, [r3, #0]
 8009378:	68da      	ldr	r2, [r3, #12]
 800937a:	68fb      	ldr	r3, [r7, #12]
 800937c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800937e:	b292      	uxth	r2, r2
 8009380:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009386:	1c9a      	adds	r2, r3, #2
 8009388:	68fb      	ldr	r3, [r7, #12]
 800938a:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800938c:	68fb      	ldr	r3, [r7, #12]
 800938e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009390:	b29b      	uxth	r3, r3
 8009392:	3b01      	subs	r3, #1
 8009394:	b29a      	uxth	r2, r3
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800939a:	2301      	movs	r3, #1
 800939c:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800939e:	f7fd fab5 	bl	800690c <HAL_GetTick>
 80093a2:	4602      	mov	r2, r0
 80093a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80093a6:	1ad3      	subs	r3, r2, r3
 80093a8:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80093aa:	429a      	cmp	r2, r3
 80093ac:	d807      	bhi.n	80093be <HAL_SPI_TransmitReceive+0x1d8>
 80093ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80093b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80093b4:	d003      	beq.n	80093be <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80093b6:	2303      	movs	r3, #3
 80093b8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80093bc:	e0a7      	b.n	800950e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80093be:	68fb      	ldr	r3, [r7, #12]
 80093c0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093c2:	b29b      	uxth	r3, r3
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d1a6      	bne.n	8009316 <HAL_SPI_TransmitReceive+0x130>
 80093c8:	68fb      	ldr	r3, [r7, #12]
 80093ca:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80093cc:	b29b      	uxth	r3, r3
 80093ce:	2b00      	cmp	r3, #0
 80093d0:	d1a1      	bne.n	8009316 <HAL_SPI_TransmitReceive+0x130>
 80093d2:	e07c      	b.n	80094ce <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	685b      	ldr	r3, [r3, #4]
 80093d8:	2b00      	cmp	r3, #0
 80093da:	d002      	beq.n	80093e2 <HAL_SPI_TransmitReceive+0x1fc>
 80093dc:	8b7b      	ldrh	r3, [r7, #26]
 80093de:	2b01      	cmp	r3, #1
 80093e0:	d16b      	bne.n	80094ba <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80093e2:	68fb      	ldr	r3, [r7, #12]
 80093e4:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	681b      	ldr	r3, [r3, #0]
 80093ea:	330c      	adds	r3, #12
 80093ec:	7812      	ldrb	r2, [r2, #0]
 80093ee:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80093f0:	68fb      	ldr	r3, [r7, #12]
 80093f2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80093f4:	1c5a      	adds	r2, r3, #1
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 80093fa:	68fb      	ldr	r3, [r7, #12]
 80093fc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80093fe:	b29b      	uxth	r3, r3
 8009400:	3b01      	subs	r3, #1
 8009402:	b29a      	uxth	r2, r3
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009408:	e057      	b.n	80094ba <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	689b      	ldr	r3, [r3, #8]
 8009410:	f003 0302 	and.w	r3, r3, #2
 8009414:	2b02      	cmp	r3, #2
 8009416:	d11c      	bne.n	8009452 <HAL_SPI_TransmitReceive+0x26c>
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800941c:	b29b      	uxth	r3, r3
 800941e:	2b00      	cmp	r3, #0
 8009420:	d017      	beq.n	8009452 <HAL_SPI_TransmitReceive+0x26c>
 8009422:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009424:	2b01      	cmp	r3, #1
 8009426:	d114      	bne.n	8009452 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8009428:	68fb      	ldr	r3, [r7, #12]
 800942a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800942c:	68fb      	ldr	r3, [r7, #12]
 800942e:	681b      	ldr	r3, [r3, #0]
 8009430:	330c      	adds	r3, #12
 8009432:	7812      	ldrb	r2, [r2, #0]
 8009434:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8009436:	68fb      	ldr	r3, [r7, #12]
 8009438:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800943a:	1c5a      	adds	r2, r3, #1
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8009440:	68fb      	ldr	r3, [r7, #12]
 8009442:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009444:	b29b      	uxth	r3, r3
 8009446:	3b01      	subs	r3, #1
 8009448:	b29a      	uxth	r2, r3
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800944e:	2300      	movs	r3, #0
 8009450:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	681b      	ldr	r3, [r3, #0]
 8009456:	689b      	ldr	r3, [r3, #8]
 8009458:	f003 0301 	and.w	r3, r3, #1
 800945c:	2b01      	cmp	r3, #1
 800945e:	d119      	bne.n	8009494 <HAL_SPI_TransmitReceive+0x2ae>
 8009460:	68fb      	ldr	r3, [r7, #12]
 8009462:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009464:	b29b      	uxth	r3, r3
 8009466:	2b00      	cmp	r3, #0
 8009468:	d014      	beq.n	8009494 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 800946a:	68fb      	ldr	r3, [r7, #12]
 800946c:	681b      	ldr	r3, [r3, #0]
 800946e:	68da      	ldr	r2, [r3, #12]
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009474:	b2d2      	uxtb	r2, r2
 8009476:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800947c:	1c5a      	adds	r2, r3, #1
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009486:	b29b      	uxth	r3, r3
 8009488:	3b01      	subs	r3, #1
 800948a:	b29a      	uxth	r2, r3
 800948c:	68fb      	ldr	r3, [r7, #12]
 800948e:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009490:	2301      	movs	r3, #1
 8009492:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009494:	f7fd fa3a 	bl	800690c <HAL_GetTick>
 8009498:	4602      	mov	r2, r0
 800949a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800949c:	1ad3      	subs	r3, r2, r3
 800949e:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80094a0:	429a      	cmp	r2, r3
 80094a2:	d803      	bhi.n	80094ac <HAL_SPI_TransmitReceive+0x2c6>
 80094a4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094aa:	d102      	bne.n	80094b2 <HAL_SPI_TransmitReceive+0x2cc>
 80094ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80094ae:	2b00      	cmp	r3, #0
 80094b0:	d103      	bne.n	80094ba <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80094b2:	2303      	movs	r3, #3
 80094b4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80094b8:	e029      	b.n	800950e <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80094ba:	68fb      	ldr	r3, [r7, #12]
 80094bc:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80094be:	b29b      	uxth	r3, r3
 80094c0:	2b00      	cmp	r3, #0
 80094c2:	d1a2      	bne.n	800940a <HAL_SPI_TransmitReceive+0x224>
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80094c8:	b29b      	uxth	r3, r3
 80094ca:	2b00      	cmp	r3, #0
 80094cc:	d19d      	bne.n	800940a <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80094ce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80094d0:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80094d2:	68f8      	ldr	r0, [r7, #12]
 80094d4:	f000 f8f8 	bl	80096c8 <SPI_EndRxTxTransaction>
 80094d8:	4603      	mov	r3, r0
 80094da:	2b00      	cmp	r3, #0
 80094dc:	d006      	beq.n	80094ec <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80094de:	2301      	movs	r3, #1
 80094e0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	2220      	movs	r2, #32
 80094e8:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80094ea:	e010      	b.n	800950e <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	689b      	ldr	r3, [r3, #8]
 80094f0:	2b00      	cmp	r3, #0
 80094f2:	d10b      	bne.n	800950c <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80094f4:	2300      	movs	r3, #0
 80094f6:	617b      	str	r3, [r7, #20]
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	68db      	ldr	r3, [r3, #12]
 80094fe:	617b      	str	r3, [r7, #20]
 8009500:	68fb      	ldr	r3, [r7, #12]
 8009502:	681b      	ldr	r3, [r3, #0]
 8009504:	689b      	ldr	r3, [r3, #8]
 8009506:	617b      	str	r3, [r7, #20]
 8009508:	697b      	ldr	r3, [r7, #20]
 800950a:	e000      	b.n	800950e <HAL_SPI_TransmitReceive+0x328>
  }

error :
 800950c:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	2201      	movs	r2, #1
 8009512:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009516:	68fb      	ldr	r3, [r7, #12]
 8009518:	2200      	movs	r2, #0
 800951a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 800951e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009522:	4618      	mov	r0, r3
 8009524:	3730      	adds	r7, #48	; 0x30
 8009526:	46bd      	mov	sp, r7
 8009528:	bd80      	pop	{r7, pc}

0800952a <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800952a:	b580      	push	{r7, lr}
 800952c:	b084      	sub	sp, #16
 800952e:	af00      	add	r7, sp, #0
 8009530:	60f8      	str	r0, [r7, #12]
 8009532:	60b9      	str	r1, [r7, #8]
 8009534:	603b      	str	r3, [r7, #0]
 8009536:	4613      	mov	r3, r2
 8009538:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800953a:	e04c      	b.n	80095d6 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 800953c:	683b      	ldr	r3, [r7, #0]
 800953e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009542:	d048      	beq.n	80095d6 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8009544:	f7fd f9e2 	bl	800690c <HAL_GetTick>
 8009548:	4602      	mov	r2, r0
 800954a:	69bb      	ldr	r3, [r7, #24]
 800954c:	1ad3      	subs	r3, r2, r3
 800954e:	683a      	ldr	r2, [r7, #0]
 8009550:	429a      	cmp	r2, r3
 8009552:	d902      	bls.n	800955a <SPI_WaitFlagStateUntilTimeout+0x30>
 8009554:	683b      	ldr	r3, [r7, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d13d      	bne.n	80095d6 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800955a:	68fb      	ldr	r3, [r7, #12]
 800955c:	681b      	ldr	r3, [r3, #0]
 800955e:	685a      	ldr	r2, [r3, #4]
 8009560:	68fb      	ldr	r3, [r7, #12]
 8009562:	681b      	ldr	r3, [r3, #0]
 8009564:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009568:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800956a:	68fb      	ldr	r3, [r7, #12]
 800956c:	685b      	ldr	r3, [r3, #4]
 800956e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009572:	d111      	bne.n	8009598 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	689b      	ldr	r3, [r3, #8]
 8009578:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800957c:	d004      	beq.n	8009588 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800957e:	68fb      	ldr	r3, [r7, #12]
 8009580:	689b      	ldr	r3, [r3, #8]
 8009582:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009586:	d107      	bne.n	8009598 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	681a      	ldr	r2, [r3, #0]
 800958e:	68fb      	ldr	r3, [r7, #12]
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009596:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800959c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80095a0:	d10f      	bne.n	80095c2 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 80095a2:	68fb      	ldr	r3, [r7, #12]
 80095a4:	681b      	ldr	r3, [r3, #0]
 80095a6:	681a      	ldr	r2, [r3, #0]
 80095a8:	68fb      	ldr	r3, [r7, #12]
 80095aa:	681b      	ldr	r3, [r3, #0]
 80095ac:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80095b0:	601a      	str	r2, [r3, #0]
 80095b2:	68fb      	ldr	r3, [r7, #12]
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	681a      	ldr	r2, [r3, #0]
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	681b      	ldr	r3, [r3, #0]
 80095bc:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80095c0:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	2201      	movs	r2, #1
 80095c6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80095ca:	68fb      	ldr	r3, [r7, #12]
 80095cc:	2200      	movs	r2, #0
 80095ce:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 80095d2:	2303      	movs	r3, #3
 80095d4:	e00f      	b.n	80095f6 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80095d6:	68fb      	ldr	r3, [r7, #12]
 80095d8:	681b      	ldr	r3, [r3, #0]
 80095da:	689a      	ldr	r2, [r3, #8]
 80095dc:	68bb      	ldr	r3, [r7, #8]
 80095de:	4013      	ands	r3, r2
 80095e0:	68ba      	ldr	r2, [r7, #8]
 80095e2:	429a      	cmp	r2, r3
 80095e4:	bf0c      	ite	eq
 80095e6:	2301      	moveq	r3, #1
 80095e8:	2300      	movne	r3, #0
 80095ea:	b2db      	uxtb	r3, r3
 80095ec:	461a      	mov	r2, r3
 80095ee:	79fb      	ldrb	r3, [r7, #7]
 80095f0:	429a      	cmp	r2, r3
 80095f2:	d1a3      	bne.n	800953c <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 80095f4:	2300      	movs	r3, #0
}
 80095f6:	4618      	mov	r0, r3
 80095f8:	3710      	adds	r7, #16
 80095fa:	46bd      	mov	sp, r7
 80095fc:	bd80      	pop	{r7, pc}

080095fe <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 80095fe:	b580      	push	{r7, lr}
 8009600:	b086      	sub	sp, #24
 8009602:	af02      	add	r7, sp, #8
 8009604:	60f8      	str	r0, [r7, #12]
 8009606:	60b9      	str	r1, [r7, #8]
 8009608:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	685b      	ldr	r3, [r3, #4]
 800960e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009612:	d111      	bne.n	8009638 <SPI_EndRxTransaction+0x3a>
 8009614:	68fb      	ldr	r3, [r7, #12]
 8009616:	689b      	ldr	r3, [r3, #8]
 8009618:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800961c:	d004      	beq.n	8009628 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	689b      	ldr	r3, [r3, #8]
 8009622:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009626:	d107      	bne.n	8009638 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	681a      	ldr	r2, [r3, #0]
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009636:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009638:	68fb      	ldr	r3, [r7, #12]
 800963a:	685b      	ldr	r3, [r3, #4]
 800963c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009640:	d12a      	bne.n	8009698 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8009642:	68fb      	ldr	r3, [r7, #12]
 8009644:	689b      	ldr	r3, [r3, #8]
 8009646:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800964a:	d012      	beq.n	8009672 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800964c:	687b      	ldr	r3, [r7, #4]
 800964e:	9300      	str	r3, [sp, #0]
 8009650:	68bb      	ldr	r3, [r7, #8]
 8009652:	2200      	movs	r2, #0
 8009654:	2180      	movs	r1, #128	; 0x80
 8009656:	68f8      	ldr	r0, [r7, #12]
 8009658:	f7ff ff67 	bl	800952a <SPI_WaitFlagStateUntilTimeout>
 800965c:	4603      	mov	r3, r0
 800965e:	2b00      	cmp	r3, #0
 8009660:	d02d      	beq.n	80096be <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009666:	f043 0220 	orr.w	r2, r3, #32
 800966a:	68fb      	ldr	r3, [r7, #12]
 800966c:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 800966e:	2303      	movs	r3, #3
 8009670:	e026      	b.n	80096c0 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009672:	687b      	ldr	r3, [r7, #4]
 8009674:	9300      	str	r3, [sp, #0]
 8009676:	68bb      	ldr	r3, [r7, #8]
 8009678:	2200      	movs	r2, #0
 800967a:	2101      	movs	r1, #1
 800967c:	68f8      	ldr	r0, [r7, #12]
 800967e:	f7ff ff54 	bl	800952a <SPI_WaitFlagStateUntilTimeout>
 8009682:	4603      	mov	r3, r0
 8009684:	2b00      	cmp	r3, #0
 8009686:	d01a      	beq.n	80096be <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009688:	68fb      	ldr	r3, [r7, #12]
 800968a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800968c:	f043 0220 	orr.w	r2, r3, #32
 8009690:	68fb      	ldr	r3, [r7, #12]
 8009692:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8009694:	2303      	movs	r3, #3
 8009696:	e013      	b.n	80096c0 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8009698:	687b      	ldr	r3, [r7, #4]
 800969a:	9300      	str	r3, [sp, #0]
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	2200      	movs	r2, #0
 80096a0:	2101      	movs	r1, #1
 80096a2:	68f8      	ldr	r0, [r7, #12]
 80096a4:	f7ff ff41 	bl	800952a <SPI_WaitFlagStateUntilTimeout>
 80096a8:	4603      	mov	r3, r0
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d007      	beq.n	80096be <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80096ae:	68fb      	ldr	r3, [r7, #12]
 80096b0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80096b2:	f043 0220 	orr.w	r2, r3, #32
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80096ba:	2303      	movs	r3, #3
 80096bc:	e000      	b.n	80096c0 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80096be:	2300      	movs	r3, #0
}
 80096c0:	4618      	mov	r0, r3
 80096c2:	3710      	adds	r7, #16
 80096c4:	46bd      	mov	sp, r7
 80096c6:	bd80      	pop	{r7, pc}

080096c8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80096c8:	b580      	push	{r7, lr}
 80096ca:	b088      	sub	sp, #32
 80096cc:	af02      	add	r7, sp, #8
 80096ce:	60f8      	str	r0, [r7, #12]
 80096d0:	60b9      	str	r1, [r7, #8]
 80096d2:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80096d4:	4b1b      	ldr	r3, [pc, #108]	; (8009744 <SPI_EndRxTxTransaction+0x7c>)
 80096d6:	681b      	ldr	r3, [r3, #0]
 80096d8:	4a1b      	ldr	r2, [pc, #108]	; (8009748 <SPI_EndRxTxTransaction+0x80>)
 80096da:	fba2 2303 	umull	r2, r3, r2, r3
 80096de:	0d5b      	lsrs	r3, r3, #21
 80096e0:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80096e4:	fb02 f303 	mul.w	r3, r2, r3
 80096e8:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80096ea:	68fb      	ldr	r3, [r7, #12]
 80096ec:	685b      	ldr	r3, [r3, #4]
 80096ee:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80096f2:	d112      	bne.n	800971a <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	9300      	str	r3, [sp, #0]
 80096f8:	68bb      	ldr	r3, [r7, #8]
 80096fa:	2200      	movs	r2, #0
 80096fc:	2180      	movs	r1, #128	; 0x80
 80096fe:	68f8      	ldr	r0, [r7, #12]
 8009700:	f7ff ff13 	bl	800952a <SPI_WaitFlagStateUntilTimeout>
 8009704:	4603      	mov	r3, r0
 8009706:	2b00      	cmp	r3, #0
 8009708:	d016      	beq.n	8009738 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800970a:	68fb      	ldr	r3, [r7, #12]
 800970c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800970e:	f043 0220 	orr.w	r2, r3, #32
 8009712:	68fb      	ldr	r3, [r7, #12]
 8009714:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009716:	2303      	movs	r3, #3
 8009718:	e00f      	b.n	800973a <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800971a:	697b      	ldr	r3, [r7, #20]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d00a      	beq.n	8009736 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009720:	697b      	ldr	r3, [r7, #20]
 8009722:	3b01      	subs	r3, #1
 8009724:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009726:	68fb      	ldr	r3, [r7, #12]
 8009728:	681b      	ldr	r3, [r3, #0]
 800972a:	689b      	ldr	r3, [r3, #8]
 800972c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009730:	2b80      	cmp	r3, #128	; 0x80
 8009732:	d0f2      	beq.n	800971a <SPI_EndRxTxTransaction+0x52>
 8009734:	e000      	b.n	8009738 <SPI_EndRxTxTransaction+0x70>
        break;
 8009736:	bf00      	nop
  }

  return HAL_OK;
 8009738:	2300      	movs	r3, #0
}
 800973a:	4618      	mov	r0, r3
 800973c:	3718      	adds	r7, #24
 800973e:	46bd      	mov	sp, r7
 8009740:	bd80      	pop	{r7, pc}
 8009742:	bf00      	nop
 8009744:	20000034 	.word	0x20000034
 8009748:	165e9f81 	.word	0x165e9f81

0800974c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800974c:	b580      	push	{r7, lr}
 800974e:	b082      	sub	sp, #8
 8009750:	af00      	add	r7, sp, #0
 8009752:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009754:	687b      	ldr	r3, [r7, #4]
 8009756:	2b00      	cmp	r3, #0
 8009758:	d101      	bne.n	800975e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800975a:	2301      	movs	r3, #1
 800975c:	e01d      	b.n	800979a <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800975e:	687b      	ldr	r3, [r7, #4]
 8009760:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009764:	b2db      	uxtb	r3, r3
 8009766:	2b00      	cmp	r3, #0
 8009768:	d106      	bne.n	8009778 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800976a:	687b      	ldr	r3, [r7, #4]
 800976c:	2200      	movs	r2, #0
 800976e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009772:	6878      	ldr	r0, [r7, #4]
 8009774:	f7fc fe12 	bl	800639c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	2202      	movs	r2, #2
 800977c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009780:	687b      	ldr	r3, [r7, #4]
 8009782:	681a      	ldr	r2, [r3, #0]
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	3304      	adds	r3, #4
 8009788:	4619      	mov	r1, r3
 800978a:	4610      	mov	r0, r2
 800978c:	f000 fb56 	bl	8009e3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009790:	687b      	ldr	r3, [r7, #4]
 8009792:	2201      	movs	r2, #1
 8009794:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009798:	2300      	movs	r3, #0
}
 800979a:	4618      	mov	r0, r3
 800979c:	3708      	adds	r7, #8
 800979e:	46bd      	mov	sp, r7
 80097a0:	bd80      	pop	{r7, pc}

080097a2 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80097a2:	b480      	push	{r7}
 80097a4:	b085      	sub	sp, #20
 80097a6:	af00      	add	r7, sp, #0
 80097a8:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80097aa:	687b      	ldr	r3, [r7, #4]
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	68da      	ldr	r2, [r3, #12]
 80097b0:	687b      	ldr	r3, [r7, #4]
 80097b2:	681b      	ldr	r3, [r3, #0]
 80097b4:	f042 0201 	orr.w	r2, r2, #1
 80097b8:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80097ba:	687b      	ldr	r3, [r7, #4]
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	689b      	ldr	r3, [r3, #8]
 80097c0:	f003 0307 	and.w	r3, r3, #7
 80097c4:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80097c6:	68fb      	ldr	r3, [r7, #12]
 80097c8:	2b06      	cmp	r3, #6
 80097ca:	d007      	beq.n	80097dc <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	681b      	ldr	r3, [r3, #0]
 80097d0:	681a      	ldr	r2, [r3, #0]
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	681b      	ldr	r3, [r3, #0]
 80097d6:	f042 0201 	orr.w	r2, r2, #1
 80097da:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80097dc:	2300      	movs	r3, #0
}
 80097de:	4618      	mov	r0, r3
 80097e0:	3714      	adds	r7, #20
 80097e2:	46bd      	mov	sp, r7
 80097e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097e8:	4770      	bx	lr

080097ea <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80097ea:	b580      	push	{r7, lr}
 80097ec:	b082      	sub	sp, #8
 80097ee:	af00      	add	r7, sp, #0
 80097f0:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	2b00      	cmp	r3, #0
 80097f6:	d101      	bne.n	80097fc <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80097f8:	2301      	movs	r3, #1
 80097fa:	e01d      	b.n	8009838 <HAL_TIM_PWM_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009802:	b2db      	uxtb	r3, r3
 8009804:	2b00      	cmp	r3, #0
 8009806:	d106      	bne.n	8009816 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009808:	687b      	ldr	r3, [r7, #4]
 800980a:	2200      	movs	r2, #0
 800980c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f7fc fd0f 	bl	8006234 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009816:	687b      	ldr	r3, [r7, #4]
 8009818:	2202      	movs	r2, #2
 800981a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800981e:	687b      	ldr	r3, [r7, #4]
 8009820:	681a      	ldr	r2, [r3, #0]
 8009822:	687b      	ldr	r3, [r7, #4]
 8009824:	3304      	adds	r3, #4
 8009826:	4619      	mov	r1, r3
 8009828:	4610      	mov	r0, r2
 800982a:	f000 fb07 	bl	8009e3c <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800982e:	687b      	ldr	r3, [r7, #4]
 8009830:	2201      	movs	r2, #1
 8009832:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009836:	2300      	movs	r3, #0
}
 8009838:	4618      	mov	r0, r3
 800983a:	3708      	adds	r7, #8
 800983c:	46bd      	mov	sp, r7
 800983e:	bd80      	pop	{r7, pc}

08009840 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009840:	b580      	push	{r7, lr}
 8009842:	b084      	sub	sp, #16
 8009844:	af00      	add	r7, sp, #0
 8009846:	6078      	str	r0, [r7, #4]
 8009848:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	2201      	movs	r2, #1
 8009850:	6839      	ldr	r1, [r7, #0]
 8009852:	4618      	mov	r0, r3
 8009854:	f000 fd42 	bl	800a2dc <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009858:	687b      	ldr	r3, [r7, #4]
 800985a:	681b      	ldr	r3, [r3, #0]
 800985c:	4a15      	ldr	r2, [pc, #84]	; (80098b4 <HAL_TIM_PWM_Start+0x74>)
 800985e:	4293      	cmp	r3, r2
 8009860:	d004      	beq.n	800986c <HAL_TIM_PWM_Start+0x2c>
 8009862:	687b      	ldr	r3, [r7, #4]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	4a14      	ldr	r2, [pc, #80]	; (80098b8 <HAL_TIM_PWM_Start+0x78>)
 8009868:	4293      	cmp	r3, r2
 800986a:	d101      	bne.n	8009870 <HAL_TIM_PWM_Start+0x30>
 800986c:	2301      	movs	r3, #1
 800986e:	e000      	b.n	8009872 <HAL_TIM_PWM_Start+0x32>
 8009870:	2300      	movs	r3, #0
 8009872:	2b00      	cmp	r3, #0
 8009874:	d007      	beq.n	8009886 <HAL_TIM_PWM_Start+0x46>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009876:	687b      	ldr	r3, [r7, #4]
 8009878:	681b      	ldr	r3, [r3, #0]
 800987a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800987c:	687b      	ldr	r3, [r7, #4]
 800987e:	681b      	ldr	r3, [r3, #0]
 8009880:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009884:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	681b      	ldr	r3, [r3, #0]
 800988a:	689b      	ldr	r3, [r3, #8]
 800988c:	f003 0307 	and.w	r3, r3, #7
 8009890:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009892:	68fb      	ldr	r3, [r7, #12]
 8009894:	2b06      	cmp	r3, #6
 8009896:	d007      	beq.n	80098a8 <HAL_TIM_PWM_Start+0x68>
  {
    __HAL_TIM_ENABLE(htim);
 8009898:	687b      	ldr	r3, [r7, #4]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	681a      	ldr	r2, [r3, #0]
 800989e:	687b      	ldr	r3, [r7, #4]
 80098a0:	681b      	ldr	r3, [r3, #0]
 80098a2:	f042 0201 	orr.w	r2, r2, #1
 80098a6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3710      	adds	r7, #16
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	40010000 	.word	0x40010000
 80098b8:	40010400 	.word	0x40010400

080098bc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 80098bc:	b580      	push	{r7, lr}
 80098be:	b086      	sub	sp, #24
 80098c0:	af00      	add	r7, sp, #0
 80098c2:	6078      	str	r0, [r7, #4]
 80098c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80098c6:	687b      	ldr	r3, [r7, #4]
 80098c8:	2b00      	cmp	r3, #0
 80098ca:	d101      	bne.n	80098d0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80098cc:	2301      	movs	r3, #1
 80098ce:	e083      	b.n	80099d8 <HAL_TIM_Encoder_Init+0x11c>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 80098d0:	687b      	ldr	r3, [r7, #4]
 80098d2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80098d6:	b2db      	uxtb	r3, r3
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d106      	bne.n	80098ea <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80098dc:	687b      	ldr	r3, [r7, #4]
 80098de:	2200      	movs	r2, #0
 80098e0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80098e4:	6878      	ldr	r0, [r7, #4]
 80098e6:	f7fc fcdd 	bl	80062a4 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2202      	movs	r2, #2
 80098ee:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	681b      	ldr	r3, [r3, #0]
 80098f6:	689b      	ldr	r3, [r3, #8]
 80098f8:	687a      	ldr	r2, [r7, #4]
 80098fa:	6812      	ldr	r2, [r2, #0]
 80098fc:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009900:	f023 0307 	bic.w	r3, r3, #7
 8009904:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009906:	687b      	ldr	r3, [r7, #4]
 8009908:	681a      	ldr	r2, [r3, #0]
 800990a:	687b      	ldr	r3, [r7, #4]
 800990c:	3304      	adds	r3, #4
 800990e:	4619      	mov	r1, r3
 8009910:	4610      	mov	r0, r2
 8009912:	f000 fa93 	bl	8009e3c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	689b      	ldr	r3, [r3, #8]
 800991c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800991e:	687b      	ldr	r3, [r7, #4]
 8009920:	681b      	ldr	r3, [r3, #0]
 8009922:	699b      	ldr	r3, [r3, #24]
 8009924:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009926:	687b      	ldr	r3, [r7, #4]
 8009928:	681b      	ldr	r3, [r3, #0]
 800992a:	6a1b      	ldr	r3, [r3, #32]
 800992c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800992e:	683b      	ldr	r3, [r7, #0]
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	697a      	ldr	r2, [r7, #20]
 8009934:	4313      	orrs	r3, r2
 8009936:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009938:	693b      	ldr	r3, [r7, #16]
 800993a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800993e:	f023 0303 	bic.w	r3, r3, #3
 8009942:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009944:	683b      	ldr	r3, [r7, #0]
 8009946:	689a      	ldr	r2, [r3, #8]
 8009948:	683b      	ldr	r3, [r7, #0]
 800994a:	699b      	ldr	r3, [r3, #24]
 800994c:	021b      	lsls	r3, r3, #8
 800994e:	4313      	orrs	r3, r2
 8009950:	693a      	ldr	r2, [r7, #16]
 8009952:	4313      	orrs	r3, r2
 8009954:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 800995c:	f023 030c 	bic.w	r3, r3, #12
 8009960:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009962:	693b      	ldr	r3, [r7, #16]
 8009964:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8009968:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800996c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800996e:	683b      	ldr	r3, [r7, #0]
 8009970:	68da      	ldr	r2, [r3, #12]
 8009972:	683b      	ldr	r3, [r7, #0]
 8009974:	69db      	ldr	r3, [r3, #28]
 8009976:	021b      	lsls	r3, r3, #8
 8009978:	4313      	orrs	r3, r2
 800997a:	693a      	ldr	r2, [r7, #16]
 800997c:	4313      	orrs	r3, r2
 800997e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009980:	683b      	ldr	r3, [r7, #0]
 8009982:	691b      	ldr	r3, [r3, #16]
 8009984:	011a      	lsls	r2, r3, #4
 8009986:	683b      	ldr	r3, [r7, #0]
 8009988:	6a1b      	ldr	r3, [r3, #32]
 800998a:	031b      	lsls	r3, r3, #12
 800998c:	4313      	orrs	r3, r2
 800998e:	693a      	ldr	r2, [r7, #16]
 8009990:	4313      	orrs	r3, r2
 8009992:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009994:	68fb      	ldr	r3, [r7, #12]
 8009996:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800999a:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800999c:	68fb      	ldr	r3, [r7, #12]
 800999e:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 80099a2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 80099a4:	683b      	ldr	r3, [r7, #0]
 80099a6:	685a      	ldr	r2, [r3, #4]
 80099a8:	683b      	ldr	r3, [r7, #0]
 80099aa:	695b      	ldr	r3, [r3, #20]
 80099ac:	011b      	lsls	r3, r3, #4
 80099ae:	4313      	orrs	r3, r2
 80099b0:	68fa      	ldr	r2, [r7, #12]
 80099b2:	4313      	orrs	r3, r2
 80099b4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 80099b6:	687b      	ldr	r3, [r7, #4]
 80099b8:	681b      	ldr	r3, [r3, #0]
 80099ba:	697a      	ldr	r2, [r7, #20]
 80099bc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	681b      	ldr	r3, [r3, #0]
 80099c2:	693a      	ldr	r2, [r7, #16]
 80099c4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 80099c6:	687b      	ldr	r3, [r7, #4]
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	68fa      	ldr	r2, [r7, #12]
 80099cc:	621a      	str	r2, [r3, #32]

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099ce:	687b      	ldr	r3, [r7, #4]
 80099d0:	2201      	movs	r2, #1
 80099d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 80099d6:	2300      	movs	r3, #0
}
 80099d8:	4618      	mov	r0, r3
 80099da:	3718      	adds	r7, #24
 80099dc:	46bd      	mov	sp, r7
 80099de:	bd80      	pop	{r7, pc}

080099e0 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80099e0:	b580      	push	{r7, lr}
 80099e2:	b082      	sub	sp, #8
 80099e4:	af00      	add	r7, sp, #0
 80099e6:	6078      	str	r0, [r7, #4]
 80099e8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

  /* Enable the encoder interface channels */
  switch (Channel)
 80099ea:	683b      	ldr	r3, [r7, #0]
 80099ec:	2b00      	cmp	r3, #0
 80099ee:	d002      	beq.n	80099f6 <HAL_TIM_Encoder_Start+0x16>
 80099f0:	2b04      	cmp	r3, #4
 80099f2:	d008      	beq.n	8009a06 <HAL_TIM_Encoder_Start+0x26>
 80099f4:	e00f      	b.n	8009a16 <HAL_TIM_Encoder_Start+0x36>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80099f6:	687b      	ldr	r3, [r7, #4]
 80099f8:	681b      	ldr	r3, [r3, #0]
 80099fa:	2201      	movs	r2, #1
 80099fc:	2100      	movs	r1, #0
 80099fe:	4618      	mov	r0, r3
 8009a00:	f000 fc6c 	bl	800a2dc <TIM_CCxChannelCmd>
      break;
 8009a04:	e016      	b.n	8009a34 <HAL_TIM_Encoder_Start+0x54>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009a06:	687b      	ldr	r3, [r7, #4]
 8009a08:	681b      	ldr	r3, [r3, #0]
 8009a0a:	2201      	movs	r2, #1
 8009a0c:	2104      	movs	r1, #4
 8009a0e:	4618      	mov	r0, r3
 8009a10:	f000 fc64 	bl	800a2dc <TIM_CCxChannelCmd>
      break;
 8009a14:	e00e      	b.n	8009a34 <HAL_TIM_Encoder_Start+0x54>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009a16:	687b      	ldr	r3, [r7, #4]
 8009a18:	681b      	ldr	r3, [r3, #0]
 8009a1a:	2201      	movs	r2, #1
 8009a1c:	2100      	movs	r1, #0
 8009a1e:	4618      	mov	r0, r3
 8009a20:	f000 fc5c 	bl	800a2dc <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	2201      	movs	r2, #1
 8009a2a:	2104      	movs	r1, #4
 8009a2c:	4618      	mov	r0, r3
 8009a2e:	f000 fc55 	bl	800a2dc <TIM_CCxChannelCmd>
      break;
 8009a32:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8009a34:	687b      	ldr	r3, [r7, #4]
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	681a      	ldr	r2, [r3, #0]
 8009a3a:	687b      	ldr	r3, [r7, #4]
 8009a3c:	681b      	ldr	r3, [r3, #0]
 8009a3e:	f042 0201 	orr.w	r2, r2, #1
 8009a42:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8009a44:	2300      	movs	r3, #0
}
 8009a46:	4618      	mov	r0, r3
 8009a48:	3708      	adds	r7, #8
 8009a4a:	46bd      	mov	sp, r7
 8009a4c:	bd80      	pop	{r7, pc}

08009a4e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8009a4e:	b580      	push	{r7, lr}
 8009a50:	b082      	sub	sp, #8
 8009a52:	af00      	add	r7, sp, #0
 8009a54:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	f003 0302 	and.w	r3, r3, #2
 8009a60:	2b02      	cmp	r3, #2
 8009a62:	d122      	bne.n	8009aaa <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8009a64:	687b      	ldr	r3, [r7, #4]
 8009a66:	681b      	ldr	r3, [r3, #0]
 8009a68:	68db      	ldr	r3, [r3, #12]
 8009a6a:	f003 0302 	and.w	r3, r3, #2
 8009a6e:	2b02      	cmp	r3, #2
 8009a70:	d11b      	bne.n	8009aaa <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8009a72:	687b      	ldr	r3, [r7, #4]
 8009a74:	681b      	ldr	r3, [r3, #0]
 8009a76:	f06f 0202 	mvn.w	r2, #2
 8009a7a:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8009a7c:	687b      	ldr	r3, [r7, #4]
 8009a7e:	2201      	movs	r2, #1
 8009a80:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8009a82:	687b      	ldr	r3, [r7, #4]
 8009a84:	681b      	ldr	r3, [r3, #0]
 8009a86:	699b      	ldr	r3, [r3, #24]
 8009a88:	f003 0303 	and.w	r3, r3, #3
 8009a8c:	2b00      	cmp	r3, #0
 8009a8e:	d003      	beq.n	8009a98 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8009a90:	6878      	ldr	r0, [r7, #4]
 8009a92:	f000 f9b5 	bl	8009e00 <HAL_TIM_IC_CaptureCallback>
 8009a96:	e005      	b.n	8009aa4 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8009a98:	6878      	ldr	r0, [r7, #4]
 8009a9a:	f000 f9a7 	bl	8009dec <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009a9e:	6878      	ldr	r0, [r7, #4]
 8009aa0:	f000 f9b8 	bl	8009e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009aa4:	687b      	ldr	r3, [r7, #4]
 8009aa6:	2200      	movs	r2, #0
 8009aa8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8009aaa:	687b      	ldr	r3, [r7, #4]
 8009aac:	681b      	ldr	r3, [r3, #0]
 8009aae:	691b      	ldr	r3, [r3, #16]
 8009ab0:	f003 0304 	and.w	r3, r3, #4
 8009ab4:	2b04      	cmp	r3, #4
 8009ab6:	d122      	bne.n	8009afe <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8009ab8:	687b      	ldr	r3, [r7, #4]
 8009aba:	681b      	ldr	r3, [r3, #0]
 8009abc:	68db      	ldr	r3, [r3, #12]
 8009abe:	f003 0304 	and.w	r3, r3, #4
 8009ac2:	2b04      	cmp	r3, #4
 8009ac4:	d11b      	bne.n	8009afe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8009ac6:	687b      	ldr	r3, [r7, #4]
 8009ac8:	681b      	ldr	r3, [r3, #0]
 8009aca:	f06f 0204 	mvn.w	r2, #4
 8009ace:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	2202      	movs	r2, #2
 8009ad4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8009ad6:	687b      	ldr	r3, [r7, #4]
 8009ad8:	681b      	ldr	r3, [r3, #0]
 8009ada:	699b      	ldr	r3, [r3, #24]
 8009adc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009ae0:	2b00      	cmp	r3, #0
 8009ae2:	d003      	beq.n	8009aec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009ae4:	6878      	ldr	r0, [r7, #4]
 8009ae6:	f000 f98b 	bl	8009e00 <HAL_TIM_IC_CaptureCallback>
 8009aea:	e005      	b.n	8009af8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009aec:	6878      	ldr	r0, [r7, #4]
 8009aee:	f000 f97d 	bl	8009dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 f98e 	bl	8009e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	2200      	movs	r2, #0
 8009afc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8009afe:	687b      	ldr	r3, [r7, #4]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	691b      	ldr	r3, [r3, #16]
 8009b04:	f003 0308 	and.w	r3, r3, #8
 8009b08:	2b08      	cmp	r3, #8
 8009b0a:	d122      	bne.n	8009b52 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8009b0c:	687b      	ldr	r3, [r7, #4]
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	68db      	ldr	r3, [r3, #12]
 8009b12:	f003 0308 	and.w	r3, r3, #8
 8009b16:	2b08      	cmp	r3, #8
 8009b18:	d11b      	bne.n	8009b52 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8009b1a:	687b      	ldr	r3, [r7, #4]
 8009b1c:	681b      	ldr	r3, [r3, #0]
 8009b1e:	f06f 0208 	mvn.w	r2, #8
 8009b22:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8009b24:	687b      	ldr	r3, [r7, #4]
 8009b26:	2204      	movs	r2, #4
 8009b28:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	681b      	ldr	r3, [r3, #0]
 8009b2e:	69db      	ldr	r3, [r3, #28]
 8009b30:	f003 0303 	and.w	r3, r3, #3
 8009b34:	2b00      	cmp	r3, #0
 8009b36:	d003      	beq.n	8009b40 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b38:	6878      	ldr	r0, [r7, #4]
 8009b3a:	f000 f961 	bl	8009e00 <HAL_TIM_IC_CaptureCallback>
 8009b3e:	e005      	b.n	8009b4c <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b40:	6878      	ldr	r0, [r7, #4]
 8009b42:	f000 f953 	bl	8009dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b46:	6878      	ldr	r0, [r7, #4]
 8009b48:	f000 f964 	bl	8009e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009b4c:	687b      	ldr	r3, [r7, #4]
 8009b4e:	2200      	movs	r2, #0
 8009b50:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	681b      	ldr	r3, [r3, #0]
 8009b56:	691b      	ldr	r3, [r3, #16]
 8009b58:	f003 0310 	and.w	r3, r3, #16
 8009b5c:	2b10      	cmp	r3, #16
 8009b5e:	d122      	bne.n	8009ba6 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	681b      	ldr	r3, [r3, #0]
 8009b64:	68db      	ldr	r3, [r3, #12]
 8009b66:	f003 0310 	and.w	r3, r3, #16
 8009b6a:	2b10      	cmp	r3, #16
 8009b6c:	d11b      	bne.n	8009ba6 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8009b6e:	687b      	ldr	r3, [r7, #4]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	f06f 0210 	mvn.w	r2, #16
 8009b76:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2208      	movs	r2, #8
 8009b7c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	69db      	ldr	r3, [r3, #28]
 8009b84:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d003      	beq.n	8009b94 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8009b8c:	6878      	ldr	r0, [r7, #4]
 8009b8e:	f000 f937 	bl	8009e00 <HAL_TIM_IC_CaptureCallback>
 8009b92:	e005      	b.n	8009ba0 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8009b94:	6878      	ldr	r0, [r7, #4]
 8009b96:	f000 f929 	bl	8009dec <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8009b9a:	6878      	ldr	r0, [r7, #4]
 8009b9c:	f000 f93a 	bl	8009e14 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8009ba0:	687b      	ldr	r3, [r7, #4]
 8009ba2:	2200      	movs	r2, #0
 8009ba4:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8009ba6:	687b      	ldr	r3, [r7, #4]
 8009ba8:	681b      	ldr	r3, [r3, #0]
 8009baa:	691b      	ldr	r3, [r3, #16]
 8009bac:	f003 0301 	and.w	r3, r3, #1
 8009bb0:	2b01      	cmp	r3, #1
 8009bb2:	d10e      	bne.n	8009bd2 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8009bb4:	687b      	ldr	r3, [r7, #4]
 8009bb6:	681b      	ldr	r3, [r3, #0]
 8009bb8:	68db      	ldr	r3, [r3, #12]
 8009bba:	f003 0301 	and.w	r3, r3, #1
 8009bbe:	2b01      	cmp	r3, #1
 8009bc0:	d107      	bne.n	8009bd2 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8009bc2:	687b      	ldr	r3, [r7, #4]
 8009bc4:	681b      	ldr	r3, [r3, #0]
 8009bc6:	f06f 0201 	mvn.w	r2, #1
 8009bca:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8009bcc:	6878      	ldr	r0, [r7, #4]
 8009bce:	f7f9 fe03 	bl	80037d8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	681b      	ldr	r3, [r3, #0]
 8009bd6:	691b      	ldr	r3, [r3, #16]
 8009bd8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bdc:	2b80      	cmp	r3, #128	; 0x80
 8009bde:	d10e      	bne.n	8009bfe <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8009be0:	687b      	ldr	r3, [r7, #4]
 8009be2:	681b      	ldr	r3, [r3, #0]
 8009be4:	68db      	ldr	r3, [r3, #12]
 8009be6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009bea:	2b80      	cmp	r3, #128	; 0x80
 8009bec:	d107      	bne.n	8009bfe <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8009bf6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8009bf8:	6878      	ldr	r0, [r7, #4]
 8009bfa:	f000 fc6d 	bl	800a4d8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8009bfe:	687b      	ldr	r3, [r7, #4]
 8009c00:	681b      	ldr	r3, [r3, #0]
 8009c02:	691b      	ldr	r3, [r3, #16]
 8009c04:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c08:	2b40      	cmp	r3, #64	; 0x40
 8009c0a:	d10e      	bne.n	8009c2a <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	681b      	ldr	r3, [r3, #0]
 8009c10:	68db      	ldr	r3, [r3, #12]
 8009c12:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009c16:	2b40      	cmp	r3, #64	; 0x40
 8009c18:	d107      	bne.n	8009c2a <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8009c1a:	687b      	ldr	r3, [r7, #4]
 8009c1c:	681b      	ldr	r3, [r3, #0]
 8009c1e:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8009c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8009c24:	6878      	ldr	r0, [r7, #4]
 8009c26:	f000 f8ff 	bl	8009e28 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8009c2a:	687b      	ldr	r3, [r7, #4]
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	691b      	ldr	r3, [r3, #16]
 8009c30:	f003 0320 	and.w	r3, r3, #32
 8009c34:	2b20      	cmp	r3, #32
 8009c36:	d10e      	bne.n	8009c56 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8009c38:	687b      	ldr	r3, [r7, #4]
 8009c3a:	681b      	ldr	r3, [r3, #0]
 8009c3c:	68db      	ldr	r3, [r3, #12]
 8009c3e:	f003 0320 	and.w	r3, r3, #32
 8009c42:	2b20      	cmp	r3, #32
 8009c44:	d107      	bne.n	8009c56 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8009c46:	687b      	ldr	r3, [r7, #4]
 8009c48:	681b      	ldr	r3, [r3, #0]
 8009c4a:	f06f 0220 	mvn.w	r2, #32
 8009c4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8009c50:	6878      	ldr	r0, [r7, #4]
 8009c52:	f000 fc37 	bl	800a4c4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8009c56:	bf00      	nop
 8009c58:	3708      	adds	r7, #8
 8009c5a:	46bd      	mov	sp, r7
 8009c5c:	bd80      	pop	{r7, pc}
	...

08009c60 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8009c60:	b580      	push	{r7, lr}
 8009c62:	b084      	sub	sp, #16
 8009c64:	af00      	add	r7, sp, #0
 8009c66:	60f8      	str	r0, [r7, #12]
 8009c68:	60b9      	str	r1, [r7, #8]
 8009c6a:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8009c6c:	68fb      	ldr	r3, [r7, #12]
 8009c6e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8009c72:	2b01      	cmp	r3, #1
 8009c74:	d101      	bne.n	8009c7a <HAL_TIM_PWM_ConfigChannel+0x1a>
 8009c76:	2302      	movs	r3, #2
 8009c78:	e0b4      	b.n	8009de4 <HAL_TIM_PWM_ConfigChannel+0x184>
 8009c7a:	68fb      	ldr	r3, [r7, #12]
 8009c7c:	2201      	movs	r2, #1
 8009c7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8009c82:	68fb      	ldr	r3, [r7, #12]
 8009c84:	2202      	movs	r2, #2
 8009c86:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  switch (Channel)
 8009c8a:	687b      	ldr	r3, [r7, #4]
 8009c8c:	2b0c      	cmp	r3, #12
 8009c8e:	f200 809f 	bhi.w	8009dd0 <HAL_TIM_PWM_ConfigChannel+0x170>
 8009c92:	a201      	add	r2, pc, #4	; (adr r2, 8009c98 <HAL_TIM_PWM_ConfigChannel+0x38>)
 8009c94:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009c98:	08009ccd 	.word	0x08009ccd
 8009c9c:	08009dd1 	.word	0x08009dd1
 8009ca0:	08009dd1 	.word	0x08009dd1
 8009ca4:	08009dd1 	.word	0x08009dd1
 8009ca8:	08009d0d 	.word	0x08009d0d
 8009cac:	08009dd1 	.word	0x08009dd1
 8009cb0:	08009dd1 	.word	0x08009dd1
 8009cb4:	08009dd1 	.word	0x08009dd1
 8009cb8:	08009d4f 	.word	0x08009d4f
 8009cbc:	08009dd1 	.word	0x08009dd1
 8009cc0:	08009dd1 	.word	0x08009dd1
 8009cc4:	08009dd1 	.word	0x08009dd1
 8009cc8:	08009d8f 	.word	0x08009d8f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8009ccc:	68fb      	ldr	r3, [r7, #12]
 8009cce:	681b      	ldr	r3, [r3, #0]
 8009cd0:	68b9      	ldr	r1, [r7, #8]
 8009cd2:	4618      	mov	r0, r3
 8009cd4:	f000 f952 	bl	8009f7c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8009cd8:	68fb      	ldr	r3, [r7, #12]
 8009cda:	681b      	ldr	r3, [r3, #0]
 8009cdc:	699a      	ldr	r2, [r3, #24]
 8009cde:	68fb      	ldr	r3, [r7, #12]
 8009ce0:	681b      	ldr	r3, [r3, #0]
 8009ce2:	f042 0208 	orr.w	r2, r2, #8
 8009ce6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8009ce8:	68fb      	ldr	r3, [r7, #12]
 8009cea:	681b      	ldr	r3, [r3, #0]
 8009cec:	699a      	ldr	r2, [r3, #24]
 8009cee:	68fb      	ldr	r3, [r7, #12]
 8009cf0:	681b      	ldr	r3, [r3, #0]
 8009cf2:	f022 0204 	bic.w	r2, r2, #4
 8009cf6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8009cf8:	68fb      	ldr	r3, [r7, #12]
 8009cfa:	681b      	ldr	r3, [r3, #0]
 8009cfc:	6999      	ldr	r1, [r3, #24]
 8009cfe:	68bb      	ldr	r3, [r7, #8]
 8009d00:	691a      	ldr	r2, [r3, #16]
 8009d02:	68fb      	ldr	r3, [r7, #12]
 8009d04:	681b      	ldr	r3, [r3, #0]
 8009d06:	430a      	orrs	r2, r1
 8009d08:	619a      	str	r2, [r3, #24]
      break;
 8009d0a:	e062      	b.n	8009dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8009d0c:	68fb      	ldr	r3, [r7, #12]
 8009d0e:	681b      	ldr	r3, [r3, #0]
 8009d10:	68b9      	ldr	r1, [r7, #8]
 8009d12:	4618      	mov	r0, r3
 8009d14:	f000 f9a2 	bl	800a05c <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8009d18:	68fb      	ldr	r3, [r7, #12]
 8009d1a:	681b      	ldr	r3, [r3, #0]
 8009d1c:	699a      	ldr	r2, [r3, #24]
 8009d1e:	68fb      	ldr	r3, [r7, #12]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009d26:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	699a      	ldr	r2, [r3, #24]
 8009d2e:	68fb      	ldr	r3, [r7, #12]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009d36:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8009d38:	68fb      	ldr	r3, [r7, #12]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	6999      	ldr	r1, [r3, #24]
 8009d3e:	68bb      	ldr	r3, [r7, #8]
 8009d40:	691b      	ldr	r3, [r3, #16]
 8009d42:	021a      	lsls	r2, r3, #8
 8009d44:	68fb      	ldr	r3, [r7, #12]
 8009d46:	681b      	ldr	r3, [r3, #0]
 8009d48:	430a      	orrs	r2, r1
 8009d4a:	619a      	str	r2, [r3, #24]
      break;
 8009d4c:	e041      	b.n	8009dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8009d4e:	68fb      	ldr	r3, [r7, #12]
 8009d50:	681b      	ldr	r3, [r3, #0]
 8009d52:	68b9      	ldr	r1, [r7, #8]
 8009d54:	4618      	mov	r0, r3
 8009d56:	f000 f9f7 	bl	800a148 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8009d5a:	68fb      	ldr	r3, [r7, #12]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	69da      	ldr	r2, [r3, #28]
 8009d60:	68fb      	ldr	r3, [r7, #12]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	f042 0208 	orr.w	r2, r2, #8
 8009d68:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8009d6a:	68fb      	ldr	r3, [r7, #12]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	69da      	ldr	r2, [r3, #28]
 8009d70:	68fb      	ldr	r3, [r7, #12]
 8009d72:	681b      	ldr	r3, [r3, #0]
 8009d74:	f022 0204 	bic.w	r2, r2, #4
 8009d78:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8009d7a:	68fb      	ldr	r3, [r7, #12]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	69d9      	ldr	r1, [r3, #28]
 8009d80:	68bb      	ldr	r3, [r7, #8]
 8009d82:	691a      	ldr	r2, [r3, #16]
 8009d84:	68fb      	ldr	r3, [r7, #12]
 8009d86:	681b      	ldr	r3, [r3, #0]
 8009d88:	430a      	orrs	r2, r1
 8009d8a:	61da      	str	r2, [r3, #28]
      break;
 8009d8c:	e021      	b.n	8009dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8009d8e:	68fb      	ldr	r3, [r7, #12]
 8009d90:	681b      	ldr	r3, [r3, #0]
 8009d92:	68b9      	ldr	r1, [r7, #8]
 8009d94:	4618      	mov	r0, r3
 8009d96:	f000 fa4b 	bl	800a230 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8009d9a:	68fb      	ldr	r3, [r7, #12]
 8009d9c:	681b      	ldr	r3, [r3, #0]
 8009d9e:	69da      	ldr	r2, [r3, #28]
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	681b      	ldr	r3, [r3, #0]
 8009da4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8009da8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8009daa:	68fb      	ldr	r3, [r7, #12]
 8009dac:	681b      	ldr	r3, [r3, #0]
 8009dae:	69da      	ldr	r2, [r3, #28]
 8009db0:	68fb      	ldr	r3, [r7, #12]
 8009db2:	681b      	ldr	r3, [r3, #0]
 8009db4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8009db8:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8009dba:	68fb      	ldr	r3, [r7, #12]
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	69d9      	ldr	r1, [r3, #28]
 8009dc0:	68bb      	ldr	r3, [r7, #8]
 8009dc2:	691b      	ldr	r3, [r3, #16]
 8009dc4:	021a      	lsls	r2, r3, #8
 8009dc6:	68fb      	ldr	r3, [r7, #12]
 8009dc8:	681b      	ldr	r3, [r3, #0]
 8009dca:	430a      	orrs	r2, r1
 8009dcc:	61da      	str	r2, [r3, #28]
      break;
 8009dce:	e000      	b.n	8009dd2 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      break;
 8009dd0:	bf00      	nop
  }

  htim->State = HAL_TIM_STATE_READY;
 8009dd2:	68fb      	ldr	r3, [r7, #12]
 8009dd4:	2201      	movs	r2, #1
 8009dd6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8009dda:	68fb      	ldr	r3, [r7, #12]
 8009ddc:	2200      	movs	r2, #0
 8009dde:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8009de2:	2300      	movs	r3, #0
}
 8009de4:	4618      	mov	r0, r3
 8009de6:	3710      	adds	r7, #16
 8009de8:	46bd      	mov	sp, r7
 8009dea:	bd80      	pop	{r7, pc}

08009dec <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8009dec:	b480      	push	{r7}
 8009dee:	b083      	sub	sp, #12
 8009df0:	af00      	add	r7, sp, #0
 8009df2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8009df4:	bf00      	nop
 8009df6:	370c      	adds	r7, #12
 8009df8:	46bd      	mov	sp, r7
 8009dfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009dfe:	4770      	bx	lr

08009e00 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8009e00:	b480      	push	{r7}
 8009e02:	b083      	sub	sp, #12
 8009e04:	af00      	add	r7, sp, #0
 8009e06:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8009e08:	bf00      	nop
 8009e0a:	370c      	adds	r7, #12
 8009e0c:	46bd      	mov	sp, r7
 8009e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e12:	4770      	bx	lr

08009e14 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
 8009e1a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8009e1c:	bf00      	nop
 8009e1e:	370c      	adds	r7, #12
 8009e20:	46bd      	mov	sp, r7
 8009e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e26:	4770      	bx	lr

08009e28 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8009e28:	b480      	push	{r7}
 8009e2a:	b083      	sub	sp, #12
 8009e2c:	af00      	add	r7, sp, #0
 8009e2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8009e30:	bf00      	nop
 8009e32:	370c      	adds	r7, #12
 8009e34:	46bd      	mov	sp, r7
 8009e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e3a:	4770      	bx	lr

08009e3c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8009e3c:	b480      	push	{r7}
 8009e3e:	b085      	sub	sp, #20
 8009e40:	af00      	add	r7, sp, #0
 8009e42:	6078      	str	r0, [r7, #4]
 8009e44:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8009e46:	687b      	ldr	r3, [r7, #4]
 8009e48:	681b      	ldr	r3, [r3, #0]
 8009e4a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8009e4c:	687b      	ldr	r3, [r7, #4]
 8009e4e:	4a40      	ldr	r2, [pc, #256]	; (8009f50 <TIM_Base_SetConfig+0x114>)
 8009e50:	4293      	cmp	r3, r2
 8009e52:	d013      	beq.n	8009e7c <TIM_Base_SetConfig+0x40>
 8009e54:	687b      	ldr	r3, [r7, #4]
 8009e56:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e5a:	d00f      	beq.n	8009e7c <TIM_Base_SetConfig+0x40>
 8009e5c:	687b      	ldr	r3, [r7, #4]
 8009e5e:	4a3d      	ldr	r2, [pc, #244]	; (8009f54 <TIM_Base_SetConfig+0x118>)
 8009e60:	4293      	cmp	r3, r2
 8009e62:	d00b      	beq.n	8009e7c <TIM_Base_SetConfig+0x40>
 8009e64:	687b      	ldr	r3, [r7, #4]
 8009e66:	4a3c      	ldr	r2, [pc, #240]	; (8009f58 <TIM_Base_SetConfig+0x11c>)
 8009e68:	4293      	cmp	r3, r2
 8009e6a:	d007      	beq.n	8009e7c <TIM_Base_SetConfig+0x40>
 8009e6c:	687b      	ldr	r3, [r7, #4]
 8009e6e:	4a3b      	ldr	r2, [pc, #236]	; (8009f5c <TIM_Base_SetConfig+0x120>)
 8009e70:	4293      	cmp	r3, r2
 8009e72:	d003      	beq.n	8009e7c <TIM_Base_SetConfig+0x40>
 8009e74:	687b      	ldr	r3, [r7, #4]
 8009e76:	4a3a      	ldr	r2, [pc, #232]	; (8009f60 <TIM_Base_SetConfig+0x124>)
 8009e78:	4293      	cmp	r3, r2
 8009e7a:	d108      	bne.n	8009e8e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8009e7c:	68fb      	ldr	r3, [r7, #12]
 8009e7e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e82:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8009e84:	683b      	ldr	r3, [r7, #0]
 8009e86:	685b      	ldr	r3, [r3, #4]
 8009e88:	68fa      	ldr	r2, [r7, #12]
 8009e8a:	4313      	orrs	r3, r2
 8009e8c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8009e8e:	687b      	ldr	r3, [r7, #4]
 8009e90:	4a2f      	ldr	r2, [pc, #188]	; (8009f50 <TIM_Base_SetConfig+0x114>)
 8009e92:	4293      	cmp	r3, r2
 8009e94:	d02b      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009e96:	687b      	ldr	r3, [r7, #4]
 8009e98:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009e9c:	d027      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009e9e:	687b      	ldr	r3, [r7, #4]
 8009ea0:	4a2c      	ldr	r2, [pc, #176]	; (8009f54 <TIM_Base_SetConfig+0x118>)
 8009ea2:	4293      	cmp	r3, r2
 8009ea4:	d023      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	4a2b      	ldr	r2, [pc, #172]	; (8009f58 <TIM_Base_SetConfig+0x11c>)
 8009eaa:	4293      	cmp	r3, r2
 8009eac:	d01f      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009eae:	687b      	ldr	r3, [r7, #4]
 8009eb0:	4a2a      	ldr	r2, [pc, #168]	; (8009f5c <TIM_Base_SetConfig+0x120>)
 8009eb2:	4293      	cmp	r3, r2
 8009eb4:	d01b      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009eb6:	687b      	ldr	r3, [r7, #4]
 8009eb8:	4a29      	ldr	r2, [pc, #164]	; (8009f60 <TIM_Base_SetConfig+0x124>)
 8009eba:	4293      	cmp	r3, r2
 8009ebc:	d017      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ebe:	687b      	ldr	r3, [r7, #4]
 8009ec0:	4a28      	ldr	r2, [pc, #160]	; (8009f64 <TIM_Base_SetConfig+0x128>)
 8009ec2:	4293      	cmp	r3, r2
 8009ec4:	d013      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	4a27      	ldr	r2, [pc, #156]	; (8009f68 <TIM_Base_SetConfig+0x12c>)
 8009eca:	4293      	cmp	r3, r2
 8009ecc:	d00f      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	4a26      	ldr	r2, [pc, #152]	; (8009f6c <TIM_Base_SetConfig+0x130>)
 8009ed2:	4293      	cmp	r3, r2
 8009ed4:	d00b      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	4a25      	ldr	r2, [pc, #148]	; (8009f70 <TIM_Base_SetConfig+0x134>)
 8009eda:	4293      	cmp	r3, r2
 8009edc:	d007      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	4a24      	ldr	r2, [pc, #144]	; (8009f74 <TIM_Base_SetConfig+0x138>)
 8009ee2:	4293      	cmp	r3, r2
 8009ee4:	d003      	beq.n	8009eee <TIM_Base_SetConfig+0xb2>
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	4a23      	ldr	r2, [pc, #140]	; (8009f78 <TIM_Base_SetConfig+0x13c>)
 8009eea:	4293      	cmp	r3, r2
 8009eec:	d108      	bne.n	8009f00 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8009eee:	68fb      	ldr	r3, [r7, #12]
 8009ef0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8009ef4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8009ef6:	683b      	ldr	r3, [r7, #0]
 8009ef8:	68db      	ldr	r3, [r3, #12]
 8009efa:	68fa      	ldr	r2, [r7, #12]
 8009efc:	4313      	orrs	r3, r2
 8009efe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8009f06:	683b      	ldr	r3, [r7, #0]
 8009f08:	695b      	ldr	r3, [r3, #20]
 8009f0a:	4313      	orrs	r3, r2
 8009f0c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8009f0e:	687b      	ldr	r3, [r7, #4]
 8009f10:	68fa      	ldr	r2, [r7, #12]
 8009f12:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	689a      	ldr	r2, [r3, #8]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8009f1c:	683b      	ldr	r3, [r7, #0]
 8009f1e:	681a      	ldr	r2, [r3, #0]
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8009f24:	687b      	ldr	r3, [r7, #4]
 8009f26:	4a0a      	ldr	r2, [pc, #40]	; (8009f50 <TIM_Base_SetConfig+0x114>)
 8009f28:	4293      	cmp	r3, r2
 8009f2a:	d003      	beq.n	8009f34 <TIM_Base_SetConfig+0xf8>
 8009f2c:	687b      	ldr	r3, [r7, #4]
 8009f2e:	4a0c      	ldr	r2, [pc, #48]	; (8009f60 <TIM_Base_SetConfig+0x124>)
 8009f30:	4293      	cmp	r3, r2
 8009f32:	d103      	bne.n	8009f3c <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8009f34:	683b      	ldr	r3, [r7, #0]
 8009f36:	691a      	ldr	r2, [r3, #16]
 8009f38:	687b      	ldr	r3, [r7, #4]
 8009f3a:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8009f3c:	687b      	ldr	r3, [r7, #4]
 8009f3e:	2201      	movs	r2, #1
 8009f40:	615a      	str	r2, [r3, #20]
}
 8009f42:	bf00      	nop
 8009f44:	3714      	adds	r7, #20
 8009f46:	46bd      	mov	sp, r7
 8009f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f4c:	4770      	bx	lr
 8009f4e:	bf00      	nop
 8009f50:	40010000 	.word	0x40010000
 8009f54:	40000400 	.word	0x40000400
 8009f58:	40000800 	.word	0x40000800
 8009f5c:	40000c00 	.word	0x40000c00
 8009f60:	40010400 	.word	0x40010400
 8009f64:	40014000 	.word	0x40014000
 8009f68:	40014400 	.word	0x40014400
 8009f6c:	40014800 	.word	0x40014800
 8009f70:	40001800 	.word	0x40001800
 8009f74:	40001c00 	.word	0x40001c00
 8009f78:	40002000 	.word	0x40002000

08009f7c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b087      	sub	sp, #28
 8009f80:	af00      	add	r7, sp, #0
 8009f82:	6078      	str	r0, [r7, #4]
 8009f84:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8009f86:	687b      	ldr	r3, [r7, #4]
 8009f88:	6a1b      	ldr	r3, [r3, #32]
 8009f8a:	f023 0201 	bic.w	r2, r3, #1
 8009f8e:	687b      	ldr	r3, [r7, #4]
 8009f90:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8009f92:	687b      	ldr	r3, [r7, #4]
 8009f94:	6a1b      	ldr	r3, [r3, #32]
 8009f96:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8009f98:	687b      	ldr	r3, [r7, #4]
 8009f9a:	685b      	ldr	r3, [r3, #4]
 8009f9c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	699b      	ldr	r3, [r3, #24]
 8009fa2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8009fa4:	68fb      	ldr	r3, [r7, #12]
 8009fa6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009faa:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	f023 0303 	bic.w	r3, r3, #3
 8009fb2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	68fa      	ldr	r2, [r7, #12]
 8009fba:	4313      	orrs	r3, r2
 8009fbc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8009fbe:	697b      	ldr	r3, [r7, #20]
 8009fc0:	f023 0302 	bic.w	r3, r3, #2
 8009fc4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8009fc6:	683b      	ldr	r3, [r7, #0]
 8009fc8:	689b      	ldr	r3, [r3, #8]
 8009fca:	697a      	ldr	r2, [r7, #20]
 8009fcc:	4313      	orrs	r3, r2
 8009fce:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	4a20      	ldr	r2, [pc, #128]	; (800a054 <TIM_OC1_SetConfig+0xd8>)
 8009fd4:	4293      	cmp	r3, r2
 8009fd6:	d003      	beq.n	8009fe0 <TIM_OC1_SetConfig+0x64>
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	4a1f      	ldr	r2, [pc, #124]	; (800a058 <TIM_OC1_SetConfig+0xdc>)
 8009fdc:	4293      	cmp	r3, r2
 8009fde:	d10c      	bne.n	8009ffa <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8009fe0:	697b      	ldr	r3, [r7, #20]
 8009fe2:	f023 0308 	bic.w	r3, r3, #8
 8009fe6:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8009fe8:	683b      	ldr	r3, [r7, #0]
 8009fea:	68db      	ldr	r3, [r3, #12]
 8009fec:	697a      	ldr	r2, [r7, #20]
 8009fee:	4313      	orrs	r3, r2
 8009ff0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8009ff2:	697b      	ldr	r3, [r7, #20]
 8009ff4:	f023 0304 	bic.w	r3, r3, #4
 8009ff8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8009ffa:	687b      	ldr	r3, [r7, #4]
 8009ffc:	4a15      	ldr	r2, [pc, #84]	; (800a054 <TIM_OC1_SetConfig+0xd8>)
 8009ffe:	4293      	cmp	r3, r2
 800a000:	d003      	beq.n	800a00a <TIM_OC1_SetConfig+0x8e>
 800a002:	687b      	ldr	r3, [r7, #4]
 800a004:	4a14      	ldr	r2, [pc, #80]	; (800a058 <TIM_OC1_SetConfig+0xdc>)
 800a006:	4293      	cmp	r3, r2
 800a008:	d111      	bne.n	800a02e <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a00a:	693b      	ldr	r3, [r7, #16]
 800a00c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a010:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a018:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a01a:	683b      	ldr	r3, [r7, #0]
 800a01c:	695b      	ldr	r3, [r3, #20]
 800a01e:	693a      	ldr	r2, [r7, #16]
 800a020:	4313      	orrs	r3, r2
 800a022:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	699b      	ldr	r3, [r3, #24]
 800a028:	693a      	ldr	r2, [r7, #16]
 800a02a:	4313      	orrs	r3, r2
 800a02c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	693a      	ldr	r2, [r7, #16]
 800a032:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a034:	687b      	ldr	r3, [r7, #4]
 800a036:	68fa      	ldr	r2, [r7, #12]
 800a038:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a03a:	683b      	ldr	r3, [r7, #0]
 800a03c:	685a      	ldr	r2, [r3, #4]
 800a03e:	687b      	ldr	r3, [r7, #4]
 800a040:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a042:	687b      	ldr	r3, [r7, #4]
 800a044:	697a      	ldr	r2, [r7, #20]
 800a046:	621a      	str	r2, [r3, #32]
}
 800a048:	bf00      	nop
 800a04a:	371c      	adds	r7, #28
 800a04c:	46bd      	mov	sp, r7
 800a04e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a052:	4770      	bx	lr
 800a054:	40010000 	.word	0x40010000
 800a058:	40010400 	.word	0x40010400

0800a05c <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a05c:	b480      	push	{r7}
 800a05e:	b087      	sub	sp, #28
 800a060:	af00      	add	r7, sp, #0
 800a062:	6078      	str	r0, [r7, #4]
 800a064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a066:	687b      	ldr	r3, [r7, #4]
 800a068:	6a1b      	ldr	r3, [r3, #32]
 800a06a:	f023 0210 	bic.w	r2, r3, #16
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	6a1b      	ldr	r3, [r3, #32]
 800a076:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a078:	687b      	ldr	r3, [r7, #4]
 800a07a:	685b      	ldr	r3, [r3, #4]
 800a07c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a07e:	687b      	ldr	r3, [r7, #4]
 800a080:	699b      	ldr	r3, [r3, #24]
 800a082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a084:	68fb      	ldr	r3, [r7, #12]
 800a086:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a08a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a092:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a094:	683b      	ldr	r3, [r7, #0]
 800a096:	681b      	ldr	r3, [r3, #0]
 800a098:	021b      	lsls	r3, r3, #8
 800a09a:	68fa      	ldr	r2, [r7, #12]
 800a09c:	4313      	orrs	r3, r2
 800a09e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a0a0:	697b      	ldr	r3, [r7, #20]
 800a0a2:	f023 0320 	bic.w	r3, r3, #32
 800a0a6:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a0a8:	683b      	ldr	r3, [r7, #0]
 800a0aa:	689b      	ldr	r3, [r3, #8]
 800a0ac:	011b      	lsls	r3, r3, #4
 800a0ae:	697a      	ldr	r2, [r7, #20]
 800a0b0:	4313      	orrs	r3, r2
 800a0b2:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a0b4:	687b      	ldr	r3, [r7, #4]
 800a0b6:	4a22      	ldr	r2, [pc, #136]	; (800a140 <TIM_OC2_SetConfig+0xe4>)
 800a0b8:	4293      	cmp	r3, r2
 800a0ba:	d003      	beq.n	800a0c4 <TIM_OC2_SetConfig+0x68>
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	4a21      	ldr	r2, [pc, #132]	; (800a144 <TIM_OC2_SetConfig+0xe8>)
 800a0c0:	4293      	cmp	r3, r2
 800a0c2:	d10d      	bne.n	800a0e0 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a0c4:	697b      	ldr	r3, [r7, #20]
 800a0c6:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a0ca:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a0cc:	683b      	ldr	r3, [r7, #0]
 800a0ce:	68db      	ldr	r3, [r3, #12]
 800a0d0:	011b      	lsls	r3, r3, #4
 800a0d2:	697a      	ldr	r2, [r7, #20]
 800a0d4:	4313      	orrs	r3, r2
 800a0d6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a0d8:	697b      	ldr	r3, [r7, #20]
 800a0da:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a0de:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a0e0:	687b      	ldr	r3, [r7, #4]
 800a0e2:	4a17      	ldr	r2, [pc, #92]	; (800a140 <TIM_OC2_SetConfig+0xe4>)
 800a0e4:	4293      	cmp	r3, r2
 800a0e6:	d003      	beq.n	800a0f0 <TIM_OC2_SetConfig+0x94>
 800a0e8:	687b      	ldr	r3, [r7, #4]
 800a0ea:	4a16      	ldr	r2, [pc, #88]	; (800a144 <TIM_OC2_SetConfig+0xe8>)
 800a0ec:	4293      	cmp	r3, r2
 800a0ee:	d113      	bne.n	800a118 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a0f0:	693b      	ldr	r3, [r7, #16]
 800a0f2:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a0f6:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a0f8:	693b      	ldr	r3, [r7, #16]
 800a0fa:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a0fe:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a100:	683b      	ldr	r3, [r7, #0]
 800a102:	695b      	ldr	r3, [r3, #20]
 800a104:	009b      	lsls	r3, r3, #2
 800a106:	693a      	ldr	r2, [r7, #16]
 800a108:	4313      	orrs	r3, r2
 800a10a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a10c:	683b      	ldr	r3, [r7, #0]
 800a10e:	699b      	ldr	r3, [r3, #24]
 800a110:	009b      	lsls	r3, r3, #2
 800a112:	693a      	ldr	r2, [r7, #16]
 800a114:	4313      	orrs	r3, r2
 800a116:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	693a      	ldr	r2, [r7, #16]
 800a11c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a11e:	687b      	ldr	r3, [r7, #4]
 800a120:	68fa      	ldr	r2, [r7, #12]
 800a122:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a124:	683b      	ldr	r3, [r7, #0]
 800a126:	685a      	ldr	r2, [r3, #4]
 800a128:	687b      	ldr	r3, [r7, #4]
 800a12a:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	697a      	ldr	r2, [r7, #20]
 800a130:	621a      	str	r2, [r3, #32]
}
 800a132:	bf00      	nop
 800a134:	371c      	adds	r7, #28
 800a136:	46bd      	mov	sp, r7
 800a138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a13c:	4770      	bx	lr
 800a13e:	bf00      	nop
 800a140:	40010000 	.word	0x40010000
 800a144:	40010400 	.word	0x40010400

0800a148 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a148:	b480      	push	{r7}
 800a14a:	b087      	sub	sp, #28
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	6078      	str	r0, [r7, #4]
 800a150:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a152:	687b      	ldr	r3, [r7, #4]
 800a154:	6a1b      	ldr	r3, [r3, #32]
 800a156:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	6a1b      	ldr	r3, [r3, #32]
 800a162:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	685b      	ldr	r3, [r3, #4]
 800a168:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	69db      	ldr	r3, [r3, #28]
 800a16e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a170:	68fb      	ldr	r3, [r7, #12]
 800a172:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a176:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a178:	68fb      	ldr	r3, [r7, #12]
 800a17a:	f023 0303 	bic.w	r3, r3, #3
 800a17e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a180:	683b      	ldr	r3, [r7, #0]
 800a182:	681b      	ldr	r3, [r3, #0]
 800a184:	68fa      	ldr	r2, [r7, #12]
 800a186:	4313      	orrs	r3, r2
 800a188:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a18a:	697b      	ldr	r3, [r7, #20]
 800a18c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a190:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a192:	683b      	ldr	r3, [r7, #0]
 800a194:	689b      	ldr	r3, [r3, #8]
 800a196:	021b      	lsls	r3, r3, #8
 800a198:	697a      	ldr	r2, [r7, #20]
 800a19a:	4313      	orrs	r3, r2
 800a19c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a19e:	687b      	ldr	r3, [r7, #4]
 800a1a0:	4a21      	ldr	r2, [pc, #132]	; (800a228 <TIM_OC3_SetConfig+0xe0>)
 800a1a2:	4293      	cmp	r3, r2
 800a1a4:	d003      	beq.n	800a1ae <TIM_OC3_SetConfig+0x66>
 800a1a6:	687b      	ldr	r3, [r7, #4]
 800a1a8:	4a20      	ldr	r2, [pc, #128]	; (800a22c <TIM_OC3_SetConfig+0xe4>)
 800a1aa:	4293      	cmp	r3, r2
 800a1ac:	d10d      	bne.n	800a1ca <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a1ae:	697b      	ldr	r3, [r7, #20]
 800a1b0:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a1b4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a1b6:	683b      	ldr	r3, [r7, #0]
 800a1b8:	68db      	ldr	r3, [r3, #12]
 800a1ba:	021b      	lsls	r3, r3, #8
 800a1bc:	697a      	ldr	r2, [r7, #20]
 800a1be:	4313      	orrs	r3, r2
 800a1c0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a1c2:	697b      	ldr	r3, [r7, #20]
 800a1c4:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a1c8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a1ca:	687b      	ldr	r3, [r7, #4]
 800a1cc:	4a16      	ldr	r2, [pc, #88]	; (800a228 <TIM_OC3_SetConfig+0xe0>)
 800a1ce:	4293      	cmp	r3, r2
 800a1d0:	d003      	beq.n	800a1da <TIM_OC3_SetConfig+0x92>
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	4a15      	ldr	r2, [pc, #84]	; (800a22c <TIM_OC3_SetConfig+0xe4>)
 800a1d6:	4293      	cmp	r3, r2
 800a1d8:	d113      	bne.n	800a202 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a1da:	693b      	ldr	r3, [r7, #16]
 800a1dc:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a1e0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a1e2:	693b      	ldr	r3, [r7, #16]
 800a1e4:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a1e8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a1ea:	683b      	ldr	r3, [r7, #0]
 800a1ec:	695b      	ldr	r3, [r3, #20]
 800a1ee:	011b      	lsls	r3, r3, #4
 800a1f0:	693a      	ldr	r2, [r7, #16]
 800a1f2:	4313      	orrs	r3, r2
 800a1f4:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a1f6:	683b      	ldr	r3, [r7, #0]
 800a1f8:	699b      	ldr	r3, [r3, #24]
 800a1fa:	011b      	lsls	r3, r3, #4
 800a1fc:	693a      	ldr	r2, [r7, #16]
 800a1fe:	4313      	orrs	r3, r2
 800a200:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	693a      	ldr	r2, [r7, #16]
 800a206:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a208:	687b      	ldr	r3, [r7, #4]
 800a20a:	68fa      	ldr	r2, [r7, #12]
 800a20c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a20e:	683b      	ldr	r3, [r7, #0]
 800a210:	685a      	ldr	r2, [r3, #4]
 800a212:	687b      	ldr	r3, [r7, #4]
 800a214:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a216:	687b      	ldr	r3, [r7, #4]
 800a218:	697a      	ldr	r2, [r7, #20]
 800a21a:	621a      	str	r2, [r3, #32]
}
 800a21c:	bf00      	nop
 800a21e:	371c      	adds	r7, #28
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr
 800a228:	40010000 	.word	0x40010000
 800a22c:	40010400 	.word	0x40010400

0800a230 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The ouput configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a230:	b480      	push	{r7}
 800a232:	b087      	sub	sp, #28
 800a234:	af00      	add	r7, sp, #0
 800a236:	6078      	str	r0, [r7, #4]
 800a238:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	6a1b      	ldr	r3, [r3, #32]
 800a23e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a242:	687b      	ldr	r3, [r7, #4]
 800a244:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a246:	687b      	ldr	r3, [r7, #4]
 800a248:	6a1b      	ldr	r3, [r3, #32]
 800a24a:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a24c:	687b      	ldr	r3, [r7, #4]
 800a24e:	685b      	ldr	r3, [r3, #4]
 800a250:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a252:	687b      	ldr	r3, [r7, #4]
 800a254:	69db      	ldr	r3, [r3, #28]
 800a256:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a258:	68fb      	ldr	r3, [r7, #12]
 800a25a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a25e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a260:	68fb      	ldr	r3, [r7, #12]
 800a262:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a266:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a268:	683b      	ldr	r3, [r7, #0]
 800a26a:	681b      	ldr	r3, [r3, #0]
 800a26c:	021b      	lsls	r3, r3, #8
 800a26e:	68fa      	ldr	r2, [r7, #12]
 800a270:	4313      	orrs	r3, r2
 800a272:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a274:	693b      	ldr	r3, [r7, #16]
 800a276:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a27a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a27c:	683b      	ldr	r3, [r7, #0]
 800a27e:	689b      	ldr	r3, [r3, #8]
 800a280:	031b      	lsls	r3, r3, #12
 800a282:	693a      	ldr	r2, [r7, #16]
 800a284:	4313      	orrs	r3, r2
 800a286:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a288:	687b      	ldr	r3, [r7, #4]
 800a28a:	4a12      	ldr	r2, [pc, #72]	; (800a2d4 <TIM_OC4_SetConfig+0xa4>)
 800a28c:	4293      	cmp	r3, r2
 800a28e:	d003      	beq.n	800a298 <TIM_OC4_SetConfig+0x68>
 800a290:	687b      	ldr	r3, [r7, #4]
 800a292:	4a11      	ldr	r2, [pc, #68]	; (800a2d8 <TIM_OC4_SetConfig+0xa8>)
 800a294:	4293      	cmp	r3, r2
 800a296:	d109      	bne.n	800a2ac <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a298:	697b      	ldr	r3, [r7, #20]
 800a29a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a29e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a2a0:	683b      	ldr	r3, [r7, #0]
 800a2a2:	695b      	ldr	r3, [r3, #20]
 800a2a4:	019b      	lsls	r3, r3, #6
 800a2a6:	697a      	ldr	r2, [r7, #20]
 800a2a8:	4313      	orrs	r3, r2
 800a2aa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a2ac:	687b      	ldr	r3, [r7, #4]
 800a2ae:	697a      	ldr	r2, [r7, #20]
 800a2b0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	68fa      	ldr	r2, [r7, #12]
 800a2b6:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	685a      	ldr	r2, [r3, #4]
 800a2bc:	687b      	ldr	r3, [r7, #4]
 800a2be:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a2c0:	687b      	ldr	r3, [r7, #4]
 800a2c2:	693a      	ldr	r2, [r7, #16]
 800a2c4:	621a      	str	r2, [r3, #32]
}
 800a2c6:	bf00      	nop
 800a2c8:	371c      	adds	r7, #28
 800a2ca:	46bd      	mov	sp, r7
 800a2cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d0:	4770      	bx	lr
 800a2d2:	bf00      	nop
 800a2d4:	40010000 	.word	0x40010000
 800a2d8:	40010400 	.word	0x40010400

0800a2dc <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800a2dc:	b480      	push	{r7}
 800a2de:	b087      	sub	sp, #28
 800a2e0:	af00      	add	r7, sp, #0
 800a2e2:	60f8      	str	r0, [r7, #12]
 800a2e4:	60b9      	str	r1, [r7, #8]
 800a2e6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800a2e8:	68bb      	ldr	r3, [r7, #8]
 800a2ea:	f003 031f 	and.w	r3, r3, #31
 800a2ee:	2201      	movs	r2, #1
 800a2f0:	fa02 f303 	lsl.w	r3, r2, r3
 800a2f4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800a2f6:	68fb      	ldr	r3, [r7, #12]
 800a2f8:	6a1a      	ldr	r2, [r3, #32]
 800a2fa:	697b      	ldr	r3, [r7, #20]
 800a2fc:	43db      	mvns	r3, r3
 800a2fe:	401a      	ands	r2, r3
 800a300:	68fb      	ldr	r3, [r7, #12]
 800a302:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	6a1a      	ldr	r2, [r3, #32]
 800a308:	68bb      	ldr	r3, [r7, #8]
 800a30a:	f003 031f 	and.w	r3, r3, #31
 800a30e:	6879      	ldr	r1, [r7, #4]
 800a310:	fa01 f303 	lsl.w	r3, r1, r3
 800a314:	431a      	orrs	r2, r3
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	621a      	str	r2, [r3, #32]
}
 800a31a:	bf00      	nop
 800a31c:	371c      	adds	r7, #28
 800a31e:	46bd      	mov	sp, r7
 800a320:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a324:	4770      	bx	lr
	...

0800a328 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800a328:	b480      	push	{r7}
 800a32a:	b085      	sub	sp, #20
 800a32c:	af00      	add	r7, sp, #0
 800a32e:	6078      	str	r0, [r7, #4]
 800a330:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800a332:	687b      	ldr	r3, [r7, #4]
 800a334:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a338:	2b01      	cmp	r3, #1
 800a33a:	d101      	bne.n	800a340 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800a33c:	2302      	movs	r3, #2
 800a33e:	e05a      	b.n	800a3f6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	2201      	movs	r2, #1
 800a344:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	2202      	movs	r2, #2
 800a34c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	681b      	ldr	r3, [r3, #0]
 800a354:	685b      	ldr	r3, [r3, #4]
 800a356:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800a358:	687b      	ldr	r3, [r7, #4]
 800a35a:	681b      	ldr	r3, [r3, #0]
 800a35c:	689b      	ldr	r3, [r3, #8]
 800a35e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a366:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800a368:	683b      	ldr	r3, [r7, #0]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	68fa      	ldr	r2, [r7, #12]
 800a36e:	4313      	orrs	r3, r2
 800a370:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800a372:	687b      	ldr	r3, [r7, #4]
 800a374:	681b      	ldr	r3, [r3, #0]
 800a376:	68fa      	ldr	r2, [r7, #12]
 800a378:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800a37a:	687b      	ldr	r3, [r7, #4]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	4a21      	ldr	r2, [pc, #132]	; (800a404 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800a380:	4293      	cmp	r3, r2
 800a382:	d022      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	681b      	ldr	r3, [r3, #0]
 800a388:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a38c:	d01d      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	681b      	ldr	r3, [r3, #0]
 800a392:	4a1d      	ldr	r2, [pc, #116]	; (800a408 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800a394:	4293      	cmp	r3, r2
 800a396:	d018      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a398:	687b      	ldr	r3, [r7, #4]
 800a39a:	681b      	ldr	r3, [r3, #0]
 800a39c:	4a1b      	ldr	r2, [pc, #108]	; (800a40c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800a39e:	4293      	cmp	r3, r2
 800a3a0:	d013      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	4a1a      	ldr	r2, [pc, #104]	; (800a410 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800a3a8:	4293      	cmp	r3, r2
 800a3aa:	d00e      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3ac:	687b      	ldr	r3, [r7, #4]
 800a3ae:	681b      	ldr	r3, [r3, #0]
 800a3b0:	4a18      	ldr	r2, [pc, #96]	; (800a414 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800a3b2:	4293      	cmp	r3, r2
 800a3b4:	d009      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3b6:	687b      	ldr	r3, [r7, #4]
 800a3b8:	681b      	ldr	r3, [r3, #0]
 800a3ba:	4a17      	ldr	r2, [pc, #92]	; (800a418 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800a3bc:	4293      	cmp	r3, r2
 800a3be:	d004      	beq.n	800a3ca <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800a3c0:	687b      	ldr	r3, [r7, #4]
 800a3c2:	681b      	ldr	r3, [r3, #0]
 800a3c4:	4a15      	ldr	r2, [pc, #84]	; (800a41c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800a3c6:	4293      	cmp	r3, r2
 800a3c8:	d10c      	bne.n	800a3e4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a3d0:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800a3d2:	683b      	ldr	r3, [r7, #0]
 800a3d4:	685b      	ldr	r3, [r3, #4]
 800a3d6:	68ba      	ldr	r2, [r7, #8]
 800a3d8:	4313      	orrs	r3, r2
 800a3da:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800a3dc:	687b      	ldr	r3, [r7, #4]
 800a3de:	681b      	ldr	r3, [r3, #0]
 800a3e0:	68ba      	ldr	r2, [r7, #8]
 800a3e2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	2201      	movs	r2, #1
 800a3e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a3ec:	687b      	ldr	r3, [r7, #4]
 800a3ee:	2200      	movs	r2, #0
 800a3f0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a3f4:	2300      	movs	r3, #0
}
 800a3f6:	4618      	mov	r0, r3
 800a3f8:	3714      	adds	r7, #20
 800a3fa:	46bd      	mov	sp, r7
 800a3fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a400:	4770      	bx	lr
 800a402:	bf00      	nop
 800a404:	40010000 	.word	0x40010000
 800a408:	40000400 	.word	0x40000400
 800a40c:	40000800 	.word	0x40000800
 800a410:	40000c00 	.word	0x40000c00
 800a414:	40010400 	.word	0x40010400
 800a418:	40014000 	.word	0x40014000
 800a41c:	40001800 	.word	0x40001800

0800a420 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800a420:	b480      	push	{r7}
 800a422:	b085      	sub	sp, #20
 800a424:	af00      	add	r7, sp, #0
 800a426:	6078      	str	r0, [r7, #4]
 800a428:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800a42a:	2300      	movs	r3, #0
 800a42c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800a42e:	687b      	ldr	r3, [r7, #4]
 800a430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a434:	2b01      	cmp	r3, #1
 800a436:	d101      	bne.n	800a43c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800a438:	2302      	movs	r3, #2
 800a43a:	e03d      	b.n	800a4b8 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800a43c:	687b      	ldr	r3, [r7, #4]
 800a43e:	2201      	movs	r2, #1
 800a440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	68db      	ldr	r3, [r3, #12]
 800a44e:	4313      	orrs	r3, r2
 800a450:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800a452:	68fb      	ldr	r3, [r7, #12]
 800a454:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800a458:	683b      	ldr	r3, [r7, #0]
 800a45a:	689b      	ldr	r3, [r3, #8]
 800a45c:	4313      	orrs	r3, r2
 800a45e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800a466:	683b      	ldr	r3, [r7, #0]
 800a468:	685b      	ldr	r3, [r3, #4]
 800a46a:	4313      	orrs	r3, r2
 800a46c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800a46e:	68fb      	ldr	r3, [r7, #12]
 800a470:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	681b      	ldr	r3, [r3, #0]
 800a478:	4313      	orrs	r3, r2
 800a47a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a482:	683b      	ldr	r3, [r7, #0]
 800a484:	691b      	ldr	r3, [r3, #16]
 800a486:	4313      	orrs	r3, r2
 800a488:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800a48a:	68fb      	ldr	r3, [r7, #12]
 800a48c:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800a490:	683b      	ldr	r3, [r7, #0]
 800a492:	695b      	ldr	r3, [r3, #20]
 800a494:	4313      	orrs	r3, r2
 800a496:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800a498:	68fb      	ldr	r3, [r7, #12]
 800a49a:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	69db      	ldr	r3, [r3, #28]
 800a4a2:	4313      	orrs	r3, r2
 800a4a4:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800a4a6:	687b      	ldr	r3, [r7, #4]
 800a4a8:	681b      	ldr	r3, [r3, #0]
 800a4aa:	68fa      	ldr	r2, [r7, #12]
 800a4ac:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800a4ae:	687b      	ldr	r3, [r7, #4]
 800a4b0:	2200      	movs	r2, #0
 800a4b2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a4b6:	2300      	movs	r3, #0
}
 800a4b8:	4618      	mov	r0, r3
 800a4ba:	3714      	adds	r7, #20
 800a4bc:	46bd      	mov	sp, r7
 800a4be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4c2:	4770      	bx	lr

0800a4c4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800a4c4:	b480      	push	{r7}
 800a4c6:	b083      	sub	sp, #12
 800a4c8:	af00      	add	r7, sp, #0
 800a4ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800a4cc:	bf00      	nop
 800a4ce:	370c      	adds	r7, #12
 800a4d0:	46bd      	mov	sp, r7
 800a4d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4d6:	4770      	bx	lr

0800a4d8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800a4d8:	b480      	push	{r7}
 800a4da:	b083      	sub	sp, #12
 800a4dc:	af00      	add	r7, sp, #0
 800a4de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800a4e0:	bf00      	nop
 800a4e2:	370c      	adds	r7, #12
 800a4e4:	46bd      	mov	sp, r7
 800a4e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4ea:	4770      	bx	lr

0800a4ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800a4ec:	b580      	push	{r7, lr}
 800a4ee:	b082      	sub	sp, #8
 800a4f0:	af00      	add	r7, sp, #0
 800a4f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800a4f4:	687b      	ldr	r3, [r7, #4]
 800a4f6:	2b00      	cmp	r3, #0
 800a4f8:	d101      	bne.n	800a4fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800a4fa:	2301      	movs	r3, #1
 800a4fc:	e03f      	b.n	800a57e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a504:	b2db      	uxtb	r3, r3
 800a506:	2b00      	cmp	r3, #0
 800a508:	d106      	bne.n	800a518 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	2200      	movs	r2, #0
 800a50e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800a512:	6878      	ldr	r0, [r7, #4]
 800a514:	f7fb ffec 	bl	80064f0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2224      	movs	r2, #36	; 0x24
 800a51c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	68da      	ldr	r2, [r3, #12]
 800a526:	687b      	ldr	r3, [r7, #4]
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800a52e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800a530:	6878      	ldr	r0, [r7, #4]
 800a532:	f000 f90b 	bl	800a74c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800a536:	687b      	ldr	r3, [r7, #4]
 800a538:	681b      	ldr	r3, [r3, #0]
 800a53a:	691a      	ldr	r2, [r3, #16]
 800a53c:	687b      	ldr	r3, [r7, #4]
 800a53e:	681b      	ldr	r3, [r3, #0]
 800a540:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800a544:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	681b      	ldr	r3, [r3, #0]
 800a54a:	695a      	ldr	r2, [r3, #20]
 800a54c:	687b      	ldr	r3, [r7, #4]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800a554:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	681b      	ldr	r3, [r3, #0]
 800a55a:	68da      	ldr	r2, [r3, #12]
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	681b      	ldr	r3, [r3, #0]
 800a560:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800a564:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a566:	687b      	ldr	r3, [r7, #4]
 800a568:	2200      	movs	r2, #0
 800a56a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	2220      	movs	r2, #32
 800a570:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 800a574:	687b      	ldr	r3, [r7, #4]
 800a576:	2220      	movs	r2, #32
 800a578:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800a57c:	2300      	movs	r3, #0
}
 800a57e:	4618      	mov	r0, r3
 800a580:	3708      	adds	r7, #8
 800a582:	46bd      	mov	sp, r7
 800a584:	bd80      	pop	{r7, pc}

0800a586 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800a586:	b580      	push	{r7, lr}
 800a588:	b088      	sub	sp, #32
 800a58a:	af02      	add	r7, sp, #8
 800a58c:	60f8      	str	r0, [r7, #12]
 800a58e:	60b9      	str	r1, [r7, #8]
 800a590:	603b      	str	r3, [r7, #0]
 800a592:	4613      	mov	r3, r2
 800a594:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 800a596:	2300      	movs	r3, #0
 800a598:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b20      	cmp	r3, #32
 800a5a4:	f040 8083 	bne.w	800a6ae <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 800a5a8:	68bb      	ldr	r3, [r7, #8]
 800a5aa:	2b00      	cmp	r3, #0
 800a5ac:	d002      	beq.n	800a5b4 <HAL_UART_Transmit+0x2e>
 800a5ae:	88fb      	ldrh	r3, [r7, #6]
 800a5b0:	2b00      	cmp	r3, #0
 800a5b2:	d101      	bne.n	800a5b8 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	e07b      	b.n	800a6b0 <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 800a5be:	2b01      	cmp	r3, #1
 800a5c0:	d101      	bne.n	800a5c6 <HAL_UART_Transmit+0x40>
 800a5c2:	2302      	movs	r3, #2
 800a5c4:	e074      	b.n	800a6b0 <HAL_UART_Transmit+0x12a>
 800a5c6:	68fb      	ldr	r3, [r7, #12]
 800a5c8:	2201      	movs	r2, #1
 800a5ca:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800a5ce:	68fb      	ldr	r3, [r7, #12]
 800a5d0:	2200      	movs	r2, #0
 800a5d2:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800a5d4:	68fb      	ldr	r3, [r7, #12]
 800a5d6:	2221      	movs	r2, #33	; 0x21
 800a5d8:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 800a5dc:	f7fc f996 	bl	800690c <HAL_GetTick>
 800a5e0:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800a5e2:	68fb      	ldr	r3, [r7, #12]
 800a5e4:	88fa      	ldrh	r2, [r7, #6]
 800a5e6:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800a5e8:	68fb      	ldr	r3, [r7, #12]
 800a5ea:	88fa      	ldrh	r2, [r7, #6]
 800a5ec:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800a5ee:	68fb      	ldr	r3, [r7, #12]
 800a5f0:	2200      	movs	r2, #0
 800a5f2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 800a5f6:	e042      	b.n	800a67e <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 800a5f8:	68fb      	ldr	r3, [r7, #12]
 800a5fa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a5fc:	b29b      	uxth	r3, r3
 800a5fe:	3b01      	subs	r3, #1
 800a600:	b29a      	uxth	r2, r3
 800a602:	68fb      	ldr	r3, [r7, #12]
 800a604:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 800a606:	68fb      	ldr	r3, [r7, #12]
 800a608:	689b      	ldr	r3, [r3, #8]
 800a60a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a60e:	d122      	bne.n	800a656 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a610:	683b      	ldr	r3, [r7, #0]
 800a612:	9300      	str	r3, [sp, #0]
 800a614:	697b      	ldr	r3, [r7, #20]
 800a616:	2200      	movs	r2, #0
 800a618:	2180      	movs	r1, #128	; 0x80
 800a61a:	68f8      	ldr	r0, [r7, #12]
 800a61c:	f000 f84c 	bl	800a6b8 <UART_WaitOnFlagUntilTimeout>
 800a620:	4603      	mov	r3, r0
 800a622:	2b00      	cmp	r3, #0
 800a624:	d001      	beq.n	800a62a <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 800a626:	2303      	movs	r3, #3
 800a628:	e042      	b.n	800a6b0 <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 800a62a:	68bb      	ldr	r3, [r7, #8]
 800a62c:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 800a62e:	693b      	ldr	r3, [r7, #16]
 800a630:	881b      	ldrh	r3, [r3, #0]
 800a632:	461a      	mov	r2, r3
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	681b      	ldr	r3, [r3, #0]
 800a638:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800a63c:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 800a63e:	68fb      	ldr	r3, [r7, #12]
 800a640:	691b      	ldr	r3, [r3, #16]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d103      	bne.n	800a64e <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 800a646:	68bb      	ldr	r3, [r7, #8]
 800a648:	3302      	adds	r3, #2
 800a64a:	60bb      	str	r3, [r7, #8]
 800a64c:	e017      	b.n	800a67e <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 800a64e:	68bb      	ldr	r3, [r7, #8]
 800a650:	3301      	adds	r3, #1
 800a652:	60bb      	str	r3, [r7, #8]
 800a654:	e013      	b.n	800a67e <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800a656:	683b      	ldr	r3, [r7, #0]
 800a658:	9300      	str	r3, [sp, #0]
 800a65a:	697b      	ldr	r3, [r7, #20]
 800a65c:	2200      	movs	r2, #0
 800a65e:	2180      	movs	r1, #128	; 0x80
 800a660:	68f8      	ldr	r0, [r7, #12]
 800a662:	f000 f829 	bl	800a6b8 <UART_WaitOnFlagUntilTimeout>
 800a666:	4603      	mov	r3, r0
 800a668:	2b00      	cmp	r3, #0
 800a66a:	d001      	beq.n	800a670 <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 800a66c:	2303      	movs	r3, #3
 800a66e:	e01f      	b.n	800a6b0 <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 800a670:	68bb      	ldr	r3, [r7, #8]
 800a672:	1c5a      	adds	r2, r3, #1
 800a674:	60ba      	str	r2, [r7, #8]
 800a676:	781a      	ldrb	r2, [r3, #0]
 800a678:	68fb      	ldr	r3, [r7, #12]
 800a67a:	681b      	ldr	r3, [r3, #0]
 800a67c:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 800a67e:	68fb      	ldr	r3, [r7, #12]
 800a680:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800a682:	b29b      	uxth	r3, r3
 800a684:	2b00      	cmp	r3, #0
 800a686:	d1b7      	bne.n	800a5f8 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	9300      	str	r3, [sp, #0]
 800a68c:	697b      	ldr	r3, [r7, #20]
 800a68e:	2200      	movs	r2, #0
 800a690:	2140      	movs	r1, #64	; 0x40
 800a692:	68f8      	ldr	r0, [r7, #12]
 800a694:	f000 f810 	bl	800a6b8 <UART_WaitOnFlagUntilTimeout>
 800a698:	4603      	mov	r3, r0
 800a69a:	2b00      	cmp	r3, #0
 800a69c:	d001      	beq.n	800a6a2 <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 800a69e:	2303      	movs	r3, #3
 800a6a0:	e006      	b.n	800a6b0 <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800a6a2:	68fb      	ldr	r3, [r7, #12]
 800a6a4:	2220      	movs	r2, #32
 800a6a6:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 800a6aa:	2300      	movs	r3, #0
 800a6ac:	e000      	b.n	800a6b0 <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 800a6ae:	2302      	movs	r3, #2
  }
}
 800a6b0:	4618      	mov	r0, r3
 800a6b2:	3718      	adds	r7, #24
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}

0800a6b8 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800a6b8:	b580      	push	{r7, lr}
 800a6ba:	b084      	sub	sp, #16
 800a6bc:	af00      	add	r7, sp, #0
 800a6be:	60f8      	str	r0, [r7, #12]
 800a6c0:	60b9      	str	r1, [r7, #8]
 800a6c2:	603b      	str	r3, [r7, #0]
 800a6c4:	4613      	mov	r3, r2
 800a6c6:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a6c8:	e02c      	b.n	800a724 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800a6ca:	69bb      	ldr	r3, [r7, #24]
 800a6cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a6d0:	d028      	beq.n	800a724 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800a6d2:	69bb      	ldr	r3, [r7, #24]
 800a6d4:	2b00      	cmp	r3, #0
 800a6d6:	d007      	beq.n	800a6e8 <UART_WaitOnFlagUntilTimeout+0x30>
 800a6d8:	f7fc f918 	bl	800690c <HAL_GetTick>
 800a6dc:	4602      	mov	r2, r0
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	1ad3      	subs	r3, r2, r3
 800a6e2:	69ba      	ldr	r2, [r7, #24]
 800a6e4:	429a      	cmp	r2, r3
 800a6e6:	d21d      	bcs.n	800a724 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800a6e8:	68fb      	ldr	r3, [r7, #12]
 800a6ea:	681b      	ldr	r3, [r3, #0]
 800a6ec:	68da      	ldr	r2, [r3, #12]
 800a6ee:	68fb      	ldr	r3, [r7, #12]
 800a6f0:	681b      	ldr	r3, [r3, #0]
 800a6f2:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800a6f6:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	681b      	ldr	r3, [r3, #0]
 800a6fc:	695a      	ldr	r2, [r3, #20]
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	681b      	ldr	r3, [r3, #0]
 800a702:	f022 0201 	bic.w	r2, r2, #1
 800a706:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800a708:	68fb      	ldr	r3, [r7, #12]
 800a70a:	2220      	movs	r2, #32
 800a70c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 800a710:	68fb      	ldr	r3, [r7, #12]
 800a712:	2220      	movs	r2, #32
 800a714:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800a718:	68fb      	ldr	r3, [r7, #12]
 800a71a:	2200      	movs	r2, #0
 800a71c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 800a720:	2303      	movs	r3, #3
 800a722:	e00f      	b.n	800a744 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	681b      	ldr	r3, [r3, #0]
 800a728:	681a      	ldr	r2, [r3, #0]
 800a72a:	68bb      	ldr	r3, [r7, #8]
 800a72c:	4013      	ands	r3, r2
 800a72e:	68ba      	ldr	r2, [r7, #8]
 800a730:	429a      	cmp	r2, r3
 800a732:	bf0c      	ite	eq
 800a734:	2301      	moveq	r3, #1
 800a736:	2300      	movne	r3, #0
 800a738:	b2db      	uxtb	r3, r3
 800a73a:	461a      	mov	r2, r3
 800a73c:	79fb      	ldrb	r3, [r7, #7]
 800a73e:	429a      	cmp	r2, r3
 800a740:	d0c3      	beq.n	800a6ca <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800a742:	2300      	movs	r3, #0
}
 800a744:	4618      	mov	r0, r3
 800a746:	3710      	adds	r7, #16
 800a748:	46bd      	mov	sp, r7
 800a74a:	bd80      	pop	{r7, pc}

0800a74c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800a74c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a750:	b085      	sub	sp, #20
 800a752:	af00      	add	r7, sp, #0
 800a754:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	691b      	ldr	r3, [r3, #16]
 800a75c:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 800a760:	687b      	ldr	r3, [r7, #4]
 800a762:	68da      	ldr	r2, [r3, #12]
 800a764:	687b      	ldr	r3, [r7, #4]
 800a766:	681b      	ldr	r3, [r3, #0]
 800a768:	430a      	orrs	r2, r1
 800a76a:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800a76c:	687b      	ldr	r3, [r7, #4]
 800a76e:	689a      	ldr	r2, [r3, #8]
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	691b      	ldr	r3, [r3, #16]
 800a774:	431a      	orrs	r2, r3
 800a776:	687b      	ldr	r3, [r7, #4]
 800a778:	695b      	ldr	r3, [r3, #20]
 800a77a:	431a      	orrs	r2, r3
 800a77c:	687b      	ldr	r3, [r7, #4]
 800a77e:	69db      	ldr	r3, [r3, #28]
 800a780:	4313      	orrs	r3, r2
 800a782:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 800a784:	687b      	ldr	r3, [r7, #4]
 800a786:	681b      	ldr	r3, [r3, #0]
 800a788:	68db      	ldr	r3, [r3, #12]
 800a78a:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 800a78e:	f023 030c 	bic.w	r3, r3, #12
 800a792:	687a      	ldr	r2, [r7, #4]
 800a794:	6812      	ldr	r2, [r2, #0]
 800a796:	68f9      	ldr	r1, [r7, #12]
 800a798:	430b      	orrs	r3, r1
 800a79a:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800a79c:	687b      	ldr	r3, [r7, #4]
 800a79e:	681b      	ldr	r3, [r3, #0]
 800a7a0:	695b      	ldr	r3, [r3, #20]
 800a7a2:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 800a7a6:	687b      	ldr	r3, [r7, #4]
 800a7a8:	699a      	ldr	r2, [r3, #24]
 800a7aa:	687b      	ldr	r3, [r7, #4]
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	430a      	orrs	r2, r1
 800a7b0:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	69db      	ldr	r3, [r3, #28]
 800a7b6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800a7ba:	f040 818b 	bne.w	800aad4 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	681b      	ldr	r3, [r3, #0]
 800a7c2:	4ac1      	ldr	r2, [pc, #772]	; (800aac8 <UART_SetConfig+0x37c>)
 800a7c4:	4293      	cmp	r3, r2
 800a7c6:	d005      	beq.n	800a7d4 <UART_SetConfig+0x88>
 800a7c8:	687b      	ldr	r3, [r7, #4]
 800a7ca:	681b      	ldr	r3, [r3, #0]
 800a7cc:	4abf      	ldr	r2, [pc, #764]	; (800aacc <UART_SetConfig+0x380>)
 800a7ce:	4293      	cmp	r3, r2
 800a7d0:	f040 80bd 	bne.w	800a94e <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800a7d4:	f7fe fa52 	bl	8008c7c <HAL_RCC_GetPCLK2Freq>
 800a7d8:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a7da:	68bb      	ldr	r3, [r7, #8]
 800a7dc:	461d      	mov	r5, r3
 800a7de:	f04f 0600 	mov.w	r6, #0
 800a7e2:	46a8      	mov	r8, r5
 800a7e4:	46b1      	mov	r9, r6
 800a7e6:	eb18 0308 	adds.w	r3, r8, r8
 800a7ea:	eb49 0409 	adc.w	r4, r9, r9
 800a7ee:	4698      	mov	r8, r3
 800a7f0:	46a1      	mov	r9, r4
 800a7f2:	eb18 0805 	adds.w	r8, r8, r5
 800a7f6:	eb49 0906 	adc.w	r9, r9, r6
 800a7fa:	f04f 0100 	mov.w	r1, #0
 800a7fe:	f04f 0200 	mov.w	r2, #0
 800a802:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a806:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a80a:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a80e:	4688      	mov	r8, r1
 800a810:	4691      	mov	r9, r2
 800a812:	eb18 0005 	adds.w	r0, r8, r5
 800a816:	eb49 0106 	adc.w	r1, r9, r6
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	685b      	ldr	r3, [r3, #4]
 800a81e:	461d      	mov	r5, r3
 800a820:	f04f 0600 	mov.w	r6, #0
 800a824:	196b      	adds	r3, r5, r5
 800a826:	eb46 0406 	adc.w	r4, r6, r6
 800a82a:	461a      	mov	r2, r3
 800a82c:	4623      	mov	r3, r4
 800a82e:	f7f6 fa2b 	bl	8000c88 <__aeabi_uldivmod>
 800a832:	4603      	mov	r3, r0
 800a834:	460c      	mov	r4, r1
 800a836:	461a      	mov	r2, r3
 800a838:	4ba5      	ldr	r3, [pc, #660]	; (800aad0 <UART_SetConfig+0x384>)
 800a83a:	fba3 2302 	umull	r2, r3, r3, r2
 800a83e:	095b      	lsrs	r3, r3, #5
 800a840:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a844:	68bb      	ldr	r3, [r7, #8]
 800a846:	461d      	mov	r5, r3
 800a848:	f04f 0600 	mov.w	r6, #0
 800a84c:	46a9      	mov	r9, r5
 800a84e:	46b2      	mov	sl, r6
 800a850:	eb19 0309 	adds.w	r3, r9, r9
 800a854:	eb4a 040a 	adc.w	r4, sl, sl
 800a858:	4699      	mov	r9, r3
 800a85a:	46a2      	mov	sl, r4
 800a85c:	eb19 0905 	adds.w	r9, r9, r5
 800a860:	eb4a 0a06 	adc.w	sl, sl, r6
 800a864:	f04f 0100 	mov.w	r1, #0
 800a868:	f04f 0200 	mov.w	r2, #0
 800a86c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a870:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a874:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a878:	4689      	mov	r9, r1
 800a87a:	4692      	mov	sl, r2
 800a87c:	eb19 0005 	adds.w	r0, r9, r5
 800a880:	eb4a 0106 	adc.w	r1, sl, r6
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	685b      	ldr	r3, [r3, #4]
 800a888:	461d      	mov	r5, r3
 800a88a:	f04f 0600 	mov.w	r6, #0
 800a88e:	196b      	adds	r3, r5, r5
 800a890:	eb46 0406 	adc.w	r4, r6, r6
 800a894:	461a      	mov	r2, r3
 800a896:	4623      	mov	r3, r4
 800a898:	f7f6 f9f6 	bl	8000c88 <__aeabi_uldivmod>
 800a89c:	4603      	mov	r3, r0
 800a89e:	460c      	mov	r4, r1
 800a8a0:	461a      	mov	r2, r3
 800a8a2:	4b8b      	ldr	r3, [pc, #556]	; (800aad0 <UART_SetConfig+0x384>)
 800a8a4:	fba3 1302 	umull	r1, r3, r3, r2
 800a8a8:	095b      	lsrs	r3, r3, #5
 800a8aa:	2164      	movs	r1, #100	; 0x64
 800a8ac:	fb01 f303 	mul.w	r3, r1, r3
 800a8b0:	1ad3      	subs	r3, r2, r3
 800a8b2:	00db      	lsls	r3, r3, #3
 800a8b4:	3332      	adds	r3, #50	; 0x32
 800a8b6:	4a86      	ldr	r2, [pc, #536]	; (800aad0 <UART_SetConfig+0x384>)
 800a8b8:	fba2 2303 	umull	r2, r3, r2, r3
 800a8bc:	095b      	lsrs	r3, r3, #5
 800a8be:	005b      	lsls	r3, r3, #1
 800a8c0:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800a8c4:	4498      	add	r8, r3
 800a8c6:	68bb      	ldr	r3, [r7, #8]
 800a8c8:	461d      	mov	r5, r3
 800a8ca:	f04f 0600 	mov.w	r6, #0
 800a8ce:	46a9      	mov	r9, r5
 800a8d0:	46b2      	mov	sl, r6
 800a8d2:	eb19 0309 	adds.w	r3, r9, r9
 800a8d6:	eb4a 040a 	adc.w	r4, sl, sl
 800a8da:	4699      	mov	r9, r3
 800a8dc:	46a2      	mov	sl, r4
 800a8de:	eb19 0905 	adds.w	r9, r9, r5
 800a8e2:	eb4a 0a06 	adc.w	sl, sl, r6
 800a8e6:	f04f 0100 	mov.w	r1, #0
 800a8ea:	f04f 0200 	mov.w	r2, #0
 800a8ee:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a8f2:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a8f6:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a8fa:	4689      	mov	r9, r1
 800a8fc:	4692      	mov	sl, r2
 800a8fe:	eb19 0005 	adds.w	r0, r9, r5
 800a902:	eb4a 0106 	adc.w	r1, sl, r6
 800a906:	687b      	ldr	r3, [r7, #4]
 800a908:	685b      	ldr	r3, [r3, #4]
 800a90a:	461d      	mov	r5, r3
 800a90c:	f04f 0600 	mov.w	r6, #0
 800a910:	196b      	adds	r3, r5, r5
 800a912:	eb46 0406 	adc.w	r4, r6, r6
 800a916:	461a      	mov	r2, r3
 800a918:	4623      	mov	r3, r4
 800a91a:	f7f6 f9b5 	bl	8000c88 <__aeabi_uldivmod>
 800a91e:	4603      	mov	r3, r0
 800a920:	460c      	mov	r4, r1
 800a922:	461a      	mov	r2, r3
 800a924:	4b6a      	ldr	r3, [pc, #424]	; (800aad0 <UART_SetConfig+0x384>)
 800a926:	fba3 1302 	umull	r1, r3, r3, r2
 800a92a:	095b      	lsrs	r3, r3, #5
 800a92c:	2164      	movs	r1, #100	; 0x64
 800a92e:	fb01 f303 	mul.w	r3, r1, r3
 800a932:	1ad3      	subs	r3, r2, r3
 800a934:	00db      	lsls	r3, r3, #3
 800a936:	3332      	adds	r3, #50	; 0x32
 800a938:	4a65      	ldr	r2, [pc, #404]	; (800aad0 <UART_SetConfig+0x384>)
 800a93a:	fba2 2303 	umull	r2, r3, r2, r3
 800a93e:	095b      	lsrs	r3, r3, #5
 800a940:	f003 0207 	and.w	r2, r3, #7
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	681b      	ldr	r3, [r3, #0]
 800a948:	4442      	add	r2, r8
 800a94a:	609a      	str	r2, [r3, #8]
 800a94c:	e26f      	b.n	800ae2e <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800a94e:	f7fe f981 	bl	8008c54 <HAL_RCC_GetPCLK1Freq>
 800a952:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800a954:	68bb      	ldr	r3, [r7, #8]
 800a956:	461d      	mov	r5, r3
 800a958:	f04f 0600 	mov.w	r6, #0
 800a95c:	46a8      	mov	r8, r5
 800a95e:	46b1      	mov	r9, r6
 800a960:	eb18 0308 	adds.w	r3, r8, r8
 800a964:	eb49 0409 	adc.w	r4, r9, r9
 800a968:	4698      	mov	r8, r3
 800a96a:	46a1      	mov	r9, r4
 800a96c:	eb18 0805 	adds.w	r8, r8, r5
 800a970:	eb49 0906 	adc.w	r9, r9, r6
 800a974:	f04f 0100 	mov.w	r1, #0
 800a978:	f04f 0200 	mov.w	r2, #0
 800a97c:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800a980:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800a984:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800a988:	4688      	mov	r8, r1
 800a98a:	4691      	mov	r9, r2
 800a98c:	eb18 0005 	adds.w	r0, r8, r5
 800a990:	eb49 0106 	adc.w	r1, r9, r6
 800a994:	687b      	ldr	r3, [r7, #4]
 800a996:	685b      	ldr	r3, [r3, #4]
 800a998:	461d      	mov	r5, r3
 800a99a:	f04f 0600 	mov.w	r6, #0
 800a99e:	196b      	adds	r3, r5, r5
 800a9a0:	eb46 0406 	adc.w	r4, r6, r6
 800a9a4:	461a      	mov	r2, r3
 800a9a6:	4623      	mov	r3, r4
 800a9a8:	f7f6 f96e 	bl	8000c88 <__aeabi_uldivmod>
 800a9ac:	4603      	mov	r3, r0
 800a9ae:	460c      	mov	r4, r1
 800a9b0:	461a      	mov	r2, r3
 800a9b2:	4b47      	ldr	r3, [pc, #284]	; (800aad0 <UART_SetConfig+0x384>)
 800a9b4:	fba3 2302 	umull	r2, r3, r3, r2
 800a9b8:	095b      	lsrs	r3, r3, #5
 800a9ba:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800a9be:	68bb      	ldr	r3, [r7, #8]
 800a9c0:	461d      	mov	r5, r3
 800a9c2:	f04f 0600 	mov.w	r6, #0
 800a9c6:	46a9      	mov	r9, r5
 800a9c8:	46b2      	mov	sl, r6
 800a9ca:	eb19 0309 	adds.w	r3, r9, r9
 800a9ce:	eb4a 040a 	adc.w	r4, sl, sl
 800a9d2:	4699      	mov	r9, r3
 800a9d4:	46a2      	mov	sl, r4
 800a9d6:	eb19 0905 	adds.w	r9, r9, r5
 800a9da:	eb4a 0a06 	adc.w	sl, sl, r6
 800a9de:	f04f 0100 	mov.w	r1, #0
 800a9e2:	f04f 0200 	mov.w	r2, #0
 800a9e6:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800a9ea:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800a9ee:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800a9f2:	4689      	mov	r9, r1
 800a9f4:	4692      	mov	sl, r2
 800a9f6:	eb19 0005 	adds.w	r0, r9, r5
 800a9fa:	eb4a 0106 	adc.w	r1, sl, r6
 800a9fe:	687b      	ldr	r3, [r7, #4]
 800aa00:	685b      	ldr	r3, [r3, #4]
 800aa02:	461d      	mov	r5, r3
 800aa04:	f04f 0600 	mov.w	r6, #0
 800aa08:	196b      	adds	r3, r5, r5
 800aa0a:	eb46 0406 	adc.w	r4, r6, r6
 800aa0e:	461a      	mov	r2, r3
 800aa10:	4623      	mov	r3, r4
 800aa12:	f7f6 f939 	bl	8000c88 <__aeabi_uldivmod>
 800aa16:	4603      	mov	r3, r0
 800aa18:	460c      	mov	r4, r1
 800aa1a:	461a      	mov	r2, r3
 800aa1c:	4b2c      	ldr	r3, [pc, #176]	; (800aad0 <UART_SetConfig+0x384>)
 800aa1e:	fba3 1302 	umull	r1, r3, r3, r2
 800aa22:	095b      	lsrs	r3, r3, #5
 800aa24:	2164      	movs	r1, #100	; 0x64
 800aa26:	fb01 f303 	mul.w	r3, r1, r3
 800aa2a:	1ad3      	subs	r3, r2, r3
 800aa2c:	00db      	lsls	r3, r3, #3
 800aa2e:	3332      	adds	r3, #50	; 0x32
 800aa30:	4a27      	ldr	r2, [pc, #156]	; (800aad0 <UART_SetConfig+0x384>)
 800aa32:	fba2 2303 	umull	r2, r3, r2, r3
 800aa36:	095b      	lsrs	r3, r3, #5
 800aa38:	005b      	lsls	r3, r3, #1
 800aa3a:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800aa3e:	4498      	add	r8, r3
 800aa40:	68bb      	ldr	r3, [r7, #8]
 800aa42:	461d      	mov	r5, r3
 800aa44:	f04f 0600 	mov.w	r6, #0
 800aa48:	46a9      	mov	r9, r5
 800aa4a:	46b2      	mov	sl, r6
 800aa4c:	eb19 0309 	adds.w	r3, r9, r9
 800aa50:	eb4a 040a 	adc.w	r4, sl, sl
 800aa54:	4699      	mov	r9, r3
 800aa56:	46a2      	mov	sl, r4
 800aa58:	eb19 0905 	adds.w	r9, r9, r5
 800aa5c:	eb4a 0a06 	adc.w	sl, sl, r6
 800aa60:	f04f 0100 	mov.w	r1, #0
 800aa64:	f04f 0200 	mov.w	r2, #0
 800aa68:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800aa6c:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800aa70:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800aa74:	4689      	mov	r9, r1
 800aa76:	4692      	mov	sl, r2
 800aa78:	eb19 0005 	adds.w	r0, r9, r5
 800aa7c:	eb4a 0106 	adc.w	r1, sl, r6
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	685b      	ldr	r3, [r3, #4]
 800aa84:	461d      	mov	r5, r3
 800aa86:	f04f 0600 	mov.w	r6, #0
 800aa8a:	196b      	adds	r3, r5, r5
 800aa8c:	eb46 0406 	adc.w	r4, r6, r6
 800aa90:	461a      	mov	r2, r3
 800aa92:	4623      	mov	r3, r4
 800aa94:	f7f6 f8f8 	bl	8000c88 <__aeabi_uldivmod>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	460c      	mov	r4, r1
 800aa9c:	461a      	mov	r2, r3
 800aa9e:	4b0c      	ldr	r3, [pc, #48]	; (800aad0 <UART_SetConfig+0x384>)
 800aaa0:	fba3 1302 	umull	r1, r3, r3, r2
 800aaa4:	095b      	lsrs	r3, r3, #5
 800aaa6:	2164      	movs	r1, #100	; 0x64
 800aaa8:	fb01 f303 	mul.w	r3, r1, r3
 800aaac:	1ad3      	subs	r3, r2, r3
 800aaae:	00db      	lsls	r3, r3, #3
 800aab0:	3332      	adds	r3, #50	; 0x32
 800aab2:	4a07      	ldr	r2, [pc, #28]	; (800aad0 <UART_SetConfig+0x384>)
 800aab4:	fba2 2303 	umull	r2, r3, r2, r3
 800aab8:	095b      	lsrs	r3, r3, #5
 800aaba:	f003 0207 	and.w	r2, r3, #7
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	681b      	ldr	r3, [r3, #0]
 800aac2:	4442      	add	r2, r8
 800aac4:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800aac6:	e1b2      	b.n	800ae2e <UART_SetConfig+0x6e2>
 800aac8:	40011000 	.word	0x40011000
 800aacc:	40011400 	.word	0x40011400
 800aad0:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800aad4:	687b      	ldr	r3, [r7, #4]
 800aad6:	681b      	ldr	r3, [r3, #0]
 800aad8:	4ad7      	ldr	r2, [pc, #860]	; (800ae38 <UART_SetConfig+0x6ec>)
 800aada:	4293      	cmp	r3, r2
 800aadc:	d005      	beq.n	800aaea <UART_SetConfig+0x39e>
 800aade:	687b      	ldr	r3, [r7, #4]
 800aae0:	681b      	ldr	r3, [r3, #0]
 800aae2:	4ad6      	ldr	r2, [pc, #856]	; (800ae3c <UART_SetConfig+0x6f0>)
 800aae4:	4293      	cmp	r3, r2
 800aae6:	f040 80d1 	bne.w	800ac8c <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 800aaea:	f7fe f8c7 	bl	8008c7c <HAL_RCC_GetPCLK2Freq>
 800aaee:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800aaf0:	68bb      	ldr	r3, [r7, #8]
 800aaf2:	469a      	mov	sl, r3
 800aaf4:	f04f 0b00 	mov.w	fp, #0
 800aaf8:	46d0      	mov	r8, sl
 800aafa:	46d9      	mov	r9, fp
 800aafc:	eb18 0308 	adds.w	r3, r8, r8
 800ab00:	eb49 0409 	adc.w	r4, r9, r9
 800ab04:	4698      	mov	r8, r3
 800ab06:	46a1      	mov	r9, r4
 800ab08:	eb18 080a 	adds.w	r8, r8, sl
 800ab0c:	eb49 090b 	adc.w	r9, r9, fp
 800ab10:	f04f 0100 	mov.w	r1, #0
 800ab14:	f04f 0200 	mov.w	r2, #0
 800ab18:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800ab1c:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800ab20:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800ab24:	4688      	mov	r8, r1
 800ab26:	4691      	mov	r9, r2
 800ab28:	eb1a 0508 	adds.w	r5, sl, r8
 800ab2c:	eb4b 0609 	adc.w	r6, fp, r9
 800ab30:	687b      	ldr	r3, [r7, #4]
 800ab32:	685b      	ldr	r3, [r3, #4]
 800ab34:	4619      	mov	r1, r3
 800ab36:	f04f 0200 	mov.w	r2, #0
 800ab3a:	f04f 0300 	mov.w	r3, #0
 800ab3e:	f04f 0400 	mov.w	r4, #0
 800ab42:	0094      	lsls	r4, r2, #2
 800ab44:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ab48:	008b      	lsls	r3, r1, #2
 800ab4a:	461a      	mov	r2, r3
 800ab4c:	4623      	mov	r3, r4
 800ab4e:	4628      	mov	r0, r5
 800ab50:	4631      	mov	r1, r6
 800ab52:	f7f6 f899 	bl	8000c88 <__aeabi_uldivmod>
 800ab56:	4603      	mov	r3, r0
 800ab58:	460c      	mov	r4, r1
 800ab5a:	461a      	mov	r2, r3
 800ab5c:	4bb8      	ldr	r3, [pc, #736]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ab5e:	fba3 2302 	umull	r2, r3, r3, r2
 800ab62:	095b      	lsrs	r3, r3, #5
 800ab64:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ab68:	68bb      	ldr	r3, [r7, #8]
 800ab6a:	469b      	mov	fp, r3
 800ab6c:	f04f 0c00 	mov.w	ip, #0
 800ab70:	46d9      	mov	r9, fp
 800ab72:	46e2      	mov	sl, ip
 800ab74:	eb19 0309 	adds.w	r3, r9, r9
 800ab78:	eb4a 040a 	adc.w	r4, sl, sl
 800ab7c:	4699      	mov	r9, r3
 800ab7e:	46a2      	mov	sl, r4
 800ab80:	eb19 090b 	adds.w	r9, r9, fp
 800ab84:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ab88:	f04f 0100 	mov.w	r1, #0
 800ab8c:	f04f 0200 	mov.w	r2, #0
 800ab90:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ab94:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ab98:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ab9c:	4689      	mov	r9, r1
 800ab9e:	4692      	mov	sl, r2
 800aba0:	eb1b 0509 	adds.w	r5, fp, r9
 800aba4:	eb4c 060a 	adc.w	r6, ip, sl
 800aba8:	687b      	ldr	r3, [r7, #4]
 800abaa:	685b      	ldr	r3, [r3, #4]
 800abac:	4619      	mov	r1, r3
 800abae:	f04f 0200 	mov.w	r2, #0
 800abb2:	f04f 0300 	mov.w	r3, #0
 800abb6:	f04f 0400 	mov.w	r4, #0
 800abba:	0094      	lsls	r4, r2, #2
 800abbc:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800abc0:	008b      	lsls	r3, r1, #2
 800abc2:	461a      	mov	r2, r3
 800abc4:	4623      	mov	r3, r4
 800abc6:	4628      	mov	r0, r5
 800abc8:	4631      	mov	r1, r6
 800abca:	f7f6 f85d 	bl	8000c88 <__aeabi_uldivmod>
 800abce:	4603      	mov	r3, r0
 800abd0:	460c      	mov	r4, r1
 800abd2:	461a      	mov	r2, r3
 800abd4:	4b9a      	ldr	r3, [pc, #616]	; (800ae40 <UART_SetConfig+0x6f4>)
 800abd6:	fba3 1302 	umull	r1, r3, r3, r2
 800abda:	095b      	lsrs	r3, r3, #5
 800abdc:	2164      	movs	r1, #100	; 0x64
 800abde:	fb01 f303 	mul.w	r3, r1, r3
 800abe2:	1ad3      	subs	r3, r2, r3
 800abe4:	011b      	lsls	r3, r3, #4
 800abe6:	3332      	adds	r3, #50	; 0x32
 800abe8:	4a95      	ldr	r2, [pc, #596]	; (800ae40 <UART_SetConfig+0x6f4>)
 800abea:	fba2 2303 	umull	r2, r3, r2, r3
 800abee:	095b      	lsrs	r3, r3, #5
 800abf0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800abf4:	4498      	add	r8, r3
 800abf6:	68bb      	ldr	r3, [r7, #8]
 800abf8:	469b      	mov	fp, r3
 800abfa:	f04f 0c00 	mov.w	ip, #0
 800abfe:	46d9      	mov	r9, fp
 800ac00:	46e2      	mov	sl, ip
 800ac02:	eb19 0309 	adds.w	r3, r9, r9
 800ac06:	eb4a 040a 	adc.w	r4, sl, sl
 800ac0a:	4699      	mov	r9, r3
 800ac0c:	46a2      	mov	sl, r4
 800ac0e:	eb19 090b 	adds.w	r9, r9, fp
 800ac12:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ac16:	f04f 0100 	mov.w	r1, #0
 800ac1a:	f04f 0200 	mov.w	r2, #0
 800ac1e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ac22:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ac26:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ac2a:	4689      	mov	r9, r1
 800ac2c:	4692      	mov	sl, r2
 800ac2e:	eb1b 0509 	adds.w	r5, fp, r9
 800ac32:	eb4c 060a 	adc.w	r6, ip, sl
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	685b      	ldr	r3, [r3, #4]
 800ac3a:	4619      	mov	r1, r3
 800ac3c:	f04f 0200 	mov.w	r2, #0
 800ac40:	f04f 0300 	mov.w	r3, #0
 800ac44:	f04f 0400 	mov.w	r4, #0
 800ac48:	0094      	lsls	r4, r2, #2
 800ac4a:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ac4e:	008b      	lsls	r3, r1, #2
 800ac50:	461a      	mov	r2, r3
 800ac52:	4623      	mov	r3, r4
 800ac54:	4628      	mov	r0, r5
 800ac56:	4631      	mov	r1, r6
 800ac58:	f7f6 f816 	bl	8000c88 <__aeabi_uldivmod>
 800ac5c:	4603      	mov	r3, r0
 800ac5e:	460c      	mov	r4, r1
 800ac60:	461a      	mov	r2, r3
 800ac62:	4b77      	ldr	r3, [pc, #476]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ac64:	fba3 1302 	umull	r1, r3, r3, r2
 800ac68:	095b      	lsrs	r3, r3, #5
 800ac6a:	2164      	movs	r1, #100	; 0x64
 800ac6c:	fb01 f303 	mul.w	r3, r1, r3
 800ac70:	1ad3      	subs	r3, r2, r3
 800ac72:	011b      	lsls	r3, r3, #4
 800ac74:	3332      	adds	r3, #50	; 0x32
 800ac76:	4a72      	ldr	r2, [pc, #456]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ac78:	fba2 2303 	umull	r2, r3, r2, r3
 800ac7c:	095b      	lsrs	r3, r3, #5
 800ac7e:	f003 020f 	and.w	r2, r3, #15
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	681b      	ldr	r3, [r3, #0]
 800ac86:	4442      	add	r2, r8
 800ac88:	609a      	str	r2, [r3, #8]
 800ac8a:	e0d0      	b.n	800ae2e <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 800ac8c:	f7fd ffe2 	bl	8008c54 <HAL_RCC_GetPCLK1Freq>
 800ac90:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800ac92:	68bb      	ldr	r3, [r7, #8]
 800ac94:	469a      	mov	sl, r3
 800ac96:	f04f 0b00 	mov.w	fp, #0
 800ac9a:	46d0      	mov	r8, sl
 800ac9c:	46d9      	mov	r9, fp
 800ac9e:	eb18 0308 	adds.w	r3, r8, r8
 800aca2:	eb49 0409 	adc.w	r4, r9, r9
 800aca6:	4698      	mov	r8, r3
 800aca8:	46a1      	mov	r9, r4
 800acaa:	eb18 080a 	adds.w	r8, r8, sl
 800acae:	eb49 090b 	adc.w	r9, r9, fp
 800acb2:	f04f 0100 	mov.w	r1, #0
 800acb6:	f04f 0200 	mov.w	r2, #0
 800acba:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800acbe:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800acc2:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800acc6:	4688      	mov	r8, r1
 800acc8:	4691      	mov	r9, r2
 800acca:	eb1a 0508 	adds.w	r5, sl, r8
 800acce:	eb4b 0609 	adc.w	r6, fp, r9
 800acd2:	687b      	ldr	r3, [r7, #4]
 800acd4:	685b      	ldr	r3, [r3, #4]
 800acd6:	4619      	mov	r1, r3
 800acd8:	f04f 0200 	mov.w	r2, #0
 800acdc:	f04f 0300 	mov.w	r3, #0
 800ace0:	f04f 0400 	mov.w	r4, #0
 800ace4:	0094      	lsls	r4, r2, #2
 800ace6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800acea:	008b      	lsls	r3, r1, #2
 800acec:	461a      	mov	r2, r3
 800acee:	4623      	mov	r3, r4
 800acf0:	4628      	mov	r0, r5
 800acf2:	4631      	mov	r1, r6
 800acf4:	f7f5 ffc8 	bl	8000c88 <__aeabi_uldivmod>
 800acf8:	4603      	mov	r3, r0
 800acfa:	460c      	mov	r4, r1
 800acfc:	461a      	mov	r2, r3
 800acfe:	4b50      	ldr	r3, [pc, #320]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ad00:	fba3 2302 	umull	r2, r3, r3, r2
 800ad04:	095b      	lsrs	r3, r3, #5
 800ad06:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800ad0a:	68bb      	ldr	r3, [r7, #8]
 800ad0c:	469b      	mov	fp, r3
 800ad0e:	f04f 0c00 	mov.w	ip, #0
 800ad12:	46d9      	mov	r9, fp
 800ad14:	46e2      	mov	sl, ip
 800ad16:	eb19 0309 	adds.w	r3, r9, r9
 800ad1a:	eb4a 040a 	adc.w	r4, sl, sl
 800ad1e:	4699      	mov	r9, r3
 800ad20:	46a2      	mov	sl, r4
 800ad22:	eb19 090b 	adds.w	r9, r9, fp
 800ad26:	eb4a 0a0c 	adc.w	sl, sl, ip
 800ad2a:	f04f 0100 	mov.w	r1, #0
 800ad2e:	f04f 0200 	mov.w	r2, #0
 800ad32:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800ad36:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800ad3a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800ad3e:	4689      	mov	r9, r1
 800ad40:	4692      	mov	sl, r2
 800ad42:	eb1b 0509 	adds.w	r5, fp, r9
 800ad46:	eb4c 060a 	adc.w	r6, ip, sl
 800ad4a:	687b      	ldr	r3, [r7, #4]
 800ad4c:	685b      	ldr	r3, [r3, #4]
 800ad4e:	4619      	mov	r1, r3
 800ad50:	f04f 0200 	mov.w	r2, #0
 800ad54:	f04f 0300 	mov.w	r3, #0
 800ad58:	f04f 0400 	mov.w	r4, #0
 800ad5c:	0094      	lsls	r4, r2, #2
 800ad5e:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800ad62:	008b      	lsls	r3, r1, #2
 800ad64:	461a      	mov	r2, r3
 800ad66:	4623      	mov	r3, r4
 800ad68:	4628      	mov	r0, r5
 800ad6a:	4631      	mov	r1, r6
 800ad6c:	f7f5 ff8c 	bl	8000c88 <__aeabi_uldivmod>
 800ad70:	4603      	mov	r3, r0
 800ad72:	460c      	mov	r4, r1
 800ad74:	461a      	mov	r2, r3
 800ad76:	4b32      	ldr	r3, [pc, #200]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ad78:	fba3 1302 	umull	r1, r3, r3, r2
 800ad7c:	095b      	lsrs	r3, r3, #5
 800ad7e:	2164      	movs	r1, #100	; 0x64
 800ad80:	fb01 f303 	mul.w	r3, r1, r3
 800ad84:	1ad3      	subs	r3, r2, r3
 800ad86:	011b      	lsls	r3, r3, #4
 800ad88:	3332      	adds	r3, #50	; 0x32
 800ad8a:	4a2d      	ldr	r2, [pc, #180]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ad8c:	fba2 2303 	umull	r2, r3, r2, r3
 800ad90:	095b      	lsrs	r3, r3, #5
 800ad92:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800ad96:	4498      	add	r8, r3
 800ad98:	68bb      	ldr	r3, [r7, #8]
 800ad9a:	469b      	mov	fp, r3
 800ad9c:	f04f 0c00 	mov.w	ip, #0
 800ada0:	46d9      	mov	r9, fp
 800ada2:	46e2      	mov	sl, ip
 800ada4:	eb19 0309 	adds.w	r3, r9, r9
 800ada8:	eb4a 040a 	adc.w	r4, sl, sl
 800adac:	4699      	mov	r9, r3
 800adae:	46a2      	mov	sl, r4
 800adb0:	eb19 090b 	adds.w	r9, r9, fp
 800adb4:	eb4a 0a0c 	adc.w	sl, sl, ip
 800adb8:	f04f 0100 	mov.w	r1, #0
 800adbc:	f04f 0200 	mov.w	r2, #0
 800adc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800adc4:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800adc8:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800adcc:	4689      	mov	r9, r1
 800adce:	4692      	mov	sl, r2
 800add0:	eb1b 0509 	adds.w	r5, fp, r9
 800add4:	eb4c 060a 	adc.w	r6, ip, sl
 800add8:	687b      	ldr	r3, [r7, #4]
 800adda:	685b      	ldr	r3, [r3, #4]
 800addc:	4619      	mov	r1, r3
 800adde:	f04f 0200 	mov.w	r2, #0
 800ade2:	f04f 0300 	mov.w	r3, #0
 800ade6:	f04f 0400 	mov.w	r4, #0
 800adea:	0094      	lsls	r4, r2, #2
 800adec:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800adf0:	008b      	lsls	r3, r1, #2
 800adf2:	461a      	mov	r2, r3
 800adf4:	4623      	mov	r3, r4
 800adf6:	4628      	mov	r0, r5
 800adf8:	4631      	mov	r1, r6
 800adfa:	f7f5 ff45 	bl	8000c88 <__aeabi_uldivmod>
 800adfe:	4603      	mov	r3, r0
 800ae00:	460c      	mov	r4, r1
 800ae02:	461a      	mov	r2, r3
 800ae04:	4b0e      	ldr	r3, [pc, #56]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ae06:	fba3 1302 	umull	r1, r3, r3, r2
 800ae0a:	095b      	lsrs	r3, r3, #5
 800ae0c:	2164      	movs	r1, #100	; 0x64
 800ae0e:	fb01 f303 	mul.w	r3, r1, r3
 800ae12:	1ad3      	subs	r3, r2, r3
 800ae14:	011b      	lsls	r3, r3, #4
 800ae16:	3332      	adds	r3, #50	; 0x32
 800ae18:	4a09      	ldr	r2, [pc, #36]	; (800ae40 <UART_SetConfig+0x6f4>)
 800ae1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ae1e:	095b      	lsrs	r3, r3, #5
 800ae20:	f003 020f 	and.w	r2, r3, #15
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	681b      	ldr	r3, [r3, #0]
 800ae28:	4442      	add	r2, r8
 800ae2a:	609a      	str	r2, [r3, #8]
}
 800ae2c:	e7ff      	b.n	800ae2e <UART_SetConfig+0x6e2>
 800ae2e:	bf00      	nop
 800ae30:	3714      	adds	r7, #20
 800ae32:	46bd      	mov	sp, r7
 800ae34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ae38:	40011000 	.word	0x40011000
 800ae3c:	40011400 	.word	0x40011400
 800ae40:	51eb851f 	.word	0x51eb851f

0800ae44 <__errno>:
 800ae44:	4b01      	ldr	r3, [pc, #4]	; (800ae4c <__errno+0x8>)
 800ae46:	6818      	ldr	r0, [r3, #0]
 800ae48:	4770      	bx	lr
 800ae4a:	bf00      	nop
 800ae4c:	20000040 	.word	0x20000040

0800ae50 <__libc_init_array>:
 800ae50:	b570      	push	{r4, r5, r6, lr}
 800ae52:	4e0d      	ldr	r6, [pc, #52]	; (800ae88 <__libc_init_array+0x38>)
 800ae54:	4c0d      	ldr	r4, [pc, #52]	; (800ae8c <__libc_init_array+0x3c>)
 800ae56:	1ba4      	subs	r4, r4, r6
 800ae58:	10a4      	asrs	r4, r4, #2
 800ae5a:	2500      	movs	r5, #0
 800ae5c:	42a5      	cmp	r5, r4
 800ae5e:	d109      	bne.n	800ae74 <__libc_init_array+0x24>
 800ae60:	4e0b      	ldr	r6, [pc, #44]	; (800ae90 <__libc_init_array+0x40>)
 800ae62:	4c0c      	ldr	r4, [pc, #48]	; (800ae94 <__libc_init_array+0x44>)
 800ae64:	f004 fa5e 	bl	800f324 <_init>
 800ae68:	1ba4      	subs	r4, r4, r6
 800ae6a:	10a4      	asrs	r4, r4, #2
 800ae6c:	2500      	movs	r5, #0
 800ae6e:	42a5      	cmp	r5, r4
 800ae70:	d105      	bne.n	800ae7e <__libc_init_array+0x2e>
 800ae72:	bd70      	pop	{r4, r5, r6, pc}
 800ae74:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae78:	4798      	blx	r3
 800ae7a:	3501      	adds	r5, #1
 800ae7c:	e7ee      	b.n	800ae5c <__libc_init_array+0xc>
 800ae7e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 800ae82:	4798      	blx	r3
 800ae84:	3501      	adds	r5, #1
 800ae86:	e7f2      	b.n	800ae6e <__libc_init_array+0x1e>
 800ae88:	0800f6e0 	.word	0x0800f6e0
 800ae8c:	0800f6e0 	.word	0x0800f6e0
 800ae90:	0800f6e0 	.word	0x0800f6e0
 800ae94:	0800f6e4 	.word	0x0800f6e4

0800ae98 <memcpy>:
 800ae98:	b510      	push	{r4, lr}
 800ae9a:	1e43      	subs	r3, r0, #1
 800ae9c:	440a      	add	r2, r1
 800ae9e:	4291      	cmp	r1, r2
 800aea0:	d100      	bne.n	800aea4 <memcpy+0xc>
 800aea2:	bd10      	pop	{r4, pc}
 800aea4:	f811 4b01 	ldrb.w	r4, [r1], #1
 800aea8:	f803 4f01 	strb.w	r4, [r3, #1]!
 800aeac:	e7f7      	b.n	800ae9e <memcpy+0x6>

0800aeae <memset>:
 800aeae:	4402      	add	r2, r0
 800aeb0:	4603      	mov	r3, r0
 800aeb2:	4293      	cmp	r3, r2
 800aeb4:	d100      	bne.n	800aeb8 <memset+0xa>
 800aeb6:	4770      	bx	lr
 800aeb8:	f803 1b01 	strb.w	r1, [r3], #1
 800aebc:	e7f9      	b.n	800aeb2 <memset+0x4>

0800aebe <__cvt>:
 800aebe:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800aec2:	ec55 4b10 	vmov	r4, r5, d0
 800aec6:	9f0d      	ldr	r7, [sp, #52]	; 0x34
 800aec8:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800aecc:	2d00      	cmp	r5, #0
 800aece:	460e      	mov	r6, r1
 800aed0:	4691      	mov	r9, r2
 800aed2:	4619      	mov	r1, r3
 800aed4:	bfb8      	it	lt
 800aed6:	4622      	movlt	r2, r4
 800aed8:	462b      	mov	r3, r5
 800aeda:	f027 0720 	bic.w	r7, r7, #32
 800aede:	bfbb      	ittet	lt
 800aee0:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800aee4:	461d      	movlt	r5, r3
 800aee6:	2300      	movge	r3, #0
 800aee8:	232d      	movlt	r3, #45	; 0x2d
 800aeea:	bfb8      	it	lt
 800aeec:	4614      	movlt	r4, r2
 800aeee:	2f46      	cmp	r7, #70	; 0x46
 800aef0:	700b      	strb	r3, [r1, #0]
 800aef2:	d004      	beq.n	800aefe <__cvt+0x40>
 800aef4:	2f45      	cmp	r7, #69	; 0x45
 800aef6:	d100      	bne.n	800aefa <__cvt+0x3c>
 800aef8:	3601      	adds	r6, #1
 800aefa:	2102      	movs	r1, #2
 800aefc:	e000      	b.n	800af00 <__cvt+0x42>
 800aefe:	2103      	movs	r1, #3
 800af00:	ab03      	add	r3, sp, #12
 800af02:	9301      	str	r3, [sp, #4]
 800af04:	ab02      	add	r3, sp, #8
 800af06:	9300      	str	r3, [sp, #0]
 800af08:	4632      	mov	r2, r6
 800af0a:	4653      	mov	r3, sl
 800af0c:	ec45 4b10 	vmov	d0, r4, r5
 800af10:	f001 feb2 	bl	800cc78 <_dtoa_r>
 800af14:	2f47      	cmp	r7, #71	; 0x47
 800af16:	4680      	mov	r8, r0
 800af18:	d102      	bne.n	800af20 <__cvt+0x62>
 800af1a:	f019 0f01 	tst.w	r9, #1
 800af1e:	d026      	beq.n	800af6e <__cvt+0xb0>
 800af20:	2f46      	cmp	r7, #70	; 0x46
 800af22:	eb08 0906 	add.w	r9, r8, r6
 800af26:	d111      	bne.n	800af4c <__cvt+0x8e>
 800af28:	f898 3000 	ldrb.w	r3, [r8]
 800af2c:	2b30      	cmp	r3, #48	; 0x30
 800af2e:	d10a      	bne.n	800af46 <__cvt+0x88>
 800af30:	2200      	movs	r2, #0
 800af32:	2300      	movs	r3, #0
 800af34:	4620      	mov	r0, r4
 800af36:	4629      	mov	r1, r5
 800af38:	f7f5 fdc6 	bl	8000ac8 <__aeabi_dcmpeq>
 800af3c:	b918      	cbnz	r0, 800af46 <__cvt+0x88>
 800af3e:	f1c6 0601 	rsb	r6, r6, #1
 800af42:	f8ca 6000 	str.w	r6, [sl]
 800af46:	f8da 3000 	ldr.w	r3, [sl]
 800af4a:	4499      	add	r9, r3
 800af4c:	2200      	movs	r2, #0
 800af4e:	2300      	movs	r3, #0
 800af50:	4620      	mov	r0, r4
 800af52:	4629      	mov	r1, r5
 800af54:	f7f5 fdb8 	bl	8000ac8 <__aeabi_dcmpeq>
 800af58:	b938      	cbnz	r0, 800af6a <__cvt+0xac>
 800af5a:	2230      	movs	r2, #48	; 0x30
 800af5c:	9b03      	ldr	r3, [sp, #12]
 800af5e:	454b      	cmp	r3, r9
 800af60:	d205      	bcs.n	800af6e <__cvt+0xb0>
 800af62:	1c59      	adds	r1, r3, #1
 800af64:	9103      	str	r1, [sp, #12]
 800af66:	701a      	strb	r2, [r3, #0]
 800af68:	e7f8      	b.n	800af5c <__cvt+0x9e>
 800af6a:	f8cd 900c 	str.w	r9, [sp, #12]
 800af6e:	9b03      	ldr	r3, [sp, #12]
 800af70:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800af72:	eba3 0308 	sub.w	r3, r3, r8
 800af76:	4640      	mov	r0, r8
 800af78:	6013      	str	r3, [r2, #0]
 800af7a:	b004      	add	sp, #16
 800af7c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}

0800af80 <__exponent>:
 800af80:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800af82:	2900      	cmp	r1, #0
 800af84:	4604      	mov	r4, r0
 800af86:	bfba      	itte	lt
 800af88:	4249      	neglt	r1, r1
 800af8a:	232d      	movlt	r3, #45	; 0x2d
 800af8c:	232b      	movge	r3, #43	; 0x2b
 800af8e:	2909      	cmp	r1, #9
 800af90:	f804 2b02 	strb.w	r2, [r4], #2
 800af94:	7043      	strb	r3, [r0, #1]
 800af96:	dd20      	ble.n	800afda <__exponent+0x5a>
 800af98:	f10d 0307 	add.w	r3, sp, #7
 800af9c:	461f      	mov	r7, r3
 800af9e:	260a      	movs	r6, #10
 800afa0:	fb91 f5f6 	sdiv	r5, r1, r6
 800afa4:	fb06 1115 	mls	r1, r6, r5, r1
 800afa8:	3130      	adds	r1, #48	; 0x30
 800afaa:	2d09      	cmp	r5, #9
 800afac:	f803 1c01 	strb.w	r1, [r3, #-1]
 800afb0:	f103 32ff 	add.w	r2, r3, #4294967295
 800afb4:	4629      	mov	r1, r5
 800afb6:	dc09      	bgt.n	800afcc <__exponent+0x4c>
 800afb8:	3130      	adds	r1, #48	; 0x30
 800afba:	3b02      	subs	r3, #2
 800afbc:	f802 1c01 	strb.w	r1, [r2, #-1]
 800afc0:	42bb      	cmp	r3, r7
 800afc2:	4622      	mov	r2, r4
 800afc4:	d304      	bcc.n	800afd0 <__exponent+0x50>
 800afc6:	1a10      	subs	r0, r2, r0
 800afc8:	b003      	add	sp, #12
 800afca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800afcc:	4613      	mov	r3, r2
 800afce:	e7e7      	b.n	800afa0 <__exponent+0x20>
 800afd0:	f813 2b01 	ldrb.w	r2, [r3], #1
 800afd4:	f804 2b01 	strb.w	r2, [r4], #1
 800afd8:	e7f2      	b.n	800afc0 <__exponent+0x40>
 800afda:	2330      	movs	r3, #48	; 0x30
 800afdc:	4419      	add	r1, r3
 800afde:	7083      	strb	r3, [r0, #2]
 800afe0:	1d02      	adds	r2, r0, #4
 800afe2:	70c1      	strb	r1, [r0, #3]
 800afe4:	e7ef      	b.n	800afc6 <__exponent+0x46>
	...

0800afe8 <_printf_float>:
 800afe8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800afec:	b08d      	sub	sp, #52	; 0x34
 800afee:	460c      	mov	r4, r1
 800aff0:	f8dd 8058 	ldr.w	r8, [sp, #88]	; 0x58
 800aff4:	4616      	mov	r6, r2
 800aff6:	461f      	mov	r7, r3
 800aff8:	4605      	mov	r5, r0
 800affa:	f003 f89b 	bl	800e134 <_localeconv_r>
 800affe:	6803      	ldr	r3, [r0, #0]
 800b000:	9304      	str	r3, [sp, #16]
 800b002:	4618      	mov	r0, r3
 800b004:	f7f5 f8e4 	bl	80001d0 <strlen>
 800b008:	2300      	movs	r3, #0
 800b00a:	930a      	str	r3, [sp, #40]	; 0x28
 800b00c:	f8d8 3000 	ldr.w	r3, [r8]
 800b010:	9005      	str	r0, [sp, #20]
 800b012:	3307      	adds	r3, #7
 800b014:	f023 0307 	bic.w	r3, r3, #7
 800b018:	f103 0208 	add.w	r2, r3, #8
 800b01c:	f894 a018 	ldrb.w	sl, [r4, #24]
 800b020:	f8d4 b000 	ldr.w	fp, [r4]
 800b024:	f8c8 2000 	str.w	r2, [r8]
 800b028:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b02c:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b030:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b034:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b038:	9307      	str	r3, [sp, #28]
 800b03a:	f8cd 8018 	str.w	r8, [sp, #24]
 800b03e:	f04f 32ff 	mov.w	r2, #4294967295
 800b042:	4ba7      	ldr	r3, [pc, #668]	; (800b2e0 <_printf_float+0x2f8>)
 800b044:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b048:	f7f5 fd70 	bl	8000b2c <__aeabi_dcmpun>
 800b04c:	bb70      	cbnz	r0, 800b0ac <_printf_float+0xc4>
 800b04e:	f04f 32ff 	mov.w	r2, #4294967295
 800b052:	4ba3      	ldr	r3, [pc, #652]	; (800b2e0 <_printf_float+0x2f8>)
 800b054:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b058:	f7f5 fd4a 	bl	8000af0 <__aeabi_dcmple>
 800b05c:	bb30      	cbnz	r0, 800b0ac <_printf_float+0xc4>
 800b05e:	2200      	movs	r2, #0
 800b060:	2300      	movs	r3, #0
 800b062:	4640      	mov	r0, r8
 800b064:	4649      	mov	r1, r9
 800b066:	f7f5 fd39 	bl	8000adc <__aeabi_dcmplt>
 800b06a:	b110      	cbz	r0, 800b072 <_printf_float+0x8a>
 800b06c:	232d      	movs	r3, #45	; 0x2d
 800b06e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b072:	4a9c      	ldr	r2, [pc, #624]	; (800b2e4 <_printf_float+0x2fc>)
 800b074:	4b9c      	ldr	r3, [pc, #624]	; (800b2e8 <_printf_float+0x300>)
 800b076:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b07a:	bf8c      	ite	hi
 800b07c:	4690      	movhi	r8, r2
 800b07e:	4698      	movls	r8, r3
 800b080:	2303      	movs	r3, #3
 800b082:	f02b 0204 	bic.w	r2, fp, #4
 800b086:	6123      	str	r3, [r4, #16]
 800b088:	6022      	str	r2, [r4, #0]
 800b08a:	f04f 0900 	mov.w	r9, #0
 800b08e:	9700      	str	r7, [sp, #0]
 800b090:	4633      	mov	r3, r6
 800b092:	aa0b      	add	r2, sp, #44	; 0x2c
 800b094:	4621      	mov	r1, r4
 800b096:	4628      	mov	r0, r5
 800b098:	f000 f9e6 	bl	800b468 <_printf_common>
 800b09c:	3001      	adds	r0, #1
 800b09e:	f040 808d 	bne.w	800b1bc <_printf_float+0x1d4>
 800b0a2:	f04f 30ff 	mov.w	r0, #4294967295
 800b0a6:	b00d      	add	sp, #52	; 0x34
 800b0a8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0ac:	4642      	mov	r2, r8
 800b0ae:	464b      	mov	r3, r9
 800b0b0:	4640      	mov	r0, r8
 800b0b2:	4649      	mov	r1, r9
 800b0b4:	f7f5 fd3a 	bl	8000b2c <__aeabi_dcmpun>
 800b0b8:	b110      	cbz	r0, 800b0c0 <_printf_float+0xd8>
 800b0ba:	4a8c      	ldr	r2, [pc, #560]	; (800b2ec <_printf_float+0x304>)
 800b0bc:	4b8c      	ldr	r3, [pc, #560]	; (800b2f0 <_printf_float+0x308>)
 800b0be:	e7da      	b.n	800b076 <_printf_float+0x8e>
 800b0c0:	6861      	ldr	r1, [r4, #4]
 800b0c2:	1c4b      	adds	r3, r1, #1
 800b0c4:	f44b 6280 	orr.w	r2, fp, #1024	; 0x400
 800b0c8:	a80a      	add	r0, sp, #40	; 0x28
 800b0ca:	d13e      	bne.n	800b14a <_printf_float+0x162>
 800b0cc:	2306      	movs	r3, #6
 800b0ce:	6063      	str	r3, [r4, #4]
 800b0d0:	2300      	movs	r3, #0
 800b0d2:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b0d6:	ab09      	add	r3, sp, #36	; 0x24
 800b0d8:	9300      	str	r3, [sp, #0]
 800b0da:	ec49 8b10 	vmov	d0, r8, r9
 800b0de:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b0e2:	6022      	str	r2, [r4, #0]
 800b0e4:	f8cd a004 	str.w	sl, [sp, #4]
 800b0e8:	6861      	ldr	r1, [r4, #4]
 800b0ea:	4628      	mov	r0, r5
 800b0ec:	f7ff fee7 	bl	800aebe <__cvt>
 800b0f0:	f00a 03df 	and.w	r3, sl, #223	; 0xdf
 800b0f4:	2b47      	cmp	r3, #71	; 0x47
 800b0f6:	4680      	mov	r8, r0
 800b0f8:	d109      	bne.n	800b10e <_printf_float+0x126>
 800b0fa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b0fc:	1cd8      	adds	r0, r3, #3
 800b0fe:	db02      	blt.n	800b106 <_printf_float+0x11e>
 800b100:	6862      	ldr	r2, [r4, #4]
 800b102:	4293      	cmp	r3, r2
 800b104:	dd47      	ble.n	800b196 <_printf_float+0x1ae>
 800b106:	f1aa 0a02 	sub.w	sl, sl, #2
 800b10a:	fa5f fa8a 	uxtb.w	sl, sl
 800b10e:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b112:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b114:	d824      	bhi.n	800b160 <_printf_float+0x178>
 800b116:	3901      	subs	r1, #1
 800b118:	4652      	mov	r2, sl
 800b11a:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b11e:	9109      	str	r1, [sp, #36]	; 0x24
 800b120:	f7ff ff2e 	bl	800af80 <__exponent>
 800b124:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b126:	1813      	adds	r3, r2, r0
 800b128:	2a01      	cmp	r2, #1
 800b12a:	4681      	mov	r9, r0
 800b12c:	6123      	str	r3, [r4, #16]
 800b12e:	dc02      	bgt.n	800b136 <_printf_float+0x14e>
 800b130:	6822      	ldr	r2, [r4, #0]
 800b132:	07d1      	lsls	r1, r2, #31
 800b134:	d501      	bpl.n	800b13a <_printf_float+0x152>
 800b136:	3301      	adds	r3, #1
 800b138:	6123      	str	r3, [r4, #16]
 800b13a:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b13e:	2b00      	cmp	r3, #0
 800b140:	d0a5      	beq.n	800b08e <_printf_float+0xa6>
 800b142:	232d      	movs	r3, #45	; 0x2d
 800b144:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b148:	e7a1      	b.n	800b08e <_printf_float+0xa6>
 800b14a:	f1ba 0f67 	cmp.w	sl, #103	; 0x67
 800b14e:	f000 8177 	beq.w	800b440 <_printf_float+0x458>
 800b152:	f1ba 0f47 	cmp.w	sl, #71	; 0x47
 800b156:	d1bb      	bne.n	800b0d0 <_printf_float+0xe8>
 800b158:	2900      	cmp	r1, #0
 800b15a:	d1b9      	bne.n	800b0d0 <_printf_float+0xe8>
 800b15c:	2301      	movs	r3, #1
 800b15e:	e7b6      	b.n	800b0ce <_printf_float+0xe6>
 800b160:	f1ba 0f66 	cmp.w	sl, #102	; 0x66
 800b164:	d119      	bne.n	800b19a <_printf_float+0x1b2>
 800b166:	2900      	cmp	r1, #0
 800b168:	6863      	ldr	r3, [r4, #4]
 800b16a:	dd0c      	ble.n	800b186 <_printf_float+0x19e>
 800b16c:	6121      	str	r1, [r4, #16]
 800b16e:	b913      	cbnz	r3, 800b176 <_printf_float+0x18e>
 800b170:	6822      	ldr	r2, [r4, #0]
 800b172:	07d2      	lsls	r2, r2, #31
 800b174:	d502      	bpl.n	800b17c <_printf_float+0x194>
 800b176:	3301      	adds	r3, #1
 800b178:	440b      	add	r3, r1
 800b17a:	6123      	str	r3, [r4, #16]
 800b17c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b17e:	65a3      	str	r3, [r4, #88]	; 0x58
 800b180:	f04f 0900 	mov.w	r9, #0
 800b184:	e7d9      	b.n	800b13a <_printf_float+0x152>
 800b186:	b913      	cbnz	r3, 800b18e <_printf_float+0x1a6>
 800b188:	6822      	ldr	r2, [r4, #0]
 800b18a:	07d0      	lsls	r0, r2, #31
 800b18c:	d501      	bpl.n	800b192 <_printf_float+0x1aa>
 800b18e:	3302      	adds	r3, #2
 800b190:	e7f3      	b.n	800b17a <_printf_float+0x192>
 800b192:	2301      	movs	r3, #1
 800b194:	e7f1      	b.n	800b17a <_printf_float+0x192>
 800b196:	f04f 0a67 	mov.w	sl, #103	; 0x67
 800b19a:	e9dd 3209 	ldrd	r3, r2, [sp, #36]	; 0x24
 800b19e:	4293      	cmp	r3, r2
 800b1a0:	db05      	blt.n	800b1ae <_printf_float+0x1c6>
 800b1a2:	6822      	ldr	r2, [r4, #0]
 800b1a4:	6123      	str	r3, [r4, #16]
 800b1a6:	07d1      	lsls	r1, r2, #31
 800b1a8:	d5e8      	bpl.n	800b17c <_printf_float+0x194>
 800b1aa:	3301      	adds	r3, #1
 800b1ac:	e7e5      	b.n	800b17a <_printf_float+0x192>
 800b1ae:	2b00      	cmp	r3, #0
 800b1b0:	bfd4      	ite	le
 800b1b2:	f1c3 0302 	rsble	r3, r3, #2
 800b1b6:	2301      	movgt	r3, #1
 800b1b8:	4413      	add	r3, r2
 800b1ba:	e7de      	b.n	800b17a <_printf_float+0x192>
 800b1bc:	6823      	ldr	r3, [r4, #0]
 800b1be:	055a      	lsls	r2, r3, #21
 800b1c0:	d407      	bmi.n	800b1d2 <_printf_float+0x1ea>
 800b1c2:	6923      	ldr	r3, [r4, #16]
 800b1c4:	4642      	mov	r2, r8
 800b1c6:	4631      	mov	r1, r6
 800b1c8:	4628      	mov	r0, r5
 800b1ca:	47b8      	blx	r7
 800b1cc:	3001      	adds	r0, #1
 800b1ce:	d12b      	bne.n	800b228 <_printf_float+0x240>
 800b1d0:	e767      	b.n	800b0a2 <_printf_float+0xba>
 800b1d2:	f1ba 0f65 	cmp.w	sl, #101	; 0x65
 800b1d6:	f240 80dc 	bls.w	800b392 <_printf_float+0x3aa>
 800b1da:	2200      	movs	r2, #0
 800b1dc:	2300      	movs	r3, #0
 800b1de:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b1e2:	f7f5 fc71 	bl	8000ac8 <__aeabi_dcmpeq>
 800b1e6:	2800      	cmp	r0, #0
 800b1e8:	d033      	beq.n	800b252 <_printf_float+0x26a>
 800b1ea:	2301      	movs	r3, #1
 800b1ec:	4a41      	ldr	r2, [pc, #260]	; (800b2f4 <_printf_float+0x30c>)
 800b1ee:	4631      	mov	r1, r6
 800b1f0:	4628      	mov	r0, r5
 800b1f2:	47b8      	blx	r7
 800b1f4:	3001      	adds	r0, #1
 800b1f6:	f43f af54 	beq.w	800b0a2 <_printf_float+0xba>
 800b1fa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b1fe:	429a      	cmp	r2, r3
 800b200:	db02      	blt.n	800b208 <_printf_float+0x220>
 800b202:	6823      	ldr	r3, [r4, #0]
 800b204:	07d8      	lsls	r0, r3, #31
 800b206:	d50f      	bpl.n	800b228 <_printf_float+0x240>
 800b208:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b20c:	4631      	mov	r1, r6
 800b20e:	4628      	mov	r0, r5
 800b210:	47b8      	blx	r7
 800b212:	3001      	adds	r0, #1
 800b214:	f43f af45 	beq.w	800b0a2 <_printf_float+0xba>
 800b218:	f04f 0800 	mov.w	r8, #0
 800b21c:	f104 091a 	add.w	r9, r4, #26
 800b220:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b222:	3b01      	subs	r3, #1
 800b224:	4543      	cmp	r3, r8
 800b226:	dc09      	bgt.n	800b23c <_printf_float+0x254>
 800b228:	6823      	ldr	r3, [r4, #0]
 800b22a:	079b      	lsls	r3, r3, #30
 800b22c:	f100 8103 	bmi.w	800b436 <_printf_float+0x44e>
 800b230:	68e0      	ldr	r0, [r4, #12]
 800b232:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b234:	4298      	cmp	r0, r3
 800b236:	bfb8      	it	lt
 800b238:	4618      	movlt	r0, r3
 800b23a:	e734      	b.n	800b0a6 <_printf_float+0xbe>
 800b23c:	2301      	movs	r3, #1
 800b23e:	464a      	mov	r2, r9
 800b240:	4631      	mov	r1, r6
 800b242:	4628      	mov	r0, r5
 800b244:	47b8      	blx	r7
 800b246:	3001      	adds	r0, #1
 800b248:	f43f af2b 	beq.w	800b0a2 <_printf_float+0xba>
 800b24c:	f108 0801 	add.w	r8, r8, #1
 800b250:	e7e6      	b.n	800b220 <_printf_float+0x238>
 800b252:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b254:	2b00      	cmp	r3, #0
 800b256:	dc2b      	bgt.n	800b2b0 <_printf_float+0x2c8>
 800b258:	2301      	movs	r3, #1
 800b25a:	4a26      	ldr	r2, [pc, #152]	; (800b2f4 <_printf_float+0x30c>)
 800b25c:	4631      	mov	r1, r6
 800b25e:	4628      	mov	r0, r5
 800b260:	47b8      	blx	r7
 800b262:	3001      	adds	r0, #1
 800b264:	f43f af1d 	beq.w	800b0a2 <_printf_float+0xba>
 800b268:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b26a:	b923      	cbnz	r3, 800b276 <_printf_float+0x28e>
 800b26c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b26e:	b913      	cbnz	r3, 800b276 <_printf_float+0x28e>
 800b270:	6823      	ldr	r3, [r4, #0]
 800b272:	07d9      	lsls	r1, r3, #31
 800b274:	d5d8      	bpl.n	800b228 <_printf_float+0x240>
 800b276:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b27a:	4631      	mov	r1, r6
 800b27c:	4628      	mov	r0, r5
 800b27e:	47b8      	blx	r7
 800b280:	3001      	adds	r0, #1
 800b282:	f43f af0e 	beq.w	800b0a2 <_printf_float+0xba>
 800b286:	f04f 0900 	mov.w	r9, #0
 800b28a:	f104 0a1a 	add.w	sl, r4, #26
 800b28e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b290:	425b      	negs	r3, r3
 800b292:	454b      	cmp	r3, r9
 800b294:	dc01      	bgt.n	800b29a <_printf_float+0x2b2>
 800b296:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b298:	e794      	b.n	800b1c4 <_printf_float+0x1dc>
 800b29a:	2301      	movs	r3, #1
 800b29c:	4652      	mov	r2, sl
 800b29e:	4631      	mov	r1, r6
 800b2a0:	4628      	mov	r0, r5
 800b2a2:	47b8      	blx	r7
 800b2a4:	3001      	adds	r0, #1
 800b2a6:	f43f aefc 	beq.w	800b0a2 <_printf_float+0xba>
 800b2aa:	f109 0901 	add.w	r9, r9, #1
 800b2ae:	e7ee      	b.n	800b28e <_printf_float+0x2a6>
 800b2b0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b2b2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b2b4:	429a      	cmp	r2, r3
 800b2b6:	bfa8      	it	ge
 800b2b8:	461a      	movge	r2, r3
 800b2ba:	2a00      	cmp	r2, #0
 800b2bc:	4691      	mov	r9, r2
 800b2be:	dd07      	ble.n	800b2d0 <_printf_float+0x2e8>
 800b2c0:	4613      	mov	r3, r2
 800b2c2:	4631      	mov	r1, r6
 800b2c4:	4642      	mov	r2, r8
 800b2c6:	4628      	mov	r0, r5
 800b2c8:	47b8      	blx	r7
 800b2ca:	3001      	adds	r0, #1
 800b2cc:	f43f aee9 	beq.w	800b0a2 <_printf_float+0xba>
 800b2d0:	f104 031a 	add.w	r3, r4, #26
 800b2d4:	f04f 0b00 	mov.w	fp, #0
 800b2d8:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b2dc:	9306      	str	r3, [sp, #24]
 800b2de:	e015      	b.n	800b30c <_printf_float+0x324>
 800b2e0:	7fefffff 	.word	0x7fefffff
 800b2e4:	0800f3c0 	.word	0x0800f3c0
 800b2e8:	0800f3bc 	.word	0x0800f3bc
 800b2ec:	0800f3c8 	.word	0x0800f3c8
 800b2f0:	0800f3c4 	.word	0x0800f3c4
 800b2f4:	0800f3cc 	.word	0x0800f3cc
 800b2f8:	2301      	movs	r3, #1
 800b2fa:	9a06      	ldr	r2, [sp, #24]
 800b2fc:	4631      	mov	r1, r6
 800b2fe:	4628      	mov	r0, r5
 800b300:	47b8      	blx	r7
 800b302:	3001      	adds	r0, #1
 800b304:	f43f aecd 	beq.w	800b0a2 <_printf_float+0xba>
 800b308:	f10b 0b01 	add.w	fp, fp, #1
 800b30c:	f8d4 a058 	ldr.w	sl, [r4, #88]	; 0x58
 800b310:	ebaa 0309 	sub.w	r3, sl, r9
 800b314:	455b      	cmp	r3, fp
 800b316:	dcef      	bgt.n	800b2f8 <_printf_float+0x310>
 800b318:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b31c:	429a      	cmp	r2, r3
 800b31e:	44d0      	add	r8, sl
 800b320:	db15      	blt.n	800b34e <_printf_float+0x366>
 800b322:	6823      	ldr	r3, [r4, #0]
 800b324:	07da      	lsls	r2, r3, #31
 800b326:	d412      	bmi.n	800b34e <_printf_float+0x366>
 800b328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b32a:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b32c:	eba3 020a 	sub.w	r2, r3, sl
 800b330:	eba3 0a01 	sub.w	sl, r3, r1
 800b334:	4592      	cmp	sl, r2
 800b336:	bfa8      	it	ge
 800b338:	4692      	movge	sl, r2
 800b33a:	f1ba 0f00 	cmp.w	sl, #0
 800b33e:	dc0e      	bgt.n	800b35e <_printf_float+0x376>
 800b340:	f04f 0800 	mov.w	r8, #0
 800b344:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800b348:	f104 091a 	add.w	r9, r4, #26
 800b34c:	e019      	b.n	800b382 <_printf_float+0x39a>
 800b34e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b352:	4631      	mov	r1, r6
 800b354:	4628      	mov	r0, r5
 800b356:	47b8      	blx	r7
 800b358:	3001      	adds	r0, #1
 800b35a:	d1e5      	bne.n	800b328 <_printf_float+0x340>
 800b35c:	e6a1      	b.n	800b0a2 <_printf_float+0xba>
 800b35e:	4653      	mov	r3, sl
 800b360:	4642      	mov	r2, r8
 800b362:	4631      	mov	r1, r6
 800b364:	4628      	mov	r0, r5
 800b366:	47b8      	blx	r7
 800b368:	3001      	adds	r0, #1
 800b36a:	d1e9      	bne.n	800b340 <_printf_float+0x358>
 800b36c:	e699      	b.n	800b0a2 <_printf_float+0xba>
 800b36e:	2301      	movs	r3, #1
 800b370:	464a      	mov	r2, r9
 800b372:	4631      	mov	r1, r6
 800b374:	4628      	mov	r0, r5
 800b376:	47b8      	blx	r7
 800b378:	3001      	adds	r0, #1
 800b37a:	f43f ae92 	beq.w	800b0a2 <_printf_float+0xba>
 800b37e:	f108 0801 	add.w	r8, r8, #1
 800b382:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b386:	1a9b      	subs	r3, r3, r2
 800b388:	eba3 030a 	sub.w	r3, r3, sl
 800b38c:	4543      	cmp	r3, r8
 800b38e:	dcee      	bgt.n	800b36e <_printf_float+0x386>
 800b390:	e74a      	b.n	800b228 <_printf_float+0x240>
 800b392:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b394:	2a01      	cmp	r2, #1
 800b396:	dc01      	bgt.n	800b39c <_printf_float+0x3b4>
 800b398:	07db      	lsls	r3, r3, #31
 800b39a:	d53a      	bpl.n	800b412 <_printf_float+0x42a>
 800b39c:	2301      	movs	r3, #1
 800b39e:	4642      	mov	r2, r8
 800b3a0:	4631      	mov	r1, r6
 800b3a2:	4628      	mov	r0, r5
 800b3a4:	47b8      	blx	r7
 800b3a6:	3001      	adds	r0, #1
 800b3a8:	f43f ae7b 	beq.w	800b0a2 <_printf_float+0xba>
 800b3ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b3b0:	4631      	mov	r1, r6
 800b3b2:	4628      	mov	r0, r5
 800b3b4:	47b8      	blx	r7
 800b3b6:	3001      	adds	r0, #1
 800b3b8:	f108 0801 	add.w	r8, r8, #1
 800b3bc:	f43f ae71 	beq.w	800b0a2 <_printf_float+0xba>
 800b3c0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3c2:	2200      	movs	r2, #0
 800b3c4:	f103 3aff 	add.w	sl, r3, #4294967295
 800b3c8:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b3cc:	2300      	movs	r3, #0
 800b3ce:	f7f5 fb7b 	bl	8000ac8 <__aeabi_dcmpeq>
 800b3d2:	b9c8      	cbnz	r0, 800b408 <_printf_float+0x420>
 800b3d4:	4653      	mov	r3, sl
 800b3d6:	4642      	mov	r2, r8
 800b3d8:	4631      	mov	r1, r6
 800b3da:	4628      	mov	r0, r5
 800b3dc:	47b8      	blx	r7
 800b3de:	3001      	adds	r0, #1
 800b3e0:	d10e      	bne.n	800b400 <_printf_float+0x418>
 800b3e2:	e65e      	b.n	800b0a2 <_printf_float+0xba>
 800b3e4:	2301      	movs	r3, #1
 800b3e6:	4652      	mov	r2, sl
 800b3e8:	4631      	mov	r1, r6
 800b3ea:	4628      	mov	r0, r5
 800b3ec:	47b8      	blx	r7
 800b3ee:	3001      	adds	r0, #1
 800b3f0:	f43f ae57 	beq.w	800b0a2 <_printf_float+0xba>
 800b3f4:	f108 0801 	add.w	r8, r8, #1
 800b3f8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b3fa:	3b01      	subs	r3, #1
 800b3fc:	4543      	cmp	r3, r8
 800b3fe:	dcf1      	bgt.n	800b3e4 <_printf_float+0x3fc>
 800b400:	464b      	mov	r3, r9
 800b402:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b406:	e6de      	b.n	800b1c6 <_printf_float+0x1de>
 800b408:	f04f 0800 	mov.w	r8, #0
 800b40c:	f104 0a1a 	add.w	sl, r4, #26
 800b410:	e7f2      	b.n	800b3f8 <_printf_float+0x410>
 800b412:	2301      	movs	r3, #1
 800b414:	e7df      	b.n	800b3d6 <_printf_float+0x3ee>
 800b416:	2301      	movs	r3, #1
 800b418:	464a      	mov	r2, r9
 800b41a:	4631      	mov	r1, r6
 800b41c:	4628      	mov	r0, r5
 800b41e:	47b8      	blx	r7
 800b420:	3001      	adds	r0, #1
 800b422:	f43f ae3e 	beq.w	800b0a2 <_printf_float+0xba>
 800b426:	f108 0801 	add.w	r8, r8, #1
 800b42a:	68e3      	ldr	r3, [r4, #12]
 800b42c:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 800b42e:	1a9b      	subs	r3, r3, r2
 800b430:	4543      	cmp	r3, r8
 800b432:	dcf0      	bgt.n	800b416 <_printf_float+0x42e>
 800b434:	e6fc      	b.n	800b230 <_printf_float+0x248>
 800b436:	f04f 0800 	mov.w	r8, #0
 800b43a:	f104 0919 	add.w	r9, r4, #25
 800b43e:	e7f4      	b.n	800b42a <_printf_float+0x442>
 800b440:	2900      	cmp	r1, #0
 800b442:	f43f ae8b 	beq.w	800b15c <_printf_float+0x174>
 800b446:	2300      	movs	r3, #0
 800b448:	e9cd 0302 	strd	r0, r3, [sp, #8]
 800b44c:	ab09      	add	r3, sp, #36	; 0x24
 800b44e:	9300      	str	r3, [sp, #0]
 800b450:	ec49 8b10 	vmov	d0, r8, r9
 800b454:	6022      	str	r2, [r4, #0]
 800b456:	f8cd a004 	str.w	sl, [sp, #4]
 800b45a:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b45e:	4628      	mov	r0, r5
 800b460:	f7ff fd2d 	bl	800aebe <__cvt>
 800b464:	4680      	mov	r8, r0
 800b466:	e648      	b.n	800b0fa <_printf_float+0x112>

0800b468 <_printf_common>:
 800b468:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b46c:	4691      	mov	r9, r2
 800b46e:	461f      	mov	r7, r3
 800b470:	688a      	ldr	r2, [r1, #8]
 800b472:	690b      	ldr	r3, [r1, #16]
 800b474:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b478:	4293      	cmp	r3, r2
 800b47a:	bfb8      	it	lt
 800b47c:	4613      	movlt	r3, r2
 800b47e:	f8c9 3000 	str.w	r3, [r9]
 800b482:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b486:	4606      	mov	r6, r0
 800b488:	460c      	mov	r4, r1
 800b48a:	b112      	cbz	r2, 800b492 <_printf_common+0x2a>
 800b48c:	3301      	adds	r3, #1
 800b48e:	f8c9 3000 	str.w	r3, [r9]
 800b492:	6823      	ldr	r3, [r4, #0]
 800b494:	0699      	lsls	r1, r3, #26
 800b496:	bf42      	ittt	mi
 800b498:	f8d9 3000 	ldrmi.w	r3, [r9]
 800b49c:	3302      	addmi	r3, #2
 800b49e:	f8c9 3000 	strmi.w	r3, [r9]
 800b4a2:	6825      	ldr	r5, [r4, #0]
 800b4a4:	f015 0506 	ands.w	r5, r5, #6
 800b4a8:	d107      	bne.n	800b4ba <_printf_common+0x52>
 800b4aa:	f104 0a19 	add.w	sl, r4, #25
 800b4ae:	68e3      	ldr	r3, [r4, #12]
 800b4b0:	f8d9 2000 	ldr.w	r2, [r9]
 800b4b4:	1a9b      	subs	r3, r3, r2
 800b4b6:	42ab      	cmp	r3, r5
 800b4b8:	dc28      	bgt.n	800b50c <_printf_common+0xa4>
 800b4ba:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 800b4be:	6822      	ldr	r2, [r4, #0]
 800b4c0:	3300      	adds	r3, #0
 800b4c2:	bf18      	it	ne
 800b4c4:	2301      	movne	r3, #1
 800b4c6:	0692      	lsls	r2, r2, #26
 800b4c8:	d42d      	bmi.n	800b526 <_printf_common+0xbe>
 800b4ca:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b4ce:	4639      	mov	r1, r7
 800b4d0:	4630      	mov	r0, r6
 800b4d2:	47c0      	blx	r8
 800b4d4:	3001      	adds	r0, #1
 800b4d6:	d020      	beq.n	800b51a <_printf_common+0xb2>
 800b4d8:	6823      	ldr	r3, [r4, #0]
 800b4da:	68e5      	ldr	r5, [r4, #12]
 800b4dc:	f8d9 2000 	ldr.w	r2, [r9]
 800b4e0:	f003 0306 	and.w	r3, r3, #6
 800b4e4:	2b04      	cmp	r3, #4
 800b4e6:	bf08      	it	eq
 800b4e8:	1aad      	subeq	r5, r5, r2
 800b4ea:	68a3      	ldr	r3, [r4, #8]
 800b4ec:	6922      	ldr	r2, [r4, #16]
 800b4ee:	bf0c      	ite	eq
 800b4f0:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b4f4:	2500      	movne	r5, #0
 800b4f6:	4293      	cmp	r3, r2
 800b4f8:	bfc4      	itt	gt
 800b4fa:	1a9b      	subgt	r3, r3, r2
 800b4fc:	18ed      	addgt	r5, r5, r3
 800b4fe:	f04f 0900 	mov.w	r9, #0
 800b502:	341a      	adds	r4, #26
 800b504:	454d      	cmp	r5, r9
 800b506:	d11a      	bne.n	800b53e <_printf_common+0xd6>
 800b508:	2000      	movs	r0, #0
 800b50a:	e008      	b.n	800b51e <_printf_common+0xb6>
 800b50c:	2301      	movs	r3, #1
 800b50e:	4652      	mov	r2, sl
 800b510:	4639      	mov	r1, r7
 800b512:	4630      	mov	r0, r6
 800b514:	47c0      	blx	r8
 800b516:	3001      	adds	r0, #1
 800b518:	d103      	bne.n	800b522 <_printf_common+0xba>
 800b51a:	f04f 30ff 	mov.w	r0, #4294967295
 800b51e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b522:	3501      	adds	r5, #1
 800b524:	e7c3      	b.n	800b4ae <_printf_common+0x46>
 800b526:	18e1      	adds	r1, r4, r3
 800b528:	1c5a      	adds	r2, r3, #1
 800b52a:	2030      	movs	r0, #48	; 0x30
 800b52c:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b530:	4422      	add	r2, r4
 800b532:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b536:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b53a:	3302      	adds	r3, #2
 800b53c:	e7c5      	b.n	800b4ca <_printf_common+0x62>
 800b53e:	2301      	movs	r3, #1
 800b540:	4622      	mov	r2, r4
 800b542:	4639      	mov	r1, r7
 800b544:	4630      	mov	r0, r6
 800b546:	47c0      	blx	r8
 800b548:	3001      	adds	r0, #1
 800b54a:	d0e6      	beq.n	800b51a <_printf_common+0xb2>
 800b54c:	f109 0901 	add.w	r9, r9, #1
 800b550:	e7d8      	b.n	800b504 <_printf_common+0x9c>
	...

0800b554 <_printf_i>:
 800b554:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800b558:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 800b55c:	460c      	mov	r4, r1
 800b55e:	7e09      	ldrb	r1, [r1, #24]
 800b560:	b085      	sub	sp, #20
 800b562:	296e      	cmp	r1, #110	; 0x6e
 800b564:	4617      	mov	r7, r2
 800b566:	4606      	mov	r6, r0
 800b568:	4698      	mov	r8, r3
 800b56a:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800b56c:	f000 80b3 	beq.w	800b6d6 <_printf_i+0x182>
 800b570:	d822      	bhi.n	800b5b8 <_printf_i+0x64>
 800b572:	2963      	cmp	r1, #99	; 0x63
 800b574:	d036      	beq.n	800b5e4 <_printf_i+0x90>
 800b576:	d80a      	bhi.n	800b58e <_printf_i+0x3a>
 800b578:	2900      	cmp	r1, #0
 800b57a:	f000 80b9 	beq.w	800b6f0 <_printf_i+0x19c>
 800b57e:	2958      	cmp	r1, #88	; 0x58
 800b580:	f000 8083 	beq.w	800b68a <_printf_i+0x136>
 800b584:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b588:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 800b58c:	e032      	b.n	800b5f4 <_printf_i+0xa0>
 800b58e:	2964      	cmp	r1, #100	; 0x64
 800b590:	d001      	beq.n	800b596 <_printf_i+0x42>
 800b592:	2969      	cmp	r1, #105	; 0x69
 800b594:	d1f6      	bne.n	800b584 <_printf_i+0x30>
 800b596:	6820      	ldr	r0, [r4, #0]
 800b598:	6813      	ldr	r3, [r2, #0]
 800b59a:	0605      	lsls	r5, r0, #24
 800b59c:	f103 0104 	add.w	r1, r3, #4
 800b5a0:	d52a      	bpl.n	800b5f8 <_printf_i+0xa4>
 800b5a2:	681b      	ldr	r3, [r3, #0]
 800b5a4:	6011      	str	r1, [r2, #0]
 800b5a6:	2b00      	cmp	r3, #0
 800b5a8:	da03      	bge.n	800b5b2 <_printf_i+0x5e>
 800b5aa:	222d      	movs	r2, #45	; 0x2d
 800b5ac:	425b      	negs	r3, r3
 800b5ae:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 800b5b2:	486f      	ldr	r0, [pc, #444]	; (800b770 <_printf_i+0x21c>)
 800b5b4:	220a      	movs	r2, #10
 800b5b6:	e039      	b.n	800b62c <_printf_i+0xd8>
 800b5b8:	2973      	cmp	r1, #115	; 0x73
 800b5ba:	f000 809d 	beq.w	800b6f8 <_printf_i+0x1a4>
 800b5be:	d808      	bhi.n	800b5d2 <_printf_i+0x7e>
 800b5c0:	296f      	cmp	r1, #111	; 0x6f
 800b5c2:	d020      	beq.n	800b606 <_printf_i+0xb2>
 800b5c4:	2970      	cmp	r1, #112	; 0x70
 800b5c6:	d1dd      	bne.n	800b584 <_printf_i+0x30>
 800b5c8:	6823      	ldr	r3, [r4, #0]
 800b5ca:	f043 0320 	orr.w	r3, r3, #32
 800b5ce:	6023      	str	r3, [r4, #0]
 800b5d0:	e003      	b.n	800b5da <_printf_i+0x86>
 800b5d2:	2975      	cmp	r1, #117	; 0x75
 800b5d4:	d017      	beq.n	800b606 <_printf_i+0xb2>
 800b5d6:	2978      	cmp	r1, #120	; 0x78
 800b5d8:	d1d4      	bne.n	800b584 <_printf_i+0x30>
 800b5da:	2378      	movs	r3, #120	; 0x78
 800b5dc:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800b5e0:	4864      	ldr	r0, [pc, #400]	; (800b774 <_printf_i+0x220>)
 800b5e2:	e055      	b.n	800b690 <_printf_i+0x13c>
 800b5e4:	6813      	ldr	r3, [r2, #0]
 800b5e6:	1d19      	adds	r1, r3, #4
 800b5e8:	681b      	ldr	r3, [r3, #0]
 800b5ea:	6011      	str	r1, [r2, #0]
 800b5ec:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b5f0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b5f4:	2301      	movs	r3, #1
 800b5f6:	e08c      	b.n	800b712 <_printf_i+0x1be>
 800b5f8:	681b      	ldr	r3, [r3, #0]
 800b5fa:	6011      	str	r1, [r2, #0]
 800b5fc:	f010 0f40 	tst.w	r0, #64	; 0x40
 800b600:	bf18      	it	ne
 800b602:	b21b      	sxthne	r3, r3
 800b604:	e7cf      	b.n	800b5a6 <_printf_i+0x52>
 800b606:	6813      	ldr	r3, [r2, #0]
 800b608:	6825      	ldr	r5, [r4, #0]
 800b60a:	1d18      	adds	r0, r3, #4
 800b60c:	6010      	str	r0, [r2, #0]
 800b60e:	0628      	lsls	r0, r5, #24
 800b610:	d501      	bpl.n	800b616 <_printf_i+0xc2>
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	e002      	b.n	800b61c <_printf_i+0xc8>
 800b616:	0668      	lsls	r0, r5, #25
 800b618:	d5fb      	bpl.n	800b612 <_printf_i+0xbe>
 800b61a:	881b      	ldrh	r3, [r3, #0]
 800b61c:	4854      	ldr	r0, [pc, #336]	; (800b770 <_printf_i+0x21c>)
 800b61e:	296f      	cmp	r1, #111	; 0x6f
 800b620:	bf14      	ite	ne
 800b622:	220a      	movne	r2, #10
 800b624:	2208      	moveq	r2, #8
 800b626:	2100      	movs	r1, #0
 800b628:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800b62c:	6865      	ldr	r5, [r4, #4]
 800b62e:	60a5      	str	r5, [r4, #8]
 800b630:	2d00      	cmp	r5, #0
 800b632:	f2c0 8095 	blt.w	800b760 <_printf_i+0x20c>
 800b636:	6821      	ldr	r1, [r4, #0]
 800b638:	f021 0104 	bic.w	r1, r1, #4
 800b63c:	6021      	str	r1, [r4, #0]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d13d      	bne.n	800b6be <_printf_i+0x16a>
 800b642:	2d00      	cmp	r5, #0
 800b644:	f040 808e 	bne.w	800b764 <_printf_i+0x210>
 800b648:	4665      	mov	r5, ip
 800b64a:	2a08      	cmp	r2, #8
 800b64c:	d10b      	bne.n	800b666 <_printf_i+0x112>
 800b64e:	6823      	ldr	r3, [r4, #0]
 800b650:	07db      	lsls	r3, r3, #31
 800b652:	d508      	bpl.n	800b666 <_printf_i+0x112>
 800b654:	6923      	ldr	r3, [r4, #16]
 800b656:	6862      	ldr	r2, [r4, #4]
 800b658:	429a      	cmp	r2, r3
 800b65a:	bfde      	ittt	le
 800b65c:	2330      	movle	r3, #48	; 0x30
 800b65e:	f805 3c01 	strble.w	r3, [r5, #-1]
 800b662:	f105 35ff 	addle.w	r5, r5, #4294967295
 800b666:	ebac 0305 	sub.w	r3, ip, r5
 800b66a:	6123      	str	r3, [r4, #16]
 800b66c:	f8cd 8000 	str.w	r8, [sp]
 800b670:	463b      	mov	r3, r7
 800b672:	aa03      	add	r2, sp, #12
 800b674:	4621      	mov	r1, r4
 800b676:	4630      	mov	r0, r6
 800b678:	f7ff fef6 	bl	800b468 <_printf_common>
 800b67c:	3001      	adds	r0, #1
 800b67e:	d14d      	bne.n	800b71c <_printf_i+0x1c8>
 800b680:	f04f 30ff 	mov.w	r0, #4294967295
 800b684:	b005      	add	sp, #20
 800b686:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800b68a:	4839      	ldr	r0, [pc, #228]	; (800b770 <_printf_i+0x21c>)
 800b68c:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 800b690:	6813      	ldr	r3, [r2, #0]
 800b692:	6821      	ldr	r1, [r4, #0]
 800b694:	1d1d      	adds	r5, r3, #4
 800b696:	681b      	ldr	r3, [r3, #0]
 800b698:	6015      	str	r5, [r2, #0]
 800b69a:	060a      	lsls	r2, r1, #24
 800b69c:	d50b      	bpl.n	800b6b6 <_printf_i+0x162>
 800b69e:	07ca      	lsls	r2, r1, #31
 800b6a0:	bf44      	itt	mi
 800b6a2:	f041 0120 	orrmi.w	r1, r1, #32
 800b6a6:	6021      	strmi	r1, [r4, #0]
 800b6a8:	b91b      	cbnz	r3, 800b6b2 <_printf_i+0x15e>
 800b6aa:	6822      	ldr	r2, [r4, #0]
 800b6ac:	f022 0220 	bic.w	r2, r2, #32
 800b6b0:	6022      	str	r2, [r4, #0]
 800b6b2:	2210      	movs	r2, #16
 800b6b4:	e7b7      	b.n	800b626 <_printf_i+0xd2>
 800b6b6:	064d      	lsls	r5, r1, #25
 800b6b8:	bf48      	it	mi
 800b6ba:	b29b      	uxthmi	r3, r3
 800b6bc:	e7ef      	b.n	800b69e <_printf_i+0x14a>
 800b6be:	4665      	mov	r5, ip
 800b6c0:	fbb3 f1f2 	udiv	r1, r3, r2
 800b6c4:	fb02 3311 	mls	r3, r2, r1, r3
 800b6c8:	5cc3      	ldrb	r3, [r0, r3]
 800b6ca:	f805 3d01 	strb.w	r3, [r5, #-1]!
 800b6ce:	460b      	mov	r3, r1
 800b6d0:	2900      	cmp	r1, #0
 800b6d2:	d1f5      	bne.n	800b6c0 <_printf_i+0x16c>
 800b6d4:	e7b9      	b.n	800b64a <_printf_i+0xf6>
 800b6d6:	6813      	ldr	r3, [r2, #0]
 800b6d8:	6825      	ldr	r5, [r4, #0]
 800b6da:	6961      	ldr	r1, [r4, #20]
 800b6dc:	1d18      	adds	r0, r3, #4
 800b6de:	6010      	str	r0, [r2, #0]
 800b6e0:	0628      	lsls	r0, r5, #24
 800b6e2:	681b      	ldr	r3, [r3, #0]
 800b6e4:	d501      	bpl.n	800b6ea <_printf_i+0x196>
 800b6e6:	6019      	str	r1, [r3, #0]
 800b6e8:	e002      	b.n	800b6f0 <_printf_i+0x19c>
 800b6ea:	066a      	lsls	r2, r5, #25
 800b6ec:	d5fb      	bpl.n	800b6e6 <_printf_i+0x192>
 800b6ee:	8019      	strh	r1, [r3, #0]
 800b6f0:	2300      	movs	r3, #0
 800b6f2:	6123      	str	r3, [r4, #16]
 800b6f4:	4665      	mov	r5, ip
 800b6f6:	e7b9      	b.n	800b66c <_printf_i+0x118>
 800b6f8:	6813      	ldr	r3, [r2, #0]
 800b6fa:	1d19      	adds	r1, r3, #4
 800b6fc:	6011      	str	r1, [r2, #0]
 800b6fe:	681d      	ldr	r5, [r3, #0]
 800b700:	6862      	ldr	r2, [r4, #4]
 800b702:	2100      	movs	r1, #0
 800b704:	4628      	mov	r0, r5
 800b706:	f7f4 fd6b 	bl	80001e0 <memchr>
 800b70a:	b108      	cbz	r0, 800b710 <_printf_i+0x1bc>
 800b70c:	1b40      	subs	r0, r0, r5
 800b70e:	6060      	str	r0, [r4, #4]
 800b710:	6863      	ldr	r3, [r4, #4]
 800b712:	6123      	str	r3, [r4, #16]
 800b714:	2300      	movs	r3, #0
 800b716:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b71a:	e7a7      	b.n	800b66c <_printf_i+0x118>
 800b71c:	6923      	ldr	r3, [r4, #16]
 800b71e:	462a      	mov	r2, r5
 800b720:	4639      	mov	r1, r7
 800b722:	4630      	mov	r0, r6
 800b724:	47c0      	blx	r8
 800b726:	3001      	adds	r0, #1
 800b728:	d0aa      	beq.n	800b680 <_printf_i+0x12c>
 800b72a:	6823      	ldr	r3, [r4, #0]
 800b72c:	079b      	lsls	r3, r3, #30
 800b72e:	d413      	bmi.n	800b758 <_printf_i+0x204>
 800b730:	68e0      	ldr	r0, [r4, #12]
 800b732:	9b03      	ldr	r3, [sp, #12]
 800b734:	4298      	cmp	r0, r3
 800b736:	bfb8      	it	lt
 800b738:	4618      	movlt	r0, r3
 800b73a:	e7a3      	b.n	800b684 <_printf_i+0x130>
 800b73c:	2301      	movs	r3, #1
 800b73e:	464a      	mov	r2, r9
 800b740:	4639      	mov	r1, r7
 800b742:	4630      	mov	r0, r6
 800b744:	47c0      	blx	r8
 800b746:	3001      	adds	r0, #1
 800b748:	d09a      	beq.n	800b680 <_printf_i+0x12c>
 800b74a:	3501      	adds	r5, #1
 800b74c:	68e3      	ldr	r3, [r4, #12]
 800b74e:	9a03      	ldr	r2, [sp, #12]
 800b750:	1a9b      	subs	r3, r3, r2
 800b752:	42ab      	cmp	r3, r5
 800b754:	dcf2      	bgt.n	800b73c <_printf_i+0x1e8>
 800b756:	e7eb      	b.n	800b730 <_printf_i+0x1dc>
 800b758:	2500      	movs	r5, #0
 800b75a:	f104 0919 	add.w	r9, r4, #25
 800b75e:	e7f5      	b.n	800b74c <_printf_i+0x1f8>
 800b760:	2b00      	cmp	r3, #0
 800b762:	d1ac      	bne.n	800b6be <_printf_i+0x16a>
 800b764:	7803      	ldrb	r3, [r0, #0]
 800b766:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800b76a:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800b76e:	e76c      	b.n	800b64a <_printf_i+0xf6>
 800b770:	0800f3ce 	.word	0x0800f3ce
 800b774:	0800f3df 	.word	0x0800f3df

0800b778 <_scanf_float>:
 800b778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b77c:	469a      	mov	sl, r3
 800b77e:	688b      	ldr	r3, [r1, #8]
 800b780:	4616      	mov	r6, r2
 800b782:	1e5a      	subs	r2, r3, #1
 800b784:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 800b788:	b087      	sub	sp, #28
 800b78a:	bf83      	ittte	hi
 800b78c:	f46f 72ae 	mvnhi.w	r2, #348	; 0x15c
 800b790:	189b      	addhi	r3, r3, r2
 800b792:	9301      	strhi	r3, [sp, #4]
 800b794:	2300      	movls	r3, #0
 800b796:	bf86      	itte	hi
 800b798:	f240 135d 	movwhi	r3, #349	; 0x15d
 800b79c:	608b      	strhi	r3, [r1, #8]
 800b79e:	9301      	strls	r3, [sp, #4]
 800b7a0:	680b      	ldr	r3, [r1, #0]
 800b7a2:	4688      	mov	r8, r1
 800b7a4:	f04f 0b00 	mov.w	fp, #0
 800b7a8:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 800b7ac:	f848 3b1c 	str.w	r3, [r8], #28
 800b7b0:	e9cd bb03 	strd	fp, fp, [sp, #12]
 800b7b4:	4607      	mov	r7, r0
 800b7b6:	460c      	mov	r4, r1
 800b7b8:	4645      	mov	r5, r8
 800b7ba:	465a      	mov	r2, fp
 800b7bc:	46d9      	mov	r9, fp
 800b7be:	f8cd b008 	str.w	fp, [sp, #8]
 800b7c2:	68a1      	ldr	r1, [r4, #8]
 800b7c4:	b181      	cbz	r1, 800b7e8 <_scanf_float+0x70>
 800b7c6:	6833      	ldr	r3, [r6, #0]
 800b7c8:	781b      	ldrb	r3, [r3, #0]
 800b7ca:	2b49      	cmp	r3, #73	; 0x49
 800b7cc:	d071      	beq.n	800b8b2 <_scanf_float+0x13a>
 800b7ce:	d84d      	bhi.n	800b86c <_scanf_float+0xf4>
 800b7d0:	2b39      	cmp	r3, #57	; 0x39
 800b7d2:	d840      	bhi.n	800b856 <_scanf_float+0xde>
 800b7d4:	2b31      	cmp	r3, #49	; 0x31
 800b7d6:	f080 8088 	bcs.w	800b8ea <_scanf_float+0x172>
 800b7da:	2b2d      	cmp	r3, #45	; 0x2d
 800b7dc:	f000 8090 	beq.w	800b900 <_scanf_float+0x188>
 800b7e0:	d815      	bhi.n	800b80e <_scanf_float+0x96>
 800b7e2:	2b2b      	cmp	r3, #43	; 0x2b
 800b7e4:	f000 808c 	beq.w	800b900 <_scanf_float+0x188>
 800b7e8:	f1b9 0f00 	cmp.w	r9, #0
 800b7ec:	d003      	beq.n	800b7f6 <_scanf_float+0x7e>
 800b7ee:	6823      	ldr	r3, [r4, #0]
 800b7f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800b7f4:	6023      	str	r3, [r4, #0]
 800b7f6:	3a01      	subs	r2, #1
 800b7f8:	2a01      	cmp	r2, #1
 800b7fa:	f200 80ea 	bhi.w	800b9d2 <_scanf_float+0x25a>
 800b7fe:	4545      	cmp	r5, r8
 800b800:	f200 80dc 	bhi.w	800b9bc <_scanf_float+0x244>
 800b804:	2601      	movs	r6, #1
 800b806:	4630      	mov	r0, r6
 800b808:	b007      	add	sp, #28
 800b80a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b80e:	2b2e      	cmp	r3, #46	; 0x2e
 800b810:	f000 809f 	beq.w	800b952 <_scanf_float+0x1da>
 800b814:	2b30      	cmp	r3, #48	; 0x30
 800b816:	d1e7      	bne.n	800b7e8 <_scanf_float+0x70>
 800b818:	6820      	ldr	r0, [r4, #0]
 800b81a:	f410 7f80 	tst.w	r0, #256	; 0x100
 800b81e:	d064      	beq.n	800b8ea <_scanf_float+0x172>
 800b820:	9b01      	ldr	r3, [sp, #4]
 800b822:	f020 0080 	bic.w	r0, r0, #128	; 0x80
 800b826:	6020      	str	r0, [r4, #0]
 800b828:	f109 0901 	add.w	r9, r9, #1
 800b82c:	b11b      	cbz	r3, 800b836 <_scanf_float+0xbe>
 800b82e:	3b01      	subs	r3, #1
 800b830:	3101      	adds	r1, #1
 800b832:	9301      	str	r3, [sp, #4]
 800b834:	60a1      	str	r1, [r4, #8]
 800b836:	68a3      	ldr	r3, [r4, #8]
 800b838:	3b01      	subs	r3, #1
 800b83a:	60a3      	str	r3, [r4, #8]
 800b83c:	6923      	ldr	r3, [r4, #16]
 800b83e:	3301      	adds	r3, #1
 800b840:	6123      	str	r3, [r4, #16]
 800b842:	6873      	ldr	r3, [r6, #4]
 800b844:	3b01      	subs	r3, #1
 800b846:	2b00      	cmp	r3, #0
 800b848:	6073      	str	r3, [r6, #4]
 800b84a:	f340 80ac 	ble.w	800b9a6 <_scanf_float+0x22e>
 800b84e:	6833      	ldr	r3, [r6, #0]
 800b850:	3301      	adds	r3, #1
 800b852:	6033      	str	r3, [r6, #0]
 800b854:	e7b5      	b.n	800b7c2 <_scanf_float+0x4a>
 800b856:	2b45      	cmp	r3, #69	; 0x45
 800b858:	f000 8085 	beq.w	800b966 <_scanf_float+0x1ee>
 800b85c:	2b46      	cmp	r3, #70	; 0x46
 800b85e:	d06a      	beq.n	800b936 <_scanf_float+0x1be>
 800b860:	2b41      	cmp	r3, #65	; 0x41
 800b862:	d1c1      	bne.n	800b7e8 <_scanf_float+0x70>
 800b864:	2a01      	cmp	r2, #1
 800b866:	d1bf      	bne.n	800b7e8 <_scanf_float+0x70>
 800b868:	2202      	movs	r2, #2
 800b86a:	e046      	b.n	800b8fa <_scanf_float+0x182>
 800b86c:	2b65      	cmp	r3, #101	; 0x65
 800b86e:	d07a      	beq.n	800b966 <_scanf_float+0x1ee>
 800b870:	d818      	bhi.n	800b8a4 <_scanf_float+0x12c>
 800b872:	2b54      	cmp	r3, #84	; 0x54
 800b874:	d066      	beq.n	800b944 <_scanf_float+0x1cc>
 800b876:	d811      	bhi.n	800b89c <_scanf_float+0x124>
 800b878:	2b4e      	cmp	r3, #78	; 0x4e
 800b87a:	d1b5      	bne.n	800b7e8 <_scanf_float+0x70>
 800b87c:	2a00      	cmp	r2, #0
 800b87e:	d146      	bne.n	800b90e <_scanf_float+0x196>
 800b880:	f1b9 0f00 	cmp.w	r9, #0
 800b884:	d145      	bne.n	800b912 <_scanf_float+0x19a>
 800b886:	6821      	ldr	r1, [r4, #0]
 800b888:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b88c:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b890:	d13f      	bne.n	800b912 <_scanf_float+0x19a>
 800b892:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b896:	6021      	str	r1, [r4, #0]
 800b898:	2201      	movs	r2, #1
 800b89a:	e02e      	b.n	800b8fa <_scanf_float+0x182>
 800b89c:	2b59      	cmp	r3, #89	; 0x59
 800b89e:	d01e      	beq.n	800b8de <_scanf_float+0x166>
 800b8a0:	2b61      	cmp	r3, #97	; 0x61
 800b8a2:	e7de      	b.n	800b862 <_scanf_float+0xea>
 800b8a4:	2b6e      	cmp	r3, #110	; 0x6e
 800b8a6:	d0e9      	beq.n	800b87c <_scanf_float+0x104>
 800b8a8:	d815      	bhi.n	800b8d6 <_scanf_float+0x15e>
 800b8aa:	2b66      	cmp	r3, #102	; 0x66
 800b8ac:	d043      	beq.n	800b936 <_scanf_float+0x1be>
 800b8ae:	2b69      	cmp	r3, #105	; 0x69
 800b8b0:	d19a      	bne.n	800b7e8 <_scanf_float+0x70>
 800b8b2:	f1bb 0f00 	cmp.w	fp, #0
 800b8b6:	d138      	bne.n	800b92a <_scanf_float+0x1b2>
 800b8b8:	f1b9 0f00 	cmp.w	r9, #0
 800b8bc:	d197      	bne.n	800b7ee <_scanf_float+0x76>
 800b8be:	6821      	ldr	r1, [r4, #0]
 800b8c0:	f401 60e0 	and.w	r0, r1, #1792	; 0x700
 800b8c4:	f5b0 6fe0 	cmp.w	r0, #1792	; 0x700
 800b8c8:	d195      	bne.n	800b7f6 <_scanf_float+0x7e>
 800b8ca:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b8ce:	6021      	str	r1, [r4, #0]
 800b8d0:	f04f 0b01 	mov.w	fp, #1
 800b8d4:	e011      	b.n	800b8fa <_scanf_float+0x182>
 800b8d6:	2b74      	cmp	r3, #116	; 0x74
 800b8d8:	d034      	beq.n	800b944 <_scanf_float+0x1cc>
 800b8da:	2b79      	cmp	r3, #121	; 0x79
 800b8dc:	d184      	bne.n	800b7e8 <_scanf_float+0x70>
 800b8de:	f1bb 0f07 	cmp.w	fp, #7
 800b8e2:	d181      	bne.n	800b7e8 <_scanf_float+0x70>
 800b8e4:	f04f 0b08 	mov.w	fp, #8
 800b8e8:	e007      	b.n	800b8fa <_scanf_float+0x182>
 800b8ea:	eb12 0f0b 	cmn.w	r2, fp
 800b8ee:	f47f af7b 	bne.w	800b7e8 <_scanf_float+0x70>
 800b8f2:	6821      	ldr	r1, [r4, #0]
 800b8f4:	f421 71c0 	bic.w	r1, r1, #384	; 0x180
 800b8f8:	6021      	str	r1, [r4, #0]
 800b8fa:	702b      	strb	r3, [r5, #0]
 800b8fc:	3501      	adds	r5, #1
 800b8fe:	e79a      	b.n	800b836 <_scanf_float+0xbe>
 800b900:	6821      	ldr	r1, [r4, #0]
 800b902:	0608      	lsls	r0, r1, #24
 800b904:	f57f af70 	bpl.w	800b7e8 <_scanf_float+0x70>
 800b908:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 800b90c:	e7f4      	b.n	800b8f8 <_scanf_float+0x180>
 800b90e:	2a02      	cmp	r2, #2
 800b910:	d047      	beq.n	800b9a2 <_scanf_float+0x22a>
 800b912:	f1bb 0f01 	cmp.w	fp, #1
 800b916:	d003      	beq.n	800b920 <_scanf_float+0x1a8>
 800b918:	f1bb 0f04 	cmp.w	fp, #4
 800b91c:	f47f af64 	bne.w	800b7e8 <_scanf_float+0x70>
 800b920:	f10b 0b01 	add.w	fp, fp, #1
 800b924:	fa5f fb8b 	uxtb.w	fp, fp
 800b928:	e7e7      	b.n	800b8fa <_scanf_float+0x182>
 800b92a:	f1bb 0f03 	cmp.w	fp, #3
 800b92e:	d0f7      	beq.n	800b920 <_scanf_float+0x1a8>
 800b930:	f1bb 0f05 	cmp.w	fp, #5
 800b934:	e7f2      	b.n	800b91c <_scanf_float+0x1a4>
 800b936:	f1bb 0f02 	cmp.w	fp, #2
 800b93a:	f47f af55 	bne.w	800b7e8 <_scanf_float+0x70>
 800b93e:	f04f 0b03 	mov.w	fp, #3
 800b942:	e7da      	b.n	800b8fa <_scanf_float+0x182>
 800b944:	f1bb 0f06 	cmp.w	fp, #6
 800b948:	f47f af4e 	bne.w	800b7e8 <_scanf_float+0x70>
 800b94c:	f04f 0b07 	mov.w	fp, #7
 800b950:	e7d3      	b.n	800b8fa <_scanf_float+0x182>
 800b952:	6821      	ldr	r1, [r4, #0]
 800b954:	0588      	lsls	r0, r1, #22
 800b956:	f57f af47 	bpl.w	800b7e8 <_scanf_float+0x70>
 800b95a:	f421 7120 	bic.w	r1, r1, #640	; 0x280
 800b95e:	6021      	str	r1, [r4, #0]
 800b960:	f8cd 9008 	str.w	r9, [sp, #8]
 800b964:	e7c9      	b.n	800b8fa <_scanf_float+0x182>
 800b966:	6821      	ldr	r1, [r4, #0]
 800b968:	f401 60a0 	and.w	r0, r1, #1280	; 0x500
 800b96c:	f5b0 6f80 	cmp.w	r0, #1024	; 0x400
 800b970:	d006      	beq.n	800b980 <_scanf_float+0x208>
 800b972:	0548      	lsls	r0, r1, #21
 800b974:	f57f af38 	bpl.w	800b7e8 <_scanf_float+0x70>
 800b978:	f1b9 0f00 	cmp.w	r9, #0
 800b97c:	f43f af3b 	beq.w	800b7f6 <_scanf_float+0x7e>
 800b980:	0588      	lsls	r0, r1, #22
 800b982:	bf58      	it	pl
 800b984:	9802      	ldrpl	r0, [sp, #8]
 800b986:	f421 61f0 	bic.w	r1, r1, #1920	; 0x780
 800b98a:	bf58      	it	pl
 800b98c:	eba9 0000 	subpl.w	r0, r9, r0
 800b990:	f441 71c0 	orr.w	r1, r1, #384	; 0x180
 800b994:	bf58      	it	pl
 800b996:	e9cd 0503 	strdpl	r0, r5, [sp, #12]
 800b99a:	6021      	str	r1, [r4, #0]
 800b99c:	f04f 0900 	mov.w	r9, #0
 800b9a0:	e7ab      	b.n	800b8fa <_scanf_float+0x182>
 800b9a2:	2203      	movs	r2, #3
 800b9a4:	e7a9      	b.n	800b8fa <_scanf_float+0x182>
 800b9a6:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 800b9aa:	9205      	str	r2, [sp, #20]
 800b9ac:	4631      	mov	r1, r6
 800b9ae:	4638      	mov	r0, r7
 800b9b0:	4798      	blx	r3
 800b9b2:	9a05      	ldr	r2, [sp, #20]
 800b9b4:	2800      	cmp	r0, #0
 800b9b6:	f43f af04 	beq.w	800b7c2 <_scanf_float+0x4a>
 800b9ba:	e715      	b.n	800b7e8 <_scanf_float+0x70>
 800b9bc:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800b9c0:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800b9c4:	4632      	mov	r2, r6
 800b9c6:	4638      	mov	r0, r7
 800b9c8:	4798      	blx	r3
 800b9ca:	6923      	ldr	r3, [r4, #16]
 800b9cc:	3b01      	subs	r3, #1
 800b9ce:	6123      	str	r3, [r4, #16]
 800b9d0:	e715      	b.n	800b7fe <_scanf_float+0x86>
 800b9d2:	f10b 33ff 	add.w	r3, fp, #4294967295
 800b9d6:	2b06      	cmp	r3, #6
 800b9d8:	d80a      	bhi.n	800b9f0 <_scanf_float+0x278>
 800b9da:	f1bb 0f02 	cmp.w	fp, #2
 800b9de:	d968      	bls.n	800bab2 <_scanf_float+0x33a>
 800b9e0:	f1ab 0b03 	sub.w	fp, fp, #3
 800b9e4:	fa5f fb8b 	uxtb.w	fp, fp
 800b9e8:	eba5 0b0b 	sub.w	fp, r5, fp
 800b9ec:	455d      	cmp	r5, fp
 800b9ee:	d14b      	bne.n	800ba88 <_scanf_float+0x310>
 800b9f0:	6823      	ldr	r3, [r4, #0]
 800b9f2:	05da      	lsls	r2, r3, #23
 800b9f4:	d51f      	bpl.n	800ba36 <_scanf_float+0x2be>
 800b9f6:	055b      	lsls	r3, r3, #21
 800b9f8:	d468      	bmi.n	800bacc <_scanf_float+0x354>
 800b9fa:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800b9fe:	6923      	ldr	r3, [r4, #16]
 800ba00:	2965      	cmp	r1, #101	; 0x65
 800ba02:	f103 33ff 	add.w	r3, r3, #4294967295
 800ba06:	f105 3bff 	add.w	fp, r5, #4294967295
 800ba0a:	6123      	str	r3, [r4, #16]
 800ba0c:	d00d      	beq.n	800ba2a <_scanf_float+0x2b2>
 800ba0e:	2945      	cmp	r1, #69	; 0x45
 800ba10:	d00b      	beq.n	800ba2a <_scanf_float+0x2b2>
 800ba12:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba16:	4632      	mov	r2, r6
 800ba18:	4638      	mov	r0, r7
 800ba1a:	4798      	blx	r3
 800ba1c:	6923      	ldr	r3, [r4, #16]
 800ba1e:	f815 1c02 	ldrb.w	r1, [r5, #-2]
 800ba22:	3b01      	subs	r3, #1
 800ba24:	f1a5 0b02 	sub.w	fp, r5, #2
 800ba28:	6123      	str	r3, [r4, #16]
 800ba2a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba2e:	4632      	mov	r2, r6
 800ba30:	4638      	mov	r0, r7
 800ba32:	4798      	blx	r3
 800ba34:	465d      	mov	r5, fp
 800ba36:	6826      	ldr	r6, [r4, #0]
 800ba38:	f016 0610 	ands.w	r6, r6, #16
 800ba3c:	d17a      	bne.n	800bb34 <_scanf_float+0x3bc>
 800ba3e:	702e      	strb	r6, [r5, #0]
 800ba40:	6823      	ldr	r3, [r4, #0]
 800ba42:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800ba46:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ba4a:	d142      	bne.n	800bad2 <_scanf_float+0x35a>
 800ba4c:	9b02      	ldr	r3, [sp, #8]
 800ba4e:	eba9 0303 	sub.w	r3, r9, r3
 800ba52:	425a      	negs	r2, r3
 800ba54:	2b00      	cmp	r3, #0
 800ba56:	d149      	bne.n	800baec <_scanf_float+0x374>
 800ba58:	2200      	movs	r2, #0
 800ba5a:	4641      	mov	r1, r8
 800ba5c:	4638      	mov	r0, r7
 800ba5e:	f000 ff1f 	bl	800c8a0 <_strtod_r>
 800ba62:	6825      	ldr	r5, [r4, #0]
 800ba64:	f8da 3000 	ldr.w	r3, [sl]
 800ba68:	f015 0f02 	tst.w	r5, #2
 800ba6c:	f103 0204 	add.w	r2, r3, #4
 800ba70:	ec59 8b10 	vmov	r8, r9, d0
 800ba74:	f8ca 2000 	str.w	r2, [sl]
 800ba78:	d043      	beq.n	800bb02 <_scanf_float+0x38a>
 800ba7a:	681b      	ldr	r3, [r3, #0]
 800ba7c:	e9c3 8900 	strd	r8, r9, [r3]
 800ba80:	68e3      	ldr	r3, [r4, #12]
 800ba82:	3301      	adds	r3, #1
 800ba84:	60e3      	str	r3, [r4, #12]
 800ba86:	e6be      	b.n	800b806 <_scanf_float+0x8e>
 800ba88:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800ba8c:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800ba90:	4632      	mov	r2, r6
 800ba92:	4638      	mov	r0, r7
 800ba94:	4798      	blx	r3
 800ba96:	6923      	ldr	r3, [r4, #16]
 800ba98:	3b01      	subs	r3, #1
 800ba9a:	6123      	str	r3, [r4, #16]
 800ba9c:	e7a6      	b.n	800b9ec <_scanf_float+0x274>
 800ba9e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800baa2:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800baa6:	4632      	mov	r2, r6
 800baa8:	4638      	mov	r0, r7
 800baaa:	4798      	blx	r3
 800baac:	6923      	ldr	r3, [r4, #16]
 800baae:	3b01      	subs	r3, #1
 800bab0:	6123      	str	r3, [r4, #16]
 800bab2:	4545      	cmp	r5, r8
 800bab4:	d8f3      	bhi.n	800ba9e <_scanf_float+0x326>
 800bab6:	e6a5      	b.n	800b804 <_scanf_float+0x8c>
 800bab8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 800babc:	f815 1d01 	ldrb.w	r1, [r5, #-1]!
 800bac0:	4632      	mov	r2, r6
 800bac2:	4638      	mov	r0, r7
 800bac4:	4798      	blx	r3
 800bac6:	6923      	ldr	r3, [r4, #16]
 800bac8:	3b01      	subs	r3, #1
 800baca:	6123      	str	r3, [r4, #16]
 800bacc:	4545      	cmp	r5, r8
 800bace:	d8f3      	bhi.n	800bab8 <_scanf_float+0x340>
 800bad0:	e698      	b.n	800b804 <_scanf_float+0x8c>
 800bad2:	9b03      	ldr	r3, [sp, #12]
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d0bf      	beq.n	800ba58 <_scanf_float+0x2e0>
 800bad8:	9904      	ldr	r1, [sp, #16]
 800bada:	230a      	movs	r3, #10
 800badc:	4632      	mov	r2, r6
 800bade:	3101      	adds	r1, #1
 800bae0:	4638      	mov	r0, r7
 800bae2:	f000 ff69 	bl	800c9b8 <_strtol_r>
 800bae6:	9b03      	ldr	r3, [sp, #12]
 800bae8:	9d04      	ldr	r5, [sp, #16]
 800baea:	1ac2      	subs	r2, r0, r3
 800baec:	f204 136f 	addw	r3, r4, #367	; 0x16f
 800baf0:	429d      	cmp	r5, r3
 800baf2:	bf28      	it	cs
 800baf4:	f504 75b7 	addcs.w	r5, r4, #366	; 0x16e
 800baf8:	490f      	ldr	r1, [pc, #60]	; (800bb38 <_scanf_float+0x3c0>)
 800bafa:	4628      	mov	r0, r5
 800bafc:	f000 f8a0 	bl	800bc40 <siprintf>
 800bb00:	e7aa      	b.n	800ba58 <_scanf_float+0x2e0>
 800bb02:	f015 0504 	ands.w	r5, r5, #4
 800bb06:	d1b8      	bne.n	800ba7a <_scanf_float+0x302>
 800bb08:	681f      	ldr	r7, [r3, #0]
 800bb0a:	ee10 2a10 	vmov	r2, s0
 800bb0e:	464b      	mov	r3, r9
 800bb10:	ee10 0a10 	vmov	r0, s0
 800bb14:	4649      	mov	r1, r9
 800bb16:	f7f5 f809 	bl	8000b2c <__aeabi_dcmpun>
 800bb1a:	b128      	cbz	r0, 800bb28 <_scanf_float+0x3b0>
 800bb1c:	4628      	mov	r0, r5
 800bb1e:	f000 f889 	bl	800bc34 <nanf>
 800bb22:	ed87 0a00 	vstr	s0, [r7]
 800bb26:	e7ab      	b.n	800ba80 <_scanf_float+0x308>
 800bb28:	4640      	mov	r0, r8
 800bb2a:	4649      	mov	r1, r9
 800bb2c:	f7f5 f85c 	bl	8000be8 <__aeabi_d2f>
 800bb30:	6038      	str	r0, [r7, #0]
 800bb32:	e7a5      	b.n	800ba80 <_scanf_float+0x308>
 800bb34:	2600      	movs	r6, #0
 800bb36:	e666      	b.n	800b806 <_scanf_float+0x8e>
 800bb38:	0800f3f0 	.word	0x0800f3f0

0800bb3c <iprintf>:
 800bb3c:	b40f      	push	{r0, r1, r2, r3}
 800bb3e:	4b0a      	ldr	r3, [pc, #40]	; (800bb68 <iprintf+0x2c>)
 800bb40:	b513      	push	{r0, r1, r4, lr}
 800bb42:	681c      	ldr	r4, [r3, #0]
 800bb44:	b124      	cbz	r4, 800bb50 <iprintf+0x14>
 800bb46:	69a3      	ldr	r3, [r4, #24]
 800bb48:	b913      	cbnz	r3, 800bb50 <iprintf+0x14>
 800bb4a:	4620      	mov	r0, r4
 800bb4c:	f001 ff3c 	bl	800d9c8 <__sinit>
 800bb50:	ab05      	add	r3, sp, #20
 800bb52:	9a04      	ldr	r2, [sp, #16]
 800bb54:	68a1      	ldr	r1, [r4, #8]
 800bb56:	9301      	str	r3, [sp, #4]
 800bb58:	4620      	mov	r0, r4
 800bb5a:	f003 f9a9 	bl	800eeb0 <_vfiprintf_r>
 800bb5e:	b002      	add	sp, #8
 800bb60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bb64:	b004      	add	sp, #16
 800bb66:	4770      	bx	lr
 800bb68:	20000040 	.word	0x20000040

0800bb6c <_puts_r>:
 800bb6c:	b570      	push	{r4, r5, r6, lr}
 800bb6e:	460e      	mov	r6, r1
 800bb70:	4605      	mov	r5, r0
 800bb72:	b118      	cbz	r0, 800bb7c <_puts_r+0x10>
 800bb74:	6983      	ldr	r3, [r0, #24]
 800bb76:	b90b      	cbnz	r3, 800bb7c <_puts_r+0x10>
 800bb78:	f001 ff26 	bl	800d9c8 <__sinit>
 800bb7c:	69ab      	ldr	r3, [r5, #24]
 800bb7e:	68ac      	ldr	r4, [r5, #8]
 800bb80:	b913      	cbnz	r3, 800bb88 <_puts_r+0x1c>
 800bb82:	4628      	mov	r0, r5
 800bb84:	f001 ff20 	bl	800d9c8 <__sinit>
 800bb88:	4b23      	ldr	r3, [pc, #140]	; (800bc18 <_puts_r+0xac>)
 800bb8a:	429c      	cmp	r4, r3
 800bb8c:	d117      	bne.n	800bbbe <_puts_r+0x52>
 800bb8e:	686c      	ldr	r4, [r5, #4]
 800bb90:	89a3      	ldrh	r3, [r4, #12]
 800bb92:	071b      	lsls	r3, r3, #28
 800bb94:	d51d      	bpl.n	800bbd2 <_puts_r+0x66>
 800bb96:	6923      	ldr	r3, [r4, #16]
 800bb98:	b1db      	cbz	r3, 800bbd2 <_puts_r+0x66>
 800bb9a:	3e01      	subs	r6, #1
 800bb9c:	68a3      	ldr	r3, [r4, #8]
 800bb9e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bba2:	3b01      	subs	r3, #1
 800bba4:	60a3      	str	r3, [r4, #8]
 800bba6:	b9e9      	cbnz	r1, 800bbe4 <_puts_r+0x78>
 800bba8:	2b00      	cmp	r3, #0
 800bbaa:	da2e      	bge.n	800bc0a <_puts_r+0x9e>
 800bbac:	4622      	mov	r2, r4
 800bbae:	210a      	movs	r1, #10
 800bbb0:	4628      	mov	r0, r5
 800bbb2:	f000 ff13 	bl	800c9dc <__swbuf_r>
 800bbb6:	3001      	adds	r0, #1
 800bbb8:	d011      	beq.n	800bbde <_puts_r+0x72>
 800bbba:	200a      	movs	r0, #10
 800bbbc:	e011      	b.n	800bbe2 <_puts_r+0x76>
 800bbbe:	4b17      	ldr	r3, [pc, #92]	; (800bc1c <_puts_r+0xb0>)
 800bbc0:	429c      	cmp	r4, r3
 800bbc2:	d101      	bne.n	800bbc8 <_puts_r+0x5c>
 800bbc4:	68ac      	ldr	r4, [r5, #8]
 800bbc6:	e7e3      	b.n	800bb90 <_puts_r+0x24>
 800bbc8:	4b15      	ldr	r3, [pc, #84]	; (800bc20 <_puts_r+0xb4>)
 800bbca:	429c      	cmp	r4, r3
 800bbcc:	bf08      	it	eq
 800bbce:	68ec      	ldreq	r4, [r5, #12]
 800bbd0:	e7de      	b.n	800bb90 <_puts_r+0x24>
 800bbd2:	4621      	mov	r1, r4
 800bbd4:	4628      	mov	r0, r5
 800bbd6:	f000 ff53 	bl	800ca80 <__swsetup_r>
 800bbda:	2800      	cmp	r0, #0
 800bbdc:	d0dd      	beq.n	800bb9a <_puts_r+0x2e>
 800bbde:	f04f 30ff 	mov.w	r0, #4294967295
 800bbe2:	bd70      	pop	{r4, r5, r6, pc}
 800bbe4:	2b00      	cmp	r3, #0
 800bbe6:	da04      	bge.n	800bbf2 <_puts_r+0x86>
 800bbe8:	69a2      	ldr	r2, [r4, #24]
 800bbea:	429a      	cmp	r2, r3
 800bbec:	dc06      	bgt.n	800bbfc <_puts_r+0x90>
 800bbee:	290a      	cmp	r1, #10
 800bbf0:	d004      	beq.n	800bbfc <_puts_r+0x90>
 800bbf2:	6823      	ldr	r3, [r4, #0]
 800bbf4:	1c5a      	adds	r2, r3, #1
 800bbf6:	6022      	str	r2, [r4, #0]
 800bbf8:	7019      	strb	r1, [r3, #0]
 800bbfa:	e7cf      	b.n	800bb9c <_puts_r+0x30>
 800bbfc:	4622      	mov	r2, r4
 800bbfe:	4628      	mov	r0, r5
 800bc00:	f000 feec 	bl	800c9dc <__swbuf_r>
 800bc04:	3001      	adds	r0, #1
 800bc06:	d1c9      	bne.n	800bb9c <_puts_r+0x30>
 800bc08:	e7e9      	b.n	800bbde <_puts_r+0x72>
 800bc0a:	6823      	ldr	r3, [r4, #0]
 800bc0c:	200a      	movs	r0, #10
 800bc0e:	1c5a      	adds	r2, r3, #1
 800bc10:	6022      	str	r2, [r4, #0]
 800bc12:	7018      	strb	r0, [r3, #0]
 800bc14:	e7e5      	b.n	800bbe2 <_puts_r+0x76>
 800bc16:	bf00      	nop
 800bc18:	0800f478 	.word	0x0800f478
 800bc1c:	0800f498 	.word	0x0800f498
 800bc20:	0800f458 	.word	0x0800f458

0800bc24 <puts>:
 800bc24:	4b02      	ldr	r3, [pc, #8]	; (800bc30 <puts+0xc>)
 800bc26:	4601      	mov	r1, r0
 800bc28:	6818      	ldr	r0, [r3, #0]
 800bc2a:	f7ff bf9f 	b.w	800bb6c <_puts_r>
 800bc2e:	bf00      	nop
 800bc30:	20000040 	.word	0x20000040

0800bc34 <nanf>:
 800bc34:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800bc3c <nanf+0x8>
 800bc38:	4770      	bx	lr
 800bc3a:	bf00      	nop
 800bc3c:	7fc00000 	.word	0x7fc00000

0800bc40 <siprintf>:
 800bc40:	b40e      	push	{r1, r2, r3}
 800bc42:	b500      	push	{lr}
 800bc44:	b09c      	sub	sp, #112	; 0x70
 800bc46:	ab1d      	add	r3, sp, #116	; 0x74
 800bc48:	9002      	str	r0, [sp, #8]
 800bc4a:	9006      	str	r0, [sp, #24]
 800bc4c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 800bc50:	4809      	ldr	r0, [pc, #36]	; (800bc78 <siprintf+0x38>)
 800bc52:	9107      	str	r1, [sp, #28]
 800bc54:	9104      	str	r1, [sp, #16]
 800bc56:	4909      	ldr	r1, [pc, #36]	; (800bc7c <siprintf+0x3c>)
 800bc58:	f853 2b04 	ldr.w	r2, [r3], #4
 800bc5c:	9105      	str	r1, [sp, #20]
 800bc5e:	6800      	ldr	r0, [r0, #0]
 800bc60:	9301      	str	r3, [sp, #4]
 800bc62:	a902      	add	r1, sp, #8
 800bc64:	f003 f802 	bl	800ec6c <_svfiprintf_r>
 800bc68:	9b02      	ldr	r3, [sp, #8]
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	701a      	strb	r2, [r3, #0]
 800bc6e:	b01c      	add	sp, #112	; 0x70
 800bc70:	f85d eb04 	ldr.w	lr, [sp], #4
 800bc74:	b003      	add	sp, #12
 800bc76:	4770      	bx	lr
 800bc78:	20000040 	.word	0x20000040
 800bc7c:	ffff0208 	.word	0xffff0208

0800bc80 <sulp>:
 800bc80:	b570      	push	{r4, r5, r6, lr}
 800bc82:	4604      	mov	r4, r0
 800bc84:	460d      	mov	r5, r1
 800bc86:	ec45 4b10 	vmov	d0, r4, r5
 800bc8a:	4616      	mov	r6, r2
 800bc8c:	f002 fdaa 	bl	800e7e4 <__ulp>
 800bc90:	ec51 0b10 	vmov	r0, r1, d0
 800bc94:	b17e      	cbz	r6, 800bcb6 <sulp+0x36>
 800bc96:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800bc9a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800bc9e:	2b00      	cmp	r3, #0
 800bca0:	dd09      	ble.n	800bcb6 <sulp+0x36>
 800bca2:	051b      	lsls	r3, r3, #20
 800bca4:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800bca8:	2400      	movs	r4, #0
 800bcaa:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800bcae:	4622      	mov	r2, r4
 800bcb0:	462b      	mov	r3, r5
 800bcb2:	f7f4 fca1 	bl	80005f8 <__aeabi_dmul>
 800bcb6:	bd70      	pop	{r4, r5, r6, pc}

0800bcb8 <_strtod_l>:
 800bcb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bcbc:	461f      	mov	r7, r3
 800bcbe:	b0a1      	sub	sp, #132	; 0x84
 800bcc0:	2300      	movs	r3, #0
 800bcc2:	4681      	mov	r9, r0
 800bcc4:	4638      	mov	r0, r7
 800bcc6:	460e      	mov	r6, r1
 800bcc8:	9217      	str	r2, [sp, #92]	; 0x5c
 800bcca:	931c      	str	r3, [sp, #112]	; 0x70
 800bccc:	f002 fa2f 	bl	800e12e <__localeconv_l>
 800bcd0:	4680      	mov	r8, r0
 800bcd2:	6800      	ldr	r0, [r0, #0]
 800bcd4:	f7f4 fa7c 	bl	80001d0 <strlen>
 800bcd8:	f04f 0a00 	mov.w	sl, #0
 800bcdc:	4604      	mov	r4, r0
 800bcde:	f04f 0b00 	mov.w	fp, #0
 800bce2:	961b      	str	r6, [sp, #108]	; 0x6c
 800bce4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bce6:	781a      	ldrb	r2, [r3, #0]
 800bce8:	2a0d      	cmp	r2, #13
 800bcea:	d832      	bhi.n	800bd52 <_strtod_l+0x9a>
 800bcec:	2a09      	cmp	r2, #9
 800bcee:	d236      	bcs.n	800bd5e <_strtod_l+0xa6>
 800bcf0:	2a00      	cmp	r2, #0
 800bcf2:	d03e      	beq.n	800bd72 <_strtod_l+0xba>
 800bcf4:	2300      	movs	r3, #0
 800bcf6:	930d      	str	r3, [sp, #52]	; 0x34
 800bcf8:	9d1b      	ldr	r5, [sp, #108]	; 0x6c
 800bcfa:	782b      	ldrb	r3, [r5, #0]
 800bcfc:	2b30      	cmp	r3, #48	; 0x30
 800bcfe:	f040 80ac 	bne.w	800be5a <_strtod_l+0x1a2>
 800bd02:	786b      	ldrb	r3, [r5, #1]
 800bd04:	2b58      	cmp	r3, #88	; 0x58
 800bd06:	d001      	beq.n	800bd0c <_strtod_l+0x54>
 800bd08:	2b78      	cmp	r3, #120	; 0x78
 800bd0a:	d167      	bne.n	800bddc <_strtod_l+0x124>
 800bd0c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd0e:	9301      	str	r3, [sp, #4]
 800bd10:	ab1c      	add	r3, sp, #112	; 0x70
 800bd12:	9300      	str	r3, [sp, #0]
 800bd14:	9702      	str	r7, [sp, #8]
 800bd16:	ab1d      	add	r3, sp, #116	; 0x74
 800bd18:	4a88      	ldr	r2, [pc, #544]	; (800bf3c <_strtod_l+0x284>)
 800bd1a:	a91b      	add	r1, sp, #108	; 0x6c
 800bd1c:	4648      	mov	r0, r9
 800bd1e:	f001 ff2c 	bl	800db7a <__gethex>
 800bd22:	f010 0407 	ands.w	r4, r0, #7
 800bd26:	4606      	mov	r6, r0
 800bd28:	d005      	beq.n	800bd36 <_strtod_l+0x7e>
 800bd2a:	2c06      	cmp	r4, #6
 800bd2c:	d12b      	bne.n	800bd86 <_strtod_l+0xce>
 800bd2e:	3501      	adds	r5, #1
 800bd30:	2300      	movs	r3, #0
 800bd32:	951b      	str	r5, [sp, #108]	; 0x6c
 800bd34:	930d      	str	r3, [sp, #52]	; 0x34
 800bd36:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd38:	2b00      	cmp	r3, #0
 800bd3a:	f040 859a 	bne.w	800c872 <_strtod_l+0xbba>
 800bd3e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800bd40:	b1e3      	cbz	r3, 800bd7c <_strtod_l+0xc4>
 800bd42:	4652      	mov	r2, sl
 800bd44:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800bd48:	ec43 2b10 	vmov	d0, r2, r3
 800bd4c:	b021      	add	sp, #132	; 0x84
 800bd4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd52:	2a2b      	cmp	r2, #43	; 0x2b
 800bd54:	d015      	beq.n	800bd82 <_strtod_l+0xca>
 800bd56:	2a2d      	cmp	r2, #45	; 0x2d
 800bd58:	d004      	beq.n	800bd64 <_strtod_l+0xac>
 800bd5a:	2a20      	cmp	r2, #32
 800bd5c:	d1ca      	bne.n	800bcf4 <_strtod_l+0x3c>
 800bd5e:	3301      	adds	r3, #1
 800bd60:	931b      	str	r3, [sp, #108]	; 0x6c
 800bd62:	e7bf      	b.n	800bce4 <_strtod_l+0x2c>
 800bd64:	2201      	movs	r2, #1
 800bd66:	920d      	str	r2, [sp, #52]	; 0x34
 800bd68:	1c5a      	adds	r2, r3, #1
 800bd6a:	921b      	str	r2, [sp, #108]	; 0x6c
 800bd6c:	785b      	ldrb	r3, [r3, #1]
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d1c2      	bne.n	800bcf8 <_strtod_l+0x40>
 800bd72:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800bd74:	961b      	str	r6, [sp, #108]	; 0x6c
 800bd76:	2b00      	cmp	r3, #0
 800bd78:	f040 8579 	bne.w	800c86e <_strtod_l+0xbb6>
 800bd7c:	4652      	mov	r2, sl
 800bd7e:	465b      	mov	r3, fp
 800bd80:	e7e2      	b.n	800bd48 <_strtod_l+0x90>
 800bd82:	2200      	movs	r2, #0
 800bd84:	e7ef      	b.n	800bd66 <_strtod_l+0xae>
 800bd86:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800bd88:	b13a      	cbz	r2, 800bd9a <_strtod_l+0xe2>
 800bd8a:	2135      	movs	r1, #53	; 0x35
 800bd8c:	a81e      	add	r0, sp, #120	; 0x78
 800bd8e:	f002 fe21 	bl	800e9d4 <__copybits>
 800bd92:	991c      	ldr	r1, [sp, #112]	; 0x70
 800bd94:	4648      	mov	r0, r9
 800bd96:	f002 fa8d 	bl	800e2b4 <_Bfree>
 800bd9a:	3c01      	subs	r4, #1
 800bd9c:	2c04      	cmp	r4, #4
 800bd9e:	d806      	bhi.n	800bdae <_strtod_l+0xf6>
 800bda0:	e8df f004 	tbb	[pc, r4]
 800bda4:	1714030a 	.word	0x1714030a
 800bda8:	0a          	.byte	0x0a
 800bda9:	00          	.byte	0x00
 800bdaa:	e9dd ab1e 	ldrd	sl, fp, [sp, #120]	; 0x78
 800bdae:	0730      	lsls	r0, r6, #28
 800bdb0:	d5c1      	bpl.n	800bd36 <_strtod_l+0x7e>
 800bdb2:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800bdb6:	e7be      	b.n	800bd36 <_strtod_l+0x7e>
 800bdb8:	e9dd a31e 	ldrd	sl, r3, [sp, #120]	; 0x78
 800bdbc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800bdbe:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800bdc2:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800bdc6:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800bdca:	e7f0      	b.n	800bdae <_strtod_l+0xf6>
 800bdcc:	f8df b170 	ldr.w	fp, [pc, #368]	; 800bf40 <_strtod_l+0x288>
 800bdd0:	e7ed      	b.n	800bdae <_strtod_l+0xf6>
 800bdd2:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800bdd6:	f04f 3aff 	mov.w	sl, #4294967295
 800bdda:	e7e8      	b.n	800bdae <_strtod_l+0xf6>
 800bddc:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdde:	1c5a      	adds	r2, r3, #1
 800bde0:	921b      	str	r2, [sp, #108]	; 0x6c
 800bde2:	785b      	ldrb	r3, [r3, #1]
 800bde4:	2b30      	cmp	r3, #48	; 0x30
 800bde6:	d0f9      	beq.n	800bddc <_strtod_l+0x124>
 800bde8:	2b00      	cmp	r3, #0
 800bdea:	d0a4      	beq.n	800bd36 <_strtod_l+0x7e>
 800bdec:	2301      	movs	r3, #1
 800bdee:	2500      	movs	r5, #0
 800bdf0:	9306      	str	r3, [sp, #24]
 800bdf2:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bdf4:	9308      	str	r3, [sp, #32]
 800bdf6:	9507      	str	r5, [sp, #28]
 800bdf8:	9505      	str	r5, [sp, #20]
 800bdfa:	220a      	movs	r2, #10
 800bdfc:	981b      	ldr	r0, [sp, #108]	; 0x6c
 800bdfe:	7807      	ldrb	r7, [r0, #0]
 800be00:	f1a7 0330 	sub.w	r3, r7, #48	; 0x30
 800be04:	b2d9      	uxtb	r1, r3
 800be06:	2909      	cmp	r1, #9
 800be08:	d929      	bls.n	800be5e <_strtod_l+0x1a6>
 800be0a:	4622      	mov	r2, r4
 800be0c:	f8d8 1000 	ldr.w	r1, [r8]
 800be10:	f003 f9b7 	bl	800f182 <strncmp>
 800be14:	2800      	cmp	r0, #0
 800be16:	d031      	beq.n	800be7c <_strtod_l+0x1c4>
 800be18:	2000      	movs	r0, #0
 800be1a:	9c05      	ldr	r4, [sp, #20]
 800be1c:	9004      	str	r0, [sp, #16]
 800be1e:	463b      	mov	r3, r7
 800be20:	4602      	mov	r2, r0
 800be22:	2b65      	cmp	r3, #101	; 0x65
 800be24:	d001      	beq.n	800be2a <_strtod_l+0x172>
 800be26:	2b45      	cmp	r3, #69	; 0x45
 800be28:	d114      	bne.n	800be54 <_strtod_l+0x19c>
 800be2a:	b924      	cbnz	r4, 800be36 <_strtod_l+0x17e>
 800be2c:	b910      	cbnz	r0, 800be34 <_strtod_l+0x17c>
 800be2e:	9b06      	ldr	r3, [sp, #24]
 800be30:	2b00      	cmp	r3, #0
 800be32:	d09e      	beq.n	800bd72 <_strtod_l+0xba>
 800be34:	2400      	movs	r4, #0
 800be36:	9e1b      	ldr	r6, [sp, #108]	; 0x6c
 800be38:	1c73      	adds	r3, r6, #1
 800be3a:	931b      	str	r3, [sp, #108]	; 0x6c
 800be3c:	7873      	ldrb	r3, [r6, #1]
 800be3e:	2b2b      	cmp	r3, #43	; 0x2b
 800be40:	d078      	beq.n	800bf34 <_strtod_l+0x27c>
 800be42:	2b2d      	cmp	r3, #45	; 0x2d
 800be44:	d070      	beq.n	800bf28 <_strtod_l+0x270>
 800be46:	f04f 0c00 	mov.w	ip, #0
 800be4a:	f1a3 0730 	sub.w	r7, r3, #48	; 0x30
 800be4e:	2f09      	cmp	r7, #9
 800be50:	d97c      	bls.n	800bf4c <_strtod_l+0x294>
 800be52:	961b      	str	r6, [sp, #108]	; 0x6c
 800be54:	f04f 0e00 	mov.w	lr, #0
 800be58:	e09a      	b.n	800bf90 <_strtod_l+0x2d8>
 800be5a:	2300      	movs	r3, #0
 800be5c:	e7c7      	b.n	800bdee <_strtod_l+0x136>
 800be5e:	9905      	ldr	r1, [sp, #20]
 800be60:	2908      	cmp	r1, #8
 800be62:	bfdd      	ittte	le
 800be64:	9907      	ldrle	r1, [sp, #28]
 800be66:	fb02 3301 	mlale	r3, r2, r1, r3
 800be6a:	9307      	strle	r3, [sp, #28]
 800be6c:	fb02 3505 	mlagt	r5, r2, r5, r3
 800be70:	9b05      	ldr	r3, [sp, #20]
 800be72:	3001      	adds	r0, #1
 800be74:	3301      	adds	r3, #1
 800be76:	9305      	str	r3, [sp, #20]
 800be78:	901b      	str	r0, [sp, #108]	; 0x6c
 800be7a:	e7bf      	b.n	800bdfc <_strtod_l+0x144>
 800be7c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be7e:	191a      	adds	r2, r3, r4
 800be80:	921b      	str	r2, [sp, #108]	; 0x6c
 800be82:	9a05      	ldr	r2, [sp, #20]
 800be84:	5d1b      	ldrb	r3, [r3, r4]
 800be86:	2a00      	cmp	r2, #0
 800be88:	d037      	beq.n	800befa <_strtod_l+0x242>
 800be8a:	9c05      	ldr	r4, [sp, #20]
 800be8c:	4602      	mov	r2, r0
 800be8e:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800be92:	2909      	cmp	r1, #9
 800be94:	d913      	bls.n	800bebe <_strtod_l+0x206>
 800be96:	2101      	movs	r1, #1
 800be98:	9104      	str	r1, [sp, #16]
 800be9a:	e7c2      	b.n	800be22 <_strtod_l+0x16a>
 800be9c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800be9e:	1c5a      	adds	r2, r3, #1
 800bea0:	921b      	str	r2, [sp, #108]	; 0x6c
 800bea2:	785b      	ldrb	r3, [r3, #1]
 800bea4:	3001      	adds	r0, #1
 800bea6:	2b30      	cmp	r3, #48	; 0x30
 800bea8:	d0f8      	beq.n	800be9c <_strtod_l+0x1e4>
 800beaa:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800beae:	2a08      	cmp	r2, #8
 800beb0:	f200 84e4 	bhi.w	800c87c <_strtod_l+0xbc4>
 800beb4:	9a1b      	ldr	r2, [sp, #108]	; 0x6c
 800beb6:	9208      	str	r2, [sp, #32]
 800beb8:	4602      	mov	r2, r0
 800beba:	2000      	movs	r0, #0
 800bebc:	4604      	mov	r4, r0
 800bebe:	f1b3 0e30 	subs.w	lr, r3, #48	; 0x30
 800bec2:	f100 0101 	add.w	r1, r0, #1
 800bec6:	d012      	beq.n	800beee <_strtod_l+0x236>
 800bec8:	440a      	add	r2, r1
 800beca:	eb00 0c04 	add.w	ip, r0, r4
 800bece:	4621      	mov	r1, r4
 800bed0:	270a      	movs	r7, #10
 800bed2:	458c      	cmp	ip, r1
 800bed4:	d113      	bne.n	800befe <_strtod_l+0x246>
 800bed6:	1821      	adds	r1, r4, r0
 800bed8:	2908      	cmp	r1, #8
 800beda:	f104 0401 	add.w	r4, r4, #1
 800bede:	4404      	add	r4, r0
 800bee0:	dc19      	bgt.n	800bf16 <_strtod_l+0x25e>
 800bee2:	9b07      	ldr	r3, [sp, #28]
 800bee4:	210a      	movs	r1, #10
 800bee6:	fb01 e303 	mla	r3, r1, r3, lr
 800beea:	9307      	str	r3, [sp, #28]
 800beec:	2100      	movs	r1, #0
 800beee:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bef0:	1c58      	adds	r0, r3, #1
 800bef2:	901b      	str	r0, [sp, #108]	; 0x6c
 800bef4:	785b      	ldrb	r3, [r3, #1]
 800bef6:	4608      	mov	r0, r1
 800bef8:	e7c9      	b.n	800be8e <_strtod_l+0x1d6>
 800befa:	9805      	ldr	r0, [sp, #20]
 800befc:	e7d3      	b.n	800bea6 <_strtod_l+0x1ee>
 800befe:	2908      	cmp	r1, #8
 800bf00:	f101 0101 	add.w	r1, r1, #1
 800bf04:	dc03      	bgt.n	800bf0e <_strtod_l+0x256>
 800bf06:	9b07      	ldr	r3, [sp, #28]
 800bf08:	437b      	muls	r3, r7
 800bf0a:	9307      	str	r3, [sp, #28]
 800bf0c:	e7e1      	b.n	800bed2 <_strtod_l+0x21a>
 800bf0e:	2910      	cmp	r1, #16
 800bf10:	bfd8      	it	le
 800bf12:	437d      	mulle	r5, r7
 800bf14:	e7dd      	b.n	800bed2 <_strtod_l+0x21a>
 800bf16:	2c10      	cmp	r4, #16
 800bf18:	bfdc      	itt	le
 800bf1a:	210a      	movle	r1, #10
 800bf1c:	fb01 e505 	mlale	r5, r1, r5, lr
 800bf20:	e7e4      	b.n	800beec <_strtod_l+0x234>
 800bf22:	2301      	movs	r3, #1
 800bf24:	9304      	str	r3, [sp, #16]
 800bf26:	e781      	b.n	800be2c <_strtod_l+0x174>
 800bf28:	f04f 0c01 	mov.w	ip, #1
 800bf2c:	1cb3      	adds	r3, r6, #2
 800bf2e:	931b      	str	r3, [sp, #108]	; 0x6c
 800bf30:	78b3      	ldrb	r3, [r6, #2]
 800bf32:	e78a      	b.n	800be4a <_strtod_l+0x192>
 800bf34:	f04f 0c00 	mov.w	ip, #0
 800bf38:	e7f8      	b.n	800bf2c <_strtod_l+0x274>
 800bf3a:	bf00      	nop
 800bf3c:	0800f3f8 	.word	0x0800f3f8
 800bf40:	7ff00000 	.word	0x7ff00000
 800bf44:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf46:	1c5f      	adds	r7, r3, #1
 800bf48:	971b      	str	r7, [sp, #108]	; 0x6c
 800bf4a:	785b      	ldrb	r3, [r3, #1]
 800bf4c:	2b30      	cmp	r3, #48	; 0x30
 800bf4e:	d0f9      	beq.n	800bf44 <_strtod_l+0x28c>
 800bf50:	f1a3 0731 	sub.w	r7, r3, #49	; 0x31
 800bf54:	2f08      	cmp	r7, #8
 800bf56:	f63f af7d 	bhi.w	800be54 <_strtod_l+0x19c>
 800bf5a:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800bf5e:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf60:	930a      	str	r3, [sp, #40]	; 0x28
 800bf62:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bf64:	1c5f      	adds	r7, r3, #1
 800bf66:	971b      	str	r7, [sp, #108]	; 0x6c
 800bf68:	785b      	ldrb	r3, [r3, #1]
 800bf6a:	f1a3 0830 	sub.w	r8, r3, #48	; 0x30
 800bf6e:	f1b8 0f09 	cmp.w	r8, #9
 800bf72:	d937      	bls.n	800bfe4 <_strtod_l+0x32c>
 800bf74:	990a      	ldr	r1, [sp, #40]	; 0x28
 800bf76:	1a7f      	subs	r7, r7, r1
 800bf78:	2f08      	cmp	r7, #8
 800bf7a:	f644 671f 	movw	r7, #19999	; 0x4e1f
 800bf7e:	dc37      	bgt.n	800bff0 <_strtod_l+0x338>
 800bf80:	45be      	cmp	lr, r7
 800bf82:	bfa8      	it	ge
 800bf84:	46be      	movge	lr, r7
 800bf86:	f1bc 0f00 	cmp.w	ip, #0
 800bf8a:	d001      	beq.n	800bf90 <_strtod_l+0x2d8>
 800bf8c:	f1ce 0e00 	rsb	lr, lr, #0
 800bf90:	2c00      	cmp	r4, #0
 800bf92:	d151      	bne.n	800c038 <_strtod_l+0x380>
 800bf94:	2800      	cmp	r0, #0
 800bf96:	f47f aece 	bne.w	800bd36 <_strtod_l+0x7e>
 800bf9a:	9a06      	ldr	r2, [sp, #24]
 800bf9c:	2a00      	cmp	r2, #0
 800bf9e:	f47f aeca 	bne.w	800bd36 <_strtod_l+0x7e>
 800bfa2:	9a04      	ldr	r2, [sp, #16]
 800bfa4:	2a00      	cmp	r2, #0
 800bfa6:	f47f aee4 	bne.w	800bd72 <_strtod_l+0xba>
 800bfaa:	2b4e      	cmp	r3, #78	; 0x4e
 800bfac:	d027      	beq.n	800bffe <_strtod_l+0x346>
 800bfae:	dc21      	bgt.n	800bff4 <_strtod_l+0x33c>
 800bfb0:	2b49      	cmp	r3, #73	; 0x49
 800bfb2:	f47f aede 	bne.w	800bd72 <_strtod_l+0xba>
 800bfb6:	49a0      	ldr	r1, [pc, #640]	; (800c238 <_strtod_l+0x580>)
 800bfb8:	a81b      	add	r0, sp, #108	; 0x6c
 800bfba:	f002 f811 	bl	800dfe0 <__match>
 800bfbe:	2800      	cmp	r0, #0
 800bfc0:	f43f aed7 	beq.w	800bd72 <_strtod_l+0xba>
 800bfc4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bfc6:	499d      	ldr	r1, [pc, #628]	; (800c23c <_strtod_l+0x584>)
 800bfc8:	3b01      	subs	r3, #1
 800bfca:	a81b      	add	r0, sp, #108	; 0x6c
 800bfcc:	931b      	str	r3, [sp, #108]	; 0x6c
 800bfce:	f002 f807 	bl	800dfe0 <__match>
 800bfd2:	b910      	cbnz	r0, 800bfda <_strtod_l+0x322>
 800bfd4:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800bfd6:	3301      	adds	r3, #1
 800bfd8:	931b      	str	r3, [sp, #108]	; 0x6c
 800bfda:	f8df b274 	ldr.w	fp, [pc, #628]	; 800c250 <_strtod_l+0x598>
 800bfde:	f04f 0a00 	mov.w	sl, #0
 800bfe2:	e6a8      	b.n	800bd36 <_strtod_l+0x7e>
 800bfe4:	210a      	movs	r1, #10
 800bfe6:	fb01 3e0e 	mla	lr, r1, lr, r3
 800bfea:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800bfee:	e7b8      	b.n	800bf62 <_strtod_l+0x2aa>
 800bff0:	46be      	mov	lr, r7
 800bff2:	e7c8      	b.n	800bf86 <_strtod_l+0x2ce>
 800bff4:	2b69      	cmp	r3, #105	; 0x69
 800bff6:	d0de      	beq.n	800bfb6 <_strtod_l+0x2fe>
 800bff8:	2b6e      	cmp	r3, #110	; 0x6e
 800bffa:	f47f aeba 	bne.w	800bd72 <_strtod_l+0xba>
 800bffe:	4990      	ldr	r1, [pc, #576]	; (800c240 <_strtod_l+0x588>)
 800c000:	a81b      	add	r0, sp, #108	; 0x6c
 800c002:	f001 ffed 	bl	800dfe0 <__match>
 800c006:	2800      	cmp	r0, #0
 800c008:	f43f aeb3 	beq.w	800bd72 <_strtod_l+0xba>
 800c00c:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c00e:	781b      	ldrb	r3, [r3, #0]
 800c010:	2b28      	cmp	r3, #40	; 0x28
 800c012:	d10e      	bne.n	800c032 <_strtod_l+0x37a>
 800c014:	aa1e      	add	r2, sp, #120	; 0x78
 800c016:	498b      	ldr	r1, [pc, #556]	; (800c244 <_strtod_l+0x58c>)
 800c018:	a81b      	add	r0, sp, #108	; 0x6c
 800c01a:	f001 fff5 	bl	800e008 <__hexnan>
 800c01e:	2805      	cmp	r0, #5
 800c020:	d107      	bne.n	800c032 <_strtod_l+0x37a>
 800c022:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800c024:	f8dd a078 	ldr.w	sl, [sp, #120]	; 0x78
 800c028:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800c02c:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800c030:	e681      	b.n	800bd36 <_strtod_l+0x7e>
 800c032:	f8df b224 	ldr.w	fp, [pc, #548]	; 800c258 <_strtod_l+0x5a0>
 800c036:	e7d2      	b.n	800bfde <_strtod_l+0x326>
 800c038:	ebae 0302 	sub.w	r3, lr, r2
 800c03c:	9306      	str	r3, [sp, #24]
 800c03e:	9b05      	ldr	r3, [sp, #20]
 800c040:	9807      	ldr	r0, [sp, #28]
 800c042:	2b00      	cmp	r3, #0
 800c044:	bf08      	it	eq
 800c046:	4623      	moveq	r3, r4
 800c048:	2c10      	cmp	r4, #16
 800c04a:	9305      	str	r3, [sp, #20]
 800c04c:	46a0      	mov	r8, r4
 800c04e:	bfa8      	it	ge
 800c050:	f04f 0810 	movge.w	r8, #16
 800c054:	f7f4 fa56 	bl	8000504 <__aeabi_ui2d>
 800c058:	2c09      	cmp	r4, #9
 800c05a:	4682      	mov	sl, r0
 800c05c:	468b      	mov	fp, r1
 800c05e:	dc13      	bgt.n	800c088 <_strtod_l+0x3d0>
 800c060:	9b06      	ldr	r3, [sp, #24]
 800c062:	2b00      	cmp	r3, #0
 800c064:	f43f ae67 	beq.w	800bd36 <_strtod_l+0x7e>
 800c068:	9b06      	ldr	r3, [sp, #24]
 800c06a:	dd7a      	ble.n	800c162 <_strtod_l+0x4aa>
 800c06c:	2b16      	cmp	r3, #22
 800c06e:	dc61      	bgt.n	800c134 <_strtod_l+0x47c>
 800c070:	4a75      	ldr	r2, [pc, #468]	; (800c248 <_strtod_l+0x590>)
 800c072:	eb02 0ec3 	add.w	lr, r2, r3, lsl #3
 800c076:	e9de 0100 	ldrd	r0, r1, [lr]
 800c07a:	4652      	mov	r2, sl
 800c07c:	465b      	mov	r3, fp
 800c07e:	f7f4 fabb 	bl	80005f8 <__aeabi_dmul>
 800c082:	4682      	mov	sl, r0
 800c084:	468b      	mov	fp, r1
 800c086:	e656      	b.n	800bd36 <_strtod_l+0x7e>
 800c088:	4b6f      	ldr	r3, [pc, #444]	; (800c248 <_strtod_l+0x590>)
 800c08a:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800c08e:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800c092:	f7f4 fab1 	bl	80005f8 <__aeabi_dmul>
 800c096:	4606      	mov	r6, r0
 800c098:	4628      	mov	r0, r5
 800c09a:	460f      	mov	r7, r1
 800c09c:	f7f4 fa32 	bl	8000504 <__aeabi_ui2d>
 800c0a0:	4602      	mov	r2, r0
 800c0a2:	460b      	mov	r3, r1
 800c0a4:	4630      	mov	r0, r6
 800c0a6:	4639      	mov	r1, r7
 800c0a8:	f7f4 f8f0 	bl	800028c <__adddf3>
 800c0ac:	2c0f      	cmp	r4, #15
 800c0ae:	4682      	mov	sl, r0
 800c0b0:	468b      	mov	fp, r1
 800c0b2:	ddd5      	ble.n	800c060 <_strtod_l+0x3a8>
 800c0b4:	9b06      	ldr	r3, [sp, #24]
 800c0b6:	eba4 0808 	sub.w	r8, r4, r8
 800c0ba:	4498      	add	r8, r3
 800c0bc:	f1b8 0f00 	cmp.w	r8, #0
 800c0c0:	f340 8096 	ble.w	800c1f0 <_strtod_l+0x538>
 800c0c4:	f018 030f 	ands.w	r3, r8, #15
 800c0c8:	d00a      	beq.n	800c0e0 <_strtod_l+0x428>
 800c0ca:	495f      	ldr	r1, [pc, #380]	; (800c248 <_strtod_l+0x590>)
 800c0cc:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800c0d0:	4652      	mov	r2, sl
 800c0d2:	465b      	mov	r3, fp
 800c0d4:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c0d8:	f7f4 fa8e 	bl	80005f8 <__aeabi_dmul>
 800c0dc:	4682      	mov	sl, r0
 800c0de:	468b      	mov	fp, r1
 800c0e0:	f038 080f 	bics.w	r8, r8, #15
 800c0e4:	d073      	beq.n	800c1ce <_strtod_l+0x516>
 800c0e6:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800c0ea:	dd47      	ble.n	800c17c <_strtod_l+0x4c4>
 800c0ec:	2400      	movs	r4, #0
 800c0ee:	46a0      	mov	r8, r4
 800c0f0:	9407      	str	r4, [sp, #28]
 800c0f2:	9405      	str	r4, [sp, #20]
 800c0f4:	2322      	movs	r3, #34	; 0x22
 800c0f6:	f8df b158 	ldr.w	fp, [pc, #344]	; 800c250 <_strtod_l+0x598>
 800c0fa:	f8c9 3000 	str.w	r3, [r9]
 800c0fe:	f04f 0a00 	mov.w	sl, #0
 800c102:	9b07      	ldr	r3, [sp, #28]
 800c104:	2b00      	cmp	r3, #0
 800c106:	f43f ae16 	beq.w	800bd36 <_strtod_l+0x7e>
 800c10a:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c10c:	4648      	mov	r0, r9
 800c10e:	f002 f8d1 	bl	800e2b4 <_Bfree>
 800c112:	9905      	ldr	r1, [sp, #20]
 800c114:	4648      	mov	r0, r9
 800c116:	f002 f8cd 	bl	800e2b4 <_Bfree>
 800c11a:	4641      	mov	r1, r8
 800c11c:	4648      	mov	r0, r9
 800c11e:	f002 f8c9 	bl	800e2b4 <_Bfree>
 800c122:	9907      	ldr	r1, [sp, #28]
 800c124:	4648      	mov	r0, r9
 800c126:	f002 f8c5 	bl	800e2b4 <_Bfree>
 800c12a:	4621      	mov	r1, r4
 800c12c:	4648      	mov	r0, r9
 800c12e:	f002 f8c1 	bl	800e2b4 <_Bfree>
 800c132:	e600      	b.n	800bd36 <_strtod_l+0x7e>
 800c134:	9a06      	ldr	r2, [sp, #24]
 800c136:	f1c4 0325 	rsb	r3, r4, #37	; 0x25
 800c13a:	4293      	cmp	r3, r2
 800c13c:	dbba      	blt.n	800c0b4 <_strtod_l+0x3fc>
 800c13e:	4d42      	ldr	r5, [pc, #264]	; (800c248 <_strtod_l+0x590>)
 800c140:	f1c4 040f 	rsb	r4, r4, #15
 800c144:	eb05 01c4 	add.w	r1, r5, r4, lsl #3
 800c148:	4652      	mov	r2, sl
 800c14a:	465b      	mov	r3, fp
 800c14c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800c150:	f7f4 fa52 	bl	80005f8 <__aeabi_dmul>
 800c154:	9b06      	ldr	r3, [sp, #24]
 800c156:	1b1c      	subs	r4, r3, r4
 800c158:	eb05 05c4 	add.w	r5, r5, r4, lsl #3
 800c15c:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c160:	e78d      	b.n	800c07e <_strtod_l+0x3c6>
 800c162:	f113 0f16 	cmn.w	r3, #22
 800c166:	dba5      	blt.n	800c0b4 <_strtod_l+0x3fc>
 800c168:	4a37      	ldr	r2, [pc, #220]	; (800c248 <_strtod_l+0x590>)
 800c16a:	eba2 02c3 	sub.w	r2, r2, r3, lsl #3
 800c16e:	e9d2 2300 	ldrd	r2, r3, [r2]
 800c172:	4650      	mov	r0, sl
 800c174:	4659      	mov	r1, fp
 800c176:	f7f4 fb69 	bl	800084c <__aeabi_ddiv>
 800c17a:	e782      	b.n	800c082 <_strtod_l+0x3ca>
 800c17c:	2300      	movs	r3, #0
 800c17e:	4e33      	ldr	r6, [pc, #204]	; (800c24c <_strtod_l+0x594>)
 800c180:	ea4f 1828 	mov.w	r8, r8, asr #4
 800c184:	4650      	mov	r0, sl
 800c186:	4659      	mov	r1, fp
 800c188:	461d      	mov	r5, r3
 800c18a:	f1b8 0f01 	cmp.w	r8, #1
 800c18e:	dc21      	bgt.n	800c1d4 <_strtod_l+0x51c>
 800c190:	b10b      	cbz	r3, 800c196 <_strtod_l+0x4de>
 800c192:	4682      	mov	sl, r0
 800c194:	468b      	mov	fp, r1
 800c196:	4b2d      	ldr	r3, [pc, #180]	; (800c24c <_strtod_l+0x594>)
 800c198:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800c19c:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 800c1a0:	4652      	mov	r2, sl
 800c1a2:	465b      	mov	r3, fp
 800c1a4:	e9d5 0100 	ldrd	r0, r1, [r5]
 800c1a8:	f7f4 fa26 	bl	80005f8 <__aeabi_dmul>
 800c1ac:	4b28      	ldr	r3, [pc, #160]	; (800c250 <_strtod_l+0x598>)
 800c1ae:	460a      	mov	r2, r1
 800c1b0:	400b      	ands	r3, r1
 800c1b2:	4928      	ldr	r1, [pc, #160]	; (800c254 <_strtod_l+0x59c>)
 800c1b4:	428b      	cmp	r3, r1
 800c1b6:	4682      	mov	sl, r0
 800c1b8:	d898      	bhi.n	800c0ec <_strtod_l+0x434>
 800c1ba:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800c1be:	428b      	cmp	r3, r1
 800c1c0:	bf86      	itte	hi
 800c1c2:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800c25c <_strtod_l+0x5a4>
 800c1c6:	f04f 3aff 	movhi.w	sl, #4294967295
 800c1ca:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800c1ce:	2300      	movs	r3, #0
 800c1d0:	9304      	str	r3, [sp, #16]
 800c1d2:	e077      	b.n	800c2c4 <_strtod_l+0x60c>
 800c1d4:	f018 0f01 	tst.w	r8, #1
 800c1d8:	d006      	beq.n	800c1e8 <_strtod_l+0x530>
 800c1da:	eb06 03c5 	add.w	r3, r6, r5, lsl #3
 800c1de:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1e2:	f7f4 fa09 	bl	80005f8 <__aeabi_dmul>
 800c1e6:	2301      	movs	r3, #1
 800c1e8:	3501      	adds	r5, #1
 800c1ea:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c1ee:	e7cc      	b.n	800c18a <_strtod_l+0x4d2>
 800c1f0:	d0ed      	beq.n	800c1ce <_strtod_l+0x516>
 800c1f2:	f1c8 0800 	rsb	r8, r8, #0
 800c1f6:	f018 020f 	ands.w	r2, r8, #15
 800c1fa:	d00a      	beq.n	800c212 <_strtod_l+0x55a>
 800c1fc:	4b12      	ldr	r3, [pc, #72]	; (800c248 <_strtod_l+0x590>)
 800c1fe:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c202:	4650      	mov	r0, sl
 800c204:	4659      	mov	r1, fp
 800c206:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c20a:	f7f4 fb1f 	bl	800084c <__aeabi_ddiv>
 800c20e:	4682      	mov	sl, r0
 800c210:	468b      	mov	fp, r1
 800c212:	ea5f 1828 	movs.w	r8, r8, asr #4
 800c216:	d0da      	beq.n	800c1ce <_strtod_l+0x516>
 800c218:	f1b8 0f1f 	cmp.w	r8, #31
 800c21c:	dd20      	ble.n	800c260 <_strtod_l+0x5a8>
 800c21e:	2400      	movs	r4, #0
 800c220:	46a0      	mov	r8, r4
 800c222:	9407      	str	r4, [sp, #28]
 800c224:	9405      	str	r4, [sp, #20]
 800c226:	2322      	movs	r3, #34	; 0x22
 800c228:	f04f 0a00 	mov.w	sl, #0
 800c22c:	f04f 0b00 	mov.w	fp, #0
 800c230:	f8c9 3000 	str.w	r3, [r9]
 800c234:	e765      	b.n	800c102 <_strtod_l+0x44a>
 800c236:	bf00      	nop
 800c238:	0800f3c1 	.word	0x0800f3c1
 800c23c:	0800f44b 	.word	0x0800f44b
 800c240:	0800f3c9 	.word	0x0800f3c9
 800c244:	0800f40c 	.word	0x0800f40c
 800c248:	0800f4f0 	.word	0x0800f4f0
 800c24c:	0800f4c8 	.word	0x0800f4c8
 800c250:	7ff00000 	.word	0x7ff00000
 800c254:	7ca00000 	.word	0x7ca00000
 800c258:	fff80000 	.word	0xfff80000
 800c25c:	7fefffff 	.word	0x7fefffff
 800c260:	f018 0310 	ands.w	r3, r8, #16
 800c264:	bf18      	it	ne
 800c266:	236a      	movne	r3, #106	; 0x6a
 800c268:	4da0      	ldr	r5, [pc, #640]	; (800c4ec <_strtod_l+0x834>)
 800c26a:	9304      	str	r3, [sp, #16]
 800c26c:	4650      	mov	r0, sl
 800c26e:	4659      	mov	r1, fp
 800c270:	2300      	movs	r3, #0
 800c272:	f1b8 0f00 	cmp.w	r8, #0
 800c276:	f300 810a 	bgt.w	800c48e <_strtod_l+0x7d6>
 800c27a:	b10b      	cbz	r3, 800c280 <_strtod_l+0x5c8>
 800c27c:	4682      	mov	sl, r0
 800c27e:	468b      	mov	fp, r1
 800c280:	9b04      	ldr	r3, [sp, #16]
 800c282:	b1bb      	cbz	r3, 800c2b4 <_strtod_l+0x5fc>
 800c284:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800c288:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800c28c:	2b00      	cmp	r3, #0
 800c28e:	4659      	mov	r1, fp
 800c290:	dd10      	ble.n	800c2b4 <_strtod_l+0x5fc>
 800c292:	2b1f      	cmp	r3, #31
 800c294:	f340 8107 	ble.w	800c4a6 <_strtod_l+0x7ee>
 800c298:	2b34      	cmp	r3, #52	; 0x34
 800c29a:	bfde      	ittt	le
 800c29c:	3b20      	suble	r3, #32
 800c29e:	f04f 32ff 	movle.w	r2, #4294967295
 800c2a2:	fa02 f303 	lslle.w	r3, r2, r3
 800c2a6:	f04f 0a00 	mov.w	sl, #0
 800c2aa:	bfcc      	ite	gt
 800c2ac:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800c2b0:	ea03 0b01 	andle.w	fp, r3, r1
 800c2b4:	2200      	movs	r2, #0
 800c2b6:	2300      	movs	r3, #0
 800c2b8:	4650      	mov	r0, sl
 800c2ba:	4659      	mov	r1, fp
 800c2bc:	f7f4 fc04 	bl	8000ac8 <__aeabi_dcmpeq>
 800c2c0:	2800      	cmp	r0, #0
 800c2c2:	d1ac      	bne.n	800c21e <_strtod_l+0x566>
 800c2c4:	9b07      	ldr	r3, [sp, #28]
 800c2c6:	9300      	str	r3, [sp, #0]
 800c2c8:	9a05      	ldr	r2, [sp, #20]
 800c2ca:	9908      	ldr	r1, [sp, #32]
 800c2cc:	4623      	mov	r3, r4
 800c2ce:	4648      	mov	r0, r9
 800c2d0:	f002 f842 	bl	800e358 <__s2b>
 800c2d4:	9007      	str	r0, [sp, #28]
 800c2d6:	2800      	cmp	r0, #0
 800c2d8:	f43f af08 	beq.w	800c0ec <_strtod_l+0x434>
 800c2dc:	9a06      	ldr	r2, [sp, #24]
 800c2de:	9b06      	ldr	r3, [sp, #24]
 800c2e0:	2a00      	cmp	r2, #0
 800c2e2:	f1c3 0300 	rsb	r3, r3, #0
 800c2e6:	bfa8      	it	ge
 800c2e8:	2300      	movge	r3, #0
 800c2ea:	930e      	str	r3, [sp, #56]	; 0x38
 800c2ec:	2400      	movs	r4, #0
 800c2ee:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800c2f2:	9316      	str	r3, [sp, #88]	; 0x58
 800c2f4:	46a0      	mov	r8, r4
 800c2f6:	9b07      	ldr	r3, [sp, #28]
 800c2f8:	4648      	mov	r0, r9
 800c2fa:	6859      	ldr	r1, [r3, #4]
 800c2fc:	f001 ffa6 	bl	800e24c <_Balloc>
 800c300:	9005      	str	r0, [sp, #20]
 800c302:	2800      	cmp	r0, #0
 800c304:	f43f aef6 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c308:	9b07      	ldr	r3, [sp, #28]
 800c30a:	691a      	ldr	r2, [r3, #16]
 800c30c:	3202      	adds	r2, #2
 800c30e:	f103 010c 	add.w	r1, r3, #12
 800c312:	0092      	lsls	r2, r2, #2
 800c314:	300c      	adds	r0, #12
 800c316:	f7fe fdbf 	bl	800ae98 <memcpy>
 800c31a:	aa1e      	add	r2, sp, #120	; 0x78
 800c31c:	a91d      	add	r1, sp, #116	; 0x74
 800c31e:	ec4b ab10 	vmov	d0, sl, fp
 800c322:	4648      	mov	r0, r9
 800c324:	e9cd ab08 	strd	sl, fp, [sp, #32]
 800c328:	f002 fad2 	bl	800e8d0 <__d2b>
 800c32c:	901c      	str	r0, [sp, #112]	; 0x70
 800c32e:	2800      	cmp	r0, #0
 800c330:	f43f aee0 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c334:	2101      	movs	r1, #1
 800c336:	4648      	mov	r0, r9
 800c338:	f002 f89a 	bl	800e470 <__i2b>
 800c33c:	4680      	mov	r8, r0
 800c33e:	2800      	cmp	r0, #0
 800c340:	f43f aed8 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c344:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800c346:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800c348:	2e00      	cmp	r6, #0
 800c34a:	bfab      	itete	ge
 800c34c:	9b0e      	ldrge	r3, [sp, #56]	; 0x38
 800c34e:	9b16      	ldrlt	r3, [sp, #88]	; 0x58
 800c350:	9d16      	ldrge	r5, [sp, #88]	; 0x58
 800c352:	9f0e      	ldrlt	r7, [sp, #56]	; 0x38
 800c354:	bfac      	ite	ge
 800c356:	18f7      	addge	r7, r6, r3
 800c358:	1b9d      	sublt	r5, r3, r6
 800c35a:	9b04      	ldr	r3, [sp, #16]
 800c35c:	1af6      	subs	r6, r6, r3
 800c35e:	4416      	add	r6, r2
 800c360:	4b63      	ldr	r3, [pc, #396]	; (800c4f0 <_strtod_l+0x838>)
 800c362:	3e01      	subs	r6, #1
 800c364:	429e      	cmp	r6, r3
 800c366:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800c36a:	f280 80af 	bge.w	800c4cc <_strtod_l+0x814>
 800c36e:	1b9b      	subs	r3, r3, r6
 800c370:	2b1f      	cmp	r3, #31
 800c372:	eba2 0203 	sub.w	r2, r2, r3
 800c376:	f04f 0101 	mov.w	r1, #1
 800c37a:	f300 809b 	bgt.w	800c4b4 <_strtod_l+0x7fc>
 800c37e:	fa01 f303 	lsl.w	r3, r1, r3
 800c382:	930f      	str	r3, [sp, #60]	; 0x3c
 800c384:	2300      	movs	r3, #0
 800c386:	930a      	str	r3, [sp, #40]	; 0x28
 800c388:	18be      	adds	r6, r7, r2
 800c38a:	9b04      	ldr	r3, [sp, #16]
 800c38c:	42b7      	cmp	r7, r6
 800c38e:	4415      	add	r5, r2
 800c390:	441d      	add	r5, r3
 800c392:	463b      	mov	r3, r7
 800c394:	bfa8      	it	ge
 800c396:	4633      	movge	r3, r6
 800c398:	42ab      	cmp	r3, r5
 800c39a:	bfa8      	it	ge
 800c39c:	462b      	movge	r3, r5
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	bfc2      	ittt	gt
 800c3a2:	1af6      	subgt	r6, r6, r3
 800c3a4:	1aed      	subgt	r5, r5, r3
 800c3a6:	1aff      	subgt	r7, r7, r3
 800c3a8:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800c3aa:	b1bb      	cbz	r3, 800c3dc <_strtod_l+0x724>
 800c3ac:	4641      	mov	r1, r8
 800c3ae:	461a      	mov	r2, r3
 800c3b0:	4648      	mov	r0, r9
 800c3b2:	f002 f8fd 	bl	800e5b0 <__pow5mult>
 800c3b6:	4680      	mov	r8, r0
 800c3b8:	2800      	cmp	r0, #0
 800c3ba:	f43f ae9b 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c3be:	4601      	mov	r1, r0
 800c3c0:	9a1c      	ldr	r2, [sp, #112]	; 0x70
 800c3c2:	4648      	mov	r0, r9
 800c3c4:	f002 f85d 	bl	800e482 <__multiply>
 800c3c8:	900c      	str	r0, [sp, #48]	; 0x30
 800c3ca:	2800      	cmp	r0, #0
 800c3cc:	f43f ae92 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c3d0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c3d2:	4648      	mov	r0, r9
 800c3d4:	f001 ff6e 	bl	800e2b4 <_Bfree>
 800c3d8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c3da:	931c      	str	r3, [sp, #112]	; 0x70
 800c3dc:	2e00      	cmp	r6, #0
 800c3de:	dc7a      	bgt.n	800c4d6 <_strtod_l+0x81e>
 800c3e0:	9b06      	ldr	r3, [sp, #24]
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	dd08      	ble.n	800c3f8 <_strtod_l+0x740>
 800c3e6:	9a16      	ldr	r2, [sp, #88]	; 0x58
 800c3e8:	9905      	ldr	r1, [sp, #20]
 800c3ea:	4648      	mov	r0, r9
 800c3ec:	f002 f8e0 	bl	800e5b0 <__pow5mult>
 800c3f0:	9005      	str	r0, [sp, #20]
 800c3f2:	2800      	cmp	r0, #0
 800c3f4:	f43f ae7e 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c3f8:	2d00      	cmp	r5, #0
 800c3fa:	dd08      	ble.n	800c40e <_strtod_l+0x756>
 800c3fc:	462a      	mov	r2, r5
 800c3fe:	9905      	ldr	r1, [sp, #20]
 800c400:	4648      	mov	r0, r9
 800c402:	f002 f923 	bl	800e64c <__lshift>
 800c406:	9005      	str	r0, [sp, #20]
 800c408:	2800      	cmp	r0, #0
 800c40a:	f43f ae73 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c40e:	2f00      	cmp	r7, #0
 800c410:	dd08      	ble.n	800c424 <_strtod_l+0x76c>
 800c412:	4641      	mov	r1, r8
 800c414:	463a      	mov	r2, r7
 800c416:	4648      	mov	r0, r9
 800c418:	f002 f918 	bl	800e64c <__lshift>
 800c41c:	4680      	mov	r8, r0
 800c41e:	2800      	cmp	r0, #0
 800c420:	f43f ae68 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c424:	9a05      	ldr	r2, [sp, #20]
 800c426:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c428:	4648      	mov	r0, r9
 800c42a:	f002 f97d 	bl	800e728 <__mdiff>
 800c42e:	4604      	mov	r4, r0
 800c430:	2800      	cmp	r0, #0
 800c432:	f43f ae5f 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c436:	68c3      	ldr	r3, [r0, #12]
 800c438:	930c      	str	r3, [sp, #48]	; 0x30
 800c43a:	2300      	movs	r3, #0
 800c43c:	60c3      	str	r3, [r0, #12]
 800c43e:	4641      	mov	r1, r8
 800c440:	f002 f958 	bl	800e6f4 <__mcmp>
 800c444:	2800      	cmp	r0, #0
 800c446:	da55      	bge.n	800c4f4 <_strtod_l+0x83c>
 800c448:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c44a:	b9e3      	cbnz	r3, 800c486 <_strtod_l+0x7ce>
 800c44c:	f1ba 0f00 	cmp.w	sl, #0
 800c450:	d119      	bne.n	800c486 <_strtod_l+0x7ce>
 800c452:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c456:	b9b3      	cbnz	r3, 800c486 <_strtod_l+0x7ce>
 800c458:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c45c:	0d1b      	lsrs	r3, r3, #20
 800c45e:	051b      	lsls	r3, r3, #20
 800c460:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800c464:	d90f      	bls.n	800c486 <_strtod_l+0x7ce>
 800c466:	6963      	ldr	r3, [r4, #20]
 800c468:	b913      	cbnz	r3, 800c470 <_strtod_l+0x7b8>
 800c46a:	6923      	ldr	r3, [r4, #16]
 800c46c:	2b01      	cmp	r3, #1
 800c46e:	dd0a      	ble.n	800c486 <_strtod_l+0x7ce>
 800c470:	4621      	mov	r1, r4
 800c472:	2201      	movs	r2, #1
 800c474:	4648      	mov	r0, r9
 800c476:	f002 f8e9 	bl	800e64c <__lshift>
 800c47a:	4641      	mov	r1, r8
 800c47c:	4604      	mov	r4, r0
 800c47e:	f002 f939 	bl	800e6f4 <__mcmp>
 800c482:	2800      	cmp	r0, #0
 800c484:	dc67      	bgt.n	800c556 <_strtod_l+0x89e>
 800c486:	9b04      	ldr	r3, [sp, #16]
 800c488:	2b00      	cmp	r3, #0
 800c48a:	d171      	bne.n	800c570 <_strtod_l+0x8b8>
 800c48c:	e63d      	b.n	800c10a <_strtod_l+0x452>
 800c48e:	f018 0f01 	tst.w	r8, #1
 800c492:	d004      	beq.n	800c49e <_strtod_l+0x7e6>
 800c494:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c498:	f7f4 f8ae 	bl	80005f8 <__aeabi_dmul>
 800c49c:	2301      	movs	r3, #1
 800c49e:	ea4f 0868 	mov.w	r8, r8, asr #1
 800c4a2:	3508      	adds	r5, #8
 800c4a4:	e6e5      	b.n	800c272 <_strtod_l+0x5ba>
 800c4a6:	f04f 32ff 	mov.w	r2, #4294967295
 800c4aa:	fa02 f303 	lsl.w	r3, r2, r3
 800c4ae:	ea03 0a0a 	and.w	sl, r3, sl
 800c4b2:	e6ff      	b.n	800c2b4 <_strtod_l+0x5fc>
 800c4b4:	f1c6 467f 	rsb	r6, r6, #4278190080	; 0xff000000
 800c4b8:	f506 067f 	add.w	r6, r6, #16711680	; 0xff0000
 800c4bc:	f506 467b 	add.w	r6, r6, #64256	; 0xfb00
 800c4c0:	36e2      	adds	r6, #226	; 0xe2
 800c4c2:	fa01 f306 	lsl.w	r3, r1, r6
 800c4c6:	930a      	str	r3, [sp, #40]	; 0x28
 800c4c8:	910f      	str	r1, [sp, #60]	; 0x3c
 800c4ca:	e75d      	b.n	800c388 <_strtod_l+0x6d0>
 800c4cc:	2300      	movs	r3, #0
 800c4ce:	930a      	str	r3, [sp, #40]	; 0x28
 800c4d0:	2301      	movs	r3, #1
 800c4d2:	930f      	str	r3, [sp, #60]	; 0x3c
 800c4d4:	e758      	b.n	800c388 <_strtod_l+0x6d0>
 800c4d6:	4632      	mov	r2, r6
 800c4d8:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c4da:	4648      	mov	r0, r9
 800c4dc:	f002 f8b6 	bl	800e64c <__lshift>
 800c4e0:	901c      	str	r0, [sp, #112]	; 0x70
 800c4e2:	2800      	cmp	r0, #0
 800c4e4:	f47f af7c 	bne.w	800c3e0 <_strtod_l+0x728>
 800c4e8:	e604      	b.n	800c0f4 <_strtod_l+0x43c>
 800c4ea:	bf00      	nop
 800c4ec:	0800f420 	.word	0x0800f420
 800c4f0:	fffffc02 	.word	0xfffffc02
 800c4f4:	465d      	mov	r5, fp
 800c4f6:	f040 8086 	bne.w	800c606 <_strtod_l+0x94e>
 800c4fa:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c4fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c500:	b32a      	cbz	r2, 800c54e <_strtod_l+0x896>
 800c502:	4aaf      	ldr	r2, [pc, #700]	; (800c7c0 <_strtod_l+0xb08>)
 800c504:	4293      	cmp	r3, r2
 800c506:	d153      	bne.n	800c5b0 <_strtod_l+0x8f8>
 800c508:	9b04      	ldr	r3, [sp, #16]
 800c50a:	4650      	mov	r0, sl
 800c50c:	b1d3      	cbz	r3, 800c544 <_strtod_l+0x88c>
 800c50e:	4aad      	ldr	r2, [pc, #692]	; (800c7c4 <_strtod_l+0xb0c>)
 800c510:	402a      	ands	r2, r5
 800c512:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800c516:	f04f 31ff 	mov.w	r1, #4294967295
 800c51a:	d816      	bhi.n	800c54a <_strtod_l+0x892>
 800c51c:	0d12      	lsrs	r2, r2, #20
 800c51e:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800c522:	fa01 f303 	lsl.w	r3, r1, r3
 800c526:	4298      	cmp	r0, r3
 800c528:	d142      	bne.n	800c5b0 <_strtod_l+0x8f8>
 800c52a:	4ba7      	ldr	r3, [pc, #668]	; (800c7c8 <_strtod_l+0xb10>)
 800c52c:	429d      	cmp	r5, r3
 800c52e:	d102      	bne.n	800c536 <_strtod_l+0x87e>
 800c530:	3001      	adds	r0, #1
 800c532:	f43f addf 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c536:	4ba3      	ldr	r3, [pc, #652]	; (800c7c4 <_strtod_l+0xb0c>)
 800c538:	402b      	ands	r3, r5
 800c53a:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800c53e:	f04f 0a00 	mov.w	sl, #0
 800c542:	e7a0      	b.n	800c486 <_strtod_l+0x7ce>
 800c544:	f04f 33ff 	mov.w	r3, #4294967295
 800c548:	e7ed      	b.n	800c526 <_strtod_l+0x86e>
 800c54a:	460b      	mov	r3, r1
 800c54c:	e7eb      	b.n	800c526 <_strtod_l+0x86e>
 800c54e:	bb7b      	cbnz	r3, 800c5b0 <_strtod_l+0x8f8>
 800c550:	f1ba 0f00 	cmp.w	sl, #0
 800c554:	d12c      	bne.n	800c5b0 <_strtod_l+0x8f8>
 800c556:	9904      	ldr	r1, [sp, #16]
 800c558:	4a9a      	ldr	r2, [pc, #616]	; (800c7c4 <_strtod_l+0xb0c>)
 800c55a:	465b      	mov	r3, fp
 800c55c:	b1f1      	cbz	r1, 800c59c <_strtod_l+0x8e4>
 800c55e:	ea02 010b 	and.w	r1, r2, fp
 800c562:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800c566:	dc19      	bgt.n	800c59c <_strtod_l+0x8e4>
 800c568:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800c56c:	f77f ae5b 	ble.w	800c226 <_strtod_l+0x56e>
 800c570:	4a96      	ldr	r2, [pc, #600]	; (800c7cc <_strtod_l+0xb14>)
 800c572:	2300      	movs	r3, #0
 800c574:	e9cd 3214 	strd	r3, r2, [sp, #80]	; 0x50
 800c578:	4650      	mov	r0, sl
 800c57a:	4659      	mov	r1, fp
 800c57c:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800c580:	f7f4 f83a 	bl	80005f8 <__aeabi_dmul>
 800c584:	4682      	mov	sl, r0
 800c586:	468b      	mov	fp, r1
 800c588:	2900      	cmp	r1, #0
 800c58a:	f47f adbe 	bne.w	800c10a <_strtod_l+0x452>
 800c58e:	2800      	cmp	r0, #0
 800c590:	f47f adbb 	bne.w	800c10a <_strtod_l+0x452>
 800c594:	2322      	movs	r3, #34	; 0x22
 800c596:	f8c9 3000 	str.w	r3, [r9]
 800c59a:	e5b6      	b.n	800c10a <_strtod_l+0x452>
 800c59c:	4013      	ands	r3, r2
 800c59e:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800c5a2:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800c5a6:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800c5aa:	f04f 3aff 	mov.w	sl, #4294967295
 800c5ae:	e76a      	b.n	800c486 <_strtod_l+0x7ce>
 800c5b0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5b2:	b193      	cbz	r3, 800c5da <_strtod_l+0x922>
 800c5b4:	422b      	tst	r3, r5
 800c5b6:	f43f af66 	beq.w	800c486 <_strtod_l+0x7ce>
 800c5ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c5bc:	9a04      	ldr	r2, [sp, #16]
 800c5be:	4650      	mov	r0, sl
 800c5c0:	4659      	mov	r1, fp
 800c5c2:	b173      	cbz	r3, 800c5e2 <_strtod_l+0x92a>
 800c5c4:	f7ff fb5c 	bl	800bc80 <sulp>
 800c5c8:	4602      	mov	r2, r0
 800c5ca:	460b      	mov	r3, r1
 800c5cc:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c5d0:	f7f3 fe5c 	bl	800028c <__adddf3>
 800c5d4:	4682      	mov	sl, r0
 800c5d6:	468b      	mov	fp, r1
 800c5d8:	e755      	b.n	800c486 <_strtod_l+0x7ce>
 800c5da:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c5dc:	ea13 0f0a 	tst.w	r3, sl
 800c5e0:	e7e9      	b.n	800c5b6 <_strtod_l+0x8fe>
 800c5e2:	f7ff fb4d 	bl	800bc80 <sulp>
 800c5e6:	4602      	mov	r2, r0
 800c5e8:	460b      	mov	r3, r1
 800c5ea:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800c5ee:	f7f3 fe4b 	bl	8000288 <__aeabi_dsub>
 800c5f2:	2200      	movs	r2, #0
 800c5f4:	2300      	movs	r3, #0
 800c5f6:	4682      	mov	sl, r0
 800c5f8:	468b      	mov	fp, r1
 800c5fa:	f7f4 fa65 	bl	8000ac8 <__aeabi_dcmpeq>
 800c5fe:	2800      	cmp	r0, #0
 800c600:	f47f ae11 	bne.w	800c226 <_strtod_l+0x56e>
 800c604:	e73f      	b.n	800c486 <_strtod_l+0x7ce>
 800c606:	4641      	mov	r1, r8
 800c608:	4620      	mov	r0, r4
 800c60a:	f002 f9b0 	bl	800e96e <__ratio>
 800c60e:	ec57 6b10 	vmov	r6, r7, d0
 800c612:	2200      	movs	r2, #0
 800c614:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800c618:	ee10 0a10 	vmov	r0, s0
 800c61c:	4639      	mov	r1, r7
 800c61e:	f7f4 fa67 	bl	8000af0 <__aeabi_dcmple>
 800c622:	2800      	cmp	r0, #0
 800c624:	d077      	beq.n	800c716 <_strtod_l+0xa5e>
 800c626:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c628:	2b00      	cmp	r3, #0
 800c62a:	d04a      	beq.n	800c6c2 <_strtod_l+0xa0a>
 800c62c:	4b68      	ldr	r3, [pc, #416]	; (800c7d0 <_strtod_l+0xb18>)
 800c62e:	2200      	movs	r2, #0
 800c630:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c634:	4f66      	ldr	r7, [pc, #408]	; (800c7d0 <_strtod_l+0xb18>)
 800c636:	2600      	movs	r6, #0
 800c638:	4b62      	ldr	r3, [pc, #392]	; (800c7c4 <_strtod_l+0xb0c>)
 800c63a:	402b      	ands	r3, r5
 800c63c:	930f      	str	r3, [sp, #60]	; 0x3c
 800c63e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c640:	4b64      	ldr	r3, [pc, #400]	; (800c7d4 <_strtod_l+0xb1c>)
 800c642:	429a      	cmp	r2, r3
 800c644:	f040 80ce 	bne.w	800c7e4 <_strtod_l+0xb2c>
 800c648:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c64c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c650:	f1a5 7b54 	sub.w	fp, r5, #55574528	; 0x3500000
 800c654:	ec4b ab10 	vmov	d0, sl, fp
 800c658:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
 800c65c:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 800c660:	f002 f8c0 	bl	800e7e4 <__ulp>
 800c664:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800c668:	ec53 2b10 	vmov	r2, r3, d0
 800c66c:	f7f3 ffc4 	bl	80005f8 <__aeabi_dmul>
 800c670:	4652      	mov	r2, sl
 800c672:	465b      	mov	r3, fp
 800c674:	f7f3 fe0a 	bl	800028c <__adddf3>
 800c678:	460b      	mov	r3, r1
 800c67a:	4952      	ldr	r1, [pc, #328]	; (800c7c4 <_strtod_l+0xb0c>)
 800c67c:	4a56      	ldr	r2, [pc, #344]	; (800c7d8 <_strtod_l+0xb20>)
 800c67e:	4019      	ands	r1, r3
 800c680:	4291      	cmp	r1, r2
 800c682:	4682      	mov	sl, r0
 800c684:	d95b      	bls.n	800c73e <_strtod_l+0xa86>
 800c686:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c688:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800c68c:	4293      	cmp	r3, r2
 800c68e:	d103      	bne.n	800c698 <_strtod_l+0x9e0>
 800c690:	9b08      	ldr	r3, [sp, #32]
 800c692:	3301      	adds	r3, #1
 800c694:	f43f ad2e 	beq.w	800c0f4 <_strtod_l+0x43c>
 800c698:	f8df b12c 	ldr.w	fp, [pc, #300]	; 800c7c8 <_strtod_l+0xb10>
 800c69c:	f04f 3aff 	mov.w	sl, #4294967295
 800c6a0:	991c      	ldr	r1, [sp, #112]	; 0x70
 800c6a2:	4648      	mov	r0, r9
 800c6a4:	f001 fe06 	bl	800e2b4 <_Bfree>
 800c6a8:	9905      	ldr	r1, [sp, #20]
 800c6aa:	4648      	mov	r0, r9
 800c6ac:	f001 fe02 	bl	800e2b4 <_Bfree>
 800c6b0:	4641      	mov	r1, r8
 800c6b2:	4648      	mov	r0, r9
 800c6b4:	f001 fdfe 	bl	800e2b4 <_Bfree>
 800c6b8:	4621      	mov	r1, r4
 800c6ba:	4648      	mov	r0, r9
 800c6bc:	f001 fdfa 	bl	800e2b4 <_Bfree>
 800c6c0:	e619      	b.n	800c2f6 <_strtod_l+0x63e>
 800c6c2:	f1ba 0f00 	cmp.w	sl, #0
 800c6c6:	d11a      	bne.n	800c6fe <_strtod_l+0xa46>
 800c6c8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c6cc:	b9eb      	cbnz	r3, 800c70a <_strtod_l+0xa52>
 800c6ce:	2200      	movs	r2, #0
 800c6d0:	4b3f      	ldr	r3, [pc, #252]	; (800c7d0 <_strtod_l+0xb18>)
 800c6d2:	4630      	mov	r0, r6
 800c6d4:	4639      	mov	r1, r7
 800c6d6:	f7f4 fa01 	bl	8000adc <__aeabi_dcmplt>
 800c6da:	b9c8      	cbnz	r0, 800c710 <_strtod_l+0xa58>
 800c6dc:	4630      	mov	r0, r6
 800c6de:	4639      	mov	r1, r7
 800c6e0:	2200      	movs	r2, #0
 800c6e2:	4b3e      	ldr	r3, [pc, #248]	; (800c7dc <_strtod_l+0xb24>)
 800c6e4:	f7f3 ff88 	bl	80005f8 <__aeabi_dmul>
 800c6e8:	4606      	mov	r6, r0
 800c6ea:	460f      	mov	r7, r1
 800c6ec:	f107 4300 	add.w	r3, r7, #2147483648	; 0x80000000
 800c6f0:	9618      	str	r6, [sp, #96]	; 0x60
 800c6f2:	9319      	str	r3, [sp, #100]	; 0x64
 800c6f4:	e9dd 2318 	ldrd	r2, r3, [sp, #96]	; 0x60
 800c6f8:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c6fc:	e79c      	b.n	800c638 <_strtod_l+0x980>
 800c6fe:	f1ba 0f01 	cmp.w	sl, #1
 800c702:	d102      	bne.n	800c70a <_strtod_l+0xa52>
 800c704:	2d00      	cmp	r5, #0
 800c706:	f43f ad8e 	beq.w	800c226 <_strtod_l+0x56e>
 800c70a:	2200      	movs	r2, #0
 800c70c:	4b34      	ldr	r3, [pc, #208]	; (800c7e0 <_strtod_l+0xb28>)
 800c70e:	e78f      	b.n	800c630 <_strtod_l+0x978>
 800c710:	2600      	movs	r6, #0
 800c712:	4f32      	ldr	r7, [pc, #200]	; (800c7dc <_strtod_l+0xb24>)
 800c714:	e7ea      	b.n	800c6ec <_strtod_l+0xa34>
 800c716:	4b31      	ldr	r3, [pc, #196]	; (800c7dc <_strtod_l+0xb24>)
 800c718:	4630      	mov	r0, r6
 800c71a:	4639      	mov	r1, r7
 800c71c:	2200      	movs	r2, #0
 800c71e:	f7f3 ff6b 	bl	80005f8 <__aeabi_dmul>
 800c722:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c724:	4606      	mov	r6, r0
 800c726:	460f      	mov	r7, r1
 800c728:	b933      	cbnz	r3, 800c738 <_strtod_l+0xa80>
 800c72a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c72e:	9010      	str	r0, [sp, #64]	; 0x40
 800c730:	9311      	str	r3, [sp, #68]	; 0x44
 800c732:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800c736:	e7df      	b.n	800c6f8 <_strtod_l+0xa40>
 800c738:	e9cd 6710 	strd	r6, r7, [sp, #64]	; 0x40
 800c73c:	e7f9      	b.n	800c732 <_strtod_l+0xa7a>
 800c73e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800c742:	9b04      	ldr	r3, [sp, #16]
 800c744:	2b00      	cmp	r3, #0
 800c746:	d1ab      	bne.n	800c6a0 <_strtod_l+0x9e8>
 800c748:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c74c:	0d1b      	lsrs	r3, r3, #20
 800c74e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c750:	051b      	lsls	r3, r3, #20
 800c752:	429a      	cmp	r2, r3
 800c754:	465d      	mov	r5, fp
 800c756:	d1a3      	bne.n	800c6a0 <_strtod_l+0x9e8>
 800c758:	4639      	mov	r1, r7
 800c75a:	4630      	mov	r0, r6
 800c75c:	f7f4 f9fc 	bl	8000b58 <__aeabi_d2iz>
 800c760:	f7f3 fee0 	bl	8000524 <__aeabi_i2d>
 800c764:	460b      	mov	r3, r1
 800c766:	4602      	mov	r2, r0
 800c768:	4639      	mov	r1, r7
 800c76a:	4630      	mov	r0, r6
 800c76c:	f7f3 fd8c 	bl	8000288 <__aeabi_dsub>
 800c770:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c772:	4606      	mov	r6, r0
 800c774:	460f      	mov	r7, r1
 800c776:	b933      	cbnz	r3, 800c786 <_strtod_l+0xace>
 800c778:	f1ba 0f00 	cmp.w	sl, #0
 800c77c:	d103      	bne.n	800c786 <_strtod_l+0xace>
 800c77e:	f3cb 0513 	ubfx	r5, fp, #0, #20
 800c782:	2d00      	cmp	r5, #0
 800c784:	d06d      	beq.n	800c862 <_strtod_l+0xbaa>
 800c786:	a30a      	add	r3, pc, #40	; (adr r3, 800c7b0 <_strtod_l+0xaf8>)
 800c788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c78c:	4630      	mov	r0, r6
 800c78e:	4639      	mov	r1, r7
 800c790:	f7f4 f9a4 	bl	8000adc <__aeabi_dcmplt>
 800c794:	2800      	cmp	r0, #0
 800c796:	f47f acb8 	bne.w	800c10a <_strtod_l+0x452>
 800c79a:	a307      	add	r3, pc, #28	; (adr r3, 800c7b8 <_strtod_l+0xb00>)
 800c79c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7a0:	4630      	mov	r0, r6
 800c7a2:	4639      	mov	r1, r7
 800c7a4:	f7f4 f9b8 	bl	8000b18 <__aeabi_dcmpgt>
 800c7a8:	2800      	cmp	r0, #0
 800c7aa:	f43f af79 	beq.w	800c6a0 <_strtod_l+0x9e8>
 800c7ae:	e4ac      	b.n	800c10a <_strtod_l+0x452>
 800c7b0:	94a03595 	.word	0x94a03595
 800c7b4:	3fdfffff 	.word	0x3fdfffff
 800c7b8:	35afe535 	.word	0x35afe535
 800c7bc:	3fe00000 	.word	0x3fe00000
 800c7c0:	000fffff 	.word	0x000fffff
 800c7c4:	7ff00000 	.word	0x7ff00000
 800c7c8:	7fefffff 	.word	0x7fefffff
 800c7cc:	39500000 	.word	0x39500000
 800c7d0:	3ff00000 	.word	0x3ff00000
 800c7d4:	7fe00000 	.word	0x7fe00000
 800c7d8:	7c9fffff 	.word	0x7c9fffff
 800c7dc:	3fe00000 	.word	0x3fe00000
 800c7e0:	bff00000 	.word	0xbff00000
 800c7e4:	9b04      	ldr	r3, [sp, #16]
 800c7e6:	b333      	cbz	r3, 800c836 <_strtod_l+0xb7e>
 800c7e8:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800c7ea:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800c7ee:	d822      	bhi.n	800c836 <_strtod_l+0xb7e>
 800c7f0:	a327      	add	r3, pc, #156	; (adr r3, 800c890 <_strtod_l+0xbd8>)
 800c7f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c7f6:	4630      	mov	r0, r6
 800c7f8:	4639      	mov	r1, r7
 800c7fa:	f7f4 f979 	bl	8000af0 <__aeabi_dcmple>
 800c7fe:	b1a0      	cbz	r0, 800c82a <_strtod_l+0xb72>
 800c800:	4639      	mov	r1, r7
 800c802:	4630      	mov	r0, r6
 800c804:	f7f4 f9d0 	bl	8000ba8 <__aeabi_d2uiz>
 800c808:	2800      	cmp	r0, #0
 800c80a:	bf08      	it	eq
 800c80c:	2001      	moveq	r0, #1
 800c80e:	f7f3 fe79 	bl	8000504 <__aeabi_ui2d>
 800c812:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c814:	4606      	mov	r6, r0
 800c816:	460f      	mov	r7, r1
 800c818:	bb03      	cbnz	r3, 800c85c <_strtod_l+0xba4>
 800c81a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800c81e:	9012      	str	r0, [sp, #72]	; 0x48
 800c820:	9313      	str	r3, [sp, #76]	; 0x4c
 800c822:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800c826:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
 800c82a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c82c:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800c82e:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800c832:	1a9b      	subs	r3, r3, r2
 800c834:	930b      	str	r3, [sp, #44]	; 0x2c
 800c836:	ed9d 0b08 	vldr	d0, [sp, #32]
 800c83a:	e9dd ab0a 	ldrd	sl, fp, [sp, #40]	; 0x28
 800c83e:	f001 ffd1 	bl	800e7e4 <__ulp>
 800c842:	4650      	mov	r0, sl
 800c844:	ec53 2b10 	vmov	r2, r3, d0
 800c848:	4659      	mov	r1, fp
 800c84a:	f7f3 fed5 	bl	80005f8 <__aeabi_dmul>
 800c84e:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800c852:	f7f3 fd1b 	bl	800028c <__adddf3>
 800c856:	4682      	mov	sl, r0
 800c858:	468b      	mov	fp, r1
 800c85a:	e772      	b.n	800c742 <_strtod_l+0xa8a>
 800c85c:	e9cd 6712 	strd	r6, r7, [sp, #72]	; 0x48
 800c860:	e7df      	b.n	800c822 <_strtod_l+0xb6a>
 800c862:	a30d      	add	r3, pc, #52	; (adr r3, 800c898 <_strtod_l+0xbe0>)
 800c864:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c868:	f7f4 f938 	bl	8000adc <__aeabi_dcmplt>
 800c86c:	e79c      	b.n	800c7a8 <_strtod_l+0xaf0>
 800c86e:	2300      	movs	r3, #0
 800c870:	930d      	str	r3, [sp, #52]	; 0x34
 800c872:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800c874:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 800c876:	6013      	str	r3, [r2, #0]
 800c878:	f7ff ba61 	b.w	800bd3e <_strtod_l+0x86>
 800c87c:	2b65      	cmp	r3, #101	; 0x65
 800c87e:	f04f 0200 	mov.w	r2, #0
 800c882:	f43f ab4e 	beq.w	800bf22 <_strtod_l+0x26a>
 800c886:	2101      	movs	r1, #1
 800c888:	4614      	mov	r4, r2
 800c88a:	9104      	str	r1, [sp, #16]
 800c88c:	f7ff bacb 	b.w	800be26 <_strtod_l+0x16e>
 800c890:	ffc00000 	.word	0xffc00000
 800c894:	41dfffff 	.word	0x41dfffff
 800c898:	94a03595 	.word	0x94a03595
 800c89c:	3fcfffff 	.word	0x3fcfffff

0800c8a0 <_strtod_r>:
 800c8a0:	4b05      	ldr	r3, [pc, #20]	; (800c8b8 <_strtod_r+0x18>)
 800c8a2:	681b      	ldr	r3, [r3, #0]
 800c8a4:	b410      	push	{r4}
 800c8a6:	6a1b      	ldr	r3, [r3, #32]
 800c8a8:	4c04      	ldr	r4, [pc, #16]	; (800c8bc <_strtod_r+0x1c>)
 800c8aa:	2b00      	cmp	r3, #0
 800c8ac:	bf08      	it	eq
 800c8ae:	4623      	moveq	r3, r4
 800c8b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800c8b4:	f7ff ba00 	b.w	800bcb8 <_strtod_l>
 800c8b8:	20000040 	.word	0x20000040
 800c8bc:	200000a4 	.word	0x200000a4

0800c8c0 <_strtol_l.isra.0>:
 800c8c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c8c4:	4680      	mov	r8, r0
 800c8c6:	4689      	mov	r9, r1
 800c8c8:	4692      	mov	sl, r2
 800c8ca:	461e      	mov	r6, r3
 800c8cc:	460f      	mov	r7, r1
 800c8ce:	463d      	mov	r5, r7
 800c8d0:	9808      	ldr	r0, [sp, #32]
 800c8d2:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c8d6:	f001 fc27 	bl	800e128 <__locale_ctype_ptr_l>
 800c8da:	4420      	add	r0, r4
 800c8dc:	7843      	ldrb	r3, [r0, #1]
 800c8de:	f013 0308 	ands.w	r3, r3, #8
 800c8e2:	d132      	bne.n	800c94a <_strtol_l.isra.0+0x8a>
 800c8e4:	2c2d      	cmp	r4, #45	; 0x2d
 800c8e6:	d132      	bne.n	800c94e <_strtol_l.isra.0+0x8e>
 800c8e8:	787c      	ldrb	r4, [r7, #1]
 800c8ea:	1cbd      	adds	r5, r7, #2
 800c8ec:	2201      	movs	r2, #1
 800c8ee:	2e00      	cmp	r6, #0
 800c8f0:	d05d      	beq.n	800c9ae <_strtol_l.isra.0+0xee>
 800c8f2:	2e10      	cmp	r6, #16
 800c8f4:	d109      	bne.n	800c90a <_strtol_l.isra.0+0x4a>
 800c8f6:	2c30      	cmp	r4, #48	; 0x30
 800c8f8:	d107      	bne.n	800c90a <_strtol_l.isra.0+0x4a>
 800c8fa:	782b      	ldrb	r3, [r5, #0]
 800c8fc:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800c900:	2b58      	cmp	r3, #88	; 0x58
 800c902:	d14f      	bne.n	800c9a4 <_strtol_l.isra.0+0xe4>
 800c904:	786c      	ldrb	r4, [r5, #1]
 800c906:	2610      	movs	r6, #16
 800c908:	3502      	adds	r5, #2
 800c90a:	2a00      	cmp	r2, #0
 800c90c:	bf14      	ite	ne
 800c90e:	f04f 4100 	movne.w	r1, #2147483648	; 0x80000000
 800c912:	f06f 4100 	mvneq.w	r1, #2147483648	; 0x80000000
 800c916:	2700      	movs	r7, #0
 800c918:	fbb1 fcf6 	udiv	ip, r1, r6
 800c91c:	4638      	mov	r0, r7
 800c91e:	fb06 1e1c 	mls	lr, r6, ip, r1
 800c922:	f1a4 0330 	sub.w	r3, r4, #48	; 0x30
 800c926:	2b09      	cmp	r3, #9
 800c928:	d817      	bhi.n	800c95a <_strtol_l.isra.0+0x9a>
 800c92a:	461c      	mov	r4, r3
 800c92c:	42a6      	cmp	r6, r4
 800c92e:	dd23      	ble.n	800c978 <_strtol_l.isra.0+0xb8>
 800c930:	1c7b      	adds	r3, r7, #1
 800c932:	d007      	beq.n	800c944 <_strtol_l.isra.0+0x84>
 800c934:	4584      	cmp	ip, r0
 800c936:	d31c      	bcc.n	800c972 <_strtol_l.isra.0+0xb2>
 800c938:	d101      	bne.n	800c93e <_strtol_l.isra.0+0x7e>
 800c93a:	45a6      	cmp	lr, r4
 800c93c:	db19      	blt.n	800c972 <_strtol_l.isra.0+0xb2>
 800c93e:	fb00 4006 	mla	r0, r0, r6, r4
 800c942:	2701      	movs	r7, #1
 800c944:	f815 4b01 	ldrb.w	r4, [r5], #1
 800c948:	e7eb      	b.n	800c922 <_strtol_l.isra.0+0x62>
 800c94a:	462f      	mov	r7, r5
 800c94c:	e7bf      	b.n	800c8ce <_strtol_l.isra.0+0xe>
 800c94e:	2c2b      	cmp	r4, #43	; 0x2b
 800c950:	bf04      	itt	eq
 800c952:	1cbd      	addeq	r5, r7, #2
 800c954:	787c      	ldrbeq	r4, [r7, #1]
 800c956:	461a      	mov	r2, r3
 800c958:	e7c9      	b.n	800c8ee <_strtol_l.isra.0+0x2e>
 800c95a:	f1a4 0341 	sub.w	r3, r4, #65	; 0x41
 800c95e:	2b19      	cmp	r3, #25
 800c960:	d801      	bhi.n	800c966 <_strtol_l.isra.0+0xa6>
 800c962:	3c37      	subs	r4, #55	; 0x37
 800c964:	e7e2      	b.n	800c92c <_strtol_l.isra.0+0x6c>
 800c966:	f1a4 0361 	sub.w	r3, r4, #97	; 0x61
 800c96a:	2b19      	cmp	r3, #25
 800c96c:	d804      	bhi.n	800c978 <_strtol_l.isra.0+0xb8>
 800c96e:	3c57      	subs	r4, #87	; 0x57
 800c970:	e7dc      	b.n	800c92c <_strtol_l.isra.0+0x6c>
 800c972:	f04f 37ff 	mov.w	r7, #4294967295
 800c976:	e7e5      	b.n	800c944 <_strtol_l.isra.0+0x84>
 800c978:	1c7b      	adds	r3, r7, #1
 800c97a:	d108      	bne.n	800c98e <_strtol_l.isra.0+0xce>
 800c97c:	2322      	movs	r3, #34	; 0x22
 800c97e:	f8c8 3000 	str.w	r3, [r8]
 800c982:	4608      	mov	r0, r1
 800c984:	f1ba 0f00 	cmp.w	sl, #0
 800c988:	d107      	bne.n	800c99a <_strtol_l.isra.0+0xda>
 800c98a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c98e:	b102      	cbz	r2, 800c992 <_strtol_l.isra.0+0xd2>
 800c990:	4240      	negs	r0, r0
 800c992:	f1ba 0f00 	cmp.w	sl, #0
 800c996:	d0f8      	beq.n	800c98a <_strtol_l.isra.0+0xca>
 800c998:	b10f      	cbz	r7, 800c99e <_strtol_l.isra.0+0xde>
 800c99a:	f105 39ff 	add.w	r9, r5, #4294967295
 800c99e:	f8ca 9000 	str.w	r9, [sl]
 800c9a2:	e7f2      	b.n	800c98a <_strtol_l.isra.0+0xca>
 800c9a4:	2430      	movs	r4, #48	; 0x30
 800c9a6:	2e00      	cmp	r6, #0
 800c9a8:	d1af      	bne.n	800c90a <_strtol_l.isra.0+0x4a>
 800c9aa:	2608      	movs	r6, #8
 800c9ac:	e7ad      	b.n	800c90a <_strtol_l.isra.0+0x4a>
 800c9ae:	2c30      	cmp	r4, #48	; 0x30
 800c9b0:	d0a3      	beq.n	800c8fa <_strtol_l.isra.0+0x3a>
 800c9b2:	260a      	movs	r6, #10
 800c9b4:	e7a9      	b.n	800c90a <_strtol_l.isra.0+0x4a>
	...

0800c9b8 <_strtol_r>:
 800c9b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800c9ba:	4c06      	ldr	r4, [pc, #24]	; (800c9d4 <_strtol_r+0x1c>)
 800c9bc:	4d06      	ldr	r5, [pc, #24]	; (800c9d8 <_strtol_r+0x20>)
 800c9be:	6824      	ldr	r4, [r4, #0]
 800c9c0:	6a24      	ldr	r4, [r4, #32]
 800c9c2:	2c00      	cmp	r4, #0
 800c9c4:	bf08      	it	eq
 800c9c6:	462c      	moveq	r4, r5
 800c9c8:	9400      	str	r4, [sp, #0]
 800c9ca:	f7ff ff79 	bl	800c8c0 <_strtol_l.isra.0>
 800c9ce:	b003      	add	sp, #12
 800c9d0:	bd30      	pop	{r4, r5, pc}
 800c9d2:	bf00      	nop
 800c9d4:	20000040 	.word	0x20000040
 800c9d8:	200000a4 	.word	0x200000a4

0800c9dc <__swbuf_r>:
 800c9dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c9de:	460e      	mov	r6, r1
 800c9e0:	4614      	mov	r4, r2
 800c9e2:	4605      	mov	r5, r0
 800c9e4:	b118      	cbz	r0, 800c9ee <__swbuf_r+0x12>
 800c9e6:	6983      	ldr	r3, [r0, #24]
 800c9e8:	b90b      	cbnz	r3, 800c9ee <__swbuf_r+0x12>
 800c9ea:	f000 ffed 	bl	800d9c8 <__sinit>
 800c9ee:	4b21      	ldr	r3, [pc, #132]	; (800ca74 <__swbuf_r+0x98>)
 800c9f0:	429c      	cmp	r4, r3
 800c9f2:	d12a      	bne.n	800ca4a <__swbuf_r+0x6e>
 800c9f4:	686c      	ldr	r4, [r5, #4]
 800c9f6:	69a3      	ldr	r3, [r4, #24]
 800c9f8:	60a3      	str	r3, [r4, #8]
 800c9fa:	89a3      	ldrh	r3, [r4, #12]
 800c9fc:	071a      	lsls	r2, r3, #28
 800c9fe:	d52e      	bpl.n	800ca5e <__swbuf_r+0x82>
 800ca00:	6923      	ldr	r3, [r4, #16]
 800ca02:	b363      	cbz	r3, 800ca5e <__swbuf_r+0x82>
 800ca04:	6923      	ldr	r3, [r4, #16]
 800ca06:	6820      	ldr	r0, [r4, #0]
 800ca08:	1ac0      	subs	r0, r0, r3
 800ca0a:	6963      	ldr	r3, [r4, #20]
 800ca0c:	b2f6      	uxtb	r6, r6
 800ca0e:	4283      	cmp	r3, r0
 800ca10:	4637      	mov	r7, r6
 800ca12:	dc04      	bgt.n	800ca1e <__swbuf_r+0x42>
 800ca14:	4621      	mov	r1, r4
 800ca16:	4628      	mov	r0, r5
 800ca18:	f000 ff6c 	bl	800d8f4 <_fflush_r>
 800ca1c:	bb28      	cbnz	r0, 800ca6a <__swbuf_r+0x8e>
 800ca1e:	68a3      	ldr	r3, [r4, #8]
 800ca20:	3b01      	subs	r3, #1
 800ca22:	60a3      	str	r3, [r4, #8]
 800ca24:	6823      	ldr	r3, [r4, #0]
 800ca26:	1c5a      	adds	r2, r3, #1
 800ca28:	6022      	str	r2, [r4, #0]
 800ca2a:	701e      	strb	r6, [r3, #0]
 800ca2c:	6963      	ldr	r3, [r4, #20]
 800ca2e:	3001      	adds	r0, #1
 800ca30:	4283      	cmp	r3, r0
 800ca32:	d004      	beq.n	800ca3e <__swbuf_r+0x62>
 800ca34:	89a3      	ldrh	r3, [r4, #12]
 800ca36:	07db      	lsls	r3, r3, #31
 800ca38:	d519      	bpl.n	800ca6e <__swbuf_r+0x92>
 800ca3a:	2e0a      	cmp	r6, #10
 800ca3c:	d117      	bne.n	800ca6e <__swbuf_r+0x92>
 800ca3e:	4621      	mov	r1, r4
 800ca40:	4628      	mov	r0, r5
 800ca42:	f000 ff57 	bl	800d8f4 <_fflush_r>
 800ca46:	b190      	cbz	r0, 800ca6e <__swbuf_r+0x92>
 800ca48:	e00f      	b.n	800ca6a <__swbuf_r+0x8e>
 800ca4a:	4b0b      	ldr	r3, [pc, #44]	; (800ca78 <__swbuf_r+0x9c>)
 800ca4c:	429c      	cmp	r4, r3
 800ca4e:	d101      	bne.n	800ca54 <__swbuf_r+0x78>
 800ca50:	68ac      	ldr	r4, [r5, #8]
 800ca52:	e7d0      	b.n	800c9f6 <__swbuf_r+0x1a>
 800ca54:	4b09      	ldr	r3, [pc, #36]	; (800ca7c <__swbuf_r+0xa0>)
 800ca56:	429c      	cmp	r4, r3
 800ca58:	bf08      	it	eq
 800ca5a:	68ec      	ldreq	r4, [r5, #12]
 800ca5c:	e7cb      	b.n	800c9f6 <__swbuf_r+0x1a>
 800ca5e:	4621      	mov	r1, r4
 800ca60:	4628      	mov	r0, r5
 800ca62:	f000 f80d 	bl	800ca80 <__swsetup_r>
 800ca66:	2800      	cmp	r0, #0
 800ca68:	d0cc      	beq.n	800ca04 <__swbuf_r+0x28>
 800ca6a:	f04f 37ff 	mov.w	r7, #4294967295
 800ca6e:	4638      	mov	r0, r7
 800ca70:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ca72:	bf00      	nop
 800ca74:	0800f478 	.word	0x0800f478
 800ca78:	0800f498 	.word	0x0800f498
 800ca7c:	0800f458 	.word	0x0800f458

0800ca80 <__swsetup_r>:
 800ca80:	4b32      	ldr	r3, [pc, #200]	; (800cb4c <__swsetup_r+0xcc>)
 800ca82:	b570      	push	{r4, r5, r6, lr}
 800ca84:	681d      	ldr	r5, [r3, #0]
 800ca86:	4606      	mov	r6, r0
 800ca88:	460c      	mov	r4, r1
 800ca8a:	b125      	cbz	r5, 800ca96 <__swsetup_r+0x16>
 800ca8c:	69ab      	ldr	r3, [r5, #24]
 800ca8e:	b913      	cbnz	r3, 800ca96 <__swsetup_r+0x16>
 800ca90:	4628      	mov	r0, r5
 800ca92:	f000 ff99 	bl	800d9c8 <__sinit>
 800ca96:	4b2e      	ldr	r3, [pc, #184]	; (800cb50 <__swsetup_r+0xd0>)
 800ca98:	429c      	cmp	r4, r3
 800ca9a:	d10f      	bne.n	800cabc <__swsetup_r+0x3c>
 800ca9c:	686c      	ldr	r4, [r5, #4]
 800ca9e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800caa2:	b29a      	uxth	r2, r3
 800caa4:	0715      	lsls	r5, r2, #28
 800caa6:	d42c      	bmi.n	800cb02 <__swsetup_r+0x82>
 800caa8:	06d0      	lsls	r0, r2, #27
 800caaa:	d411      	bmi.n	800cad0 <__swsetup_r+0x50>
 800caac:	2209      	movs	r2, #9
 800caae:	6032      	str	r2, [r6, #0]
 800cab0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cab4:	81a3      	strh	r3, [r4, #12]
 800cab6:	f04f 30ff 	mov.w	r0, #4294967295
 800caba:	e03e      	b.n	800cb3a <__swsetup_r+0xba>
 800cabc:	4b25      	ldr	r3, [pc, #148]	; (800cb54 <__swsetup_r+0xd4>)
 800cabe:	429c      	cmp	r4, r3
 800cac0:	d101      	bne.n	800cac6 <__swsetup_r+0x46>
 800cac2:	68ac      	ldr	r4, [r5, #8]
 800cac4:	e7eb      	b.n	800ca9e <__swsetup_r+0x1e>
 800cac6:	4b24      	ldr	r3, [pc, #144]	; (800cb58 <__swsetup_r+0xd8>)
 800cac8:	429c      	cmp	r4, r3
 800caca:	bf08      	it	eq
 800cacc:	68ec      	ldreq	r4, [r5, #12]
 800cace:	e7e6      	b.n	800ca9e <__swsetup_r+0x1e>
 800cad0:	0751      	lsls	r1, r2, #29
 800cad2:	d512      	bpl.n	800cafa <__swsetup_r+0x7a>
 800cad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cad6:	b141      	cbz	r1, 800caea <__swsetup_r+0x6a>
 800cad8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800cadc:	4299      	cmp	r1, r3
 800cade:	d002      	beq.n	800cae6 <__swsetup_r+0x66>
 800cae0:	4630      	mov	r0, r6
 800cae2:	f001 ffc1 	bl	800ea68 <_free_r>
 800cae6:	2300      	movs	r3, #0
 800cae8:	6363      	str	r3, [r4, #52]	; 0x34
 800caea:	89a3      	ldrh	r3, [r4, #12]
 800caec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800caf0:	81a3      	strh	r3, [r4, #12]
 800caf2:	2300      	movs	r3, #0
 800caf4:	6063      	str	r3, [r4, #4]
 800caf6:	6923      	ldr	r3, [r4, #16]
 800caf8:	6023      	str	r3, [r4, #0]
 800cafa:	89a3      	ldrh	r3, [r4, #12]
 800cafc:	f043 0308 	orr.w	r3, r3, #8
 800cb00:	81a3      	strh	r3, [r4, #12]
 800cb02:	6923      	ldr	r3, [r4, #16]
 800cb04:	b94b      	cbnz	r3, 800cb1a <__swsetup_r+0x9a>
 800cb06:	89a3      	ldrh	r3, [r4, #12]
 800cb08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800cb0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800cb10:	d003      	beq.n	800cb1a <__swsetup_r+0x9a>
 800cb12:	4621      	mov	r1, r4
 800cb14:	4630      	mov	r0, r6
 800cb16:	f001 fb3f 	bl	800e198 <__smakebuf_r>
 800cb1a:	89a2      	ldrh	r2, [r4, #12]
 800cb1c:	f012 0301 	ands.w	r3, r2, #1
 800cb20:	d00c      	beq.n	800cb3c <__swsetup_r+0xbc>
 800cb22:	2300      	movs	r3, #0
 800cb24:	60a3      	str	r3, [r4, #8]
 800cb26:	6963      	ldr	r3, [r4, #20]
 800cb28:	425b      	negs	r3, r3
 800cb2a:	61a3      	str	r3, [r4, #24]
 800cb2c:	6923      	ldr	r3, [r4, #16]
 800cb2e:	b953      	cbnz	r3, 800cb46 <__swsetup_r+0xc6>
 800cb30:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cb34:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 800cb38:	d1ba      	bne.n	800cab0 <__swsetup_r+0x30>
 800cb3a:	bd70      	pop	{r4, r5, r6, pc}
 800cb3c:	0792      	lsls	r2, r2, #30
 800cb3e:	bf58      	it	pl
 800cb40:	6963      	ldrpl	r3, [r4, #20]
 800cb42:	60a3      	str	r3, [r4, #8]
 800cb44:	e7f2      	b.n	800cb2c <__swsetup_r+0xac>
 800cb46:	2000      	movs	r0, #0
 800cb48:	e7f7      	b.n	800cb3a <__swsetup_r+0xba>
 800cb4a:	bf00      	nop
 800cb4c:	20000040 	.word	0x20000040
 800cb50:	0800f478 	.word	0x0800f478
 800cb54:	0800f498 	.word	0x0800f498
 800cb58:	0800f458 	.word	0x0800f458

0800cb5c <quorem>:
 800cb5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb60:	6903      	ldr	r3, [r0, #16]
 800cb62:	690c      	ldr	r4, [r1, #16]
 800cb64:	42a3      	cmp	r3, r4
 800cb66:	4680      	mov	r8, r0
 800cb68:	f2c0 8082 	blt.w	800cc70 <quorem+0x114>
 800cb6c:	3c01      	subs	r4, #1
 800cb6e:	f101 0714 	add.w	r7, r1, #20
 800cb72:	ea4f 0c84 	mov.w	ip, r4, lsl #2
 800cb76:	f100 0614 	add.w	r6, r0, #20
 800cb7a:	f857 5024 	ldr.w	r5, [r7, r4, lsl #2]
 800cb7e:	f856 0024 	ldr.w	r0, [r6, r4, lsl #2]
 800cb82:	eb06 030c 	add.w	r3, r6, ip
 800cb86:	3501      	adds	r5, #1
 800cb88:	eb07 090c 	add.w	r9, r7, ip
 800cb8c:	9301      	str	r3, [sp, #4]
 800cb8e:	fbb0 f5f5 	udiv	r5, r0, r5
 800cb92:	b395      	cbz	r5, 800cbfa <quorem+0x9e>
 800cb94:	f04f 0a00 	mov.w	sl, #0
 800cb98:	4638      	mov	r0, r7
 800cb9a:	46b6      	mov	lr, r6
 800cb9c:	46d3      	mov	fp, sl
 800cb9e:	f850 2b04 	ldr.w	r2, [r0], #4
 800cba2:	b293      	uxth	r3, r2
 800cba4:	fb05 a303 	mla	r3, r5, r3, sl
 800cba8:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cbac:	b29b      	uxth	r3, r3
 800cbae:	ebab 0303 	sub.w	r3, fp, r3
 800cbb2:	0c12      	lsrs	r2, r2, #16
 800cbb4:	f8de b000 	ldr.w	fp, [lr]
 800cbb8:	fb05 a202 	mla	r2, r5, r2, sl
 800cbbc:	fa13 f38b 	uxtah	r3, r3, fp
 800cbc0:	ea4f 4a12 	mov.w	sl, r2, lsr #16
 800cbc4:	fa1f fb82 	uxth.w	fp, r2
 800cbc8:	f8de 2000 	ldr.w	r2, [lr]
 800cbcc:	ebcb 4212 	rsb	r2, fp, r2, lsr #16
 800cbd0:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cbd4:	b29b      	uxth	r3, r3
 800cbd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cbda:	4581      	cmp	r9, r0
 800cbdc:	ea4f 4b22 	mov.w	fp, r2, asr #16
 800cbe0:	f84e 3b04 	str.w	r3, [lr], #4
 800cbe4:	d2db      	bcs.n	800cb9e <quorem+0x42>
 800cbe6:	f856 300c 	ldr.w	r3, [r6, ip]
 800cbea:	b933      	cbnz	r3, 800cbfa <quorem+0x9e>
 800cbec:	9b01      	ldr	r3, [sp, #4]
 800cbee:	3b04      	subs	r3, #4
 800cbf0:	429e      	cmp	r6, r3
 800cbf2:	461a      	mov	r2, r3
 800cbf4:	d330      	bcc.n	800cc58 <quorem+0xfc>
 800cbf6:	f8c8 4010 	str.w	r4, [r8, #16]
 800cbfa:	4640      	mov	r0, r8
 800cbfc:	f001 fd7a 	bl	800e6f4 <__mcmp>
 800cc00:	2800      	cmp	r0, #0
 800cc02:	db25      	blt.n	800cc50 <quorem+0xf4>
 800cc04:	3501      	adds	r5, #1
 800cc06:	4630      	mov	r0, r6
 800cc08:	f04f 0c00 	mov.w	ip, #0
 800cc0c:	f857 2b04 	ldr.w	r2, [r7], #4
 800cc10:	f8d0 e000 	ldr.w	lr, [r0]
 800cc14:	b293      	uxth	r3, r2
 800cc16:	ebac 0303 	sub.w	r3, ip, r3
 800cc1a:	0c12      	lsrs	r2, r2, #16
 800cc1c:	fa13 f38e 	uxtah	r3, r3, lr
 800cc20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800cc24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800cc28:	b29b      	uxth	r3, r3
 800cc2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc2e:	45b9      	cmp	r9, r7
 800cc30:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800cc34:	f840 3b04 	str.w	r3, [r0], #4
 800cc38:	d2e8      	bcs.n	800cc0c <quorem+0xb0>
 800cc3a:	f856 2024 	ldr.w	r2, [r6, r4, lsl #2]
 800cc3e:	eb06 0384 	add.w	r3, r6, r4, lsl #2
 800cc42:	b92a      	cbnz	r2, 800cc50 <quorem+0xf4>
 800cc44:	3b04      	subs	r3, #4
 800cc46:	429e      	cmp	r6, r3
 800cc48:	461a      	mov	r2, r3
 800cc4a:	d30b      	bcc.n	800cc64 <quorem+0x108>
 800cc4c:	f8c8 4010 	str.w	r4, [r8, #16]
 800cc50:	4628      	mov	r0, r5
 800cc52:	b003      	add	sp, #12
 800cc54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc58:	6812      	ldr	r2, [r2, #0]
 800cc5a:	3b04      	subs	r3, #4
 800cc5c:	2a00      	cmp	r2, #0
 800cc5e:	d1ca      	bne.n	800cbf6 <quorem+0x9a>
 800cc60:	3c01      	subs	r4, #1
 800cc62:	e7c5      	b.n	800cbf0 <quorem+0x94>
 800cc64:	6812      	ldr	r2, [r2, #0]
 800cc66:	3b04      	subs	r3, #4
 800cc68:	2a00      	cmp	r2, #0
 800cc6a:	d1ef      	bne.n	800cc4c <quorem+0xf0>
 800cc6c:	3c01      	subs	r4, #1
 800cc6e:	e7ea      	b.n	800cc46 <quorem+0xea>
 800cc70:	2000      	movs	r0, #0
 800cc72:	e7ee      	b.n	800cc52 <quorem+0xf6>
 800cc74:	0000      	movs	r0, r0
	...

0800cc78 <_dtoa_r>:
 800cc78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cc7c:	ec57 6b10 	vmov	r6, r7, d0
 800cc80:	b097      	sub	sp, #92	; 0x5c
 800cc82:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800cc84:	9106      	str	r1, [sp, #24]
 800cc86:	4604      	mov	r4, r0
 800cc88:	920b      	str	r2, [sp, #44]	; 0x2c
 800cc8a:	9312      	str	r3, [sp, #72]	; 0x48
 800cc8c:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800cc90:	e9cd 6700 	strd	r6, r7, [sp]
 800cc94:	b93d      	cbnz	r5, 800cca6 <_dtoa_r+0x2e>
 800cc96:	2010      	movs	r0, #16
 800cc98:	f001 fabe 	bl	800e218 <malloc>
 800cc9c:	6260      	str	r0, [r4, #36]	; 0x24
 800cc9e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800cca2:	6005      	str	r5, [r0, #0]
 800cca4:	60c5      	str	r5, [r0, #12]
 800cca6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800cca8:	6819      	ldr	r1, [r3, #0]
 800ccaa:	b151      	cbz	r1, 800ccc2 <_dtoa_r+0x4a>
 800ccac:	685a      	ldr	r2, [r3, #4]
 800ccae:	604a      	str	r2, [r1, #4]
 800ccb0:	2301      	movs	r3, #1
 800ccb2:	4093      	lsls	r3, r2
 800ccb4:	608b      	str	r3, [r1, #8]
 800ccb6:	4620      	mov	r0, r4
 800ccb8:	f001 fafc 	bl	800e2b4 <_Bfree>
 800ccbc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ccbe:	2200      	movs	r2, #0
 800ccc0:	601a      	str	r2, [r3, #0]
 800ccc2:	1e3b      	subs	r3, r7, #0
 800ccc4:	bfbb      	ittet	lt
 800ccc6:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800ccca:	9301      	strlt	r3, [sp, #4]
 800cccc:	2300      	movge	r3, #0
 800ccce:	2201      	movlt	r2, #1
 800ccd0:	bfac      	ite	ge
 800ccd2:	f8c8 3000 	strge.w	r3, [r8]
 800ccd6:	f8c8 2000 	strlt.w	r2, [r8]
 800ccda:	4baf      	ldr	r3, [pc, #700]	; (800cf98 <_dtoa_r+0x320>)
 800ccdc:	f8dd 8004 	ldr.w	r8, [sp, #4]
 800cce0:	ea33 0308 	bics.w	r3, r3, r8
 800cce4:	d114      	bne.n	800cd10 <_dtoa_r+0x98>
 800cce6:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cce8:	f242 730f 	movw	r3, #9999	; 0x270f
 800ccec:	6013      	str	r3, [r2, #0]
 800ccee:	9b00      	ldr	r3, [sp, #0]
 800ccf0:	b923      	cbnz	r3, 800ccfc <_dtoa_r+0x84>
 800ccf2:	f3c8 0013 	ubfx	r0, r8, #0, #20
 800ccf6:	2800      	cmp	r0, #0
 800ccf8:	f000 8542 	beq.w	800d780 <_dtoa_r+0xb08>
 800ccfc:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800ccfe:	f8df b2ac 	ldr.w	fp, [pc, #684]	; 800cfac <_dtoa_r+0x334>
 800cd02:	2b00      	cmp	r3, #0
 800cd04:	f000 8544 	beq.w	800d790 <_dtoa_r+0xb18>
 800cd08:	f10b 0303 	add.w	r3, fp, #3
 800cd0c:	f000 bd3e 	b.w	800d78c <_dtoa_r+0xb14>
 800cd10:	e9dd 6700 	ldrd	r6, r7, [sp]
 800cd14:	2200      	movs	r2, #0
 800cd16:	2300      	movs	r3, #0
 800cd18:	4630      	mov	r0, r6
 800cd1a:	4639      	mov	r1, r7
 800cd1c:	f7f3 fed4 	bl	8000ac8 <__aeabi_dcmpeq>
 800cd20:	4681      	mov	r9, r0
 800cd22:	b168      	cbz	r0, 800cd40 <_dtoa_r+0xc8>
 800cd24:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800cd26:	2301      	movs	r3, #1
 800cd28:	6013      	str	r3, [r2, #0]
 800cd2a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cd2c:	2b00      	cmp	r3, #0
 800cd2e:	f000 8524 	beq.w	800d77a <_dtoa_r+0xb02>
 800cd32:	4b9a      	ldr	r3, [pc, #616]	; (800cf9c <_dtoa_r+0x324>)
 800cd34:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800cd36:	f103 3bff 	add.w	fp, r3, #4294967295
 800cd3a:	6013      	str	r3, [r2, #0]
 800cd3c:	f000 bd28 	b.w	800d790 <_dtoa_r+0xb18>
 800cd40:	aa14      	add	r2, sp, #80	; 0x50
 800cd42:	a915      	add	r1, sp, #84	; 0x54
 800cd44:	ec47 6b10 	vmov	d0, r6, r7
 800cd48:	4620      	mov	r0, r4
 800cd4a:	f001 fdc1 	bl	800e8d0 <__d2b>
 800cd4e:	f3c8 550a 	ubfx	r5, r8, #20, #11
 800cd52:	9004      	str	r0, [sp, #16]
 800cd54:	2d00      	cmp	r5, #0
 800cd56:	d07c      	beq.n	800ce52 <_dtoa_r+0x1da>
 800cd58:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800cd5c:	f043 5b7f 	orr.w	fp, r3, #1069547520	; 0x3fc00000
 800cd60:	46b2      	mov	sl, r6
 800cd62:	f44b 1b40 	orr.w	fp, fp, #3145728	; 0x300000
 800cd66:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800cd6a:	f8cd 904c 	str.w	r9, [sp, #76]	; 0x4c
 800cd6e:	2200      	movs	r2, #0
 800cd70:	4b8b      	ldr	r3, [pc, #556]	; (800cfa0 <_dtoa_r+0x328>)
 800cd72:	4650      	mov	r0, sl
 800cd74:	4659      	mov	r1, fp
 800cd76:	f7f3 fa87 	bl	8000288 <__aeabi_dsub>
 800cd7a:	a381      	add	r3, pc, #516	; (adr r3, 800cf80 <_dtoa_r+0x308>)
 800cd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd80:	f7f3 fc3a 	bl	80005f8 <__aeabi_dmul>
 800cd84:	a380      	add	r3, pc, #512	; (adr r3, 800cf88 <_dtoa_r+0x310>)
 800cd86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd8a:	f7f3 fa7f 	bl	800028c <__adddf3>
 800cd8e:	4606      	mov	r6, r0
 800cd90:	4628      	mov	r0, r5
 800cd92:	460f      	mov	r7, r1
 800cd94:	f7f3 fbc6 	bl	8000524 <__aeabi_i2d>
 800cd98:	a37d      	add	r3, pc, #500	; (adr r3, 800cf90 <_dtoa_r+0x318>)
 800cd9a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cd9e:	f7f3 fc2b 	bl	80005f8 <__aeabi_dmul>
 800cda2:	4602      	mov	r2, r0
 800cda4:	460b      	mov	r3, r1
 800cda6:	4630      	mov	r0, r6
 800cda8:	4639      	mov	r1, r7
 800cdaa:	f7f3 fa6f 	bl	800028c <__adddf3>
 800cdae:	4606      	mov	r6, r0
 800cdb0:	460f      	mov	r7, r1
 800cdb2:	f7f3 fed1 	bl	8000b58 <__aeabi_d2iz>
 800cdb6:	2200      	movs	r2, #0
 800cdb8:	4682      	mov	sl, r0
 800cdba:	2300      	movs	r3, #0
 800cdbc:	4630      	mov	r0, r6
 800cdbe:	4639      	mov	r1, r7
 800cdc0:	f7f3 fe8c 	bl	8000adc <__aeabi_dcmplt>
 800cdc4:	b148      	cbz	r0, 800cdda <_dtoa_r+0x162>
 800cdc6:	4650      	mov	r0, sl
 800cdc8:	f7f3 fbac 	bl	8000524 <__aeabi_i2d>
 800cdcc:	4632      	mov	r2, r6
 800cdce:	463b      	mov	r3, r7
 800cdd0:	f7f3 fe7a 	bl	8000ac8 <__aeabi_dcmpeq>
 800cdd4:	b908      	cbnz	r0, 800cdda <_dtoa_r+0x162>
 800cdd6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cdda:	f1ba 0f16 	cmp.w	sl, #22
 800cdde:	d859      	bhi.n	800ce94 <_dtoa_r+0x21c>
 800cde0:	4970      	ldr	r1, [pc, #448]	; (800cfa4 <_dtoa_r+0x32c>)
 800cde2:	eb01 01ca 	add.w	r1, r1, sl, lsl #3
 800cde6:	e9dd 2300 	ldrd	r2, r3, [sp]
 800cdea:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cdee:	f7f3 fe93 	bl	8000b18 <__aeabi_dcmpgt>
 800cdf2:	2800      	cmp	r0, #0
 800cdf4:	d050      	beq.n	800ce98 <_dtoa_r+0x220>
 800cdf6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800cdfa:	2300      	movs	r3, #0
 800cdfc:	930f      	str	r3, [sp, #60]	; 0x3c
 800cdfe:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800ce00:	1b5d      	subs	r5, r3, r5
 800ce02:	f1b5 0801 	subs.w	r8, r5, #1
 800ce06:	bf49      	itett	mi
 800ce08:	f1c5 0301 	rsbmi	r3, r5, #1
 800ce0c:	2300      	movpl	r3, #0
 800ce0e:	9305      	strmi	r3, [sp, #20]
 800ce10:	f04f 0800 	movmi.w	r8, #0
 800ce14:	bf58      	it	pl
 800ce16:	9305      	strpl	r3, [sp, #20]
 800ce18:	f1ba 0f00 	cmp.w	sl, #0
 800ce1c:	db3e      	blt.n	800ce9c <_dtoa_r+0x224>
 800ce1e:	2300      	movs	r3, #0
 800ce20:	44d0      	add	r8, sl
 800ce22:	f8cd a038 	str.w	sl, [sp, #56]	; 0x38
 800ce26:	9307      	str	r3, [sp, #28]
 800ce28:	9b06      	ldr	r3, [sp, #24]
 800ce2a:	2b09      	cmp	r3, #9
 800ce2c:	f200 8090 	bhi.w	800cf50 <_dtoa_r+0x2d8>
 800ce30:	2b05      	cmp	r3, #5
 800ce32:	bfc4      	itt	gt
 800ce34:	3b04      	subgt	r3, #4
 800ce36:	9306      	strgt	r3, [sp, #24]
 800ce38:	9b06      	ldr	r3, [sp, #24]
 800ce3a:	f1a3 0302 	sub.w	r3, r3, #2
 800ce3e:	bfcc      	ite	gt
 800ce40:	2500      	movgt	r5, #0
 800ce42:	2501      	movle	r5, #1
 800ce44:	2b03      	cmp	r3, #3
 800ce46:	f200 808f 	bhi.w	800cf68 <_dtoa_r+0x2f0>
 800ce4a:	e8df f003 	tbb	[pc, r3]
 800ce4e:	7f7d      	.short	0x7f7d
 800ce50:	7131      	.short	0x7131
 800ce52:	e9dd 5314 	ldrd	r5, r3, [sp, #80]	; 0x50
 800ce56:	441d      	add	r5, r3
 800ce58:	f205 4032 	addw	r0, r5, #1074	; 0x432
 800ce5c:	2820      	cmp	r0, #32
 800ce5e:	dd13      	ble.n	800ce88 <_dtoa_r+0x210>
 800ce60:	f1c0 0040 	rsb	r0, r0, #64	; 0x40
 800ce64:	9b00      	ldr	r3, [sp, #0]
 800ce66:	fa08 f800 	lsl.w	r8, r8, r0
 800ce6a:	f205 4012 	addw	r0, r5, #1042	; 0x412
 800ce6e:	fa23 f000 	lsr.w	r0, r3, r0
 800ce72:	ea48 0000 	orr.w	r0, r8, r0
 800ce76:	f7f3 fb45 	bl	8000504 <__aeabi_ui2d>
 800ce7a:	2301      	movs	r3, #1
 800ce7c:	4682      	mov	sl, r0
 800ce7e:	f1a1 7bf8 	sub.w	fp, r1, #32505856	; 0x1f00000
 800ce82:	3d01      	subs	r5, #1
 800ce84:	9313      	str	r3, [sp, #76]	; 0x4c
 800ce86:	e772      	b.n	800cd6e <_dtoa_r+0xf6>
 800ce88:	9b00      	ldr	r3, [sp, #0]
 800ce8a:	f1c0 0020 	rsb	r0, r0, #32
 800ce8e:	fa03 f000 	lsl.w	r0, r3, r0
 800ce92:	e7f0      	b.n	800ce76 <_dtoa_r+0x1fe>
 800ce94:	2301      	movs	r3, #1
 800ce96:	e7b1      	b.n	800cdfc <_dtoa_r+0x184>
 800ce98:	900f      	str	r0, [sp, #60]	; 0x3c
 800ce9a:	e7b0      	b.n	800cdfe <_dtoa_r+0x186>
 800ce9c:	9b05      	ldr	r3, [sp, #20]
 800ce9e:	eba3 030a 	sub.w	r3, r3, sl
 800cea2:	9305      	str	r3, [sp, #20]
 800cea4:	f1ca 0300 	rsb	r3, sl, #0
 800cea8:	9307      	str	r3, [sp, #28]
 800ceaa:	2300      	movs	r3, #0
 800ceac:	930e      	str	r3, [sp, #56]	; 0x38
 800ceae:	e7bb      	b.n	800ce28 <_dtoa_r+0x1b0>
 800ceb0:	2301      	movs	r3, #1
 800ceb2:	930a      	str	r3, [sp, #40]	; 0x28
 800ceb4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800ceb6:	2b00      	cmp	r3, #0
 800ceb8:	dd59      	ble.n	800cf6e <_dtoa_r+0x2f6>
 800ceba:	9302      	str	r3, [sp, #8]
 800cebc:	4699      	mov	r9, r3
 800cebe:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800cec0:	2200      	movs	r2, #0
 800cec2:	6072      	str	r2, [r6, #4]
 800cec4:	2204      	movs	r2, #4
 800cec6:	f102 0014 	add.w	r0, r2, #20
 800ceca:	4298      	cmp	r0, r3
 800cecc:	6871      	ldr	r1, [r6, #4]
 800cece:	d953      	bls.n	800cf78 <_dtoa_r+0x300>
 800ced0:	4620      	mov	r0, r4
 800ced2:	f001 f9bb 	bl	800e24c <_Balloc>
 800ced6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800ced8:	6030      	str	r0, [r6, #0]
 800ceda:	f1b9 0f0e 	cmp.w	r9, #14
 800cede:	f8d3 b000 	ldr.w	fp, [r3]
 800cee2:	f200 80e6 	bhi.w	800d0b2 <_dtoa_r+0x43a>
 800cee6:	2d00      	cmp	r5, #0
 800cee8:	f000 80e3 	beq.w	800d0b2 <_dtoa_r+0x43a>
 800ceec:	ed9d 7b00 	vldr	d7, [sp]
 800cef0:	f1ba 0f00 	cmp.w	sl, #0
 800cef4:	ed8d 7b10 	vstr	d7, [sp, #64]	; 0x40
 800cef8:	dd74      	ble.n	800cfe4 <_dtoa_r+0x36c>
 800cefa:	4a2a      	ldr	r2, [pc, #168]	; (800cfa4 <_dtoa_r+0x32c>)
 800cefc:	f00a 030f 	and.w	r3, sl, #15
 800cf00:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800cf04:	ed93 7b00 	vldr	d7, [r3]
 800cf08:	ea4f 162a 	mov.w	r6, sl, asr #4
 800cf0c:	06f0      	lsls	r0, r6, #27
 800cf0e:	ed8d 7b08 	vstr	d7, [sp, #32]
 800cf12:	d565      	bpl.n	800cfe0 <_dtoa_r+0x368>
 800cf14:	4b24      	ldr	r3, [pc, #144]	; (800cfa8 <_dtoa_r+0x330>)
 800cf16:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800cf1a:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800cf1e:	f7f3 fc95 	bl	800084c <__aeabi_ddiv>
 800cf22:	e9cd 0100 	strd	r0, r1, [sp]
 800cf26:	f006 060f 	and.w	r6, r6, #15
 800cf2a:	2503      	movs	r5, #3
 800cf2c:	4f1e      	ldr	r7, [pc, #120]	; (800cfa8 <_dtoa_r+0x330>)
 800cf2e:	e04c      	b.n	800cfca <_dtoa_r+0x352>
 800cf30:	2301      	movs	r3, #1
 800cf32:	930a      	str	r3, [sp, #40]	; 0x28
 800cf34:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800cf36:	4453      	add	r3, sl
 800cf38:	f103 0901 	add.w	r9, r3, #1
 800cf3c:	9302      	str	r3, [sp, #8]
 800cf3e:	464b      	mov	r3, r9
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	bfb8      	it	lt
 800cf44:	2301      	movlt	r3, #1
 800cf46:	e7ba      	b.n	800cebe <_dtoa_r+0x246>
 800cf48:	2300      	movs	r3, #0
 800cf4a:	e7b2      	b.n	800ceb2 <_dtoa_r+0x23a>
 800cf4c:	2300      	movs	r3, #0
 800cf4e:	e7f0      	b.n	800cf32 <_dtoa_r+0x2ba>
 800cf50:	2501      	movs	r5, #1
 800cf52:	2300      	movs	r3, #0
 800cf54:	9306      	str	r3, [sp, #24]
 800cf56:	950a      	str	r5, [sp, #40]	; 0x28
 800cf58:	f04f 33ff 	mov.w	r3, #4294967295
 800cf5c:	9302      	str	r3, [sp, #8]
 800cf5e:	4699      	mov	r9, r3
 800cf60:	2200      	movs	r2, #0
 800cf62:	2312      	movs	r3, #18
 800cf64:	920b      	str	r2, [sp, #44]	; 0x2c
 800cf66:	e7aa      	b.n	800cebe <_dtoa_r+0x246>
 800cf68:	2301      	movs	r3, #1
 800cf6a:	930a      	str	r3, [sp, #40]	; 0x28
 800cf6c:	e7f4      	b.n	800cf58 <_dtoa_r+0x2e0>
 800cf6e:	2301      	movs	r3, #1
 800cf70:	9302      	str	r3, [sp, #8]
 800cf72:	4699      	mov	r9, r3
 800cf74:	461a      	mov	r2, r3
 800cf76:	e7f5      	b.n	800cf64 <_dtoa_r+0x2ec>
 800cf78:	3101      	adds	r1, #1
 800cf7a:	6071      	str	r1, [r6, #4]
 800cf7c:	0052      	lsls	r2, r2, #1
 800cf7e:	e7a2      	b.n	800cec6 <_dtoa_r+0x24e>
 800cf80:	636f4361 	.word	0x636f4361
 800cf84:	3fd287a7 	.word	0x3fd287a7
 800cf88:	8b60c8b3 	.word	0x8b60c8b3
 800cf8c:	3fc68a28 	.word	0x3fc68a28
 800cf90:	509f79fb 	.word	0x509f79fb
 800cf94:	3fd34413 	.word	0x3fd34413
 800cf98:	7ff00000 	.word	0x7ff00000
 800cf9c:	0800f3cd 	.word	0x0800f3cd
 800cfa0:	3ff80000 	.word	0x3ff80000
 800cfa4:	0800f4f0 	.word	0x0800f4f0
 800cfa8:	0800f4c8 	.word	0x0800f4c8
 800cfac:	0800f451 	.word	0x0800f451
 800cfb0:	07f1      	lsls	r1, r6, #31
 800cfb2:	d508      	bpl.n	800cfc6 <_dtoa_r+0x34e>
 800cfb4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 800cfb8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800cfbc:	f7f3 fb1c 	bl	80005f8 <__aeabi_dmul>
 800cfc0:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800cfc4:	3501      	adds	r5, #1
 800cfc6:	1076      	asrs	r6, r6, #1
 800cfc8:	3708      	adds	r7, #8
 800cfca:	2e00      	cmp	r6, #0
 800cfcc:	d1f0      	bne.n	800cfb0 <_dtoa_r+0x338>
 800cfce:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800cfd2:	e9dd 0100 	ldrd	r0, r1, [sp]
 800cfd6:	f7f3 fc39 	bl	800084c <__aeabi_ddiv>
 800cfda:	e9cd 0100 	strd	r0, r1, [sp]
 800cfde:	e01a      	b.n	800d016 <_dtoa_r+0x39e>
 800cfe0:	2502      	movs	r5, #2
 800cfe2:	e7a3      	b.n	800cf2c <_dtoa_r+0x2b4>
 800cfe4:	f000 80a0 	beq.w	800d128 <_dtoa_r+0x4b0>
 800cfe8:	f1ca 0600 	rsb	r6, sl, #0
 800cfec:	4b9f      	ldr	r3, [pc, #636]	; (800d26c <_dtoa_r+0x5f4>)
 800cfee:	4fa0      	ldr	r7, [pc, #640]	; (800d270 <_dtoa_r+0x5f8>)
 800cff0:	f006 020f 	and.w	r2, r6, #15
 800cff4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800cff8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800cffc:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	; 0x40
 800d000:	f7f3 fafa 	bl	80005f8 <__aeabi_dmul>
 800d004:	e9cd 0100 	strd	r0, r1, [sp]
 800d008:	1136      	asrs	r6, r6, #4
 800d00a:	2300      	movs	r3, #0
 800d00c:	2502      	movs	r5, #2
 800d00e:	2e00      	cmp	r6, #0
 800d010:	d17f      	bne.n	800d112 <_dtoa_r+0x49a>
 800d012:	2b00      	cmp	r3, #0
 800d014:	d1e1      	bne.n	800cfda <_dtoa_r+0x362>
 800d016:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d018:	2b00      	cmp	r3, #0
 800d01a:	f000 8087 	beq.w	800d12c <_dtoa_r+0x4b4>
 800d01e:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d022:	2200      	movs	r2, #0
 800d024:	4b93      	ldr	r3, [pc, #588]	; (800d274 <_dtoa_r+0x5fc>)
 800d026:	4630      	mov	r0, r6
 800d028:	4639      	mov	r1, r7
 800d02a:	f7f3 fd57 	bl	8000adc <__aeabi_dcmplt>
 800d02e:	2800      	cmp	r0, #0
 800d030:	d07c      	beq.n	800d12c <_dtoa_r+0x4b4>
 800d032:	f1b9 0f00 	cmp.w	r9, #0
 800d036:	d079      	beq.n	800d12c <_dtoa_r+0x4b4>
 800d038:	9b02      	ldr	r3, [sp, #8]
 800d03a:	2b00      	cmp	r3, #0
 800d03c:	dd35      	ble.n	800d0aa <_dtoa_r+0x432>
 800d03e:	f10a 33ff 	add.w	r3, sl, #4294967295
 800d042:	9308      	str	r3, [sp, #32]
 800d044:	4639      	mov	r1, r7
 800d046:	2200      	movs	r2, #0
 800d048:	4b8b      	ldr	r3, [pc, #556]	; (800d278 <_dtoa_r+0x600>)
 800d04a:	4630      	mov	r0, r6
 800d04c:	f7f3 fad4 	bl	80005f8 <__aeabi_dmul>
 800d050:	e9cd 0100 	strd	r0, r1, [sp]
 800d054:	9f02      	ldr	r7, [sp, #8]
 800d056:	3501      	adds	r5, #1
 800d058:	4628      	mov	r0, r5
 800d05a:	f7f3 fa63 	bl	8000524 <__aeabi_i2d>
 800d05e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d062:	f7f3 fac9 	bl	80005f8 <__aeabi_dmul>
 800d066:	2200      	movs	r2, #0
 800d068:	4b84      	ldr	r3, [pc, #528]	; (800d27c <_dtoa_r+0x604>)
 800d06a:	f7f3 f90f 	bl	800028c <__adddf3>
 800d06e:	4605      	mov	r5, r0
 800d070:	f1a1 7650 	sub.w	r6, r1, #54525952	; 0x3400000
 800d074:	2f00      	cmp	r7, #0
 800d076:	d15d      	bne.n	800d134 <_dtoa_r+0x4bc>
 800d078:	2200      	movs	r2, #0
 800d07a:	4b81      	ldr	r3, [pc, #516]	; (800d280 <_dtoa_r+0x608>)
 800d07c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d080:	f7f3 f902 	bl	8000288 <__aeabi_dsub>
 800d084:	462a      	mov	r2, r5
 800d086:	4633      	mov	r3, r6
 800d088:	e9cd 0100 	strd	r0, r1, [sp]
 800d08c:	f7f3 fd44 	bl	8000b18 <__aeabi_dcmpgt>
 800d090:	2800      	cmp	r0, #0
 800d092:	f040 8288 	bne.w	800d5a6 <_dtoa_r+0x92e>
 800d096:	462a      	mov	r2, r5
 800d098:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800d09c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d0a0:	f7f3 fd1c 	bl	8000adc <__aeabi_dcmplt>
 800d0a4:	2800      	cmp	r0, #0
 800d0a6:	f040 827c 	bne.w	800d5a2 <_dtoa_r+0x92a>
 800d0aa:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800d0ae:	e9cd 2300 	strd	r2, r3, [sp]
 800d0b2:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800d0b4:	2b00      	cmp	r3, #0
 800d0b6:	f2c0 8150 	blt.w	800d35a <_dtoa_r+0x6e2>
 800d0ba:	f1ba 0f0e 	cmp.w	sl, #14
 800d0be:	f300 814c 	bgt.w	800d35a <_dtoa_r+0x6e2>
 800d0c2:	4b6a      	ldr	r3, [pc, #424]	; (800d26c <_dtoa_r+0x5f4>)
 800d0c4:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800d0c8:	ed93 7b00 	vldr	d7, [r3]
 800d0cc:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d0ce:	2b00      	cmp	r3, #0
 800d0d0:	ed8d 7b02 	vstr	d7, [sp, #8]
 800d0d4:	f280 80d8 	bge.w	800d288 <_dtoa_r+0x610>
 800d0d8:	f1b9 0f00 	cmp.w	r9, #0
 800d0dc:	f300 80d4 	bgt.w	800d288 <_dtoa_r+0x610>
 800d0e0:	f040 825e 	bne.w	800d5a0 <_dtoa_r+0x928>
 800d0e4:	2200      	movs	r2, #0
 800d0e6:	4b66      	ldr	r3, [pc, #408]	; (800d280 <_dtoa_r+0x608>)
 800d0e8:	ec51 0b17 	vmov	r0, r1, d7
 800d0ec:	f7f3 fa84 	bl	80005f8 <__aeabi_dmul>
 800d0f0:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d0f4:	f7f3 fd06 	bl	8000b04 <__aeabi_dcmpge>
 800d0f8:	464f      	mov	r7, r9
 800d0fa:	464e      	mov	r6, r9
 800d0fc:	2800      	cmp	r0, #0
 800d0fe:	f040 8234 	bne.w	800d56a <_dtoa_r+0x8f2>
 800d102:	2331      	movs	r3, #49	; 0x31
 800d104:	f10b 0501 	add.w	r5, fp, #1
 800d108:	f88b 3000 	strb.w	r3, [fp]
 800d10c:	f10a 0a01 	add.w	sl, sl, #1
 800d110:	e22f      	b.n	800d572 <_dtoa_r+0x8fa>
 800d112:	07f2      	lsls	r2, r6, #31
 800d114:	d505      	bpl.n	800d122 <_dtoa_r+0x4aa>
 800d116:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d11a:	f7f3 fa6d 	bl	80005f8 <__aeabi_dmul>
 800d11e:	3501      	adds	r5, #1
 800d120:	2301      	movs	r3, #1
 800d122:	1076      	asrs	r6, r6, #1
 800d124:	3708      	adds	r7, #8
 800d126:	e772      	b.n	800d00e <_dtoa_r+0x396>
 800d128:	2502      	movs	r5, #2
 800d12a:	e774      	b.n	800d016 <_dtoa_r+0x39e>
 800d12c:	f8cd a020 	str.w	sl, [sp, #32]
 800d130:	464f      	mov	r7, r9
 800d132:	e791      	b.n	800d058 <_dtoa_r+0x3e0>
 800d134:	4b4d      	ldr	r3, [pc, #308]	; (800d26c <_dtoa_r+0x5f4>)
 800d136:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800d13a:	e953 0102 	ldrd	r0, r1, [r3, #-8]
 800d13e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d140:	2b00      	cmp	r3, #0
 800d142:	d047      	beq.n	800d1d4 <_dtoa_r+0x55c>
 800d144:	4602      	mov	r2, r0
 800d146:	460b      	mov	r3, r1
 800d148:	2000      	movs	r0, #0
 800d14a:	494e      	ldr	r1, [pc, #312]	; (800d284 <_dtoa_r+0x60c>)
 800d14c:	f7f3 fb7e 	bl	800084c <__aeabi_ddiv>
 800d150:	462a      	mov	r2, r5
 800d152:	4633      	mov	r3, r6
 800d154:	f7f3 f898 	bl	8000288 <__aeabi_dsub>
 800d158:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d15c:	465d      	mov	r5, fp
 800d15e:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d162:	f7f3 fcf9 	bl	8000b58 <__aeabi_d2iz>
 800d166:	4606      	mov	r6, r0
 800d168:	f7f3 f9dc 	bl	8000524 <__aeabi_i2d>
 800d16c:	4602      	mov	r2, r0
 800d16e:	460b      	mov	r3, r1
 800d170:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d174:	f7f3 f888 	bl	8000288 <__aeabi_dsub>
 800d178:	3630      	adds	r6, #48	; 0x30
 800d17a:	f805 6b01 	strb.w	r6, [r5], #1
 800d17e:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d182:	e9cd 0100 	strd	r0, r1, [sp]
 800d186:	f7f3 fca9 	bl	8000adc <__aeabi_dcmplt>
 800d18a:	2800      	cmp	r0, #0
 800d18c:	d163      	bne.n	800d256 <_dtoa_r+0x5de>
 800d18e:	e9dd 2300 	ldrd	r2, r3, [sp]
 800d192:	2000      	movs	r0, #0
 800d194:	4937      	ldr	r1, [pc, #220]	; (800d274 <_dtoa_r+0x5fc>)
 800d196:	f7f3 f877 	bl	8000288 <__aeabi_dsub>
 800d19a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d19e:	f7f3 fc9d 	bl	8000adc <__aeabi_dcmplt>
 800d1a2:	2800      	cmp	r0, #0
 800d1a4:	f040 80b7 	bne.w	800d316 <_dtoa_r+0x69e>
 800d1a8:	eba5 030b 	sub.w	r3, r5, fp
 800d1ac:	429f      	cmp	r7, r3
 800d1ae:	f77f af7c 	ble.w	800d0aa <_dtoa_r+0x432>
 800d1b2:	2200      	movs	r2, #0
 800d1b4:	4b30      	ldr	r3, [pc, #192]	; (800d278 <_dtoa_r+0x600>)
 800d1b6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d1ba:	f7f3 fa1d 	bl	80005f8 <__aeabi_dmul>
 800d1be:	2200      	movs	r2, #0
 800d1c0:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d1c4:	4b2c      	ldr	r3, [pc, #176]	; (800d278 <_dtoa_r+0x600>)
 800d1c6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1ca:	f7f3 fa15 	bl	80005f8 <__aeabi_dmul>
 800d1ce:	e9cd 0100 	strd	r0, r1, [sp]
 800d1d2:	e7c4      	b.n	800d15e <_dtoa_r+0x4e6>
 800d1d4:	462a      	mov	r2, r5
 800d1d6:	4633      	mov	r3, r6
 800d1d8:	f7f3 fa0e 	bl	80005f8 <__aeabi_dmul>
 800d1dc:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d1e0:	eb0b 0507 	add.w	r5, fp, r7
 800d1e4:	465e      	mov	r6, fp
 800d1e6:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1ea:	f7f3 fcb5 	bl	8000b58 <__aeabi_d2iz>
 800d1ee:	4607      	mov	r7, r0
 800d1f0:	f7f3 f998 	bl	8000524 <__aeabi_i2d>
 800d1f4:	3730      	adds	r7, #48	; 0x30
 800d1f6:	4602      	mov	r2, r0
 800d1f8:	460b      	mov	r3, r1
 800d1fa:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d1fe:	f7f3 f843 	bl	8000288 <__aeabi_dsub>
 800d202:	f806 7b01 	strb.w	r7, [r6], #1
 800d206:	42ae      	cmp	r6, r5
 800d208:	e9cd 0100 	strd	r0, r1, [sp]
 800d20c:	f04f 0200 	mov.w	r2, #0
 800d210:	d126      	bne.n	800d260 <_dtoa_r+0x5e8>
 800d212:	4b1c      	ldr	r3, [pc, #112]	; (800d284 <_dtoa_r+0x60c>)
 800d214:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d218:	f7f3 f838 	bl	800028c <__adddf3>
 800d21c:	4602      	mov	r2, r0
 800d21e:	460b      	mov	r3, r1
 800d220:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d224:	f7f3 fc78 	bl	8000b18 <__aeabi_dcmpgt>
 800d228:	2800      	cmp	r0, #0
 800d22a:	d174      	bne.n	800d316 <_dtoa_r+0x69e>
 800d22c:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	; 0x30
 800d230:	2000      	movs	r0, #0
 800d232:	4914      	ldr	r1, [pc, #80]	; (800d284 <_dtoa_r+0x60c>)
 800d234:	f7f3 f828 	bl	8000288 <__aeabi_dsub>
 800d238:	4602      	mov	r2, r0
 800d23a:	460b      	mov	r3, r1
 800d23c:	e9dd 0100 	ldrd	r0, r1, [sp]
 800d240:	f7f3 fc4c 	bl	8000adc <__aeabi_dcmplt>
 800d244:	2800      	cmp	r0, #0
 800d246:	f43f af30 	beq.w	800d0aa <_dtoa_r+0x432>
 800d24a:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d24e:	2b30      	cmp	r3, #48	; 0x30
 800d250:	f105 32ff 	add.w	r2, r5, #4294967295
 800d254:	d002      	beq.n	800d25c <_dtoa_r+0x5e4>
 800d256:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d25a:	e04a      	b.n	800d2f2 <_dtoa_r+0x67a>
 800d25c:	4615      	mov	r5, r2
 800d25e:	e7f4      	b.n	800d24a <_dtoa_r+0x5d2>
 800d260:	4b05      	ldr	r3, [pc, #20]	; (800d278 <_dtoa_r+0x600>)
 800d262:	f7f3 f9c9 	bl	80005f8 <__aeabi_dmul>
 800d266:	e9cd 0100 	strd	r0, r1, [sp]
 800d26a:	e7bc      	b.n	800d1e6 <_dtoa_r+0x56e>
 800d26c:	0800f4f0 	.word	0x0800f4f0
 800d270:	0800f4c8 	.word	0x0800f4c8
 800d274:	3ff00000 	.word	0x3ff00000
 800d278:	40240000 	.word	0x40240000
 800d27c:	401c0000 	.word	0x401c0000
 800d280:	40140000 	.word	0x40140000
 800d284:	3fe00000 	.word	0x3fe00000
 800d288:	e9dd 6700 	ldrd	r6, r7, [sp]
 800d28c:	465d      	mov	r5, fp
 800d28e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d292:	4630      	mov	r0, r6
 800d294:	4639      	mov	r1, r7
 800d296:	f7f3 fad9 	bl	800084c <__aeabi_ddiv>
 800d29a:	f7f3 fc5d 	bl	8000b58 <__aeabi_d2iz>
 800d29e:	4680      	mov	r8, r0
 800d2a0:	f7f3 f940 	bl	8000524 <__aeabi_i2d>
 800d2a4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2a8:	f7f3 f9a6 	bl	80005f8 <__aeabi_dmul>
 800d2ac:	4602      	mov	r2, r0
 800d2ae:	460b      	mov	r3, r1
 800d2b0:	4630      	mov	r0, r6
 800d2b2:	4639      	mov	r1, r7
 800d2b4:	f108 0630 	add.w	r6, r8, #48	; 0x30
 800d2b8:	f7f2 ffe6 	bl	8000288 <__aeabi_dsub>
 800d2bc:	f805 6b01 	strb.w	r6, [r5], #1
 800d2c0:	eba5 060b 	sub.w	r6, r5, fp
 800d2c4:	45b1      	cmp	r9, r6
 800d2c6:	4602      	mov	r2, r0
 800d2c8:	460b      	mov	r3, r1
 800d2ca:	d139      	bne.n	800d340 <_dtoa_r+0x6c8>
 800d2cc:	f7f2 ffde 	bl	800028c <__adddf3>
 800d2d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2d4:	4606      	mov	r6, r0
 800d2d6:	460f      	mov	r7, r1
 800d2d8:	f7f3 fc1e 	bl	8000b18 <__aeabi_dcmpgt>
 800d2dc:	b9c8      	cbnz	r0, 800d312 <_dtoa_r+0x69a>
 800d2de:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800d2e2:	4630      	mov	r0, r6
 800d2e4:	4639      	mov	r1, r7
 800d2e6:	f7f3 fbef 	bl	8000ac8 <__aeabi_dcmpeq>
 800d2ea:	b110      	cbz	r0, 800d2f2 <_dtoa_r+0x67a>
 800d2ec:	f018 0f01 	tst.w	r8, #1
 800d2f0:	d10f      	bne.n	800d312 <_dtoa_r+0x69a>
 800d2f2:	9904      	ldr	r1, [sp, #16]
 800d2f4:	4620      	mov	r0, r4
 800d2f6:	f000 ffdd 	bl	800e2b4 <_Bfree>
 800d2fa:	2300      	movs	r3, #0
 800d2fc:	9a12      	ldr	r2, [sp, #72]	; 0x48
 800d2fe:	702b      	strb	r3, [r5, #0]
 800d300:	f10a 0301 	add.w	r3, sl, #1
 800d304:	6013      	str	r3, [r2, #0]
 800d306:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d308:	2b00      	cmp	r3, #0
 800d30a:	f000 8241 	beq.w	800d790 <_dtoa_r+0xb18>
 800d30e:	601d      	str	r5, [r3, #0]
 800d310:	e23e      	b.n	800d790 <_dtoa_r+0xb18>
 800d312:	f8cd a020 	str.w	sl, [sp, #32]
 800d316:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800d31a:	2a39      	cmp	r2, #57	; 0x39
 800d31c:	f105 33ff 	add.w	r3, r5, #4294967295
 800d320:	d108      	bne.n	800d334 <_dtoa_r+0x6bc>
 800d322:	459b      	cmp	fp, r3
 800d324:	d10a      	bne.n	800d33c <_dtoa_r+0x6c4>
 800d326:	9b08      	ldr	r3, [sp, #32]
 800d328:	3301      	adds	r3, #1
 800d32a:	9308      	str	r3, [sp, #32]
 800d32c:	2330      	movs	r3, #48	; 0x30
 800d32e:	f88b 3000 	strb.w	r3, [fp]
 800d332:	465b      	mov	r3, fp
 800d334:	781a      	ldrb	r2, [r3, #0]
 800d336:	3201      	adds	r2, #1
 800d338:	701a      	strb	r2, [r3, #0]
 800d33a:	e78c      	b.n	800d256 <_dtoa_r+0x5de>
 800d33c:	461d      	mov	r5, r3
 800d33e:	e7ea      	b.n	800d316 <_dtoa_r+0x69e>
 800d340:	2200      	movs	r2, #0
 800d342:	4b9b      	ldr	r3, [pc, #620]	; (800d5b0 <_dtoa_r+0x938>)
 800d344:	f7f3 f958 	bl	80005f8 <__aeabi_dmul>
 800d348:	2200      	movs	r2, #0
 800d34a:	2300      	movs	r3, #0
 800d34c:	4606      	mov	r6, r0
 800d34e:	460f      	mov	r7, r1
 800d350:	f7f3 fbba 	bl	8000ac8 <__aeabi_dcmpeq>
 800d354:	2800      	cmp	r0, #0
 800d356:	d09a      	beq.n	800d28e <_dtoa_r+0x616>
 800d358:	e7cb      	b.n	800d2f2 <_dtoa_r+0x67a>
 800d35a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800d35c:	2a00      	cmp	r2, #0
 800d35e:	f000 808b 	beq.w	800d478 <_dtoa_r+0x800>
 800d362:	9a06      	ldr	r2, [sp, #24]
 800d364:	2a01      	cmp	r2, #1
 800d366:	dc6e      	bgt.n	800d446 <_dtoa_r+0x7ce>
 800d368:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 800d36a:	2a00      	cmp	r2, #0
 800d36c:	d067      	beq.n	800d43e <_dtoa_r+0x7c6>
 800d36e:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800d372:	9f07      	ldr	r7, [sp, #28]
 800d374:	9d05      	ldr	r5, [sp, #20]
 800d376:	9a05      	ldr	r2, [sp, #20]
 800d378:	2101      	movs	r1, #1
 800d37a:	441a      	add	r2, r3
 800d37c:	4620      	mov	r0, r4
 800d37e:	9205      	str	r2, [sp, #20]
 800d380:	4498      	add	r8, r3
 800d382:	f001 f875 	bl	800e470 <__i2b>
 800d386:	4606      	mov	r6, r0
 800d388:	2d00      	cmp	r5, #0
 800d38a:	dd0c      	ble.n	800d3a6 <_dtoa_r+0x72e>
 800d38c:	f1b8 0f00 	cmp.w	r8, #0
 800d390:	dd09      	ble.n	800d3a6 <_dtoa_r+0x72e>
 800d392:	4545      	cmp	r5, r8
 800d394:	9a05      	ldr	r2, [sp, #20]
 800d396:	462b      	mov	r3, r5
 800d398:	bfa8      	it	ge
 800d39a:	4643      	movge	r3, r8
 800d39c:	1ad2      	subs	r2, r2, r3
 800d39e:	9205      	str	r2, [sp, #20]
 800d3a0:	1aed      	subs	r5, r5, r3
 800d3a2:	eba8 0803 	sub.w	r8, r8, r3
 800d3a6:	9b07      	ldr	r3, [sp, #28]
 800d3a8:	b1eb      	cbz	r3, 800d3e6 <_dtoa_r+0x76e>
 800d3aa:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	d067      	beq.n	800d480 <_dtoa_r+0x808>
 800d3b0:	b18f      	cbz	r7, 800d3d6 <_dtoa_r+0x75e>
 800d3b2:	4631      	mov	r1, r6
 800d3b4:	463a      	mov	r2, r7
 800d3b6:	4620      	mov	r0, r4
 800d3b8:	f001 f8fa 	bl	800e5b0 <__pow5mult>
 800d3bc:	9a04      	ldr	r2, [sp, #16]
 800d3be:	4601      	mov	r1, r0
 800d3c0:	4606      	mov	r6, r0
 800d3c2:	4620      	mov	r0, r4
 800d3c4:	f001 f85d 	bl	800e482 <__multiply>
 800d3c8:	9904      	ldr	r1, [sp, #16]
 800d3ca:	9008      	str	r0, [sp, #32]
 800d3cc:	4620      	mov	r0, r4
 800d3ce:	f000 ff71 	bl	800e2b4 <_Bfree>
 800d3d2:	9b08      	ldr	r3, [sp, #32]
 800d3d4:	9304      	str	r3, [sp, #16]
 800d3d6:	9b07      	ldr	r3, [sp, #28]
 800d3d8:	1bda      	subs	r2, r3, r7
 800d3da:	d004      	beq.n	800d3e6 <_dtoa_r+0x76e>
 800d3dc:	9904      	ldr	r1, [sp, #16]
 800d3de:	4620      	mov	r0, r4
 800d3e0:	f001 f8e6 	bl	800e5b0 <__pow5mult>
 800d3e4:	9004      	str	r0, [sp, #16]
 800d3e6:	2101      	movs	r1, #1
 800d3e8:	4620      	mov	r0, r4
 800d3ea:	f001 f841 	bl	800e470 <__i2b>
 800d3ee:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d3f0:	4607      	mov	r7, r0
 800d3f2:	2b00      	cmp	r3, #0
 800d3f4:	f000 81d0 	beq.w	800d798 <_dtoa_r+0xb20>
 800d3f8:	461a      	mov	r2, r3
 800d3fa:	4601      	mov	r1, r0
 800d3fc:	4620      	mov	r0, r4
 800d3fe:	f001 f8d7 	bl	800e5b0 <__pow5mult>
 800d402:	9b06      	ldr	r3, [sp, #24]
 800d404:	2b01      	cmp	r3, #1
 800d406:	4607      	mov	r7, r0
 800d408:	dc40      	bgt.n	800d48c <_dtoa_r+0x814>
 800d40a:	9b00      	ldr	r3, [sp, #0]
 800d40c:	2b00      	cmp	r3, #0
 800d40e:	d139      	bne.n	800d484 <_dtoa_r+0x80c>
 800d410:	9b01      	ldr	r3, [sp, #4]
 800d412:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800d416:	2b00      	cmp	r3, #0
 800d418:	d136      	bne.n	800d488 <_dtoa_r+0x810>
 800d41a:	9b01      	ldr	r3, [sp, #4]
 800d41c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800d420:	0d1b      	lsrs	r3, r3, #20
 800d422:	051b      	lsls	r3, r3, #20
 800d424:	b12b      	cbz	r3, 800d432 <_dtoa_r+0x7ba>
 800d426:	9b05      	ldr	r3, [sp, #20]
 800d428:	3301      	adds	r3, #1
 800d42a:	9305      	str	r3, [sp, #20]
 800d42c:	f108 0801 	add.w	r8, r8, #1
 800d430:	2301      	movs	r3, #1
 800d432:	9307      	str	r3, [sp, #28]
 800d434:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d436:	2b00      	cmp	r3, #0
 800d438:	d12a      	bne.n	800d490 <_dtoa_r+0x818>
 800d43a:	2001      	movs	r0, #1
 800d43c:	e030      	b.n	800d4a0 <_dtoa_r+0x828>
 800d43e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800d440:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800d444:	e795      	b.n	800d372 <_dtoa_r+0x6fa>
 800d446:	9b07      	ldr	r3, [sp, #28]
 800d448:	f109 37ff 	add.w	r7, r9, #4294967295
 800d44c:	42bb      	cmp	r3, r7
 800d44e:	bfbf      	itttt	lt
 800d450:	9b07      	ldrlt	r3, [sp, #28]
 800d452:	9707      	strlt	r7, [sp, #28]
 800d454:	1afa      	sublt	r2, r7, r3
 800d456:	9b0e      	ldrlt	r3, [sp, #56]	; 0x38
 800d458:	bfbb      	ittet	lt
 800d45a:	189b      	addlt	r3, r3, r2
 800d45c:	930e      	strlt	r3, [sp, #56]	; 0x38
 800d45e:	1bdf      	subge	r7, r3, r7
 800d460:	2700      	movlt	r7, #0
 800d462:	f1b9 0f00 	cmp.w	r9, #0
 800d466:	bfb5      	itete	lt
 800d468:	9b05      	ldrlt	r3, [sp, #20]
 800d46a:	9d05      	ldrge	r5, [sp, #20]
 800d46c:	eba3 0509 	sublt.w	r5, r3, r9
 800d470:	464b      	movge	r3, r9
 800d472:	bfb8      	it	lt
 800d474:	2300      	movlt	r3, #0
 800d476:	e77e      	b.n	800d376 <_dtoa_r+0x6fe>
 800d478:	9f07      	ldr	r7, [sp, #28]
 800d47a:	9d05      	ldr	r5, [sp, #20]
 800d47c:	9e0a      	ldr	r6, [sp, #40]	; 0x28
 800d47e:	e783      	b.n	800d388 <_dtoa_r+0x710>
 800d480:	9a07      	ldr	r2, [sp, #28]
 800d482:	e7ab      	b.n	800d3dc <_dtoa_r+0x764>
 800d484:	2300      	movs	r3, #0
 800d486:	e7d4      	b.n	800d432 <_dtoa_r+0x7ba>
 800d488:	9b00      	ldr	r3, [sp, #0]
 800d48a:	e7d2      	b.n	800d432 <_dtoa_r+0x7ba>
 800d48c:	2300      	movs	r3, #0
 800d48e:	9307      	str	r3, [sp, #28]
 800d490:	693b      	ldr	r3, [r7, #16]
 800d492:	eb07 0383 	add.w	r3, r7, r3, lsl #2
 800d496:	6918      	ldr	r0, [r3, #16]
 800d498:	f000 ff9c 	bl	800e3d4 <__hi0bits>
 800d49c:	f1c0 0020 	rsb	r0, r0, #32
 800d4a0:	4440      	add	r0, r8
 800d4a2:	f010 001f 	ands.w	r0, r0, #31
 800d4a6:	d047      	beq.n	800d538 <_dtoa_r+0x8c0>
 800d4a8:	f1c0 0320 	rsb	r3, r0, #32
 800d4ac:	2b04      	cmp	r3, #4
 800d4ae:	dd3b      	ble.n	800d528 <_dtoa_r+0x8b0>
 800d4b0:	9b05      	ldr	r3, [sp, #20]
 800d4b2:	f1c0 001c 	rsb	r0, r0, #28
 800d4b6:	4403      	add	r3, r0
 800d4b8:	9305      	str	r3, [sp, #20]
 800d4ba:	4405      	add	r5, r0
 800d4bc:	4480      	add	r8, r0
 800d4be:	9b05      	ldr	r3, [sp, #20]
 800d4c0:	2b00      	cmp	r3, #0
 800d4c2:	dd05      	ble.n	800d4d0 <_dtoa_r+0x858>
 800d4c4:	461a      	mov	r2, r3
 800d4c6:	9904      	ldr	r1, [sp, #16]
 800d4c8:	4620      	mov	r0, r4
 800d4ca:	f001 f8bf 	bl	800e64c <__lshift>
 800d4ce:	9004      	str	r0, [sp, #16]
 800d4d0:	f1b8 0f00 	cmp.w	r8, #0
 800d4d4:	dd05      	ble.n	800d4e2 <_dtoa_r+0x86a>
 800d4d6:	4639      	mov	r1, r7
 800d4d8:	4642      	mov	r2, r8
 800d4da:	4620      	mov	r0, r4
 800d4dc:	f001 f8b6 	bl	800e64c <__lshift>
 800d4e0:	4607      	mov	r7, r0
 800d4e2:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d4e4:	b353      	cbz	r3, 800d53c <_dtoa_r+0x8c4>
 800d4e6:	4639      	mov	r1, r7
 800d4e8:	9804      	ldr	r0, [sp, #16]
 800d4ea:	f001 f903 	bl	800e6f4 <__mcmp>
 800d4ee:	2800      	cmp	r0, #0
 800d4f0:	da24      	bge.n	800d53c <_dtoa_r+0x8c4>
 800d4f2:	2300      	movs	r3, #0
 800d4f4:	220a      	movs	r2, #10
 800d4f6:	9904      	ldr	r1, [sp, #16]
 800d4f8:	4620      	mov	r0, r4
 800d4fa:	f000 fef2 	bl	800e2e2 <__multadd>
 800d4fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d500:	9004      	str	r0, [sp, #16]
 800d502:	f10a 3aff 	add.w	sl, sl, #4294967295
 800d506:	2b00      	cmp	r3, #0
 800d508:	f000 814d 	beq.w	800d7a6 <_dtoa_r+0xb2e>
 800d50c:	2300      	movs	r3, #0
 800d50e:	4631      	mov	r1, r6
 800d510:	220a      	movs	r2, #10
 800d512:	4620      	mov	r0, r4
 800d514:	f000 fee5 	bl	800e2e2 <__multadd>
 800d518:	9b02      	ldr	r3, [sp, #8]
 800d51a:	2b00      	cmp	r3, #0
 800d51c:	4606      	mov	r6, r0
 800d51e:	dc4f      	bgt.n	800d5c0 <_dtoa_r+0x948>
 800d520:	9b06      	ldr	r3, [sp, #24]
 800d522:	2b02      	cmp	r3, #2
 800d524:	dd4c      	ble.n	800d5c0 <_dtoa_r+0x948>
 800d526:	e011      	b.n	800d54c <_dtoa_r+0x8d4>
 800d528:	d0c9      	beq.n	800d4be <_dtoa_r+0x846>
 800d52a:	9a05      	ldr	r2, [sp, #20]
 800d52c:	331c      	adds	r3, #28
 800d52e:	441a      	add	r2, r3
 800d530:	9205      	str	r2, [sp, #20]
 800d532:	441d      	add	r5, r3
 800d534:	4498      	add	r8, r3
 800d536:	e7c2      	b.n	800d4be <_dtoa_r+0x846>
 800d538:	4603      	mov	r3, r0
 800d53a:	e7f6      	b.n	800d52a <_dtoa_r+0x8b2>
 800d53c:	f1b9 0f00 	cmp.w	r9, #0
 800d540:	dc38      	bgt.n	800d5b4 <_dtoa_r+0x93c>
 800d542:	9b06      	ldr	r3, [sp, #24]
 800d544:	2b02      	cmp	r3, #2
 800d546:	dd35      	ble.n	800d5b4 <_dtoa_r+0x93c>
 800d548:	f8cd 9008 	str.w	r9, [sp, #8]
 800d54c:	9b02      	ldr	r3, [sp, #8]
 800d54e:	b963      	cbnz	r3, 800d56a <_dtoa_r+0x8f2>
 800d550:	4639      	mov	r1, r7
 800d552:	2205      	movs	r2, #5
 800d554:	4620      	mov	r0, r4
 800d556:	f000 fec4 	bl	800e2e2 <__multadd>
 800d55a:	4601      	mov	r1, r0
 800d55c:	4607      	mov	r7, r0
 800d55e:	9804      	ldr	r0, [sp, #16]
 800d560:	f001 f8c8 	bl	800e6f4 <__mcmp>
 800d564:	2800      	cmp	r0, #0
 800d566:	f73f adcc 	bgt.w	800d102 <_dtoa_r+0x48a>
 800d56a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d56c:	465d      	mov	r5, fp
 800d56e:	ea6f 0a03 	mvn.w	sl, r3
 800d572:	f04f 0900 	mov.w	r9, #0
 800d576:	4639      	mov	r1, r7
 800d578:	4620      	mov	r0, r4
 800d57a:	f000 fe9b 	bl	800e2b4 <_Bfree>
 800d57e:	2e00      	cmp	r6, #0
 800d580:	f43f aeb7 	beq.w	800d2f2 <_dtoa_r+0x67a>
 800d584:	f1b9 0f00 	cmp.w	r9, #0
 800d588:	d005      	beq.n	800d596 <_dtoa_r+0x91e>
 800d58a:	45b1      	cmp	r9, r6
 800d58c:	d003      	beq.n	800d596 <_dtoa_r+0x91e>
 800d58e:	4649      	mov	r1, r9
 800d590:	4620      	mov	r0, r4
 800d592:	f000 fe8f 	bl	800e2b4 <_Bfree>
 800d596:	4631      	mov	r1, r6
 800d598:	4620      	mov	r0, r4
 800d59a:	f000 fe8b 	bl	800e2b4 <_Bfree>
 800d59e:	e6a8      	b.n	800d2f2 <_dtoa_r+0x67a>
 800d5a0:	2700      	movs	r7, #0
 800d5a2:	463e      	mov	r6, r7
 800d5a4:	e7e1      	b.n	800d56a <_dtoa_r+0x8f2>
 800d5a6:	f8dd a020 	ldr.w	sl, [sp, #32]
 800d5aa:	463e      	mov	r6, r7
 800d5ac:	e5a9      	b.n	800d102 <_dtoa_r+0x48a>
 800d5ae:	bf00      	nop
 800d5b0:	40240000 	.word	0x40240000
 800d5b4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5b6:	f8cd 9008 	str.w	r9, [sp, #8]
 800d5ba:	2b00      	cmp	r3, #0
 800d5bc:	f000 80fa 	beq.w	800d7b4 <_dtoa_r+0xb3c>
 800d5c0:	2d00      	cmp	r5, #0
 800d5c2:	dd05      	ble.n	800d5d0 <_dtoa_r+0x958>
 800d5c4:	4631      	mov	r1, r6
 800d5c6:	462a      	mov	r2, r5
 800d5c8:	4620      	mov	r0, r4
 800d5ca:	f001 f83f 	bl	800e64c <__lshift>
 800d5ce:	4606      	mov	r6, r0
 800d5d0:	9b07      	ldr	r3, [sp, #28]
 800d5d2:	2b00      	cmp	r3, #0
 800d5d4:	d04c      	beq.n	800d670 <_dtoa_r+0x9f8>
 800d5d6:	6871      	ldr	r1, [r6, #4]
 800d5d8:	4620      	mov	r0, r4
 800d5da:	f000 fe37 	bl	800e24c <_Balloc>
 800d5de:	6932      	ldr	r2, [r6, #16]
 800d5e0:	3202      	adds	r2, #2
 800d5e2:	4605      	mov	r5, r0
 800d5e4:	0092      	lsls	r2, r2, #2
 800d5e6:	f106 010c 	add.w	r1, r6, #12
 800d5ea:	300c      	adds	r0, #12
 800d5ec:	f7fd fc54 	bl	800ae98 <memcpy>
 800d5f0:	2201      	movs	r2, #1
 800d5f2:	4629      	mov	r1, r5
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	f001 f829 	bl	800e64c <__lshift>
 800d5fa:	9b00      	ldr	r3, [sp, #0]
 800d5fc:	f8cd b014 	str.w	fp, [sp, #20]
 800d600:	f003 0301 	and.w	r3, r3, #1
 800d604:	46b1      	mov	r9, r6
 800d606:	9307      	str	r3, [sp, #28]
 800d608:	4606      	mov	r6, r0
 800d60a:	4639      	mov	r1, r7
 800d60c:	9804      	ldr	r0, [sp, #16]
 800d60e:	f7ff faa5 	bl	800cb5c <quorem>
 800d612:	4649      	mov	r1, r9
 800d614:	4605      	mov	r5, r0
 800d616:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d61a:	9804      	ldr	r0, [sp, #16]
 800d61c:	f001 f86a 	bl	800e6f4 <__mcmp>
 800d620:	4632      	mov	r2, r6
 800d622:	9000      	str	r0, [sp, #0]
 800d624:	4639      	mov	r1, r7
 800d626:	4620      	mov	r0, r4
 800d628:	f001 f87e 	bl	800e728 <__mdiff>
 800d62c:	68c3      	ldr	r3, [r0, #12]
 800d62e:	4602      	mov	r2, r0
 800d630:	bb03      	cbnz	r3, 800d674 <_dtoa_r+0x9fc>
 800d632:	4601      	mov	r1, r0
 800d634:	9008      	str	r0, [sp, #32]
 800d636:	9804      	ldr	r0, [sp, #16]
 800d638:	f001 f85c 	bl	800e6f4 <__mcmp>
 800d63c:	9a08      	ldr	r2, [sp, #32]
 800d63e:	4603      	mov	r3, r0
 800d640:	4611      	mov	r1, r2
 800d642:	4620      	mov	r0, r4
 800d644:	9308      	str	r3, [sp, #32]
 800d646:	f000 fe35 	bl	800e2b4 <_Bfree>
 800d64a:	9b08      	ldr	r3, [sp, #32]
 800d64c:	b9a3      	cbnz	r3, 800d678 <_dtoa_r+0xa00>
 800d64e:	9a06      	ldr	r2, [sp, #24]
 800d650:	b992      	cbnz	r2, 800d678 <_dtoa_r+0xa00>
 800d652:	9a07      	ldr	r2, [sp, #28]
 800d654:	b982      	cbnz	r2, 800d678 <_dtoa_r+0xa00>
 800d656:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d65a:	d029      	beq.n	800d6b0 <_dtoa_r+0xa38>
 800d65c:	9b00      	ldr	r3, [sp, #0]
 800d65e:	2b00      	cmp	r3, #0
 800d660:	dd01      	ble.n	800d666 <_dtoa_r+0x9ee>
 800d662:	f105 0831 	add.w	r8, r5, #49	; 0x31
 800d666:	9b05      	ldr	r3, [sp, #20]
 800d668:	1c5d      	adds	r5, r3, #1
 800d66a:	f883 8000 	strb.w	r8, [r3]
 800d66e:	e782      	b.n	800d576 <_dtoa_r+0x8fe>
 800d670:	4630      	mov	r0, r6
 800d672:	e7c2      	b.n	800d5fa <_dtoa_r+0x982>
 800d674:	2301      	movs	r3, #1
 800d676:	e7e3      	b.n	800d640 <_dtoa_r+0x9c8>
 800d678:	9a00      	ldr	r2, [sp, #0]
 800d67a:	2a00      	cmp	r2, #0
 800d67c:	db04      	blt.n	800d688 <_dtoa_r+0xa10>
 800d67e:	d125      	bne.n	800d6cc <_dtoa_r+0xa54>
 800d680:	9a06      	ldr	r2, [sp, #24]
 800d682:	bb1a      	cbnz	r2, 800d6cc <_dtoa_r+0xa54>
 800d684:	9a07      	ldr	r2, [sp, #28]
 800d686:	bb0a      	cbnz	r2, 800d6cc <_dtoa_r+0xa54>
 800d688:	2b00      	cmp	r3, #0
 800d68a:	ddec      	ble.n	800d666 <_dtoa_r+0x9ee>
 800d68c:	2201      	movs	r2, #1
 800d68e:	9904      	ldr	r1, [sp, #16]
 800d690:	4620      	mov	r0, r4
 800d692:	f000 ffdb 	bl	800e64c <__lshift>
 800d696:	4639      	mov	r1, r7
 800d698:	9004      	str	r0, [sp, #16]
 800d69a:	f001 f82b 	bl	800e6f4 <__mcmp>
 800d69e:	2800      	cmp	r0, #0
 800d6a0:	dc03      	bgt.n	800d6aa <_dtoa_r+0xa32>
 800d6a2:	d1e0      	bne.n	800d666 <_dtoa_r+0x9ee>
 800d6a4:	f018 0f01 	tst.w	r8, #1
 800d6a8:	d0dd      	beq.n	800d666 <_dtoa_r+0x9ee>
 800d6aa:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d6ae:	d1d8      	bne.n	800d662 <_dtoa_r+0x9ea>
 800d6b0:	9b05      	ldr	r3, [sp, #20]
 800d6b2:	9a05      	ldr	r2, [sp, #20]
 800d6b4:	1c5d      	adds	r5, r3, #1
 800d6b6:	2339      	movs	r3, #57	; 0x39
 800d6b8:	7013      	strb	r3, [r2, #0]
 800d6ba:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d6be:	2b39      	cmp	r3, #57	; 0x39
 800d6c0:	f105 32ff 	add.w	r2, r5, #4294967295
 800d6c4:	d04f      	beq.n	800d766 <_dtoa_r+0xaee>
 800d6c6:	3301      	adds	r3, #1
 800d6c8:	7013      	strb	r3, [r2, #0]
 800d6ca:	e754      	b.n	800d576 <_dtoa_r+0x8fe>
 800d6cc:	9a05      	ldr	r2, [sp, #20]
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	f102 0501 	add.w	r5, r2, #1
 800d6d4:	dd06      	ble.n	800d6e4 <_dtoa_r+0xa6c>
 800d6d6:	f1b8 0f39 	cmp.w	r8, #57	; 0x39
 800d6da:	d0e9      	beq.n	800d6b0 <_dtoa_r+0xa38>
 800d6dc:	f108 0801 	add.w	r8, r8, #1
 800d6e0:	9b05      	ldr	r3, [sp, #20]
 800d6e2:	e7c2      	b.n	800d66a <_dtoa_r+0x9f2>
 800d6e4:	9a02      	ldr	r2, [sp, #8]
 800d6e6:	f805 8c01 	strb.w	r8, [r5, #-1]
 800d6ea:	eba5 030b 	sub.w	r3, r5, fp
 800d6ee:	4293      	cmp	r3, r2
 800d6f0:	d021      	beq.n	800d736 <_dtoa_r+0xabe>
 800d6f2:	2300      	movs	r3, #0
 800d6f4:	220a      	movs	r2, #10
 800d6f6:	9904      	ldr	r1, [sp, #16]
 800d6f8:	4620      	mov	r0, r4
 800d6fa:	f000 fdf2 	bl	800e2e2 <__multadd>
 800d6fe:	45b1      	cmp	r9, r6
 800d700:	9004      	str	r0, [sp, #16]
 800d702:	f04f 0300 	mov.w	r3, #0
 800d706:	f04f 020a 	mov.w	r2, #10
 800d70a:	4649      	mov	r1, r9
 800d70c:	4620      	mov	r0, r4
 800d70e:	d105      	bne.n	800d71c <_dtoa_r+0xaa4>
 800d710:	f000 fde7 	bl	800e2e2 <__multadd>
 800d714:	4681      	mov	r9, r0
 800d716:	4606      	mov	r6, r0
 800d718:	9505      	str	r5, [sp, #20]
 800d71a:	e776      	b.n	800d60a <_dtoa_r+0x992>
 800d71c:	f000 fde1 	bl	800e2e2 <__multadd>
 800d720:	4631      	mov	r1, r6
 800d722:	4681      	mov	r9, r0
 800d724:	2300      	movs	r3, #0
 800d726:	220a      	movs	r2, #10
 800d728:	4620      	mov	r0, r4
 800d72a:	f000 fdda 	bl	800e2e2 <__multadd>
 800d72e:	4606      	mov	r6, r0
 800d730:	e7f2      	b.n	800d718 <_dtoa_r+0xaa0>
 800d732:	f04f 0900 	mov.w	r9, #0
 800d736:	2201      	movs	r2, #1
 800d738:	9904      	ldr	r1, [sp, #16]
 800d73a:	4620      	mov	r0, r4
 800d73c:	f000 ff86 	bl	800e64c <__lshift>
 800d740:	4639      	mov	r1, r7
 800d742:	9004      	str	r0, [sp, #16]
 800d744:	f000 ffd6 	bl	800e6f4 <__mcmp>
 800d748:	2800      	cmp	r0, #0
 800d74a:	dcb6      	bgt.n	800d6ba <_dtoa_r+0xa42>
 800d74c:	d102      	bne.n	800d754 <_dtoa_r+0xadc>
 800d74e:	f018 0f01 	tst.w	r8, #1
 800d752:	d1b2      	bne.n	800d6ba <_dtoa_r+0xa42>
 800d754:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800d758:	2b30      	cmp	r3, #48	; 0x30
 800d75a:	f105 32ff 	add.w	r2, r5, #4294967295
 800d75e:	f47f af0a 	bne.w	800d576 <_dtoa_r+0x8fe>
 800d762:	4615      	mov	r5, r2
 800d764:	e7f6      	b.n	800d754 <_dtoa_r+0xadc>
 800d766:	4593      	cmp	fp, r2
 800d768:	d105      	bne.n	800d776 <_dtoa_r+0xafe>
 800d76a:	2331      	movs	r3, #49	; 0x31
 800d76c:	f10a 0a01 	add.w	sl, sl, #1
 800d770:	f88b 3000 	strb.w	r3, [fp]
 800d774:	e6ff      	b.n	800d576 <_dtoa_r+0x8fe>
 800d776:	4615      	mov	r5, r2
 800d778:	e79f      	b.n	800d6ba <_dtoa_r+0xa42>
 800d77a:	f8df b064 	ldr.w	fp, [pc, #100]	; 800d7e0 <_dtoa_r+0xb68>
 800d77e:	e007      	b.n	800d790 <_dtoa_r+0xb18>
 800d780:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800d782:	f8df b060 	ldr.w	fp, [pc, #96]	; 800d7e4 <_dtoa_r+0xb6c>
 800d786:	b11b      	cbz	r3, 800d790 <_dtoa_r+0xb18>
 800d788:	f10b 0308 	add.w	r3, fp, #8
 800d78c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800d78e:	6013      	str	r3, [r2, #0]
 800d790:	4658      	mov	r0, fp
 800d792:	b017      	add	sp, #92	; 0x5c
 800d794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d798:	9b06      	ldr	r3, [sp, #24]
 800d79a:	2b01      	cmp	r3, #1
 800d79c:	f77f ae35 	ble.w	800d40a <_dtoa_r+0x792>
 800d7a0:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800d7a2:	9307      	str	r3, [sp, #28]
 800d7a4:	e649      	b.n	800d43a <_dtoa_r+0x7c2>
 800d7a6:	9b02      	ldr	r3, [sp, #8]
 800d7a8:	2b00      	cmp	r3, #0
 800d7aa:	dc03      	bgt.n	800d7b4 <_dtoa_r+0xb3c>
 800d7ac:	9b06      	ldr	r3, [sp, #24]
 800d7ae:	2b02      	cmp	r3, #2
 800d7b0:	f73f aecc 	bgt.w	800d54c <_dtoa_r+0x8d4>
 800d7b4:	465d      	mov	r5, fp
 800d7b6:	4639      	mov	r1, r7
 800d7b8:	9804      	ldr	r0, [sp, #16]
 800d7ba:	f7ff f9cf 	bl	800cb5c <quorem>
 800d7be:	f100 0830 	add.w	r8, r0, #48	; 0x30
 800d7c2:	f805 8b01 	strb.w	r8, [r5], #1
 800d7c6:	9a02      	ldr	r2, [sp, #8]
 800d7c8:	eba5 030b 	sub.w	r3, r5, fp
 800d7cc:	429a      	cmp	r2, r3
 800d7ce:	ddb0      	ble.n	800d732 <_dtoa_r+0xaba>
 800d7d0:	2300      	movs	r3, #0
 800d7d2:	220a      	movs	r2, #10
 800d7d4:	9904      	ldr	r1, [sp, #16]
 800d7d6:	4620      	mov	r0, r4
 800d7d8:	f000 fd83 	bl	800e2e2 <__multadd>
 800d7dc:	9004      	str	r0, [sp, #16]
 800d7de:	e7ea      	b.n	800d7b6 <_dtoa_r+0xb3e>
 800d7e0:	0800f3cc 	.word	0x0800f3cc
 800d7e4:	0800f448 	.word	0x0800f448

0800d7e8 <__sflush_r>:
 800d7e8:	898a      	ldrh	r2, [r1, #12]
 800d7ea:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d7ee:	4605      	mov	r5, r0
 800d7f0:	0710      	lsls	r0, r2, #28
 800d7f2:	460c      	mov	r4, r1
 800d7f4:	d458      	bmi.n	800d8a8 <__sflush_r+0xc0>
 800d7f6:	684b      	ldr	r3, [r1, #4]
 800d7f8:	2b00      	cmp	r3, #0
 800d7fa:	dc05      	bgt.n	800d808 <__sflush_r+0x20>
 800d7fc:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800d7fe:	2b00      	cmp	r3, #0
 800d800:	dc02      	bgt.n	800d808 <__sflush_r+0x20>
 800d802:	2000      	movs	r0, #0
 800d804:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d808:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d80a:	2e00      	cmp	r6, #0
 800d80c:	d0f9      	beq.n	800d802 <__sflush_r+0x1a>
 800d80e:	2300      	movs	r3, #0
 800d810:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800d814:	682f      	ldr	r7, [r5, #0]
 800d816:	6a21      	ldr	r1, [r4, #32]
 800d818:	602b      	str	r3, [r5, #0]
 800d81a:	d032      	beq.n	800d882 <__sflush_r+0x9a>
 800d81c:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800d81e:	89a3      	ldrh	r3, [r4, #12]
 800d820:	075a      	lsls	r2, r3, #29
 800d822:	d505      	bpl.n	800d830 <__sflush_r+0x48>
 800d824:	6863      	ldr	r3, [r4, #4]
 800d826:	1ac0      	subs	r0, r0, r3
 800d828:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800d82a:	b10b      	cbz	r3, 800d830 <__sflush_r+0x48>
 800d82c:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800d82e:	1ac0      	subs	r0, r0, r3
 800d830:	2300      	movs	r3, #0
 800d832:	4602      	mov	r2, r0
 800d834:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800d836:	6a21      	ldr	r1, [r4, #32]
 800d838:	4628      	mov	r0, r5
 800d83a:	47b0      	blx	r6
 800d83c:	1c43      	adds	r3, r0, #1
 800d83e:	89a3      	ldrh	r3, [r4, #12]
 800d840:	d106      	bne.n	800d850 <__sflush_r+0x68>
 800d842:	6829      	ldr	r1, [r5, #0]
 800d844:	291d      	cmp	r1, #29
 800d846:	d848      	bhi.n	800d8da <__sflush_r+0xf2>
 800d848:	4a29      	ldr	r2, [pc, #164]	; (800d8f0 <__sflush_r+0x108>)
 800d84a:	40ca      	lsrs	r2, r1
 800d84c:	07d6      	lsls	r6, r2, #31
 800d84e:	d544      	bpl.n	800d8da <__sflush_r+0xf2>
 800d850:	2200      	movs	r2, #0
 800d852:	6062      	str	r2, [r4, #4]
 800d854:	04d9      	lsls	r1, r3, #19
 800d856:	6922      	ldr	r2, [r4, #16]
 800d858:	6022      	str	r2, [r4, #0]
 800d85a:	d504      	bpl.n	800d866 <__sflush_r+0x7e>
 800d85c:	1c42      	adds	r2, r0, #1
 800d85e:	d101      	bne.n	800d864 <__sflush_r+0x7c>
 800d860:	682b      	ldr	r3, [r5, #0]
 800d862:	b903      	cbnz	r3, 800d866 <__sflush_r+0x7e>
 800d864:	6560      	str	r0, [r4, #84]	; 0x54
 800d866:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800d868:	602f      	str	r7, [r5, #0]
 800d86a:	2900      	cmp	r1, #0
 800d86c:	d0c9      	beq.n	800d802 <__sflush_r+0x1a>
 800d86e:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800d872:	4299      	cmp	r1, r3
 800d874:	d002      	beq.n	800d87c <__sflush_r+0x94>
 800d876:	4628      	mov	r0, r5
 800d878:	f001 f8f6 	bl	800ea68 <_free_r>
 800d87c:	2000      	movs	r0, #0
 800d87e:	6360      	str	r0, [r4, #52]	; 0x34
 800d880:	e7c0      	b.n	800d804 <__sflush_r+0x1c>
 800d882:	2301      	movs	r3, #1
 800d884:	4628      	mov	r0, r5
 800d886:	47b0      	blx	r6
 800d888:	1c41      	adds	r1, r0, #1
 800d88a:	d1c8      	bne.n	800d81e <__sflush_r+0x36>
 800d88c:	682b      	ldr	r3, [r5, #0]
 800d88e:	2b00      	cmp	r3, #0
 800d890:	d0c5      	beq.n	800d81e <__sflush_r+0x36>
 800d892:	2b1d      	cmp	r3, #29
 800d894:	d001      	beq.n	800d89a <__sflush_r+0xb2>
 800d896:	2b16      	cmp	r3, #22
 800d898:	d101      	bne.n	800d89e <__sflush_r+0xb6>
 800d89a:	602f      	str	r7, [r5, #0]
 800d89c:	e7b1      	b.n	800d802 <__sflush_r+0x1a>
 800d89e:	89a3      	ldrh	r3, [r4, #12]
 800d8a0:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8a4:	81a3      	strh	r3, [r4, #12]
 800d8a6:	e7ad      	b.n	800d804 <__sflush_r+0x1c>
 800d8a8:	690f      	ldr	r7, [r1, #16]
 800d8aa:	2f00      	cmp	r7, #0
 800d8ac:	d0a9      	beq.n	800d802 <__sflush_r+0x1a>
 800d8ae:	0793      	lsls	r3, r2, #30
 800d8b0:	680e      	ldr	r6, [r1, #0]
 800d8b2:	bf08      	it	eq
 800d8b4:	694b      	ldreq	r3, [r1, #20]
 800d8b6:	600f      	str	r7, [r1, #0]
 800d8b8:	bf18      	it	ne
 800d8ba:	2300      	movne	r3, #0
 800d8bc:	eba6 0807 	sub.w	r8, r6, r7
 800d8c0:	608b      	str	r3, [r1, #8]
 800d8c2:	f1b8 0f00 	cmp.w	r8, #0
 800d8c6:	dd9c      	ble.n	800d802 <__sflush_r+0x1a>
 800d8c8:	4643      	mov	r3, r8
 800d8ca:	463a      	mov	r2, r7
 800d8cc:	6a21      	ldr	r1, [r4, #32]
 800d8ce:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800d8d0:	4628      	mov	r0, r5
 800d8d2:	47b0      	blx	r6
 800d8d4:	2800      	cmp	r0, #0
 800d8d6:	dc06      	bgt.n	800d8e6 <__sflush_r+0xfe>
 800d8d8:	89a3      	ldrh	r3, [r4, #12]
 800d8da:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800d8de:	81a3      	strh	r3, [r4, #12]
 800d8e0:	f04f 30ff 	mov.w	r0, #4294967295
 800d8e4:	e78e      	b.n	800d804 <__sflush_r+0x1c>
 800d8e6:	4407      	add	r7, r0
 800d8e8:	eba8 0800 	sub.w	r8, r8, r0
 800d8ec:	e7e9      	b.n	800d8c2 <__sflush_r+0xda>
 800d8ee:	bf00      	nop
 800d8f0:	20400001 	.word	0x20400001

0800d8f4 <_fflush_r>:
 800d8f4:	b538      	push	{r3, r4, r5, lr}
 800d8f6:	690b      	ldr	r3, [r1, #16]
 800d8f8:	4605      	mov	r5, r0
 800d8fa:	460c      	mov	r4, r1
 800d8fc:	b1db      	cbz	r3, 800d936 <_fflush_r+0x42>
 800d8fe:	b118      	cbz	r0, 800d908 <_fflush_r+0x14>
 800d900:	6983      	ldr	r3, [r0, #24]
 800d902:	b90b      	cbnz	r3, 800d908 <_fflush_r+0x14>
 800d904:	f000 f860 	bl	800d9c8 <__sinit>
 800d908:	4b0c      	ldr	r3, [pc, #48]	; (800d93c <_fflush_r+0x48>)
 800d90a:	429c      	cmp	r4, r3
 800d90c:	d109      	bne.n	800d922 <_fflush_r+0x2e>
 800d90e:	686c      	ldr	r4, [r5, #4]
 800d910:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d914:	b17b      	cbz	r3, 800d936 <_fflush_r+0x42>
 800d916:	4621      	mov	r1, r4
 800d918:	4628      	mov	r0, r5
 800d91a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d91e:	f7ff bf63 	b.w	800d7e8 <__sflush_r>
 800d922:	4b07      	ldr	r3, [pc, #28]	; (800d940 <_fflush_r+0x4c>)
 800d924:	429c      	cmp	r4, r3
 800d926:	d101      	bne.n	800d92c <_fflush_r+0x38>
 800d928:	68ac      	ldr	r4, [r5, #8]
 800d92a:	e7f1      	b.n	800d910 <_fflush_r+0x1c>
 800d92c:	4b05      	ldr	r3, [pc, #20]	; (800d944 <_fflush_r+0x50>)
 800d92e:	429c      	cmp	r4, r3
 800d930:	bf08      	it	eq
 800d932:	68ec      	ldreq	r4, [r5, #12]
 800d934:	e7ec      	b.n	800d910 <_fflush_r+0x1c>
 800d936:	2000      	movs	r0, #0
 800d938:	bd38      	pop	{r3, r4, r5, pc}
 800d93a:	bf00      	nop
 800d93c:	0800f478 	.word	0x0800f478
 800d940:	0800f498 	.word	0x0800f498
 800d944:	0800f458 	.word	0x0800f458

0800d948 <std>:
 800d948:	2300      	movs	r3, #0
 800d94a:	b510      	push	{r4, lr}
 800d94c:	4604      	mov	r4, r0
 800d94e:	e9c0 3300 	strd	r3, r3, [r0]
 800d952:	6083      	str	r3, [r0, #8]
 800d954:	8181      	strh	r1, [r0, #12]
 800d956:	6643      	str	r3, [r0, #100]	; 0x64
 800d958:	81c2      	strh	r2, [r0, #14]
 800d95a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800d95e:	6183      	str	r3, [r0, #24]
 800d960:	4619      	mov	r1, r3
 800d962:	2208      	movs	r2, #8
 800d964:	305c      	adds	r0, #92	; 0x5c
 800d966:	f7fd faa2 	bl	800aeae <memset>
 800d96a:	4b05      	ldr	r3, [pc, #20]	; (800d980 <std+0x38>)
 800d96c:	6263      	str	r3, [r4, #36]	; 0x24
 800d96e:	4b05      	ldr	r3, [pc, #20]	; (800d984 <std+0x3c>)
 800d970:	62a3      	str	r3, [r4, #40]	; 0x28
 800d972:	4b05      	ldr	r3, [pc, #20]	; (800d988 <std+0x40>)
 800d974:	62e3      	str	r3, [r4, #44]	; 0x2c
 800d976:	4b05      	ldr	r3, [pc, #20]	; (800d98c <std+0x44>)
 800d978:	6224      	str	r4, [r4, #32]
 800d97a:	6323      	str	r3, [r4, #48]	; 0x30
 800d97c:	bd10      	pop	{r4, pc}
 800d97e:	bf00      	nop
 800d980:	0800f0fd 	.word	0x0800f0fd
 800d984:	0800f11f 	.word	0x0800f11f
 800d988:	0800f157 	.word	0x0800f157
 800d98c:	0800f17b 	.word	0x0800f17b

0800d990 <_cleanup_r>:
 800d990:	4901      	ldr	r1, [pc, #4]	; (800d998 <_cleanup_r+0x8>)
 800d992:	f000 b885 	b.w	800daa0 <_fwalk_reent>
 800d996:	bf00      	nop
 800d998:	0800d8f5 	.word	0x0800d8f5

0800d99c <__sfmoreglue>:
 800d99c:	b570      	push	{r4, r5, r6, lr}
 800d99e:	1e4a      	subs	r2, r1, #1
 800d9a0:	2568      	movs	r5, #104	; 0x68
 800d9a2:	4355      	muls	r5, r2
 800d9a4:	460e      	mov	r6, r1
 800d9a6:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800d9aa:	f001 f8ab 	bl	800eb04 <_malloc_r>
 800d9ae:	4604      	mov	r4, r0
 800d9b0:	b140      	cbz	r0, 800d9c4 <__sfmoreglue+0x28>
 800d9b2:	2100      	movs	r1, #0
 800d9b4:	e9c0 1600 	strd	r1, r6, [r0]
 800d9b8:	300c      	adds	r0, #12
 800d9ba:	60a0      	str	r0, [r4, #8]
 800d9bc:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800d9c0:	f7fd fa75 	bl	800aeae <memset>
 800d9c4:	4620      	mov	r0, r4
 800d9c6:	bd70      	pop	{r4, r5, r6, pc}

0800d9c8 <__sinit>:
 800d9c8:	6983      	ldr	r3, [r0, #24]
 800d9ca:	b510      	push	{r4, lr}
 800d9cc:	4604      	mov	r4, r0
 800d9ce:	bb33      	cbnz	r3, 800da1e <__sinit+0x56>
 800d9d0:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 800d9d4:	6503      	str	r3, [r0, #80]	; 0x50
 800d9d6:	4b12      	ldr	r3, [pc, #72]	; (800da20 <__sinit+0x58>)
 800d9d8:	4a12      	ldr	r2, [pc, #72]	; (800da24 <__sinit+0x5c>)
 800d9da:	681b      	ldr	r3, [r3, #0]
 800d9dc:	6282      	str	r2, [r0, #40]	; 0x28
 800d9de:	4298      	cmp	r0, r3
 800d9e0:	bf04      	itt	eq
 800d9e2:	2301      	moveq	r3, #1
 800d9e4:	6183      	streq	r3, [r0, #24]
 800d9e6:	f000 f81f 	bl	800da28 <__sfp>
 800d9ea:	6060      	str	r0, [r4, #4]
 800d9ec:	4620      	mov	r0, r4
 800d9ee:	f000 f81b 	bl	800da28 <__sfp>
 800d9f2:	60a0      	str	r0, [r4, #8]
 800d9f4:	4620      	mov	r0, r4
 800d9f6:	f000 f817 	bl	800da28 <__sfp>
 800d9fa:	2200      	movs	r2, #0
 800d9fc:	60e0      	str	r0, [r4, #12]
 800d9fe:	2104      	movs	r1, #4
 800da00:	6860      	ldr	r0, [r4, #4]
 800da02:	f7ff ffa1 	bl	800d948 <std>
 800da06:	2201      	movs	r2, #1
 800da08:	2109      	movs	r1, #9
 800da0a:	68a0      	ldr	r0, [r4, #8]
 800da0c:	f7ff ff9c 	bl	800d948 <std>
 800da10:	2202      	movs	r2, #2
 800da12:	2112      	movs	r1, #18
 800da14:	68e0      	ldr	r0, [r4, #12]
 800da16:	f7ff ff97 	bl	800d948 <std>
 800da1a:	2301      	movs	r3, #1
 800da1c:	61a3      	str	r3, [r4, #24]
 800da1e:	bd10      	pop	{r4, pc}
 800da20:	0800f3b8 	.word	0x0800f3b8
 800da24:	0800d991 	.word	0x0800d991

0800da28 <__sfp>:
 800da28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800da2a:	4b1b      	ldr	r3, [pc, #108]	; (800da98 <__sfp+0x70>)
 800da2c:	681e      	ldr	r6, [r3, #0]
 800da2e:	69b3      	ldr	r3, [r6, #24]
 800da30:	4607      	mov	r7, r0
 800da32:	b913      	cbnz	r3, 800da3a <__sfp+0x12>
 800da34:	4630      	mov	r0, r6
 800da36:	f7ff ffc7 	bl	800d9c8 <__sinit>
 800da3a:	3648      	adds	r6, #72	; 0x48
 800da3c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800da40:	3b01      	subs	r3, #1
 800da42:	d503      	bpl.n	800da4c <__sfp+0x24>
 800da44:	6833      	ldr	r3, [r6, #0]
 800da46:	b133      	cbz	r3, 800da56 <__sfp+0x2e>
 800da48:	6836      	ldr	r6, [r6, #0]
 800da4a:	e7f7      	b.n	800da3c <__sfp+0x14>
 800da4c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800da50:	b16d      	cbz	r5, 800da6e <__sfp+0x46>
 800da52:	3468      	adds	r4, #104	; 0x68
 800da54:	e7f4      	b.n	800da40 <__sfp+0x18>
 800da56:	2104      	movs	r1, #4
 800da58:	4638      	mov	r0, r7
 800da5a:	f7ff ff9f 	bl	800d99c <__sfmoreglue>
 800da5e:	6030      	str	r0, [r6, #0]
 800da60:	2800      	cmp	r0, #0
 800da62:	d1f1      	bne.n	800da48 <__sfp+0x20>
 800da64:	230c      	movs	r3, #12
 800da66:	603b      	str	r3, [r7, #0]
 800da68:	4604      	mov	r4, r0
 800da6a:	4620      	mov	r0, r4
 800da6c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800da6e:	4b0b      	ldr	r3, [pc, #44]	; (800da9c <__sfp+0x74>)
 800da70:	6665      	str	r5, [r4, #100]	; 0x64
 800da72:	e9c4 5500 	strd	r5, r5, [r4]
 800da76:	60a5      	str	r5, [r4, #8]
 800da78:	e9c4 3503 	strd	r3, r5, [r4, #12]
 800da7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 800da80:	2208      	movs	r2, #8
 800da82:	4629      	mov	r1, r5
 800da84:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800da88:	f7fd fa11 	bl	800aeae <memset>
 800da8c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800da90:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800da94:	e7e9      	b.n	800da6a <__sfp+0x42>
 800da96:	bf00      	nop
 800da98:	0800f3b8 	.word	0x0800f3b8
 800da9c:	ffff0001 	.word	0xffff0001

0800daa0 <_fwalk_reent>:
 800daa0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800daa4:	4680      	mov	r8, r0
 800daa6:	4689      	mov	r9, r1
 800daa8:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800daac:	2600      	movs	r6, #0
 800daae:	b914      	cbnz	r4, 800dab6 <_fwalk_reent+0x16>
 800dab0:	4630      	mov	r0, r6
 800dab2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800dab6:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 800daba:	3f01      	subs	r7, #1
 800dabc:	d501      	bpl.n	800dac2 <_fwalk_reent+0x22>
 800dabe:	6824      	ldr	r4, [r4, #0]
 800dac0:	e7f5      	b.n	800daae <_fwalk_reent+0xe>
 800dac2:	89ab      	ldrh	r3, [r5, #12]
 800dac4:	2b01      	cmp	r3, #1
 800dac6:	d907      	bls.n	800dad8 <_fwalk_reent+0x38>
 800dac8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800dacc:	3301      	adds	r3, #1
 800dace:	d003      	beq.n	800dad8 <_fwalk_reent+0x38>
 800dad0:	4629      	mov	r1, r5
 800dad2:	4640      	mov	r0, r8
 800dad4:	47c8      	blx	r9
 800dad6:	4306      	orrs	r6, r0
 800dad8:	3568      	adds	r5, #104	; 0x68
 800dada:	e7ee      	b.n	800daba <_fwalk_reent+0x1a>

0800dadc <rshift>:
 800dadc:	b5f0      	push	{r4, r5, r6, r7, lr}
 800dade:	6906      	ldr	r6, [r0, #16]
 800dae0:	114b      	asrs	r3, r1, #5
 800dae2:	429e      	cmp	r6, r3
 800dae4:	f100 0414 	add.w	r4, r0, #20
 800dae8:	dd30      	ble.n	800db4c <rshift+0x70>
 800daea:	f011 011f 	ands.w	r1, r1, #31
 800daee:	eb04 0686 	add.w	r6, r4, r6, lsl #2
 800daf2:	eb04 0283 	add.w	r2, r4, r3, lsl #2
 800daf6:	d108      	bne.n	800db0a <rshift+0x2e>
 800daf8:	4621      	mov	r1, r4
 800dafa:	42b2      	cmp	r2, r6
 800dafc:	460b      	mov	r3, r1
 800dafe:	d211      	bcs.n	800db24 <rshift+0x48>
 800db00:	f852 3b04 	ldr.w	r3, [r2], #4
 800db04:	f841 3b04 	str.w	r3, [r1], #4
 800db08:	e7f7      	b.n	800dafa <rshift+0x1e>
 800db0a:	f854 5023 	ldr.w	r5, [r4, r3, lsl #2]
 800db0e:	f1c1 0c20 	rsb	ip, r1, #32
 800db12:	40cd      	lsrs	r5, r1
 800db14:	3204      	adds	r2, #4
 800db16:	4623      	mov	r3, r4
 800db18:	42b2      	cmp	r2, r6
 800db1a:	4617      	mov	r7, r2
 800db1c:	d30c      	bcc.n	800db38 <rshift+0x5c>
 800db1e:	601d      	str	r5, [r3, #0]
 800db20:	b105      	cbz	r5, 800db24 <rshift+0x48>
 800db22:	3304      	adds	r3, #4
 800db24:	1b1a      	subs	r2, r3, r4
 800db26:	42a3      	cmp	r3, r4
 800db28:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800db2c:	bf08      	it	eq
 800db2e:	2300      	moveq	r3, #0
 800db30:	6102      	str	r2, [r0, #16]
 800db32:	bf08      	it	eq
 800db34:	6143      	streq	r3, [r0, #20]
 800db36:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800db38:	683f      	ldr	r7, [r7, #0]
 800db3a:	fa07 f70c 	lsl.w	r7, r7, ip
 800db3e:	433d      	orrs	r5, r7
 800db40:	f843 5b04 	str.w	r5, [r3], #4
 800db44:	f852 5b04 	ldr.w	r5, [r2], #4
 800db48:	40cd      	lsrs	r5, r1
 800db4a:	e7e5      	b.n	800db18 <rshift+0x3c>
 800db4c:	4623      	mov	r3, r4
 800db4e:	e7e9      	b.n	800db24 <rshift+0x48>

0800db50 <__hexdig_fun>:
 800db50:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800db54:	2b09      	cmp	r3, #9
 800db56:	d802      	bhi.n	800db5e <__hexdig_fun+0xe>
 800db58:	3820      	subs	r0, #32
 800db5a:	b2c0      	uxtb	r0, r0
 800db5c:	4770      	bx	lr
 800db5e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800db62:	2b05      	cmp	r3, #5
 800db64:	d801      	bhi.n	800db6a <__hexdig_fun+0x1a>
 800db66:	3847      	subs	r0, #71	; 0x47
 800db68:	e7f7      	b.n	800db5a <__hexdig_fun+0xa>
 800db6a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800db6e:	2b05      	cmp	r3, #5
 800db70:	d801      	bhi.n	800db76 <__hexdig_fun+0x26>
 800db72:	3827      	subs	r0, #39	; 0x27
 800db74:	e7f1      	b.n	800db5a <__hexdig_fun+0xa>
 800db76:	2000      	movs	r0, #0
 800db78:	4770      	bx	lr

0800db7a <__gethex>:
 800db7a:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800db7e:	b08b      	sub	sp, #44	; 0x2c
 800db80:	468a      	mov	sl, r1
 800db82:	9002      	str	r0, [sp, #8]
 800db84:	9816      	ldr	r0, [sp, #88]	; 0x58
 800db86:	9306      	str	r3, [sp, #24]
 800db88:	4690      	mov	r8, r2
 800db8a:	f000 fad0 	bl	800e12e <__localeconv_l>
 800db8e:	6803      	ldr	r3, [r0, #0]
 800db90:	9303      	str	r3, [sp, #12]
 800db92:	4618      	mov	r0, r3
 800db94:	f7f2 fb1c 	bl	80001d0 <strlen>
 800db98:	9b03      	ldr	r3, [sp, #12]
 800db9a:	9001      	str	r0, [sp, #4]
 800db9c:	4403      	add	r3, r0
 800db9e:	f04f 0b00 	mov.w	fp, #0
 800dba2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800dba6:	9307      	str	r3, [sp, #28]
 800dba8:	f8da 3000 	ldr.w	r3, [sl]
 800dbac:	3302      	adds	r3, #2
 800dbae:	461f      	mov	r7, r3
 800dbb0:	f813 0b01 	ldrb.w	r0, [r3], #1
 800dbb4:	2830      	cmp	r0, #48	; 0x30
 800dbb6:	d06c      	beq.n	800dc92 <__gethex+0x118>
 800dbb8:	f7ff ffca 	bl	800db50 <__hexdig_fun>
 800dbbc:	4604      	mov	r4, r0
 800dbbe:	2800      	cmp	r0, #0
 800dbc0:	d16a      	bne.n	800dc98 <__gethex+0x11e>
 800dbc2:	9a01      	ldr	r2, [sp, #4]
 800dbc4:	9903      	ldr	r1, [sp, #12]
 800dbc6:	4638      	mov	r0, r7
 800dbc8:	f001 fadb 	bl	800f182 <strncmp>
 800dbcc:	2800      	cmp	r0, #0
 800dbce:	d166      	bne.n	800dc9e <__gethex+0x124>
 800dbd0:	9b01      	ldr	r3, [sp, #4]
 800dbd2:	5cf8      	ldrb	r0, [r7, r3]
 800dbd4:	18fe      	adds	r6, r7, r3
 800dbd6:	f7ff ffbb 	bl	800db50 <__hexdig_fun>
 800dbda:	2800      	cmp	r0, #0
 800dbdc:	d062      	beq.n	800dca4 <__gethex+0x12a>
 800dbde:	4633      	mov	r3, r6
 800dbe0:	7818      	ldrb	r0, [r3, #0]
 800dbe2:	2830      	cmp	r0, #48	; 0x30
 800dbe4:	461f      	mov	r7, r3
 800dbe6:	f103 0301 	add.w	r3, r3, #1
 800dbea:	d0f9      	beq.n	800dbe0 <__gethex+0x66>
 800dbec:	f7ff ffb0 	bl	800db50 <__hexdig_fun>
 800dbf0:	fab0 f580 	clz	r5, r0
 800dbf4:	096d      	lsrs	r5, r5, #5
 800dbf6:	4634      	mov	r4, r6
 800dbf8:	f04f 0b01 	mov.w	fp, #1
 800dbfc:	463a      	mov	r2, r7
 800dbfe:	4616      	mov	r6, r2
 800dc00:	3201      	adds	r2, #1
 800dc02:	7830      	ldrb	r0, [r6, #0]
 800dc04:	f7ff ffa4 	bl	800db50 <__hexdig_fun>
 800dc08:	2800      	cmp	r0, #0
 800dc0a:	d1f8      	bne.n	800dbfe <__gethex+0x84>
 800dc0c:	9a01      	ldr	r2, [sp, #4]
 800dc0e:	9903      	ldr	r1, [sp, #12]
 800dc10:	4630      	mov	r0, r6
 800dc12:	f001 fab6 	bl	800f182 <strncmp>
 800dc16:	b950      	cbnz	r0, 800dc2e <__gethex+0xb4>
 800dc18:	b954      	cbnz	r4, 800dc30 <__gethex+0xb6>
 800dc1a:	9b01      	ldr	r3, [sp, #4]
 800dc1c:	18f4      	adds	r4, r6, r3
 800dc1e:	4622      	mov	r2, r4
 800dc20:	4616      	mov	r6, r2
 800dc22:	3201      	adds	r2, #1
 800dc24:	7830      	ldrb	r0, [r6, #0]
 800dc26:	f7ff ff93 	bl	800db50 <__hexdig_fun>
 800dc2a:	2800      	cmp	r0, #0
 800dc2c:	d1f8      	bne.n	800dc20 <__gethex+0xa6>
 800dc2e:	b10c      	cbz	r4, 800dc34 <__gethex+0xba>
 800dc30:	1ba4      	subs	r4, r4, r6
 800dc32:	00a4      	lsls	r4, r4, #2
 800dc34:	7833      	ldrb	r3, [r6, #0]
 800dc36:	2b50      	cmp	r3, #80	; 0x50
 800dc38:	d001      	beq.n	800dc3e <__gethex+0xc4>
 800dc3a:	2b70      	cmp	r3, #112	; 0x70
 800dc3c:	d140      	bne.n	800dcc0 <__gethex+0x146>
 800dc3e:	7873      	ldrb	r3, [r6, #1]
 800dc40:	2b2b      	cmp	r3, #43	; 0x2b
 800dc42:	d031      	beq.n	800dca8 <__gethex+0x12e>
 800dc44:	2b2d      	cmp	r3, #45	; 0x2d
 800dc46:	d033      	beq.n	800dcb0 <__gethex+0x136>
 800dc48:	1c71      	adds	r1, r6, #1
 800dc4a:	f04f 0900 	mov.w	r9, #0
 800dc4e:	7808      	ldrb	r0, [r1, #0]
 800dc50:	f7ff ff7e 	bl	800db50 <__hexdig_fun>
 800dc54:	1e43      	subs	r3, r0, #1
 800dc56:	b2db      	uxtb	r3, r3
 800dc58:	2b18      	cmp	r3, #24
 800dc5a:	d831      	bhi.n	800dcc0 <__gethex+0x146>
 800dc5c:	f1a0 0210 	sub.w	r2, r0, #16
 800dc60:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800dc64:	f7ff ff74 	bl	800db50 <__hexdig_fun>
 800dc68:	1e43      	subs	r3, r0, #1
 800dc6a:	b2db      	uxtb	r3, r3
 800dc6c:	2b18      	cmp	r3, #24
 800dc6e:	d922      	bls.n	800dcb6 <__gethex+0x13c>
 800dc70:	f1b9 0f00 	cmp.w	r9, #0
 800dc74:	d000      	beq.n	800dc78 <__gethex+0xfe>
 800dc76:	4252      	negs	r2, r2
 800dc78:	4414      	add	r4, r2
 800dc7a:	f8ca 1000 	str.w	r1, [sl]
 800dc7e:	b30d      	cbz	r5, 800dcc4 <__gethex+0x14a>
 800dc80:	f1bb 0f00 	cmp.w	fp, #0
 800dc84:	bf0c      	ite	eq
 800dc86:	2706      	moveq	r7, #6
 800dc88:	2700      	movne	r7, #0
 800dc8a:	4638      	mov	r0, r7
 800dc8c:	b00b      	add	sp, #44	; 0x2c
 800dc8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc92:	f10b 0b01 	add.w	fp, fp, #1
 800dc96:	e78a      	b.n	800dbae <__gethex+0x34>
 800dc98:	2500      	movs	r5, #0
 800dc9a:	462c      	mov	r4, r5
 800dc9c:	e7ae      	b.n	800dbfc <__gethex+0x82>
 800dc9e:	463e      	mov	r6, r7
 800dca0:	2501      	movs	r5, #1
 800dca2:	e7c7      	b.n	800dc34 <__gethex+0xba>
 800dca4:	4604      	mov	r4, r0
 800dca6:	e7fb      	b.n	800dca0 <__gethex+0x126>
 800dca8:	f04f 0900 	mov.w	r9, #0
 800dcac:	1cb1      	adds	r1, r6, #2
 800dcae:	e7ce      	b.n	800dc4e <__gethex+0xd4>
 800dcb0:	f04f 0901 	mov.w	r9, #1
 800dcb4:	e7fa      	b.n	800dcac <__gethex+0x132>
 800dcb6:	230a      	movs	r3, #10
 800dcb8:	fb03 0202 	mla	r2, r3, r2, r0
 800dcbc:	3a10      	subs	r2, #16
 800dcbe:	e7cf      	b.n	800dc60 <__gethex+0xe6>
 800dcc0:	4631      	mov	r1, r6
 800dcc2:	e7da      	b.n	800dc7a <__gethex+0x100>
 800dcc4:	1bf3      	subs	r3, r6, r7
 800dcc6:	3b01      	subs	r3, #1
 800dcc8:	4629      	mov	r1, r5
 800dcca:	2b07      	cmp	r3, #7
 800dccc:	dc49      	bgt.n	800dd62 <__gethex+0x1e8>
 800dcce:	9802      	ldr	r0, [sp, #8]
 800dcd0:	f000 fabc 	bl	800e24c <_Balloc>
 800dcd4:	9b01      	ldr	r3, [sp, #4]
 800dcd6:	f100 0914 	add.w	r9, r0, #20
 800dcda:	f04f 0b00 	mov.w	fp, #0
 800dcde:	f1c3 0301 	rsb	r3, r3, #1
 800dce2:	4605      	mov	r5, r0
 800dce4:	f8cd 9010 	str.w	r9, [sp, #16]
 800dce8:	46da      	mov	sl, fp
 800dcea:	9308      	str	r3, [sp, #32]
 800dcec:	42b7      	cmp	r7, r6
 800dcee:	d33b      	bcc.n	800dd68 <__gethex+0x1ee>
 800dcf0:	9804      	ldr	r0, [sp, #16]
 800dcf2:	f840 ab04 	str.w	sl, [r0], #4
 800dcf6:	eba0 0009 	sub.w	r0, r0, r9
 800dcfa:	1080      	asrs	r0, r0, #2
 800dcfc:	6128      	str	r0, [r5, #16]
 800dcfe:	0147      	lsls	r7, r0, #5
 800dd00:	4650      	mov	r0, sl
 800dd02:	f000 fb67 	bl	800e3d4 <__hi0bits>
 800dd06:	f8d8 6000 	ldr.w	r6, [r8]
 800dd0a:	1a3f      	subs	r7, r7, r0
 800dd0c:	42b7      	cmp	r7, r6
 800dd0e:	dd64      	ble.n	800ddda <__gethex+0x260>
 800dd10:	1bbf      	subs	r7, r7, r6
 800dd12:	4639      	mov	r1, r7
 800dd14:	4628      	mov	r0, r5
 800dd16:	f000 fe77 	bl	800ea08 <__any_on>
 800dd1a:	4682      	mov	sl, r0
 800dd1c:	b178      	cbz	r0, 800dd3e <__gethex+0x1c4>
 800dd1e:	1e7b      	subs	r3, r7, #1
 800dd20:	1159      	asrs	r1, r3, #5
 800dd22:	f003 021f 	and.w	r2, r3, #31
 800dd26:	f04f 0a01 	mov.w	sl, #1
 800dd2a:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800dd2e:	fa0a f202 	lsl.w	r2, sl, r2
 800dd32:	420a      	tst	r2, r1
 800dd34:	d003      	beq.n	800dd3e <__gethex+0x1c4>
 800dd36:	4553      	cmp	r3, sl
 800dd38:	dc46      	bgt.n	800ddc8 <__gethex+0x24e>
 800dd3a:	f04f 0a02 	mov.w	sl, #2
 800dd3e:	4639      	mov	r1, r7
 800dd40:	4628      	mov	r0, r5
 800dd42:	f7ff fecb 	bl	800dadc <rshift>
 800dd46:	443c      	add	r4, r7
 800dd48:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800dd4c:	42a3      	cmp	r3, r4
 800dd4e:	da52      	bge.n	800ddf6 <__gethex+0x27c>
 800dd50:	4629      	mov	r1, r5
 800dd52:	9802      	ldr	r0, [sp, #8]
 800dd54:	f000 faae 	bl	800e2b4 <_Bfree>
 800dd58:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800dd5a:	2300      	movs	r3, #0
 800dd5c:	6013      	str	r3, [r2, #0]
 800dd5e:	27a3      	movs	r7, #163	; 0xa3
 800dd60:	e793      	b.n	800dc8a <__gethex+0x110>
 800dd62:	3101      	adds	r1, #1
 800dd64:	105b      	asrs	r3, r3, #1
 800dd66:	e7b0      	b.n	800dcca <__gethex+0x150>
 800dd68:	1e73      	subs	r3, r6, #1
 800dd6a:	9305      	str	r3, [sp, #20]
 800dd6c:	9a07      	ldr	r2, [sp, #28]
 800dd6e:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800dd72:	4293      	cmp	r3, r2
 800dd74:	d018      	beq.n	800dda8 <__gethex+0x22e>
 800dd76:	f1bb 0f20 	cmp.w	fp, #32
 800dd7a:	d107      	bne.n	800dd8c <__gethex+0x212>
 800dd7c:	9b04      	ldr	r3, [sp, #16]
 800dd7e:	f8c3 a000 	str.w	sl, [r3]
 800dd82:	3304      	adds	r3, #4
 800dd84:	f04f 0a00 	mov.w	sl, #0
 800dd88:	9304      	str	r3, [sp, #16]
 800dd8a:	46d3      	mov	fp, sl
 800dd8c:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800dd90:	f7ff fede 	bl	800db50 <__hexdig_fun>
 800dd94:	f000 000f 	and.w	r0, r0, #15
 800dd98:	fa00 f00b 	lsl.w	r0, r0, fp
 800dd9c:	ea4a 0a00 	orr.w	sl, sl, r0
 800dda0:	f10b 0b04 	add.w	fp, fp, #4
 800dda4:	9b05      	ldr	r3, [sp, #20]
 800dda6:	e00d      	b.n	800ddc4 <__gethex+0x24a>
 800dda8:	9b05      	ldr	r3, [sp, #20]
 800ddaa:	9a08      	ldr	r2, [sp, #32]
 800ddac:	4413      	add	r3, r2
 800ddae:	42bb      	cmp	r3, r7
 800ddb0:	d3e1      	bcc.n	800dd76 <__gethex+0x1fc>
 800ddb2:	4618      	mov	r0, r3
 800ddb4:	9a01      	ldr	r2, [sp, #4]
 800ddb6:	9903      	ldr	r1, [sp, #12]
 800ddb8:	9309      	str	r3, [sp, #36]	; 0x24
 800ddba:	f001 f9e2 	bl	800f182 <strncmp>
 800ddbe:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ddc0:	2800      	cmp	r0, #0
 800ddc2:	d1d8      	bne.n	800dd76 <__gethex+0x1fc>
 800ddc4:	461e      	mov	r6, r3
 800ddc6:	e791      	b.n	800dcec <__gethex+0x172>
 800ddc8:	1eb9      	subs	r1, r7, #2
 800ddca:	4628      	mov	r0, r5
 800ddcc:	f000 fe1c 	bl	800ea08 <__any_on>
 800ddd0:	2800      	cmp	r0, #0
 800ddd2:	d0b2      	beq.n	800dd3a <__gethex+0x1c0>
 800ddd4:	f04f 0a03 	mov.w	sl, #3
 800ddd8:	e7b1      	b.n	800dd3e <__gethex+0x1c4>
 800ddda:	da09      	bge.n	800ddf0 <__gethex+0x276>
 800dddc:	1bf7      	subs	r7, r6, r7
 800ddde:	4629      	mov	r1, r5
 800dde0:	463a      	mov	r2, r7
 800dde2:	9802      	ldr	r0, [sp, #8]
 800dde4:	f000 fc32 	bl	800e64c <__lshift>
 800dde8:	1be4      	subs	r4, r4, r7
 800ddea:	4605      	mov	r5, r0
 800ddec:	f100 0914 	add.w	r9, r0, #20
 800ddf0:	f04f 0a00 	mov.w	sl, #0
 800ddf4:	e7a8      	b.n	800dd48 <__gethex+0x1ce>
 800ddf6:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ddfa:	42a0      	cmp	r0, r4
 800ddfc:	dd6a      	ble.n	800ded4 <__gethex+0x35a>
 800ddfe:	1b04      	subs	r4, r0, r4
 800de00:	42a6      	cmp	r6, r4
 800de02:	dc2e      	bgt.n	800de62 <__gethex+0x2e8>
 800de04:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800de08:	2b02      	cmp	r3, #2
 800de0a:	d022      	beq.n	800de52 <__gethex+0x2d8>
 800de0c:	2b03      	cmp	r3, #3
 800de0e:	d024      	beq.n	800de5a <__gethex+0x2e0>
 800de10:	2b01      	cmp	r3, #1
 800de12:	d115      	bne.n	800de40 <__gethex+0x2c6>
 800de14:	42a6      	cmp	r6, r4
 800de16:	d113      	bne.n	800de40 <__gethex+0x2c6>
 800de18:	2e01      	cmp	r6, #1
 800de1a:	dc0b      	bgt.n	800de34 <__gethex+0x2ba>
 800de1c:	9a06      	ldr	r2, [sp, #24]
 800de1e:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800de22:	6013      	str	r3, [r2, #0]
 800de24:	2301      	movs	r3, #1
 800de26:	612b      	str	r3, [r5, #16]
 800de28:	f8c9 3000 	str.w	r3, [r9]
 800de2c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800de2e:	2762      	movs	r7, #98	; 0x62
 800de30:	601d      	str	r5, [r3, #0]
 800de32:	e72a      	b.n	800dc8a <__gethex+0x110>
 800de34:	1e71      	subs	r1, r6, #1
 800de36:	4628      	mov	r0, r5
 800de38:	f000 fde6 	bl	800ea08 <__any_on>
 800de3c:	2800      	cmp	r0, #0
 800de3e:	d1ed      	bne.n	800de1c <__gethex+0x2a2>
 800de40:	4629      	mov	r1, r5
 800de42:	9802      	ldr	r0, [sp, #8]
 800de44:	f000 fa36 	bl	800e2b4 <_Bfree>
 800de48:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800de4a:	2300      	movs	r3, #0
 800de4c:	6013      	str	r3, [r2, #0]
 800de4e:	2750      	movs	r7, #80	; 0x50
 800de50:	e71b      	b.n	800dc8a <__gethex+0x110>
 800de52:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de54:	2b00      	cmp	r3, #0
 800de56:	d0e1      	beq.n	800de1c <__gethex+0x2a2>
 800de58:	e7f2      	b.n	800de40 <__gethex+0x2c6>
 800de5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800de5c:	2b00      	cmp	r3, #0
 800de5e:	d1dd      	bne.n	800de1c <__gethex+0x2a2>
 800de60:	e7ee      	b.n	800de40 <__gethex+0x2c6>
 800de62:	1e67      	subs	r7, r4, #1
 800de64:	f1ba 0f00 	cmp.w	sl, #0
 800de68:	d131      	bne.n	800dece <__gethex+0x354>
 800de6a:	b127      	cbz	r7, 800de76 <__gethex+0x2fc>
 800de6c:	4639      	mov	r1, r7
 800de6e:	4628      	mov	r0, r5
 800de70:	f000 fdca 	bl	800ea08 <__any_on>
 800de74:	4682      	mov	sl, r0
 800de76:	117a      	asrs	r2, r7, #5
 800de78:	2301      	movs	r3, #1
 800de7a:	f007 071f 	and.w	r7, r7, #31
 800de7e:	fa03 f707 	lsl.w	r7, r3, r7
 800de82:	f859 3022 	ldr.w	r3, [r9, r2, lsl #2]
 800de86:	4621      	mov	r1, r4
 800de88:	421f      	tst	r7, r3
 800de8a:	4628      	mov	r0, r5
 800de8c:	bf18      	it	ne
 800de8e:	f04a 0a02 	orrne.w	sl, sl, #2
 800de92:	1b36      	subs	r6, r6, r4
 800de94:	f7ff fe22 	bl	800dadc <rshift>
 800de98:	f8d8 4004 	ldr.w	r4, [r8, #4]
 800de9c:	2702      	movs	r7, #2
 800de9e:	f1ba 0f00 	cmp.w	sl, #0
 800dea2:	d048      	beq.n	800df36 <__gethex+0x3bc>
 800dea4:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800dea8:	2b02      	cmp	r3, #2
 800deaa:	d015      	beq.n	800ded8 <__gethex+0x35e>
 800deac:	2b03      	cmp	r3, #3
 800deae:	d017      	beq.n	800dee0 <__gethex+0x366>
 800deb0:	2b01      	cmp	r3, #1
 800deb2:	d109      	bne.n	800dec8 <__gethex+0x34e>
 800deb4:	f01a 0f02 	tst.w	sl, #2
 800deb8:	d006      	beq.n	800dec8 <__gethex+0x34e>
 800deba:	f8d9 3000 	ldr.w	r3, [r9]
 800debe:	ea4a 0a03 	orr.w	sl, sl, r3
 800dec2:	f01a 0f01 	tst.w	sl, #1
 800dec6:	d10e      	bne.n	800dee6 <__gethex+0x36c>
 800dec8:	f047 0710 	orr.w	r7, r7, #16
 800decc:	e033      	b.n	800df36 <__gethex+0x3bc>
 800dece:	f04f 0a01 	mov.w	sl, #1
 800ded2:	e7d0      	b.n	800de76 <__gethex+0x2fc>
 800ded4:	2701      	movs	r7, #1
 800ded6:	e7e2      	b.n	800de9e <__gethex+0x324>
 800ded8:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800deda:	f1c3 0301 	rsb	r3, r3, #1
 800dede:	9315      	str	r3, [sp, #84]	; 0x54
 800dee0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800dee2:	2b00      	cmp	r3, #0
 800dee4:	d0f0      	beq.n	800dec8 <__gethex+0x34e>
 800dee6:	f8d5 9010 	ldr.w	r9, [r5, #16]
 800deea:	f105 0314 	add.w	r3, r5, #20
 800deee:	ea4f 0a89 	mov.w	sl, r9, lsl #2
 800def2:	eb03 010a 	add.w	r1, r3, sl
 800def6:	f04f 0c00 	mov.w	ip, #0
 800defa:	4618      	mov	r0, r3
 800defc:	f853 2b04 	ldr.w	r2, [r3], #4
 800df00:	f1b2 3fff 	cmp.w	r2, #4294967295
 800df04:	d01c      	beq.n	800df40 <__gethex+0x3c6>
 800df06:	3201      	adds	r2, #1
 800df08:	6002      	str	r2, [r0, #0]
 800df0a:	2f02      	cmp	r7, #2
 800df0c:	f105 0314 	add.w	r3, r5, #20
 800df10:	d138      	bne.n	800df84 <__gethex+0x40a>
 800df12:	f8d8 2000 	ldr.w	r2, [r8]
 800df16:	3a01      	subs	r2, #1
 800df18:	42b2      	cmp	r2, r6
 800df1a:	d10a      	bne.n	800df32 <__gethex+0x3b8>
 800df1c:	1171      	asrs	r1, r6, #5
 800df1e:	2201      	movs	r2, #1
 800df20:	f006 061f 	and.w	r6, r6, #31
 800df24:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800df28:	fa02 f606 	lsl.w	r6, r2, r6
 800df2c:	421e      	tst	r6, r3
 800df2e:	bf18      	it	ne
 800df30:	4617      	movne	r7, r2
 800df32:	f047 0720 	orr.w	r7, r7, #32
 800df36:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800df38:	601d      	str	r5, [r3, #0]
 800df3a:	9b06      	ldr	r3, [sp, #24]
 800df3c:	601c      	str	r4, [r3, #0]
 800df3e:	e6a4      	b.n	800dc8a <__gethex+0x110>
 800df40:	4299      	cmp	r1, r3
 800df42:	f843 cc04 	str.w	ip, [r3, #-4]
 800df46:	d8d8      	bhi.n	800defa <__gethex+0x380>
 800df48:	68ab      	ldr	r3, [r5, #8]
 800df4a:	4599      	cmp	r9, r3
 800df4c:	db12      	blt.n	800df74 <__gethex+0x3fa>
 800df4e:	6869      	ldr	r1, [r5, #4]
 800df50:	9802      	ldr	r0, [sp, #8]
 800df52:	3101      	adds	r1, #1
 800df54:	f000 f97a 	bl	800e24c <_Balloc>
 800df58:	692a      	ldr	r2, [r5, #16]
 800df5a:	3202      	adds	r2, #2
 800df5c:	f105 010c 	add.w	r1, r5, #12
 800df60:	4683      	mov	fp, r0
 800df62:	0092      	lsls	r2, r2, #2
 800df64:	300c      	adds	r0, #12
 800df66:	f7fc ff97 	bl	800ae98 <memcpy>
 800df6a:	4629      	mov	r1, r5
 800df6c:	9802      	ldr	r0, [sp, #8]
 800df6e:	f000 f9a1 	bl	800e2b4 <_Bfree>
 800df72:	465d      	mov	r5, fp
 800df74:	692b      	ldr	r3, [r5, #16]
 800df76:	1c5a      	adds	r2, r3, #1
 800df78:	eb05 0383 	add.w	r3, r5, r3, lsl #2
 800df7c:	612a      	str	r2, [r5, #16]
 800df7e:	2201      	movs	r2, #1
 800df80:	615a      	str	r2, [r3, #20]
 800df82:	e7c2      	b.n	800df0a <__gethex+0x390>
 800df84:	692a      	ldr	r2, [r5, #16]
 800df86:	454a      	cmp	r2, r9
 800df88:	dd0b      	ble.n	800dfa2 <__gethex+0x428>
 800df8a:	2101      	movs	r1, #1
 800df8c:	4628      	mov	r0, r5
 800df8e:	f7ff fda5 	bl	800dadc <rshift>
 800df92:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800df96:	3401      	adds	r4, #1
 800df98:	42a3      	cmp	r3, r4
 800df9a:	f6ff aed9 	blt.w	800dd50 <__gethex+0x1d6>
 800df9e:	2701      	movs	r7, #1
 800dfa0:	e7c7      	b.n	800df32 <__gethex+0x3b8>
 800dfa2:	f016 061f 	ands.w	r6, r6, #31
 800dfa6:	d0fa      	beq.n	800df9e <__gethex+0x424>
 800dfa8:	449a      	add	sl, r3
 800dfaa:	f1c6 0620 	rsb	r6, r6, #32
 800dfae:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800dfb2:	f000 fa0f 	bl	800e3d4 <__hi0bits>
 800dfb6:	42b0      	cmp	r0, r6
 800dfb8:	dbe7      	blt.n	800df8a <__gethex+0x410>
 800dfba:	e7f0      	b.n	800df9e <__gethex+0x424>

0800dfbc <L_shift>:
 800dfbc:	f1c2 0208 	rsb	r2, r2, #8
 800dfc0:	0092      	lsls	r2, r2, #2
 800dfc2:	b570      	push	{r4, r5, r6, lr}
 800dfc4:	f1c2 0620 	rsb	r6, r2, #32
 800dfc8:	6843      	ldr	r3, [r0, #4]
 800dfca:	6804      	ldr	r4, [r0, #0]
 800dfcc:	fa03 f506 	lsl.w	r5, r3, r6
 800dfd0:	432c      	orrs	r4, r5
 800dfd2:	40d3      	lsrs	r3, r2
 800dfd4:	6004      	str	r4, [r0, #0]
 800dfd6:	f840 3f04 	str.w	r3, [r0, #4]!
 800dfda:	4288      	cmp	r0, r1
 800dfdc:	d3f4      	bcc.n	800dfc8 <L_shift+0xc>
 800dfde:	bd70      	pop	{r4, r5, r6, pc}

0800dfe0 <__match>:
 800dfe0:	b530      	push	{r4, r5, lr}
 800dfe2:	6803      	ldr	r3, [r0, #0]
 800dfe4:	3301      	adds	r3, #1
 800dfe6:	f811 4b01 	ldrb.w	r4, [r1], #1
 800dfea:	b914      	cbnz	r4, 800dff2 <__match+0x12>
 800dfec:	6003      	str	r3, [r0, #0]
 800dfee:	2001      	movs	r0, #1
 800dff0:	bd30      	pop	{r4, r5, pc}
 800dff2:	f813 2b01 	ldrb.w	r2, [r3], #1
 800dff6:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800dffa:	2d19      	cmp	r5, #25
 800dffc:	bf98      	it	ls
 800dffe:	3220      	addls	r2, #32
 800e000:	42a2      	cmp	r2, r4
 800e002:	d0f0      	beq.n	800dfe6 <__match+0x6>
 800e004:	2000      	movs	r0, #0
 800e006:	e7f3      	b.n	800dff0 <__match+0x10>

0800e008 <__hexnan>:
 800e008:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e00c:	680b      	ldr	r3, [r1, #0]
 800e00e:	6801      	ldr	r1, [r0, #0]
 800e010:	115f      	asrs	r7, r3, #5
 800e012:	eb02 0787 	add.w	r7, r2, r7, lsl #2
 800e016:	f013 031f 	ands.w	r3, r3, #31
 800e01a:	b087      	sub	sp, #28
 800e01c:	bf18      	it	ne
 800e01e:	3704      	addne	r7, #4
 800e020:	2500      	movs	r5, #0
 800e022:	1f3e      	subs	r6, r7, #4
 800e024:	4682      	mov	sl, r0
 800e026:	4690      	mov	r8, r2
 800e028:	9301      	str	r3, [sp, #4]
 800e02a:	f847 5c04 	str.w	r5, [r7, #-4]
 800e02e:	46b1      	mov	r9, r6
 800e030:	4634      	mov	r4, r6
 800e032:	9502      	str	r5, [sp, #8]
 800e034:	46ab      	mov	fp, r5
 800e036:	784a      	ldrb	r2, [r1, #1]
 800e038:	1c4b      	adds	r3, r1, #1
 800e03a:	9303      	str	r3, [sp, #12]
 800e03c:	b342      	cbz	r2, 800e090 <__hexnan+0x88>
 800e03e:	4610      	mov	r0, r2
 800e040:	9105      	str	r1, [sp, #20]
 800e042:	9204      	str	r2, [sp, #16]
 800e044:	f7ff fd84 	bl	800db50 <__hexdig_fun>
 800e048:	2800      	cmp	r0, #0
 800e04a:	d143      	bne.n	800e0d4 <__hexnan+0xcc>
 800e04c:	9a04      	ldr	r2, [sp, #16]
 800e04e:	9905      	ldr	r1, [sp, #20]
 800e050:	2a20      	cmp	r2, #32
 800e052:	d818      	bhi.n	800e086 <__hexnan+0x7e>
 800e054:	9b02      	ldr	r3, [sp, #8]
 800e056:	459b      	cmp	fp, r3
 800e058:	dd13      	ble.n	800e082 <__hexnan+0x7a>
 800e05a:	454c      	cmp	r4, r9
 800e05c:	d206      	bcs.n	800e06c <__hexnan+0x64>
 800e05e:	2d07      	cmp	r5, #7
 800e060:	dc04      	bgt.n	800e06c <__hexnan+0x64>
 800e062:	462a      	mov	r2, r5
 800e064:	4649      	mov	r1, r9
 800e066:	4620      	mov	r0, r4
 800e068:	f7ff ffa8 	bl	800dfbc <L_shift>
 800e06c:	4544      	cmp	r4, r8
 800e06e:	d944      	bls.n	800e0fa <__hexnan+0xf2>
 800e070:	2300      	movs	r3, #0
 800e072:	f1a4 0904 	sub.w	r9, r4, #4
 800e076:	f844 3c04 	str.w	r3, [r4, #-4]
 800e07a:	f8cd b008 	str.w	fp, [sp, #8]
 800e07e:	464c      	mov	r4, r9
 800e080:	461d      	mov	r5, r3
 800e082:	9903      	ldr	r1, [sp, #12]
 800e084:	e7d7      	b.n	800e036 <__hexnan+0x2e>
 800e086:	2a29      	cmp	r2, #41	; 0x29
 800e088:	d14a      	bne.n	800e120 <__hexnan+0x118>
 800e08a:	3102      	adds	r1, #2
 800e08c:	f8ca 1000 	str.w	r1, [sl]
 800e090:	f1bb 0f00 	cmp.w	fp, #0
 800e094:	d044      	beq.n	800e120 <__hexnan+0x118>
 800e096:	454c      	cmp	r4, r9
 800e098:	d206      	bcs.n	800e0a8 <__hexnan+0xa0>
 800e09a:	2d07      	cmp	r5, #7
 800e09c:	dc04      	bgt.n	800e0a8 <__hexnan+0xa0>
 800e09e:	462a      	mov	r2, r5
 800e0a0:	4649      	mov	r1, r9
 800e0a2:	4620      	mov	r0, r4
 800e0a4:	f7ff ff8a 	bl	800dfbc <L_shift>
 800e0a8:	4544      	cmp	r4, r8
 800e0aa:	d928      	bls.n	800e0fe <__hexnan+0xf6>
 800e0ac:	4643      	mov	r3, r8
 800e0ae:	f854 2b04 	ldr.w	r2, [r4], #4
 800e0b2:	f843 2b04 	str.w	r2, [r3], #4
 800e0b6:	42a6      	cmp	r6, r4
 800e0b8:	d2f9      	bcs.n	800e0ae <__hexnan+0xa6>
 800e0ba:	2200      	movs	r2, #0
 800e0bc:	f843 2b04 	str.w	r2, [r3], #4
 800e0c0:	429e      	cmp	r6, r3
 800e0c2:	d2fb      	bcs.n	800e0bc <__hexnan+0xb4>
 800e0c4:	6833      	ldr	r3, [r6, #0]
 800e0c6:	b91b      	cbnz	r3, 800e0d0 <__hexnan+0xc8>
 800e0c8:	4546      	cmp	r6, r8
 800e0ca:	d127      	bne.n	800e11c <__hexnan+0x114>
 800e0cc:	2301      	movs	r3, #1
 800e0ce:	6033      	str	r3, [r6, #0]
 800e0d0:	2005      	movs	r0, #5
 800e0d2:	e026      	b.n	800e122 <__hexnan+0x11a>
 800e0d4:	3501      	adds	r5, #1
 800e0d6:	2d08      	cmp	r5, #8
 800e0d8:	f10b 0b01 	add.w	fp, fp, #1
 800e0dc:	dd06      	ble.n	800e0ec <__hexnan+0xe4>
 800e0de:	4544      	cmp	r4, r8
 800e0e0:	d9cf      	bls.n	800e082 <__hexnan+0x7a>
 800e0e2:	2300      	movs	r3, #0
 800e0e4:	f844 3c04 	str.w	r3, [r4, #-4]
 800e0e8:	2501      	movs	r5, #1
 800e0ea:	3c04      	subs	r4, #4
 800e0ec:	6822      	ldr	r2, [r4, #0]
 800e0ee:	f000 000f 	and.w	r0, r0, #15
 800e0f2:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800e0f6:	6020      	str	r0, [r4, #0]
 800e0f8:	e7c3      	b.n	800e082 <__hexnan+0x7a>
 800e0fa:	2508      	movs	r5, #8
 800e0fc:	e7c1      	b.n	800e082 <__hexnan+0x7a>
 800e0fe:	9b01      	ldr	r3, [sp, #4]
 800e100:	2b00      	cmp	r3, #0
 800e102:	d0df      	beq.n	800e0c4 <__hexnan+0xbc>
 800e104:	f04f 32ff 	mov.w	r2, #4294967295
 800e108:	f1c3 0320 	rsb	r3, r3, #32
 800e10c:	fa22 f303 	lsr.w	r3, r2, r3
 800e110:	f857 2c04 	ldr.w	r2, [r7, #-4]
 800e114:	401a      	ands	r2, r3
 800e116:	f847 2c04 	str.w	r2, [r7, #-4]
 800e11a:	e7d3      	b.n	800e0c4 <__hexnan+0xbc>
 800e11c:	3e04      	subs	r6, #4
 800e11e:	e7d1      	b.n	800e0c4 <__hexnan+0xbc>
 800e120:	2004      	movs	r0, #4
 800e122:	b007      	add	sp, #28
 800e124:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e128 <__locale_ctype_ptr_l>:
 800e128:	f8d0 00ec 	ldr.w	r0, [r0, #236]	; 0xec
 800e12c:	4770      	bx	lr

0800e12e <__localeconv_l>:
 800e12e:	30f0      	adds	r0, #240	; 0xf0
 800e130:	4770      	bx	lr
	...

0800e134 <_localeconv_r>:
 800e134:	4b04      	ldr	r3, [pc, #16]	; (800e148 <_localeconv_r+0x14>)
 800e136:	681b      	ldr	r3, [r3, #0]
 800e138:	6a18      	ldr	r0, [r3, #32]
 800e13a:	4b04      	ldr	r3, [pc, #16]	; (800e14c <_localeconv_r+0x18>)
 800e13c:	2800      	cmp	r0, #0
 800e13e:	bf08      	it	eq
 800e140:	4618      	moveq	r0, r3
 800e142:	30f0      	adds	r0, #240	; 0xf0
 800e144:	4770      	bx	lr
 800e146:	bf00      	nop
 800e148:	20000040 	.word	0x20000040
 800e14c:	200000a4 	.word	0x200000a4

0800e150 <__swhatbuf_r>:
 800e150:	b570      	push	{r4, r5, r6, lr}
 800e152:	460e      	mov	r6, r1
 800e154:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800e158:	2900      	cmp	r1, #0
 800e15a:	b096      	sub	sp, #88	; 0x58
 800e15c:	4614      	mov	r4, r2
 800e15e:	461d      	mov	r5, r3
 800e160:	da07      	bge.n	800e172 <__swhatbuf_r+0x22>
 800e162:	2300      	movs	r3, #0
 800e164:	602b      	str	r3, [r5, #0]
 800e166:	89b3      	ldrh	r3, [r6, #12]
 800e168:	061a      	lsls	r2, r3, #24
 800e16a:	d410      	bmi.n	800e18e <__swhatbuf_r+0x3e>
 800e16c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e170:	e00e      	b.n	800e190 <__swhatbuf_r+0x40>
 800e172:	466a      	mov	r2, sp
 800e174:	f001 f846 	bl	800f204 <_fstat_r>
 800e178:	2800      	cmp	r0, #0
 800e17a:	dbf2      	blt.n	800e162 <__swhatbuf_r+0x12>
 800e17c:	9a01      	ldr	r2, [sp, #4]
 800e17e:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800e182:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800e186:	425a      	negs	r2, r3
 800e188:	415a      	adcs	r2, r3
 800e18a:	602a      	str	r2, [r5, #0]
 800e18c:	e7ee      	b.n	800e16c <__swhatbuf_r+0x1c>
 800e18e:	2340      	movs	r3, #64	; 0x40
 800e190:	2000      	movs	r0, #0
 800e192:	6023      	str	r3, [r4, #0]
 800e194:	b016      	add	sp, #88	; 0x58
 800e196:	bd70      	pop	{r4, r5, r6, pc}

0800e198 <__smakebuf_r>:
 800e198:	898b      	ldrh	r3, [r1, #12]
 800e19a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800e19c:	079d      	lsls	r5, r3, #30
 800e19e:	4606      	mov	r6, r0
 800e1a0:	460c      	mov	r4, r1
 800e1a2:	d507      	bpl.n	800e1b4 <__smakebuf_r+0x1c>
 800e1a4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800e1a8:	6023      	str	r3, [r4, #0]
 800e1aa:	6123      	str	r3, [r4, #16]
 800e1ac:	2301      	movs	r3, #1
 800e1ae:	6163      	str	r3, [r4, #20]
 800e1b0:	b002      	add	sp, #8
 800e1b2:	bd70      	pop	{r4, r5, r6, pc}
 800e1b4:	ab01      	add	r3, sp, #4
 800e1b6:	466a      	mov	r2, sp
 800e1b8:	f7ff ffca 	bl	800e150 <__swhatbuf_r>
 800e1bc:	9900      	ldr	r1, [sp, #0]
 800e1be:	4605      	mov	r5, r0
 800e1c0:	4630      	mov	r0, r6
 800e1c2:	f000 fc9f 	bl	800eb04 <_malloc_r>
 800e1c6:	b948      	cbnz	r0, 800e1dc <__smakebuf_r+0x44>
 800e1c8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e1cc:	059a      	lsls	r2, r3, #22
 800e1ce:	d4ef      	bmi.n	800e1b0 <__smakebuf_r+0x18>
 800e1d0:	f023 0303 	bic.w	r3, r3, #3
 800e1d4:	f043 0302 	orr.w	r3, r3, #2
 800e1d8:	81a3      	strh	r3, [r4, #12]
 800e1da:	e7e3      	b.n	800e1a4 <__smakebuf_r+0xc>
 800e1dc:	4b0d      	ldr	r3, [pc, #52]	; (800e214 <__smakebuf_r+0x7c>)
 800e1de:	62b3      	str	r3, [r6, #40]	; 0x28
 800e1e0:	89a3      	ldrh	r3, [r4, #12]
 800e1e2:	6020      	str	r0, [r4, #0]
 800e1e4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800e1e8:	81a3      	strh	r3, [r4, #12]
 800e1ea:	9b00      	ldr	r3, [sp, #0]
 800e1ec:	6163      	str	r3, [r4, #20]
 800e1ee:	9b01      	ldr	r3, [sp, #4]
 800e1f0:	6120      	str	r0, [r4, #16]
 800e1f2:	b15b      	cbz	r3, 800e20c <__smakebuf_r+0x74>
 800e1f4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800e1f8:	4630      	mov	r0, r6
 800e1fa:	f001 f815 	bl	800f228 <_isatty_r>
 800e1fe:	b128      	cbz	r0, 800e20c <__smakebuf_r+0x74>
 800e200:	89a3      	ldrh	r3, [r4, #12]
 800e202:	f023 0303 	bic.w	r3, r3, #3
 800e206:	f043 0301 	orr.w	r3, r3, #1
 800e20a:	81a3      	strh	r3, [r4, #12]
 800e20c:	89a3      	ldrh	r3, [r4, #12]
 800e20e:	431d      	orrs	r5, r3
 800e210:	81a5      	strh	r5, [r4, #12]
 800e212:	e7cd      	b.n	800e1b0 <__smakebuf_r+0x18>
 800e214:	0800d991 	.word	0x0800d991

0800e218 <malloc>:
 800e218:	4b02      	ldr	r3, [pc, #8]	; (800e224 <malloc+0xc>)
 800e21a:	4601      	mov	r1, r0
 800e21c:	6818      	ldr	r0, [r3, #0]
 800e21e:	f000 bc71 	b.w	800eb04 <_malloc_r>
 800e222:	bf00      	nop
 800e224:	20000040 	.word	0x20000040

0800e228 <__ascii_mbtowc>:
 800e228:	b082      	sub	sp, #8
 800e22a:	b901      	cbnz	r1, 800e22e <__ascii_mbtowc+0x6>
 800e22c:	a901      	add	r1, sp, #4
 800e22e:	b142      	cbz	r2, 800e242 <__ascii_mbtowc+0x1a>
 800e230:	b14b      	cbz	r3, 800e246 <__ascii_mbtowc+0x1e>
 800e232:	7813      	ldrb	r3, [r2, #0]
 800e234:	600b      	str	r3, [r1, #0]
 800e236:	7812      	ldrb	r2, [r2, #0]
 800e238:	1c10      	adds	r0, r2, #0
 800e23a:	bf18      	it	ne
 800e23c:	2001      	movne	r0, #1
 800e23e:	b002      	add	sp, #8
 800e240:	4770      	bx	lr
 800e242:	4610      	mov	r0, r2
 800e244:	e7fb      	b.n	800e23e <__ascii_mbtowc+0x16>
 800e246:	f06f 0001 	mvn.w	r0, #1
 800e24a:	e7f8      	b.n	800e23e <__ascii_mbtowc+0x16>

0800e24c <_Balloc>:
 800e24c:	b570      	push	{r4, r5, r6, lr}
 800e24e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800e250:	4604      	mov	r4, r0
 800e252:	460e      	mov	r6, r1
 800e254:	b93d      	cbnz	r5, 800e266 <_Balloc+0x1a>
 800e256:	2010      	movs	r0, #16
 800e258:	f7ff ffde 	bl	800e218 <malloc>
 800e25c:	6260      	str	r0, [r4, #36]	; 0x24
 800e25e:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800e262:	6005      	str	r5, [r0, #0]
 800e264:	60c5      	str	r5, [r0, #12]
 800e266:	6a65      	ldr	r5, [r4, #36]	; 0x24
 800e268:	68eb      	ldr	r3, [r5, #12]
 800e26a:	b183      	cbz	r3, 800e28e <_Balloc+0x42>
 800e26c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e26e:	68db      	ldr	r3, [r3, #12]
 800e270:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 800e274:	b9b8      	cbnz	r0, 800e2a6 <_Balloc+0x5a>
 800e276:	2101      	movs	r1, #1
 800e278:	fa01 f506 	lsl.w	r5, r1, r6
 800e27c:	1d6a      	adds	r2, r5, #5
 800e27e:	0092      	lsls	r2, r2, #2
 800e280:	4620      	mov	r0, r4
 800e282:	f000 fbe2 	bl	800ea4a <_calloc_r>
 800e286:	b160      	cbz	r0, 800e2a2 <_Balloc+0x56>
 800e288:	e9c0 6501 	strd	r6, r5, [r0, #4]
 800e28c:	e00e      	b.n	800e2ac <_Balloc+0x60>
 800e28e:	2221      	movs	r2, #33	; 0x21
 800e290:	2104      	movs	r1, #4
 800e292:	4620      	mov	r0, r4
 800e294:	f000 fbd9 	bl	800ea4a <_calloc_r>
 800e298:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800e29a:	60e8      	str	r0, [r5, #12]
 800e29c:	68db      	ldr	r3, [r3, #12]
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	d1e4      	bne.n	800e26c <_Balloc+0x20>
 800e2a2:	2000      	movs	r0, #0
 800e2a4:	bd70      	pop	{r4, r5, r6, pc}
 800e2a6:	6802      	ldr	r2, [r0, #0]
 800e2a8:	f843 2026 	str.w	r2, [r3, r6, lsl #2]
 800e2ac:	2300      	movs	r3, #0
 800e2ae:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800e2b2:	e7f7      	b.n	800e2a4 <_Balloc+0x58>

0800e2b4 <_Bfree>:
 800e2b4:	b570      	push	{r4, r5, r6, lr}
 800e2b6:	6a44      	ldr	r4, [r0, #36]	; 0x24
 800e2b8:	4606      	mov	r6, r0
 800e2ba:	460d      	mov	r5, r1
 800e2bc:	b93c      	cbnz	r4, 800e2ce <_Bfree+0x1a>
 800e2be:	2010      	movs	r0, #16
 800e2c0:	f7ff ffaa 	bl	800e218 <malloc>
 800e2c4:	6270      	str	r0, [r6, #36]	; 0x24
 800e2c6:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e2ca:	6004      	str	r4, [r0, #0]
 800e2cc:	60c4      	str	r4, [r0, #12]
 800e2ce:	b13d      	cbz	r5, 800e2e0 <_Bfree+0x2c>
 800e2d0:	6a73      	ldr	r3, [r6, #36]	; 0x24
 800e2d2:	686a      	ldr	r2, [r5, #4]
 800e2d4:	68db      	ldr	r3, [r3, #12]
 800e2d6:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800e2da:	6029      	str	r1, [r5, #0]
 800e2dc:	f843 5022 	str.w	r5, [r3, r2, lsl #2]
 800e2e0:	bd70      	pop	{r4, r5, r6, pc}

0800e2e2 <__multadd>:
 800e2e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e2e6:	690d      	ldr	r5, [r1, #16]
 800e2e8:	461f      	mov	r7, r3
 800e2ea:	4606      	mov	r6, r0
 800e2ec:	460c      	mov	r4, r1
 800e2ee:	f101 0c14 	add.w	ip, r1, #20
 800e2f2:	2300      	movs	r3, #0
 800e2f4:	f8dc 0000 	ldr.w	r0, [ip]
 800e2f8:	b281      	uxth	r1, r0
 800e2fa:	fb02 7101 	mla	r1, r2, r1, r7
 800e2fe:	0c0f      	lsrs	r7, r1, #16
 800e300:	0c00      	lsrs	r0, r0, #16
 800e302:	fb02 7000 	mla	r0, r2, r0, r7
 800e306:	b289      	uxth	r1, r1
 800e308:	3301      	adds	r3, #1
 800e30a:	eb01 4100 	add.w	r1, r1, r0, lsl #16
 800e30e:	429d      	cmp	r5, r3
 800e310:	ea4f 4710 	mov.w	r7, r0, lsr #16
 800e314:	f84c 1b04 	str.w	r1, [ip], #4
 800e318:	dcec      	bgt.n	800e2f4 <__multadd+0x12>
 800e31a:	b1d7      	cbz	r7, 800e352 <__multadd+0x70>
 800e31c:	68a3      	ldr	r3, [r4, #8]
 800e31e:	42ab      	cmp	r3, r5
 800e320:	dc12      	bgt.n	800e348 <__multadd+0x66>
 800e322:	6861      	ldr	r1, [r4, #4]
 800e324:	4630      	mov	r0, r6
 800e326:	3101      	adds	r1, #1
 800e328:	f7ff ff90 	bl	800e24c <_Balloc>
 800e32c:	6922      	ldr	r2, [r4, #16]
 800e32e:	3202      	adds	r2, #2
 800e330:	f104 010c 	add.w	r1, r4, #12
 800e334:	4680      	mov	r8, r0
 800e336:	0092      	lsls	r2, r2, #2
 800e338:	300c      	adds	r0, #12
 800e33a:	f7fc fdad 	bl	800ae98 <memcpy>
 800e33e:	4621      	mov	r1, r4
 800e340:	4630      	mov	r0, r6
 800e342:	f7ff ffb7 	bl	800e2b4 <_Bfree>
 800e346:	4644      	mov	r4, r8
 800e348:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800e34c:	3501      	adds	r5, #1
 800e34e:	615f      	str	r7, [r3, #20]
 800e350:	6125      	str	r5, [r4, #16]
 800e352:	4620      	mov	r0, r4
 800e354:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

0800e358 <__s2b>:
 800e358:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e35c:	460c      	mov	r4, r1
 800e35e:	4615      	mov	r5, r2
 800e360:	461f      	mov	r7, r3
 800e362:	2209      	movs	r2, #9
 800e364:	3308      	adds	r3, #8
 800e366:	4606      	mov	r6, r0
 800e368:	fb93 f3f2 	sdiv	r3, r3, r2
 800e36c:	2100      	movs	r1, #0
 800e36e:	2201      	movs	r2, #1
 800e370:	429a      	cmp	r2, r3
 800e372:	db20      	blt.n	800e3b6 <__s2b+0x5e>
 800e374:	4630      	mov	r0, r6
 800e376:	f7ff ff69 	bl	800e24c <_Balloc>
 800e37a:	9b08      	ldr	r3, [sp, #32]
 800e37c:	6143      	str	r3, [r0, #20]
 800e37e:	2d09      	cmp	r5, #9
 800e380:	f04f 0301 	mov.w	r3, #1
 800e384:	6103      	str	r3, [r0, #16]
 800e386:	dd19      	ble.n	800e3bc <__s2b+0x64>
 800e388:	f104 0809 	add.w	r8, r4, #9
 800e38c:	46c1      	mov	r9, r8
 800e38e:	442c      	add	r4, r5
 800e390:	f819 3b01 	ldrb.w	r3, [r9], #1
 800e394:	4601      	mov	r1, r0
 800e396:	3b30      	subs	r3, #48	; 0x30
 800e398:	220a      	movs	r2, #10
 800e39a:	4630      	mov	r0, r6
 800e39c:	f7ff ffa1 	bl	800e2e2 <__multadd>
 800e3a0:	45a1      	cmp	r9, r4
 800e3a2:	d1f5      	bne.n	800e390 <__s2b+0x38>
 800e3a4:	eb08 0405 	add.w	r4, r8, r5
 800e3a8:	3c08      	subs	r4, #8
 800e3aa:	1b2d      	subs	r5, r5, r4
 800e3ac:	1963      	adds	r3, r4, r5
 800e3ae:	42bb      	cmp	r3, r7
 800e3b0:	db07      	blt.n	800e3c2 <__s2b+0x6a>
 800e3b2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e3b6:	0052      	lsls	r2, r2, #1
 800e3b8:	3101      	adds	r1, #1
 800e3ba:	e7d9      	b.n	800e370 <__s2b+0x18>
 800e3bc:	340a      	adds	r4, #10
 800e3be:	2509      	movs	r5, #9
 800e3c0:	e7f3      	b.n	800e3aa <__s2b+0x52>
 800e3c2:	f814 3b01 	ldrb.w	r3, [r4], #1
 800e3c6:	4601      	mov	r1, r0
 800e3c8:	3b30      	subs	r3, #48	; 0x30
 800e3ca:	220a      	movs	r2, #10
 800e3cc:	4630      	mov	r0, r6
 800e3ce:	f7ff ff88 	bl	800e2e2 <__multadd>
 800e3d2:	e7eb      	b.n	800e3ac <__s2b+0x54>

0800e3d4 <__hi0bits>:
 800e3d4:	0c02      	lsrs	r2, r0, #16
 800e3d6:	0412      	lsls	r2, r2, #16
 800e3d8:	4603      	mov	r3, r0
 800e3da:	b9b2      	cbnz	r2, 800e40a <__hi0bits+0x36>
 800e3dc:	0403      	lsls	r3, r0, #16
 800e3de:	2010      	movs	r0, #16
 800e3e0:	f013 4f7f 	tst.w	r3, #4278190080	; 0xff000000
 800e3e4:	bf04      	itt	eq
 800e3e6:	021b      	lsleq	r3, r3, #8
 800e3e8:	3008      	addeq	r0, #8
 800e3ea:	f013 4f70 	tst.w	r3, #4026531840	; 0xf0000000
 800e3ee:	bf04      	itt	eq
 800e3f0:	011b      	lsleq	r3, r3, #4
 800e3f2:	3004      	addeq	r0, #4
 800e3f4:	f013 4f40 	tst.w	r3, #3221225472	; 0xc0000000
 800e3f8:	bf04      	itt	eq
 800e3fa:	009b      	lsleq	r3, r3, #2
 800e3fc:	3002      	addeq	r0, #2
 800e3fe:	2b00      	cmp	r3, #0
 800e400:	db06      	blt.n	800e410 <__hi0bits+0x3c>
 800e402:	005b      	lsls	r3, r3, #1
 800e404:	d503      	bpl.n	800e40e <__hi0bits+0x3a>
 800e406:	3001      	adds	r0, #1
 800e408:	4770      	bx	lr
 800e40a:	2000      	movs	r0, #0
 800e40c:	e7e8      	b.n	800e3e0 <__hi0bits+0xc>
 800e40e:	2020      	movs	r0, #32
 800e410:	4770      	bx	lr

0800e412 <__lo0bits>:
 800e412:	6803      	ldr	r3, [r0, #0]
 800e414:	f013 0207 	ands.w	r2, r3, #7
 800e418:	4601      	mov	r1, r0
 800e41a:	d00b      	beq.n	800e434 <__lo0bits+0x22>
 800e41c:	07da      	lsls	r2, r3, #31
 800e41e:	d423      	bmi.n	800e468 <__lo0bits+0x56>
 800e420:	0798      	lsls	r0, r3, #30
 800e422:	bf49      	itett	mi
 800e424:	085b      	lsrmi	r3, r3, #1
 800e426:	089b      	lsrpl	r3, r3, #2
 800e428:	2001      	movmi	r0, #1
 800e42a:	600b      	strmi	r3, [r1, #0]
 800e42c:	bf5c      	itt	pl
 800e42e:	600b      	strpl	r3, [r1, #0]
 800e430:	2002      	movpl	r0, #2
 800e432:	4770      	bx	lr
 800e434:	b298      	uxth	r0, r3
 800e436:	b9a8      	cbnz	r0, 800e464 <__lo0bits+0x52>
 800e438:	0c1b      	lsrs	r3, r3, #16
 800e43a:	2010      	movs	r0, #16
 800e43c:	f013 0fff 	tst.w	r3, #255	; 0xff
 800e440:	bf04      	itt	eq
 800e442:	0a1b      	lsreq	r3, r3, #8
 800e444:	3008      	addeq	r0, #8
 800e446:	071a      	lsls	r2, r3, #28
 800e448:	bf04      	itt	eq
 800e44a:	091b      	lsreq	r3, r3, #4
 800e44c:	3004      	addeq	r0, #4
 800e44e:	079a      	lsls	r2, r3, #30
 800e450:	bf04      	itt	eq
 800e452:	089b      	lsreq	r3, r3, #2
 800e454:	3002      	addeq	r0, #2
 800e456:	07da      	lsls	r2, r3, #31
 800e458:	d402      	bmi.n	800e460 <__lo0bits+0x4e>
 800e45a:	085b      	lsrs	r3, r3, #1
 800e45c:	d006      	beq.n	800e46c <__lo0bits+0x5a>
 800e45e:	3001      	adds	r0, #1
 800e460:	600b      	str	r3, [r1, #0]
 800e462:	4770      	bx	lr
 800e464:	4610      	mov	r0, r2
 800e466:	e7e9      	b.n	800e43c <__lo0bits+0x2a>
 800e468:	2000      	movs	r0, #0
 800e46a:	4770      	bx	lr
 800e46c:	2020      	movs	r0, #32
 800e46e:	4770      	bx	lr

0800e470 <__i2b>:
 800e470:	b510      	push	{r4, lr}
 800e472:	460c      	mov	r4, r1
 800e474:	2101      	movs	r1, #1
 800e476:	f7ff fee9 	bl	800e24c <_Balloc>
 800e47a:	2201      	movs	r2, #1
 800e47c:	6144      	str	r4, [r0, #20]
 800e47e:	6102      	str	r2, [r0, #16]
 800e480:	bd10      	pop	{r4, pc}

0800e482 <__multiply>:
 800e482:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e486:	4614      	mov	r4, r2
 800e488:	690a      	ldr	r2, [r1, #16]
 800e48a:	6923      	ldr	r3, [r4, #16]
 800e48c:	429a      	cmp	r2, r3
 800e48e:	bfb8      	it	lt
 800e490:	460b      	movlt	r3, r1
 800e492:	4688      	mov	r8, r1
 800e494:	bfbc      	itt	lt
 800e496:	46a0      	movlt	r8, r4
 800e498:	461c      	movlt	r4, r3
 800e49a:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800e49e:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800e4a2:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800e4a6:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800e4aa:	eb07 0609 	add.w	r6, r7, r9
 800e4ae:	42b3      	cmp	r3, r6
 800e4b0:	bfb8      	it	lt
 800e4b2:	3101      	addlt	r1, #1
 800e4b4:	f7ff feca 	bl	800e24c <_Balloc>
 800e4b8:	f100 0514 	add.w	r5, r0, #20
 800e4bc:	eb05 0e86 	add.w	lr, r5, r6, lsl #2
 800e4c0:	462b      	mov	r3, r5
 800e4c2:	2200      	movs	r2, #0
 800e4c4:	4573      	cmp	r3, lr
 800e4c6:	d316      	bcc.n	800e4f6 <__multiply+0x74>
 800e4c8:	f104 0214 	add.w	r2, r4, #20
 800e4cc:	f108 0114 	add.w	r1, r8, #20
 800e4d0:	eb02 0389 	add.w	r3, r2, r9, lsl #2
 800e4d4:	eb01 0787 	add.w	r7, r1, r7, lsl #2
 800e4d8:	9300      	str	r3, [sp, #0]
 800e4da:	9b00      	ldr	r3, [sp, #0]
 800e4dc:	9201      	str	r2, [sp, #4]
 800e4de:	4293      	cmp	r3, r2
 800e4e0:	d80c      	bhi.n	800e4fc <__multiply+0x7a>
 800e4e2:	2e00      	cmp	r6, #0
 800e4e4:	dd03      	ble.n	800e4ee <__multiply+0x6c>
 800e4e6:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800e4ea:	2b00      	cmp	r3, #0
 800e4ec:	d05d      	beq.n	800e5aa <__multiply+0x128>
 800e4ee:	6106      	str	r6, [r0, #16]
 800e4f0:	b003      	add	sp, #12
 800e4f2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e4f6:	f843 2b04 	str.w	r2, [r3], #4
 800e4fa:	e7e3      	b.n	800e4c4 <__multiply+0x42>
 800e4fc:	f8b2 b000 	ldrh.w	fp, [r2]
 800e500:	f1bb 0f00 	cmp.w	fp, #0
 800e504:	d023      	beq.n	800e54e <__multiply+0xcc>
 800e506:	4689      	mov	r9, r1
 800e508:	46ac      	mov	ip, r5
 800e50a:	f04f 0800 	mov.w	r8, #0
 800e50e:	f859 4b04 	ldr.w	r4, [r9], #4
 800e512:	f8dc a000 	ldr.w	sl, [ip]
 800e516:	b2a3      	uxth	r3, r4
 800e518:	fa1f fa8a 	uxth.w	sl, sl
 800e51c:	fb0b a303 	mla	r3, fp, r3, sl
 800e520:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800e524:	f8dc 4000 	ldr.w	r4, [ip]
 800e528:	4443      	add	r3, r8
 800e52a:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e52e:	fb0b 840a 	mla	r4, fp, sl, r8
 800e532:	eb04 4413 	add.w	r4, r4, r3, lsr #16
 800e536:	46e2      	mov	sl, ip
 800e538:	b29b      	uxth	r3, r3
 800e53a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e53e:	454f      	cmp	r7, r9
 800e540:	ea4f 4814 	mov.w	r8, r4, lsr #16
 800e544:	f84a 3b04 	str.w	r3, [sl], #4
 800e548:	d82b      	bhi.n	800e5a2 <__multiply+0x120>
 800e54a:	f8cc 8004 	str.w	r8, [ip, #4]
 800e54e:	9b01      	ldr	r3, [sp, #4]
 800e550:	f8b3 a002 	ldrh.w	sl, [r3, #2]
 800e554:	3204      	adds	r2, #4
 800e556:	f1ba 0f00 	cmp.w	sl, #0
 800e55a:	d020      	beq.n	800e59e <__multiply+0x11c>
 800e55c:	682b      	ldr	r3, [r5, #0]
 800e55e:	4689      	mov	r9, r1
 800e560:	46a8      	mov	r8, r5
 800e562:	f04f 0b00 	mov.w	fp, #0
 800e566:	f8b9 c000 	ldrh.w	ip, [r9]
 800e56a:	f8b8 4002 	ldrh.w	r4, [r8, #2]
 800e56e:	fb0a 440c 	mla	r4, sl, ip, r4
 800e572:	445c      	add	r4, fp
 800e574:	46c4      	mov	ip, r8
 800e576:	b29b      	uxth	r3, r3
 800e578:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800e57c:	f84c 3b04 	str.w	r3, [ip], #4
 800e580:	f859 3b04 	ldr.w	r3, [r9], #4
 800e584:	f8b8 b004 	ldrh.w	fp, [r8, #4]
 800e588:	0c1b      	lsrs	r3, r3, #16
 800e58a:	fb0a b303 	mla	r3, sl, r3, fp
 800e58e:	eb03 4314 	add.w	r3, r3, r4, lsr #16
 800e592:	454f      	cmp	r7, r9
 800e594:	ea4f 4b13 	mov.w	fp, r3, lsr #16
 800e598:	d805      	bhi.n	800e5a6 <__multiply+0x124>
 800e59a:	f8c8 3004 	str.w	r3, [r8, #4]
 800e59e:	3504      	adds	r5, #4
 800e5a0:	e79b      	b.n	800e4da <__multiply+0x58>
 800e5a2:	46d4      	mov	ip, sl
 800e5a4:	e7b3      	b.n	800e50e <__multiply+0x8c>
 800e5a6:	46e0      	mov	r8, ip
 800e5a8:	e7dd      	b.n	800e566 <__multiply+0xe4>
 800e5aa:	3e01      	subs	r6, #1
 800e5ac:	e799      	b.n	800e4e2 <__multiply+0x60>
	...

0800e5b0 <__pow5mult>:
 800e5b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e5b4:	4615      	mov	r5, r2
 800e5b6:	f012 0203 	ands.w	r2, r2, #3
 800e5ba:	4606      	mov	r6, r0
 800e5bc:	460f      	mov	r7, r1
 800e5be:	d007      	beq.n	800e5d0 <__pow5mult+0x20>
 800e5c0:	3a01      	subs	r2, #1
 800e5c2:	4c21      	ldr	r4, [pc, #132]	; (800e648 <__pow5mult+0x98>)
 800e5c4:	2300      	movs	r3, #0
 800e5c6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800e5ca:	f7ff fe8a 	bl	800e2e2 <__multadd>
 800e5ce:	4607      	mov	r7, r0
 800e5d0:	10ad      	asrs	r5, r5, #2
 800e5d2:	d035      	beq.n	800e640 <__pow5mult+0x90>
 800e5d4:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800e5d6:	b93c      	cbnz	r4, 800e5e8 <__pow5mult+0x38>
 800e5d8:	2010      	movs	r0, #16
 800e5da:	f7ff fe1d 	bl	800e218 <malloc>
 800e5de:	6270      	str	r0, [r6, #36]	; 0x24
 800e5e0:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800e5e4:	6004      	str	r4, [r0, #0]
 800e5e6:	60c4      	str	r4, [r0, #12]
 800e5e8:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800e5ec:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800e5f0:	b94c      	cbnz	r4, 800e606 <__pow5mult+0x56>
 800e5f2:	f240 2171 	movw	r1, #625	; 0x271
 800e5f6:	4630      	mov	r0, r6
 800e5f8:	f7ff ff3a 	bl	800e470 <__i2b>
 800e5fc:	2300      	movs	r3, #0
 800e5fe:	f8c8 0008 	str.w	r0, [r8, #8]
 800e602:	4604      	mov	r4, r0
 800e604:	6003      	str	r3, [r0, #0]
 800e606:	f04f 0800 	mov.w	r8, #0
 800e60a:	07eb      	lsls	r3, r5, #31
 800e60c:	d50a      	bpl.n	800e624 <__pow5mult+0x74>
 800e60e:	4639      	mov	r1, r7
 800e610:	4622      	mov	r2, r4
 800e612:	4630      	mov	r0, r6
 800e614:	f7ff ff35 	bl	800e482 <__multiply>
 800e618:	4639      	mov	r1, r7
 800e61a:	4681      	mov	r9, r0
 800e61c:	4630      	mov	r0, r6
 800e61e:	f7ff fe49 	bl	800e2b4 <_Bfree>
 800e622:	464f      	mov	r7, r9
 800e624:	106d      	asrs	r5, r5, #1
 800e626:	d00b      	beq.n	800e640 <__pow5mult+0x90>
 800e628:	6820      	ldr	r0, [r4, #0]
 800e62a:	b938      	cbnz	r0, 800e63c <__pow5mult+0x8c>
 800e62c:	4622      	mov	r2, r4
 800e62e:	4621      	mov	r1, r4
 800e630:	4630      	mov	r0, r6
 800e632:	f7ff ff26 	bl	800e482 <__multiply>
 800e636:	6020      	str	r0, [r4, #0]
 800e638:	f8c0 8000 	str.w	r8, [r0]
 800e63c:	4604      	mov	r4, r0
 800e63e:	e7e4      	b.n	800e60a <__pow5mult+0x5a>
 800e640:	4638      	mov	r0, r7
 800e642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e646:	bf00      	nop
 800e648:	0800f5b8 	.word	0x0800f5b8

0800e64c <__lshift>:
 800e64c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e650:	460c      	mov	r4, r1
 800e652:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800e656:	6923      	ldr	r3, [r4, #16]
 800e658:	6849      	ldr	r1, [r1, #4]
 800e65a:	eb0a 0903 	add.w	r9, sl, r3
 800e65e:	68a3      	ldr	r3, [r4, #8]
 800e660:	4607      	mov	r7, r0
 800e662:	4616      	mov	r6, r2
 800e664:	f109 0501 	add.w	r5, r9, #1
 800e668:	42ab      	cmp	r3, r5
 800e66a:	db32      	blt.n	800e6d2 <__lshift+0x86>
 800e66c:	4638      	mov	r0, r7
 800e66e:	f7ff fded 	bl	800e24c <_Balloc>
 800e672:	2300      	movs	r3, #0
 800e674:	4680      	mov	r8, r0
 800e676:	f100 0114 	add.w	r1, r0, #20
 800e67a:	461a      	mov	r2, r3
 800e67c:	4553      	cmp	r3, sl
 800e67e:	db2b      	blt.n	800e6d8 <__lshift+0x8c>
 800e680:	6920      	ldr	r0, [r4, #16]
 800e682:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800e686:	f104 0314 	add.w	r3, r4, #20
 800e68a:	f016 021f 	ands.w	r2, r6, #31
 800e68e:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800e692:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800e696:	d025      	beq.n	800e6e4 <__lshift+0x98>
 800e698:	f1c2 0e20 	rsb	lr, r2, #32
 800e69c:	2000      	movs	r0, #0
 800e69e:	681e      	ldr	r6, [r3, #0]
 800e6a0:	468a      	mov	sl, r1
 800e6a2:	4096      	lsls	r6, r2
 800e6a4:	4330      	orrs	r0, r6
 800e6a6:	f84a 0b04 	str.w	r0, [sl], #4
 800e6aa:	f853 0b04 	ldr.w	r0, [r3], #4
 800e6ae:	459c      	cmp	ip, r3
 800e6b0:	fa20 f00e 	lsr.w	r0, r0, lr
 800e6b4:	d814      	bhi.n	800e6e0 <__lshift+0x94>
 800e6b6:	6048      	str	r0, [r1, #4]
 800e6b8:	b108      	cbz	r0, 800e6be <__lshift+0x72>
 800e6ba:	f109 0502 	add.w	r5, r9, #2
 800e6be:	3d01      	subs	r5, #1
 800e6c0:	4638      	mov	r0, r7
 800e6c2:	f8c8 5010 	str.w	r5, [r8, #16]
 800e6c6:	4621      	mov	r1, r4
 800e6c8:	f7ff fdf4 	bl	800e2b4 <_Bfree>
 800e6cc:	4640      	mov	r0, r8
 800e6ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e6d2:	3101      	adds	r1, #1
 800e6d4:	005b      	lsls	r3, r3, #1
 800e6d6:	e7c7      	b.n	800e668 <__lshift+0x1c>
 800e6d8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 800e6dc:	3301      	adds	r3, #1
 800e6de:	e7cd      	b.n	800e67c <__lshift+0x30>
 800e6e0:	4651      	mov	r1, sl
 800e6e2:	e7dc      	b.n	800e69e <__lshift+0x52>
 800e6e4:	3904      	subs	r1, #4
 800e6e6:	f853 2b04 	ldr.w	r2, [r3], #4
 800e6ea:	f841 2f04 	str.w	r2, [r1, #4]!
 800e6ee:	459c      	cmp	ip, r3
 800e6f0:	d8f9      	bhi.n	800e6e6 <__lshift+0x9a>
 800e6f2:	e7e4      	b.n	800e6be <__lshift+0x72>

0800e6f4 <__mcmp>:
 800e6f4:	6903      	ldr	r3, [r0, #16]
 800e6f6:	690a      	ldr	r2, [r1, #16]
 800e6f8:	1a9b      	subs	r3, r3, r2
 800e6fa:	b530      	push	{r4, r5, lr}
 800e6fc:	d10c      	bne.n	800e718 <__mcmp+0x24>
 800e6fe:	0092      	lsls	r2, r2, #2
 800e700:	3014      	adds	r0, #20
 800e702:	3114      	adds	r1, #20
 800e704:	1884      	adds	r4, r0, r2
 800e706:	4411      	add	r1, r2
 800e708:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800e70c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800e710:	4295      	cmp	r5, r2
 800e712:	d003      	beq.n	800e71c <__mcmp+0x28>
 800e714:	d305      	bcc.n	800e722 <__mcmp+0x2e>
 800e716:	2301      	movs	r3, #1
 800e718:	4618      	mov	r0, r3
 800e71a:	bd30      	pop	{r4, r5, pc}
 800e71c:	42a0      	cmp	r0, r4
 800e71e:	d3f3      	bcc.n	800e708 <__mcmp+0x14>
 800e720:	e7fa      	b.n	800e718 <__mcmp+0x24>
 800e722:	f04f 33ff 	mov.w	r3, #4294967295
 800e726:	e7f7      	b.n	800e718 <__mcmp+0x24>

0800e728 <__mdiff>:
 800e728:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e72c:	460d      	mov	r5, r1
 800e72e:	4607      	mov	r7, r0
 800e730:	4611      	mov	r1, r2
 800e732:	4628      	mov	r0, r5
 800e734:	4614      	mov	r4, r2
 800e736:	f7ff ffdd 	bl	800e6f4 <__mcmp>
 800e73a:	1e06      	subs	r6, r0, #0
 800e73c:	d108      	bne.n	800e750 <__mdiff+0x28>
 800e73e:	4631      	mov	r1, r6
 800e740:	4638      	mov	r0, r7
 800e742:	f7ff fd83 	bl	800e24c <_Balloc>
 800e746:	2301      	movs	r3, #1
 800e748:	e9c0 3604 	strd	r3, r6, [r0, #16]
 800e74c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e750:	bfa4      	itt	ge
 800e752:	4623      	movge	r3, r4
 800e754:	462c      	movge	r4, r5
 800e756:	4638      	mov	r0, r7
 800e758:	6861      	ldr	r1, [r4, #4]
 800e75a:	bfa6      	itte	ge
 800e75c:	461d      	movge	r5, r3
 800e75e:	2600      	movge	r6, #0
 800e760:	2601      	movlt	r6, #1
 800e762:	f7ff fd73 	bl	800e24c <_Balloc>
 800e766:	692b      	ldr	r3, [r5, #16]
 800e768:	60c6      	str	r6, [r0, #12]
 800e76a:	6926      	ldr	r6, [r4, #16]
 800e76c:	f105 0914 	add.w	r9, r5, #20
 800e770:	f104 0214 	add.w	r2, r4, #20
 800e774:	eb02 0786 	add.w	r7, r2, r6, lsl #2
 800e778:	eb09 0883 	add.w	r8, r9, r3, lsl #2
 800e77c:	f100 0514 	add.w	r5, r0, #20
 800e780:	f04f 0e00 	mov.w	lr, #0
 800e784:	f852 ab04 	ldr.w	sl, [r2], #4
 800e788:	f859 4b04 	ldr.w	r4, [r9], #4
 800e78c:	fa1e f18a 	uxtah	r1, lr, sl
 800e790:	b2a3      	uxth	r3, r4
 800e792:	1ac9      	subs	r1, r1, r3
 800e794:	0c23      	lsrs	r3, r4, #16
 800e796:	ebc3 431a 	rsb	r3, r3, sl, lsr #16
 800e79a:	eb03 4321 	add.w	r3, r3, r1, asr #16
 800e79e:	b289      	uxth	r1, r1
 800e7a0:	ea4f 4e23 	mov.w	lr, r3, asr #16
 800e7a4:	45c8      	cmp	r8, r9
 800e7a6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800e7aa:	4694      	mov	ip, r2
 800e7ac:	f845 3b04 	str.w	r3, [r5], #4
 800e7b0:	d8e8      	bhi.n	800e784 <__mdiff+0x5c>
 800e7b2:	45bc      	cmp	ip, r7
 800e7b4:	d304      	bcc.n	800e7c0 <__mdiff+0x98>
 800e7b6:	f855 3d04 	ldr.w	r3, [r5, #-4]!
 800e7ba:	b183      	cbz	r3, 800e7de <__mdiff+0xb6>
 800e7bc:	6106      	str	r6, [r0, #16]
 800e7be:	e7c5      	b.n	800e74c <__mdiff+0x24>
 800e7c0:	f85c 1b04 	ldr.w	r1, [ip], #4
 800e7c4:	fa1e f381 	uxtah	r3, lr, r1
 800e7c8:	141a      	asrs	r2, r3, #16
 800e7ca:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800e7ce:	b29b      	uxth	r3, r3
 800e7d0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800e7d4:	ea4f 4e22 	mov.w	lr, r2, asr #16
 800e7d8:	f845 3b04 	str.w	r3, [r5], #4
 800e7dc:	e7e9      	b.n	800e7b2 <__mdiff+0x8a>
 800e7de:	3e01      	subs	r6, #1
 800e7e0:	e7e9      	b.n	800e7b6 <__mdiff+0x8e>
	...

0800e7e4 <__ulp>:
 800e7e4:	4b12      	ldr	r3, [pc, #72]	; (800e830 <__ulp+0x4c>)
 800e7e6:	ee10 2a90 	vmov	r2, s1
 800e7ea:	401a      	ands	r2, r3
 800e7ec:	f1a2 7350 	sub.w	r3, r2, #54525952	; 0x3400000
 800e7f0:	2b00      	cmp	r3, #0
 800e7f2:	dd04      	ble.n	800e7fe <__ulp+0x1a>
 800e7f4:	2000      	movs	r0, #0
 800e7f6:	4619      	mov	r1, r3
 800e7f8:	ec41 0b10 	vmov	d0, r0, r1
 800e7fc:	4770      	bx	lr
 800e7fe:	425b      	negs	r3, r3
 800e800:	151b      	asrs	r3, r3, #20
 800e802:	2b13      	cmp	r3, #19
 800e804:	f04f 0000 	mov.w	r0, #0
 800e808:	f04f 0100 	mov.w	r1, #0
 800e80c:	dc04      	bgt.n	800e818 <__ulp+0x34>
 800e80e:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800e812:	fa42 f103 	asr.w	r1, r2, r3
 800e816:	e7ef      	b.n	800e7f8 <__ulp+0x14>
 800e818:	3b14      	subs	r3, #20
 800e81a:	2b1e      	cmp	r3, #30
 800e81c:	f04f 0201 	mov.w	r2, #1
 800e820:	bfda      	itte	le
 800e822:	f1c3 031f 	rsble	r3, r3, #31
 800e826:	fa02 f303 	lslle.w	r3, r2, r3
 800e82a:	4613      	movgt	r3, r2
 800e82c:	4618      	mov	r0, r3
 800e82e:	e7e3      	b.n	800e7f8 <__ulp+0x14>
 800e830:	7ff00000 	.word	0x7ff00000

0800e834 <__b2d>:
 800e834:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800e836:	6905      	ldr	r5, [r0, #16]
 800e838:	f100 0714 	add.w	r7, r0, #20
 800e83c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800e840:	1f2e      	subs	r6, r5, #4
 800e842:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800e846:	4620      	mov	r0, r4
 800e848:	f7ff fdc4 	bl	800e3d4 <__hi0bits>
 800e84c:	f1c0 0320 	rsb	r3, r0, #32
 800e850:	280a      	cmp	r0, #10
 800e852:	600b      	str	r3, [r1, #0]
 800e854:	f8df c074 	ldr.w	ip, [pc, #116]	; 800e8cc <__b2d+0x98>
 800e858:	dc14      	bgt.n	800e884 <__b2d+0x50>
 800e85a:	f1c0 0e0b 	rsb	lr, r0, #11
 800e85e:	fa24 f10e 	lsr.w	r1, r4, lr
 800e862:	42b7      	cmp	r7, r6
 800e864:	ea41 030c 	orr.w	r3, r1, ip
 800e868:	bf34      	ite	cc
 800e86a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e86e:	2100      	movcs	r1, #0
 800e870:	3015      	adds	r0, #21
 800e872:	fa04 f000 	lsl.w	r0, r4, r0
 800e876:	fa21 f10e 	lsr.w	r1, r1, lr
 800e87a:	ea40 0201 	orr.w	r2, r0, r1
 800e87e:	ec43 2b10 	vmov	d0, r2, r3
 800e882:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800e884:	42b7      	cmp	r7, r6
 800e886:	bf3a      	itte	cc
 800e888:	f1a5 0608 	subcc.w	r6, r5, #8
 800e88c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800e890:	2100      	movcs	r1, #0
 800e892:	380b      	subs	r0, #11
 800e894:	d015      	beq.n	800e8c2 <__b2d+0x8e>
 800e896:	4084      	lsls	r4, r0
 800e898:	f1c0 0520 	rsb	r5, r0, #32
 800e89c:	f044 547f 	orr.w	r4, r4, #1069547520	; 0x3fc00000
 800e8a0:	f444 1440 	orr.w	r4, r4, #3145728	; 0x300000
 800e8a4:	42be      	cmp	r6, r7
 800e8a6:	fa21 fc05 	lsr.w	ip, r1, r5
 800e8aa:	ea44 030c 	orr.w	r3, r4, ip
 800e8ae:	bf8c      	ite	hi
 800e8b0:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800e8b4:	2400      	movls	r4, #0
 800e8b6:	fa01 f000 	lsl.w	r0, r1, r0
 800e8ba:	40ec      	lsrs	r4, r5
 800e8bc:	ea40 0204 	orr.w	r2, r0, r4
 800e8c0:	e7dd      	b.n	800e87e <__b2d+0x4a>
 800e8c2:	ea44 030c 	orr.w	r3, r4, ip
 800e8c6:	460a      	mov	r2, r1
 800e8c8:	e7d9      	b.n	800e87e <__b2d+0x4a>
 800e8ca:	bf00      	nop
 800e8cc:	3ff00000 	.word	0x3ff00000

0800e8d0 <__d2b>:
 800e8d0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800e8d4:	460e      	mov	r6, r1
 800e8d6:	2101      	movs	r1, #1
 800e8d8:	ec59 8b10 	vmov	r8, r9, d0
 800e8dc:	4615      	mov	r5, r2
 800e8de:	f7ff fcb5 	bl	800e24c <_Balloc>
 800e8e2:	f3c9 540a 	ubfx	r4, r9, #20, #11
 800e8e6:	4607      	mov	r7, r0
 800e8e8:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800e8ec:	bb34      	cbnz	r4, 800e93c <__d2b+0x6c>
 800e8ee:	9301      	str	r3, [sp, #4]
 800e8f0:	f1b8 0300 	subs.w	r3, r8, #0
 800e8f4:	d027      	beq.n	800e946 <__d2b+0x76>
 800e8f6:	a802      	add	r0, sp, #8
 800e8f8:	f840 3d08 	str.w	r3, [r0, #-8]!
 800e8fc:	f7ff fd89 	bl	800e412 <__lo0bits>
 800e900:	9900      	ldr	r1, [sp, #0]
 800e902:	b1f0      	cbz	r0, 800e942 <__d2b+0x72>
 800e904:	9a01      	ldr	r2, [sp, #4]
 800e906:	f1c0 0320 	rsb	r3, r0, #32
 800e90a:	fa02 f303 	lsl.w	r3, r2, r3
 800e90e:	430b      	orrs	r3, r1
 800e910:	40c2      	lsrs	r2, r0
 800e912:	617b      	str	r3, [r7, #20]
 800e914:	9201      	str	r2, [sp, #4]
 800e916:	9b01      	ldr	r3, [sp, #4]
 800e918:	61bb      	str	r3, [r7, #24]
 800e91a:	2b00      	cmp	r3, #0
 800e91c:	bf14      	ite	ne
 800e91e:	2102      	movne	r1, #2
 800e920:	2101      	moveq	r1, #1
 800e922:	6139      	str	r1, [r7, #16]
 800e924:	b1c4      	cbz	r4, 800e958 <__d2b+0x88>
 800e926:	f2a4 4433 	subw	r4, r4, #1075	; 0x433
 800e92a:	4404      	add	r4, r0
 800e92c:	6034      	str	r4, [r6, #0]
 800e92e:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800e932:	6028      	str	r0, [r5, #0]
 800e934:	4638      	mov	r0, r7
 800e936:	b003      	add	sp, #12
 800e938:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800e93c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800e940:	e7d5      	b.n	800e8ee <__d2b+0x1e>
 800e942:	6179      	str	r1, [r7, #20]
 800e944:	e7e7      	b.n	800e916 <__d2b+0x46>
 800e946:	a801      	add	r0, sp, #4
 800e948:	f7ff fd63 	bl	800e412 <__lo0bits>
 800e94c:	9b01      	ldr	r3, [sp, #4]
 800e94e:	617b      	str	r3, [r7, #20]
 800e950:	2101      	movs	r1, #1
 800e952:	6139      	str	r1, [r7, #16]
 800e954:	3020      	adds	r0, #32
 800e956:	e7e5      	b.n	800e924 <__d2b+0x54>
 800e958:	eb07 0381 	add.w	r3, r7, r1, lsl #2
 800e95c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800e960:	6030      	str	r0, [r6, #0]
 800e962:	6918      	ldr	r0, [r3, #16]
 800e964:	f7ff fd36 	bl	800e3d4 <__hi0bits>
 800e968:	ebc0 1041 	rsb	r0, r0, r1, lsl #5
 800e96c:	e7e1      	b.n	800e932 <__d2b+0x62>

0800e96e <__ratio>:
 800e96e:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e972:	4688      	mov	r8, r1
 800e974:	4669      	mov	r1, sp
 800e976:	4681      	mov	r9, r0
 800e978:	f7ff ff5c 	bl	800e834 <__b2d>
 800e97c:	a901      	add	r1, sp, #4
 800e97e:	4640      	mov	r0, r8
 800e980:	ec57 6b10 	vmov	r6, r7, d0
 800e984:	f7ff ff56 	bl	800e834 <__b2d>
 800e988:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800e98c:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800e990:	eba3 0c02 	sub.w	ip, r3, r2
 800e994:	e9dd 3200 	ldrd	r3, r2, [sp]
 800e998:	1a9b      	subs	r3, r3, r2
 800e99a:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800e99e:	ec5b ab10 	vmov	sl, fp, d0
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	bfce      	itee	gt
 800e9a6:	463a      	movgt	r2, r7
 800e9a8:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800e9ac:	465a      	movle	r2, fp
 800e9ae:	4659      	mov	r1, fp
 800e9b0:	463d      	mov	r5, r7
 800e9b2:	bfd4      	ite	le
 800e9b4:	eb02 5103 	addle.w	r1, r2, r3, lsl #20
 800e9b8:	eb02 5503 	addgt.w	r5, r2, r3, lsl #20
 800e9bc:	4630      	mov	r0, r6
 800e9be:	ee10 2a10 	vmov	r2, s0
 800e9c2:	460b      	mov	r3, r1
 800e9c4:	4629      	mov	r1, r5
 800e9c6:	f7f1 ff41 	bl	800084c <__aeabi_ddiv>
 800e9ca:	ec41 0b10 	vmov	d0, r0, r1
 800e9ce:	b003      	add	sp, #12
 800e9d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800e9d4 <__copybits>:
 800e9d4:	3901      	subs	r1, #1
 800e9d6:	b510      	push	{r4, lr}
 800e9d8:	1149      	asrs	r1, r1, #5
 800e9da:	6914      	ldr	r4, [r2, #16]
 800e9dc:	3101      	adds	r1, #1
 800e9de:	f102 0314 	add.w	r3, r2, #20
 800e9e2:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800e9e6:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800e9ea:	42a3      	cmp	r3, r4
 800e9ec:	4602      	mov	r2, r0
 800e9ee:	d303      	bcc.n	800e9f8 <__copybits+0x24>
 800e9f0:	2300      	movs	r3, #0
 800e9f2:	428a      	cmp	r2, r1
 800e9f4:	d305      	bcc.n	800ea02 <__copybits+0x2e>
 800e9f6:	bd10      	pop	{r4, pc}
 800e9f8:	f853 2b04 	ldr.w	r2, [r3], #4
 800e9fc:	f840 2b04 	str.w	r2, [r0], #4
 800ea00:	e7f3      	b.n	800e9ea <__copybits+0x16>
 800ea02:	f842 3b04 	str.w	r3, [r2], #4
 800ea06:	e7f4      	b.n	800e9f2 <__copybits+0x1e>

0800ea08 <__any_on>:
 800ea08:	f100 0214 	add.w	r2, r0, #20
 800ea0c:	6900      	ldr	r0, [r0, #16]
 800ea0e:	114b      	asrs	r3, r1, #5
 800ea10:	4298      	cmp	r0, r3
 800ea12:	b510      	push	{r4, lr}
 800ea14:	db11      	blt.n	800ea3a <__any_on+0x32>
 800ea16:	dd0a      	ble.n	800ea2e <__any_on+0x26>
 800ea18:	f011 011f 	ands.w	r1, r1, #31
 800ea1c:	d007      	beq.n	800ea2e <__any_on+0x26>
 800ea1e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ea22:	fa24 f001 	lsr.w	r0, r4, r1
 800ea26:	fa00 f101 	lsl.w	r1, r0, r1
 800ea2a:	428c      	cmp	r4, r1
 800ea2c:	d10b      	bne.n	800ea46 <__any_on+0x3e>
 800ea2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ea32:	4293      	cmp	r3, r2
 800ea34:	d803      	bhi.n	800ea3e <__any_on+0x36>
 800ea36:	2000      	movs	r0, #0
 800ea38:	bd10      	pop	{r4, pc}
 800ea3a:	4603      	mov	r3, r0
 800ea3c:	e7f7      	b.n	800ea2e <__any_on+0x26>
 800ea3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ea42:	2900      	cmp	r1, #0
 800ea44:	d0f5      	beq.n	800ea32 <__any_on+0x2a>
 800ea46:	2001      	movs	r0, #1
 800ea48:	e7f6      	b.n	800ea38 <__any_on+0x30>

0800ea4a <_calloc_r>:
 800ea4a:	b538      	push	{r3, r4, r5, lr}
 800ea4c:	fb02 f401 	mul.w	r4, r2, r1
 800ea50:	4621      	mov	r1, r4
 800ea52:	f000 f857 	bl	800eb04 <_malloc_r>
 800ea56:	4605      	mov	r5, r0
 800ea58:	b118      	cbz	r0, 800ea62 <_calloc_r+0x18>
 800ea5a:	4622      	mov	r2, r4
 800ea5c:	2100      	movs	r1, #0
 800ea5e:	f7fc fa26 	bl	800aeae <memset>
 800ea62:	4628      	mov	r0, r5
 800ea64:	bd38      	pop	{r3, r4, r5, pc}
	...

0800ea68 <_free_r>:
 800ea68:	b538      	push	{r3, r4, r5, lr}
 800ea6a:	4605      	mov	r5, r0
 800ea6c:	2900      	cmp	r1, #0
 800ea6e:	d045      	beq.n	800eafc <_free_r+0x94>
 800ea70:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ea74:	1f0c      	subs	r4, r1, #4
 800ea76:	2b00      	cmp	r3, #0
 800ea78:	bfb8      	it	lt
 800ea7a:	18e4      	addlt	r4, r4, r3
 800ea7c:	f000 fc0f 	bl	800f29e <__malloc_lock>
 800ea80:	4a1f      	ldr	r2, [pc, #124]	; (800eb00 <_free_r+0x98>)
 800ea82:	6813      	ldr	r3, [r2, #0]
 800ea84:	4610      	mov	r0, r2
 800ea86:	b933      	cbnz	r3, 800ea96 <_free_r+0x2e>
 800ea88:	6063      	str	r3, [r4, #4]
 800ea8a:	6014      	str	r4, [r2, #0]
 800ea8c:	4628      	mov	r0, r5
 800ea8e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800ea92:	f000 bc05 	b.w	800f2a0 <__malloc_unlock>
 800ea96:	42a3      	cmp	r3, r4
 800ea98:	d90c      	bls.n	800eab4 <_free_r+0x4c>
 800ea9a:	6821      	ldr	r1, [r4, #0]
 800ea9c:	1862      	adds	r2, r4, r1
 800ea9e:	4293      	cmp	r3, r2
 800eaa0:	bf04      	itt	eq
 800eaa2:	681a      	ldreq	r2, [r3, #0]
 800eaa4:	685b      	ldreq	r3, [r3, #4]
 800eaa6:	6063      	str	r3, [r4, #4]
 800eaa8:	bf04      	itt	eq
 800eaaa:	1852      	addeq	r2, r2, r1
 800eaac:	6022      	streq	r2, [r4, #0]
 800eaae:	6004      	str	r4, [r0, #0]
 800eab0:	e7ec      	b.n	800ea8c <_free_r+0x24>
 800eab2:	4613      	mov	r3, r2
 800eab4:	685a      	ldr	r2, [r3, #4]
 800eab6:	b10a      	cbz	r2, 800eabc <_free_r+0x54>
 800eab8:	42a2      	cmp	r2, r4
 800eaba:	d9fa      	bls.n	800eab2 <_free_r+0x4a>
 800eabc:	6819      	ldr	r1, [r3, #0]
 800eabe:	1858      	adds	r0, r3, r1
 800eac0:	42a0      	cmp	r0, r4
 800eac2:	d10b      	bne.n	800eadc <_free_r+0x74>
 800eac4:	6820      	ldr	r0, [r4, #0]
 800eac6:	4401      	add	r1, r0
 800eac8:	1858      	adds	r0, r3, r1
 800eaca:	4282      	cmp	r2, r0
 800eacc:	6019      	str	r1, [r3, #0]
 800eace:	d1dd      	bne.n	800ea8c <_free_r+0x24>
 800ead0:	6810      	ldr	r0, [r2, #0]
 800ead2:	6852      	ldr	r2, [r2, #4]
 800ead4:	605a      	str	r2, [r3, #4]
 800ead6:	4401      	add	r1, r0
 800ead8:	6019      	str	r1, [r3, #0]
 800eada:	e7d7      	b.n	800ea8c <_free_r+0x24>
 800eadc:	d902      	bls.n	800eae4 <_free_r+0x7c>
 800eade:	230c      	movs	r3, #12
 800eae0:	602b      	str	r3, [r5, #0]
 800eae2:	e7d3      	b.n	800ea8c <_free_r+0x24>
 800eae4:	6820      	ldr	r0, [r4, #0]
 800eae6:	1821      	adds	r1, r4, r0
 800eae8:	428a      	cmp	r2, r1
 800eaea:	bf04      	itt	eq
 800eaec:	6811      	ldreq	r1, [r2, #0]
 800eaee:	6852      	ldreq	r2, [r2, #4]
 800eaf0:	6062      	str	r2, [r4, #4]
 800eaf2:	bf04      	itt	eq
 800eaf4:	1809      	addeq	r1, r1, r0
 800eaf6:	6021      	streq	r1, [r4, #0]
 800eaf8:	605c      	str	r4, [r3, #4]
 800eafa:	e7c7      	b.n	800ea8c <_free_r+0x24>
 800eafc:	bd38      	pop	{r3, r4, r5, pc}
 800eafe:	bf00      	nop
 800eb00:	2001ef9c 	.word	0x2001ef9c

0800eb04 <_malloc_r>:
 800eb04:	b570      	push	{r4, r5, r6, lr}
 800eb06:	1ccd      	adds	r5, r1, #3
 800eb08:	f025 0503 	bic.w	r5, r5, #3
 800eb0c:	3508      	adds	r5, #8
 800eb0e:	2d0c      	cmp	r5, #12
 800eb10:	bf38      	it	cc
 800eb12:	250c      	movcc	r5, #12
 800eb14:	2d00      	cmp	r5, #0
 800eb16:	4606      	mov	r6, r0
 800eb18:	db01      	blt.n	800eb1e <_malloc_r+0x1a>
 800eb1a:	42a9      	cmp	r1, r5
 800eb1c:	d903      	bls.n	800eb26 <_malloc_r+0x22>
 800eb1e:	230c      	movs	r3, #12
 800eb20:	6033      	str	r3, [r6, #0]
 800eb22:	2000      	movs	r0, #0
 800eb24:	bd70      	pop	{r4, r5, r6, pc}
 800eb26:	f000 fbba 	bl	800f29e <__malloc_lock>
 800eb2a:	4a21      	ldr	r2, [pc, #132]	; (800ebb0 <_malloc_r+0xac>)
 800eb2c:	6814      	ldr	r4, [r2, #0]
 800eb2e:	4621      	mov	r1, r4
 800eb30:	b991      	cbnz	r1, 800eb58 <_malloc_r+0x54>
 800eb32:	4c20      	ldr	r4, [pc, #128]	; (800ebb4 <_malloc_r+0xb0>)
 800eb34:	6823      	ldr	r3, [r4, #0]
 800eb36:	b91b      	cbnz	r3, 800eb40 <_malloc_r+0x3c>
 800eb38:	4630      	mov	r0, r6
 800eb3a:	f000 facf 	bl	800f0dc <_sbrk_r>
 800eb3e:	6020      	str	r0, [r4, #0]
 800eb40:	4629      	mov	r1, r5
 800eb42:	4630      	mov	r0, r6
 800eb44:	f000 faca 	bl	800f0dc <_sbrk_r>
 800eb48:	1c43      	adds	r3, r0, #1
 800eb4a:	d124      	bne.n	800eb96 <_malloc_r+0x92>
 800eb4c:	230c      	movs	r3, #12
 800eb4e:	6033      	str	r3, [r6, #0]
 800eb50:	4630      	mov	r0, r6
 800eb52:	f000 fba5 	bl	800f2a0 <__malloc_unlock>
 800eb56:	e7e4      	b.n	800eb22 <_malloc_r+0x1e>
 800eb58:	680b      	ldr	r3, [r1, #0]
 800eb5a:	1b5b      	subs	r3, r3, r5
 800eb5c:	d418      	bmi.n	800eb90 <_malloc_r+0x8c>
 800eb5e:	2b0b      	cmp	r3, #11
 800eb60:	d90f      	bls.n	800eb82 <_malloc_r+0x7e>
 800eb62:	600b      	str	r3, [r1, #0]
 800eb64:	50cd      	str	r5, [r1, r3]
 800eb66:	18cc      	adds	r4, r1, r3
 800eb68:	4630      	mov	r0, r6
 800eb6a:	f000 fb99 	bl	800f2a0 <__malloc_unlock>
 800eb6e:	f104 000b 	add.w	r0, r4, #11
 800eb72:	1d23      	adds	r3, r4, #4
 800eb74:	f020 0007 	bic.w	r0, r0, #7
 800eb78:	1ac3      	subs	r3, r0, r3
 800eb7a:	d0d3      	beq.n	800eb24 <_malloc_r+0x20>
 800eb7c:	425a      	negs	r2, r3
 800eb7e:	50e2      	str	r2, [r4, r3]
 800eb80:	e7d0      	b.n	800eb24 <_malloc_r+0x20>
 800eb82:	428c      	cmp	r4, r1
 800eb84:	684b      	ldr	r3, [r1, #4]
 800eb86:	bf16      	itet	ne
 800eb88:	6063      	strne	r3, [r4, #4]
 800eb8a:	6013      	streq	r3, [r2, #0]
 800eb8c:	460c      	movne	r4, r1
 800eb8e:	e7eb      	b.n	800eb68 <_malloc_r+0x64>
 800eb90:	460c      	mov	r4, r1
 800eb92:	6849      	ldr	r1, [r1, #4]
 800eb94:	e7cc      	b.n	800eb30 <_malloc_r+0x2c>
 800eb96:	1cc4      	adds	r4, r0, #3
 800eb98:	f024 0403 	bic.w	r4, r4, #3
 800eb9c:	42a0      	cmp	r0, r4
 800eb9e:	d005      	beq.n	800ebac <_malloc_r+0xa8>
 800eba0:	1a21      	subs	r1, r4, r0
 800eba2:	4630      	mov	r0, r6
 800eba4:	f000 fa9a 	bl	800f0dc <_sbrk_r>
 800eba8:	3001      	adds	r0, #1
 800ebaa:	d0cf      	beq.n	800eb4c <_malloc_r+0x48>
 800ebac:	6025      	str	r5, [r4, #0]
 800ebae:	e7db      	b.n	800eb68 <_malloc_r+0x64>
 800ebb0:	2001ef9c 	.word	0x2001ef9c
 800ebb4:	2001efa0 	.word	0x2001efa0

0800ebb8 <__ssputs_r>:
 800ebb8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ebbc:	688e      	ldr	r6, [r1, #8]
 800ebbe:	429e      	cmp	r6, r3
 800ebc0:	4682      	mov	sl, r0
 800ebc2:	460c      	mov	r4, r1
 800ebc4:	4690      	mov	r8, r2
 800ebc6:	4699      	mov	r9, r3
 800ebc8:	d837      	bhi.n	800ec3a <__ssputs_r+0x82>
 800ebca:	898a      	ldrh	r2, [r1, #12]
 800ebcc:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ebd0:	d031      	beq.n	800ec36 <__ssputs_r+0x7e>
 800ebd2:	6825      	ldr	r5, [r4, #0]
 800ebd4:	6909      	ldr	r1, [r1, #16]
 800ebd6:	1a6f      	subs	r7, r5, r1
 800ebd8:	6965      	ldr	r5, [r4, #20]
 800ebda:	2302      	movs	r3, #2
 800ebdc:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ebe0:	fb95 f5f3 	sdiv	r5, r5, r3
 800ebe4:	f109 0301 	add.w	r3, r9, #1
 800ebe8:	443b      	add	r3, r7
 800ebea:	429d      	cmp	r5, r3
 800ebec:	bf38      	it	cc
 800ebee:	461d      	movcc	r5, r3
 800ebf0:	0553      	lsls	r3, r2, #21
 800ebf2:	d530      	bpl.n	800ec56 <__ssputs_r+0x9e>
 800ebf4:	4629      	mov	r1, r5
 800ebf6:	f7ff ff85 	bl	800eb04 <_malloc_r>
 800ebfa:	4606      	mov	r6, r0
 800ebfc:	b950      	cbnz	r0, 800ec14 <__ssputs_r+0x5c>
 800ebfe:	230c      	movs	r3, #12
 800ec00:	f8ca 3000 	str.w	r3, [sl]
 800ec04:	89a3      	ldrh	r3, [r4, #12]
 800ec06:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ec0a:	81a3      	strh	r3, [r4, #12]
 800ec0c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec10:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ec14:	463a      	mov	r2, r7
 800ec16:	6921      	ldr	r1, [r4, #16]
 800ec18:	f7fc f93e 	bl	800ae98 <memcpy>
 800ec1c:	89a3      	ldrh	r3, [r4, #12]
 800ec1e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800ec22:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800ec26:	81a3      	strh	r3, [r4, #12]
 800ec28:	6126      	str	r6, [r4, #16]
 800ec2a:	6165      	str	r5, [r4, #20]
 800ec2c:	443e      	add	r6, r7
 800ec2e:	1bed      	subs	r5, r5, r7
 800ec30:	6026      	str	r6, [r4, #0]
 800ec32:	60a5      	str	r5, [r4, #8]
 800ec34:	464e      	mov	r6, r9
 800ec36:	454e      	cmp	r6, r9
 800ec38:	d900      	bls.n	800ec3c <__ssputs_r+0x84>
 800ec3a:	464e      	mov	r6, r9
 800ec3c:	4632      	mov	r2, r6
 800ec3e:	4641      	mov	r1, r8
 800ec40:	6820      	ldr	r0, [r4, #0]
 800ec42:	f000 fb13 	bl	800f26c <memmove>
 800ec46:	68a3      	ldr	r3, [r4, #8]
 800ec48:	1b9b      	subs	r3, r3, r6
 800ec4a:	60a3      	str	r3, [r4, #8]
 800ec4c:	6823      	ldr	r3, [r4, #0]
 800ec4e:	441e      	add	r6, r3
 800ec50:	6026      	str	r6, [r4, #0]
 800ec52:	2000      	movs	r0, #0
 800ec54:	e7dc      	b.n	800ec10 <__ssputs_r+0x58>
 800ec56:	462a      	mov	r2, r5
 800ec58:	f000 fb23 	bl	800f2a2 <_realloc_r>
 800ec5c:	4606      	mov	r6, r0
 800ec5e:	2800      	cmp	r0, #0
 800ec60:	d1e2      	bne.n	800ec28 <__ssputs_r+0x70>
 800ec62:	6921      	ldr	r1, [r4, #16]
 800ec64:	4650      	mov	r0, sl
 800ec66:	f7ff feff 	bl	800ea68 <_free_r>
 800ec6a:	e7c8      	b.n	800ebfe <__ssputs_r+0x46>

0800ec6c <_svfiprintf_r>:
 800ec6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ec70:	461d      	mov	r5, r3
 800ec72:	898b      	ldrh	r3, [r1, #12]
 800ec74:	061f      	lsls	r7, r3, #24
 800ec76:	b09d      	sub	sp, #116	; 0x74
 800ec78:	4680      	mov	r8, r0
 800ec7a:	460c      	mov	r4, r1
 800ec7c:	4616      	mov	r6, r2
 800ec7e:	d50f      	bpl.n	800eca0 <_svfiprintf_r+0x34>
 800ec80:	690b      	ldr	r3, [r1, #16]
 800ec82:	b96b      	cbnz	r3, 800eca0 <_svfiprintf_r+0x34>
 800ec84:	2140      	movs	r1, #64	; 0x40
 800ec86:	f7ff ff3d 	bl	800eb04 <_malloc_r>
 800ec8a:	6020      	str	r0, [r4, #0]
 800ec8c:	6120      	str	r0, [r4, #16]
 800ec8e:	b928      	cbnz	r0, 800ec9c <_svfiprintf_r+0x30>
 800ec90:	230c      	movs	r3, #12
 800ec92:	f8c8 3000 	str.w	r3, [r8]
 800ec96:	f04f 30ff 	mov.w	r0, #4294967295
 800ec9a:	e0c8      	b.n	800ee2e <_svfiprintf_r+0x1c2>
 800ec9c:	2340      	movs	r3, #64	; 0x40
 800ec9e:	6163      	str	r3, [r4, #20]
 800eca0:	2300      	movs	r3, #0
 800eca2:	9309      	str	r3, [sp, #36]	; 0x24
 800eca4:	2320      	movs	r3, #32
 800eca6:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800ecaa:	2330      	movs	r3, #48	; 0x30
 800ecac:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800ecb0:	9503      	str	r5, [sp, #12]
 800ecb2:	f04f 0b01 	mov.w	fp, #1
 800ecb6:	4637      	mov	r7, r6
 800ecb8:	463d      	mov	r5, r7
 800ecba:	f815 3b01 	ldrb.w	r3, [r5], #1
 800ecbe:	b10b      	cbz	r3, 800ecc4 <_svfiprintf_r+0x58>
 800ecc0:	2b25      	cmp	r3, #37	; 0x25
 800ecc2:	d13e      	bne.n	800ed42 <_svfiprintf_r+0xd6>
 800ecc4:	ebb7 0a06 	subs.w	sl, r7, r6
 800ecc8:	d00b      	beq.n	800ece2 <_svfiprintf_r+0x76>
 800ecca:	4653      	mov	r3, sl
 800eccc:	4632      	mov	r2, r6
 800ecce:	4621      	mov	r1, r4
 800ecd0:	4640      	mov	r0, r8
 800ecd2:	f7ff ff71 	bl	800ebb8 <__ssputs_r>
 800ecd6:	3001      	adds	r0, #1
 800ecd8:	f000 80a4 	beq.w	800ee24 <_svfiprintf_r+0x1b8>
 800ecdc:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ecde:	4453      	add	r3, sl
 800ece0:	9309      	str	r3, [sp, #36]	; 0x24
 800ece2:	783b      	ldrb	r3, [r7, #0]
 800ece4:	2b00      	cmp	r3, #0
 800ece6:	f000 809d 	beq.w	800ee24 <_svfiprintf_r+0x1b8>
 800ecea:	2300      	movs	r3, #0
 800ecec:	f04f 32ff 	mov.w	r2, #4294967295
 800ecf0:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ecf4:	9304      	str	r3, [sp, #16]
 800ecf6:	9307      	str	r3, [sp, #28]
 800ecf8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ecfc:	931a      	str	r3, [sp, #104]	; 0x68
 800ecfe:	462f      	mov	r7, r5
 800ed00:	2205      	movs	r2, #5
 800ed02:	f817 1b01 	ldrb.w	r1, [r7], #1
 800ed06:	4850      	ldr	r0, [pc, #320]	; (800ee48 <_svfiprintf_r+0x1dc>)
 800ed08:	f7f1 fa6a 	bl	80001e0 <memchr>
 800ed0c:	9b04      	ldr	r3, [sp, #16]
 800ed0e:	b9d0      	cbnz	r0, 800ed46 <_svfiprintf_r+0xda>
 800ed10:	06d9      	lsls	r1, r3, #27
 800ed12:	bf44      	itt	mi
 800ed14:	2220      	movmi	r2, #32
 800ed16:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ed1a:	071a      	lsls	r2, r3, #28
 800ed1c:	bf44      	itt	mi
 800ed1e:	222b      	movmi	r2, #43	; 0x2b
 800ed20:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ed24:	782a      	ldrb	r2, [r5, #0]
 800ed26:	2a2a      	cmp	r2, #42	; 0x2a
 800ed28:	d015      	beq.n	800ed56 <_svfiprintf_r+0xea>
 800ed2a:	9a07      	ldr	r2, [sp, #28]
 800ed2c:	462f      	mov	r7, r5
 800ed2e:	2000      	movs	r0, #0
 800ed30:	250a      	movs	r5, #10
 800ed32:	4639      	mov	r1, r7
 800ed34:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ed38:	3b30      	subs	r3, #48	; 0x30
 800ed3a:	2b09      	cmp	r3, #9
 800ed3c:	d94d      	bls.n	800edda <_svfiprintf_r+0x16e>
 800ed3e:	b1b8      	cbz	r0, 800ed70 <_svfiprintf_r+0x104>
 800ed40:	e00f      	b.n	800ed62 <_svfiprintf_r+0xf6>
 800ed42:	462f      	mov	r7, r5
 800ed44:	e7b8      	b.n	800ecb8 <_svfiprintf_r+0x4c>
 800ed46:	4a40      	ldr	r2, [pc, #256]	; (800ee48 <_svfiprintf_r+0x1dc>)
 800ed48:	1a80      	subs	r0, r0, r2
 800ed4a:	fa0b f000 	lsl.w	r0, fp, r0
 800ed4e:	4318      	orrs	r0, r3
 800ed50:	9004      	str	r0, [sp, #16]
 800ed52:	463d      	mov	r5, r7
 800ed54:	e7d3      	b.n	800ecfe <_svfiprintf_r+0x92>
 800ed56:	9a03      	ldr	r2, [sp, #12]
 800ed58:	1d11      	adds	r1, r2, #4
 800ed5a:	6812      	ldr	r2, [r2, #0]
 800ed5c:	9103      	str	r1, [sp, #12]
 800ed5e:	2a00      	cmp	r2, #0
 800ed60:	db01      	blt.n	800ed66 <_svfiprintf_r+0xfa>
 800ed62:	9207      	str	r2, [sp, #28]
 800ed64:	e004      	b.n	800ed70 <_svfiprintf_r+0x104>
 800ed66:	4252      	negs	r2, r2
 800ed68:	f043 0302 	orr.w	r3, r3, #2
 800ed6c:	9207      	str	r2, [sp, #28]
 800ed6e:	9304      	str	r3, [sp, #16]
 800ed70:	783b      	ldrb	r3, [r7, #0]
 800ed72:	2b2e      	cmp	r3, #46	; 0x2e
 800ed74:	d10c      	bne.n	800ed90 <_svfiprintf_r+0x124>
 800ed76:	787b      	ldrb	r3, [r7, #1]
 800ed78:	2b2a      	cmp	r3, #42	; 0x2a
 800ed7a:	d133      	bne.n	800ede4 <_svfiprintf_r+0x178>
 800ed7c:	9b03      	ldr	r3, [sp, #12]
 800ed7e:	1d1a      	adds	r2, r3, #4
 800ed80:	681b      	ldr	r3, [r3, #0]
 800ed82:	9203      	str	r2, [sp, #12]
 800ed84:	2b00      	cmp	r3, #0
 800ed86:	bfb8      	it	lt
 800ed88:	f04f 33ff 	movlt.w	r3, #4294967295
 800ed8c:	3702      	adds	r7, #2
 800ed8e:	9305      	str	r3, [sp, #20]
 800ed90:	4d2e      	ldr	r5, [pc, #184]	; (800ee4c <_svfiprintf_r+0x1e0>)
 800ed92:	7839      	ldrb	r1, [r7, #0]
 800ed94:	2203      	movs	r2, #3
 800ed96:	4628      	mov	r0, r5
 800ed98:	f7f1 fa22 	bl	80001e0 <memchr>
 800ed9c:	b138      	cbz	r0, 800edae <_svfiprintf_r+0x142>
 800ed9e:	2340      	movs	r3, #64	; 0x40
 800eda0:	1b40      	subs	r0, r0, r5
 800eda2:	fa03 f000 	lsl.w	r0, r3, r0
 800eda6:	9b04      	ldr	r3, [sp, #16]
 800eda8:	4303      	orrs	r3, r0
 800edaa:	3701      	adds	r7, #1
 800edac:	9304      	str	r3, [sp, #16]
 800edae:	7839      	ldrb	r1, [r7, #0]
 800edb0:	4827      	ldr	r0, [pc, #156]	; (800ee50 <_svfiprintf_r+0x1e4>)
 800edb2:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800edb6:	2206      	movs	r2, #6
 800edb8:	1c7e      	adds	r6, r7, #1
 800edba:	f7f1 fa11 	bl	80001e0 <memchr>
 800edbe:	2800      	cmp	r0, #0
 800edc0:	d038      	beq.n	800ee34 <_svfiprintf_r+0x1c8>
 800edc2:	4b24      	ldr	r3, [pc, #144]	; (800ee54 <_svfiprintf_r+0x1e8>)
 800edc4:	bb13      	cbnz	r3, 800ee0c <_svfiprintf_r+0x1a0>
 800edc6:	9b03      	ldr	r3, [sp, #12]
 800edc8:	3307      	adds	r3, #7
 800edca:	f023 0307 	bic.w	r3, r3, #7
 800edce:	3308      	adds	r3, #8
 800edd0:	9303      	str	r3, [sp, #12]
 800edd2:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800edd4:	444b      	add	r3, r9
 800edd6:	9309      	str	r3, [sp, #36]	; 0x24
 800edd8:	e76d      	b.n	800ecb6 <_svfiprintf_r+0x4a>
 800edda:	fb05 3202 	mla	r2, r5, r2, r3
 800edde:	2001      	movs	r0, #1
 800ede0:	460f      	mov	r7, r1
 800ede2:	e7a6      	b.n	800ed32 <_svfiprintf_r+0xc6>
 800ede4:	2300      	movs	r3, #0
 800ede6:	3701      	adds	r7, #1
 800ede8:	9305      	str	r3, [sp, #20]
 800edea:	4619      	mov	r1, r3
 800edec:	250a      	movs	r5, #10
 800edee:	4638      	mov	r0, r7
 800edf0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800edf4:	3a30      	subs	r2, #48	; 0x30
 800edf6:	2a09      	cmp	r2, #9
 800edf8:	d903      	bls.n	800ee02 <_svfiprintf_r+0x196>
 800edfa:	2b00      	cmp	r3, #0
 800edfc:	d0c8      	beq.n	800ed90 <_svfiprintf_r+0x124>
 800edfe:	9105      	str	r1, [sp, #20]
 800ee00:	e7c6      	b.n	800ed90 <_svfiprintf_r+0x124>
 800ee02:	fb05 2101 	mla	r1, r5, r1, r2
 800ee06:	2301      	movs	r3, #1
 800ee08:	4607      	mov	r7, r0
 800ee0a:	e7f0      	b.n	800edee <_svfiprintf_r+0x182>
 800ee0c:	ab03      	add	r3, sp, #12
 800ee0e:	9300      	str	r3, [sp, #0]
 800ee10:	4622      	mov	r2, r4
 800ee12:	4b11      	ldr	r3, [pc, #68]	; (800ee58 <_svfiprintf_r+0x1ec>)
 800ee14:	a904      	add	r1, sp, #16
 800ee16:	4640      	mov	r0, r8
 800ee18:	f7fc f8e6 	bl	800afe8 <_printf_float>
 800ee1c:	f1b0 3fff 	cmp.w	r0, #4294967295
 800ee20:	4681      	mov	r9, r0
 800ee22:	d1d6      	bne.n	800edd2 <_svfiprintf_r+0x166>
 800ee24:	89a3      	ldrh	r3, [r4, #12]
 800ee26:	065b      	lsls	r3, r3, #25
 800ee28:	f53f af35 	bmi.w	800ec96 <_svfiprintf_r+0x2a>
 800ee2c:	9809      	ldr	r0, [sp, #36]	; 0x24
 800ee2e:	b01d      	add	sp, #116	; 0x74
 800ee30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ee34:	ab03      	add	r3, sp, #12
 800ee36:	9300      	str	r3, [sp, #0]
 800ee38:	4622      	mov	r2, r4
 800ee3a:	4b07      	ldr	r3, [pc, #28]	; (800ee58 <_svfiprintf_r+0x1ec>)
 800ee3c:	a904      	add	r1, sp, #16
 800ee3e:	4640      	mov	r0, r8
 800ee40:	f7fc fb88 	bl	800b554 <_printf_i>
 800ee44:	e7ea      	b.n	800ee1c <_svfiprintf_r+0x1b0>
 800ee46:	bf00      	nop
 800ee48:	0800f5c4 	.word	0x0800f5c4
 800ee4c:	0800f5ca 	.word	0x0800f5ca
 800ee50:	0800f5ce 	.word	0x0800f5ce
 800ee54:	0800afe9 	.word	0x0800afe9
 800ee58:	0800ebb9 	.word	0x0800ebb9

0800ee5c <__sfputc_r>:
 800ee5c:	6893      	ldr	r3, [r2, #8]
 800ee5e:	3b01      	subs	r3, #1
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	b410      	push	{r4}
 800ee64:	6093      	str	r3, [r2, #8]
 800ee66:	da08      	bge.n	800ee7a <__sfputc_r+0x1e>
 800ee68:	6994      	ldr	r4, [r2, #24]
 800ee6a:	42a3      	cmp	r3, r4
 800ee6c:	db01      	blt.n	800ee72 <__sfputc_r+0x16>
 800ee6e:	290a      	cmp	r1, #10
 800ee70:	d103      	bne.n	800ee7a <__sfputc_r+0x1e>
 800ee72:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee76:	f7fd bdb1 	b.w	800c9dc <__swbuf_r>
 800ee7a:	6813      	ldr	r3, [r2, #0]
 800ee7c:	1c58      	adds	r0, r3, #1
 800ee7e:	6010      	str	r0, [r2, #0]
 800ee80:	7019      	strb	r1, [r3, #0]
 800ee82:	4608      	mov	r0, r1
 800ee84:	f85d 4b04 	ldr.w	r4, [sp], #4
 800ee88:	4770      	bx	lr

0800ee8a <__sfputs_r>:
 800ee8a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ee8c:	4606      	mov	r6, r0
 800ee8e:	460f      	mov	r7, r1
 800ee90:	4614      	mov	r4, r2
 800ee92:	18d5      	adds	r5, r2, r3
 800ee94:	42ac      	cmp	r4, r5
 800ee96:	d101      	bne.n	800ee9c <__sfputs_r+0x12>
 800ee98:	2000      	movs	r0, #0
 800ee9a:	e007      	b.n	800eeac <__sfputs_r+0x22>
 800ee9c:	463a      	mov	r2, r7
 800ee9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800eea2:	4630      	mov	r0, r6
 800eea4:	f7ff ffda 	bl	800ee5c <__sfputc_r>
 800eea8:	1c43      	adds	r3, r0, #1
 800eeaa:	d1f3      	bne.n	800ee94 <__sfputs_r+0xa>
 800eeac:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800eeb0 <_vfiprintf_r>:
 800eeb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800eeb4:	460c      	mov	r4, r1
 800eeb6:	b09d      	sub	sp, #116	; 0x74
 800eeb8:	4617      	mov	r7, r2
 800eeba:	461d      	mov	r5, r3
 800eebc:	4606      	mov	r6, r0
 800eebe:	b118      	cbz	r0, 800eec8 <_vfiprintf_r+0x18>
 800eec0:	6983      	ldr	r3, [r0, #24]
 800eec2:	b90b      	cbnz	r3, 800eec8 <_vfiprintf_r+0x18>
 800eec4:	f7fe fd80 	bl	800d9c8 <__sinit>
 800eec8:	4b7c      	ldr	r3, [pc, #496]	; (800f0bc <_vfiprintf_r+0x20c>)
 800eeca:	429c      	cmp	r4, r3
 800eecc:	d158      	bne.n	800ef80 <_vfiprintf_r+0xd0>
 800eece:	6874      	ldr	r4, [r6, #4]
 800eed0:	89a3      	ldrh	r3, [r4, #12]
 800eed2:	0718      	lsls	r0, r3, #28
 800eed4:	d55e      	bpl.n	800ef94 <_vfiprintf_r+0xe4>
 800eed6:	6923      	ldr	r3, [r4, #16]
 800eed8:	2b00      	cmp	r3, #0
 800eeda:	d05b      	beq.n	800ef94 <_vfiprintf_r+0xe4>
 800eedc:	2300      	movs	r3, #0
 800eede:	9309      	str	r3, [sp, #36]	; 0x24
 800eee0:	2320      	movs	r3, #32
 800eee2:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800eee6:	2330      	movs	r3, #48	; 0x30
 800eee8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800eeec:	9503      	str	r5, [sp, #12]
 800eeee:	f04f 0b01 	mov.w	fp, #1
 800eef2:	46b8      	mov	r8, r7
 800eef4:	4645      	mov	r5, r8
 800eef6:	f815 3b01 	ldrb.w	r3, [r5], #1
 800eefa:	b10b      	cbz	r3, 800ef00 <_vfiprintf_r+0x50>
 800eefc:	2b25      	cmp	r3, #37	; 0x25
 800eefe:	d154      	bne.n	800efaa <_vfiprintf_r+0xfa>
 800ef00:	ebb8 0a07 	subs.w	sl, r8, r7
 800ef04:	d00b      	beq.n	800ef1e <_vfiprintf_r+0x6e>
 800ef06:	4653      	mov	r3, sl
 800ef08:	463a      	mov	r2, r7
 800ef0a:	4621      	mov	r1, r4
 800ef0c:	4630      	mov	r0, r6
 800ef0e:	f7ff ffbc 	bl	800ee8a <__sfputs_r>
 800ef12:	3001      	adds	r0, #1
 800ef14:	f000 80c2 	beq.w	800f09c <_vfiprintf_r+0x1ec>
 800ef18:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ef1a:	4453      	add	r3, sl
 800ef1c:	9309      	str	r3, [sp, #36]	; 0x24
 800ef1e:	f898 3000 	ldrb.w	r3, [r8]
 800ef22:	2b00      	cmp	r3, #0
 800ef24:	f000 80ba 	beq.w	800f09c <_vfiprintf_r+0x1ec>
 800ef28:	2300      	movs	r3, #0
 800ef2a:	f04f 32ff 	mov.w	r2, #4294967295
 800ef2e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ef32:	9304      	str	r3, [sp, #16]
 800ef34:	9307      	str	r3, [sp, #28]
 800ef36:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800ef3a:	931a      	str	r3, [sp, #104]	; 0x68
 800ef3c:	46a8      	mov	r8, r5
 800ef3e:	2205      	movs	r2, #5
 800ef40:	f818 1b01 	ldrb.w	r1, [r8], #1
 800ef44:	485e      	ldr	r0, [pc, #376]	; (800f0c0 <_vfiprintf_r+0x210>)
 800ef46:	f7f1 f94b 	bl	80001e0 <memchr>
 800ef4a:	9b04      	ldr	r3, [sp, #16]
 800ef4c:	bb78      	cbnz	r0, 800efae <_vfiprintf_r+0xfe>
 800ef4e:	06d9      	lsls	r1, r3, #27
 800ef50:	bf44      	itt	mi
 800ef52:	2220      	movmi	r2, #32
 800ef54:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ef58:	071a      	lsls	r2, r3, #28
 800ef5a:	bf44      	itt	mi
 800ef5c:	222b      	movmi	r2, #43	; 0x2b
 800ef5e:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 800ef62:	782a      	ldrb	r2, [r5, #0]
 800ef64:	2a2a      	cmp	r2, #42	; 0x2a
 800ef66:	d02a      	beq.n	800efbe <_vfiprintf_r+0x10e>
 800ef68:	9a07      	ldr	r2, [sp, #28]
 800ef6a:	46a8      	mov	r8, r5
 800ef6c:	2000      	movs	r0, #0
 800ef6e:	250a      	movs	r5, #10
 800ef70:	4641      	mov	r1, r8
 800ef72:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ef76:	3b30      	subs	r3, #48	; 0x30
 800ef78:	2b09      	cmp	r3, #9
 800ef7a:	d969      	bls.n	800f050 <_vfiprintf_r+0x1a0>
 800ef7c:	b360      	cbz	r0, 800efd8 <_vfiprintf_r+0x128>
 800ef7e:	e024      	b.n	800efca <_vfiprintf_r+0x11a>
 800ef80:	4b50      	ldr	r3, [pc, #320]	; (800f0c4 <_vfiprintf_r+0x214>)
 800ef82:	429c      	cmp	r4, r3
 800ef84:	d101      	bne.n	800ef8a <_vfiprintf_r+0xda>
 800ef86:	68b4      	ldr	r4, [r6, #8]
 800ef88:	e7a2      	b.n	800eed0 <_vfiprintf_r+0x20>
 800ef8a:	4b4f      	ldr	r3, [pc, #316]	; (800f0c8 <_vfiprintf_r+0x218>)
 800ef8c:	429c      	cmp	r4, r3
 800ef8e:	bf08      	it	eq
 800ef90:	68f4      	ldreq	r4, [r6, #12]
 800ef92:	e79d      	b.n	800eed0 <_vfiprintf_r+0x20>
 800ef94:	4621      	mov	r1, r4
 800ef96:	4630      	mov	r0, r6
 800ef98:	f7fd fd72 	bl	800ca80 <__swsetup_r>
 800ef9c:	2800      	cmp	r0, #0
 800ef9e:	d09d      	beq.n	800eedc <_vfiprintf_r+0x2c>
 800efa0:	f04f 30ff 	mov.w	r0, #4294967295
 800efa4:	b01d      	add	sp, #116	; 0x74
 800efa6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800efaa:	46a8      	mov	r8, r5
 800efac:	e7a2      	b.n	800eef4 <_vfiprintf_r+0x44>
 800efae:	4a44      	ldr	r2, [pc, #272]	; (800f0c0 <_vfiprintf_r+0x210>)
 800efb0:	1a80      	subs	r0, r0, r2
 800efb2:	fa0b f000 	lsl.w	r0, fp, r0
 800efb6:	4318      	orrs	r0, r3
 800efb8:	9004      	str	r0, [sp, #16]
 800efba:	4645      	mov	r5, r8
 800efbc:	e7be      	b.n	800ef3c <_vfiprintf_r+0x8c>
 800efbe:	9a03      	ldr	r2, [sp, #12]
 800efc0:	1d11      	adds	r1, r2, #4
 800efc2:	6812      	ldr	r2, [r2, #0]
 800efc4:	9103      	str	r1, [sp, #12]
 800efc6:	2a00      	cmp	r2, #0
 800efc8:	db01      	blt.n	800efce <_vfiprintf_r+0x11e>
 800efca:	9207      	str	r2, [sp, #28]
 800efcc:	e004      	b.n	800efd8 <_vfiprintf_r+0x128>
 800efce:	4252      	negs	r2, r2
 800efd0:	f043 0302 	orr.w	r3, r3, #2
 800efd4:	9207      	str	r2, [sp, #28]
 800efd6:	9304      	str	r3, [sp, #16]
 800efd8:	f898 3000 	ldrb.w	r3, [r8]
 800efdc:	2b2e      	cmp	r3, #46	; 0x2e
 800efde:	d10e      	bne.n	800effe <_vfiprintf_r+0x14e>
 800efe0:	f898 3001 	ldrb.w	r3, [r8, #1]
 800efe4:	2b2a      	cmp	r3, #42	; 0x2a
 800efe6:	d138      	bne.n	800f05a <_vfiprintf_r+0x1aa>
 800efe8:	9b03      	ldr	r3, [sp, #12]
 800efea:	1d1a      	adds	r2, r3, #4
 800efec:	681b      	ldr	r3, [r3, #0]
 800efee:	9203      	str	r2, [sp, #12]
 800eff0:	2b00      	cmp	r3, #0
 800eff2:	bfb8      	it	lt
 800eff4:	f04f 33ff 	movlt.w	r3, #4294967295
 800eff8:	f108 0802 	add.w	r8, r8, #2
 800effc:	9305      	str	r3, [sp, #20]
 800effe:	4d33      	ldr	r5, [pc, #204]	; (800f0cc <_vfiprintf_r+0x21c>)
 800f000:	f898 1000 	ldrb.w	r1, [r8]
 800f004:	2203      	movs	r2, #3
 800f006:	4628      	mov	r0, r5
 800f008:	f7f1 f8ea 	bl	80001e0 <memchr>
 800f00c:	b140      	cbz	r0, 800f020 <_vfiprintf_r+0x170>
 800f00e:	2340      	movs	r3, #64	; 0x40
 800f010:	1b40      	subs	r0, r0, r5
 800f012:	fa03 f000 	lsl.w	r0, r3, r0
 800f016:	9b04      	ldr	r3, [sp, #16]
 800f018:	4303      	orrs	r3, r0
 800f01a:	f108 0801 	add.w	r8, r8, #1
 800f01e:	9304      	str	r3, [sp, #16]
 800f020:	f898 1000 	ldrb.w	r1, [r8]
 800f024:	482a      	ldr	r0, [pc, #168]	; (800f0d0 <_vfiprintf_r+0x220>)
 800f026:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800f02a:	2206      	movs	r2, #6
 800f02c:	f108 0701 	add.w	r7, r8, #1
 800f030:	f7f1 f8d6 	bl	80001e0 <memchr>
 800f034:	2800      	cmp	r0, #0
 800f036:	d037      	beq.n	800f0a8 <_vfiprintf_r+0x1f8>
 800f038:	4b26      	ldr	r3, [pc, #152]	; (800f0d4 <_vfiprintf_r+0x224>)
 800f03a:	bb1b      	cbnz	r3, 800f084 <_vfiprintf_r+0x1d4>
 800f03c:	9b03      	ldr	r3, [sp, #12]
 800f03e:	3307      	adds	r3, #7
 800f040:	f023 0307 	bic.w	r3, r3, #7
 800f044:	3308      	adds	r3, #8
 800f046:	9303      	str	r3, [sp, #12]
 800f048:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800f04a:	444b      	add	r3, r9
 800f04c:	9309      	str	r3, [sp, #36]	; 0x24
 800f04e:	e750      	b.n	800eef2 <_vfiprintf_r+0x42>
 800f050:	fb05 3202 	mla	r2, r5, r2, r3
 800f054:	2001      	movs	r0, #1
 800f056:	4688      	mov	r8, r1
 800f058:	e78a      	b.n	800ef70 <_vfiprintf_r+0xc0>
 800f05a:	2300      	movs	r3, #0
 800f05c:	f108 0801 	add.w	r8, r8, #1
 800f060:	9305      	str	r3, [sp, #20]
 800f062:	4619      	mov	r1, r3
 800f064:	250a      	movs	r5, #10
 800f066:	4640      	mov	r0, r8
 800f068:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f06c:	3a30      	subs	r2, #48	; 0x30
 800f06e:	2a09      	cmp	r2, #9
 800f070:	d903      	bls.n	800f07a <_vfiprintf_r+0x1ca>
 800f072:	2b00      	cmp	r3, #0
 800f074:	d0c3      	beq.n	800effe <_vfiprintf_r+0x14e>
 800f076:	9105      	str	r1, [sp, #20]
 800f078:	e7c1      	b.n	800effe <_vfiprintf_r+0x14e>
 800f07a:	fb05 2101 	mla	r1, r5, r1, r2
 800f07e:	2301      	movs	r3, #1
 800f080:	4680      	mov	r8, r0
 800f082:	e7f0      	b.n	800f066 <_vfiprintf_r+0x1b6>
 800f084:	ab03      	add	r3, sp, #12
 800f086:	9300      	str	r3, [sp, #0]
 800f088:	4622      	mov	r2, r4
 800f08a:	4b13      	ldr	r3, [pc, #76]	; (800f0d8 <_vfiprintf_r+0x228>)
 800f08c:	a904      	add	r1, sp, #16
 800f08e:	4630      	mov	r0, r6
 800f090:	f7fb ffaa 	bl	800afe8 <_printf_float>
 800f094:	f1b0 3fff 	cmp.w	r0, #4294967295
 800f098:	4681      	mov	r9, r0
 800f09a:	d1d5      	bne.n	800f048 <_vfiprintf_r+0x198>
 800f09c:	89a3      	ldrh	r3, [r4, #12]
 800f09e:	065b      	lsls	r3, r3, #25
 800f0a0:	f53f af7e 	bmi.w	800efa0 <_vfiprintf_r+0xf0>
 800f0a4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800f0a6:	e77d      	b.n	800efa4 <_vfiprintf_r+0xf4>
 800f0a8:	ab03      	add	r3, sp, #12
 800f0aa:	9300      	str	r3, [sp, #0]
 800f0ac:	4622      	mov	r2, r4
 800f0ae:	4b0a      	ldr	r3, [pc, #40]	; (800f0d8 <_vfiprintf_r+0x228>)
 800f0b0:	a904      	add	r1, sp, #16
 800f0b2:	4630      	mov	r0, r6
 800f0b4:	f7fc fa4e 	bl	800b554 <_printf_i>
 800f0b8:	e7ec      	b.n	800f094 <_vfiprintf_r+0x1e4>
 800f0ba:	bf00      	nop
 800f0bc:	0800f478 	.word	0x0800f478
 800f0c0:	0800f5c4 	.word	0x0800f5c4
 800f0c4:	0800f498 	.word	0x0800f498
 800f0c8:	0800f458 	.word	0x0800f458
 800f0cc:	0800f5ca 	.word	0x0800f5ca
 800f0d0:	0800f5ce 	.word	0x0800f5ce
 800f0d4:	0800afe9 	.word	0x0800afe9
 800f0d8:	0800ee8b 	.word	0x0800ee8b

0800f0dc <_sbrk_r>:
 800f0dc:	b538      	push	{r3, r4, r5, lr}
 800f0de:	4c06      	ldr	r4, [pc, #24]	; (800f0f8 <_sbrk_r+0x1c>)
 800f0e0:	2300      	movs	r3, #0
 800f0e2:	4605      	mov	r5, r0
 800f0e4:	4608      	mov	r0, r1
 800f0e6:	6023      	str	r3, [r4, #0]
 800f0e8:	f7f7 fb34 	bl	8006754 <_sbrk>
 800f0ec:	1c43      	adds	r3, r0, #1
 800f0ee:	d102      	bne.n	800f0f6 <_sbrk_r+0x1a>
 800f0f0:	6823      	ldr	r3, [r4, #0]
 800f0f2:	b103      	cbz	r3, 800f0f6 <_sbrk_r+0x1a>
 800f0f4:	602b      	str	r3, [r5, #0]
 800f0f6:	bd38      	pop	{r3, r4, r5, pc}
 800f0f8:	2001f4dc 	.word	0x2001f4dc

0800f0fc <__sread>:
 800f0fc:	b510      	push	{r4, lr}
 800f0fe:	460c      	mov	r4, r1
 800f100:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f104:	f000 f8f4 	bl	800f2f0 <_read_r>
 800f108:	2800      	cmp	r0, #0
 800f10a:	bfab      	itete	ge
 800f10c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800f10e:	89a3      	ldrhlt	r3, [r4, #12]
 800f110:	181b      	addge	r3, r3, r0
 800f112:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800f116:	bfac      	ite	ge
 800f118:	6563      	strge	r3, [r4, #84]	; 0x54
 800f11a:	81a3      	strhlt	r3, [r4, #12]
 800f11c:	bd10      	pop	{r4, pc}

0800f11e <__swrite>:
 800f11e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f122:	461f      	mov	r7, r3
 800f124:	898b      	ldrh	r3, [r1, #12]
 800f126:	05db      	lsls	r3, r3, #23
 800f128:	4605      	mov	r5, r0
 800f12a:	460c      	mov	r4, r1
 800f12c:	4616      	mov	r6, r2
 800f12e:	d505      	bpl.n	800f13c <__swrite+0x1e>
 800f130:	2302      	movs	r3, #2
 800f132:	2200      	movs	r2, #0
 800f134:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f138:	f000 f886 	bl	800f248 <_lseek_r>
 800f13c:	89a3      	ldrh	r3, [r4, #12]
 800f13e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f142:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800f146:	81a3      	strh	r3, [r4, #12]
 800f148:	4632      	mov	r2, r6
 800f14a:	463b      	mov	r3, r7
 800f14c:	4628      	mov	r0, r5
 800f14e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f152:	f000 b835 	b.w	800f1c0 <_write_r>

0800f156 <__sseek>:
 800f156:	b510      	push	{r4, lr}
 800f158:	460c      	mov	r4, r1
 800f15a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f15e:	f000 f873 	bl	800f248 <_lseek_r>
 800f162:	1c43      	adds	r3, r0, #1
 800f164:	89a3      	ldrh	r3, [r4, #12]
 800f166:	bf15      	itete	ne
 800f168:	6560      	strne	r0, [r4, #84]	; 0x54
 800f16a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800f16e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800f172:	81a3      	strheq	r3, [r4, #12]
 800f174:	bf18      	it	ne
 800f176:	81a3      	strhne	r3, [r4, #12]
 800f178:	bd10      	pop	{r4, pc}

0800f17a <__sclose>:
 800f17a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f17e:	f000 b831 	b.w	800f1e4 <_close_r>

0800f182 <strncmp>:
 800f182:	b510      	push	{r4, lr}
 800f184:	b16a      	cbz	r2, 800f1a2 <strncmp+0x20>
 800f186:	3901      	subs	r1, #1
 800f188:	1884      	adds	r4, r0, r2
 800f18a:	f810 3b01 	ldrb.w	r3, [r0], #1
 800f18e:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800f192:	4293      	cmp	r3, r2
 800f194:	d103      	bne.n	800f19e <strncmp+0x1c>
 800f196:	42a0      	cmp	r0, r4
 800f198:	d001      	beq.n	800f19e <strncmp+0x1c>
 800f19a:	2b00      	cmp	r3, #0
 800f19c:	d1f5      	bne.n	800f18a <strncmp+0x8>
 800f19e:	1a98      	subs	r0, r3, r2
 800f1a0:	bd10      	pop	{r4, pc}
 800f1a2:	4610      	mov	r0, r2
 800f1a4:	e7fc      	b.n	800f1a0 <strncmp+0x1e>

0800f1a6 <__ascii_wctomb>:
 800f1a6:	b149      	cbz	r1, 800f1bc <__ascii_wctomb+0x16>
 800f1a8:	2aff      	cmp	r2, #255	; 0xff
 800f1aa:	bf85      	ittet	hi
 800f1ac:	238a      	movhi	r3, #138	; 0x8a
 800f1ae:	6003      	strhi	r3, [r0, #0]
 800f1b0:	700a      	strbls	r2, [r1, #0]
 800f1b2:	f04f 30ff 	movhi.w	r0, #4294967295
 800f1b6:	bf98      	it	ls
 800f1b8:	2001      	movls	r0, #1
 800f1ba:	4770      	bx	lr
 800f1bc:	4608      	mov	r0, r1
 800f1be:	4770      	bx	lr

0800f1c0 <_write_r>:
 800f1c0:	b538      	push	{r3, r4, r5, lr}
 800f1c2:	4c07      	ldr	r4, [pc, #28]	; (800f1e0 <_write_r+0x20>)
 800f1c4:	4605      	mov	r5, r0
 800f1c6:	4608      	mov	r0, r1
 800f1c8:	4611      	mov	r1, r2
 800f1ca:	2200      	movs	r2, #0
 800f1cc:	6022      	str	r2, [r4, #0]
 800f1ce:	461a      	mov	r2, r3
 800f1d0:	f7f7 fa6f 	bl	80066b2 <_write>
 800f1d4:	1c43      	adds	r3, r0, #1
 800f1d6:	d102      	bne.n	800f1de <_write_r+0x1e>
 800f1d8:	6823      	ldr	r3, [r4, #0]
 800f1da:	b103      	cbz	r3, 800f1de <_write_r+0x1e>
 800f1dc:	602b      	str	r3, [r5, #0]
 800f1de:	bd38      	pop	{r3, r4, r5, pc}
 800f1e0:	2001f4dc 	.word	0x2001f4dc

0800f1e4 <_close_r>:
 800f1e4:	b538      	push	{r3, r4, r5, lr}
 800f1e6:	4c06      	ldr	r4, [pc, #24]	; (800f200 <_close_r+0x1c>)
 800f1e8:	2300      	movs	r3, #0
 800f1ea:	4605      	mov	r5, r0
 800f1ec:	4608      	mov	r0, r1
 800f1ee:	6023      	str	r3, [r4, #0]
 800f1f0:	f7f7 fa7b 	bl	80066ea <_close>
 800f1f4:	1c43      	adds	r3, r0, #1
 800f1f6:	d102      	bne.n	800f1fe <_close_r+0x1a>
 800f1f8:	6823      	ldr	r3, [r4, #0]
 800f1fa:	b103      	cbz	r3, 800f1fe <_close_r+0x1a>
 800f1fc:	602b      	str	r3, [r5, #0]
 800f1fe:	bd38      	pop	{r3, r4, r5, pc}
 800f200:	2001f4dc 	.word	0x2001f4dc

0800f204 <_fstat_r>:
 800f204:	b538      	push	{r3, r4, r5, lr}
 800f206:	4c07      	ldr	r4, [pc, #28]	; (800f224 <_fstat_r+0x20>)
 800f208:	2300      	movs	r3, #0
 800f20a:	4605      	mov	r5, r0
 800f20c:	4608      	mov	r0, r1
 800f20e:	4611      	mov	r1, r2
 800f210:	6023      	str	r3, [r4, #0]
 800f212:	f7f7 fa76 	bl	8006702 <_fstat>
 800f216:	1c43      	adds	r3, r0, #1
 800f218:	d102      	bne.n	800f220 <_fstat_r+0x1c>
 800f21a:	6823      	ldr	r3, [r4, #0]
 800f21c:	b103      	cbz	r3, 800f220 <_fstat_r+0x1c>
 800f21e:	602b      	str	r3, [r5, #0]
 800f220:	bd38      	pop	{r3, r4, r5, pc}
 800f222:	bf00      	nop
 800f224:	2001f4dc 	.word	0x2001f4dc

0800f228 <_isatty_r>:
 800f228:	b538      	push	{r3, r4, r5, lr}
 800f22a:	4c06      	ldr	r4, [pc, #24]	; (800f244 <_isatty_r+0x1c>)
 800f22c:	2300      	movs	r3, #0
 800f22e:	4605      	mov	r5, r0
 800f230:	4608      	mov	r0, r1
 800f232:	6023      	str	r3, [r4, #0]
 800f234:	f7f7 fa75 	bl	8006722 <_isatty>
 800f238:	1c43      	adds	r3, r0, #1
 800f23a:	d102      	bne.n	800f242 <_isatty_r+0x1a>
 800f23c:	6823      	ldr	r3, [r4, #0]
 800f23e:	b103      	cbz	r3, 800f242 <_isatty_r+0x1a>
 800f240:	602b      	str	r3, [r5, #0]
 800f242:	bd38      	pop	{r3, r4, r5, pc}
 800f244:	2001f4dc 	.word	0x2001f4dc

0800f248 <_lseek_r>:
 800f248:	b538      	push	{r3, r4, r5, lr}
 800f24a:	4c07      	ldr	r4, [pc, #28]	; (800f268 <_lseek_r+0x20>)
 800f24c:	4605      	mov	r5, r0
 800f24e:	4608      	mov	r0, r1
 800f250:	4611      	mov	r1, r2
 800f252:	2200      	movs	r2, #0
 800f254:	6022      	str	r2, [r4, #0]
 800f256:	461a      	mov	r2, r3
 800f258:	f7f7 fa6e 	bl	8006738 <_lseek>
 800f25c:	1c43      	adds	r3, r0, #1
 800f25e:	d102      	bne.n	800f266 <_lseek_r+0x1e>
 800f260:	6823      	ldr	r3, [r4, #0]
 800f262:	b103      	cbz	r3, 800f266 <_lseek_r+0x1e>
 800f264:	602b      	str	r3, [r5, #0]
 800f266:	bd38      	pop	{r3, r4, r5, pc}
 800f268:	2001f4dc 	.word	0x2001f4dc

0800f26c <memmove>:
 800f26c:	4288      	cmp	r0, r1
 800f26e:	b510      	push	{r4, lr}
 800f270:	eb01 0302 	add.w	r3, r1, r2
 800f274:	d807      	bhi.n	800f286 <memmove+0x1a>
 800f276:	1e42      	subs	r2, r0, #1
 800f278:	4299      	cmp	r1, r3
 800f27a:	d00a      	beq.n	800f292 <memmove+0x26>
 800f27c:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f280:	f802 4f01 	strb.w	r4, [r2, #1]!
 800f284:	e7f8      	b.n	800f278 <memmove+0xc>
 800f286:	4283      	cmp	r3, r0
 800f288:	d9f5      	bls.n	800f276 <memmove+0xa>
 800f28a:	1881      	adds	r1, r0, r2
 800f28c:	1ad2      	subs	r2, r2, r3
 800f28e:	42d3      	cmn	r3, r2
 800f290:	d100      	bne.n	800f294 <memmove+0x28>
 800f292:	bd10      	pop	{r4, pc}
 800f294:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800f298:	f801 4d01 	strb.w	r4, [r1, #-1]!
 800f29c:	e7f7      	b.n	800f28e <memmove+0x22>

0800f29e <__malloc_lock>:
 800f29e:	4770      	bx	lr

0800f2a0 <__malloc_unlock>:
 800f2a0:	4770      	bx	lr

0800f2a2 <_realloc_r>:
 800f2a2:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f2a4:	4607      	mov	r7, r0
 800f2a6:	4614      	mov	r4, r2
 800f2a8:	460e      	mov	r6, r1
 800f2aa:	b921      	cbnz	r1, 800f2b6 <_realloc_r+0x14>
 800f2ac:	4611      	mov	r1, r2
 800f2ae:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 800f2b2:	f7ff bc27 	b.w	800eb04 <_malloc_r>
 800f2b6:	b922      	cbnz	r2, 800f2c2 <_realloc_r+0x20>
 800f2b8:	f7ff fbd6 	bl	800ea68 <_free_r>
 800f2bc:	4625      	mov	r5, r4
 800f2be:	4628      	mov	r0, r5
 800f2c0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f2c2:	f000 f827 	bl	800f314 <_malloc_usable_size_r>
 800f2c6:	42a0      	cmp	r0, r4
 800f2c8:	d20f      	bcs.n	800f2ea <_realloc_r+0x48>
 800f2ca:	4621      	mov	r1, r4
 800f2cc:	4638      	mov	r0, r7
 800f2ce:	f7ff fc19 	bl	800eb04 <_malloc_r>
 800f2d2:	4605      	mov	r5, r0
 800f2d4:	2800      	cmp	r0, #0
 800f2d6:	d0f2      	beq.n	800f2be <_realloc_r+0x1c>
 800f2d8:	4631      	mov	r1, r6
 800f2da:	4622      	mov	r2, r4
 800f2dc:	f7fb fddc 	bl	800ae98 <memcpy>
 800f2e0:	4631      	mov	r1, r6
 800f2e2:	4638      	mov	r0, r7
 800f2e4:	f7ff fbc0 	bl	800ea68 <_free_r>
 800f2e8:	e7e9      	b.n	800f2be <_realloc_r+0x1c>
 800f2ea:	4635      	mov	r5, r6
 800f2ec:	e7e7      	b.n	800f2be <_realloc_r+0x1c>
	...

0800f2f0 <_read_r>:
 800f2f0:	b538      	push	{r3, r4, r5, lr}
 800f2f2:	4c07      	ldr	r4, [pc, #28]	; (800f310 <_read_r+0x20>)
 800f2f4:	4605      	mov	r5, r0
 800f2f6:	4608      	mov	r0, r1
 800f2f8:	4611      	mov	r1, r2
 800f2fa:	2200      	movs	r2, #0
 800f2fc:	6022      	str	r2, [r4, #0]
 800f2fe:	461a      	mov	r2, r3
 800f300:	f7f7 f9ba 	bl	8006678 <_read>
 800f304:	1c43      	adds	r3, r0, #1
 800f306:	d102      	bne.n	800f30e <_read_r+0x1e>
 800f308:	6823      	ldr	r3, [r4, #0]
 800f30a:	b103      	cbz	r3, 800f30e <_read_r+0x1e>
 800f30c:	602b      	str	r3, [r5, #0]
 800f30e:	bd38      	pop	{r3, r4, r5, pc}
 800f310:	2001f4dc 	.word	0x2001f4dc

0800f314 <_malloc_usable_size_r>:
 800f314:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f318:	1f18      	subs	r0, r3, #4
 800f31a:	2b00      	cmp	r3, #0
 800f31c:	bfbc      	itt	lt
 800f31e:	580b      	ldrlt	r3, [r1, r0]
 800f320:	18c0      	addlt	r0, r0, r3
 800f322:	4770      	bx	lr

0800f324 <_init>:
 800f324:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f326:	bf00      	nop
 800f328:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f32a:	bc08      	pop	{r3}
 800f32c:	469e      	mov	lr, r3
 800f32e:	4770      	bx	lr

0800f330 <_fini>:
 800f330:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f332:	bf00      	nop
 800f334:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800f336:	bc08      	pop	{r3}
 800f338:	469e      	mov	lr, r3
 800f33a:	4770      	bx	lr
