INTSTYLE=ise
INFILE=C:\Users\kevin\FPGA Workspace\Xilinx\VGA\Prueba_VGA.ncd
OUTFILE=C:\Users\kevin\FPGA Workspace\Xilinx\VGA\Prueba_VGA.bit
FAMILY=Spartan3E
PART=xc3s500e-4fg320
WORKINGDIR=C:\Users\kevin\FPGA Workspace\Xilinx\VGA
LICENSE=WebPack
USER_INFO=211520673_0_0_647
