// Seed: 849546819
module module_0 (
    input wire id_0,
    input wire id_1
    , id_3
);
  assign id_3 = id_3;
endmodule
module module_1 (
    input  wor   id_0,
    output uwire id_1
);
  logic id_3;
  assign id_3 = -1 == 1;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2;
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout wire id_7;
  module_2 modCall_1 ();
  inout reg id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  always
    if (1) begin : LABEL_0
      id_6 <= -1;
    end else;
endmodule
