{
	"route__net": 656,
	"route__net__special": 4,
	"route__drc_errors__iter:1": 309,
	"route__wirelength__iter:1": 31580,
	"route__drc_errors__iter:2": 69,
	"route__wirelength__iter:2": 31300,
	"route__drc_errors__iter:3": 59,
	"route__wirelength__iter:3": 31282,
	"route__drc_errors__iter:4": 0,
	"route__wirelength__iter:4": 31255,
	"route__drc_errors": 0,
	"route__wirelength": 31255,
	"route__vias": 4709,
	"route__vias__singlecut": 4709,
	"route__vias__multicut": 0,
	"design__io": 45,
	"design__die__area": 75602.5,
	"design__core__area": 72564.6,
	"design__instance__count": 851,
	"design__instance__area": 61044.3,
	"design__instance__count__stdcell": 850,
	"design__instance__area__stdcell": 8983.62,
	"design__instance__count__macros": 1,
	"design__instance__area__macros": 52060.6,
	"design__instance__utilization": 0.84124,
	"design__instance__utilization__stdcell": 0.438141,
	"design__instance__count__class:macro": 1,
	"design__instance__count__class:fill_cell": 162,
	"design__instance__count__class:tap_cell": 200,
	"design__instance__count__class:antenna_cell": 33,
	"design__instance__count__class:buffer": 2,
	"design__instance__count__class:clock_buffer": 21,
	"design__instance__count__class:timing_repair_buffer": 168,
	"design__instance__count__class:clock_inverter": 10,
	"design__instance__count__class:sequential_cell": 144,
	"design__instance__count__class:multi_input_combinational_cell": 272,
	"flow__warnings__count": 61,
	"flow__errors__count": 0
}