/*
 * Generated by gen_defines.py
 *
 * DTS input file:
 *   /home/bjh/zephyrproject/ex-app/app/build/zephyr/zephyr.dts.pre
 *
 * Directories with bindings:
 *   $ZEPHYR_BASE/dts/bindings
 *
 * Node dependency ordering (ordinal and path):
 *   0   /
 *   1   /aliases
 *   2   /chosen
 *   3   /connector
 *   4   /soc
 *   5   /clocks
 *   6   /clocks/clk_ipo
 *   7   /soc/clock-controller@40000000
 *   8   /soc/interrupt-controller@e000e100
 *   9   /soc/pin-controller@40008000
 *   10  /soc/pin-controller@40008000/gpio@40009000
 *   11  /buttons
 *   12  /buttons/usr_btn
 *   13  /clocks/clk_erfo
 *   14  /clocks/clk_ertco
 *   15  /clocks/clk_ibro
 *   16  /clocks/clk_inro
 *   17  /clocks/clk_iso
 *   18  /cpus
 *   19  /cpus/cpu@0
 *   20  /soc/pin-controller@40008000/gpio@40008000
 *   21  /soc/pin-controller@40008000/gpio@4000a000
 *   22  /leds
 *   23  /leds/blue_led
 *   24  /leds/green_led
 *   25  /leds/red_led
 *   26  /soc/adc@40034000
 *   27  /soc/dma@40028000
 *   28  /soc/i2c0@4001d000
 *   29  /soc/i2c1@4001e000
 *   30  /soc/i2c2@4001f000
 *   31  /soc/memory@20000000
 *   32  /soc/memory@20020000
 *   33  /soc/memory@20040000
 *   34  /soc/memory@20060000
 *   35  /soc/memory@20080000
 *   36  /soc/memory@200a0000
 *   37  /soc/memory@200c0000
 *   38  /soc/memory@200d0000
 *   39  /soc/rtc_counter@40006000
 *   40  /soc/pin-controller@40008000/uart0a_rx_p2_11
 *   41  /soc/pin-controller@40008000/uart0a_tx_p2_12
 *   42  /soc/serial@40042000
 *   43  /soc/pin-controller@40008000/uart1a_rx_p2_14
 *   44  /soc/pin-controller@40008000/uart1a_tx_p2_16
 *   45  /soc/serial@40043000
 *   46  /soc/serial@40044000
 *   47  /soc/serial@40081400
 *   48  /soc/spi@40046000
 *   49  /soc/pin-controller@40008000/spi1a_miso_p1_28
 *   50  /soc/pin-controller@40008000/spi1a_mosi_p1_29
 *   51  /soc/pin-controller@40008000/spi1a_sck_p1_26
 *   52  /soc/pin-controller@40008000/spi1a_ss0_p1_23
 *   53  /soc/spi@40047000
 *   54  /soc/spi@40048000
 *   55  /soc/pin-controller@40008000/spi4a_miso_p1_2
 *   56  /soc/pin-controller@40008000/spi4a_mosi_p1_1
 *   57  /soc/pin-controller@40008000/spi4a_sck_p1_3
 *   58  /soc/pin-controller@40008000/spi4a_ss0_p1_0
 *   59  /soc/spi@400be400
 *   60  /soc/timer@e000e010
 *   61  /soc/trng@4004d000
 *   62  /soc/pin-controller@40008000/owm_io_p0_8
 *   63  /soc/pin-controller@40008000/owm_pe_p0_7
 *   64  /soc/w1@4003d000
 *   65  /soc/watchdog@40003000
 *   66  /soc/watchdog@40080800
 *   67  /soc/flash_controller@40029000
 *   68  /soc/flash_controller@40029000/flash@10000000
 *   69  /soc/flash_controller@40029400
 *   70  /soc/flash_controller@40029400/flash@10080000
 *   71  /soc/pin-controller@40008000/gpio@4000c000
 *   72  /soc/pin-controller@40008000/gpio@40080400
 *   73  /soc/pin-controller@40008000/spi3a_miso_p0_20
 *   74  /soc/pin-controller@40008000/spi3a_mosi_p0_21
 *   75  /soc/pin-controller@40008000/spi3a_sck_p0_16
 *   76  /soc/pin-controller@40008000/spi3a_ss0_p0_19
 *   77  /soc/spi@400be000
 *   78  /soc/spi@400be000/adin1110@0
 *   79  /soc/spi@400be000/adin1110@0/port1
 *   80  /soc/spi@400be000/adin1110@0/mdio
 *   81  /soc/spi@400be000/adin1110@0/mdio/ethernet-phy@1
 *   82  /soc/timer@40010000
 *   83  /soc/timer@40010000/counter
 *   84  /soc/timer@40010000/pwm
 *   85  /soc/timer@40011000
 *   86  /soc/timer@40011000/counter
 *   87  /soc/timer@40011000/pwm
 *   88  /soc/timer@40012000
 *   89  /soc/timer@40012000/counter
 *   90  /soc/timer@40012000/pwm
 *   91  /soc/timer@40013000
 *   92  /soc/timer@40013000/counter
 *   93  /soc/timer@40013000/pwm
 *   94  /soc/timer@40080c00
 *   95  /soc/timer@40080c00/counter
 *   96  /soc/timer@40081000
 *   97  /soc/timer@40081000/counter
 *
 * Definitions derived from these nodes in dependency order are next,
 * followed by /chosen nodes.
 */

/* Used to remove brackets from around a single argument */
#define DT_DEBRACKET_INTERNAL(...) __VA_ARGS__

/*
 * Devicetree node: /
 *
 * Node identifier: DT_N
 */

/* Node's full path: */
#define DT_N_PATH "/"

/* Node's name with unit-address: */
#define DT_N_FULL_NAME "/"
#define DT_N_FULL_NAME_UNQUOTED /
#define DT_N_FULL_NAME_TOKEN _
#define DT_N_FULL_NAME_UPPER_TOKEN _

/* Helpers for dealing with node labels: */
#define DT_N_NODELABEL_NUM 0
#define DT_N_FOREACH_NODELABEL(fn) 
#define DT_N_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_FOREACH_ANCESTOR(fn) 

/* Helper macros for child nodes of this node. */
#define DT_N_CHILD_NUM 8
#define DT_N_CHILD_NUM_STATUS_OKAY 8
#define DT_N_FOREACH_CHILD(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_leds) fn(DT_N_S_buttons) fn(DT_N_S_connector)
#define DT_N_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector)
#define DT_N_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_cpus) fn(DT_N_S_clocks) fn(DT_N_S_leds) fn(DT_N_S_buttons) fn(DT_N_S_connector)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_chosen) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_N_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_chosen, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_aliases, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_cpus, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_buttons, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_connector, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_ORD 0
#define DT_N_ORD_STR_SORTABLE 00000

/* Ordinals for what this node depends on directly: */
#define DT_N_REQUIRES_ORDS /* nothing */

/* Ordinals for what depends directly on this node: */
#define DT_N_SUPPORTS_ORDS \
	1, /* /aliases */ \
	2, /* /chosen */ \
	3, /* /connector */ \
	4, /* /soc */ \
	5, /* /clocks */ \
	11, /* /buttons */ \
	18, /* /cpus */ \
	22, /* /leds */

/* Existence and alternate IDs: */
#define DT_N_EXISTS 1
#define DT_N_INST_0_adi_apard32690 DT_N

/* Macros for properties that are special in the specification: */
#define DT_N_REG_NUM 0
#define DT_N_RANGES_NUM 0
#define DT_N_FOREACH_RANGE(fn) 
#define DT_N_IRQ_NUM 0
#define DT_N_IRQ_LEVEL 0
#define DT_N_COMPAT_MATCHES_adi_apard32690 1
#define DT_N_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_COMPAT_MODEL_IDX_0 "apard32690"
#define DT_N_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_P_compatible {"adi,apard32690"}
#define DT_N_P_compatible_IDX_0_EXISTS 1
#define DT_N_P_compatible_IDX_0 "adi,apard32690"
#define DT_N_P_compatible_IDX_0_STRING_UNQUOTED adi,apard32690
#define DT_N_P_compatible_IDX_0_STRING_TOKEN adi_apard32690
#define DT_N_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_APARD32690
#define DT_N_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N, compatible, 0)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N, compatible, 0, __VA_ARGS__)
#define DT_N_P_compatible_LEN 1
#define DT_N_P_compatible_EXISTS 1

/*
 * Devicetree node: /aliases
 *
 * Node identifier: DT_N_S_aliases
 */

/* Node's full path: */
#define DT_N_S_aliases_PATH "/aliases"

/* Node's name with unit-address: */
#define DT_N_S_aliases_FULL_NAME "aliases"
#define DT_N_S_aliases_FULL_NAME_UNQUOTED aliases
#define DT_N_S_aliases_FULL_NAME_TOKEN aliases
#define DT_N_S_aliases_FULL_NAME_UPPER_TOKEN ALIASES

/* Node parent (/) identifier: */
#define DT_N_S_aliases_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_aliases_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_aliases_NODELABEL_NUM 0
#define DT_N_S_aliases_FOREACH_NODELABEL(fn) 
#define DT_N_S_aliases_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_aliases_CHILD_NUM 0
#define DT_N_S_aliases_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_aliases_FOREACH_CHILD(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_aliases_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_aliases_ORD 1
#define DT_N_S_aliases_ORD_STR_SORTABLE 00001

/* Ordinals for what this node depends on directly: */
#define DT_N_S_aliases_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_aliases_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_aliases_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_aliases_REG_NUM 0
#define DT_N_S_aliases_RANGES_NUM 0
#define DT_N_S_aliases_FOREACH_RANGE(fn) 
#define DT_N_S_aliases_IRQ_NUM 0
#define DT_N_S_aliases_IRQ_LEVEL 0
#define DT_N_S_aliases_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_aliases_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /chosen
 *
 * Node identifier: DT_N_S_chosen
 */

/* Node's full path: */
#define DT_N_S_chosen_PATH "/chosen"

/* Node's name with unit-address: */
#define DT_N_S_chosen_FULL_NAME "chosen"
#define DT_N_S_chosen_FULL_NAME_UNQUOTED chosen
#define DT_N_S_chosen_FULL_NAME_TOKEN chosen
#define DT_N_S_chosen_FULL_NAME_UPPER_TOKEN CHOSEN

/* Node parent (/) identifier: */
#define DT_N_S_chosen_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_chosen_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_chosen_NODELABEL_NUM 0
#define DT_N_S_chosen_FOREACH_NODELABEL(fn) 
#define DT_N_S_chosen_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_chosen_CHILD_NUM 0
#define DT_N_S_chosen_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_chosen_FOREACH_CHILD(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_chosen_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_chosen_ORD 2
#define DT_N_S_chosen_ORD_STR_SORTABLE 00002

/* Ordinals for what this node depends on directly: */
#define DT_N_S_chosen_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_chosen_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_chosen_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_chosen_REG_NUM 0
#define DT_N_S_chosen_RANGES_NUM 0
#define DT_N_S_chosen_FOREACH_RANGE(fn) 
#define DT_N_S_chosen_IRQ_NUM 0
#define DT_N_S_chosen_IRQ_LEVEL 0
#define DT_N_S_chosen_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_chosen_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /connector
 *
 * Node identifier: DT_N_S_connector
 *
 * Binding (compatible = arduino-header-r3):
 *   $ZEPHYR_BASE/dts/bindings/gpio/arduino-header-r3.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_connector_PATH "/connector"

/* Node's name with unit-address: */
#define DT_N_S_connector_FULL_NAME "connector"
#define DT_N_S_connector_FULL_NAME_UNQUOTED connector
#define DT_N_S_connector_FULL_NAME_TOKEN connector
#define DT_N_S_connector_FULL_NAME_UPPER_TOKEN CONNECTOR

/* Node parent (/) identifier: */
#define DT_N_S_connector_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_connector_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_connector_NODELABEL_NUM 1
#define DT_N_S_connector_FOREACH_NODELABEL(fn) fn(arduino_header)
#define DT_N_S_connector_FOREACH_NODELABEL_VARGS(fn, ...) fn(arduino_header, __VA_ARGS__)
#define DT_N_S_connector_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_connector_CHILD_NUM 0
#define DT_N_S_connector_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_connector_FOREACH_CHILD(fn) 
#define DT_N_S_connector_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_connector_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_connector_ORD 3
#define DT_N_S_connector_ORD_STR_SORTABLE 00003

/* Ordinals for what this node depends on directly: */
#define DT_N_S_connector_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_connector_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_connector_EXISTS 1
#define DT_N_INST_0_arduino_header_r3 DT_N_S_connector
#define DT_N_NODELABEL_arduino_header DT_N_S_connector

/* Macros for properties that are special in the specification: */
#define DT_N_S_connector_REG_NUM 0
#define DT_N_S_connector_RANGES_NUM 0
#define DT_N_S_connector_FOREACH_RANGE(fn) 
#define DT_N_S_connector_IRQ_NUM 0
#define DT_N_S_connector_IRQ_LEVEL 0
#define DT_N_S_connector_COMPAT_MATCHES_arduino_header_r3 1
#define DT_N_S_connector_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_connector_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_connector_P_compatible {"arduino-header-r3"}
#define DT_N_S_connector_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_connector_P_compatible_IDX_0 "arduino-header-r3"
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UNQUOTED arduino-header-r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_TOKEN arduino_header_r3
#define DT_N_S_connector_P_compatible_IDX_0_STRING_UPPER_TOKEN ARDUINO_HEADER_R3
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_connector, compatible, 0)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_connector, compatible, 0, __VA_ARGS__)
#define DT_N_S_connector_P_compatible_LEN 1
#define DT_N_S_connector_P_compatible_EXISTS 1
#define DT_N_S_connector_P_zephyr_deferred_init 0
#define DT_N_S_connector_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_connector_P_wakeup_source 0
#define DT_N_S_connector_P_wakeup_source_EXISTS 1
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_connector_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc
 *
 * Node identifier: DT_N_S_soc
 */

/* Node's full path: */
#define DT_N_S_soc_PATH "/soc"

/* Node's name with unit-address: */
#define DT_N_S_soc_FULL_NAME "soc"
#define DT_N_S_soc_FULL_NAME_UNQUOTED soc
#define DT_N_S_soc_FULL_NAME_TOKEN soc
#define DT_N_S_soc_FULL_NAME_UPPER_TOKEN SOC

/* Node parent (/) identifier: */
#define DT_N_S_soc_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_NODELABEL_NUM 0
#define DT_N_S_soc_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_CHILD_NUM 39
#define DT_N_S_soc_CHILD_NUM_STATUS_OKAY 17
#define DT_N_S_soc_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_flash_controller_40029000) fn(DT_N_S_soc_S_clock_controller_40000000) fn(DT_N_S_soc_S_i2c0_4001d000) fn(DT_N_S_soc_S_i2c1_4001e000) fn(DT_N_S_soc_S_i2c2_4001f000) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc_S_serial_40042000) fn(DT_N_S_soc_S_serial_40043000) fn(DT_N_S_soc_S_serial_40044000) fn(DT_N_S_soc_S_trng_4004d000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_adc_40034000) fn(DT_N_S_soc_S_timer_40010000) fn(DT_N_S_soc_S_timer_40011000) fn(DT_N_S_soc_S_timer_40012000) fn(DT_N_S_soc_S_timer_40013000) fn(DT_N_S_soc_S_rtc_counter_40006000) fn(DT_N_S_soc_S_memory_20020000) fn(DT_N_S_soc_S_memory_20040000) fn(DT_N_S_soc_S_memory_20060000) fn(DT_N_S_soc_S_memory_20080000) fn(DT_N_S_soc_S_memory_200a0000) fn(DT_N_S_soc_S_memory_200c0000) fn(DT_N_S_soc_S_memory_200d0000) fn(DT_N_S_soc_S_flash_controller_40029400) fn(DT_N_S_soc_S_spi_40046000) fn(DT_N_S_soc_S_spi_40047000) fn(DT_N_S_soc_S_spi_40048000) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc_S_spi_400be400) fn(DT_N_S_soc_S_serial_40081400) fn(DT_N_S_soc_S_dma_40028000) fn(DT_N_S_soc_S_watchdog_40080800) fn(DT_N_S_soc_S_timer_40080c00) fn(DT_N_S_soc_S_timer_40081000) fn(DT_N_S_soc_S_w1_4003d000)
#define DT_N_S_soc_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c0_4001d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c1_4001e000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c2_4001f000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40042000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40043000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40044000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_4004d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40003000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40034000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40010000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40011000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40012000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40013000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_counter_40006000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20060000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200d0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40046000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40047000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40048000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40081400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40028000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40080800) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40080c00) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40081000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_w1_4003d000)
#define DT_N_S_soc_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c0_4001d000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c1_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c2_4001f000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40043000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40044000, __VA_ARGS__) fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40034000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_counter_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40046000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40048000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40081400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40080c00, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_w1_4003d000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c0_4001d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c1_4001e000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_i2c2_4001f000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40043000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40044000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_adc_40034000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40010000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40011000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40012000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40013000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_rtc_counter_40006000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40046000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40047000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_40048000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40081400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_dma_40028000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_watchdog_40080800, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40080c00, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40081000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_w1_4003d000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_flash_controller_40029000) fn(DT_N_S_soc_S_clock_controller_40000000) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc_S_serial_40042000) fn(DT_N_S_soc_S_trng_4004d000) fn(DT_N_S_soc_S_memory_20020000) fn(DT_N_S_soc_S_memory_20040000) fn(DT_N_S_soc_S_memory_20060000) fn(DT_N_S_soc_S_memory_20080000) fn(DT_N_S_soc_S_memory_200a0000) fn(DT_N_S_soc_S_memory_200c0000) fn(DT_N_S_soc_S_memory_200d0000) fn(DT_N_S_soc_S_flash_controller_40029400) fn(DT_N_S_soc_S_spi_400be000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40000000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40042000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_4004d000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20020000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20040000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20060000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20080000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200a0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200c0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200d0000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__) fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__)
#define DT_N_S_soc_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_ORD 4
#define DT_N_S_soc_ORD_STR_SORTABLE 00004

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_SUPPORTS_ORDS \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40008000 */ \
	26, /* /soc/adc@40034000 */ \
	27, /* /soc/dma@40028000 */ \
	28, /* /soc/i2c0@4001d000 */ \
	29, /* /soc/i2c1@4001e000 */ \
	30, /* /soc/i2c2@4001f000 */ \
	31, /* /soc/memory@20000000 */ \
	32, /* /soc/memory@20020000 */ \
	33, /* /soc/memory@20040000 */ \
	34, /* /soc/memory@20060000 */ \
	35, /* /soc/memory@20080000 */ \
	36, /* /soc/memory@200a0000 */ \
	37, /* /soc/memory@200c0000 */ \
	38, /* /soc/memory@200d0000 */ \
	39, /* /soc/rtc_counter@40006000 */ \
	42, /* /soc/serial@40042000 */ \
	45, /* /soc/serial@40043000 */ \
	46, /* /soc/serial@40044000 */ \
	47, /* /soc/serial@40081400 */ \
	48, /* /soc/spi@40046000 */ \
	53, /* /soc/spi@40047000 */ \
	54, /* /soc/spi@40048000 */ \
	59, /* /soc/spi@400be400 */ \
	60, /* /soc/timer@e000e010 */ \
	61, /* /soc/trng@4004d000 */ \
	64, /* /soc/w1@4003d000 */ \
	65, /* /soc/watchdog@40003000 */ \
	66, /* /soc/watchdog@40080800 */ \
	67, /* /soc/flash_controller@40029000 */ \
	69, /* /soc/flash_controller@40029400 */ \
	77, /* /soc/spi@400be000 */ \
	82, /* /soc/timer@40010000 */ \
	85, /* /soc/timer@40011000 */ \
	88, /* /soc/timer@40012000 */ \
	91, /* /soc/timer@40013000 */ \
	94, /* /soc/timer@40080c00 */ \
	96, /* /soc/timer@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_EXISTS 1
#define DT_N_INST_0_simple_bus DT_N_S_soc

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_REG_NUM 0
#define DT_N_S_soc_RANGES_NUM 0
#define DT_N_S_soc_FOREACH_RANGE(fn) 
#define DT_N_S_soc_IRQ_NUM 0
#define DT_N_S_soc_IRQ_LEVEL 0
#define DT_N_S_soc_COMPAT_MATCHES_simple_bus 1
#define DT_N_S_soc_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_P_compatible {"simple-bus"}
#define DT_N_S_soc_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_P_compatible_IDX_0 "simple-bus"
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UNQUOTED simple-bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_TOKEN simple_bus
#define DT_N_S_soc_P_compatible_IDX_0_STRING_UPPER_TOKEN SIMPLE_BUS
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc, compatible, 0)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_P_compatible_LEN 1
#define DT_N_S_soc_P_compatible_EXISTS 1
#define DT_N_S_soc_P_ranges_EXISTS 1

/*
 * Devicetree node: /clocks
 *
 * Node identifier: DT_N_S_clocks
 */

/* Node's full path: */
#define DT_N_S_clocks_PATH "/clocks"

/* Node's name with unit-address: */
#define DT_N_S_clocks_FULL_NAME "clocks"
#define DT_N_S_clocks_FULL_NAME_UNQUOTED clocks
#define DT_N_S_clocks_FULL_NAME_TOKEN clocks
#define DT_N_S_clocks_FULL_NAME_UPPER_TOKEN CLOCKS

/* Node parent (/) identifier: */
#define DT_N_S_clocks_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_NODELABEL_NUM 0
#define DT_N_S_clocks_FOREACH_NODELABEL(fn) 
#define DT_N_S_clocks_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_clocks_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_CHILD_NUM 6
#define DT_N_S_clocks_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_clocks_FOREACH_CHILD(fn) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_iso) fn(DT_N_S_clocks_S_clk_inro) fn(DT_N_S_clocks_S_clk_ibro) fn(DT_N_S_clocks_S_clk_ertco) fn(DT_N_S_clocks_S_clk_erfo)
#define DT_N_S_clocks_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_iso) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_inro) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ibro) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ertco) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_erfo)
#define DT_N_S_clocks_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_iso, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_inro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ertco, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_erfo, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_iso, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_inro, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ertco, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_erfo, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_ibro)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ibro)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__)
#define DT_N_S_clocks_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_clocks_ORD 5
#define DT_N_S_clocks_ORD_STR_SORTABLE 00005

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_SUPPORTS_ORDS \
	6, /* /clocks/clk_ipo */ \
	13, /* /clocks/clk_erfo */ \
	14, /* /clocks/clk_ertco */ \
	15, /* /clocks/clk_ibro */ \
	16, /* /clocks/clk_inro */ \
	17, /* /clocks/clk_iso */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_REG_NUM 0
#define DT_N_S_clocks_RANGES_NUM 0
#define DT_N_S_clocks_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_IRQ_NUM 0
#define DT_N_S_clocks_IRQ_LEVEL 0
#define DT_N_S_clocks_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /clocks/clk_ipo
 *
 * Node identifier: DT_N_S_clocks_S_clk_ipo
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_ipo_PATH "/clocks/clk_ipo"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME "clk_ipo"
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME_UNQUOTED clk_ipo
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME_TOKEN clk_ipo
#define DT_N_S_clocks_S_clk_ipo_FULL_NAME_UPPER_TOKEN CLK_IPO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_ipo_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_ipo_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_ipo_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_ipo_FOREACH_NODELABEL(fn) fn(clk_ipo)
#define DT_N_S_clocks_S_clk_ipo_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_ipo, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_ipo_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_ipo_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ipo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_ipo_ORD 6
#define DT_N_S_clocks_S_clk_ipo_ORD_STR_SORTABLE 00006

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_ipo_REQUIRES_ORDS \
	5, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_ipo_SUPPORTS_ORDS \
	7, /* /soc/clock-controller@40000000 */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_ipo_EXISTS 1
#define DT_N_INST_0_fixed_clock DT_N_S_clocks_S_clk_ipo
#define DT_N_NODELABEL_clk_ipo  DT_N_S_clocks_S_clk_ipo

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_ipo_REG_NUM 0
#define DT_N_S_clocks_S_clk_ipo_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_ipo_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_ipo_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_ipo_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_ipo_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_ipo_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_ipo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_ipo_P_clock_frequency 120000000
#define DT_N_S_clocks_S_clk_ipo_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_status "okay"
#define DT_N_S_clocks_S_clk_ipo_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_ipo_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_ipo_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_ipo_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ipo, status, 0)
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo, status, 0)
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_status_LEN 1
#define DT_N_S_clocks_S_clk_ipo_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_ipo_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ipo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ipo_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_ipo_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_ipo_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_ipo_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/clock-controller@40000000
 *
 * Node identifier: DT_N_S_soc_S_clock_controller_40000000
 *
 * Binding (compatible = adi,max32-gcr):
 *   $ZEPHYR_BASE/dts/bindings/clock/adi,max32-gcr.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_clock_controller_40000000_PATH "/soc/clock-controller@40000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_clock_controller_40000000_FULL_NAME "clock-controller@40000000"
#define DT_N_S_soc_S_clock_controller_40000000_FULL_NAME_UNQUOTED clock-controller@40000000
#define DT_N_S_soc_S_clock_controller_40000000_FULL_NAME_TOKEN clock_controller_40000000
#define DT_N_S_soc_S_clock_controller_40000000_FULL_NAME_UPPER_TOKEN CLOCK_CONTROLLER_40000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_clock_controller_40000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_clock_controller_40000000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_clock_controller_40000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_NODELABEL(fn) fn(gcr)
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gcr, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_clock_controller_40000000_CHILD_NUM 0
#define DT_N_S_soc_S_clock_controller_40000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_clock_controller_40000000_ORD 7
#define DT_N_S_soc_S_clock_controller_40000000_ORD_STR_SORTABLE 00007

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_clock_controller_40000000_REQUIRES_ORDS \
	4, /* /soc */ \
	6, /* /clocks/clk_ipo */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_clock_controller_40000000_SUPPORTS_ORDS \
	10, /* /soc/pin-controller@40008000/gpio@40009000 */ \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	21, /* /soc/pin-controller@40008000/gpio@4000a000 */ \
	26, /* /soc/adc@40034000 */ \
	27, /* /soc/dma@40028000 */ \
	28, /* /soc/i2c0@4001d000 */ \
	29, /* /soc/i2c1@4001e000 */ \
	30, /* /soc/i2c2@4001f000 */ \
	42, /* /soc/serial@40042000 */ \
	45, /* /soc/serial@40043000 */ \
	46, /* /soc/serial@40044000 */ \
	47, /* /soc/serial@40081400 */ \
	48, /* /soc/spi@40046000 */ \
	53, /* /soc/spi@40047000 */ \
	54, /* /soc/spi@40048000 */ \
	59, /* /soc/spi@400be400 */ \
	61, /* /soc/trng@4004d000 */ \
	64, /* /soc/w1@4003d000 */ \
	65, /* /soc/watchdog@40003000 */ \
	66, /* /soc/watchdog@40080800 */ \
	72, /* /soc/pin-controller@40008000/gpio@40080400 */ \
	77, /* /soc/spi@400be000 */ \
	82, /* /soc/timer@40010000 */ \
	85, /* /soc/timer@40011000 */ \
	88, /* /soc/timer@40012000 */ \
	91, /* /soc/timer@40013000 */ \
	94, /* /soc/timer@40080c00 */ \
	96, /* /soc/timer@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_clock_controller_40000000_EXISTS 1
#define DT_N_INST_0_adi_max32_gcr DT_N_S_soc_S_clock_controller_40000000
#define DT_N_NODELABEL_gcr        DT_N_S_soc_S_clock_controller_40000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_clock_controller_40000000_REG_NUM 1
#define DT_N_S_soc_S_clock_controller_40000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_REG_IDX_0_VAL_ADDRESS 1073741824 /* 0x40000000 */
#define DT_N_S_soc_S_clock_controller_40000000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_clock_controller_40000000_RANGES_NUM 0
#define DT_N_S_soc_S_clock_controller_40000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_clock_controller_40000000_IRQ_NUM 0
#define DT_N_S_soc_S_clock_controller_40000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_clock_controller_40000000_COMPAT_MATCHES_adi_max32_gcr 1
#define DT_N_S_soc_S_clock_controller_40000000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_clock_controller_40000000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_COMPAT_MODEL_IDX_0 "max32-gcr"
#define DT_N_S_soc_S_clock_controller_40000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_clock_controller_40000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_clock_controller_40000000_P_reg {1073741824 /* 0x40000000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_clock_controller_40000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_reg_IDX_0 1073741824
#define DT_N_S_soc_S_clock_controller_40000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_clock_controller_40000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_sysclk_prescaler 1
#define DT_N_S_soc_S_clock_controller_40000000_P_sysclk_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_clock_controller_40000000_P_sysclk_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_sysclk_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_sysclk_prescaler_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_status "okay"
#define DT_N_S_soc_S_clock_controller_40000000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_clock_controller_40000000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_clock_controller_40000000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_clock_controller_40000000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_clock_controller_40000000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_clock_controller_40000000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40000000, status, 0)
#define DT_N_S_soc_S_clock_controller_40000000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_40000000, status, 0)
#define DT_N_S_soc_S_clock_controller_40000000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_40000000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_P_status_LEN 1
#define DT_N_S_soc_S_clock_controller_40000000_P_status_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible {"adi,max32-gcr"}
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_IDX_0 "adi,max32-gcr"
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gcr
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_IDX_0_STRING_TOKEN adi_max32_gcr
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GCR
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40000000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_40000000, compatible, 0)
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_40000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_LEN 1
#define DT_N_S_soc_S_clock_controller_40000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_IDX_0_PH DT_N_S_clocks_S_clk_ipo
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_clock_controller_40000000, clocks, 0)
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_clock_controller_40000000, clocks, 0)
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_clock_controller_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_clock_controller_40000000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_LEN 1
#define DT_N_S_soc_S_clock_controller_40000000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_clock_controller_40000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_wakeup_source 0
#define DT_N_S_soc_S_clock_controller_40000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_clock_controller_40000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_clock_controller_40000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/interrupt-controller@e000e100
 *
 * Node identifier: DT_N_S_soc_S_interrupt_controller_e000e100
 *
 * Binding (compatible = arm,v7m-nvic):
 *   $ZEPHYR_BASE/dts/bindings/interrupt-controller/arm,v7m-nvic.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PATH "/soc/interrupt-controller@e000e100"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME "interrupt-controller@e000e100"
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UNQUOTED interrupt-controller@e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_TOKEN interrupt_controller_e000e100
#define DT_N_S_soc_S_interrupt_controller_e000e100_FULL_NAME_UPPER_TOKEN INTERRUPT_CONTROLLER_E000E100

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_NODELABEL_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL(fn) fn(nvic)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_NODELABEL_VARGS(fn, ...) fn(nvic, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD 8
#define DT_N_S_soc_S_interrupt_controller_e000e100_ORD_STR_SORTABLE 00008

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_SUPPORTS_ORDS \
	10, /* /soc/pin-controller@40008000/gpio@40009000 */ \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	21, /* /soc/pin-controller@40008000/gpio@4000a000 */ \
	26, /* /soc/adc@40034000 */ \
	27, /* /soc/dma@40028000 */ \
	28, /* /soc/i2c0@4001d000 */ \
	29, /* /soc/i2c1@4001e000 */ \
	30, /* /soc/i2c2@4001f000 */ \
	39, /* /soc/rtc_counter@40006000 */ \
	42, /* /soc/serial@40042000 */ \
	45, /* /soc/serial@40043000 */ \
	46, /* /soc/serial@40044000 */ \
	47, /* /soc/serial@40081400 */ \
	48, /* /soc/spi@40046000 */ \
	53, /* /soc/spi@40047000 */ \
	54, /* /soc/spi@40048000 */ \
	59, /* /soc/spi@400be400 */ \
	64, /* /soc/w1@4003d000 */ \
	65, /* /soc/watchdog@40003000 */ \
	66, /* /soc/watchdog@40080800 */ \
	71, /* /soc/pin-controller@40008000/gpio@4000c000 */ \
	72, /* /soc/pin-controller@40008000/gpio@40080400 */ \
	77, /* /soc/spi@400be000 */ \
	82, /* /soc/timer@40010000 */ \
	85, /* /soc/timer@40011000 */ \
	88, /* /soc/timer@40012000 */ \
	91, /* /soc/timer@40013000 */ \
	94, /* /soc/timer@40080c00 */ \
	96, /* /soc/timer@40081000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_EXISTS 1
#define DT_N_INST_0_arm_v7m_nvic DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_NODELABEL_nvic      DT_N_S_soc_S_interrupt_controller_e000e100

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_NUM 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_ADDRESS 3758153984 /* 0xe000e100 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_REG_IDX_0_VAL_SIZE 3072 /* 0xc00 */
#define DT_N_S_soc_S_interrupt_controller_e000e100_RANGES_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_NUM 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_IRQ_LEVEL 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MATCHES_arm_v7m_nvic 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_COMPAT_MODEL_IDX_0 "v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg {3758153984 /* 0xe000e100 */, 3072 /* 0xc00 */}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_0 3758153984
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_IDX_1 3072
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_reg_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits 3
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_arm_num_irq_priority_bits_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_interrupt_controller_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible {"arm,v7m-nvic"}
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0 "arm,v7m-nvic"
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UNQUOTED arm,v7m-nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_TOKEN arm_v7m_nvic
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_V7M_NVIC
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_LEN 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_compatible_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_interrupt_controller_e000e100_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000
 *
 * Binding (compatible = adi,max32-pinctrl):
 *   $ZEPHYR_BASE/dts/bindings/pinctrl/adi,max32-pinctrl.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_PATH "/soc/pin-controller@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_FULL_NAME "pin-controller@40008000"
#define DT_N_S_soc_S_pin_controller_40008000_FULL_NAME_UNQUOTED pin-controller@40008000
#define DT_N_S_soc_S_pin_controller_40008000_FULL_NAME_TOKEN pin_controller_40008000
#define DT_N_S_soc_S_pin_controller_40008000_FULL_NAME_UPPER_TOKEN PIN_CONTROLLER_40008000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_NODELABEL(fn) fn(pinctrl)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_NODELABEL_VARGS(fn, ...) fn(pinctrl, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_CHILD_NUM 23
#define DT_N_S_soc_S_pin_controller_40008000_CHILD_NUM_STATUS_OKAY 23
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_ORD 9
#define DT_N_S_soc_S_pin_controller_40008000_ORD_STR_SORTABLE 00009

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_SUPPORTS_ORDS \
	10, /* /soc/pin-controller@40008000/gpio@40009000 */ \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	21, /* /soc/pin-controller@40008000/gpio@4000a000 */ \
	40, /* /soc/pin-controller@40008000/uart0a_rx_p2_11 */ \
	41, /* /soc/pin-controller@40008000/uart0a_tx_p2_12 */ \
	43, /* /soc/pin-controller@40008000/uart1a_rx_p2_14 */ \
	44, /* /soc/pin-controller@40008000/uart1a_tx_p2_16 */ \
	49, /* /soc/pin-controller@40008000/spi1a_miso_p1_28 */ \
	50, /* /soc/pin-controller@40008000/spi1a_mosi_p1_29 */ \
	51, /* /soc/pin-controller@40008000/spi1a_sck_p1_26 */ \
	52, /* /soc/pin-controller@40008000/spi1a_ss0_p1_23 */ \
	55, /* /soc/pin-controller@40008000/spi4a_miso_p1_2 */ \
	56, /* /soc/pin-controller@40008000/spi4a_mosi_p1_1 */ \
	57, /* /soc/pin-controller@40008000/spi4a_sck_p1_3 */ \
	58, /* /soc/pin-controller@40008000/spi4a_ss0_p1_0 */ \
	62, /* /soc/pin-controller@40008000/owm_io_p0_8 */ \
	63, /* /soc/pin-controller@40008000/owm_pe_p0_7 */ \
	71, /* /soc/pin-controller@40008000/gpio@4000c000 */ \
	72, /* /soc/pin-controller@40008000/gpio@40080400 */ \
	73, /* /soc/pin-controller@40008000/spi3a_miso_p0_20 */ \
	74, /* /soc/pin-controller@40008000/spi3a_mosi_p0_21 */ \
	75, /* /soc/pin-controller@40008000/spi3a_sck_p0_16 */ \
	76, /* /soc/pin-controller@40008000/spi3a_ss0_p0_19 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_EXISTS 1
#define DT_N_INST_0_adi_max32_pinctrl DT_N_S_soc_S_pin_controller_40008000
#define DT_N_NODELABEL_pinctrl        DT_N_S_soc_S_pin_controller_40008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_pin_controller_40008000_REG_IDX_0_VAL_SIZE 12832 /* 0x3220 */
#define DT_N_S_soc_S_pin_controller_40008000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_COMPAT_MATCHES_adi_max32_pinctrl 1
#define DT_N_S_soc_S_pin_controller_40008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_pin_controller_40008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_COMPAT_MODEL_IDX_0 "max32-pinctrl"
#define DT_N_S_soc_S_pin_controller_40008000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_P_reg {1073774592 /* 0x40008000 */, 12832 /* 0x3220 */}
#define DT_N_S_soc_S_pin_controller_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_pin_controller_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_reg_IDX_1 12832
#define DT_N_S_soc_S_pin_controller_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible {"adi,max32-pinctrl"}
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_IDX_0 "adi,max32-pinctrl"
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pinctrl
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_IDX_0_STRING_TOKEN adi_max32_pinctrl
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PINCTRL
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40008000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/gpio@40009000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000
 *
 * Binding (compatible = adi,max32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/adi,max32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_PATH "/soc/pin-controller@40008000/gpio@40009000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FULL_NAME "gpio@40009000"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FULL_NAME_UNQUOTED gpio@40009000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FULL_NAME_TOKEN gpio_40009000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FULL_NAME_UPPER_TOKEN GPIO_40009000

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_NODELABEL(fn) fn(gpio1)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_ORD 10
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_ORD_STR_SORTABLE 00010

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_REQUIRES_ORDS \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_SUPPORTS_ORDS \
	11, /* /buttons */ \
	12, /* /buttons/usr_btn */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_EXISTS 1
#define DT_N_INST_1_adi_max32_gpio DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000
#define DT_N_NODELABEL_gpio1       DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_REG_IDX_0_VAL_ADDRESS 1073778688 /* 0x40009000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_VAL_irq 25
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_IRQ_LEVEL 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_COMPAT_MATCHES_adi_max32_gpio 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_COMPAT_MODEL_IDX_0 "max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_reg {1073778688 /* 0x40009000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_reg_IDX_0 1073778688
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible {"adi,max32-gpio"}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_IDX_0 "adi,max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_IDX_0_STRING_TOKEN adi_max32_gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GPIO
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_interrupts {25 /* 0x19 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_interrupts_IDX_0 25
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_IDX_0_VAL_bit 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons
 *
 * Node identifier: DT_N_S_buttons
 *
 * Binding (compatible = gpio-keys):
 *   $ZEPHYR_BASE/dts/bindings/input/gpio-keys.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_PATH "/buttons"

/* Node's name with unit-address: */
#define DT_N_S_buttons_FULL_NAME "buttons"
#define DT_N_S_buttons_FULL_NAME_UNQUOTED buttons
#define DT_N_S_buttons_FULL_NAME_TOKEN buttons
#define DT_N_S_buttons_FULL_NAME_UPPER_TOKEN BUTTONS

/* Node parent (/) identifier: */
#define DT_N_S_buttons_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_NODELABEL_NUM 0
#define DT_N_S_buttons_FOREACH_NODELABEL(fn) 
#define DT_N_S_buttons_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_buttons_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_CHILD_NUM 1
#define DT_N_S_buttons_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_buttons_FOREACH_CHILD(fn) fn(DT_N_S_buttons_S_usr_btn)
#define DT_N_S_buttons_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_buttons_S_usr_btn)
#define DT_N_S_buttons_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_buttons_S_usr_btn, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_usr_btn, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_buttons_S_usr_btn)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_buttons_S_usr_btn)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_buttons_S_usr_btn, __VA_ARGS__)
#define DT_N_S_buttons_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_usr_btn, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_buttons_ORD 11
#define DT_N_S_buttons_ORD_STR_SORTABLE 00011

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_REQUIRES_ORDS \
	0, /* / */ \
	10, /* /soc/pin-controller@40008000/gpio@40009000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_SUPPORTS_ORDS \
	12, /* /buttons/usr_btn */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_EXISTS 1
#define DT_N_INST_0_gpio_keys DT_N_S_buttons

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_REG_NUM 0
#define DT_N_S_buttons_RANGES_NUM 0
#define DT_N_S_buttons_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_IRQ_NUM 0
#define DT_N_S_buttons_IRQ_LEVEL 0
#define DT_N_S_buttons_COMPAT_MATCHES_gpio_keys 1
#define DT_N_S_buttons_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_P_debounce_interval_ms 30
#define DT_N_S_buttons_P_debounce_interval_ms_EXISTS 1
#define DT_N_S_buttons_P_polling_mode 0
#define DT_N_S_buttons_P_polling_mode_EXISTS 1
#define DT_N_S_buttons_P_no_disconnect 0
#define DT_N_S_buttons_P_no_disconnect_EXISTS 1
#define DT_N_S_buttons_P_compatible {"gpio-keys"}
#define DT_N_S_buttons_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_buttons_P_compatible_IDX_0 "gpio-keys"
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UNQUOTED gpio-keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_TOKEN gpio_keys
#define DT_N_S_buttons_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_KEYS
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons, compatible, 0)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons, compatible, 0, __VA_ARGS__)
#define DT_N_S_buttons_P_compatible_LEN 1
#define DT_N_S_buttons_P_compatible_EXISTS 1
#define DT_N_S_buttons_P_zephyr_deferred_init 0
#define DT_N_S_buttons_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_buttons_P_wakeup_source 0
#define DT_N_S_buttons_P_wakeup_source_EXISTS 1
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_buttons_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /buttons/usr_btn
 *
 * Node identifier: DT_N_S_buttons_S_usr_btn
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_buttons_S_usr_btn_PATH "/buttons/usr_btn"

/* Node's name with unit-address: */
#define DT_N_S_buttons_S_usr_btn_FULL_NAME "usr_btn"
#define DT_N_S_buttons_S_usr_btn_FULL_NAME_UNQUOTED usr_btn
#define DT_N_S_buttons_S_usr_btn_FULL_NAME_TOKEN usr_btn
#define DT_N_S_buttons_S_usr_btn_FULL_NAME_UPPER_TOKEN USR_BTN

/* Node parent (/buttons) identifier: */
#define DT_N_S_buttons_S_usr_btn_PARENT DT_N_S_buttons

/* Node's index in its parent's list of children: */
#define DT_N_S_buttons_S_usr_btn_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_buttons_S_usr_btn_NODELABEL_NUM 1
#define DT_N_S_buttons_S_usr_btn_FOREACH_NODELABEL(fn) fn(usr_btn)
#define DT_N_S_buttons_S_usr_btn_FOREACH_NODELABEL_VARGS(fn, ...) fn(usr_btn, __VA_ARGS__)
#define DT_N_S_buttons_S_usr_btn_FOREACH_ANCESTOR(fn) fn(DT_N_S_buttons) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_buttons_S_usr_btn_CHILD_NUM 0
#define DT_N_S_buttons_S_usr_btn_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD(fn) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_buttons_S_usr_btn_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_buttons_S_usr_btn_ORD 12
#define DT_N_S_buttons_S_usr_btn_ORD_STR_SORTABLE 00012

/* Ordinals for what this node depends on directly: */
#define DT_N_S_buttons_S_usr_btn_REQUIRES_ORDS \
	10, /* /soc/pin-controller@40008000/gpio@40009000 */ \
	11, /* /buttons */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_buttons_S_usr_btn_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_buttons_S_usr_btn_EXISTS 1
#define DT_N_ALIAS_sw0         DT_N_S_buttons_S_usr_btn
#define DT_N_NODELABEL_usr_btn DT_N_S_buttons_S_usr_btn

/* Macros for properties that are special in the specification: */
#define DT_N_S_buttons_S_usr_btn_REG_NUM 0
#define DT_N_S_buttons_S_usr_btn_RANGES_NUM 0
#define DT_N_S_buttons_S_usr_btn_FOREACH_RANGE(fn) 
#define DT_N_S_buttons_S_usr_btn_IRQ_NUM 0
#define DT_N_S_buttons_S_usr_btn_IRQ_LEVEL 0
#define DT_N_S_buttons_S_usr_btn_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_buttons_S_usr_btn_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_buttons_S_usr_btn_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_usr_btn_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000
#define DT_N_S_buttons_S_usr_btn_P_gpios_IDX_0_VAL_pin 27
#define DT_N_S_buttons_S_usr_btn_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_buttons_S_usr_btn_P_gpios_IDX_0_VAL_flags 32
#define DT_N_S_buttons_S_usr_btn_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_buttons_S_usr_btn_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_usr_btn, gpios, 0)
#define DT_N_S_buttons_S_usr_btn_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_usr_btn, gpios, 0)
#define DT_N_S_buttons_S_usr_btn_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_usr_btn, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_usr_btn_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_usr_btn, gpios, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_usr_btn_P_gpios_LEN 1
#define DT_N_S_buttons_S_usr_btn_P_gpios_EXISTS 1
#define DT_N_S_buttons_S_usr_btn_P_label "S2"
#define DT_N_S_buttons_S_usr_btn_P_label_STRING_UNQUOTED S2
#define DT_N_S_buttons_S_usr_btn_P_label_STRING_TOKEN S2
#define DT_N_S_buttons_S_usr_btn_P_label_STRING_UPPER_TOKEN S2
#define DT_N_S_buttons_S_usr_btn_P_label_IDX_0 "S2"
#define DT_N_S_buttons_S_usr_btn_P_label_IDX_0_EXISTS 1
#define DT_N_S_buttons_S_usr_btn_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_buttons_S_usr_btn, label, 0)
#define DT_N_S_buttons_S_usr_btn_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_buttons_S_usr_btn, label, 0)
#define DT_N_S_buttons_S_usr_btn_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_buttons_S_usr_btn, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_usr_btn_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_buttons_S_usr_btn, label, 0, __VA_ARGS__)
#define DT_N_S_buttons_S_usr_btn_P_label_LEN 1
#define DT_N_S_buttons_S_usr_btn_P_label_EXISTS 1
#define DT_N_S_buttons_S_usr_btn_P_zephyr_code 11
#define DT_N_S_buttons_S_usr_btn_P_zephyr_code_EXISTS 1

/*
 * Devicetree node: /clocks/clk_erfo
 *
 * Node identifier: DT_N_S_clocks_S_clk_erfo
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_erfo_PATH "/clocks/clk_erfo"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME "clk_erfo"
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME_UNQUOTED clk_erfo
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME_TOKEN clk_erfo
#define DT_N_S_clocks_S_clk_erfo_FULL_NAME_UPPER_TOKEN CLK_ERFO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_erfo_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_erfo_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_erfo_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_erfo_FOREACH_NODELABEL(fn) fn(clk_erfo)
#define DT_N_S_clocks_S_clk_erfo_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_erfo, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_erfo_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_erfo_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_erfo_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_erfo_ORD 13
#define DT_N_S_clocks_S_clk_erfo_ORD_STR_SORTABLE 00013

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_erfo_REQUIRES_ORDS \
	5, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_erfo_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_erfo_EXISTS 1
#define DT_N_INST_5_fixed_clock DT_N_S_clocks_S_clk_erfo
#define DT_N_NODELABEL_clk_erfo DT_N_S_clocks_S_clk_erfo

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_erfo_REG_NUM 0
#define DT_N_S_clocks_S_clk_erfo_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_erfo_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_erfo_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_erfo_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_erfo_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_erfo_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_erfo_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_erfo_P_clock_frequency 32000000
#define DT_N_S_clocks_S_clk_erfo_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_status "disabled"
#define DT_N_S_clocks_S_clk_erfo_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_erfo_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_erfo_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_erfo_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_erfo, status, 0)
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_erfo, status, 0)
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_erfo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_erfo, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_status_LEN 1
#define DT_N_S_clocks_S_clk_erfo_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_erfo_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_erfo, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_erfo_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_erfo_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_erfo_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_erfo_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_ertco
 *
 * Node identifier: DT_N_S_clocks_S_clk_ertco
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_ertco_PATH "/clocks/clk_ertco"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME "clk_ertco"
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME_UNQUOTED clk_ertco
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME_TOKEN clk_ertco
#define DT_N_S_clocks_S_clk_ertco_FULL_NAME_UPPER_TOKEN CLK_ERTCO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_ertco_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_ertco_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_ertco_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_ertco_FOREACH_NODELABEL(fn) fn(clk_ertco)
#define DT_N_S_clocks_S_clk_ertco_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_ertco, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_ertco_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_ertco_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ertco_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_ertco_ORD 14
#define DT_N_S_clocks_S_clk_ertco_ORD_STR_SORTABLE 00014

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_ertco_REQUIRES_ORDS \
	5, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_ertco_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_ertco_EXISTS 1
#define DT_N_INST_4_fixed_clock  DT_N_S_clocks_S_clk_ertco
#define DT_N_NODELABEL_clk_ertco DT_N_S_clocks_S_clk_ertco

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_ertco_REG_NUM 0
#define DT_N_S_clocks_S_clk_ertco_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_ertco_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_ertco_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_ertco_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_ertco_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_ertco_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_ertco_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_ertco_P_clock_frequency 32768
#define DT_N_S_clocks_S_clk_ertco_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_status "disabled"
#define DT_N_S_clocks_S_clk_ertco_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_ertco_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_ertco_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_ertco_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ertco, status, 0)
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ertco, status, 0)
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ertco, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ertco, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_status_LEN 1
#define DT_N_S_clocks_S_clk_ertco_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_ertco_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ertco, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ertco_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_ertco_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_ertco_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_ertco_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_ibro
 *
 * Node identifier: DT_N_S_clocks_S_clk_ibro
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_ibro_PATH "/clocks/clk_ibro"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME "clk_ibro"
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME_UNQUOTED clk_ibro
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME_TOKEN clk_ibro
#define DT_N_S_clocks_S_clk_ibro_FULL_NAME_UPPER_TOKEN CLK_IBRO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_ibro_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_ibro_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_ibro_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_ibro_FOREACH_NODELABEL(fn) fn(clk_ibro)
#define DT_N_S_clocks_S_clk_ibro_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_ibro, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_ibro_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_ibro_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_ibro_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_ibro_ORD 15
#define DT_N_S_clocks_S_clk_ibro_ORD_STR_SORTABLE 00015

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_ibro_REQUIRES_ORDS \
	5, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_ibro_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_ibro_EXISTS 1
#define DT_N_INST_1_fixed_clock DT_N_S_clocks_S_clk_ibro
#define DT_N_NODELABEL_clk_ibro DT_N_S_clocks_S_clk_ibro

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_ibro_REG_NUM 0
#define DT_N_S_clocks_S_clk_ibro_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_ibro_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_ibro_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_ibro_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_ibro_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_ibro_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_ibro_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_ibro_P_clock_frequency 7372800
#define DT_N_S_clocks_S_clk_ibro_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_status "okay"
#define DT_N_S_clocks_S_clk_ibro_P_status_STRING_UNQUOTED okay
#define DT_N_S_clocks_S_clk_ibro_P_status_STRING_TOKEN okay
#define DT_N_S_clocks_S_clk_ibro_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0 "okay"
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_clocks_S_clk_ibro_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ibro, status, 0)
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ibro, status, 0)
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ibro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ibro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_status_LEN 1
#define DT_N_S_clocks_S_clk_ibro_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_ibro_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_ibro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_ibro_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_ibro_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_ibro_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_ibro_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_inro
 *
 * Node identifier: DT_N_S_clocks_S_clk_inro
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_inro_PATH "/clocks/clk_inro"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_inro_FULL_NAME "clk_inro"
#define DT_N_S_clocks_S_clk_inro_FULL_NAME_UNQUOTED clk_inro
#define DT_N_S_clocks_S_clk_inro_FULL_NAME_TOKEN clk_inro
#define DT_N_S_clocks_S_clk_inro_FULL_NAME_UPPER_TOKEN CLK_INRO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_inro_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_inro_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_inro_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_inro_FOREACH_NODELABEL(fn) fn(clk_inro)
#define DT_N_S_clocks_S_clk_inro_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_inro, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_inro_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_inro_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_inro_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_inro_ORD 16
#define DT_N_S_clocks_S_clk_inro_ORD_STR_SORTABLE 00016

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_inro_REQUIRES_ORDS \
	5, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_inro_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_inro_EXISTS 1
#define DT_N_INST_3_fixed_clock DT_N_S_clocks_S_clk_inro
#define DT_N_NODELABEL_clk_inro DT_N_S_clocks_S_clk_inro

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_inro_REG_NUM 0
#define DT_N_S_clocks_S_clk_inro_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_inro_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_inro_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_inro_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_inro_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_inro_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_inro_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_inro_P_clock_frequency 8000
#define DT_N_S_clocks_S_clk_inro_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_status "disabled"
#define DT_N_S_clocks_S_clk_inro_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_inro_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_inro_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_inro_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_inro, status, 0)
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_inro, status, 0)
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_inro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_inro, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_status_LEN 1
#define DT_N_S_clocks_S_clk_inro_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_inro_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_inro, compatible, 0)
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_inro, compatible, 0)
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_inro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_inro, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_inro_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_inro_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_inro_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_inro_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_inro_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_inro_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /clocks/clk_iso
 *
 * Node identifier: DT_N_S_clocks_S_clk_iso
 *
 * Binding (compatible = fixed-clock):
 *   $ZEPHYR_BASE/dts/bindings/clock/fixed-clock.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_clocks_S_clk_iso_PATH "/clocks/clk_iso"

/* Node's name with unit-address: */
#define DT_N_S_clocks_S_clk_iso_FULL_NAME "clk_iso"
#define DT_N_S_clocks_S_clk_iso_FULL_NAME_UNQUOTED clk_iso
#define DT_N_S_clocks_S_clk_iso_FULL_NAME_TOKEN clk_iso
#define DT_N_S_clocks_S_clk_iso_FULL_NAME_UPPER_TOKEN CLK_ISO

/* Node parent (/clocks) identifier: */
#define DT_N_S_clocks_S_clk_iso_PARENT DT_N_S_clocks

/* Node's index in its parent's list of children: */
#define DT_N_S_clocks_S_clk_iso_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_clocks_S_clk_iso_NODELABEL_NUM 1
#define DT_N_S_clocks_S_clk_iso_FOREACH_NODELABEL(fn) fn(clk_iso)
#define DT_N_S_clocks_S_clk_iso_FOREACH_NODELABEL_VARGS(fn, ...) fn(clk_iso, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_iso_FOREACH_ANCESTOR(fn) fn(DT_N_S_clocks) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_clocks_S_clk_iso_CHILD_NUM 0
#define DT_N_S_clocks_S_clk_iso_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD(fn) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_clocks_S_clk_iso_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_clocks_S_clk_iso_ORD 17
#define DT_N_S_clocks_S_clk_iso_ORD_STR_SORTABLE 00017

/* Ordinals for what this node depends on directly: */
#define DT_N_S_clocks_S_clk_iso_REQUIRES_ORDS \
	5, /* /clocks */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_clocks_S_clk_iso_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_clocks_S_clk_iso_EXISTS 1
#define DT_N_INST_2_fixed_clock DT_N_S_clocks_S_clk_iso
#define DT_N_NODELABEL_clk_iso  DT_N_S_clocks_S_clk_iso

/* Macros for properties that are special in the specification: */
#define DT_N_S_clocks_S_clk_iso_REG_NUM 0
#define DT_N_S_clocks_S_clk_iso_RANGES_NUM 0
#define DT_N_S_clocks_S_clk_iso_FOREACH_RANGE(fn) 
#define DT_N_S_clocks_S_clk_iso_IRQ_NUM 0
#define DT_N_S_clocks_S_clk_iso_IRQ_LEVEL 0
#define DT_N_S_clocks_S_clk_iso_COMPAT_MATCHES_fixed_clock 1
#define DT_N_S_clocks_S_clk_iso_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_clocks_S_clk_iso_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_clocks_S_clk_iso_P_clock_frequency 60000000
#define DT_N_S_clocks_S_clk_iso_P_clock_frequency_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_status "disabled"
#define DT_N_S_clocks_S_clk_iso_P_status_STRING_UNQUOTED disabled
#define DT_N_S_clocks_S_clk_iso_P_status_STRING_TOKEN disabled
#define DT_N_S_clocks_S_clk_iso_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_clocks_S_clk_iso_P_status_IDX_0 "disabled"
#define DT_N_S_clocks_S_clk_iso_P_status_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_clocks_S_clk_iso_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_iso, status, 0)
#define DT_N_S_clocks_S_clk_iso_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_iso, status, 0)
#define DT_N_S_clocks_S_clk_iso_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_iso, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_iso_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_iso, status, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_iso_P_status_LEN 1
#define DT_N_S_clocks_S_clk_iso_P_status_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_compatible {"fixed-clock"}
#define DT_N_S_clocks_S_clk_iso_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_compatible_IDX_0 "fixed-clock"
#define DT_N_S_clocks_S_clk_iso_P_compatible_IDX_0_STRING_UNQUOTED fixed-clock
#define DT_N_S_clocks_S_clk_iso_P_compatible_IDX_0_STRING_TOKEN fixed_clock
#define DT_N_S_clocks_S_clk_iso_P_compatible_IDX_0_STRING_UPPER_TOKEN FIXED_CLOCK
#define DT_N_S_clocks_S_clk_iso_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_clocks_S_clk_iso, compatible, 0)
#define DT_N_S_clocks_S_clk_iso_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_clocks_S_clk_iso, compatible, 0)
#define DT_N_S_clocks_S_clk_iso_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_clocks_S_clk_iso, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_iso_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_clocks_S_clk_iso, compatible, 0, __VA_ARGS__)
#define DT_N_S_clocks_S_clk_iso_P_compatible_LEN 1
#define DT_N_S_clocks_S_clk_iso_P_compatible_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_zephyr_deferred_init 0
#define DT_N_S_clocks_S_clk_iso_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_wakeup_source 0
#define DT_N_S_clocks_S_clk_iso_P_wakeup_source_EXISTS 1
#define DT_N_S_clocks_S_clk_iso_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_clocks_S_clk_iso_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /cpus
 *
 * Node identifier: DT_N_S_cpus
 */

/* Node's full path: */
#define DT_N_S_cpus_PATH "/cpus"

/* Node's name with unit-address: */
#define DT_N_S_cpus_FULL_NAME "cpus"
#define DT_N_S_cpus_FULL_NAME_UNQUOTED cpus
#define DT_N_S_cpus_FULL_NAME_TOKEN cpus
#define DT_N_S_cpus_FULL_NAME_UPPER_TOKEN CPUS

/* Node parent (/) identifier: */
#define DT_N_S_cpus_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_NODELABEL_NUM 0
#define DT_N_S_cpus_FOREACH_NODELABEL(fn) 
#define DT_N_S_cpus_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_cpus_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_CHILD_NUM 1
#define DT_N_S_cpus_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_cpus_FOREACH_CHILD(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_N_S_cpus_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_cpus_ORD 18
#define DT_N_S_cpus_ORD_STR_SORTABLE 00018

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_REQUIRES_ORDS \
	0, /* / */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_SUPPORTS_ORDS \
	19, /* /cpus/cpu@0 */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_EXISTS 1

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_REG_NUM 0
#define DT_N_S_cpus_RANGES_NUM 0
#define DT_N_S_cpus_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_IRQ_NUM 0
#define DT_N_S_cpus_IRQ_LEVEL 0
#define DT_N_S_cpus_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_PINCTRL_NUM 0

/* (No generic property macros) */

/*
 * Devicetree node: /cpus/cpu@0
 *
 * Node identifier: DT_N_S_cpus_S_cpu_0
 *
 * Binding (compatible = arm,cortex-m4f):
 *   $ZEPHYR_BASE/dts/bindings/cpu/arm,cortex-m4f.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_cpus_S_cpu_0_PATH "/cpus/cpu@0"

/* Node's name with unit-address: */
#define DT_N_S_cpus_S_cpu_0_FULL_NAME "cpu@0"
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UNQUOTED cpu@0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_TOKEN cpu_0
#define DT_N_S_cpus_S_cpu_0_FULL_NAME_UPPER_TOKEN CPU_0

/* Node parent (/cpus) identifier: */
#define DT_N_S_cpus_S_cpu_0_PARENT DT_N_S_cpus

/* Node's index in its parent's list of children: */
#define DT_N_S_cpus_S_cpu_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_cpus_S_cpu_0_NODELABEL_NUM 1
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL(fn) fn(cpu0)
#define DT_N_S_cpus_S_cpu_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(cpu0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_cpus) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM 0
#define DT_N_S_cpus_S_cpu_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_cpus_S_cpu_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_cpus_S_cpu_0_ORD 19
#define DT_N_S_cpus_S_cpu_0_ORD_STR_SORTABLE 00019

/* Ordinals for what this node depends on directly: */
#define DT_N_S_cpus_S_cpu_0_REQUIRES_ORDS \
	18, /* /cpus */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_cpus_S_cpu_0_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_cpus_S_cpu_0_EXISTS 1
#define DT_N_INST_0_arm_cortex_m4f DT_N_S_cpus_S_cpu_0
#define DT_N_NODELABEL_cpu0        DT_N_S_cpus_S_cpu_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_cpus_S_cpu_0_REG_NUM 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_cpus_S_cpu_0_RANGES_NUM 0
#define DT_N_S_cpus_S_cpu_0_FOREACH_RANGE(fn) 
#define DT_N_S_cpus_S_cpu_0_IRQ_NUM 0
#define DT_N_S_cpus_S_cpu_0_IRQ_LEVEL 0
#define DT_N_S_cpus_S_cpu_0_COMPAT_MATCHES_arm_cortex_m4f 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_COMPAT_MODEL_IDX_0 "cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_cpus_S_cpu_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_cpus_S_cpu_0_P_compatible {"arm,cortex-m4f"}
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0 "arm,cortex-m4f"
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UNQUOTED arm,cortex-m4f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_TOKEN arm_cortex_m4f
#define DT_N_S_cpus_S_cpu_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_CORTEX_M4F
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_cpus_S_cpu_0, compatible, 0)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_cpus_S_cpu_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_cpus_S_cpu_0_P_compatible_LEN 1
#define DT_N_S_cpus_S_cpu_0_P_compatible_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg {0 /* 0x0 */}
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_reg_IDX_0 0
#define DT_N_S_cpus_S_cpu_0_P_reg_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source 0
#define DT_N_S_cpus_S_cpu_0_P_wakeup_source_EXISTS 1
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_cpus_S_cpu_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/gpio@40008000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000
 *
 * Binding (compatible = adi,max32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/adi,max32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_PATH "/soc/pin-controller@40008000/gpio@40008000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FULL_NAME "gpio@40008000"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FULL_NAME_UNQUOTED gpio@40008000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FULL_NAME_TOKEN gpio_40008000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FULL_NAME_UPPER_TOKEN GPIO_40008000

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_NODELABEL(fn) fn(gpio0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_ORD 20
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_ORD_STR_SORTABLE 00020

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_REQUIRES_ORDS \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_SUPPORTS_ORDS \
	22, /* /leds */ \
	24, /* /leds/green_led */ \
	25, /* /leds/red_led */ \
	78, /* /soc/spi@400be000/adin1110@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_EXISTS 1
#define DT_N_INST_0_adi_max32_gpio DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000
#define DT_N_NODELABEL_gpio0       DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_REG_IDX_0_VAL_ADDRESS 1073774592 /* 0x40008000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_VAL_irq 24
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_IRQ_LEVEL 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_COMPAT_MATCHES_adi_max32_gpio 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_COMPAT_MODEL_IDX_0 "max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_reg {1073774592 /* 0x40008000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_reg_IDX_0 1073774592
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible {"adi,max32-gpio"}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_IDX_0 "adi,max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_IDX_0_STRING_TOKEN adi_max32_gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GPIO
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_interrupts {24 /* 0x18 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_interrupts_IDX_0 24
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/gpio@4000a000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000
 *
 * Binding (compatible = adi,max32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/adi,max32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_PATH "/soc/pin-controller@40008000/gpio@4000a000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FULL_NAME "gpio@4000a000"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FULL_NAME_UNQUOTED gpio@4000a000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FULL_NAME_TOKEN gpio_4000a000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FULL_NAME_UPPER_TOKEN GPIO_4000A000

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_NODELABEL(fn) fn(gpio2)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_ORD 21
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_ORD_STR_SORTABLE 00021

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_REQUIRES_ORDS \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_SUPPORTS_ORDS \
	22, /* /leds */ \
	23, /* /leds/blue_led */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_EXISTS 1
#define DT_N_INST_2_adi_max32_gpio DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000
#define DT_N_NODELABEL_gpio2       DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_REG_IDX_0_VAL_ADDRESS 1073782784 /* 0x4000a000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_VAL_irq 26
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_IRQ_LEVEL 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_COMPAT_MATCHES_adi_max32_gpio 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_COMPAT_MODEL_IDX_0 "max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_reg {1073782784 /* 0x4000a000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_reg_IDX_0 1073782784
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible {"adi,max32-gpio"}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_IDX_0 "adi,max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_IDX_0_STRING_TOKEN adi_max32_gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GPIO
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_interrupts {26 /* 0x1a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_interrupts_IDX_0 26
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /leds
 *
 * Node identifier: DT_N_S_leds
 *
 * Binding (compatible = gpio-leds):
 *   $ZEPHYR_BASE/dts/bindings/led/gpio-leds.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_PATH "/leds"

/* Node's name with unit-address: */
#define DT_N_S_leds_FULL_NAME "leds"
#define DT_N_S_leds_FULL_NAME_UNQUOTED leds
#define DT_N_S_leds_FULL_NAME_TOKEN leds
#define DT_N_S_leds_FULL_NAME_UPPER_TOKEN LEDS

/* Node parent (/) identifier: */
#define DT_N_S_leds_PARENT DT_N

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_NODELABEL_NUM 0
#define DT_N_S_leds_FOREACH_NODELABEL(fn) 
#define DT_N_S_leds_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_leds_FOREACH_ANCESTOR(fn) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_CHILD_NUM 3
#define DT_N_S_leds_CHILD_NUM_STATUS_OKAY 3
#define DT_N_S_leds_FOREACH_CHILD(fn) fn(DT_N_S_leds_S_blue_led) fn(DT_N_S_leds_S_red_led) fn(DT_N_S_leds_S_green_led)
#define DT_N_S_leds_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_leds_S_blue_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_red_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_green_led)
#define DT_N_S_leds_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_leds_S_blue_led, __VA_ARGS__) fn(DT_N_S_leds_S_red_led, __VA_ARGS__) fn(DT_N_S_leds_S_green_led, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_blue_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_red_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_green_led, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_leds_S_blue_led) fn(DT_N_S_leds_S_red_led) fn(DT_N_S_leds_S_green_led)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_leds_S_blue_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_red_led) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_green_led)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_leds_S_blue_led, __VA_ARGS__) fn(DT_N_S_leds_S_red_led, __VA_ARGS__) fn(DT_N_S_leds_S_green_led, __VA_ARGS__)
#define DT_N_S_leds_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_blue_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_red_led, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_leds_S_green_led, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_leds_ORD 22
#define DT_N_S_leds_ORD_STR_SORTABLE 00022

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_REQUIRES_ORDS \
	0, /* / */ \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	21, /* /soc/pin-controller@40008000/gpio@4000a000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_SUPPORTS_ORDS \
	23, /* /leds/blue_led */ \
	24, /* /leds/green_led */ \
	25, /* /leds/red_led */

/* Existence and alternate IDs: */
#define DT_N_S_leds_EXISTS 1
#define DT_N_INST_0_gpio_leds DT_N_S_leds

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_REG_NUM 0
#define DT_N_S_leds_RANGES_NUM 0
#define DT_N_S_leds_FOREACH_RANGE(fn) 
#define DT_N_S_leds_IRQ_NUM 0
#define DT_N_S_leds_IRQ_LEVEL 0
#define DT_N_S_leds_COMPAT_MATCHES_gpio_leds 1
#define DT_N_S_leds_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_P_compatible {"gpio-leds"}
#define DT_N_S_leds_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_leds_P_compatible_IDX_0 "gpio-leds"
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UNQUOTED gpio-leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_TOKEN gpio_leds
#define DT_N_S_leds_P_compatible_IDX_0_STRING_UPPER_TOKEN GPIO_LEDS
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds, compatible, 0)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds, compatible, 0, __VA_ARGS__)
#define DT_N_S_leds_P_compatible_LEN 1
#define DT_N_S_leds_P_compatible_EXISTS 1

/*
 * Devicetree node: /leds/blue_led
 *
 * Node identifier: DT_N_S_leds_S_blue_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_blue_led_PATH "/leds/blue_led"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_blue_led_FULL_NAME "blue_led"
#define DT_N_S_leds_S_blue_led_FULL_NAME_UNQUOTED blue_led
#define DT_N_S_leds_S_blue_led_FULL_NAME_TOKEN blue_led
#define DT_N_S_leds_S_blue_led_FULL_NAME_UPPER_TOKEN BLUE_LED

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_blue_led_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_blue_led_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_blue_led_NODELABEL_NUM 1
#define DT_N_S_leds_S_blue_led_FOREACH_NODELABEL(fn) fn(blue_led)
#define DT_N_S_leds_S_blue_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(blue_led, __VA_ARGS__)
#define DT_N_S_leds_S_blue_led_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_blue_led_CHILD_NUM 0
#define DT_N_S_leds_S_blue_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_blue_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_blue_led_ORD 23
#define DT_N_S_leds_S_blue_led_ORD_STR_SORTABLE 00023

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_blue_led_REQUIRES_ORDS \
	21, /* /soc/pin-controller@40008000/gpio@4000a000 */ \
	22, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_blue_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_blue_led_EXISTS 1
#define DT_N_ALIAS_led0         DT_N_S_leds_S_blue_led
#define DT_N_NODELABEL_blue_led DT_N_S_leds_S_blue_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_blue_led_REG_NUM 0
#define DT_N_S_leds_S_blue_led_RANGES_NUM 0
#define DT_N_S_leds_S_blue_led_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_blue_led_IRQ_NUM 0
#define DT_N_S_leds_S_blue_led_IRQ_LEVEL 0
#define DT_N_S_leds_S_blue_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_blue_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_blue_led_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_blue_led_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000
#define DT_N_S_leds_S_blue_led_P_gpios_IDX_0_VAL_pin 1
#define DT_N_S_leds_S_blue_led_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_blue_led_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_blue_led_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_blue_led_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_blue_led, gpios, 0)
#define DT_N_S_leds_S_blue_led_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_blue_led, gpios, 0)
#define DT_N_S_leds_S_blue_led_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_blue_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_blue_led_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_blue_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_blue_led_P_gpios_LEN 1
#define DT_N_S_leds_S_blue_led_P_gpios_EXISTS 1
#define DT_N_S_leds_S_blue_led_P_label "LED1"
#define DT_N_S_leds_S_blue_led_P_label_STRING_UNQUOTED LED1
#define DT_N_S_leds_S_blue_led_P_label_STRING_TOKEN LED1
#define DT_N_S_leds_S_blue_led_P_label_STRING_UPPER_TOKEN LED1
#define DT_N_S_leds_S_blue_led_P_label_IDX_0 "LED1"
#define DT_N_S_leds_S_blue_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_blue_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_blue_led, label, 0)
#define DT_N_S_leds_S_blue_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_blue_led, label, 0)
#define DT_N_S_leds_S_blue_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_blue_led, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_blue_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_blue_led, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_blue_led_P_label_LEN 1
#define DT_N_S_leds_S_blue_led_P_label_EXISTS 1

/*
 * Devicetree node: /leds/green_led
 *
 * Node identifier: DT_N_S_leds_S_green_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_green_led_PATH "/leds/green_led"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_green_led_FULL_NAME "green_led"
#define DT_N_S_leds_S_green_led_FULL_NAME_UNQUOTED green_led
#define DT_N_S_leds_S_green_led_FULL_NAME_TOKEN green_led
#define DT_N_S_leds_S_green_led_FULL_NAME_UPPER_TOKEN GREEN_LED

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_green_led_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_green_led_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_green_led_NODELABEL_NUM 1
#define DT_N_S_leds_S_green_led_FOREACH_NODELABEL(fn) fn(green_led)
#define DT_N_S_leds_S_green_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(green_led, __VA_ARGS__)
#define DT_N_S_leds_S_green_led_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_green_led_CHILD_NUM 0
#define DT_N_S_leds_S_green_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_green_led_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_green_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_green_led_ORD 24
#define DT_N_S_leds_S_green_led_ORD_STR_SORTABLE 00024

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_green_led_REQUIRES_ORDS \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	22, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_green_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_green_led_EXISTS 1
#define DT_N_ALIAS_led2          DT_N_S_leds_S_green_led
#define DT_N_NODELABEL_green_led DT_N_S_leds_S_green_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_green_led_REG_NUM 0
#define DT_N_S_leds_S_green_led_RANGES_NUM 0
#define DT_N_S_leds_S_green_led_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_green_led_IRQ_NUM 0
#define DT_N_S_leds_S_green_led_IRQ_LEVEL 0
#define DT_N_S_leds_S_green_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_green_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_green_led_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_green_led_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000
#define DT_N_S_leds_S_green_led_P_gpios_IDX_0_VAL_pin 11
#define DT_N_S_leds_S_green_led_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_green_led_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_green_led_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_green_led_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_green_led, gpios, 0)
#define DT_N_S_leds_S_green_led_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_green_led, gpios, 0)
#define DT_N_S_leds_S_green_led_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_green_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_green_led_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_green_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_green_led_P_gpios_LEN 1
#define DT_N_S_leds_S_green_led_P_gpios_EXISTS 1
#define DT_N_S_leds_S_green_led_P_label "LED3"
#define DT_N_S_leds_S_green_led_P_label_STRING_UNQUOTED LED3
#define DT_N_S_leds_S_green_led_P_label_STRING_TOKEN LED3
#define DT_N_S_leds_S_green_led_P_label_STRING_UPPER_TOKEN LED3
#define DT_N_S_leds_S_green_led_P_label_IDX_0 "LED3"
#define DT_N_S_leds_S_green_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_green_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_green_led, label, 0)
#define DT_N_S_leds_S_green_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_green_led, label, 0)
#define DT_N_S_leds_S_green_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_green_led, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_green_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_green_led, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_green_led_P_label_LEN 1
#define DT_N_S_leds_S_green_led_P_label_EXISTS 1

/*
 * Devicetree node: /leds/red_led
 *
 * Node identifier: DT_N_S_leds_S_red_led
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_leds_S_red_led_PATH "/leds/red_led"

/* Node's name with unit-address: */
#define DT_N_S_leds_S_red_led_FULL_NAME "red_led"
#define DT_N_S_leds_S_red_led_FULL_NAME_UNQUOTED red_led
#define DT_N_S_leds_S_red_led_FULL_NAME_TOKEN red_led
#define DT_N_S_leds_S_red_led_FULL_NAME_UPPER_TOKEN RED_LED

/* Node parent (/leds) identifier: */
#define DT_N_S_leds_S_red_led_PARENT DT_N_S_leds

/* Node's index in its parent's list of children: */
#define DT_N_S_leds_S_red_led_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_leds_S_red_led_NODELABEL_NUM 1
#define DT_N_S_leds_S_red_led_FOREACH_NODELABEL(fn) fn(red_led)
#define DT_N_S_leds_S_red_led_FOREACH_NODELABEL_VARGS(fn, ...) fn(red_led, __VA_ARGS__)
#define DT_N_S_leds_S_red_led_FOREACH_ANCESTOR(fn) fn(DT_N_S_leds) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_leds_S_red_led_CHILD_NUM 0
#define DT_N_S_leds_S_red_led_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_leds_S_red_led_FOREACH_CHILD(fn) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_leds_S_red_led_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_leds_S_red_led_ORD 25
#define DT_N_S_leds_S_red_led_ORD_STR_SORTABLE 00025

/* Ordinals for what this node depends on directly: */
#define DT_N_S_leds_S_red_led_REQUIRES_ORDS \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	22, /* /leds */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_leds_S_red_led_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_leds_S_red_led_EXISTS 1
#define DT_N_ALIAS_led1        DT_N_S_leds_S_red_led
#define DT_N_NODELABEL_red_led DT_N_S_leds_S_red_led

/* Macros for properties that are special in the specification: */
#define DT_N_S_leds_S_red_led_REG_NUM 0
#define DT_N_S_leds_S_red_led_RANGES_NUM 0
#define DT_N_S_leds_S_red_led_FOREACH_RANGE(fn) 
#define DT_N_S_leds_S_red_led_IRQ_NUM 0
#define DT_N_S_leds_S_red_led_IRQ_LEVEL 0
#define DT_N_S_leds_S_red_led_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_leds_S_red_led_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_leds_S_red_led_P_gpios_IDX_0_EXISTS 1
#define DT_N_S_leds_S_red_led_P_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000
#define DT_N_S_leds_S_red_led_P_gpios_IDX_0_VAL_pin 12
#define DT_N_S_leds_S_red_led_P_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_leds_S_red_led_P_gpios_IDX_0_VAL_flags 0
#define DT_N_S_leds_S_red_led_P_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_leds_S_red_led_P_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_red_led, gpios, 0)
#define DT_N_S_leds_S_red_led_P_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_red_led, gpios, 0)
#define DT_N_S_leds_S_red_led_P_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_red_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_red_led_P_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_red_led, gpios, 0, __VA_ARGS__)
#define DT_N_S_leds_S_red_led_P_gpios_LEN 1
#define DT_N_S_leds_S_red_led_P_gpios_EXISTS 1
#define DT_N_S_leds_S_red_led_P_label "LED2"
#define DT_N_S_leds_S_red_led_P_label_STRING_UNQUOTED LED2
#define DT_N_S_leds_S_red_led_P_label_STRING_TOKEN LED2
#define DT_N_S_leds_S_red_led_P_label_STRING_UPPER_TOKEN LED2
#define DT_N_S_leds_S_red_led_P_label_IDX_0 "LED2"
#define DT_N_S_leds_S_red_led_P_label_IDX_0_EXISTS 1
#define DT_N_S_leds_S_red_led_P_label_FOREACH_PROP_ELEM(fn) fn(DT_N_S_leds_S_red_led, label, 0)
#define DT_N_S_leds_S_red_led_P_label_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_leds_S_red_led, label, 0)
#define DT_N_S_leds_S_red_led_P_label_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_leds_S_red_led, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_red_led_P_label_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_leds_S_red_led, label, 0, __VA_ARGS__)
#define DT_N_S_leds_S_red_led_P_label_LEN 1
#define DT_N_S_leds_S_red_led_P_label_EXISTS 1

/*
 * Devicetree node: /soc/adc@40034000
 *
 * Node identifier: DT_N_S_soc_S_adc_40034000
 *
 * Binding (compatible = adi,max32-adc-sar):
 *   $ZEPHYR_BASE/dts/bindings/adc/adi,max32-adc-sar.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_adc_40034000_PATH "/soc/adc@40034000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_adc_40034000_FULL_NAME "adc@40034000"
#define DT_N_S_soc_S_adc_40034000_FULL_NAME_UNQUOTED adc@40034000
#define DT_N_S_soc_S_adc_40034000_FULL_NAME_TOKEN adc_40034000
#define DT_N_S_soc_S_adc_40034000_FULL_NAME_UPPER_TOKEN ADC_40034000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_adc_40034000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_adc_40034000_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_adc_40034000_NODELABEL_NUM 1
#define DT_N_S_soc_S_adc_40034000_FOREACH_NODELABEL(fn) fn(adc)
#define DT_N_S_soc_S_adc_40034000_FOREACH_NODELABEL_VARGS(fn, ...) fn(adc, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_adc_40034000_CHILD_NUM 0
#define DT_N_S_soc_S_adc_40034000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_adc_40034000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_adc_40034000_ORD 26
#define DT_N_S_soc_S_adc_40034000_ORD_STR_SORTABLE 00026

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_adc_40034000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_adc_40034000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_adc_40034000_EXISTS 1
#define DT_N_INST_0_adi_max32_adc_sar DT_N_S_soc_S_adc_40034000
#define DT_N_INST_0_adi_max32_adc     DT_N_S_soc_S_adc_40034000
#define DT_N_NODELABEL_adc            DT_N_S_soc_S_adc_40034000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_adc_40034000_REG_NUM 1
#define DT_N_S_soc_S_adc_40034000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_REG_IDX_0_VAL_ADDRESS 1073954816 /* 0x40034000 */
#define DT_N_S_soc_S_adc_40034000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_adc_40034000_RANGES_NUM 0
#define DT_N_S_soc_S_adc_40034000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_adc_40034000_IRQ_NUM 1
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_VAL_irq 20
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_adc_40034000_IRQ_LEVEL 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_MATCHES_adi_max32_adc_sar 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_adc_40034000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_MODEL_IDX_0 "max32-adc-sar"
#define DT_N_S_soc_S_adc_40034000_COMPAT_MATCHES_adi_max32_adc 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_VENDOR_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_VENDOR_IDX_1 "Analog Devices, Inc."
#define DT_N_S_soc_S_adc_40034000_COMPAT_MODEL_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_COMPAT_MODEL_IDX_1 "max32-adc"
#define DT_N_S_soc_S_adc_40034000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_adc_40034000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_adc_40034000_P_reg {1073954816 /* 0x40034000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_adc_40034000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_reg_IDX_0 1073954816
#define DT_N_S_soc_S_adc_40034000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_adc_40034000_P_reg_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_interrupts {20 /* 0x14 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_adc_40034000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_interrupts_IDX_0 20
#define DT_N_S_soc_S_adc_40034000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_adc_40034000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_adc_40034000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_adc_40034000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clocks_IDX_0_VAL_bit 23
#define DT_N_S_soc_S_adc_40034000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40034000, clocks, 0)
#define DT_N_S_soc_S_adc_40034000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40034000, clocks, 0)
#define DT_N_S_soc_S_adc_40034000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40034000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40034000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_P_clocks_LEN 1
#define DT_N_S_soc_S_adc_40034000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_channel_count 21
#define DT_N_S_soc_S_adc_40034000_P_channel_count_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_vref_mv 1250
#define DT_N_S_soc_S_adc_40034000_P_vref_mv_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_resolution 12
#define DT_N_S_soc_S_adc_40034000_P_resolution_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clock_source 0
#define DT_N_S_soc_S_adc_40034000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_adc_40034000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clock_divider 16
#define DT_N_S_soc_S_adc_40034000_P_clock_divider_IDX_0_ENUM_IDX 4
#define DT_N_S_soc_S_adc_40034000_P_clock_divider_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clock_divider_IDX_0_ENUM_VAL_16_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_clock_divider_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_track_count 4
#define DT_N_S_soc_S_adc_40034000_P_track_count_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_idle_count 5
#define DT_N_S_soc_S_adc_40034000_P_idle_count_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_status "disabled"
#define DT_N_S_soc_S_adc_40034000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_adc_40034000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_adc_40034000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_adc_40034000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_adc_40034000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_adc_40034000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40034000, status, 0)
#define DT_N_S_soc_S_adc_40034000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40034000, status, 0)
#define DT_N_S_soc_S_adc_40034000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40034000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40034000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_P_status_LEN 1
#define DT_N_S_soc_S_adc_40034000_P_status_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_compatible {"adi,max32-adc-sar", "adi,max32-adc"}
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_0 "adi,max32-adc-sar"
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-adc-sar
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_0_STRING_TOKEN adi_max32_adc_sar
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_ADC_SAR
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_1_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_1 "adi,max32-adc"
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_1_STRING_UNQUOTED adi,max32-adc
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_1_STRING_TOKEN adi_max32_adc
#define DT_N_S_soc_S_adc_40034000_P_compatible_IDX_1_STRING_UPPER_TOKEN ADI_MAX32_ADC
#define DT_N_S_soc_S_adc_40034000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_adc_40034000, compatible, 0) \
	fn(DT_N_S_soc_S_adc_40034000, compatible, 1)
#define DT_N_S_soc_S_adc_40034000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_adc_40034000, compatible, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40034000, compatible, 1)
#define DT_N_S_soc_S_adc_40034000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_adc_40034000, compatible, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_adc_40034000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_adc_40034000, compatible, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_adc_40034000, compatible, 1, __VA_ARGS__)
#define DT_N_S_soc_S_adc_40034000_P_compatible_LEN 2
#define DT_N_S_soc_S_adc_40034000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_adc_40034000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_wakeup_source 0
#define DT_N_S_soc_S_adc_40034000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_adc_40034000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_adc_40034000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/dma@40028000
 *
 * Node identifier: DT_N_S_soc_S_dma_40028000
 *
 * Binding (compatible = adi,max32-dma):
 *   $ZEPHYR_BASE/dts/bindings/dma/adi,max32-dma.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_dma_40028000_PATH "/soc/dma@40028000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_dma_40028000_FULL_NAME "dma@40028000"
#define DT_N_S_soc_S_dma_40028000_FULL_NAME_UNQUOTED dma@40028000
#define DT_N_S_soc_S_dma_40028000_FULL_NAME_TOKEN dma_40028000
#define DT_N_S_soc_S_dma_40028000_FULL_NAME_UPPER_TOKEN DMA_40028000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_dma_40028000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_dma_40028000_CHILD_IDX 34

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_dma_40028000_NODELABEL_NUM 1
#define DT_N_S_soc_S_dma_40028000_FOREACH_NODELABEL(fn) fn(dma0)
#define DT_N_S_soc_S_dma_40028000_FOREACH_NODELABEL_VARGS(fn, ...) fn(dma0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_dma_40028000_CHILD_NUM 0
#define DT_N_S_soc_S_dma_40028000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_dma_40028000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_dma_40028000_ORD 27
#define DT_N_S_soc_S_dma_40028000_ORD_STR_SORTABLE 00027

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_dma_40028000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_dma_40028000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_dma_40028000_EXISTS 1
#define DT_N_INST_0_adi_max32_dma DT_N_S_soc_S_dma_40028000
#define DT_N_NODELABEL_dma0       DT_N_S_soc_S_dma_40028000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_dma_40028000_REG_NUM 1
#define DT_N_S_soc_S_dma_40028000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_REG_IDX_0_VAL_ADDRESS 1073905664 /* 0x40028000 */
#define DT_N_S_soc_S_dma_40028000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_dma_40028000_RANGES_NUM 0
#define DT_N_S_soc_S_dma_40028000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_dma_40028000_IRQ_NUM 4
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_VAL_irq 28
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_VAL_irq 29
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_VAL_priority 0
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_1_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_VAL_irq 30
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_VAL_priority 0
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_2_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_VAL_irq 31
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_VAL_priority 0
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_IRQ_IDX_3_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_dma_40028000_IRQ_LEVEL 1
#define DT_N_S_soc_S_dma_40028000_COMPAT_MATCHES_adi_max32_dma 1
#define DT_N_S_soc_S_dma_40028000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_dma_40028000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_COMPAT_MODEL_IDX_0 "max32-dma"
#define DT_N_S_soc_S_dma_40028000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_dma_40028000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_dma_40028000_P_reg {1073905664 /* 0x40028000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_dma_40028000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_reg_IDX_0 1073905664
#define DT_N_S_soc_S_dma_40028000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_dma_40028000_P_reg_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_dma_channels 16
#define DT_N_S_soc_S_dma_40028000_P_dma_channels_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_status "disabled"
#define DT_N_S_soc_S_dma_40028000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_dma_40028000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_dma_40028000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_dma_40028000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_dma_40028000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_dma_40028000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40028000, status, 0)
#define DT_N_S_soc_S_dma_40028000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40028000, status, 0)
#define DT_N_S_soc_S_dma_40028000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40028000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_P_status_LEN 1
#define DT_N_S_soc_S_dma_40028000_P_status_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_compatible {"adi,max32-dma"}
#define DT_N_S_soc_S_dma_40028000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_compatible_IDX_0 "adi,max32-dma"
#define DT_N_S_soc_S_dma_40028000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-dma
#define DT_N_S_soc_S_dma_40028000_P_compatible_IDX_0_STRING_TOKEN adi_max32_dma
#define DT_N_S_soc_S_dma_40028000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_DMA
#define DT_N_S_soc_S_dma_40028000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40028000, compatible, 0)
#define DT_N_S_soc_S_dma_40028000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40028000, compatible, 0)
#define DT_N_S_soc_S_dma_40028000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40028000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_P_compatible_LEN 1
#define DT_N_S_soc_S_dma_40028000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts {28 /* 0x1c */, 0 /* 0x0 */, 29 /* 0x1d */, 0 /* 0x0 */, 30 /* 0x1e */, 0 /* 0x0 */, 31 /* 0x1f */, 0 /* 0x0 */}
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_0 28
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_2_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_2 29
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_3_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_3 0
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_4_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_4 30
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_5_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_5 0
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_6_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_6 31
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_7_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_interrupts_IDX_7 0
#define DT_N_S_soc_S_dma_40028000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_dma_40028000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_dma_40028000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_clocks_IDX_0_VAL_bit 5
#define DT_N_S_soc_S_dma_40028000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_dma_40028000, clocks, 0)
#define DT_N_S_soc_S_dma_40028000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_dma_40028000, clocks, 0)
#define DT_N_S_soc_S_dma_40028000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_dma_40028000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_dma_40028000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_dma_40028000_P_clocks_LEN 1
#define DT_N_S_soc_S_dma_40028000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_dma_40028000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_wakeup_source 0
#define DT_N_S_soc_S_dma_40028000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_dma_40028000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_dma_40028000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c0@4001d000
 *
 * Node identifier: DT_N_S_soc_S_i2c0_4001d000
 *
 * Binding (compatible = adi,max32-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/adi,max32-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c0_4001d000_PATH "/soc/i2c0@4001d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c0_4001d000_FULL_NAME "i2c0@4001d000"
#define DT_N_S_soc_S_i2c0_4001d000_FULL_NAME_UNQUOTED i2c0@4001d000
#define DT_N_S_soc_S_i2c0_4001d000_FULL_NAME_TOKEN i2c0_4001d000
#define DT_N_S_soc_S_i2c0_4001d000_FULL_NAME_UPPER_TOKEN I2C0_4001D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c0_4001d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c0_4001d000_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c0_4001d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_NODELABEL(fn) fn(i2c0)
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c0_4001d000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c0_4001d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c0_4001d000_ORD 28
#define DT_N_S_soc_S_i2c0_4001d000_ORD_STR_SORTABLE 00028

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c0_4001d000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c0_4001d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c0_4001d000_EXISTS 1
#define DT_N_INST_0_adi_max32_i2c DT_N_S_soc_S_i2c0_4001d000
#define DT_N_NODELABEL_i2c0       DT_N_S_soc_S_i2c0_4001d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c0_4001d000_REG_NUM 1
#define DT_N_S_soc_S_i2c0_4001d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_REG_IDX_0_VAL_ADDRESS 1073860608 /* 0x4001d000 */
#define DT_N_S_soc_S_i2c0_4001d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c0_4001d000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c0_4001d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_VAL_irq 13
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c0_4001d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c0_4001d000_COMPAT_MATCHES_adi_max32_i2c 1
#define DT_N_S_soc_S_i2c0_4001d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_i2c0_4001d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_COMPAT_MODEL_IDX_0 "max32-i2c"
#define DT_N_S_soc_S_i2c0_4001d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c0_4001d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c0_4001d000_P_reg {1073860608 /* 0x4001d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c0_4001d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_reg_IDX_0 1073860608
#define DT_N_S_soc_S_i2c0_4001d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c0_4001d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_IDX_0_VAL_bit 13
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c0_4001d000, clocks, 0)
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c0_4001d000, clocks, 0)
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c0_4001d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c0_4001d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c0_4001d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_interrupts {13 /* 0xd */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c0_4001d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_interrupts_IDX_0 13
#define DT_N_S_soc_S_i2c0_4001d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c0_4001d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c0_4001d000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_sq_size 4
#define DT_N_S_soc_S_i2c0_4001d000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_cq_size 4
#define DT_N_S_soc_S_i2c0_4001d000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_status "disabled"
#define DT_N_S_soc_S_i2c0_4001d000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c0_4001d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c0_4001d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c0_4001d000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c0_4001d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2c0_4001d000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c0_4001d000, status, 0)
#define DT_N_S_soc_S_i2c0_4001d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c0_4001d000, status, 0)
#define DT_N_S_soc_S_i2c0_4001d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c0_4001d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c0_4001d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_P_status_LEN 1
#define DT_N_S_soc_S_i2c0_4001d000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible {"adi,max32-i2c"}
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_IDX_0 "adi,max32-i2c"
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-i2c
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_IDX_0_STRING_TOKEN adi_max32_i2c
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_I2C
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c0_4001d000, compatible, 0)
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c0_4001d000, compatible, 0)
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c0_4001d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c0_4001d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c0_4001d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c0_4001d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c0_4001d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c0_4001d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c0_4001d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c1@4001e000
 *
 * Node identifier: DT_N_S_soc_S_i2c1_4001e000
 *
 * Binding (compatible = adi,max32-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/adi,max32-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c1_4001e000_PATH "/soc/i2c1@4001e000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c1_4001e000_FULL_NAME "i2c1@4001e000"
#define DT_N_S_soc_S_i2c1_4001e000_FULL_NAME_UNQUOTED i2c1@4001e000
#define DT_N_S_soc_S_i2c1_4001e000_FULL_NAME_TOKEN i2c1_4001e000
#define DT_N_S_soc_S_i2c1_4001e000_FULL_NAME_UPPER_TOKEN I2C1_4001E000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c1_4001e000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c1_4001e000_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c1_4001e000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_NODELABEL(fn) fn(i2c1)
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c1, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c1_4001e000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c1_4001e000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c1_4001e000_ORD 29
#define DT_N_S_soc_S_i2c1_4001e000_ORD_STR_SORTABLE 00029

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c1_4001e000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c1_4001e000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c1_4001e000_EXISTS 1
#define DT_N_INST_1_adi_max32_i2c DT_N_S_soc_S_i2c1_4001e000
#define DT_N_NODELABEL_i2c1       DT_N_S_soc_S_i2c1_4001e000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c1_4001e000_REG_NUM 1
#define DT_N_S_soc_S_i2c1_4001e000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_REG_IDX_0_VAL_ADDRESS 1073864704 /* 0x4001e000 */
#define DT_N_S_soc_S_i2c1_4001e000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c1_4001e000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c1_4001e000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_VAL_irq 36
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c1_4001e000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c1_4001e000_COMPAT_MATCHES_adi_max32_i2c 1
#define DT_N_S_soc_S_i2c1_4001e000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_i2c1_4001e000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_COMPAT_MODEL_IDX_0 "max32-i2c"
#define DT_N_S_soc_S_i2c1_4001e000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c1_4001e000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c1_4001e000_P_reg {1073864704 /* 0x4001e000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c1_4001e000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_reg_IDX_0 1073864704
#define DT_N_S_soc_S_i2c1_4001e000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c1_4001e000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_IDX_0_VAL_bit 28
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c1_4001e000, clocks, 0)
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c1_4001e000, clocks, 0)
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c1_4001e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c1_4001e000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c1_4001e000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_interrupts {36 /* 0x24 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c1_4001e000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_interrupts_IDX_0 36
#define DT_N_S_soc_S_i2c1_4001e000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c1_4001e000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c1_4001e000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_sq_size 4
#define DT_N_S_soc_S_i2c1_4001e000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_cq_size 4
#define DT_N_S_soc_S_i2c1_4001e000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_status "disabled"
#define DT_N_S_soc_S_i2c1_4001e000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c1_4001e000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c1_4001e000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c1_4001e000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c1_4001e000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2c1_4001e000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c1_4001e000, status, 0)
#define DT_N_S_soc_S_i2c1_4001e000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c1_4001e000, status, 0)
#define DT_N_S_soc_S_i2c1_4001e000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c1_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c1_4001e000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_P_status_LEN 1
#define DT_N_S_soc_S_i2c1_4001e000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible {"adi,max32-i2c"}
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_IDX_0 "adi,max32-i2c"
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-i2c
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_IDX_0_STRING_TOKEN adi_max32_i2c
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_I2C
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c1_4001e000, compatible, 0)
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c1_4001e000, compatible, 0)
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c1_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c1_4001e000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c1_4001e000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c1_4001e000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c1_4001e000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c1_4001e000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c1_4001e000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/i2c2@4001f000
 *
 * Node identifier: DT_N_S_soc_S_i2c2_4001f000
 *
 * Binding (compatible = adi,max32-i2c):
 *   $ZEPHYR_BASE/dts/bindings/i2c/adi,max32-i2c.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_i2c2_4001f000_PATH "/soc/i2c2@4001f000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_i2c2_4001f000_FULL_NAME "i2c2@4001f000"
#define DT_N_S_soc_S_i2c2_4001f000_FULL_NAME_UNQUOTED i2c2@4001f000
#define DT_N_S_soc_S_i2c2_4001f000_FULL_NAME_TOKEN i2c2_4001f000
#define DT_N_S_soc_S_i2c2_4001f000_FULL_NAME_UPPER_TOKEN I2C2_4001F000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_i2c2_4001f000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_i2c2_4001f000_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_i2c2_4001f000_NODELABEL_NUM 1
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_NODELABEL(fn) fn(i2c2)
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_NODELABEL_VARGS(fn, ...) fn(i2c2, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_i2c2_4001f000_CHILD_NUM 0
#define DT_N_S_soc_S_i2c2_4001f000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_i2c2_4001f000_ORD 30
#define DT_N_S_soc_S_i2c2_4001f000_ORD_STR_SORTABLE 00030

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_i2c2_4001f000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_i2c2_4001f000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_i2c2_4001f000_EXISTS 1
#define DT_N_INST_2_adi_max32_i2c DT_N_S_soc_S_i2c2_4001f000
#define DT_N_NODELABEL_i2c2       DT_N_S_soc_S_i2c2_4001f000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_i2c2_4001f000_REG_NUM 1
#define DT_N_S_soc_S_i2c2_4001f000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_REG_IDX_0_VAL_ADDRESS 1073868800 /* 0x4001f000 */
#define DT_N_S_soc_S_i2c2_4001f000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_i2c2_4001f000_RANGES_NUM 0
#define DT_N_S_soc_S_i2c2_4001f000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_NUM 1
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_VAL_irq 62
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_i2c2_4001f000_IRQ_LEVEL 1
#define DT_N_S_soc_S_i2c2_4001f000_COMPAT_MATCHES_adi_max32_i2c 1
#define DT_N_S_soc_S_i2c2_4001f000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_i2c2_4001f000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_COMPAT_MODEL_IDX_0 "max32-i2c"
#define DT_N_S_soc_S_i2c2_4001f000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_i2c2_4001f000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_i2c2_4001f000_P_reg {1073868800 /* 0x4001f000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_i2c2_4001f000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_reg_IDX_0 1073868800
#define DT_N_S_soc_S_i2c2_4001f000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_i2c2_4001f000_P_reg_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_IDX_0_VAL_bit 24
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c2_4001f000, clocks, 0)
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c2_4001f000, clocks, 0)
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c2_4001f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c2_4001f000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_LEN 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_interrupts {62 /* 0x3e */, 0 /* 0x0 */}
#define DT_N_S_soc_S_i2c2_4001f000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_interrupts_IDX_0 62
#define DT_N_S_soc_S_i2c2_4001f000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_i2c2_4001f000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_clock_frequency 100000
#define DT_N_S_soc_S_i2c2_4001f000_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_sq_size 4
#define DT_N_S_soc_S_i2c2_4001f000_P_sq_size_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_cq_size 4
#define DT_N_S_soc_S_i2c2_4001f000_P_cq_size_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_status "disabled"
#define DT_N_S_soc_S_i2c2_4001f000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_i2c2_4001f000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_i2c2_4001f000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_i2c2_4001f000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_i2c2_4001f000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_i2c2_4001f000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c2_4001f000, status, 0)
#define DT_N_S_soc_S_i2c2_4001f000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c2_4001f000, status, 0)
#define DT_N_S_soc_S_i2c2_4001f000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c2_4001f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c2_4001f000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_P_status_LEN 1
#define DT_N_S_soc_S_i2c2_4001f000_P_status_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible {"adi,max32-i2c"}
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_IDX_0 "adi,max32-i2c"
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-i2c
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_IDX_0_STRING_TOKEN adi_max32_i2c
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_I2C
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_i2c2_4001f000, compatible, 0)
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_i2c2_4001f000, compatible, 0)
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_i2c2_4001f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_i2c2_4001f000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_LEN 1
#define DT_N_S_soc_S_i2c2_4001f000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_i2c2_4001f000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_wakeup_source 0
#define DT_N_S_soc_S_i2c2_4001f000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_i2c2_4001f000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_i2c2_4001f000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@20000000
 *
 * Node identifier: DT_N_S_soc_S_memory_20000000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20000000_PATH "/soc/memory@20000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20000000_FULL_NAME "memory@20000000"
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_UNQUOTED memory@20000000
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_TOKEN memory_20000000
#define DT_N_S_soc_S_memory_20000000_FULL_NAME_UPPER_TOKEN MEMORY_20000000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20000000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20000000_CHILD_IDX 2

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL(fn) fn(sram0)
#define DT_N_S_soc_S_memory_20000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20000000_ORD 31
#define DT_N_S_soc_S_memory_20000000_ORD_STR_SORTABLE 00031

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20000000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20000000_EXISTS 1
#define DT_N_INST_0_mmio_sram DT_N_S_soc_S_memory_20000000
#define DT_N_NODELABEL_sram0  DT_N_S_soc_S_memory_20000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20000000_REG_NUM 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_ADDRESS 536870912 /* 0x20000000 */
#define DT_N_S_soc_S_memory_20000000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_20000000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20000000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20000000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20000000_P_reg {536870912 /* 0x20000000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_0 536870912
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_20000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20000000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20000000, compatible, 0)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20000000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@20020000
 *
 * Node identifier: DT_N_S_soc_S_memory_20020000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20020000_PATH "/soc/memory@20020000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20020000_FULL_NAME "memory@20020000"
#define DT_N_S_soc_S_memory_20020000_FULL_NAME_UNQUOTED memory@20020000
#define DT_N_S_soc_S_memory_20020000_FULL_NAME_TOKEN memory_20020000
#define DT_N_S_soc_S_memory_20020000_FULL_NAME_UPPER_TOKEN MEMORY_20020000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20020000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20020000_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20020000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20020000_FOREACH_NODELABEL(fn) fn(sram1)
#define DT_N_S_soc_S_memory_20020000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram1, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20020000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20020000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20020000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20020000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20020000_ORD 32
#define DT_N_S_soc_S_memory_20020000_ORD_STR_SORTABLE 00032

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20020000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20020000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20020000_EXISTS 1
#define DT_N_INST_1_mmio_sram DT_N_S_soc_S_memory_20020000
#define DT_N_NODELABEL_sram1  DT_N_S_soc_S_memory_20020000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20020000_REG_NUM 1
#define DT_N_S_soc_S_memory_20020000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_REG_IDX_0_VAL_ADDRESS 537001984 /* 0x20020000 */
#define DT_N_S_soc_S_memory_20020000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_20020000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20020000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20020000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20020000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20020000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20020000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20020000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20020000_P_reg {537001984 /* 0x20020000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_20020000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_reg_IDX_0 537001984
#define DT_N_S_soc_S_memory_20020000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_20020000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20020000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20020000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20020000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20020000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20020000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20020000, compatible, 0)
#define DT_N_S_soc_S_memory_20020000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20020000, compatible, 0)
#define DT_N_S_soc_S_memory_20020000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20020000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20020000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20020000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20020000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20020000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20020000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20020000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20020000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@20040000
 *
 * Node identifier: DT_N_S_soc_S_memory_20040000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20040000_PATH "/soc/memory@20040000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20040000_FULL_NAME "memory@20040000"
#define DT_N_S_soc_S_memory_20040000_FULL_NAME_UNQUOTED memory@20040000
#define DT_N_S_soc_S_memory_20040000_FULL_NAME_TOKEN memory_20040000
#define DT_N_S_soc_S_memory_20040000_FULL_NAME_UPPER_TOKEN MEMORY_20040000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20040000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20040000_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20040000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20040000_FOREACH_NODELABEL(fn) fn(sram2)
#define DT_N_S_soc_S_memory_20040000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram2, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20040000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20040000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20040000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20040000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20040000_ORD 33
#define DT_N_S_soc_S_memory_20040000_ORD_STR_SORTABLE 00033

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20040000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20040000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20040000_EXISTS 1
#define DT_N_INST_2_mmio_sram DT_N_S_soc_S_memory_20040000
#define DT_N_NODELABEL_sram2  DT_N_S_soc_S_memory_20040000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20040000_REG_NUM 1
#define DT_N_S_soc_S_memory_20040000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_REG_IDX_0_VAL_ADDRESS 537133056 /* 0x20040000 */
#define DT_N_S_soc_S_memory_20040000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_20040000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20040000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20040000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20040000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20040000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20040000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20040000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20040000_P_reg {537133056 /* 0x20040000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_20040000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_reg_IDX_0 537133056
#define DT_N_S_soc_S_memory_20040000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_20040000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20040000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20040000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20040000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20040000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20040000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20040000, compatible, 0)
#define DT_N_S_soc_S_memory_20040000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20040000, compatible, 0)
#define DT_N_S_soc_S_memory_20040000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20040000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20040000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20040000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20040000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20040000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20040000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20040000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20040000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@20060000
 *
 * Node identifier: DT_N_S_soc_S_memory_20060000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20060000_PATH "/soc/memory@20060000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20060000_FULL_NAME "memory@20060000"
#define DT_N_S_soc_S_memory_20060000_FULL_NAME_UNQUOTED memory@20060000
#define DT_N_S_soc_S_memory_20060000_FULL_NAME_TOKEN memory_20060000
#define DT_N_S_soc_S_memory_20060000_FULL_NAME_UPPER_TOKEN MEMORY_20060000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20060000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20060000_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20060000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20060000_FOREACH_NODELABEL(fn) fn(sram3)
#define DT_N_S_soc_S_memory_20060000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram3, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20060000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20060000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20060000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20060000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20060000_ORD 34
#define DT_N_S_soc_S_memory_20060000_ORD_STR_SORTABLE 00034

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20060000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20060000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20060000_EXISTS 1
#define DT_N_INST_3_mmio_sram DT_N_S_soc_S_memory_20060000
#define DT_N_NODELABEL_sram3  DT_N_S_soc_S_memory_20060000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20060000_REG_NUM 1
#define DT_N_S_soc_S_memory_20060000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_REG_IDX_0_VAL_ADDRESS 537264128 /* 0x20060000 */
#define DT_N_S_soc_S_memory_20060000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_20060000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20060000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20060000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20060000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20060000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20060000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20060000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20060000_P_reg {537264128 /* 0x20060000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_20060000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_reg_IDX_0 537264128
#define DT_N_S_soc_S_memory_20060000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_20060000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20060000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20060000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20060000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20060000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20060000, compatible, 0)
#define DT_N_S_soc_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20060000, compatible, 0)
#define DT_N_S_soc_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20060000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20060000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20060000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20060000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20060000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20060000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20060000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20060000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20060000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@20080000
 *
 * Node identifier: DT_N_S_soc_S_memory_20080000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_20080000_PATH "/soc/memory@20080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_20080000_FULL_NAME "memory@20080000"
#define DT_N_S_soc_S_memory_20080000_FULL_NAME_UNQUOTED memory@20080000
#define DT_N_S_soc_S_memory_20080000_FULL_NAME_TOKEN memory_20080000
#define DT_N_S_soc_S_memory_20080000_FULL_NAME_UPPER_TOKEN MEMORY_20080000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_20080000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_20080000_CHILD_IDX 23

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_20080000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_20080000_FOREACH_NODELABEL(fn) fn(sram4)
#define DT_N_S_soc_S_memory_20080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram4, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20080000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_20080000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_20080000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_20080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_20080000_ORD 35
#define DT_N_S_soc_S_memory_20080000_ORD_STR_SORTABLE 00035

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_20080000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_20080000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_20080000_EXISTS 1
#define DT_N_INST_4_mmio_sram DT_N_S_soc_S_memory_20080000
#define DT_N_NODELABEL_sram4  DT_N_S_soc_S_memory_20080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_20080000_REG_NUM 1
#define DT_N_S_soc_S_memory_20080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_REG_IDX_0_VAL_ADDRESS 537395200 /* 0x20080000 */
#define DT_N_S_soc_S_memory_20080000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_20080000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_20080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_20080000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_20080000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_20080000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_20080000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_20080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_20080000_P_reg {537395200 /* 0x20080000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_20080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_reg_IDX_0 537395200
#define DT_N_S_soc_S_memory_20080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_20080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_20080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_20080000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_20080000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_20080000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_20080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_20080000, compatible, 0)
#define DT_N_S_soc_S_memory_20080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_20080000, compatible, 0)
#define DT_N_S_soc_S_memory_20080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_20080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_20080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_20080000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_20080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_20080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_20080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_20080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_20080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@200a0000
 *
 * Node identifier: DT_N_S_soc_S_memory_200a0000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_200a0000_PATH "/soc/memory@200a0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_200a0000_FULL_NAME "memory@200a0000"
#define DT_N_S_soc_S_memory_200a0000_FULL_NAME_UNQUOTED memory@200a0000
#define DT_N_S_soc_S_memory_200a0000_FULL_NAME_TOKEN memory_200a0000
#define DT_N_S_soc_S_memory_200a0000_FULL_NAME_UPPER_TOKEN MEMORY_200A0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_200a0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_200a0000_CHILD_IDX 24

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_200a0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_200a0000_FOREACH_NODELABEL(fn) fn(sram5)
#define DT_N_S_soc_S_memory_200a0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram5, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200a0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_200a0000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_200a0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_200a0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_200a0000_ORD 36
#define DT_N_S_soc_S_memory_200a0000_ORD_STR_SORTABLE 00036

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_200a0000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_200a0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_200a0000_EXISTS 1
#define DT_N_INST_5_mmio_sram DT_N_S_soc_S_memory_200a0000
#define DT_N_NODELABEL_sram5  DT_N_S_soc_S_memory_200a0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_200a0000_REG_NUM 1
#define DT_N_S_soc_S_memory_200a0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_REG_IDX_0_VAL_ADDRESS 537526272 /* 0x200a0000 */
#define DT_N_S_soc_S_memory_200a0000_REG_IDX_0_VAL_SIZE 131072 /* 0x20000 */
#define DT_N_S_soc_S_memory_200a0000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_200a0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_200a0000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_200a0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_200a0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_200a0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_200a0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_200a0000_P_reg {537526272 /* 0x200a0000 */, 131072 /* 0x20000 */}
#define DT_N_S_soc_S_memory_200a0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_reg_IDX_0 537526272
#define DT_N_S_soc_S_memory_200a0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_reg_IDX_1 131072
#define DT_N_S_soc_S_memory_200a0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_200a0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_200a0000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_200a0000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_200a0000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_200a0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_200a0000, compatible, 0)
#define DT_N_S_soc_S_memory_200a0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_200a0000, compatible, 0)
#define DT_N_S_soc_S_memory_200a0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_200a0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200a0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_200a0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200a0000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_200a0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_200a0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_200a0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_200a0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_200a0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@200c0000
 *
 * Node identifier: DT_N_S_soc_S_memory_200c0000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_200c0000_PATH "/soc/memory@200c0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_200c0000_FULL_NAME "memory@200c0000"
#define DT_N_S_soc_S_memory_200c0000_FULL_NAME_UNQUOTED memory@200c0000
#define DT_N_S_soc_S_memory_200c0000_FULL_NAME_TOKEN memory_200c0000
#define DT_N_S_soc_S_memory_200c0000_FULL_NAME_UPPER_TOKEN MEMORY_200C0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_200c0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_200c0000_CHILD_IDX 25

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_200c0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_200c0000_FOREACH_NODELABEL(fn) fn(sram6)
#define DT_N_S_soc_S_memory_200c0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram6, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200c0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_200c0000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_200c0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_200c0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_200c0000_ORD 37
#define DT_N_S_soc_S_memory_200c0000_ORD_STR_SORTABLE 00037

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_200c0000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_200c0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_200c0000_EXISTS 1
#define DT_N_INST_6_mmio_sram DT_N_S_soc_S_memory_200c0000
#define DT_N_NODELABEL_sram6  DT_N_S_soc_S_memory_200c0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_200c0000_REG_NUM 1
#define DT_N_S_soc_S_memory_200c0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_REG_IDX_0_VAL_ADDRESS 537657344 /* 0x200c0000 */
#define DT_N_S_soc_S_memory_200c0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_memory_200c0000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_200c0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_200c0000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_200c0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_200c0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_200c0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_200c0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_200c0000_P_reg {537657344 /* 0x200c0000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_memory_200c0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_reg_IDX_0 537657344
#define DT_N_S_soc_S_memory_200c0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_memory_200c0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_200c0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_200c0000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_200c0000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_200c0000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_200c0000, compatible, 0)
#define DT_N_S_soc_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_200c0000, compatible, 0)
#define DT_N_S_soc_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_200c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200c0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_200c0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200c0000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_200c0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_200c0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_200c0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_200c0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_200c0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/memory@200d0000
 *
 * Node identifier: DT_N_S_soc_S_memory_200d0000
 *
 * Binding (compatible = mmio-sram):
 *   $ZEPHYR_BASE/dts/bindings/sram/mmio-sram.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_memory_200d0000_PATH "/soc/memory@200d0000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_memory_200d0000_FULL_NAME "memory@200d0000"
#define DT_N_S_soc_S_memory_200d0000_FULL_NAME_UNQUOTED memory@200d0000
#define DT_N_S_soc_S_memory_200d0000_FULL_NAME_TOKEN memory_200d0000
#define DT_N_S_soc_S_memory_200d0000_FULL_NAME_UPPER_TOKEN MEMORY_200D0000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_memory_200d0000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_memory_200d0000_CHILD_IDX 26

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_memory_200d0000_NODELABEL_NUM 1
#define DT_N_S_soc_S_memory_200d0000_FOREACH_NODELABEL(fn) fn(sram7)
#define DT_N_S_soc_S_memory_200d0000_FOREACH_NODELABEL_VARGS(fn, ...) fn(sram7, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200d0000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_memory_200d0000_CHILD_NUM 0
#define DT_N_S_soc_S_memory_200d0000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_memory_200d0000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_memory_200d0000_ORD 38
#define DT_N_S_soc_S_memory_200d0000_ORD_STR_SORTABLE 00038

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_memory_200d0000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_memory_200d0000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_memory_200d0000_EXISTS 1
#define DT_N_INST_7_mmio_sram DT_N_S_soc_S_memory_200d0000
#define DT_N_NODELABEL_sram7  DT_N_S_soc_S_memory_200d0000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_memory_200d0000_REG_NUM 1
#define DT_N_S_soc_S_memory_200d0000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_REG_IDX_0_VAL_ADDRESS 537722880 /* 0x200d0000 */
#define DT_N_S_soc_S_memory_200d0000_REG_IDX_0_VAL_SIZE 65536 /* 0x10000 */
#define DT_N_S_soc_S_memory_200d0000_RANGES_NUM 0
#define DT_N_S_soc_S_memory_200d0000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_memory_200d0000_IRQ_NUM 0
#define DT_N_S_soc_S_memory_200d0000_IRQ_LEVEL 0
#define DT_N_S_soc_S_memory_200d0000_COMPAT_MATCHES_mmio_sram 1
#define DT_N_S_soc_S_memory_200d0000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_memory_200d0000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_memory_200d0000_P_reg {537722880 /* 0x200d0000 */, 65536 /* 0x10000 */}
#define DT_N_S_soc_S_memory_200d0000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_reg_IDX_0 537722880
#define DT_N_S_soc_S_memory_200d0000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_reg_IDX_1 65536
#define DT_N_S_soc_S_memory_200d0000_P_reg_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_compatible {"mmio-sram"}
#define DT_N_S_soc_S_memory_200d0000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_compatible_IDX_0 "mmio-sram"
#define DT_N_S_soc_S_memory_200d0000_P_compatible_IDX_0_STRING_UNQUOTED mmio-sram
#define DT_N_S_soc_S_memory_200d0000_P_compatible_IDX_0_STRING_TOKEN mmio_sram
#define DT_N_S_soc_S_memory_200d0000_P_compatible_IDX_0_STRING_UPPER_TOKEN MMIO_SRAM
#define DT_N_S_soc_S_memory_200d0000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_memory_200d0000, compatible, 0)
#define DT_N_S_soc_S_memory_200d0000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_memory_200d0000, compatible, 0)
#define DT_N_S_soc_S_memory_200d0000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_memory_200d0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200d0000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_memory_200d0000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_memory_200d0000_P_compatible_LEN 1
#define DT_N_S_soc_S_memory_200d0000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_memory_200d0000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_wakeup_source 0
#define DT_N_S_soc_S_memory_200d0000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_memory_200d0000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_memory_200d0000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/rtc_counter@40006000
 *
 * Node identifier: DT_N_S_soc_S_rtc_counter_40006000
 *
 * Binding (compatible = adi,max32-rtc-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-rtc-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_rtc_counter_40006000_PATH "/soc/rtc_counter@40006000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_rtc_counter_40006000_FULL_NAME "rtc_counter@40006000"
#define DT_N_S_soc_S_rtc_counter_40006000_FULL_NAME_UNQUOTED rtc_counter@40006000
#define DT_N_S_soc_S_rtc_counter_40006000_FULL_NAME_TOKEN rtc_counter_40006000
#define DT_N_S_soc_S_rtc_counter_40006000_FULL_NAME_UPPER_TOKEN RTC_COUNTER_40006000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_rtc_counter_40006000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_rtc_counter_40006000_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_rtc_counter_40006000_NODELABEL_NUM 1
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_NODELABEL(fn) fn(rtc_counter)
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_NODELABEL_VARGS(fn, ...) fn(rtc_counter, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_rtc_counter_40006000_CHILD_NUM 0
#define DT_N_S_soc_S_rtc_counter_40006000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_rtc_counter_40006000_ORD 39
#define DT_N_S_soc_S_rtc_counter_40006000_ORD_STR_SORTABLE 00039

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_rtc_counter_40006000_REQUIRES_ORDS \
	4, /* /soc */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_rtc_counter_40006000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_rtc_counter_40006000_EXISTS 1
#define DT_N_INST_0_adi_max32_rtc_counter DT_N_S_soc_S_rtc_counter_40006000
#define DT_N_NODELABEL_rtc_counter        DT_N_S_soc_S_rtc_counter_40006000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_rtc_counter_40006000_REG_NUM 1
#define DT_N_S_soc_S_rtc_counter_40006000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_REG_IDX_0_VAL_ADDRESS 1073766400 /* 0x40006000 */
#define DT_N_S_soc_S_rtc_counter_40006000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_rtc_counter_40006000_RANGES_NUM 0
#define DT_N_S_soc_S_rtc_counter_40006000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_NUM 1
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_VAL_irq 3
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_rtc_counter_40006000_IRQ_LEVEL 1
#define DT_N_S_soc_S_rtc_counter_40006000_COMPAT_MATCHES_adi_max32_rtc_counter 1
#define DT_N_S_soc_S_rtc_counter_40006000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_rtc_counter_40006000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_COMPAT_MODEL_IDX_0 "max32-rtc-counter"
#define DT_N_S_soc_S_rtc_counter_40006000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_rtc_counter_40006000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_rtc_counter_40006000_P_status "disabled"
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_counter_40006000, status, 0)
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_counter_40006000, status, 0)
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_counter_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_counter_40006000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_LEN 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_status_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible {"adi,max32-rtc-counter"}
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_IDX_0 "adi,max32-rtc-counter"
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-rtc-counter
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_IDX_0_STRING_TOKEN adi_max32_rtc_counter
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_RTC_COUNTER
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_rtc_counter_40006000, compatible, 0)
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_rtc_counter_40006000, compatible, 0)
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_rtc_counter_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_rtc_counter_40006000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_LEN 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_reg {1073766400 /* 0x40006000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_rtc_counter_40006000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_reg_IDX_0 1073766400
#define DT_N_S_soc_S_rtc_counter_40006000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_rtc_counter_40006000_P_reg_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_interrupts {3 /* 0x3 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_rtc_counter_40006000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_interrupts_IDX_0 3
#define DT_N_S_soc_S_rtc_counter_40006000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_rtc_counter_40006000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_rtc_counter_40006000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_wakeup_source 0
#define DT_N_S_soc_S_rtc_counter_40006000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_rtc_counter_40006000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_rtc_counter_40006000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/uart0a_rx_p2_11
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_PATH "/soc/pin-controller@40008000/uart0a_rx_p2_11"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FULL_NAME "uart0a_rx_p2_11"
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FULL_NAME_UNQUOTED uart0a_rx_p2_11
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FULL_NAME_TOKEN uart0a_rx_p2_11
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FULL_NAME_UPPER_TOKEN UART0A_RX_P2_11

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_CHILD_IDX 19

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_NODELABEL(fn) fn(uart0a_rx_p2_11)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0a_rx_p2_11, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_ORD 40
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_ORD_STR_SORTABLE 00040

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_SUPPORTS_ORDS \
	42, /* /soc/serial@40042000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_EXISTS 1
#define DT_N_NODELABEL_uart0a_rx_p2_11 DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_pinmux 2849
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/uart0a_tx_p2_12
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_PATH "/soc/pin-controller@40008000/uart0a_tx_p2_12"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FULL_NAME "uart0a_tx_p2_12"
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FULL_NAME_UNQUOTED uart0a_tx_p2_12
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FULL_NAME_TOKEN uart0a_tx_p2_12
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FULL_NAME_UPPER_TOKEN UART0A_TX_P2_12

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_CHILD_IDX 20

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_NODELABEL(fn) fn(uart0a_tx_p2_12)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0a_tx_p2_12, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_ORD 41
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_ORD_STR_SORTABLE 00041

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_SUPPORTS_ORDS \
	42, /* /soc/serial@40042000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_EXISTS 1
#define DT_N_NODELABEL_uart0a_tx_p2_12 DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_pinmux 3105
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40042000
 *
 * Node identifier: DT_N_S_soc_S_serial_40042000
 *
 * Binding (compatible = adi,max32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/adi,max32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40042000_PATH "/soc/serial@40042000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40042000_FULL_NAME "serial@40042000"
#define DT_N_S_soc_S_serial_40042000_FULL_NAME_UNQUOTED serial@40042000
#define DT_N_S_soc_S_serial_40042000_FULL_NAME_TOKEN serial_40042000
#define DT_N_S_soc_S_serial_40042000_FULL_NAME_UPPER_TOKEN SERIAL_40042000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40042000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40042000_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40042000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40042000_FOREACH_NODELABEL(fn) fn(uart0)
#define DT_N_S_soc_S_serial_40042000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40042000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40042000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40042000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40042000_ORD 42
#define DT_N_S_soc_S_serial_40042000_ORD_STR_SORTABLE 00042

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40042000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	40, /* /soc/pin-controller@40008000/uart0a_rx_p2_11 */ \
	41, /* /soc/pin-controller@40008000/uart0a_tx_p2_12 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40042000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40042000_EXISTS 1
#define DT_N_INST_0_adi_max32_uart DT_N_S_soc_S_serial_40042000
#define DT_N_NODELABEL_uart0       DT_N_S_soc_S_serial_40042000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40042000_REG_NUM 1
#define DT_N_S_soc_S_serial_40042000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_REG_IDX_0_VAL_ADDRESS 1074012160 /* 0x40042000 */
#define DT_N_S_soc_S_serial_40042000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40042000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40042000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40042000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_VAL_irq 14
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40042000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40042000_COMPAT_MATCHES_adi_max32_uart 1
#define DT_N_S_soc_S_serial_40042000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_serial_40042000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_COMPAT_MODEL_IDX_0 "max32-uart"
#define DT_N_S_soc_S_serial_40042000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40042000_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40042000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40042000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40042000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40042000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12
#define DT_N_S_soc_S_serial_40042000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40042000_P_reg {1074012160 /* 0x40042000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40042000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_reg_IDX_0 1074012160
#define DT_N_S_soc_S_serial_40042000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40042000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_serial_40042000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_serial_40042000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clocks_IDX_0_VAL_bit 9
#define DT_N_S_soc_S_serial_40042000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, clocks, 0)
#define DT_N_S_soc_S_serial_40042000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, clocks, 0)
#define DT_N_S_soc_S_serial_40042000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40042000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_interrupts {14 /* 0xe */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40042000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_interrupts_IDX_0 14
#define DT_N_S_soc_S_serial_40042000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40042000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clock_source 2
#define DT_N_S_soc_S_serial_40042000_P_clock_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40042000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clock_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40042000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40042000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_data_bits 8
#define DT_N_S_soc_S_serial_40042000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40042000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40042000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_parity "none"
#define DT_N_S_soc_S_serial_40042000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40042000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40042000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40042000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40042000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40042000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, parity, 0)
#define DT_N_S_soc_S_serial_40042000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, parity, 0)
#define DT_N_S_soc_S_serial_40042000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40042000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_status "okay"
#define DT_N_S_soc_S_serial_40042000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_serial_40042000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_serial_40042000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_serial_40042000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_serial_40042000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40042000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, status, 0)
#define DT_N_S_soc_S_serial_40042000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, status, 0)
#define DT_N_S_soc_S_serial_40042000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40042000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_compatible {"adi,max32-uart"}
#define DT_N_S_soc_S_serial_40042000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_compatible_IDX_0 "adi,max32-uart"
#define DT_N_S_soc_S_serial_40042000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-uart
#define DT_N_S_soc_S_serial_40042000_P_compatible_IDX_0_STRING_TOKEN adi_max32_uart
#define DT_N_S_soc_S_serial_40042000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_UART
#define DT_N_S_soc_S_serial_40042000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, compatible, 0)
#define DT_N_S_soc_S_serial_40042000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, compatible, 0)
#define DT_N_S_soc_S_serial_40042000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40042000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40042000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40042000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40042000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40042000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40042000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40042000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40042000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40042000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40042000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/uart1a_rx_p2_14
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_PATH "/soc/pin-controller@40008000/uart1a_rx_p2_14"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FULL_NAME "uart1a_rx_p2_14"
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FULL_NAME_UNQUOTED uart1a_rx_p2_14
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FULL_NAME_TOKEN uart1a_rx_p2_14
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FULL_NAME_UPPER_TOKEN UART1A_RX_P2_14

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_CHILD_IDX 21

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_NODELABEL(fn) fn(uart1a_rx_p2_14)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1a_rx_p2_14, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_ORD 43
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_ORD_STR_SORTABLE 00043

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_SUPPORTS_ORDS \
	45, /* /soc/serial@40043000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_EXISTS 1
#define DT_N_NODELABEL_uart1a_rx_p2_14 DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_pinmux 3617
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/uart1a_tx_p2_16
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_PATH "/soc/pin-controller@40008000/uart1a_tx_p2_16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FULL_NAME "uart1a_tx_p2_16"
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FULL_NAME_UNQUOTED uart1a_tx_p2_16
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FULL_NAME_TOKEN uart1a_tx_p2_16
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FULL_NAME_UPPER_TOKEN UART1A_TX_P2_16

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_CHILD_IDX 22

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_NODELABEL(fn) fn(uart1a_tx_p2_16)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1a_tx_p2_16, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_ORD 44
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_ORD_STR_SORTABLE 00044

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_SUPPORTS_ORDS \
	45, /* /soc/serial@40043000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_EXISTS 1
#define DT_N_NODELABEL_uart1a_tx_p2_16 DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_pinmux 4129
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/serial@40043000
 *
 * Node identifier: DT_N_S_soc_S_serial_40043000
 *
 * Binding (compatible = adi,max32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/adi,max32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40043000_PATH "/soc/serial@40043000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40043000_FULL_NAME "serial@40043000"
#define DT_N_S_soc_S_serial_40043000_FULL_NAME_UNQUOTED serial@40043000
#define DT_N_S_soc_S_serial_40043000_FULL_NAME_TOKEN serial_40043000
#define DT_N_S_soc_S_serial_40043000_FULL_NAME_UPPER_TOKEN SERIAL_40043000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40043000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40043000_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40043000_NODELABEL_NUM 2
#define DT_N_S_soc_S_serial_40043000_FOREACH_NODELABEL(fn) fn(uart1) fn(arduino_serial)
#define DT_N_S_soc_S_serial_40043000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart1, __VA_ARGS__) fn(arduino_serial, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40043000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40043000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40043000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40043000_ORD 45
#define DT_N_S_soc_S_serial_40043000_ORD_STR_SORTABLE 00045

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40043000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	43, /* /soc/pin-controller@40008000/uart1a_rx_p2_14 */ \
	44, /* /soc/pin-controller@40008000/uart1a_tx_p2_16 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40043000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40043000_EXISTS 1
#define DT_N_INST_1_adi_max32_uart    DT_N_S_soc_S_serial_40043000
#define DT_N_NODELABEL_uart1          DT_N_S_soc_S_serial_40043000
#define DT_N_NODELABEL_arduino_serial DT_N_S_soc_S_serial_40043000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40043000_REG_NUM 1
#define DT_N_S_soc_S_serial_40043000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_REG_IDX_0_VAL_ADDRESS 1074016256 /* 0x40043000 */
#define DT_N_S_soc_S_serial_40043000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40043000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40043000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40043000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_VAL_irq 15
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40043000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40043000_COMPAT_MATCHES_adi_max32_uart 1
#define DT_N_S_soc_S_serial_40043000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_serial_40043000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_COMPAT_MODEL_IDX_0 "max32-uart"
#define DT_N_S_soc_S_serial_40043000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40043000_PINCTRL_NUM 1
#define DT_N_S_soc_S_serial_40043000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_serial_40043000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40043000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_serial_40043000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16
#define DT_N_S_soc_S_serial_40043000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40043000_P_reg {1074016256 /* 0x40043000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40043000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_reg_IDX_0 1074016256
#define DT_N_S_soc_S_serial_40043000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40043000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_serial_40043000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_serial_40043000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clocks_IDX_0_VAL_bit 10
#define DT_N_S_soc_S_serial_40043000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, clocks, 0)
#define DT_N_S_soc_S_serial_40043000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, clocks, 0)
#define DT_N_S_soc_S_serial_40043000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40043000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_interrupts {15 /* 0xf */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40043000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_interrupts_IDX_0 15
#define DT_N_S_soc_S_serial_40043000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40043000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clock_source 2
#define DT_N_S_soc_S_serial_40043000_P_clock_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40043000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clock_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40043000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40043000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_data_bits 8
#define DT_N_S_soc_S_serial_40043000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40043000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40043000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_parity "none"
#define DT_N_S_soc_S_serial_40043000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40043000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40043000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40043000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40043000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40043000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, parity, 0)
#define DT_N_S_soc_S_serial_40043000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, parity, 0)
#define DT_N_S_soc_S_serial_40043000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40043000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_status "disabled"
#define DT_N_S_soc_S_serial_40043000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40043000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40043000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40043000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40043000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40043000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, status, 0)
#define DT_N_S_soc_S_serial_40043000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, status, 0)
#define DT_N_S_soc_S_serial_40043000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40043000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_compatible {"adi,max32-uart"}
#define DT_N_S_soc_S_serial_40043000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_compatible_IDX_0 "adi,max32-uart"
#define DT_N_S_soc_S_serial_40043000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-uart
#define DT_N_S_soc_S_serial_40043000_P_compatible_IDX_0_STRING_TOKEN adi_max32_uart
#define DT_N_S_soc_S_serial_40043000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_UART
#define DT_N_S_soc_S_serial_40043000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, compatible, 0)
#define DT_N_S_soc_S_serial_40043000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, compatible, 0)
#define DT_N_S_soc_S_serial_40043000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40043000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40043000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40043000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40043000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 1)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_serial_40043000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40043000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40043000, pinctrl_names, 0)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40043000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40043000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_serial_40043000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/serial@40044000
 *
 * Node identifier: DT_N_S_soc_S_serial_40044000
 *
 * Binding (compatible = adi,max32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/adi,max32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40044000_PATH "/soc/serial@40044000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40044000_FULL_NAME "serial@40044000"
#define DT_N_S_soc_S_serial_40044000_FULL_NAME_UNQUOTED serial@40044000
#define DT_N_S_soc_S_serial_40044000_FULL_NAME_TOKEN serial_40044000
#define DT_N_S_soc_S_serial_40044000_FULL_NAME_UPPER_TOKEN SERIAL_40044000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40044000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40044000_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40044000_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40044000_FOREACH_NODELABEL(fn) fn(uart2)
#define DT_N_S_soc_S_serial_40044000_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart2, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40044000_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40044000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40044000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40044000_ORD 46
#define DT_N_S_soc_S_serial_40044000_ORD_STR_SORTABLE 00046

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40044000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40044000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40044000_EXISTS 1
#define DT_N_INST_2_adi_max32_uart DT_N_S_soc_S_serial_40044000
#define DT_N_NODELABEL_uart2       DT_N_S_soc_S_serial_40044000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40044000_REG_NUM 1
#define DT_N_S_soc_S_serial_40044000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_REG_IDX_0_VAL_ADDRESS 1074020352 /* 0x40044000 */
#define DT_N_S_soc_S_serial_40044000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_serial_40044000_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40044000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40044000_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_VAL_irq 34
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40044000_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40044000_COMPAT_MATCHES_adi_max32_uart 1
#define DT_N_S_soc_S_serial_40044000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_serial_40044000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_COMPAT_MODEL_IDX_0 "max32-uart"
#define DT_N_S_soc_S_serial_40044000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40044000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40044000_P_reg {1074020352 /* 0x40044000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_serial_40044000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_reg_IDX_0 1074020352
#define DT_N_S_soc_S_serial_40044000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_serial_40044000_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_serial_40044000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_IDX_0_VAL_bit 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40044000, clocks, 0)
#define DT_N_S_soc_S_serial_40044000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40044000, clocks, 0)
#define DT_N_S_soc_S_serial_40044000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40044000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40044000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40044000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_interrupts {34 /* 0x22 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40044000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_interrupts_IDX_0 34
#define DT_N_S_soc_S_serial_40044000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40044000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clock_source 0
#define DT_N_S_soc_S_serial_40044000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40044000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_current_speed 115200
#define DT_N_S_soc_S_serial_40044000_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40044000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40044000, stop_bits, 0)
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40044000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40044000, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40044000_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_data_bits 8
#define DT_N_S_soc_S_serial_40044000_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40044000_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40044000_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_parity "none"
#define DT_N_S_soc_S_serial_40044000_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40044000_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40044000_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40044000_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40044000_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40044000_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40044000, parity, 0)
#define DT_N_S_soc_S_serial_40044000_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40044000, parity, 0)
#define DT_N_S_soc_S_serial_40044000_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40044000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40044000, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40044000_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_status "disabled"
#define DT_N_S_soc_S_serial_40044000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40044000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40044000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40044000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40044000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40044000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40044000, status, 0)
#define DT_N_S_soc_S_serial_40044000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40044000, status, 0)
#define DT_N_S_soc_S_serial_40044000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40044000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40044000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_status_LEN 1
#define DT_N_S_soc_S_serial_40044000_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_compatible {"adi,max32-uart"}
#define DT_N_S_soc_S_serial_40044000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_compatible_IDX_0 "adi,max32-uart"
#define DT_N_S_soc_S_serial_40044000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-uart
#define DT_N_S_soc_S_serial_40044000_P_compatible_IDX_0_STRING_TOKEN adi_max32_uart
#define DT_N_S_soc_S_serial_40044000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_UART
#define DT_N_S_soc_S_serial_40044000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40044000, compatible, 0)
#define DT_N_S_soc_S_serial_40044000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40044000, compatible, 0)
#define DT_N_S_soc_S_serial_40044000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40044000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40044000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40044000_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40044000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40044000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40044000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40044000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40044000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/serial@40081400
 *
 * Node identifier: DT_N_S_soc_S_serial_40081400
 *
 * Binding (compatible = adi,max32-uart):
 *   $ZEPHYR_BASE/dts/bindings/serial/adi,max32-uart.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_serial_40081400_PATH "/soc/serial@40081400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_serial_40081400_FULL_NAME "serial@40081400"
#define DT_N_S_soc_S_serial_40081400_FULL_NAME_UNQUOTED serial@40081400
#define DT_N_S_soc_S_serial_40081400_FULL_NAME_TOKEN serial_40081400
#define DT_N_S_soc_S_serial_40081400_FULL_NAME_UPPER_TOKEN SERIAL_40081400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_serial_40081400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_serial_40081400_CHILD_IDX 33

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_serial_40081400_NODELABEL_NUM 1
#define DT_N_S_soc_S_serial_40081400_FOREACH_NODELABEL(fn) fn(uart3)
#define DT_N_S_soc_S_serial_40081400_FOREACH_NODELABEL_VARGS(fn, ...) fn(uart3, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_serial_40081400_CHILD_NUM 0
#define DT_N_S_soc_S_serial_40081400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_serial_40081400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_serial_40081400_ORD 47
#define DT_N_S_soc_S_serial_40081400_ORD_STR_SORTABLE 00047

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_serial_40081400_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_serial_40081400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_serial_40081400_EXISTS 1
#define DT_N_INST_3_adi_max32_uart DT_N_S_soc_S_serial_40081400
#define DT_N_NODELABEL_uart3       DT_N_S_soc_S_serial_40081400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_serial_40081400_REG_NUM 1
#define DT_N_S_soc_S_serial_40081400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_REG_IDX_0_VAL_ADDRESS 1074271232 /* 0x40081400 */
#define DT_N_S_soc_S_serial_40081400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_serial_40081400_RANGES_NUM 0
#define DT_N_S_soc_S_serial_40081400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_serial_40081400_IRQ_NUM 1
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_VAL_irq 88
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_serial_40081400_IRQ_LEVEL 1
#define DT_N_S_soc_S_serial_40081400_COMPAT_MATCHES_adi_max32_uart 1
#define DT_N_S_soc_S_serial_40081400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_serial_40081400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_COMPAT_MODEL_IDX_0 "max32-uart"
#define DT_N_S_soc_S_serial_40081400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_serial_40081400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_serial_40081400_P_reg {1074271232 /* 0x40081400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_serial_40081400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_reg_IDX_0 1074271232
#define DT_N_S_soc_S_serial_40081400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_serial_40081400_P_reg_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_serial_40081400_P_clocks_IDX_0_VAL_offset 2
#define DT_N_S_soc_S_serial_40081400_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clocks_IDX_0_VAL_bit 4
#define DT_N_S_soc_S_serial_40081400_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40081400, clocks, 0)
#define DT_N_S_soc_S_serial_40081400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40081400, clocks, 0)
#define DT_N_S_soc_S_serial_40081400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40081400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40081400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_clocks_LEN 1
#define DT_N_S_soc_S_serial_40081400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_interrupts {88 /* 0x58 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_serial_40081400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_interrupts_IDX_0 88
#define DT_N_S_soc_S_serial_40081400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_serial_40081400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clock_source 2
#define DT_N_S_soc_S_serial_40081400_P_clock_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40081400_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clock_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_current_speed 115200
#define DT_N_S_soc_S_serial_40081400_P_current_speed_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits "1"
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_STRING_UNQUOTED 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_STRING_TOKEN 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_STRING_UPPER_TOKEN 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_IDX_0 "1"
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40081400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40081400, stop_bits, 0)
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40081400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40081400, stop_bits, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_LEN 1
#define DT_N_S_soc_S_serial_40081400_P_stop_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_data_bits 8
#define DT_N_S_soc_S_serial_40081400_P_data_bits_IDX_0_ENUM_IDX 3
#define DT_N_S_soc_S_serial_40081400_P_data_bits_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_data_bits_IDX_0_ENUM_VAL_8_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_data_bits_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_hw_flow_control 0
#define DT_N_S_soc_S_serial_40081400_P_hw_flow_control_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_parity "none"
#define DT_N_S_soc_S_serial_40081400_P_parity_STRING_UNQUOTED none
#define DT_N_S_soc_S_serial_40081400_P_parity_STRING_TOKEN none
#define DT_N_S_soc_S_serial_40081400_P_parity_STRING_UPPER_TOKEN NONE
#define DT_N_S_soc_S_serial_40081400_P_parity_IDX_0 "none"
#define DT_N_S_soc_S_serial_40081400_P_parity_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_parity_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_serial_40081400_P_parity_IDX_0_ENUM_VAL_none_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_parity_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40081400, parity, 0)
#define DT_N_S_soc_S_serial_40081400_P_parity_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40081400, parity, 0)
#define DT_N_S_soc_S_serial_40081400_P_parity_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40081400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_parity_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40081400, parity, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_parity_LEN 1
#define DT_N_S_soc_S_serial_40081400_P_parity_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_status "disabled"
#define DT_N_S_soc_S_serial_40081400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_serial_40081400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_serial_40081400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_serial_40081400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_serial_40081400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_serial_40081400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40081400, status, 0)
#define DT_N_S_soc_S_serial_40081400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40081400, status, 0)
#define DT_N_S_soc_S_serial_40081400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40081400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40081400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_status_LEN 1
#define DT_N_S_soc_S_serial_40081400_P_status_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_compatible {"adi,max32-uart"}
#define DT_N_S_soc_S_serial_40081400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_compatible_IDX_0 "adi,max32-uart"
#define DT_N_S_soc_S_serial_40081400_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-uart
#define DT_N_S_soc_S_serial_40081400_P_compatible_IDX_0_STRING_TOKEN adi_max32_uart
#define DT_N_S_soc_S_serial_40081400_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_UART
#define DT_N_S_soc_S_serial_40081400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_serial_40081400, compatible, 0)
#define DT_N_S_soc_S_serial_40081400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_serial_40081400, compatible, 0)
#define DT_N_S_soc_S_serial_40081400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_serial_40081400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_serial_40081400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_serial_40081400_P_compatible_LEN 1
#define DT_N_S_soc_S_serial_40081400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_serial_40081400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_wakeup_source 0
#define DT_N_S_soc_S_serial_40081400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_serial_40081400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_serial_40081400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@40046000
 *
 * Node identifier: DT_N_S_soc_S_spi_40046000
 *
 * Binding (compatible = adi,max32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/adi,max32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40046000_PATH "/soc/spi@40046000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40046000_FULL_NAME "spi@40046000"
#define DT_N_S_soc_S_spi_40046000_FULL_NAME_UNQUOTED spi@40046000
#define DT_N_S_soc_S_spi_40046000_FULL_NAME_TOKEN spi_40046000
#define DT_N_S_soc_S_spi_40046000_FULL_NAME_UPPER_TOKEN SPI_40046000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40046000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40046000_CHILD_IDX 28

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40046000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40046000_FOREACH_NODELABEL(fn) fn(spi0)
#define DT_N_S_soc_S_spi_40046000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40046000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40046000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40046000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40046000_ORD 48
#define DT_N_S_soc_S_spi_40046000_ORD_STR_SORTABLE 00048

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40046000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40046000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40046000_EXISTS 1
#define DT_N_INST_1_adi_max32_spi DT_N_S_soc_S_spi_40046000
#define DT_N_NODELABEL_spi0       DT_N_S_soc_S_spi_40046000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40046000_REG_NUM 1
#define DT_N_S_soc_S_spi_40046000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_REG_IDX_0_VAL_ADDRESS 1074028544 /* 0x40046000 */
#define DT_N_S_soc_S_spi_40046000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_spi_40046000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40046000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40046000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_VAL_irq 16
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40046000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40046000_COMPAT_MATCHES_adi_max32_spi 1
#define DT_N_S_soc_S_spi_40046000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_40046000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_COMPAT_MODEL_IDX_0 "max32-spi"
#define DT_N_S_soc_S_spi_40046000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40046000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40046000_P_reg {1074028544 /* 0x40046000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_spi_40046000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_reg_IDX_0 1074028544
#define DT_N_S_soc_S_spi_40046000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_spi_40046000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_interrupts {16 /* 0x10 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40046000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_interrupts_IDX_0 16
#define DT_N_S_soc_S_spi_40046000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40046000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_status "disabled"
#define DT_N_S_soc_S_spi_40046000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40046000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40046000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40046000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40046000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40046000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40046000, status, 0)
#define DT_N_S_soc_S_spi_40046000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40046000, status, 0)
#define DT_N_S_soc_S_spi_40046000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40046000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40046000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40046000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_compatible {"adi,max32-spi"}
#define DT_N_S_soc_S_spi_40046000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_compatible_IDX_0 "adi,max32-spi"
#define DT_N_S_soc_S_spi_40046000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-spi
#define DT_N_S_soc_S_spi_40046000_P_compatible_IDX_0_STRING_TOKEN adi_max32_spi
#define DT_N_S_soc_S_spi_40046000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_SPI
#define DT_N_S_soc_S_spi_40046000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40046000, compatible, 0)
#define DT_N_S_soc_S_spi_40046000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40046000, compatible, 0)
#define DT_N_S_soc_S_spi_40046000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40046000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40046000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40046000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_spi_40046000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_spi_40046000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_clocks_IDX_0_VAL_bit 6
#define DT_N_S_soc_S_spi_40046000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40046000, clocks, 0)
#define DT_N_S_soc_S_spi_40046000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40046000, clocks, 0)
#define DT_N_S_soc_S_spi_40046000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40046000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40046000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40046000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40046000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40046000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40046000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40046000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40046000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi1a_miso_p1_28
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_PATH "/soc/pin-controller@40008000/spi1a_miso_p1_28"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FULL_NAME "spi1a_miso_p1_28"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FULL_NAME_UNQUOTED spi1a_miso_p1_28
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FULL_NAME_TOKEN spi1a_miso_p1_28
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FULL_NAME_UPPER_TOKEN SPI1A_MISO_P1_28

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_NODELABEL(fn) fn(spi1a_miso_p1_28)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1a_miso_p1_28, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_ORD 49
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_ORD_STR_SORTABLE 00049

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_SUPPORTS_ORDS \
	53, /* /soc/spi@40047000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_EXISTS 1
#define DT_N_NODELABEL_spi1a_miso_p1_28 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_pinmux 7185
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi1a_mosi_p1_29
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_PATH "/soc/pin-controller@40008000/spi1a_mosi_p1_29"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FULL_NAME "spi1a_mosi_p1_29"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FULL_NAME_UNQUOTED spi1a_mosi_p1_29
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FULL_NAME_TOKEN spi1a_mosi_p1_29
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FULL_NAME_UPPER_TOKEN SPI1A_MOSI_P1_29

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_NODELABEL(fn) fn(spi1a_mosi_p1_29)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1a_mosi_p1_29, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_ORD 50
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_ORD_STR_SORTABLE 00050

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_SUPPORTS_ORDS \
	53, /* /soc/spi@40047000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_EXISTS 1
#define DT_N_NODELABEL_spi1a_mosi_p1_29 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_pinmux 7441
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi1a_sck_p1_26
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_PATH "/soc/pin-controller@40008000/spi1a_sck_p1_26"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FULL_NAME "spi1a_sck_p1_26"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FULL_NAME_UNQUOTED spi1a_sck_p1_26
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FULL_NAME_TOKEN spi1a_sck_p1_26
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FULL_NAME_UPPER_TOKEN SPI1A_SCK_P1_26

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_NODELABEL(fn) fn(spi1a_sck_p1_26)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1a_sck_p1_26, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_ORD 51
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_ORD_STR_SORTABLE 00051

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_SUPPORTS_ORDS \
	53, /* /soc/spi@40047000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_EXISTS 1
#define DT_N_NODELABEL_spi1a_sck_p1_26 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_pinmux 6673
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi1a_ss0_p1_23
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_PATH "/soc/pin-controller@40008000/spi1a_ss0_p1_23"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FULL_NAME "spi1a_ss0_p1_23"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FULL_NAME_UNQUOTED spi1a_ss0_p1_23
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FULL_NAME_TOKEN spi1a_ss0_p1_23
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FULL_NAME_UPPER_TOKEN SPI1A_SS0_P1_23

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_NODELABEL(fn) fn(spi1a_ss0_p1_23)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1a_ss0_p1_23, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_ORD 52
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_ORD_STR_SORTABLE 00052

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_SUPPORTS_ORDS \
	53, /* /soc/spi@40047000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_EXISTS 1
#define DT_N_NODELABEL_spi1a_ss0_p1_23 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_pinmux 5905
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@40047000
 *
 * Node identifier: DT_N_S_soc_S_spi_40047000
 *
 * Binding (compatible = adi,max32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/adi,max32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40047000_PATH "/soc/spi@40047000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40047000_FULL_NAME "spi@40047000"
#define DT_N_S_soc_S_spi_40047000_FULL_NAME_UNQUOTED spi@40047000
#define DT_N_S_soc_S_spi_40047000_FULL_NAME_TOKEN spi_40047000
#define DT_N_S_soc_S_spi_40047000_FULL_NAME_UPPER_TOKEN SPI_40047000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40047000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40047000_CHILD_IDX 29

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40047000_NODELABEL_NUM 2
#define DT_N_S_soc_S_spi_40047000_FOREACH_NODELABEL(fn) fn(spi1) fn(arduino_spi)
#define DT_N_S_soc_S_spi_40047000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi1, __VA_ARGS__) fn(arduino_spi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40047000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40047000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40047000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40047000_ORD 53
#define DT_N_S_soc_S_spi_40047000_ORD_STR_SORTABLE 00053

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40047000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	49, /* /soc/pin-controller@40008000/spi1a_miso_p1_28 */ \
	50, /* /soc/pin-controller@40008000/spi1a_mosi_p1_29 */ \
	51, /* /soc/pin-controller@40008000/spi1a_sck_p1_26 */ \
	52, /* /soc/pin-controller@40008000/spi1a_ss0_p1_23 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40047000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40047000_EXISTS 1
#define DT_N_INST_2_adi_max32_spi  DT_N_S_soc_S_spi_40047000
#define DT_N_NODELABEL_spi1        DT_N_S_soc_S_spi_40047000
#define DT_N_NODELABEL_arduino_spi DT_N_S_soc_S_spi_40047000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40047000_REG_NUM 1
#define DT_N_S_soc_S_spi_40047000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_REG_IDX_0_VAL_ADDRESS 1074032640 /* 0x40047000 */
#define DT_N_S_soc_S_spi_40047000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_spi_40047000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40047000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40047000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_VAL_irq 17
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40047000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40047000_COMPAT_MATCHES_adi_max32_spi 1
#define DT_N_S_soc_S_spi_40047000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_40047000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_COMPAT_MODEL_IDX_0 "max32-spi"
#define DT_N_S_soc_S_spi_40047000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_40047000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_40047000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26
#define DT_N_S_soc_S_spi_40047000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40047000_P_reg {1074032640 /* 0x40047000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_spi_40047000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_reg_IDX_0 1074032640
#define DT_N_S_soc_S_spi_40047000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_spi_40047000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_interrupts {17 /* 0x11 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40047000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_interrupts_IDX_0 17
#define DT_N_S_soc_S_spi_40047000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40047000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_40047000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_status "disabled"
#define DT_N_S_soc_S_spi_40047000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40047000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40047000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40047000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40047000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40047000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40047000, status, 0)
#define DT_N_S_soc_S_spi_40047000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40047000, status, 0)
#define DT_N_S_soc_S_spi_40047000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40047000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40047000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40047000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_compatible {"adi,max32-spi"}
#define DT_N_S_soc_S_spi_40047000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_compatible_IDX_0 "adi,max32-spi"
#define DT_N_S_soc_S_spi_40047000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-spi
#define DT_N_S_soc_S_spi_40047000_P_compatible_IDX_0_STRING_TOKEN adi_max32_spi
#define DT_N_S_soc_S_spi_40047000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_SPI
#define DT_N_S_soc_S_spi_40047000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40047000, compatible, 0)
#define DT_N_S_soc_S_spi_40047000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40047000, compatible, 0)
#define DT_N_S_soc_S_spi_40047000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40047000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40047000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_spi_40047000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_spi_40047000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_clocks_IDX_0_VAL_bit 7
#define DT_N_S_soc_S_spi_40047000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40047000, clocks, 0)
#define DT_N_S_soc_S_spi_40047000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40047000, clocks, 0)
#define DT_N_S_soc_S_spi_40047000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40047000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40047000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40047000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40047000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40047000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40047000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40047000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40047000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40047000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40047000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_40047000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/spi@40048000
 *
 * Node identifier: DT_N_S_soc_S_spi_40048000
 *
 * Binding (compatible = adi,max32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/adi,max32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_40048000_PATH "/soc/spi@40048000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_40048000_FULL_NAME "spi@40048000"
#define DT_N_S_soc_S_spi_40048000_FULL_NAME_UNQUOTED spi@40048000
#define DT_N_S_soc_S_spi_40048000_FULL_NAME_TOKEN spi_40048000
#define DT_N_S_soc_S_spi_40048000_FULL_NAME_UPPER_TOKEN SPI_40048000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_40048000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_40048000_CHILD_IDX 30

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_40048000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_40048000_FOREACH_NODELABEL(fn) fn(spi2)
#define DT_N_S_soc_S_spi_40048000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi2, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_40048000_CHILD_NUM 0
#define DT_N_S_soc_S_spi_40048000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_40048000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_40048000_ORD 54
#define DT_N_S_soc_S_spi_40048000_ORD_STR_SORTABLE 00054

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_40048000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_40048000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_40048000_EXISTS 1
#define DT_N_INST_3_adi_max32_spi DT_N_S_soc_S_spi_40048000
#define DT_N_NODELABEL_spi2       DT_N_S_soc_S_spi_40048000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_40048000_REG_NUM 1
#define DT_N_S_soc_S_spi_40048000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_REG_IDX_0_VAL_ADDRESS 1074036736 /* 0x40048000 */
#define DT_N_S_soc_S_spi_40048000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_spi_40048000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_40048000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_40048000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_VAL_irq 18
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_40048000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_40048000_COMPAT_MATCHES_adi_max32_spi 1
#define DT_N_S_soc_S_spi_40048000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_40048000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_COMPAT_MODEL_IDX_0 "max32-spi"
#define DT_N_S_soc_S_spi_40048000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_40048000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_40048000_P_reg {1074036736 /* 0x40048000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_spi_40048000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_reg_IDX_0 1074036736
#define DT_N_S_soc_S_spi_40048000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_spi_40048000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_interrupts {18 /* 0x12 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_40048000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_interrupts_IDX_0 18
#define DT_N_S_soc_S_spi_40048000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_40048000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_status "disabled"
#define DT_N_S_soc_S_spi_40048000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_40048000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_40048000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_40048000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_40048000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_40048000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40048000, status, 0)
#define DT_N_S_soc_S_spi_40048000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40048000, status, 0)
#define DT_N_S_soc_S_spi_40048000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40048000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40048000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_P_status_LEN 1
#define DT_N_S_soc_S_spi_40048000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_compatible {"adi,max32-spi"}
#define DT_N_S_soc_S_spi_40048000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_compatible_IDX_0 "adi,max32-spi"
#define DT_N_S_soc_S_spi_40048000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-spi
#define DT_N_S_soc_S_spi_40048000_P_compatible_IDX_0_STRING_TOKEN adi_max32_spi
#define DT_N_S_soc_S_spi_40048000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_SPI
#define DT_N_S_soc_S_spi_40048000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40048000, compatible, 0)
#define DT_N_S_soc_S_spi_40048000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40048000, compatible, 0)
#define DT_N_S_soc_S_spi_40048000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40048000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40048000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_40048000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_spi_40048000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_spi_40048000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_clocks_IDX_0_VAL_bit 8
#define DT_N_S_soc_S_spi_40048000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_40048000, clocks, 0)
#define DT_N_S_soc_S_spi_40048000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_40048000, clocks, 0)
#define DT_N_S_soc_S_spi_40048000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_40048000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_40048000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_40048000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_40048000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_40048000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_40048000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_40048000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_40048000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi4a_miso_p1_2
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_PATH "/soc/pin-controller@40008000/spi4a_miso_p1_2"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FULL_NAME "spi4a_miso_p1_2"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FULL_NAME_UNQUOTED spi4a_miso_p1_2
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FULL_NAME_TOKEN spi4a_miso_p1_2
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FULL_NAME_UPPER_TOKEN SPI4A_MISO_P1_2

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_NODELABEL(fn) fn(spi4a_miso_p1_2)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi4a_miso_p1_2, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_ORD 55
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_ORD_STR_SORTABLE 00055

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_SUPPORTS_ORDS \
	59, /* /soc/spi@400be400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_EXISTS 1
#define DT_N_NODELABEL_spi4a_miso_p1_2 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_pinmux 529
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi4a_mosi_p1_1
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_PATH "/soc/pin-controller@40008000/spi4a_mosi_p1_1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FULL_NAME "spi4a_mosi_p1_1"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FULL_NAME_UNQUOTED spi4a_mosi_p1_1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FULL_NAME_TOKEN spi4a_mosi_p1_1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FULL_NAME_UPPER_TOKEN SPI4A_MOSI_P1_1

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_NODELABEL(fn) fn(spi4a_mosi_p1_1)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi4a_mosi_p1_1, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_ORD 56
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_ORD_STR_SORTABLE 00056

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_SUPPORTS_ORDS \
	59, /* /soc/spi@400be400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_EXISTS 1
#define DT_N_NODELABEL_spi4a_mosi_p1_1 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_pinmux 273
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi4a_sck_p1_3
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_PATH "/soc/pin-controller@40008000/spi4a_sck_p1_3"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FULL_NAME "spi4a_sck_p1_3"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FULL_NAME_UNQUOTED spi4a_sck_p1_3
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FULL_NAME_TOKEN spi4a_sck_p1_3
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FULL_NAME_UPPER_TOKEN SPI4A_SCK_P1_3

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_CHILD_IDX 14

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_NODELABEL(fn) fn(spi4a_sck_p1_3)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi4a_sck_p1_3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_ORD 57
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_ORD_STR_SORTABLE 00057

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_SUPPORTS_ORDS \
	59, /* /soc/spi@400be400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_EXISTS 1
#define DT_N_NODELABEL_spi4a_sck_p1_3 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_pinmux 785
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi4a_ss0_p1_0
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_PATH "/soc/pin-controller@40008000/spi4a_ss0_p1_0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FULL_NAME "spi4a_ss0_p1_0"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FULL_NAME_UNQUOTED spi4a_ss0_p1_0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FULL_NAME_TOKEN spi4a_ss0_p1_0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FULL_NAME_UPPER_TOKEN SPI4A_SS0_P1_0

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_CHILD_IDX 11

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_NODELABEL(fn) fn(spi4a_ss0_p1_0)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi4a_ss0_p1_0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_ORD 58
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_ORD_STR_SORTABLE 00058

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_SUPPORTS_ORDS \
	59, /* /soc/spi@400be400 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_EXISTS 1
#define DT_N_NODELABEL_spi4a_ss0_p1_0 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_pinmux 17
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@400be400
 *
 * Node identifier: DT_N_S_soc_S_spi_400be400
 *
 * Binding (compatible = adi,max32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/adi,max32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400be400_PATH "/soc/spi@400be400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400be400_FULL_NAME "spi@400be400"
#define DT_N_S_soc_S_spi_400be400_FULL_NAME_UNQUOTED spi@400be400
#define DT_N_S_soc_S_spi_400be400_FULL_NAME_TOKEN spi_400be400
#define DT_N_S_soc_S_spi_400be400_FULL_NAME_UPPER_TOKEN SPI_400BE400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_400be400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400be400_CHILD_IDX 32

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400be400_NODELABEL_NUM 2
#define DT_N_S_soc_S_spi_400be400_FOREACH_NODELABEL(fn) fn(spi4) fn(pmod_spi)
#define DT_N_S_soc_S_spi_400be400_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi4, __VA_ARGS__) fn(pmod_spi, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400be400_CHILD_NUM 0
#define DT_N_S_soc_S_spi_400be400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400be400_ORD 59
#define DT_N_S_soc_S_spi_400be400_ORD_STR_SORTABLE 00059

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400be400_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	55, /* /soc/pin-controller@40008000/spi4a_miso_p1_2 */ \
	56, /* /soc/pin-controller@40008000/spi4a_mosi_p1_1 */ \
	57, /* /soc/pin-controller@40008000/spi4a_sck_p1_3 */ \
	58, /* /soc/pin-controller@40008000/spi4a_ss0_p1_0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400be400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400be400_EXISTS 1
#define DT_N_INST_4_adi_max32_spi DT_N_S_soc_S_spi_400be400
#define DT_N_NODELABEL_spi4       DT_N_S_soc_S_spi_400be400
#define DT_N_NODELABEL_pmod_spi   DT_N_S_soc_S_spi_400be400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400be400_REG_NUM 1
#define DT_N_S_soc_S_spi_400be400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_REG_IDX_0_VAL_ADDRESS 1074521088 /* 0x400be400 */
#define DT_N_S_soc_S_spi_400be400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_400be400_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400be400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400be400_IRQ_NUM 1
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_VAL_irq 105
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_400be400_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_400be400_COMPAT_MATCHES_adi_max32_spi 1
#define DT_N_S_soc_S_spi_400be400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_400be400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_COMPAT_MODEL_IDX_0 "max32-spi"
#define DT_N_S_soc_S_spi_400be400_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_400be400_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_400be400_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3
#define DT_N_S_soc_S_spi_400be400_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400be400_P_reg {1074521088 /* 0x400be400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_400be400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_reg_IDX_0 1074521088
#define DT_N_S_soc_S_spi_400be400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_400be400_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_interrupts {105 /* 0x69 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_400be400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_interrupts_IDX_0 105
#define DT_N_S_soc_S_spi_400be400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_400be400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be400, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_status "disabled"
#define DT_N_S_soc_S_spi_400be400_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_spi_400be400_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_spi_400be400_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_spi_400be400_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_spi_400be400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_spi_400be400_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be400, status, 0)
#define DT_N_S_soc_S_spi_400be400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be400, status, 0)
#define DT_N_S_soc_S_spi_400be400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_status_LEN 1
#define DT_N_S_soc_S_spi_400be400_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_compatible {"adi,max32-spi"}
#define DT_N_S_soc_S_spi_400be400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_compatible_IDX_0 "adi,max32-spi"
#define DT_N_S_soc_S_spi_400be400_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-spi
#define DT_N_S_soc_S_spi_400be400_P_compatible_IDX_0_STRING_TOKEN adi_max32_spi
#define DT_N_S_soc_S_spi_400be400_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_SPI
#define DT_N_S_soc_S_spi_400be400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be400, compatible, 0)
#define DT_N_S_soc_S_spi_400be400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be400, compatible, 0)
#define DT_N_S_soc_S_spi_400be400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_400be400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_spi_400be400_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_spi_400be400_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_clocks_IDX_0_VAL_bit 17
#define DT_N_S_soc_S_spi_400be400_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be400, clocks, 0)
#define DT_N_S_soc_S_spi_400be400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be400, clocks, 0)
#define DT_N_S_soc_S_spi_400be400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_400be400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_400be400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_wakeup_source 0
#define DT_N_S_soc_S_spi_400be400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_400be400_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be400, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be400, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be400, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_400be400_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/timer@e000e010
 *
 * Node identifier: DT_N_S_soc_S_timer_e000e010
 *
 * Binding (compatible = arm,armv7m-systick):
 *   $ZEPHYR_BASE/dts/bindings/timer/arm,armv7m-systick.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_e000e010_PATH "/soc/timer@e000e010"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME "timer@e000e010"
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UNQUOTED timer@e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_TOKEN timer_e000e010
#define DT_N_S_soc_S_timer_e000e010_FULL_NAME_UPPER_TOKEN TIMER_E000E010

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_e000e010_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_e000e010_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_e000e010_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL(fn) fn(systick)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_NODELABEL_VARGS(fn, ...) fn(systick, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM 0
#define DT_N_S_soc_S_timer_e000e010_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_e000e010_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_e000e010_ORD 60
#define DT_N_S_soc_S_timer_e000e010_ORD_STR_SORTABLE 00060

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_e000e010_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_e000e010_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_e000e010_EXISTS 1
#define DT_N_INST_0_arm_armv7m_systick DT_N_S_soc_S_timer_e000e010
#define DT_N_NODELABEL_systick         DT_N_S_soc_S_timer_e000e010

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_e000e010_REG_NUM 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_ADDRESS 3758153744 /* 0xe000e010 */
#define DT_N_S_soc_S_timer_e000e010_REG_IDX_0_VAL_SIZE 16 /* 0x10 */
#define DT_N_S_soc_S_timer_e000e010_RANGES_NUM 0
#define DT_N_S_soc_S_timer_e000e010_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_e000e010_IRQ_NUM 0
#define DT_N_S_soc_S_timer_e000e010_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MATCHES_arm_armv7m_systick 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_VENDOR_IDX_0 "ARM Ltd."
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_COMPAT_MODEL_IDX_0 "armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_e000e010_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_e000e010_P_reg {3758153744 /* 0xe000e010 */, 16 /* 0x10 */}
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_0 3758153744
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_reg_IDX_1 16
#define DT_N_S_soc_S_timer_e000e010_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible {"arm,armv7m-systick"}
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0 "arm,armv7m-systick"
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UNQUOTED arm,armv7m-systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_TOKEN arm_armv7m_systick
#define DT_N_S_soc_S_timer_e000e010_P_compatible_IDX_0_STRING_UPPER_TOKEN ARM_ARMV7M_SYSTICK
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_e000e010, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_e000e010_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_e000e010_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source 0
#define DT_N_S_soc_S_timer_e000e010_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_e000e010_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/trng@4004d000
 *
 * Node identifier: DT_N_S_soc_S_trng_4004d000
 *
 * Binding (compatible = adi,max32-trng):
 *   $ZEPHYR_BASE/dts/bindings/rng/adi,max32-trng.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_trng_4004d000_PATH "/soc/trng@4004d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_trng_4004d000_FULL_NAME "trng@4004d000"
#define DT_N_S_soc_S_trng_4004d000_FULL_NAME_UNQUOTED trng@4004d000
#define DT_N_S_soc_S_trng_4004d000_FULL_NAME_TOKEN trng_4004d000
#define DT_N_S_soc_S_trng_4004d000_FULL_NAME_UPPER_TOKEN TRNG_4004D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_trng_4004d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_trng_4004d000_CHILD_IDX 12

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_trng_4004d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_trng_4004d000_FOREACH_NODELABEL(fn) fn(trng)
#define DT_N_S_soc_S_trng_4004d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(trng, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_trng_4004d000_CHILD_NUM 0
#define DT_N_S_soc_S_trng_4004d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_trng_4004d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_trng_4004d000_ORD 61
#define DT_N_S_soc_S_trng_4004d000_ORD_STR_SORTABLE 00061

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_trng_4004d000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_trng_4004d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_trng_4004d000_EXISTS 1
#define DT_N_INST_0_adi_max32_trng DT_N_S_soc_S_trng_4004d000
#define DT_N_NODELABEL_trng        DT_N_S_soc_S_trng_4004d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_trng_4004d000_REG_NUM 1
#define DT_N_S_soc_S_trng_4004d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_REG_IDX_0_VAL_ADDRESS 1074057216 /* 0x4004d000 */
#define DT_N_S_soc_S_trng_4004d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_trng_4004d000_RANGES_NUM 0
#define DT_N_S_soc_S_trng_4004d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_trng_4004d000_IRQ_NUM 0
#define DT_N_S_soc_S_trng_4004d000_IRQ_LEVEL 0
#define DT_N_S_soc_S_trng_4004d000_COMPAT_MATCHES_adi_max32_trng 1
#define DT_N_S_soc_S_trng_4004d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_trng_4004d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_COMPAT_MODEL_IDX_0 "max32-trng"
#define DT_N_S_soc_S_trng_4004d000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_trng_4004d000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_trng_4004d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_trng_4004d000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_trng_4004d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_trng_4004d000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng_4004d000, clocks, 0)
#define DT_N_S_soc_S_trng_4004d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng_4004d000, clocks, 0)
#define DT_N_S_soc_S_trng_4004d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng_4004d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng_4004d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_P_clocks_LEN 1
#define DT_N_S_soc_S_trng_4004d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_status "okay"
#define DT_N_S_soc_S_trng_4004d000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_trng_4004d000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_trng_4004d000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_trng_4004d000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_trng_4004d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_trng_4004d000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng_4004d000, status, 0)
#define DT_N_S_soc_S_trng_4004d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng_4004d000, status, 0)
#define DT_N_S_soc_S_trng_4004d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng_4004d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng_4004d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_P_status_LEN 1
#define DT_N_S_soc_S_trng_4004d000_P_status_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_compatible {"adi,max32-trng"}
#define DT_N_S_soc_S_trng_4004d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_compatible_IDX_0 "adi,max32-trng"
#define DT_N_S_soc_S_trng_4004d000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-trng
#define DT_N_S_soc_S_trng_4004d000_P_compatible_IDX_0_STRING_TOKEN adi_max32_trng
#define DT_N_S_soc_S_trng_4004d000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TRNG
#define DT_N_S_soc_S_trng_4004d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_trng_4004d000, compatible, 0)
#define DT_N_S_soc_S_trng_4004d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_trng_4004d000, compatible, 0)
#define DT_N_S_soc_S_trng_4004d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_trng_4004d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_trng_4004d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_trng_4004d000_P_compatible_LEN 1
#define DT_N_S_soc_S_trng_4004d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_reg {1074057216 /* 0x4004d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_trng_4004d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_reg_IDX_0 1074057216
#define DT_N_S_soc_S_trng_4004d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_trng_4004d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_trng_4004d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_wakeup_source 0
#define DT_N_S_soc_S_trng_4004d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_trng_4004d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_trng_4004d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/owm_io_p0_8
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_PATH "/soc/pin-controller@40008000/owm_io_p0_8"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FULL_NAME "owm_io_p0_8"
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FULL_NAME_UNQUOTED owm_io_p0_8
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FULL_NAME_TOKEN owm_io_p0_8
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FULL_NAME_UPPER_TOKEN OWM_IO_P0_8

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_CHILD_IDX 6

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_NODELABEL(fn) fn(owm_io_p0_8)
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_NODELABEL_VARGS(fn, ...) fn(owm_io_p0_8, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_ORD 62
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_ORD_STR_SORTABLE 00062

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_SUPPORTS_ORDS \
	64, /* /soc/w1@4003d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_EXISTS 1
#define DT_N_NODELABEL_owm_io_p0_8 DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_pinmux 2049
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/owm_pe_p0_7
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_PATH "/soc/pin-controller@40008000/owm_pe_p0_7"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FULL_NAME "owm_pe_p0_7"
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FULL_NAME_UNQUOTED owm_pe_p0_7
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FULL_NAME_TOKEN owm_pe_p0_7
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FULL_NAME_UPPER_TOKEN OWM_PE_P0_7

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_CHILD_IDX 5

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_NODELABEL(fn) fn(owm_pe_p0_7)
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_NODELABEL_VARGS(fn, ...) fn(owm_pe_p0_7, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_ORD 63
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_ORD_STR_SORTABLE 00063

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_SUPPORTS_ORDS \
	64, /* /soc/w1@4003d000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_EXISTS 1
#define DT_N_NODELABEL_owm_pe_p0_7 DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_pinmux 1793
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/w1@4003d000
 *
 * Node identifier: DT_N_S_soc_S_w1_4003d000
 *
 * Binding (compatible = adi,max32-w1):
 *   $ZEPHYR_BASE/dts/bindings/w1/adi,max32-w1.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_w1_4003d000_PATH "/soc/w1@4003d000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_w1_4003d000_FULL_NAME "w1@4003d000"
#define DT_N_S_soc_S_w1_4003d000_FULL_NAME_UNQUOTED w1@4003d000
#define DT_N_S_soc_S_w1_4003d000_FULL_NAME_TOKEN w1_4003d000
#define DT_N_S_soc_S_w1_4003d000_FULL_NAME_UPPER_TOKEN W1_4003D000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_w1_4003d000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_w1_4003d000_CHILD_IDX 38

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_w1_4003d000_NODELABEL_NUM 1
#define DT_N_S_soc_S_w1_4003d000_FOREACH_NODELABEL(fn) fn(w1)
#define DT_N_S_soc_S_w1_4003d000_FOREACH_NODELABEL_VARGS(fn, ...) fn(w1, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_w1_4003d000_CHILD_NUM 0
#define DT_N_S_soc_S_w1_4003d000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_w1_4003d000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_w1_4003d000_ORD 64
#define DT_N_S_soc_S_w1_4003d000_ORD_STR_SORTABLE 00064

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_w1_4003d000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	62, /* /soc/pin-controller@40008000/owm_io_p0_8 */ \
	63, /* /soc/pin-controller@40008000/owm_pe_p0_7 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_w1_4003d000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_w1_4003d000_EXISTS 1
#define DT_N_INST_0_adi_max32_w1 DT_N_S_soc_S_w1_4003d000
#define DT_N_NODELABEL_w1        DT_N_S_soc_S_w1_4003d000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_w1_4003d000_REG_NUM 1
#define DT_N_S_soc_S_w1_4003d000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_REG_IDX_0_VAL_ADDRESS 1073991680 /* 0x4003d000 */
#define DT_N_S_soc_S_w1_4003d000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_w1_4003d000_RANGES_NUM 0
#define DT_N_S_soc_S_w1_4003d000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_w1_4003d000_IRQ_NUM 1
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_VAL_irq 67
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_w1_4003d000_IRQ_LEVEL 1
#define DT_N_S_soc_S_w1_4003d000_COMPAT_MATCHES_adi_max32_w1 1
#define DT_N_S_soc_S_w1_4003d000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_w1_4003d000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_COMPAT_MODEL_IDX_0 "max32-w1"
#define DT_N_S_soc_S_w1_4003d000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_NUM 1
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8
#define DT_N_S_soc_S_w1_4003d000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7

/* Generic property macros: */
#define DT_N_S_soc_S_w1_4003d000_P_reg {1073991680 /* 0x4003d000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_w1_4003d000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_reg_IDX_0 1073991680
#define DT_N_S_soc_S_w1_4003d000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_w1_4003d000_P_reg_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_w1_4003d000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_w1_4003d000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_clocks_IDX_0_VAL_bit 13
#define DT_N_S_soc_S_w1_4003d000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_w1_4003d000, clocks, 0)
#define DT_N_S_soc_S_w1_4003d000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_w1_4003d000, clocks, 0)
#define DT_N_S_soc_S_w1_4003d000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_w1_4003d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_w1_4003d000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_clocks_LEN 1
#define DT_N_S_soc_S_w1_4003d000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_interrupts {67 /* 0x43 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_w1_4003d000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_interrupts_IDX_0 67
#define DT_N_S_soc_S_w1_4003d000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_w1_4003d000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 1)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 1)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_w1_4003d000, pinctrl_0, 1, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_LEN 2
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_names, 0)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_names, 0)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_w1_4003d000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_w1_4003d000_P_pinctrl_names_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_long_line_mode 0
#define DT_N_S_soc_S_w1_4003d000_P_long_line_mode_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_active_pullup 0
#define DT_N_S_soc_S_w1_4003d000_P_active_pullup_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_status "disabled"
#define DT_N_S_soc_S_w1_4003d000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_w1_4003d000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_w1_4003d000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_w1_4003d000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_w1_4003d000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_w1_4003d000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_w1_4003d000, status, 0)
#define DT_N_S_soc_S_w1_4003d000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_w1_4003d000, status, 0)
#define DT_N_S_soc_S_w1_4003d000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_w1_4003d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_w1_4003d000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_status_LEN 1
#define DT_N_S_soc_S_w1_4003d000_P_status_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_compatible {"adi,max32-w1"}
#define DT_N_S_soc_S_w1_4003d000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_compatible_IDX_0 "adi,max32-w1"
#define DT_N_S_soc_S_w1_4003d000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-w1
#define DT_N_S_soc_S_w1_4003d000_P_compatible_IDX_0_STRING_TOKEN adi_max32_w1
#define DT_N_S_soc_S_w1_4003d000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_W1
#define DT_N_S_soc_S_w1_4003d000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_w1_4003d000, compatible, 0)
#define DT_N_S_soc_S_w1_4003d000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_w1_4003d000, compatible, 0)
#define DT_N_S_soc_S_w1_4003d000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_w1_4003d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_w1_4003d000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_w1_4003d000_P_compatible_LEN 1
#define DT_N_S_soc_S_w1_4003d000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_w1_4003d000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_wakeup_source 0
#define DT_N_S_soc_S_w1_4003d000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_w1_4003d000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_w1_4003d000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40003000
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40003000
 *
 * Binding (compatible = adi,max32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/adi,max32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40003000_PATH "/soc/watchdog@40003000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME "watchdog@40003000"
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME_UNQUOTED watchdog@40003000
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME_TOKEN watchdog_40003000
#define DT_N_S_soc_S_watchdog_40003000_FULL_NAME_UPPER_TOKEN WATCHDOG_40003000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40003000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_40003000_CHILD_IDX 13

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_40003000_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_NODELABEL(fn) fn(wdt0)
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_40003000_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40003000_ORD 65
#define DT_N_S_soc_S_watchdog_40003000_ORD_STR_SORTABLE 00065

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40003000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40003000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40003000_EXISTS 1
#define DT_N_INST_0_adi_max32_watchdog DT_N_S_soc_S_watchdog_40003000
#define DT_N_NODELABEL_wdt0            DT_N_S_soc_S_watchdog_40003000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40003000_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_ADDRESS 1073754112 /* 0x40003000 */
#define DT_N_S_soc_S_watchdog_40003000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40003000_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40003000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40003000_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_irq 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_watchdog_40003000_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MATCHES_adi_max32_watchdog 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_COMPAT_MODEL_IDX_0 "max32-watchdog"
#define DT_N_S_soc_S_watchdog_40003000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40003000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40003000_P_reg {1073754112 /* 0x40003000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_0 1073754112
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40003000_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_IDX_0_VAL_bit 27
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, clocks, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40003000, clocks, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40003000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clock_source 0
#define DT_N_S_soc_S_watchdog_40003000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_watchdog_40003000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status "disabled"
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40003000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_40003000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, status, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40003000, status, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40003000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible {"adi,max32-watchdog"}
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0 "adi,max32-watchdog"
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-watchdog
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_STRING_TOKEN adi_max32_watchdog
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_WATCHDOG
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40003000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40003000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts {1 /* 0x1 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_0 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_40003000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40003000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_40003000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/watchdog@40080800
 *
 * Node identifier: DT_N_S_soc_S_watchdog_40080800
 *
 * Binding (compatible = adi,max32-watchdog):
 *   $ZEPHYR_BASE/dts/bindings/watchdog/adi,max32-watchdog.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_watchdog_40080800_PATH "/soc/watchdog@40080800"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_watchdog_40080800_FULL_NAME "watchdog@40080800"
#define DT_N_S_soc_S_watchdog_40080800_FULL_NAME_UNQUOTED watchdog@40080800
#define DT_N_S_soc_S_watchdog_40080800_FULL_NAME_TOKEN watchdog_40080800
#define DT_N_S_soc_S_watchdog_40080800_FULL_NAME_UPPER_TOKEN WATCHDOG_40080800

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_watchdog_40080800_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_watchdog_40080800_CHILD_IDX 35

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_watchdog_40080800_NODELABEL_NUM 1
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_NODELABEL(fn) fn(wdt1)
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_NODELABEL_VARGS(fn, ...) fn(wdt1, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_watchdog_40080800_CHILD_NUM 0
#define DT_N_S_soc_S_watchdog_40080800_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_watchdog_40080800_ORD 66
#define DT_N_S_soc_S_watchdog_40080800_ORD_STR_SORTABLE 00066

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_watchdog_40080800_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_watchdog_40080800_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_watchdog_40080800_EXISTS 1
#define DT_N_INST_1_adi_max32_watchdog DT_N_S_soc_S_watchdog_40080800
#define DT_N_NODELABEL_wdt1            DT_N_S_soc_S_watchdog_40080800

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_watchdog_40080800_REG_NUM 1
#define DT_N_S_soc_S_watchdog_40080800_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_REG_IDX_0_VAL_ADDRESS 1074268160 /* 0x40080800 */
#define DT_N_S_soc_S_watchdog_40080800_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_watchdog_40080800_RANGES_NUM 0
#define DT_N_S_soc_S_watchdog_40080800_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_watchdog_40080800_IRQ_NUM 1
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_VAL_irq 57
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_watchdog_40080800_IRQ_LEVEL 1
#define DT_N_S_soc_S_watchdog_40080800_COMPAT_MATCHES_adi_max32_watchdog 1
#define DT_N_S_soc_S_watchdog_40080800_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_watchdog_40080800_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_COMPAT_MODEL_IDX_0 "max32-watchdog"
#define DT_N_S_soc_S_watchdog_40080800_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_watchdog_40080800_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_watchdog_40080800_P_reg {1074268160 /* 0x40080800 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_watchdog_40080800_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_reg_IDX_0 1074268160
#define DT_N_S_soc_S_watchdog_40080800_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_reg_IDX_1 1024
#define DT_N_S_soc_S_watchdog_40080800_P_reg_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_IDX_0_VAL_offset 2
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_IDX_0_VAL_bit 1
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40080800, clocks, 0)
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40080800, clocks, 0)
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40080800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40080800, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_LEN 1
#define DT_N_S_soc_S_watchdog_40080800_P_clocks_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clock_source 2
#define DT_N_S_soc_S_watchdog_40080800_P_clock_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_40080800_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clock_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_status "disabled"
#define DT_N_S_soc_S_watchdog_40080800_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_watchdog_40080800_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_watchdog_40080800_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_watchdog_40080800_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_watchdog_40080800_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_watchdog_40080800_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40080800, status, 0)
#define DT_N_S_soc_S_watchdog_40080800_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40080800, status, 0)
#define DT_N_S_soc_S_watchdog_40080800_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40080800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40080800, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_P_status_LEN 1
#define DT_N_S_soc_S_watchdog_40080800_P_status_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_compatible {"adi,max32-watchdog"}
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_IDX_0 "adi,max32-watchdog"
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-watchdog
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_IDX_0_STRING_TOKEN adi_max32_watchdog
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_WATCHDOG
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_watchdog_40080800, compatible, 0)
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_watchdog_40080800, compatible, 0)
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_watchdog_40080800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_watchdog_40080800, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_LEN 1
#define DT_N_S_soc_S_watchdog_40080800_P_compatible_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_interrupts {57 /* 0x39 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_watchdog_40080800_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_interrupts_IDX_0 57
#define DT_N_S_soc_S_watchdog_40080800_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_watchdog_40080800_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_watchdog_40080800_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_wakeup_source 0
#define DT_N_S_soc_S_watchdog_40080800_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_watchdog_40080800_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_watchdog_40080800_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash_controller@40029000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40029000
 *
 * Binding (compatible = adi,max32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/adi,max32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40029000_PATH "/soc/flash_controller@40029000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40029000_FULL_NAME "flash_controller@40029000"
#define DT_N_S_soc_S_flash_controller_40029000_FULL_NAME_UNQUOTED flash_controller@40029000
#define DT_N_S_soc_S_flash_controller_40029000_FULL_NAME_TOKEN flash_controller_40029000
#define DT_N_S_soc_S_flash_controller_40029000_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_40029000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40029000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40029000_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40029000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_NODELABEL(fn) fn(flc0)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flc0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40029000_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40029000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40029000_ORD 67
#define DT_N_S_soc_S_flash_controller_40029000_ORD_STR_SORTABLE 00067

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40029000_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40029000_SUPPORTS_ORDS \
	68, /* /soc/flash_controller@40029000/flash@10000000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40029000_EXISTS 1
#define DT_N_INST_0_adi_max32_flash_controller DT_N_S_soc_S_flash_controller_40029000
#define DT_N_NODELABEL_flc0                    DT_N_S_soc_S_flash_controller_40029000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40029000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40029000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_REG_IDX_0_VAL_ADDRESS 1073909760 /* 0x40029000 */
#define DT_N_S_soc_S_flash_controller_40029000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_40029000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40029000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40029000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40029000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40029000_COMPAT_MATCHES_adi_max32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40029000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_flash_controller_40029000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_COMPAT_MODEL_IDX_0 "max32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40029000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40029000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40029000_P_reg {1073909760 /* 0x40029000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_40029000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_reg_IDX_0 1073909760
#define DT_N_S_soc_S_flash_controller_40029000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_40029000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_status "okay"
#define DT_N_S_soc_S_flash_controller_40029000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_flash_controller_40029000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_flash_controller_40029000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_flash_controller_40029000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_flash_controller_40029000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_flash_controller_40029000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40029000, status, 0)
#define DT_N_S_soc_S_flash_controller_40029000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029000, status, 0)
#define DT_N_S_soc_S_flash_controller_40029000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_P_status_LEN 1
#define DT_N_S_soc_S_flash_controller_40029000_P_status_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible {"adi,max32-flash-controller"}
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_IDX_0 "adi,max32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-flash-controller
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_IDX_0_STRING_TOKEN adi_max32_flash_controller
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40029000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40029000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40029000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40029000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40029000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash_controller@40029000/flash@10000000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_PATH "/soc/flash_controller@40029000/flash@10000000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FULL_NAME "flash@10000000"
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FULL_NAME_UNQUOTED flash@10000000
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FULL_NAME_TOKEN flash_10000000
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FULL_NAME_UPPER_TOKEN FLASH_10000000

/* Node parent (/soc/flash_controller@40029000) identifier: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_PARENT DT_N_S_soc_S_flash_controller_40029000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_NODELABEL(fn) fn(flash0)
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40029000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_ORD 68
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_ORD_STR_SORTABLE 00068

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_REQUIRES_ORDS \
	67, /* /soc/flash_controller@40029000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_EXISTS 1
#define DT_N_INST_0_soc_nv_flash DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000
#define DT_N_NODELABEL_flash0    DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_REG_IDX_0_VAL_ADDRESS 268435456 /* 0x10000000 */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_REG_IDX_0_VAL_SIZE 3145728 /* 0x300000 */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_erase_block_size 16384
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_write_block_size 16
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_reg {268435456 /* 0x10000000 */, 3145728 /* 0x300000 */}
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_reg_IDX_0 268435456
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_reg_IDX_1 3145728
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash_controller@40029400
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40029400
 *
 * Binding (compatible = adi,max32-flash-controller):
 *   $ZEPHYR_BASE/dts/bindings/flash_controller/adi,max32-flash-controller.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40029400_PATH "/soc/flash_controller@40029400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40029400_FULL_NAME "flash_controller@40029400"
#define DT_N_S_soc_S_flash_controller_40029400_FULL_NAME_UNQUOTED flash_controller@40029400
#define DT_N_S_soc_S_flash_controller_40029400_FULL_NAME_TOKEN flash_controller_40029400
#define DT_N_S_soc_S_flash_controller_40029400_FULL_NAME_UPPER_TOKEN FLASH_CONTROLLER_40029400

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_flash_controller_40029400_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40029400_CHILD_IDX 27

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40029400_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_NODELABEL(fn) fn(flc1)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_NODELABEL_VARGS(fn, ...) fn(flc1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40029400_CHILD_NUM 1
#define DT_N_S_soc_S_flash_controller_40029400_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40029400_ORD 69
#define DT_N_S_soc_S_flash_controller_40029400_ORD_STR_SORTABLE 00069

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40029400_REQUIRES_ORDS \
	4, /* /soc */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40029400_SUPPORTS_ORDS \
	70, /* /soc/flash_controller@40029400/flash@10080000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40029400_EXISTS 1
#define DT_N_INST_1_adi_max32_flash_controller DT_N_S_soc_S_flash_controller_40029400
#define DT_N_NODELABEL_flc1                    DT_N_S_soc_S_flash_controller_40029400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40029400_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40029400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_REG_IDX_0_VAL_ADDRESS 1073910784 /* 0x40029400 */
#define DT_N_S_soc_S_flash_controller_40029400_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_flash_controller_40029400_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40029400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40029400_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40029400_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40029400_COMPAT_MATCHES_adi_max32_flash_controller 1
#define DT_N_S_soc_S_flash_controller_40029400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_flash_controller_40029400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_COMPAT_MODEL_IDX_0 "max32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40029400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40029400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40029400_P_reg {1073910784 /* 0x40029400 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_flash_controller_40029400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_reg_IDX_0 1073910784
#define DT_N_S_soc_S_flash_controller_40029400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_reg_IDX_1 1024
#define DT_N_S_soc_S_flash_controller_40029400_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_status "okay"
#define DT_N_S_soc_S_flash_controller_40029400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_flash_controller_40029400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_flash_controller_40029400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_flash_controller_40029400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_flash_controller_40029400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_flash_controller_40029400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40029400, status, 0)
#define DT_N_S_soc_S_flash_controller_40029400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029400, status, 0)
#define DT_N_S_soc_S_flash_controller_40029400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_P_status_LEN 1
#define DT_N_S_soc_S_flash_controller_40029400_P_status_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible {"adi,max32-flash-controller"}
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_IDX_0 "adi,max32-flash-controller"
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-flash-controller
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_IDX_0_STRING_TOKEN adi_max32_flash_controller
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_FLASH_CONTROLLER
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40029400, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029400, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40029400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40029400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40029400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40029400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/flash_controller@40029400/flash@10080000
 *
 * Node identifier: DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000
 *
 * Binding (compatible = soc-nv-flash):
 *   $ZEPHYR_BASE/dts/bindings/mtd/soc-nv-flash.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_PATH "/soc/flash_controller@40029400/flash@10080000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FULL_NAME "flash@10080000"
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FULL_NAME_UNQUOTED flash@10080000
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FULL_NAME_TOKEN flash_10080000
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FULL_NAME_UPPER_TOKEN FLASH_10080000

/* Node parent (/soc/flash_controller@40029400) identifier: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_PARENT DT_N_S_soc_S_flash_controller_40029400

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_NODELABEL_NUM 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_NODELABEL(fn) fn(flash1)
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_NODELABEL_VARGS(fn, ...) fn(flash1, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_flash_controller_40029400) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_CHILD_NUM 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_ORD 70
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_ORD_STR_SORTABLE 00070

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_REQUIRES_ORDS \
	69, /* /soc/flash_controller@40029400 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_EXISTS 1
#define DT_N_INST_1_soc_nv_flash DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000
#define DT_N_NODELABEL_flash1    DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_REG_NUM 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_REG_IDX_0_VAL_ADDRESS 268959744 /* 0x10080000 */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_REG_IDX_0_VAL_SIZE 262144 /* 0x40000 */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_RANGES_NUM 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_IRQ_NUM 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_IRQ_LEVEL 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_COMPAT_MATCHES_soc_nv_flash 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_erase_block_size 16384
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_erase_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_write_block_size 16
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_write_block_size_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible {"soc-nv-flash"}
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_IDX_0 "soc-nv-flash"
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_IDX_0_STRING_UNQUOTED soc-nv-flash
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_IDX_0_STRING_TOKEN soc_nv_flash
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_IDX_0_STRING_UPPER_TOKEN SOC_NV_FLASH
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, compatible, 0)
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_LEN 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_reg {268959744 /* 0x10080000 */, 262144 /* 0x40000 */}
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_reg_IDX_0 268959744
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_reg_IDX_1 262144
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_reg_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_wakeup_source 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/gpio@4000c000
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000
 *
 * Binding (compatible = adi,max32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/adi,max32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_PATH "/soc/pin-controller@40008000/gpio@4000c000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FULL_NAME "gpio@4000c000"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FULL_NAME_UNQUOTED gpio@4000c000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FULL_NAME_TOKEN gpio_4000c000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FULL_NAME_UPPER_TOKEN GPIO_4000C000

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_CHILD_IDX 4

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_NODELABEL(fn) fn(gpio4)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio4, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_ORD 71
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_ORD_STR_SORTABLE 00071

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_REQUIRES_ORDS \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_EXISTS 1
#define DT_N_INST_4_adi_max32_gpio DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000
#define DT_N_NODELABEL_gpio4       DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_REG_IDX_0_VAL_ADDRESS 1073790976 /* 0x4000c000 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_REG_IDX_0_VAL_SIZE 32 /* 0x20 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_VAL_irq 54
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_IRQ_LEVEL 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_COMPAT_MATCHES_adi_max32_gpio 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_COMPAT_MODEL_IDX_0 "max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_reg {1073790976 /* 0x4000c000 */, 32 /* 0x20 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_reg_IDX_0 1073790976
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_reg_IDX_1 32
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible {"adi,max32-gpio"}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_IDX_0 "adi,max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_IDX_0_STRING_TOKEN adi_max32_gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GPIO
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_interrupts {54 /* 0x36 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_interrupts_IDX_0 54
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/gpio@40080400
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400
 *
 * Binding (compatible = adi,max32-gpio):
 *   $ZEPHYR_BASE/dts/bindings/gpio/adi,max32-gpio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_PATH "/soc/pin-controller@40008000/gpio@40080400"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FULL_NAME "gpio@40080400"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FULL_NAME_UNQUOTED gpio@40080400
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FULL_NAME_TOKEN gpio_40080400
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FULL_NAME_UPPER_TOKEN GPIO_40080400

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_CHILD_IDX 3

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_NODELABEL(fn) fn(gpio3)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_NODELABEL_VARGS(fn, ...) fn(gpio3, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_ORD 72
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_ORD_STR_SORTABLE 00072

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_REQUIRES_ORDS \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_EXISTS 1
#define DT_N_INST_3_adi_max32_gpio DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400
#define DT_N_NODELABEL_gpio3       DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_REG_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_REG_IDX_0_VAL_ADDRESS 1074267136 /* 0x40080400 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_REG_IDX_0_VAL_SIZE 512 /* 0x200 */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_VAL_irq 58
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_IRQ_LEVEL 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_COMPAT_MATCHES_adi_max32_gpio 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_COMPAT_MODEL_IDX_0 "max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_reg {1074267136 /* 0x40080400 */, 512 /* 0x200 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_reg_IDX_0 1074267136
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_reg_IDX_1 512
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_reg_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_gpio_controller 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_gpio_controller_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_ngpios 32
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_ngpios_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, status, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_status_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible {"adi,max32-gpio"}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_IDX_0 "adi,max32-gpio"
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_IDX_0_STRING_TOKEN adi_max32_gpio
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_GPIO
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, compatible, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_compatible_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_interrupts {58 /* 0x3a */, 0 /* 0x0 */}
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_interrupts_IDX_0 58
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_IDX_0_VAL_offset 2
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_IDX_0_VAL_bit 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, clocks, 0)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_LEN 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_clocks_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_wakeup_source 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi3a_miso_p0_20
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_PATH "/soc/pin-controller@40008000/spi3a_miso_p0_20"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FULL_NAME "spi3a_miso_p0_20"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FULL_NAME_UNQUOTED spi3a_miso_p0_20
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FULL_NAME_TOKEN spi3a_miso_p0_20
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FULL_NAME_UPPER_TOKEN SPI3A_MISO_P0_20

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_CHILD_IDX 9

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_NODELABEL(fn) fn(spi3a_miso_p0_20)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3a_miso_p0_20, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_ORD 73
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_ORD_STR_SORTABLE 00073

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_SUPPORTS_ORDS \
	77, /* /soc/spi@400be000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_EXISTS 1
#define DT_N_NODELABEL_spi3a_miso_p0_20 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_pinmux 5121
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi3a_mosi_p0_21
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_PATH "/soc/pin-controller@40008000/spi3a_mosi_p0_21"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FULL_NAME "spi3a_mosi_p0_21"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FULL_NAME_UNQUOTED spi3a_mosi_p0_21
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FULL_NAME_TOKEN spi3a_mosi_p0_21
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FULL_NAME_UPPER_TOKEN SPI3A_MOSI_P0_21

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_CHILD_IDX 10

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_NODELABEL(fn) fn(spi3a_mosi_p0_21)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3a_mosi_p0_21, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_ORD 74
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_ORD_STR_SORTABLE 00074

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_SUPPORTS_ORDS \
	77, /* /soc/spi@400be000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_EXISTS 1
#define DT_N_NODELABEL_spi3a_mosi_p0_21 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_pinmux 5377
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi3a_sck_p0_16
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_PATH "/soc/pin-controller@40008000/spi3a_sck_p0_16"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FULL_NAME "spi3a_sck_p0_16"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FULL_NAME_UNQUOTED spi3a_sck_p0_16
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FULL_NAME_TOKEN spi3a_sck_p0_16
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FULL_NAME_UPPER_TOKEN SPI3A_SCK_P0_16

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_CHILD_IDX 7

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_NODELABEL(fn) fn(spi3a_sck_p0_16)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3a_sck_p0_16, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_ORD 75
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_ORD_STR_SORTABLE 00075

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_SUPPORTS_ORDS \
	77, /* /soc/spi@400be000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_EXISTS 1
#define DT_N_NODELABEL_spi3a_sck_p0_16 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_pinmux 4097
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/pin-controller@40008000/spi3a_ss0_p0_19
 *
 * Node identifier: DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_PATH "/soc/pin-controller@40008000/spi3a_ss0_p0_19"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FULL_NAME "spi3a_ss0_p0_19"
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FULL_NAME_UNQUOTED spi3a_ss0_p0_19
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FULL_NAME_TOKEN spi3a_ss0_p0_19
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FULL_NAME_UPPER_TOKEN SPI3A_SS0_P0_19

/* Node parent (/soc/pin-controller@40008000) identifier: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_PARENT DT_N_S_soc_S_pin_controller_40008000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_CHILD_IDX 8

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_NODELABEL_NUM 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_NODELABEL(fn) fn(spi3a_ss0_p0_19)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3a_ss0_p0_19, __VA_ARGS__)
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_CHILD_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_ORD 76
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_ORD_STR_SORTABLE 00076

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_REQUIRES_ORDS \
	9, /* /soc/pin-controller@40008000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_SUPPORTS_ORDS \
	77, /* /soc/spi@400be000 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_EXISTS 1
#define DT_N_NODELABEL_spi3a_ss0_p0_19 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_REG_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_RANGES_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_IRQ_NUM 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_IRQ_LEVEL 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_pinmux 4865
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_pinmux_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_power_source 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_power_source_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_power_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_power_source_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_power_source_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_drive_strength 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_drive_strength_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_drive_strength_IDX_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_drive_strength_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_drive_strength_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_bias_disable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_bias_disable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_bias_pull_up 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_bias_pull_up_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_bias_pull_down 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_bias_pull_down_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_input_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_input_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_output_enable 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_output_enable_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_output_low 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_output_low_EXISTS 1
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_output_high 0
#define DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19_P_output_high_EXISTS 1

/*
 * Devicetree node: /soc/spi@400be000
 *
 * Node identifier: DT_N_S_soc_S_spi_400be000
 *
 * Binding (compatible = adi,max32-spi):
 *   $ZEPHYR_BASE/dts/bindings/spi/adi,max32-spi.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400be000_PATH "/soc/spi@400be000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400be000_FULL_NAME "spi@400be000"
#define DT_N_S_soc_S_spi_400be000_FULL_NAME_UNQUOTED spi@400be000
#define DT_N_S_soc_S_spi_400be000_FULL_NAME_TOKEN spi_400be000
#define DT_N_S_soc_S_spi_400be000_FULL_NAME_UPPER_TOKEN SPI_400BE000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_spi_400be000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400be000_CHILD_IDX 31

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400be000_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_400be000_FOREACH_NODELABEL(fn) fn(spi3)
#define DT_N_S_soc_S_spi_400be000_FOREACH_NODELABEL_VARGS(fn, ...) fn(spi3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400be000_CHILD_NUM 1
#define DT_N_S_soc_S_spi_400be000_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400be000_ORD 77
#define DT_N_S_soc_S_spi_400be000_ORD_STR_SORTABLE 00077

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400be000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */ \
	73, /* /soc/pin-controller@40008000/spi3a_miso_p0_20 */ \
	74, /* /soc/pin-controller@40008000/spi3a_mosi_p0_21 */ \
	75, /* /soc/pin-controller@40008000/spi3a_sck_p0_16 */ \
	76, /* /soc/pin-controller@40008000/spi3a_ss0_p0_19 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400be000_SUPPORTS_ORDS \
	78, /* /soc/spi@400be000/adin1110@0 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400be000_EXISTS 1
#define DT_N_INST_0_adi_max32_spi DT_N_S_soc_S_spi_400be000
#define DT_N_NODELABEL_spi3       DT_N_S_soc_S_spi_400be000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400be000_REG_NUM 1
#define DT_N_S_soc_S_spi_400be000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_REG_IDX_0_VAL_ADDRESS 1074520064 /* 0x400be000 */
#define DT_N_S_soc_S_spi_400be000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_spi_400be000_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400be000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400be000_IRQ_NUM 1
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_VAL_irq 56
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_spi_400be000_IRQ_LEVEL 1
#define DT_N_S_soc_S_spi_400be000_COMPAT_MATCHES_adi_max32_spi 1
#define DT_N_S_soc_S_spi_400be000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_400be000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_COMPAT_MODEL_IDX_0 "max32-spi"
#define DT_N_S_soc_S_spi_400be000_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NUM 1
#define DT_N_S_soc_S_spi_400be000_PINCTRL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_PINCTRL_IDX_0_TOKEN default
#define DT_N_S_soc_S_spi_400be000_PINCTRL_IDX_0_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NAME_default_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NAME_default_IDX 0
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NAME_default_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NAME_default_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NAME_default_IDX_2_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16
#define DT_N_S_soc_S_spi_400be000_PINCTRL_NAME_default_IDX_3_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400be000_P_reg {1074520064 /* 0x400be000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_spi_400be000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_reg_IDX_0 1074520064
#define DT_N_S_soc_S_spi_400be000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_spi_400be000_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_interrupts {56 /* 0x38 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_spi_400be000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_interrupts_IDX_0 56
#define DT_N_S_soc_S_spi_400be000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_spi_400be000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_0 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_1 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_1_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_2 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_2_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_3 DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_3_PH DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 0) \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 1) \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 2) \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 3)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000, pinctrl_0, 3, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_LEN 4
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_status "okay"
#define DT_N_S_soc_S_spi_400be000_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_400be000_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_400be000_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_400be000_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_400be000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_400be000_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000, status, 0)
#define DT_N_S_soc_S_spi_400be000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000, status, 0)
#define DT_N_S_soc_S_spi_400be000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_status_LEN 1
#define DT_N_S_soc_S_spi_400be000_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_compatible {"adi,max32-spi"}
#define DT_N_S_soc_S_spi_400be000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_compatible_IDX_0 "adi,max32-spi"
#define DT_N_S_soc_S_spi_400be000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-spi
#define DT_N_S_soc_S_spi_400be000_P_compatible_IDX_0_STRING_TOKEN adi_max32_spi
#define DT_N_S_soc_S_spi_400be000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_SPI
#define DT_N_S_soc_S_spi_400be000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_400be000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_spi_400be000_P_clocks_IDX_0_VAL_offset 1
#define DT_N_S_soc_S_spi_400be000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_clocks_IDX_0_VAL_bit 16
#define DT_N_S_soc_S_spi_400be000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000, clocks, 0)
#define DT_N_S_soc_S_spi_400be000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000, clocks, 0)
#define DT_N_S_soc_S_spi_400be000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_clocks_LEN 1
#define DT_N_S_soc_S_spi_400be000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_400be000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_wakeup_source 0
#define DT_N_S_soc_S_spi_400be000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_400be000_P_zephyr_pm_device_runtime_auto_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names {"default"}
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_IDX_0 "default"
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_IDX_0_STRING_UNQUOTED default
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_IDX_0_STRING_TOKEN default
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_IDX_0_STRING_UPPER_TOKEN DEFAULT
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000, pinctrl_names, 0)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000, pinctrl_names, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_LEN 1
#define DT_N_S_soc_S_spi_400be000_P_pinctrl_names_EXISTS 1

/*
 * Devicetree node: /soc/spi@400be000/adin1110@0
 *
 * Node identifier: DT_N_S_soc_S_spi_400be000_S_adin1110_0
 *
 * Binding (compatible = adi,adin1110):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/adi,adin1110.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_PATH "/soc/spi@400be000/adin1110@0"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FULL_NAME "adin1110@0"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FULL_NAME_UNQUOTED adin1110@0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FULL_NAME_TOKEN adin1110_0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FULL_NAME_UPPER_TOKEN ADIN1110_0

/* Node parent (/soc/spi@400be000) identifier: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_PARENT DT_N_S_soc_S_spi_400be000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_NODELABEL_NUM 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_NODELABEL(fn) fn(adin1110)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_NODELABEL_VARGS(fn, ...) fn(adin1110, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_CHILD_NUM 2
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_CHILD_NUM_STATUS_OKAY 2
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_ORD 78
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_ORD_STR_SORTABLE 00078

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_REQUIRES_ORDS \
	20, /* /soc/pin-controller@40008000/gpio@40008000 */ \
	77, /* /soc/spi@400be000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_SUPPORTS_ORDS \
	79, /* /soc/spi@400be000/adin1110@0/port1 */ \
	80, /* /soc/spi@400be000/adin1110@0/mdio */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_EXISTS 1
#define DT_N_INST_0_adi_adin1110 DT_N_S_soc_S_spi_400be000_S_adin1110_0
#define DT_N_NODELABEL_adin1110  DT_N_S_soc_S_spi_400be000_S_adin1110_0

/* Bus info (controller: '/soc/spi@400be000', type: '['spi']') */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_BUS_spi 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_BUS DT_N_S_soc_S_spi_400be000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_REG_NUM 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_REG_IDX_0_VAL_ADDRESS 0 /* 0x0 */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_IRQ_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_COMPAT_MATCHES_adi_adin1110 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_COMPAT_MODEL_IDX_0 "adin1110"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_IDX_0_VAL_pin 17
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_IDX_0_VAL_flags 257
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, int_gpios, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, int_gpios, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, int_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, int_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_LEN 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_int_gpios_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_IDX_0_PH DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_IDX_0_VAL_pin 15
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_IDX_0_VAL_pin_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_IDX_0_VAL_flags 257
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_IDX_0_VAL_flags_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, reset_gpios, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, reset_gpios, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, reset_gpios, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_LEN 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reset_gpios_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_oa 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_oa_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_oa_protection 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_oa_protection_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reg {0 /* 0x0 */}
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reg_IDX_0 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_max_frequency 25000000
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_max_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_duplex 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_duplex_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_duplex_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_duplex_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_duplex_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_frame_format 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_frame_format_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_frame_format_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_frame_format_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_frame_format_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_cpol 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_cpol_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_cpha 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_cpha_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_hold_cs 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_spi_hold_cs_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status "okay"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_STRING_UNQUOTED okay
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_STRING_TOKEN okay
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_STRING_UPPER_TOKEN OKAY
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_IDX_0 "okay"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_IDX_0_ENUM_IDX 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_IDX_0_ENUM_VAL_okay_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, status, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, status, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_LEN 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_status_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible {"adi,adin1110"}
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_IDX_0 "adi,adin1110"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_IDX_0_STRING_UNQUOTED adi,adin1110
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_IDX_0_STRING_TOKEN adi_adin1110
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADIN1110
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_wakeup_source 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@400be000/adin1110@0/port1
 *
 * Node identifier: DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_PATH "/soc/spi@400be000/adin1110@0/port1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FULL_NAME "port1"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FULL_NAME_UNQUOTED port1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FULL_NAME_TOKEN port1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FULL_NAME_UPPER_TOKEN PORT1

/* Node parent (/soc/spi@400be000/adin1110@0) identifier: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_PARENT DT_N_S_soc_S_spi_400be000_S_adin1110_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_NODELABEL_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_CHILD_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_ORD 79
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_ORD_STR_SORTABLE 00079

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_REQUIRES_ORDS \
	78, /* /soc/spi@400be000/adin1110@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_EXISTS 1

/* Bus info (controller: '/soc/spi@400be000/adin1110@0', type: '['adin2111']') */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_BUS_adin2111 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_BUS DT_N_S_soc_S_spi_400be000_S_adin1110_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_REG_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_IRQ_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address {0 /* 0x0 */, 224 /* 0xe0 */, 34 /* 0x22 */, 254 /* 0xfe */, 218 /* 0xda */, 201 /* 0xc9 */}
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_0 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_1_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_1 224
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_2_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_2 34
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_3_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_3 254
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_4_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_4 218
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_5_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_IDX_5 201
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 0) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 1) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 2) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 3) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 4) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 5)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 0) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 1) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 2) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 3) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 4) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 5)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 0, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 1, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 2, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 3, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 4, __VA_ARGS__) \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 0, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 1, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 2, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 3, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 4, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep \
	fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, local_mac_address, 5, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_LEN 6
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1_P_local_mac_address_EXISTS 1

/*
 * Devicetree node: /soc/spi@400be000/adin1110@0/mdio
 *
 * Node identifier: DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio
 *
 * Binding (compatible = adi,adin2111-mdio):
 *   $ZEPHYR_BASE/dts/bindings/mdio/adi,adin2111-mdio.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_PATH "/soc/spi@400be000/adin1110@0/mdio"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FULL_NAME "mdio"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FULL_NAME_UNQUOTED mdio
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FULL_NAME_TOKEN mdio
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FULL_NAME_UPPER_TOKEN MDIO

/* Node parent (/soc/spi@400be000/adin1110@0) identifier: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_PARENT DT_N_S_soc_S_spi_400be000_S_adin1110_0

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_NODELABEL_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_CHILD_NUM 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_CHILD_NUM_STATUS_OKAY 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_STATUS_OKAY(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__)

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_ORD 80
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_ORD_STR_SORTABLE 00080

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_REQUIRES_ORDS \
	78, /* /soc/spi@400be000/adin1110@0 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_SUPPORTS_ORDS \
	81, /* /soc/spi@400be000/adin1110@0/mdio/ethernet-phy@1 */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_EXISTS 1
#define DT_N_INST_0_adi_adin2111_mdio DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio

/* Bus info (controller: '/soc/spi@400be000/adin1110@0', type: '['adin2111']') */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_BUS_adin2111 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_BUS DT_N_S_soc_S_spi_400be000_S_adin1110_0

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_REG_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_IRQ_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_COMPAT_MATCHES_adi_adin2111_mdio 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_COMPAT_MODEL_IDX_0 "adin2111-mdio"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_suppress_preamble 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_suppress_preamble_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_clock_frequency 2500000
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_clock_frequency_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible {"adi,adin2111-mdio"}
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_IDX_0 "adi,adin2111-mdio"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_IDX_0_STRING_UNQUOTED adi,adin2111-mdio
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_IDX_0_STRING_TOKEN adi_adin2111_mdio
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADIN2111_MDIO
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_wakeup_source 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/spi@400be000/adin1110@0/mdio/ethernet-phy@1
 *
 * Node identifier: DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1
 *
 * Binding (compatible = adi,adin2111-phy):
 *   $ZEPHYR_BASE/dts/bindings/ethernet/adi,adin2111-phy.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_PATH "/soc/spi@400be000/adin1110@0/mdio/ethernet-phy@1"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FULL_NAME "ethernet-phy@1"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FULL_NAME_UNQUOTED ethernet-phy@1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FULL_NAME_TOKEN ethernet_phy_1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FULL_NAME_UPPER_TOKEN ETHERNET_PHY_1

/* Node parent (/soc/spi@400be000/adin1110@0/mdio) identifier: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_PARENT DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_NODELABEL_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_CHILD_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_ORD 81
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_ORD_STR_SORTABLE 00081

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_REQUIRES_ORDS \
	80, /* /soc/spi@400be000/adin1110@0/mdio */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_EXISTS 1
#define DT_N_INST_0_adi_adin2111_phy DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1

/* Bus info (controller: '/soc/spi@400be000/adin1110@0/mdio', type: '['mdio']') */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_BUS_mdio 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_BUS DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_REG_NUM 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_REG_IDX_0_VAL_ADDRESS 1 /* 0x1 */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_RANGES_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_IRQ_NUM 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_IRQ_LEVEL 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_COMPAT_MATCHES_adi_adin2111_phy 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_COMPAT_MODEL_IDX_0 "adin2111-phy"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_STATUS_okay 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_reg {1 /* 0x1 */}
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_reg_IDX_0 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_reg_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_led0_en 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_led0_en_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_led1_en 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_led1_en_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_disable_tx_mode_24v 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_disable_tx_mode_24v_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible {"adi,adin2111-phy"}
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_IDX_0 "adi,adin2111-phy"
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_IDX_0_STRING_UNQUOTED adi,adin2111-phy
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_IDX_0_STRING_TOKEN adi_adin2111_phy
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_ADIN2111_PHY
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, compatible, 0)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_LEN 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_compatible_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_wakeup_source 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40010000
 *
 * Node identifier: DT_N_S_soc_S_timer_40010000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40010000_PATH "/soc/timer@40010000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40010000_FULL_NAME "timer@40010000"
#define DT_N_S_soc_S_timer_40010000_FULL_NAME_UNQUOTED timer@40010000
#define DT_N_S_soc_S_timer_40010000_FULL_NAME_TOKEN timer_40010000
#define DT_N_S_soc_S_timer_40010000_FULL_NAME_UPPER_TOKEN TIMER_40010000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40010000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40010000_CHILD_IDX 15

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40010000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40010000_FOREACH_NODELABEL(fn) fn(timer0)
#define DT_N_S_soc_S_timer_40010000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40010000_CHILD_NUM 2
#define DT_N_S_soc_S_timer_40010000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timer_40010000_S_counter) fn(DT_N_S_soc_S_timer_40010000_S_pwm)
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40010000_S_pwm)
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40010000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40010000_ORD 82
#define DT_N_S_soc_S_timer_40010000_ORD_STR_SORTABLE 00082

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40010000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40010000_SUPPORTS_ORDS \
	83, /* /soc/timer@40010000/counter */ \
	84, /* /soc/timer@40010000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40010000_EXISTS 1
#define DT_N_INST_0_adi_max32_timer DT_N_S_soc_S_timer_40010000
#define DT_N_NODELABEL_timer0       DT_N_S_soc_S_timer_40010000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40010000_REG_NUM 1
#define DT_N_S_soc_S_timer_40010000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_REG_IDX_0_VAL_ADDRESS 1073807360 /* 0x40010000 */
#define DT_N_S_soc_S_timer_40010000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40010000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40010000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40010000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_VAL_irq 5
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40010000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40010000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_timer_40010000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40010000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_timer_40010000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40010000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40010000_P_reg {1073807360 /* 0x40010000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40010000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_reg_IDX_0 1073807360
#define DT_N_S_soc_S_timer_40010000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40010000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_timer_40010000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_timer_40010000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clocks_IDX_0_VAL_bit 15
#define DT_N_S_soc_S_timer_40010000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000, clocks, 0)
#define DT_N_S_soc_S_timer_40010000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000, clocks, 0)
#define DT_N_S_soc_S_timer_40010000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_P_clocks_LEN 1
#define DT_N_S_soc_S_timer_40010000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clock_source 0
#define DT_N_S_soc_S_timer_40010000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40010000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_prescaler 1
#define DT_N_S_soc_S_timer_40010000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40010000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_status "disabled"
#define DT_N_S_soc_S_timer_40010000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40010000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40010000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40010000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40010000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40010000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000, status, 0)
#define DT_N_S_soc_S_timer_40010000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000, status, 0)
#define DT_N_S_soc_S_timer_40010000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_P_status_LEN 1
#define DT_N_S_soc_S_timer_40010000_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_timer_40010000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_timer_40010000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_timer_40010000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_timer_40010000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_timer_40010000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000, compatible, 0)
#define DT_N_S_soc_S_timer_40010000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000, compatible, 0)
#define DT_N_S_soc_S_timer_40010000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40010000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_interrupts {5 /* 0x5 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_40010000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_interrupts_IDX_0 5
#define DT_N_S_soc_S_timer_40010000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_40010000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40010000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40010000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40010000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40010000/counter
 *
 * Node identifier: DT_N_S_soc_S_timer_40010000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40010000_S_counter_PATH "/soc/timer@40010000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40010000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timer_40010000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timer_40010000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timer_40010000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timer@40010000) identifier: */
#define DT_N_S_soc_S_timer_40010000_S_counter_PARENT DT_N_S_soc_S_timer_40010000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40010000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40010000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40010000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40010000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40010000_S_counter_ORD 83
#define DT_N_S_soc_S_timer_40010000_S_counter_ORD_STR_SORTABLE 00083

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40010000_S_counter_REQUIRES_ORDS \
	82, /* /soc/timer@40010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40010000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40010000_S_counter_EXISTS 1
#define DT_N_INST_0_adi_max32_counter DT_N_S_soc_S_timer_40010000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40010000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40010000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40010000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_timer_40010000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40010000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_timer_40010000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40010000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40010000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40010000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40010000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40010000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timer_40010000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_PATH "/soc/timer@40010000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timer_40010000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timer_40010000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timer_40010000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timer@40010000) identifier: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_PARENT DT_N_S_soc_S_timer_40010000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40010000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40010000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_ORD 84
#define DT_N_S_soc_S_timer_40010000_S_pwm_ORD_STR_SORTABLE 00084

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_REQUIRES_ORDS \
	82, /* /soc/timer@40010000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_EXISTS 1
#define DT_N_INST_0_adi_max32_pwm DT_N_S_soc_S_timer_40010000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40010000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40010000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_timer_40010000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40010000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40010000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40010000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40011000
 *
 * Node identifier: DT_N_S_soc_S_timer_40011000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40011000_PATH "/soc/timer@40011000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40011000_FULL_NAME "timer@40011000"
#define DT_N_S_soc_S_timer_40011000_FULL_NAME_UNQUOTED timer@40011000
#define DT_N_S_soc_S_timer_40011000_FULL_NAME_TOKEN timer_40011000
#define DT_N_S_soc_S_timer_40011000_FULL_NAME_UPPER_TOKEN TIMER_40011000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40011000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40011000_CHILD_IDX 16

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40011000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40011000_FOREACH_NODELABEL(fn) fn(timer1)
#define DT_N_S_soc_S_timer_40011000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40011000_CHILD_NUM 2
#define DT_N_S_soc_S_timer_40011000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timer_40011000_S_counter) fn(DT_N_S_soc_S_timer_40011000_S_pwm)
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40011000_S_pwm)
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40011000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40011000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40011000_ORD 85
#define DT_N_S_soc_S_timer_40011000_ORD_STR_SORTABLE 00085

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40011000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40011000_SUPPORTS_ORDS \
	86, /* /soc/timer@40011000/counter */ \
	87, /* /soc/timer@40011000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40011000_EXISTS 1
#define DT_N_INST_1_adi_max32_timer DT_N_S_soc_S_timer_40011000
#define DT_N_NODELABEL_timer1       DT_N_S_soc_S_timer_40011000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40011000_REG_NUM 1
#define DT_N_S_soc_S_timer_40011000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_REG_IDX_0_VAL_ADDRESS 1073811456 /* 0x40011000 */
#define DT_N_S_soc_S_timer_40011000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40011000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40011000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40011000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_VAL_irq 6
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40011000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40011000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_timer_40011000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40011000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_timer_40011000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40011000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40011000_P_reg {1073811456 /* 0x40011000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40011000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_reg_IDX_0 1073811456
#define DT_N_S_soc_S_timer_40011000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40011000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_timer_40011000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_timer_40011000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clocks_IDX_0_VAL_bit 16
#define DT_N_S_soc_S_timer_40011000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000, clocks, 0)
#define DT_N_S_soc_S_timer_40011000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000, clocks, 0)
#define DT_N_S_soc_S_timer_40011000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_P_clocks_LEN 1
#define DT_N_S_soc_S_timer_40011000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clock_source 0
#define DT_N_S_soc_S_timer_40011000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40011000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_prescaler 1
#define DT_N_S_soc_S_timer_40011000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40011000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_status "disabled"
#define DT_N_S_soc_S_timer_40011000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40011000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40011000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40011000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40011000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40011000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000, status, 0)
#define DT_N_S_soc_S_timer_40011000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000, status, 0)
#define DT_N_S_soc_S_timer_40011000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_P_status_LEN 1
#define DT_N_S_soc_S_timer_40011000_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_timer_40011000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_timer_40011000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_timer_40011000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_timer_40011000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_timer_40011000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000, compatible, 0)
#define DT_N_S_soc_S_timer_40011000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000, compatible, 0)
#define DT_N_S_soc_S_timer_40011000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40011000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_interrupts {6 /* 0x6 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_40011000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_interrupts_IDX_0 6
#define DT_N_S_soc_S_timer_40011000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_40011000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40011000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40011000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40011000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40011000/counter
 *
 * Node identifier: DT_N_S_soc_S_timer_40011000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40011000_S_counter_PATH "/soc/timer@40011000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40011000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timer_40011000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timer_40011000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timer_40011000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timer@40011000) identifier: */
#define DT_N_S_soc_S_timer_40011000_S_counter_PARENT DT_N_S_soc_S_timer_40011000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40011000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40011000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40011000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40011000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40011000_S_counter_ORD 86
#define DT_N_S_soc_S_timer_40011000_S_counter_ORD_STR_SORTABLE 00086

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40011000_S_counter_REQUIRES_ORDS \
	85, /* /soc/timer@40011000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40011000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40011000_S_counter_EXISTS 1
#define DT_N_INST_1_adi_max32_counter DT_N_S_soc_S_timer_40011000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40011000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40011000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40011000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_timer_40011000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40011000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_timer_40011000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40011000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40011000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40011000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40011000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40011000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timer_40011000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_PATH "/soc/timer@40011000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timer_40011000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timer_40011000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timer_40011000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timer@40011000) identifier: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_PARENT DT_N_S_soc_S_timer_40011000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40011000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40011000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_ORD 87
#define DT_N_S_soc_S_timer_40011000_S_pwm_ORD_STR_SORTABLE 00087

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_REQUIRES_ORDS \
	85, /* /soc/timer@40011000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_EXISTS 1
#define DT_N_INST_1_adi_max32_pwm DT_N_S_soc_S_timer_40011000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40011000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40011000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_timer_40011000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40011000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40011000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40011000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40011000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40011000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40012000
 *
 * Node identifier: DT_N_S_soc_S_timer_40012000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40012000_PATH "/soc/timer@40012000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40012000_FULL_NAME "timer@40012000"
#define DT_N_S_soc_S_timer_40012000_FULL_NAME_UNQUOTED timer@40012000
#define DT_N_S_soc_S_timer_40012000_FULL_NAME_TOKEN timer_40012000
#define DT_N_S_soc_S_timer_40012000_FULL_NAME_UPPER_TOKEN TIMER_40012000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40012000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40012000_CHILD_IDX 17

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40012000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40012000_FOREACH_NODELABEL(fn) fn(timer2)
#define DT_N_S_soc_S_timer_40012000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer2, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40012000_CHILD_NUM 2
#define DT_N_S_soc_S_timer_40012000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timer_40012000_S_counter) fn(DT_N_S_soc_S_timer_40012000_S_pwm)
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40012000_S_pwm)
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40012000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40012000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40012000_ORD 88
#define DT_N_S_soc_S_timer_40012000_ORD_STR_SORTABLE 00088

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40012000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40012000_SUPPORTS_ORDS \
	89, /* /soc/timer@40012000/counter */ \
	90, /* /soc/timer@40012000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40012000_EXISTS 1
#define DT_N_INST_2_adi_max32_timer DT_N_S_soc_S_timer_40012000
#define DT_N_NODELABEL_timer2       DT_N_S_soc_S_timer_40012000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40012000_REG_NUM 1
#define DT_N_S_soc_S_timer_40012000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_REG_IDX_0_VAL_ADDRESS 1073815552 /* 0x40012000 */
#define DT_N_S_soc_S_timer_40012000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40012000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40012000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40012000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_VAL_irq 7
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40012000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40012000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_timer_40012000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40012000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_timer_40012000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40012000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40012000_P_reg {1073815552 /* 0x40012000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40012000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_reg_IDX_0 1073815552
#define DT_N_S_soc_S_timer_40012000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40012000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_timer_40012000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_timer_40012000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clocks_IDX_0_VAL_bit 17
#define DT_N_S_soc_S_timer_40012000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000, clocks, 0)
#define DT_N_S_soc_S_timer_40012000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000, clocks, 0)
#define DT_N_S_soc_S_timer_40012000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_P_clocks_LEN 1
#define DT_N_S_soc_S_timer_40012000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clock_source 0
#define DT_N_S_soc_S_timer_40012000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40012000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_prescaler 1
#define DT_N_S_soc_S_timer_40012000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40012000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_status "disabled"
#define DT_N_S_soc_S_timer_40012000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40012000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40012000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40012000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40012000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40012000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000, status, 0)
#define DT_N_S_soc_S_timer_40012000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000, status, 0)
#define DT_N_S_soc_S_timer_40012000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_P_status_LEN 1
#define DT_N_S_soc_S_timer_40012000_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_timer_40012000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_timer_40012000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_timer_40012000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_timer_40012000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_timer_40012000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000, compatible, 0)
#define DT_N_S_soc_S_timer_40012000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000, compatible, 0)
#define DT_N_S_soc_S_timer_40012000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40012000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_interrupts {7 /* 0x7 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_40012000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_interrupts_IDX_0 7
#define DT_N_S_soc_S_timer_40012000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_40012000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40012000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40012000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40012000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40012000/counter
 *
 * Node identifier: DT_N_S_soc_S_timer_40012000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40012000_S_counter_PATH "/soc/timer@40012000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40012000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timer_40012000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timer_40012000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timer_40012000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timer@40012000) identifier: */
#define DT_N_S_soc_S_timer_40012000_S_counter_PARENT DT_N_S_soc_S_timer_40012000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40012000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40012000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40012000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40012000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40012000_S_counter_ORD 89
#define DT_N_S_soc_S_timer_40012000_S_counter_ORD_STR_SORTABLE 00089

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40012000_S_counter_REQUIRES_ORDS \
	88, /* /soc/timer@40012000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40012000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40012000_S_counter_EXISTS 1
#define DT_N_INST_2_adi_max32_counter DT_N_S_soc_S_timer_40012000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40012000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40012000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40012000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_timer_40012000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40012000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_timer_40012000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40012000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40012000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40012000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40012000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40012000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timer_40012000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_PATH "/soc/timer@40012000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timer_40012000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timer_40012000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timer_40012000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timer@40012000) identifier: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_PARENT DT_N_S_soc_S_timer_40012000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40012000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40012000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_ORD 90
#define DT_N_S_soc_S_timer_40012000_S_pwm_ORD_STR_SORTABLE 00090

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_REQUIRES_ORDS \
	88, /* /soc/timer@40012000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_EXISTS 1
#define DT_N_INST_2_adi_max32_pwm DT_N_S_soc_S_timer_40012000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40012000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40012000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_timer_40012000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40012000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40012000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40012000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40012000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40012000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40013000
 *
 * Node identifier: DT_N_S_soc_S_timer_40013000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40013000_PATH "/soc/timer@40013000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40013000_FULL_NAME "timer@40013000"
#define DT_N_S_soc_S_timer_40013000_FULL_NAME_UNQUOTED timer@40013000
#define DT_N_S_soc_S_timer_40013000_FULL_NAME_TOKEN timer_40013000
#define DT_N_S_soc_S_timer_40013000_FULL_NAME_UPPER_TOKEN TIMER_40013000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40013000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40013000_CHILD_IDX 18

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40013000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40013000_FOREACH_NODELABEL(fn) fn(timer3)
#define DT_N_S_soc_S_timer_40013000_FOREACH_NODELABEL_VARGS(fn, ...) fn(timer3, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40013000_CHILD_NUM 2
#define DT_N_S_soc_S_timer_40013000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timer_40013000_S_counter) fn(DT_N_S_soc_S_timer_40013000_S_pwm)
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000_S_counter) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40013000_S_pwm)
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40013000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000_S_counter, __VA_ARGS__) DT_DEBRACKET_INTERNAL sep fn(DT_N_S_soc_S_timer_40013000_S_pwm, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40013000_ORD 91
#define DT_N_S_soc_S_timer_40013000_ORD_STR_SORTABLE 00091

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40013000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40013000_SUPPORTS_ORDS \
	92, /* /soc/timer@40013000/counter */ \
	93, /* /soc/timer@40013000/pwm */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40013000_EXISTS 1
#define DT_N_INST_3_adi_max32_timer DT_N_S_soc_S_timer_40013000
#define DT_N_NODELABEL_timer3       DT_N_S_soc_S_timer_40013000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40013000_REG_NUM 1
#define DT_N_S_soc_S_timer_40013000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_REG_IDX_0_VAL_ADDRESS 1073819648 /* 0x40013000 */
#define DT_N_S_soc_S_timer_40013000_REG_IDX_0_VAL_SIZE 4096 /* 0x1000 */
#define DT_N_S_soc_S_timer_40013000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40013000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40013000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_VAL_irq 8
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40013000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40013000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_timer_40013000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40013000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_timer_40013000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40013000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40013000_P_reg {1073819648 /* 0x40013000 */, 4096 /* 0x1000 */}
#define DT_N_S_soc_S_timer_40013000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_reg_IDX_0 1073819648
#define DT_N_S_soc_S_timer_40013000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_reg_IDX_1 4096
#define DT_N_S_soc_S_timer_40013000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_timer_40013000_P_clocks_IDX_0_VAL_offset 0
#define DT_N_S_soc_S_timer_40013000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clocks_IDX_0_VAL_bit 18
#define DT_N_S_soc_S_timer_40013000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000, clocks, 0)
#define DT_N_S_soc_S_timer_40013000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000, clocks, 0)
#define DT_N_S_soc_S_timer_40013000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_P_clocks_LEN 1
#define DT_N_S_soc_S_timer_40013000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clock_source 0
#define DT_N_S_soc_S_timer_40013000_P_clock_source_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40013000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clock_source_IDX_0_ENUM_VAL_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_prescaler 1
#define DT_N_S_soc_S_timer_40013000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40013000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_status "disabled"
#define DT_N_S_soc_S_timer_40013000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40013000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40013000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40013000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40013000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40013000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000, status, 0)
#define DT_N_S_soc_S_timer_40013000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000, status, 0)
#define DT_N_S_soc_S_timer_40013000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_P_status_LEN 1
#define DT_N_S_soc_S_timer_40013000_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_timer_40013000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_timer_40013000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_timer_40013000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_timer_40013000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_timer_40013000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000, compatible, 0)
#define DT_N_S_soc_S_timer_40013000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000, compatible, 0)
#define DT_N_S_soc_S_timer_40013000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40013000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_interrupts {8 /* 0x8 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_40013000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_interrupts_IDX_0 8
#define DT_N_S_soc_S_timer_40013000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_40013000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40013000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40013000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40013000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40013000/counter
 *
 * Node identifier: DT_N_S_soc_S_timer_40013000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40013000_S_counter_PATH "/soc/timer@40013000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40013000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timer_40013000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timer_40013000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timer_40013000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timer@40013000) identifier: */
#define DT_N_S_soc_S_timer_40013000_S_counter_PARENT DT_N_S_soc_S_timer_40013000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40013000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40013000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40013000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40013000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40013000_S_counter_ORD 92
#define DT_N_S_soc_S_timer_40013000_S_counter_ORD_STR_SORTABLE 00092

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40013000_S_counter_REQUIRES_ORDS \
	91, /* /soc/timer@40013000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40013000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40013000_S_counter_EXISTS 1
#define DT_N_INST_3_adi_max32_counter DT_N_S_soc_S_timer_40013000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40013000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40013000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40013000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_timer_40013000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40013000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_timer_40013000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40013000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40013000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40013000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40013000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40013000/pwm
 *
 * Node identifier: DT_N_S_soc_S_timer_40013000_S_pwm
 *
 * Binding (compatible = adi,max32-pwm):
 *   $ZEPHYR_BASE/dts/bindings/pwm/adi,max32-pwm.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_PATH "/soc/timer@40013000/pwm"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_FULL_NAME "pwm"
#define DT_N_S_soc_S_timer_40013000_S_pwm_FULL_NAME_UNQUOTED pwm
#define DT_N_S_soc_S_timer_40013000_S_pwm_FULL_NAME_TOKEN pwm
#define DT_N_S_soc_S_timer_40013000_S_pwm_FULL_NAME_UPPER_TOKEN PWM

/* Node parent (/soc/timer@40013000) identifier: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_PARENT DT_N_S_soc_S_timer_40013000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_CHILD_IDX 1

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40013000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40013000_S_pwm_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_ORD 93
#define DT_N_S_soc_S_timer_40013000_S_pwm_ORD_STR_SORTABLE 00093

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_REQUIRES_ORDS \
	91, /* /soc/timer@40013000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_EXISTS 1
#define DT_N_INST_3_adi_max32_pwm DT_N_S_soc_S_timer_40013000_S_pwm

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_REG_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40013000_S_pwm_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_COMPAT_MATCHES_adi_max32_pwm 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40013000_S_pwm_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_COMPAT_MODEL_IDX_0 "max32-pwm"
#define DT_N_S_soc_S_timer_40013000_S_pwm_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status "disabled"
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000_S_pwm, status, 0)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000_S_pwm, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_LEN 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible {"adi,max32-pwm"}
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_IDX_0 "adi,max32-pwm"
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-pwm
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_IDX_0_STRING_TOKEN adi_max32_pwm
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_PWM
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40013000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40013000_S_pwm, compatible, 0)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40013000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40013000_S_pwm, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40013000_S_pwm_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40080c00
 *
 * Node identifier: DT_N_S_soc_S_timer_40080c00
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40080c00_PATH "/soc/timer@40080c00"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40080c00_FULL_NAME "timer@40080c00"
#define DT_N_S_soc_S_timer_40080c00_FULL_NAME_UNQUOTED timer@40080c00
#define DT_N_S_soc_S_timer_40080c00_FULL_NAME_TOKEN timer_40080c00
#define DT_N_S_soc_S_timer_40080c00_FULL_NAME_UPPER_TOKEN TIMER_40080C00

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40080c00_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40080c00_CHILD_IDX 36

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40080c00_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40080c00_FOREACH_NODELABEL(fn) fn(lptimer0)
#define DT_N_S_soc_S_timer_40080c00_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptimer0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40080c00_CHILD_NUM 1
#define DT_N_S_soc_S_timer_40080c00_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timer_40080c00_S_counter)
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40080c00_S_counter)
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40080c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40080c00_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40080c00_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40080c00_ORD 94
#define DT_N_S_soc_S_timer_40080c00_ORD_STR_SORTABLE 00094

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40080c00_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40080c00_SUPPORTS_ORDS \
	95, /* /soc/timer@40080c00/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40080c00_EXISTS 1
#define DT_N_INST_4_adi_max32_timer DT_N_S_soc_S_timer_40080c00
#define DT_N_NODELABEL_lptimer0     DT_N_S_soc_S_timer_40080c00

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40080c00_REG_NUM 1
#define DT_N_S_soc_S_timer_40080c00_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_REG_IDX_0_VAL_ADDRESS 1074269184 /* 0x40080c00 */
#define DT_N_S_soc_S_timer_40080c00_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timer_40080c00_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40080c00_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40080c00_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_VAL_irq 9
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40080c00_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40080c00_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_timer_40080c00_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40080c00_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_timer_40080c00_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40080c00_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40080c00_P_reg {1074269184 /* 0x40080c00 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timer_40080c00_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_reg_IDX_0 1074269184
#define DT_N_S_soc_S_timer_40080c00_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timer_40080c00_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_timer_40080c00_P_clocks_IDX_0_VAL_offset 2
#define DT_N_S_soc_S_timer_40080c00_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clocks_IDX_0_VAL_bit 2
#define DT_N_S_soc_S_timer_40080c00_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40080c00, clocks, 0)
#define DT_N_S_soc_S_timer_40080c00_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40080c00, clocks, 0)
#define DT_N_S_soc_S_timer_40080c00_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40080c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40080c00, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_P_clocks_LEN 1
#define DT_N_S_soc_S_timer_40080c00_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clock_source 2
#define DT_N_S_soc_S_timer_40080c00_P_clock_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40080c00_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clock_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_prescaler 1
#define DT_N_S_soc_S_timer_40080c00_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40080c00_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_status "disabled"
#define DT_N_S_soc_S_timer_40080c00_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40080c00_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40080c00_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40080c00_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40080c00_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40080c00_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40080c00, status, 0)
#define DT_N_S_soc_S_timer_40080c00_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40080c00, status, 0)
#define DT_N_S_soc_S_timer_40080c00_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40080c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40080c00, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_P_status_LEN 1
#define DT_N_S_soc_S_timer_40080c00_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_timer_40080c00_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_timer_40080c00_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_timer_40080c00_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_timer_40080c00_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_timer_40080c00_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40080c00, compatible, 0)
#define DT_N_S_soc_S_timer_40080c00_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40080c00, compatible, 0)
#define DT_N_S_soc_S_timer_40080c00_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40080c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40080c00, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40080c00_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_interrupts {9 /* 0x9 */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_40080c00_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_interrupts_IDX_0 9
#define DT_N_S_soc_S_timer_40080c00_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_40080c00_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40080c00_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40080c00_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40080c00_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40080c00/counter
 *
 * Node identifier: DT_N_S_soc_S_timer_40080c00_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_PATH "/soc/timer@40080c00/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timer_40080c00_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timer_40080c00_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timer_40080c00_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timer@40080c00) identifier: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_PARENT DT_N_S_soc_S_timer_40080c00

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40080c00) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40080c00_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_ORD 95
#define DT_N_S_soc_S_timer_40080c00_S_counter_ORD_STR_SORTABLE 00095

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_REQUIRES_ORDS \
	94, /* /soc/timer@40080c00 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_EXISTS 1
#define DT_N_INST_4_adi_max32_counter DT_N_S_soc_S_timer_40080c00_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40080c00_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40080c00_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_timer_40080c00_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40080c00_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40080c00_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40080c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40080c00_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40080c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40080c00_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40080c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40080c00_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40080c00_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40081000
 *
 * Node identifier: DT_N_S_soc_S_timer_40081000
 *
 * Binding (compatible = adi,max32-timer):
 *   $ZEPHYR_BASE/dts/bindings/timer/adi,max32-timer.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40081000_PATH "/soc/timer@40081000"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40081000_FULL_NAME "timer@40081000"
#define DT_N_S_soc_S_timer_40081000_FULL_NAME_UNQUOTED timer@40081000
#define DT_N_S_soc_S_timer_40081000_FULL_NAME_TOKEN timer_40081000
#define DT_N_S_soc_S_timer_40081000_FULL_NAME_UPPER_TOKEN TIMER_40081000

/* Node parent (/soc) identifier: */
#define DT_N_S_soc_S_timer_40081000_PARENT DT_N_S_soc

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40081000_CHILD_IDX 37

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40081000_NODELABEL_NUM 1
#define DT_N_S_soc_S_timer_40081000_FOREACH_NODELABEL(fn) fn(lptimer1)
#define DT_N_S_soc_S_timer_40081000_FOREACH_NODELABEL_VARGS(fn, ...) fn(lptimer1, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40081000_CHILD_NUM 1
#define DT_N_S_soc_S_timer_40081000_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD(fn) fn(DT_N_S_soc_S_timer_40081000_S_counter)
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40081000_S_counter)
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40081000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40081000_S_counter, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40081000_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40081000_ORD 96
#define DT_N_S_soc_S_timer_40081000_ORD_STR_SORTABLE 00096

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40081000_REQUIRES_ORDS \
	4, /* /soc */ \
	7, /* /soc/clock-controller@40000000 */ \
	8, /* /soc/interrupt-controller@e000e100 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40081000_SUPPORTS_ORDS \
	97, /* /soc/timer@40081000/counter */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40081000_EXISTS 1
#define DT_N_INST_5_adi_max32_timer DT_N_S_soc_S_timer_40081000
#define DT_N_NODELABEL_lptimer1     DT_N_S_soc_S_timer_40081000

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40081000_REG_NUM 1
#define DT_N_S_soc_S_timer_40081000_REG_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_REG_IDX_0_VAL_ADDRESS 1074270208 /* 0x40081000 */
#define DT_N_S_soc_S_timer_40081000_REG_IDX_0_VAL_SIZE 1024 /* 0x400 */
#define DT_N_S_soc_S_timer_40081000_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40081000_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40081000_IRQ_NUM 1
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_VAL_irq 10
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_VAL_irq_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_VAL_priority 0
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_VAL_priority_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_IRQ_IDX_0_CONTROLLER DT_N_S_soc_S_interrupt_controller_e000e100
#define DT_N_S_soc_S_timer_40081000_IRQ_LEVEL 1
#define DT_N_S_soc_S_timer_40081000_COMPAT_MATCHES_adi_max32_timer 1
#define DT_N_S_soc_S_timer_40081000_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40081000_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_COMPAT_MODEL_IDX_0 "max32-timer"
#define DT_N_S_soc_S_timer_40081000_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40081000_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40081000_P_reg {1074270208 /* 0x40081000 */, 1024 /* 0x400 */}
#define DT_N_S_soc_S_timer_40081000_P_reg_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_reg_IDX_0 1074270208
#define DT_N_S_soc_S_timer_40081000_P_reg_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_reg_IDX_1 1024
#define DT_N_S_soc_S_timer_40081000_P_reg_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clocks_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clocks_IDX_0_PH DT_N_S_soc_S_clock_controller_40000000
#define DT_N_S_soc_S_timer_40081000_P_clocks_IDX_0_VAL_offset 2
#define DT_N_S_soc_S_timer_40081000_P_clocks_IDX_0_VAL_offset_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clocks_IDX_0_VAL_bit 3
#define DT_N_S_soc_S_timer_40081000_P_clocks_IDX_0_VAL_bit_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clocks_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40081000, clocks, 0)
#define DT_N_S_soc_S_timer_40081000_P_clocks_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40081000, clocks, 0)
#define DT_N_S_soc_S_timer_40081000_P_clocks_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_P_clocks_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40081000, clocks, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_P_clocks_LEN 1
#define DT_N_S_soc_S_timer_40081000_P_clocks_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clock_source 2
#define DT_N_S_soc_S_timer_40081000_P_clock_source_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40081000_P_clock_source_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clock_source_IDX_0_ENUM_VAL_2_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_clock_source_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_prescaler 1
#define DT_N_S_soc_S_timer_40081000_P_prescaler_IDX_0_ENUM_IDX 0
#define DT_N_S_soc_S_timer_40081000_P_prescaler_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_prescaler_IDX_0_ENUM_VAL_1_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_prescaler_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_status "disabled"
#define DT_N_S_soc_S_timer_40081000_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40081000_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40081000_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40081000_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40081000_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40081000_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40081000, status, 0)
#define DT_N_S_soc_S_timer_40081000_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40081000, status, 0)
#define DT_N_S_soc_S_timer_40081000_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40081000, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_P_status_LEN 1
#define DT_N_S_soc_S_timer_40081000_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_compatible {"adi,max32-timer"}
#define DT_N_S_soc_S_timer_40081000_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_compatible_IDX_0 "adi,max32-timer"
#define DT_N_S_soc_S_timer_40081000_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-timer
#define DT_N_S_soc_S_timer_40081000_P_compatible_IDX_0_STRING_TOKEN adi_max32_timer
#define DT_N_S_soc_S_timer_40081000_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_TIMER
#define DT_N_S_soc_S_timer_40081000_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40081000, compatible, 0)
#define DT_N_S_soc_S_timer_40081000_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40081000, compatible, 0)
#define DT_N_S_soc_S_timer_40081000_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40081000, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40081000_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_interrupts {10 /* 0xa */, 0 /* 0x0 */}
#define DT_N_S_soc_S_timer_40081000_P_interrupts_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_interrupts_IDX_0 10
#define DT_N_S_soc_S_timer_40081000_P_interrupts_IDX_1_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_interrupts_IDX_1 0
#define DT_N_S_soc_S_timer_40081000_P_interrupts_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40081000_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40081000_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40081000_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Devicetree node: /soc/timer@40081000/counter
 *
 * Node identifier: DT_N_S_soc_S_timer_40081000_S_counter
 *
 * Binding (compatible = adi,max32-counter):
 *   $ZEPHYR_BASE/dts/bindings/counter/adi,max32-counter.yaml
 *
 * (Descriptions have moved to the Devicetree Bindings Index
 * in the documentation.)
 */

/* Node's full path: */
#define DT_N_S_soc_S_timer_40081000_S_counter_PATH "/soc/timer@40081000/counter"

/* Node's name with unit-address: */
#define DT_N_S_soc_S_timer_40081000_S_counter_FULL_NAME "counter"
#define DT_N_S_soc_S_timer_40081000_S_counter_FULL_NAME_UNQUOTED counter
#define DT_N_S_soc_S_timer_40081000_S_counter_FULL_NAME_TOKEN counter
#define DT_N_S_soc_S_timer_40081000_S_counter_FULL_NAME_UPPER_TOKEN COUNTER

/* Node parent (/soc/timer@40081000) identifier: */
#define DT_N_S_soc_S_timer_40081000_S_counter_PARENT DT_N_S_soc_S_timer_40081000

/* Node's index in its parent's list of children: */
#define DT_N_S_soc_S_timer_40081000_S_counter_CHILD_IDX 0

/* Helpers for dealing with node labels: */
#define DT_N_S_soc_S_timer_40081000_S_counter_NODELABEL_NUM 0
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_NODELABEL(fn) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_NODELABEL_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_ANCESTOR(fn) fn(DT_N_S_soc_S_timer_40081000) fn(DT_N_S_soc) fn(DT_N)

/* Helper macros for child nodes of this node. */
#define DT_N_S_soc_S_timer_40081000_S_counter_CHILD_NUM 0
#define DT_N_S_soc_S_timer_40081000_S_counter_CHILD_NUM_STATUS_OKAY 0
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD(fn) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_SEP_VARGS(fn, sep, ...) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_STATUS_OKAY(fn) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP(fn, sep) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_STATUS_OKAY_VARGS(fn, ...) 
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_CHILD_STATUS_OKAY_SEP_VARGS(fn, sep, ...) 

/* Node's dependency ordinal: */
#define DT_N_S_soc_S_timer_40081000_S_counter_ORD 97
#define DT_N_S_soc_S_timer_40081000_S_counter_ORD_STR_SORTABLE 00097

/* Ordinals for what this node depends on directly: */
#define DT_N_S_soc_S_timer_40081000_S_counter_REQUIRES_ORDS \
	96, /* /soc/timer@40081000 */

/* Ordinals for what depends directly on this node: */
#define DT_N_S_soc_S_timer_40081000_S_counter_SUPPORTS_ORDS /* nothing */

/* Existence and alternate IDs: */
#define DT_N_S_soc_S_timer_40081000_S_counter_EXISTS 1
#define DT_N_INST_5_adi_max32_counter DT_N_S_soc_S_timer_40081000_S_counter

/* Macros for properties that are special in the specification: */
#define DT_N_S_soc_S_timer_40081000_S_counter_REG_NUM 0
#define DT_N_S_soc_S_timer_40081000_S_counter_RANGES_NUM 0
#define DT_N_S_soc_S_timer_40081000_S_counter_FOREACH_RANGE(fn) 
#define DT_N_S_soc_S_timer_40081000_S_counter_IRQ_NUM 0
#define DT_N_S_soc_S_timer_40081000_S_counter_IRQ_LEVEL 0
#define DT_N_S_soc_S_timer_40081000_S_counter_COMPAT_MATCHES_adi_max32_counter 1
#define DT_N_S_soc_S_timer_40081000_S_counter_COMPAT_VENDOR_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_COMPAT_VENDOR_IDX_0 "Analog Devices, Inc."
#define DT_N_S_soc_S_timer_40081000_S_counter_COMPAT_MODEL_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_COMPAT_MODEL_IDX_0 "max32-counter"
#define DT_N_S_soc_S_timer_40081000_S_counter_STATUS_disabled 1

/* Pin control (pinctrl-<i>, pinctrl-names) properties: */
#define DT_N_S_soc_S_timer_40081000_S_counter_PINCTRL_NUM 0

/* Generic property macros: */
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status "disabled"
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_STRING_UNQUOTED disabled
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_STRING_TOKEN disabled
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_STRING_UPPER_TOKEN DISABLED
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_IDX_0 "disabled"
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_IDX_0_ENUM_IDX 2
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_IDX_0_ENUM_VAL_disabled_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40081000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40081000_S_counter, status, 0)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40081000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40081000_S_counter, status, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_LEN 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_status_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible {"adi,max32-counter"}
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_IDX_0_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_IDX_0 "adi,max32-counter"
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_IDX_0_STRING_UNQUOTED adi,max32-counter
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_IDX_0_STRING_TOKEN adi_max32_counter
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_IDX_0_STRING_UPPER_TOKEN ADI_MAX32_COUNTER
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_FOREACH_PROP_ELEM(fn) fn(DT_N_S_soc_S_timer_40081000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP(fn, sep) fn(DT_N_S_soc_S_timer_40081000_S_counter, compatible, 0)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_FOREACH_PROP_ELEM_VARGS(fn, ...) fn(DT_N_S_soc_S_timer_40081000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_FOREACH_PROP_ELEM_SEP_VARGS(fn, sep, ...) fn(DT_N_S_soc_S_timer_40081000_S_counter, compatible, 0, __VA_ARGS__)
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_LEN 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_compatible_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_zephyr_deferred_init 0
#define DT_N_S_soc_S_timer_40081000_S_counter_P_zephyr_deferred_init_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_wakeup_source 0
#define DT_N_S_soc_S_timer_40081000_S_counter_P_wakeup_source_EXISTS 1
#define DT_N_S_soc_S_timer_40081000_S_counter_P_zephyr_pm_device_runtime_auto 0
#define DT_N_S_soc_S_timer_40081000_S_counter_P_zephyr_pm_device_runtime_auto_EXISTS 1

/*
 * Chosen nodes
 */
#define DT_CHOSEN_zephyr_entropy                 DT_N_S_soc_S_trng_4004d000
#define DT_CHOSEN_zephyr_entropy_EXISTS          1
#define DT_CHOSEN_zephyr_flash_controller        DT_N_S_soc_S_flash_controller_40029000
#define DT_CHOSEN_zephyr_flash_controller_EXISTS 1
#define DT_CHOSEN_zephyr_console                 DT_N_S_soc_S_serial_40042000
#define DT_CHOSEN_zephyr_console_EXISTS          1
#define DT_CHOSEN_zephyr_shell_uart              DT_N_S_soc_S_serial_40042000
#define DT_CHOSEN_zephyr_shell_uart_EXISTS       1
#define DT_CHOSEN_zephyr_sram                    DT_N_S_soc_S_memory_20000000
#define DT_CHOSEN_zephyr_sram_EXISTS             1
#define DT_CHOSEN_zephyr_flash                   DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000
#define DT_CHOSEN_zephyr_flash_EXISTS            1

/* Macros for iterating over all nodes and enabled nodes */
#define DT_FOREACH_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_flash_controller_40029000) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000) fn(DT_N_S_soc_S_clock_controller_40000000) fn(DT_N_S_soc_S_i2c0_4001d000) fn(DT_N_S_soc_S_i2c1_4001e000) fn(DT_N_S_soc_S_i2c2_4001f000) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16) fn(DT_N_S_soc_S_serial_40042000) fn(DT_N_S_soc_S_serial_40043000) fn(DT_N_S_soc_S_serial_40044000) fn(DT_N_S_soc_S_trng_4004d000) fn(DT_N_S_soc_S_watchdog_40003000) fn(DT_N_S_soc_S_adc_40034000) fn(DT_N_S_soc_S_timer_40010000) fn(DT_N_S_soc_S_timer_40010000_S_counter) fn(DT_N_S_soc_S_timer_40010000_S_pwm) fn(DT_N_S_soc_S_timer_40011000) fn(DT_N_S_soc_S_timer_40011000_S_counter) fn(DT_N_S_soc_S_timer_40011000_S_pwm) fn(DT_N_S_soc_S_timer_40012000) fn(DT_N_S_soc_S_timer_40012000_S_counter) fn(DT_N_S_soc_S_timer_40012000_S_pwm) fn(DT_N_S_soc_S_timer_40013000) fn(DT_N_S_soc_S_timer_40013000_S_counter) fn(DT_N_S_soc_S_timer_40013000_S_pwm) fn(DT_N_S_soc_S_rtc_counter_40006000) fn(DT_N_S_soc_S_memory_20020000) fn(DT_N_S_soc_S_memory_20040000) fn(DT_N_S_soc_S_memory_20060000) fn(DT_N_S_soc_S_memory_20080000) fn(DT_N_S_soc_S_memory_200a0000) fn(DT_N_S_soc_S_memory_200c0000) fn(DT_N_S_soc_S_memory_200d0000) fn(DT_N_S_soc_S_flash_controller_40029400) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000) fn(DT_N_S_soc_S_spi_40046000) fn(DT_N_S_soc_S_spi_40047000) fn(DT_N_S_soc_S_spi_40048000) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1) fn(DT_N_S_soc_S_spi_400be400) fn(DT_N_S_soc_S_serial_40081400) fn(DT_N_S_soc_S_dma_40028000) fn(DT_N_S_soc_S_watchdog_40080800) fn(DT_N_S_soc_S_timer_40080c00) fn(DT_N_S_soc_S_timer_40080c00_S_counter) fn(DT_N_S_soc_S_timer_40081000) fn(DT_N_S_soc_S_timer_40081000_S_counter) fn(DT_N_S_soc_S_w1_4003d000) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_iso) fn(DT_N_S_clocks_S_clk_inro) fn(DT_N_S_clocks_S_clk_ibro) fn(DT_N_S_clocks_S_clk_ertco) fn(DT_N_S_clocks_S_clk_erfo) fn(DT_N_S_leds) fn(DT_N_S_leds_S_blue_led) fn(DT_N_S_leds_S_red_led) fn(DT_N_S_leds_S_green_led) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_usr_btn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_HELPER(fn) fn(DT_N) fn(DT_N_S_chosen) fn(DT_N_S_aliases) fn(DT_N_S_soc) fn(DT_N_S_soc_S_interrupt_controller_e000e100) fn(DT_N_S_soc_S_timer_e000e010) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_flash_controller_40029000) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000) fn(DT_N_S_soc_S_clock_controller_40000000) fn(DT_N_S_soc_S_pin_controller_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16) fn(DT_N_S_soc_S_serial_40042000) fn(DT_N_S_soc_S_trng_4004d000) fn(DT_N_S_soc_S_memory_20020000) fn(DT_N_S_soc_S_memory_20040000) fn(DT_N_S_soc_S_memory_20060000) fn(DT_N_S_soc_S_memory_20080000) fn(DT_N_S_soc_S_memory_200a0000) fn(DT_N_S_soc_S_memory_200c0000) fn(DT_N_S_soc_S_memory_200d0000) fn(DT_N_S_soc_S_flash_controller_40029400) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000) fn(DT_N_S_soc_S_spi_400be000) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1) fn(DT_N_S_cpus) fn(DT_N_S_cpus_S_cpu_0) fn(DT_N_S_clocks) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_ibro) fn(DT_N_S_leds) fn(DT_N_S_leds_S_blue_led) fn(DT_N_S_leds_S_red_led) fn(DT_N_S_leds_S_green_led) fn(DT_N_S_buttons) fn(DT_N_S_buttons_S_usr_btn) fn(DT_N_S_connector)
#define DT_FOREACH_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c0_4001d000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c1_4001e000, __VA_ARGS__) fn(DT_N_S_soc_S_i2c2_4001f000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40043000, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40044000, __VA_ARGS__) fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40003000, __VA_ARGS__) fn(DT_N_S_soc_S_adc_40034000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40010000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40010000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40010000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40011000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40011000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40011000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40012000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40012000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40012000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40013000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40013000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40013000_S_pwm, __VA_ARGS__) fn(DT_N_S_soc_S_rtc_counter_40006000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40046000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40047000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_40048000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be400, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40081400, __VA_ARGS__) fn(DT_N_S_soc_S_dma_40028000, __VA_ARGS__) fn(DT_N_S_soc_S_watchdog_40080800, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40080c00, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40080c00_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40081000, __VA_ARGS__) fn(DT_N_S_soc_S_timer_40081000_S_counter, __VA_ARGS__) fn(DT_N_S_soc_S_w1_4003d000, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_iso, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_inro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ertco, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_erfo, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_blue_led, __VA_ARGS__) fn(DT_N_S_leds_S_red_led, __VA_ARGS__) fn(DT_N_S_leds_S_green_led, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_usr_btn, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_VARGS_HELPER(fn, ...) fn(DT_N, __VA_ARGS__) fn(DT_N_S_chosen, __VA_ARGS__) fn(DT_N_S_aliases, __VA_ARGS__) fn(DT_N_S_soc, __VA_ARGS__) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__) fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_pe_p0_7, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_owm_io_p0_8, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_sck_p0_16, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_ss0_p0_19, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_miso_p0_20, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi3a_mosi_p0_21, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_ss0_p1_0, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_mosi_p1_1, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_miso_p1_2, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi4a_sck_p1_3, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_ss0_p1_23, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_sck_p1_26, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_miso_p1_28, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_spi1a_mosi_p1_29, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_rx_p2_11, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart0a_tx_p2_12, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_rx_p2_14, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_uart1a_tx_p2_16, __VA_ARGS__) fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__) fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_port1, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__) fn(DT_N_S_cpus, __VA_ARGS__) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__) fn(DT_N_S_clocks, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__) fn(DT_N_S_leds, __VA_ARGS__) fn(DT_N_S_leds_S_blue_led, __VA_ARGS__) fn(DT_N_S_leds_S_red_led, __VA_ARGS__) fn(DT_N_S_leds_S_green_led, __VA_ARGS__) fn(DT_N_S_buttons, __VA_ARGS__) fn(DT_N_S_buttons_S_usr_btn, __VA_ARGS__) fn(DT_N_S_connector, __VA_ARGS__)

/*
 * Macros for compatibles with status "okay" nodes
 */
#define DT_COMPAT_HAS_OKAY_adi_apard32690 1
#define DT_COMPAT_HAS_OKAY_simple_bus 1
#define DT_COMPAT_HAS_OKAY_arm_v7m_nvic 1
#define DT_COMPAT_HAS_OKAY_arm_armv7m_systick 1
#define DT_COMPAT_HAS_OKAY_mmio_sram 1
#define DT_COMPAT_HAS_OKAY_adi_max32_flash_controller 1
#define DT_COMPAT_HAS_OKAY_soc_nv_flash 1
#define DT_COMPAT_HAS_OKAY_adi_max32_gcr 1
#define DT_COMPAT_HAS_OKAY_adi_max32_pinctrl 1
#define DT_COMPAT_HAS_OKAY_adi_max32_gpio 1
#define DT_COMPAT_HAS_OKAY_adi_max32_uart 1
#define DT_COMPAT_HAS_OKAY_adi_max32_trng 1
#define DT_COMPAT_HAS_OKAY_adi_max32_spi 1
#define DT_COMPAT_HAS_OKAY_adi_adin1110 1
#define DT_COMPAT_HAS_OKAY_adi_adin2111_mdio 1
#define DT_COMPAT_HAS_OKAY_adi_adin2111_phy 1
#define DT_COMPAT_HAS_OKAY_arm_cortex_m4f 1
#define DT_COMPAT_HAS_OKAY_fixed_clock 1
#define DT_COMPAT_HAS_OKAY_gpio_leds 1
#define DT_COMPAT_HAS_OKAY_gpio_keys 1
#define DT_COMPAT_HAS_OKAY_arduino_header_r3 1

/*
 * Macros for status "okay" instances of each compatible
 */
#define DT_N_INST_adi_apard32690_NUM_OKAY 1
#define DT_N_INST_simple_bus_NUM_OKAY 1
#define DT_N_INST_arm_v7m_nvic_NUM_OKAY 1
#define DT_N_INST_arm_armv7m_systick_NUM_OKAY 1
#define DT_N_INST_mmio_sram_NUM_OKAY 8
#define DT_N_INST_adi_max32_flash_controller_NUM_OKAY 2
#define DT_N_INST_soc_nv_flash_NUM_OKAY 2
#define DT_N_INST_adi_max32_gcr_NUM_OKAY 1
#define DT_N_INST_adi_max32_pinctrl_NUM_OKAY 1
#define DT_N_INST_adi_max32_gpio_NUM_OKAY 5
#define DT_N_INST_adi_max32_uart_NUM_OKAY 1
#define DT_N_INST_adi_max32_trng_NUM_OKAY 1
#define DT_N_INST_adi_max32_spi_NUM_OKAY 1
#define DT_N_INST_adi_adin1110_NUM_OKAY 1
#define DT_N_INST_adi_adin2111_mdio_NUM_OKAY 1
#define DT_N_INST_adi_adin2111_phy_NUM_OKAY 1
#define DT_N_INST_arm_cortex_m4f_NUM_OKAY 1
#define DT_N_INST_fixed_clock_NUM_OKAY 2
#define DT_N_INST_gpio_leds_NUM_OKAY 1
#define DT_N_INST_gpio_keys_NUM_OKAY 1
#define DT_N_INST_arduino_header_r3_NUM_OKAY 1
#define DT_FOREACH_OKAY_adi_apard32690(fn) fn(DT_N)
#define DT_FOREACH_OKAY_VARGS_adi_apard32690(fn, ...) fn(DT_N, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_apard32690(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_apard32690(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_simple_bus(fn) fn(DT_N_S_soc)
#define DT_FOREACH_OKAY_VARGS_simple_bus(fn, ...) fn(DT_N_S_soc, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_simple_bus(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_simple_bus(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_v7m_nvic(fn) fn(DT_N_S_soc_S_interrupt_controller_e000e100)
#define DT_FOREACH_OKAY_VARGS_arm_v7m_nvic(fn, ...) fn(DT_N_S_soc_S_interrupt_controller_e000e100, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_v7m_nvic(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_v7m_nvic(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_armv7m_systick(fn) fn(DT_N_S_soc_S_timer_e000e010)
#define DT_FOREACH_OKAY_VARGS_arm_armv7m_systick(fn, ...) fn(DT_N_S_soc_S_timer_e000e010, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_armv7m_systick(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_armv7m_systick(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_mmio_sram(fn) fn(DT_N_S_soc_S_memory_20000000) fn(DT_N_S_soc_S_memory_20020000) fn(DT_N_S_soc_S_memory_20040000) fn(DT_N_S_soc_S_memory_20060000) fn(DT_N_S_soc_S_memory_20080000) fn(DT_N_S_soc_S_memory_200a0000) fn(DT_N_S_soc_S_memory_200c0000) fn(DT_N_S_soc_S_memory_200d0000)
#define DT_FOREACH_OKAY_VARGS_mmio_sram(fn, ...) fn(DT_N_S_soc_S_memory_20000000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20020000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20040000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20060000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_20080000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200a0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200c0000, __VA_ARGS__) fn(DT_N_S_soc_S_memory_200d0000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_mmio_sram(fn) fn(0) fn(1) fn(2) fn(3) fn(4) fn(5) fn(6) fn(7)
#define DT_FOREACH_OKAY_INST_VARGS_mmio_sram(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__) fn(5, __VA_ARGS__) fn(6, __VA_ARGS__) fn(7, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_flash_controller(fn) fn(DT_N_S_soc_S_flash_controller_40029000) fn(DT_N_S_soc_S_flash_controller_40029400)
#define DT_FOREACH_OKAY_VARGS_adi_max32_flash_controller(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_flash_controller(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_flash_controller(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_soc_nv_flash(fn) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000)
#define DT_FOREACH_OKAY_VARGS_soc_nv_flash(fn, ...) fn(DT_N_S_soc_S_flash_controller_40029000_S_flash_10000000, __VA_ARGS__) fn(DT_N_S_soc_S_flash_controller_40029400_S_flash_10080000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_soc_nv_flash(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_soc_nv_flash(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_gcr(fn) fn(DT_N_S_soc_S_clock_controller_40000000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_gcr(fn, ...) fn(DT_N_S_soc_S_clock_controller_40000000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_gcr(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_gcr(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_pinctrl(fn) fn(DT_N_S_soc_S_pin_controller_40008000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_pinctrl(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_pinctrl(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_pinctrl(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_gpio(fn) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_gpio(fn, ...) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40008000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40009000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000a000, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_40080400, __VA_ARGS__) fn(DT_N_S_soc_S_pin_controller_40008000_S_gpio_4000c000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_gpio(fn) fn(0) fn(1) fn(2) fn(3) fn(4)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_gpio(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__) fn(2, __VA_ARGS__) fn(3, __VA_ARGS__) fn(4, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_uart(fn) fn(DT_N_S_soc_S_serial_40042000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_uart(fn, ...) fn(DT_N_S_soc_S_serial_40042000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_uart(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_uart(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_trng(fn) fn(DT_N_S_soc_S_trng_4004d000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_trng(fn, ...) fn(DT_N_S_soc_S_trng_4004d000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_trng(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_trng(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_max32_spi(fn) fn(DT_N_S_soc_S_spi_400be000)
#define DT_FOREACH_OKAY_VARGS_adi_max32_spi(fn, ...) fn(DT_N_S_soc_S_spi_400be000, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_max32_spi(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_max32_spi(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_adin1110(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0)
#define DT_FOREACH_OKAY_VARGS_adi_adin1110(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_adin1110(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_adin1110(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_adin2111_mdio(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio)
#define DT_FOREACH_OKAY_VARGS_adi_adin2111_mdio(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_adin2111_mdio(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_adin2111_mdio(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_adi_adin2111_phy(fn) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1)
#define DT_FOREACH_OKAY_VARGS_adi_adin2111_phy(fn, ...) fn(DT_N_S_soc_S_spi_400be000_S_adin1110_0_S_mdio_S_ethernet_phy_1, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_adi_adin2111_phy(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_adi_adin2111_phy(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arm_cortex_m4f(fn) fn(DT_N_S_cpus_S_cpu_0)
#define DT_FOREACH_OKAY_VARGS_arm_cortex_m4f(fn, ...) fn(DT_N_S_cpus_S_cpu_0, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arm_cortex_m4f(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arm_cortex_m4f(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_fixed_clock(fn) fn(DT_N_S_clocks_S_clk_ipo) fn(DT_N_S_clocks_S_clk_ibro)
#define DT_FOREACH_OKAY_VARGS_fixed_clock(fn, ...) fn(DT_N_S_clocks_S_clk_ipo, __VA_ARGS__) fn(DT_N_S_clocks_S_clk_ibro, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_fixed_clock(fn) fn(0) fn(1)
#define DT_FOREACH_OKAY_INST_VARGS_fixed_clock(fn, ...) fn(0, __VA_ARGS__) fn(1, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_leds(fn) fn(DT_N_S_leds)
#define DT_FOREACH_OKAY_VARGS_gpio_leds(fn, ...) fn(DT_N_S_leds, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_leds(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_leds(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_gpio_keys(fn) fn(DT_N_S_buttons)
#define DT_FOREACH_OKAY_VARGS_gpio_keys(fn, ...) fn(DT_N_S_buttons, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_gpio_keys(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_gpio_keys(fn, ...) fn(0, __VA_ARGS__)
#define DT_FOREACH_OKAY_arduino_header_r3(fn) fn(DT_N_S_connector)
#define DT_FOREACH_OKAY_VARGS_arduino_header_r3(fn, ...) fn(DT_N_S_connector, __VA_ARGS__)
#define DT_FOREACH_OKAY_INST_arduino_header_r3(fn) fn(0)
#define DT_FOREACH_OKAY_INST_VARGS_arduino_header_r3(fn, ...) fn(0, __VA_ARGS__)

/*
 * Bus information for status "okay" nodes of each compatible
 */
#define DT_COMPAT_adi_adin1110_BUS_spi 1
#define DT_COMPAT_adi_adin2111_mdio_BUS_adin2111 1
#define DT_COMPAT_adi_adin2111_phy_BUS_mdio 1
