// Seed: 496549928
module module_0 (
    output tri1 id_0
);
  module_2 modCall_1 ();
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    input  wor  id_0,
    output tri1 id_1
);
  assign id_1 = -1;
  logic id_3 = id_0;
  module_0 modCall_1 (id_1);
endmodule
module module_2 ();
  logic id_1;
  wire id_2, id_3;
endmodule
module module_3 (
    id_1
);
  output tri id_1;
  buf primCall (id_1, id_2);
  assign id_1 = -1;
  logic id_2;
  module_2 modCall_1 ();
  assign id_1 = -1'h0;
endmodule
module module_4 ();
  wire id_1;
  module_2 modCall_1 ();
endmodule
