#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Wed May 15 21:06:06 2024
# Process ID: 27516
# Current directory: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent31948 F:\Git_Repository\FPGA_myself\DVB-S\Vivado2\Vivado2.xpr
# Log file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/vivado.log
# Journal file: F:/Git_Repository/FPGA_myself/DVB-S/Vivado2\vivado.jou
# Running On: MOERJIE_PC, OS: Windows, CPU Frequency: 2688 MHz, CPU Physical cores: 6, Host memory: 34132 MB
#-----------------------------------------------------------
start_gui
open_project F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.xpr
update_compile_order -fileset sources_1
open_bd_design {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd}
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
open_wave_config F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg
source top_tb.tcl
restart
run 10 us
run 10 us
run 10 us
run 10 us
add_files {F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Wrap_To_Zero.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Convolutional_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN1.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Output_RS_Decoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Con_Interleaver.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/alphaScramble.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Integer_Input_RS_Encoder_HDL_Optimized.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataIn_ctrlSignal.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Increment_Real_World.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimDataAndCtrlIN.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Decoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SinDataIn.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/sigSource.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/RS_Encoder.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/Counter_Limited.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/SimpleDualPortRAM_generic.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/MATLAB_Function.v F:/Git_Repository/FPGA_myself/DVB-S/HDL_Gen/DVBS/dec2bin_tc.v}
update_compile_order -fileset sources_1
create_bd_cell -type module -reference dec2bin dec2bin_0
set_property location {5 1452 317} [get_bd_cells dec2bin_0]
connect_bd_net [get_bd_ports clk_0] [get_bd_pins dec2bin_0/clk]
connect_bd_net [get_bd_ports reset_n_0] [get_bd_pins dec2bin_0/reset_n]
connect_bd_net [get_bd_pins dec2bin_0/clk_enable] [get_bd_pins Con_Interleaver_0/ce_out]
delete_bd_objs [get_bd_ports ce_out_0]
delete_bd_objs [get_bd_nets Con_Interleaver_0_Out1] [get_bd_ports Out1_0]
connect_bd_net [get_bd_pins Con_Interleaver_0/Out1] [get_bd_pins dec2bin_0/DEC_IN]
startgroup
make_bd_pins_external  [get_bd_cells dec2bin_0]
make_bd_intf_pins_external  [get_bd_cells dec2bin_0]
endgroup
generate_target all [get_files  F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
catch { config_ip_cache -export [get_ips -all top_dec2bin_0_0] }
export_ip_user_files -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
launch_runs top_dec2bin_0_0_synth_1 -jobs 6
wait_on_run top_dec2bin_0_0_synth_1
export_simulation -of_objects [get_files F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd] -directory F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/sim_scripts -ip_user_files_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files -ipstatic_source_dir F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.ip_user_files/ipstatic -lib_map_path [list {modelsim=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/modelsim} {questa=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/questa} {riviera=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/riviera} {activehdl=F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
wait_on_run top_dec2bin_0_0_synth_1
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
synth_design -top top_wrapper -part xc7z020clg400-3 -lint 
update_compile_order -fileset sources_1
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
synth_design -top top_wrapper -part xc7z020clg400-3 -lint 
create_ip_run [get_files -of_objects [get_fileset sources_1] F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/Vivado2.srcs/sources_1/bd/top/top.bd]
synth_design -rtl -rtl_skip_mlo -name rtl_1
save_wave_config {F:/Git_Repository/FPGA_myself/DVB-S/Vivado2/top_tb_behav.wcfg}
close_sim
