Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Jan 23 17:21:19 2023
| Host         : Aera running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xczu28dr
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   589 |
|    Minimum number of control sets                        |   589 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   591 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   589 |
| >= 0 to < 4        |   141 |
| >= 4 to < 6        |   136 |
| >= 6 to < 8        |    42 |
| >= 8 to < 10       |    35 |
| >= 10 to < 12      |    23 |
| >= 12 to < 14      |    18 |
| >= 14 to < 16      |     4 |
| >= 16              |   190 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3637 |          814 |
| No           | No                    | Yes                    |             180 |           47 |
| No           | Yes                   | No                     |            1232 |          445 |
| Yes          | No                    | No                     |            2329 |          478 |
| Yes          | No                    | Yes                    |             153 |           26 |
| Yes          | Yes                   | No                     |            2854 |          752 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                             Clock Signal                                            |                                                                                                                                     Enable Signal                                                                                                                                     |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/O                                                                                                                                                                     | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/vio_0/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                                    | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/O                                                                                                                                                                      | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rst_rd_reg2                                      |                1 |              1 |         1.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/O                                                                                                                                                                     | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/O                                                                                                                                           |                1 |              1 |         1.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.rst_wr_reg2                                           |                1 |              1 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/E[0]                                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[3]_i_1_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/is_read_i_1_n_0                                                                                                                                                                                                           | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/p_1_in                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[1]_i_1__0_n_0                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_den_i_1__1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_bg_cal_off[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff8                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ff9                                                                                                                                                                                                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg00                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                               | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpen_por_i_i_1__1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/fg_cal_en_i_1__1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpen_por_i_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/fg_cal_en_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                              |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[15]_7                                                                                                                          |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/cnt_read[1]_i_1_n_0                                                                                                                                              | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[6]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[5]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.s_ready_i[1]_i_1_n_0                                                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpen_por_i_i_1__2_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/SR[0]                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[4]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_2[0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/fg_cal_en_i_1__2_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/timer_125ns_count[3]_i_1__0_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[3]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[1]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[8]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[4]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/sm_count[1]_i_1_n_0                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[1]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[1]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[3]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[10]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[5]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[10]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[9]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[6]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/fg_cal_en_i_1__3_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_bg_cal_off[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_bg_cal_off[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpen_por_i_i_1__3_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_bg_cal_off[2]_i_1_n_0                                                                                                                               | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[10]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[9]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[10]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_arbiter.m_grant_hot_i[1]_i_1_n_0                                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[1]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[1]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[9]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[9]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/fg_cal_en_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpen_por_i_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[1]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[8]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[8]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/E[0]                                                                                                                                                           | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc2[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc3[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc1[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[8]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/signal_high_adc0[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              2 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_ld_enable_i                                                                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                          |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                       |                                                                                                                                                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_den_i_1__0_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/fg_cal_en_i_1__4_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                             | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/sm_count[1]_i_1__0_n_0                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19]_0[0]                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/p_1_in                                                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/timer_125ns_count[1]_i_1_n_0                                                                                    |                1 |              2 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[19][0]                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpen_por_i_i_1__4_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                1 |              2 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc1[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc2[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc0[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc1[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_index_adc3[2]_i_1_n_0                                                                                                                             | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc1[2]_i_1_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc0[2]_i_2_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc2[2]_i_1_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/FSM_sequential_const_sm_state_adc3[2]_i_1_n_0                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_addr[10]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_addr[10]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/FSM_sequential_access_cs_reg[2][0]                                                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/FSM_sequential_tc_sm_state_reg[0][0]                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_1                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_8                                                                                                                          |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[10]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[13]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[13]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[13]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[10]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_TIMER/FSM_onehot_current_state_reg[5][0]                                                                                                                                                                 | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc0[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[13]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc1[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc3[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/vio_0/inst/DECODER_INST/E[0]                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_irq_req_ack/read_ack_tog_r_reg_1                                                                                                                           |                1 |              3 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/mu_adc2[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc2[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc0[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_ready_d_reg[1][0]                                                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              3 |         1.50 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |              3 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_index_adc3[2]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              3 |         1.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                                   | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[3]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/cal_enables[3]_i_1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/cal_enables[3]_i_1__1_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/m_grant_enc_i                                                                                                                                                                                        | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block0                                                                                                                                                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_1_n_0                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/vio_0/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[4]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_dac0/user_drp_drdy_i_1__4_n_0                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/EXT_LPF/lpf_int                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[4]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[5]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[6]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[5]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[5]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr[3]_i_1__3_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_arvalid_reg                                                                                                                                          |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[6]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg_n_0_[1]                                                                                                      |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_1                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[6]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[3]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/cal_enables[3]_i_1__2_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r[3]_i_2__0_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/signal_lost_r0                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                3 |              4 |         1.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1_n_0                                                                                                                                               |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[4]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc0[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[3]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc1[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc2[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_stop_adc3[4]_i_1_n_0                                                                                                                                |                                                                                                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                                                                  | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/cal_enables[3]_i_1__3_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r[3]_i_2__2_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/signal_lost_r0                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_1                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_0                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_1                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_7                                                                                                                          |                3 |              4 |         1.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                2 |              4 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[3]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r[3]_i_2_n_0                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/signal_lost_r0                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1_n_0                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                             | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/master_reset_reg[0]                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[5]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/cal_enables[3]_i_1__0_n_0                                                                                                                                    | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[4]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r[3]_i_2__1_n_0                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/signal_lost_r0                                                                                                 |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[21]_i_1__3_n_0                                                                             |                2 |              4 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[6]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              4 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_sm_state                                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                4 |              4 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                                                    | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                         |                1 |              4 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc1[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc2[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[2]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/FSM_sequential_bgt_sm_state[4]_i_2_n_0                                                                                                                        | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc0_drp_control/FSM_onehot_state[4]_i_1__1_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc2[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[2]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc1_drp_control/FSM_onehot_state[4]_i_1__2_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/drp_arbiter_adc0/user_drp_drdy_i_1__0_n_0                                                                                   |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[16]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[21]_i_1__2_n_0                                                                             |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc3_drp_control/FSM_onehot_state[4]_i_1__4_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[2]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_adc2_drp_control/FSM_onehot_state[4]_i_1__3_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac0_drp_control/FSM_onehot_state[4]_i_2__4_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_drp_control_top/i_dac1_drp_control/FSM_onehot_state[4]_i_1__0_n_0                                                                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc3[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                3 |              5 |         1.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc1[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/FSM_sequential_bgt_sm_state[4]_i_2__0_n_0                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/slice_enables_adc0[3]_i_1_n_0                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[2]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |              5 |         1.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[2]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |              5 |         1.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[2]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/areset_d[0]                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpaddr_por[10]_i_1__3_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc3[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/subdrp_addr_adc0[3]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                1 |              5 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_b_push_block_reg_0[0]                                                                                        | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/drp_req_adc0_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[19]_i_1__0_n_0                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/cmd_push_block_reg_0[0]                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/clock_en_count[5]_i_1__1_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/vbg_ctrl[6]_i_1_n_0                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/trim_code[5]_i_1__0_n_0                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[21]_i_1__1_n_0                                                                             |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/vbg_ctrl[6]_i_1__0_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_1                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_1                                                                                                                          |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/proc_sys_reset_0/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                         | design_1_i/proc_sys_reset_0/U0/SEQ/seq_clr                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/clock_en_count[5]_i_1__0_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/vio_0/inst/PROBE_IN_INST/read_done                                                                                                                                                                                           |                3 |              6 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/clock_en_count[5]_i_1__2_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/clock_en_count[5]_i_1__3_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/clock_en_count[5]_i_1_n_0                                                                                      |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/clock_en_count[5]_i_1__4_n_0                                                                                   |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                5 |              6 |         1.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/trim_code[5]_i_1_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/DATA_PHASE_WDT.data_timeout_reg_1                                                                                                                            |                5 |              6 |         1.20 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SEL                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                2 |              6 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/reset_out[5]_i_1_n_0                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                    |                3 |              6 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/Q[6]                                                                                                           |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_start_val[15]_i_1__3_n_0                                                                                                                           |                                                                                                                                                                                                                                         |                1 |              7 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr_reg[6]_0[6]                                                                                           |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/mem_addr[6]_i_1__3_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/mem_addr[6]_i_1_n_0                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/mem_addr[6]_i_1__2_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/rdata_ctrl[15]_i_1__0_n_0                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/mem_addr[6]_i_1__1_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/s_do_o[0]                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count00                                                                                                                                                                  |                2 |              7 |         3.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg_n_0_[0]                                                                                                                                            |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/rdata_ctrl[15]_i_1_n_0                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |              7 |         2.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/Q[6]                                                                                                           |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[1]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |              7 |         1.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/mem_addr[6]_i_1__0_n_0                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                4 |              7 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/Q[6]                                                                                                           |                6 |              7 |         1.17 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/Q[6]                                                                                                           |                5 |              7 |         1.40 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                          | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/count10                                                                                                                                                                  |                2 |              7 |         3.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc0_reset_count/count[7]_i_1__2_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_adc1_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc1_reset_count/count[7]_i_1__1_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc2_reset_count/count[7]_i_1__0_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/dac0_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_dac1_reset_count/count[7]_i_1__3_n_0                                                                                                                                                          |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[0]                                                                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/dac1_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_adc3_reset_count/count0                                                                                                                                                                                                                     | design_1_i/usp_rf_data_converter_0/inst/i_adc3_reset_count/count[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iDATA_CMD                                                                                                                                                                              |                1 |              8 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[0]                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/adc3_end_stage                                                                                                                                                                                  |                3 |              8 |         2.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/pushed_commands[7]_i_1__0_n_0                                                                       |                2 |              8 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/adc2_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/adc3_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/pushed_commands[7]_i_1_n_0                                                                        |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/adc1_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/adc0_restart_reg_n_0                                                                                                                                                                                                                          | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/p_0_in                                                                                                                      |                1 |              8 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpaddr_por[10]_i_1__0_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/const_operation[9]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpaddr_por[10]_i_1__1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                    | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/clk_lost_cnt[7]_i_1_n_0                                                                                                                                                  |                2 |              9 |         4.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpaddr_por[10]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/const_operation[9]_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/const_operation[9]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpaddr_por[10]_i_1__2_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/const_operation[9]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                4 |              9 |         2.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpaddr_por[10]_i_1__4_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                3 |              9 |         3.00 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/O                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/O                                                                                                                         |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                6 |             10 |         1.67 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/O                                                                                                                                                                         | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |                4 |             10 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]                                                                                                                                                          |                2 |             10 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                             |                7 |             10 |         1.43 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                             |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/read_addr0                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                   | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                1 |             10 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                 | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                2 |             10 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/mem_addr_reg[3]_0[3]                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                6 |             10 |         1.67 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2]                                    |                3 |             10 |         3.33 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/E[0]                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc3[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc1[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_sm_reset                                                                                                                                    |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.USE_SPLIT.write_resp_inst/p_1_in                                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc0[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                5 |             11 |         2.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/data_index_adc2[10]_i_1_n_0                                                                                                                              | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |                4 |             11 |         2.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/sel_first_reg_1[0]                                                                                                                                            |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[16]_1                                                                                                                                                                                  | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_addr_reg_reg[17]_2                                                                                                                          |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/counter_en_reg_reg                                                                                                                                                                               |                                                                                                                                                                                                                                         |                3 |             12 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[1]                                    |                1 |             12 |        12.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                         |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             12 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]       |                3 |             12 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             12 |         1.71 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                4 |             13 |         3.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/m_axi_wready_0[0]                                                                                                                | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                5 |             13 |         2.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                8 |             14 |         1.75 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             15 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_0[0]                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                9 |             15 |         1.67 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                7 |             15 |         2.14 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/drpdi_por_i[15]_i_1__2_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_adc/drp_di[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_bgt_reset_i                                                                                               |                8 |             16 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/bgt_fsm_dac/drp_di[15]_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_bgt_reset_i                                                                                               |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/rdata[15]_i_1__0_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[7]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/drpdi_por_i[15]_i_1__0_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/rdata[15]_i_1__1_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[7]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/rdata[15]_i_1__4_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/drpdi_por_i[15]_i_1_n_0                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |               10 |             16 |         1.60 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/drpdi_por_i[15]_i_1__1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             16 |         1.45 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             16 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                         |                1 |             16 |        16.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/ram/E[0]                                                                                                                                                      | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/tile_config/reset_i                                                                                                         |                2 |             16 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/cmd_push_block_reg_0[0]                                                                                          | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                2 |             16 |         8.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0]                              |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                3 |             16 |         5.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_start_val[15]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             16 |         3.20 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/xsdb_memory_read_inst/EN_O                                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               13 |             16 |         1.23 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/vio_0/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                                              | design_1_i/vio_0/inst/DECODER_INST/SR[0]                                                                                                                                                                                                |                9 |             16 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/vio_0/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             16 |         1.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                3 |             16 |         5.33 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                     |                                                                                                                                                                                                                                         |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/E[0]                                                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[7]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[1]                                    |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/drpdi_por_i[15]_i_1__3_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/rdata[15]_i_1__2_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               13 |             16 |         1.23 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/rdata[15]_i_1_n_0                                                                                                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                4 |             16 |         4.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[7]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/drpdi_por_i[15]_i_1__4_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                9 |             16 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[7]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/rdata[15]_i_1__3_n_0                                                                                                                                         | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                7 |             16 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank0_write[0]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                6 |             16 |         2.67 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                             |                8 |             16 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[7]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               11 |             16 |         1.45 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_start_val[16]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |         3.40 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_ADDRESS_CONTROLLER/addr[16]_i_1_n_0                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BURST_WD_LEN_CONTROLLER/burst_wd[0]_i_1_n_0                                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             17 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_start_val[17]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             18 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                7 |             18 |         2.57 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                4 |             18 |         4.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[0]                                    |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                            |                                                                                                                                                                                                                                         |                3 |             18 |         6.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             18 |         9.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |         6.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                9 |             19 |         2.11 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                             |                                                                                                                                                                                                                                         |                2 |             20 |        10.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                                             | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |                9 |             22 |         2.44 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_start_val[21]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             22 |         4.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_start_val[22]_i_1_n_0                                                                                                                              |                                                                                                                                                                                                                                         |                5 |             23 |         4.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/por_timer_count[0]_i_1__0_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/por_timer_count[0]_i_1__1_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/por_timer_count[0]_i_1__3_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             24 |         2.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/por_timer_count[0]_i_1__2_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/por_timer_count[0]_i_1_n_0                                                                                                                                   | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             24 |         2.18 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/por_timer_count[0]_i_1__4_n_0                                                                                                                                | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |                3 |             24 |         8.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/cnt_read_reg[0]                                                                                                                                               |                                                                                                                                                                                                                                         |                2 |             24 |        12.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             25 |         3.57 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                2 |             25 |        12.50 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc0_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               10 |             25 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc2_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               11 |             25 |         2.27 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc1_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               12 |             25 |         2.08 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/adc3_drpaddr[10]_i_1_n_0                                                                                                                                 | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/constants_config/reset_const_i                                                                                              |               12 |             25 |         2.08 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                6 |             25 |         4.17 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             25 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                4 |             25 |         6.25 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             25 |         8.33 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             28 |         5.60 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                2 |             28 |        14.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                  |                                                                                                                                                                                                                                         |                3 |             28 |         9.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                        |                                                                                                                                                                                                                                         |                6 |             28 |         4.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gpregsm1.curr_fwft_state_reg[0][0]                                          |                                                                                                                                                                                                                                         |                8 |             29 |         3.62 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                    |                                                                                                                                                                                                                                         |                3 |             29 |         9.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac0/dac0_reset_i                                                                                                   |               12 |             30 |         2.50 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                5 |             31 |         6.20 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_3[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_2[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               18 |             32 |         1.78 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |                7 |             32 |         4.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                  |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_4[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               24 |             32 |         1.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_rready_1[0]                                                                                                                  | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/s_axi_aresetn[0]                                                                     |               21 |             32 |         1.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/gpio_core_1/Read_Reg_Rst__0                                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               13 |             32 |         2.46 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             32 |         5.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[11]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               14 |             32 |         2.29 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[8]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank3_write[9]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               16 |             32 |         2.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[8]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank1_write[9]                                                                                                                                                                                   | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               19 |             32 |         1.68 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[12]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank15_write[12]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               13 |             32 |         2.46 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[12]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               20 |             32 |         1.60 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank9_write[11]                                                                                                                                                                                  | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               15 |             32 |         2.13 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[12]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank11_write[11]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/I_DECODER/bank13_write[11]                                                                                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               18 |             32 |         1.78 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                5 |             33 |         6.60 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |               11 |             33 |         3.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/usp_rf_data_converter_0/inst/i_axi_lite_ipif/I_SLAVE_ATTACHMENT/s_axi_rdata_i                                                                                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |                8 |             33 |         4.12 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               10 |             33 |         3.30 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                8 |             33 |         4.12 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             33 |         5.50 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               14 |             33 |         2.36 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/RESET                                                                                                                                                                     |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             34 |         6.80 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                          |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                            |                                                                                                                                                                                                                                         |                3 |             34 |        11.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             34 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_dac1/p_8_in                                                                                                         |               17 |             35 |         2.06 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                8 |             35 |         4.38 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                7 |             35 |         5.00 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               14 |             36 |         2.57 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in                                                                                                                                                                                               | design_1_i/ps8_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aresetn_d                                                                                                                                                                |               18 |             38 |         2.11 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                               | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/m_axi_arready_1[0]                                                                                                                 | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               10 |             39 |         3.90 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc0/adc0_reset_i                                                                                                   |               18 |             49 |         2.72 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                9 |             49 |         5.44 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             49 |         8.17 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/shift_en_o                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                5 |             49 |         9.80 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/shift_en_o                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                7 |             49 |         7.00 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc1/p_3_in                                                                                                         |               18 |             51 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc2/p_4_in                                                                                                         |               23 |             51 |         2.22 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/usp_rf_data_converter_0/inst/design_1_usp_rf_data_converter_0_0_rf_wrapper_i/por_state_machine_i/por_fsm_adc3/p_5_in                                                                                                         |               18 |             51 |         2.83 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/si_rs_rready                                                                                                                                                               |                                                                                                                                                                                                                                         |                9 |             51 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                     |                                                                                                                                                                                                                                         |                9 |             51 |         5.67 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               12 |             52 |         4.33 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                              |                                                                                                                                                                                                                                         |               11 |             52 |         4.73 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                       |               22 |             58 |         2.64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                                                             |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |               26 |             65 |         2.50 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               20 |             68 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               15 |             68 |         4.53 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_0[0]                                                                                                                                            |                                                                                                                                                                                                                                         |               20 |             68 |         3.40 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              |                                                                                                                                                                                                                                         |               30 |             69 |         2.30 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            |                                                                                                                                                                                                                                         |               26 |             69 |         2.65 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                       | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                               |               25 |             88 |         3.52 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                              | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               30 |             91 |         3.03 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            | design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                            | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               30 |             91 |         3.03 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            | design_1_i/system_ila_0/U0/ila_lib/U0/ila_core_inst/u_ila_regs/reg_srl_fff/shift_en_o                                                                                                                                                                                                 |                                                                                                                                                                                                                                         |               23 |            103 |         4.48 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       | design_1_i/proc_sys_reset_0/U0/peripheral_aresetn[0]                                                                                                                                                                                    |               86 |            220 |         2.56 |
|  design_1_i/usp_rf_data_converter_0/inst/i_design_1_usp_rf_data_converter_0_0_bufg_gt_ctrl/clk_dac1 |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              143 |           1096 |         7.66 |
|  design_1_i/zynq_ultra_ps_e_0/U0/pl_clk0                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              347 |           1171 |         3.37 |
|  design_1_i/util_ds_buf_1/U0/BUFGCE_O[0]                                                            |                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |              314 |           1510 |         4.81 |
+-----------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


