// Seed: 951599831
module module_0;
  logic id_1;
  wire  id_2;
  ;
  logic id_3;
  assign module_2.id_1 = 0;
  assign id_2 = id_2;
endmodule
module module_1 (
    output wor  id_0,
    output wand id_1,
    input  tri0 id_2,
    output tri0 id_3,
    input  tri  id_4
);
  union packed {
    logic id_6;
    id_7  id_8;
    logic id_9;
  }
      id_10, id_11;
  module_0 modCall_1 ();
  parameter id_12 = -1;
endmodule
module module_2 #(
    parameter id_3 = 32'd49
) (
    output wand id_0,
    input tri1 id_1,
    input uwire id_2,
    input tri0 _id_3,
    output tri1 id_4,
    input wor id_5,
    input tri id_6,
    input supply1 id_7,
    input tri1 id_8
);
  wire [1 : !  id_3] id_10;
  module_0 modCall_1 ();
  wire [id_3 : -1] id_11;
  xnor primCall (id_0, id_1, id_10, id_2, id_5, id_6, id_7, id_8);
endmodule
