 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : LCD_CTRL
Version: Q-2019.12
Date   : Mon Aug 28 17:20:28 2023
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: IROM_A_reg[0]
              (rising edge-triggered flip-flop)
  Endpoint: IROM_A[0] (output port)
  Path Group: (none)
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  IROM_A_reg[0]/CK (DFFRXL)                0.00       0.00 r
  IROM_A_reg[0]/Q (DFFRXL)                 0.73       0.73 r
  IROM_A[0] (out)                          0.00       0.73 r
  data arrival time                                   0.73
  -----------------------------------------------------------
  (Path is unconstrained)


1
