

================================================================
== Vitis HLS Report for 'runge_kutta_45_Pipeline_inner'
================================================================
* Date:           Sun May 14 17:33:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        rk45_vitis
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  50.00 ns|  24.676 ns|    13.50 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        7|  0.150 us|  0.350 us|    3|    7|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |                     |        |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |       Instance      | Module |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------+--------+---------+---------+----------+----------+-----+-----+---------+
        |sum_V_macply_fu_115  |macply  |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
        +---------------------+--------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- inner   |        1|        5|         2|          1|          1|  1 ~ 5|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     48|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        2|    -|       0|      0|    -|
|Multiplexer      |        -|    -|       -|     45|    -|
|Register         |        -|    -|      86|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    0|      86|     93|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    | Memory|                    Module                   | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |A_U    |runge_kutta_45_Pipeline_inner_A_ROM_AUTO_1R  |        2|  0|   0|    0|    30|   64|     1|         1920|
    +-------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |                                             |        2|  0|   0|    0|    30|   64|     1|         1920|
    +-------+---------------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln200_fu_146_p2    |         +|   0|  0|  11|           3|           1|
    |add_ln204_1_fu_156_p2  |         +|   0|  0|  13|           5|           5|
    |newFirst_fu_187_p2     |         +|   0|  0|   7|           6|           6|
    |newSecond_fu_193_p2    |         -|   0|  0|   7|           6|           6|
    |icmp_ln200_fu_140_p2   |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0|  48|          24|          23|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_j_1     |   9|          2|    3|          6|
    |j_fu_56                  |   9|          2|    3|          6|
    |sum_V_1_fu_60            |   9|          2|   80|        160|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|   88|        176|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |j_fu_56                  |   3|   0|    3|          0|
    |sum_V_1_fu_60            |  80|   0|   80|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  86|   0|   86|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  |         Source Object         |    C Type    |
+---------------------------+-----+-----+------------+-------------------------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|grp_macply_fu_719_p_din1   |  out|   80|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|grp_macply_fu_719_p_din2   |  out|   80|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|grp_macply_fu_719_p_din3   |  out|   80|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|grp_macply_fu_719_p_dout0  |   in|   80|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|grp_macply_fu_719_p_ready  |   in|    1|  ap_ctrl_hs|  runge_kutta_45_Pipeline_inner|  return value|
|i_9                        |   in|    3|     ap_none|                            i_9|        scalar|
|add_ln204                  |   in|    5|     ap_none|                      add_ln204|        scalar|
|zext_ln197                 |   in|    3|     ap_none|                     zext_ln197|        scalar|
|k_V_address0               |  out|    6|   ap_memory|                            k_V|         array|
|k_V_ce0                    |  out|    1|   ap_memory|                            k_V|         array|
|k_V_q0                     |   in|   80|   ap_memory|                            k_V|         array|
|sum_V_0_out                |  out|   80|      ap_vld|                    sum_V_0_out|       pointer|
|sum_V_0_out_ap_vld         |  out|    1|      ap_vld|                    sum_V_0_out|       pointer|
+---------------------------+-----+-----+------------+-------------------------------+--------------+

