{"vcs1":{"timestamp_begin":1737889738.789959943, "rt":0.22, "ut":0.11, "st":0.07}}
{"vcselab":{"timestamp_begin":1737889739.074975982, "rt":0.50, "ut":0.16, "st":0.10}}
{"link":{"timestamp_begin":1737889739.630609076, "rt":0.16, "ut":0.06, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737889738.561174220}
{"VCS_COMP_START_TIME": 1737889738.561174220}
{"VCS_COMP_END_TIME": 1737889739.849301198}
{"VCS_USER_OPTIONS": "-sverilog mem.sv top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265308}}
{"vcselab": {"peak_mem": 150348}}
