INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_5.gen/sources_1/ip/data_memory/sim/data_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_memory
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_7.gen/sources_1/ip/instr_mem/sim/instr_mem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instr_mem
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/alu_regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/eightbit_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module eightbit_alu
WARNING: [VRFC 10-3676] redeclaration of ansi port 'f' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/eightbit_alu.v:32]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'ovf' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/eightbit_alu.v:33]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'take_branch' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/eightbit_alu.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/instruction_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab7.srcs/sources_1/new/reg_file.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_7.srcs/sources_1/new/top_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top_test
WARNING: [VRFC 10-3676] redeclaration of ansi port 'MemToReg' is not allowed [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_7.srcs/sources_1/new/top_test.v:55]
INFO: [VRFC 10-2458] undeclared symbol led, assumed default net type wire [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_7.srcs/sources_1/new/top_test.v:68]
INFO: [VRFC 10-2458] undeclared symbol ovf_ctrl, assumed default net type wire [/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_7.srcs/sources_1/new/top_test.v:69]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/trevormaxjs/Documents/Engineering/Digital_Design/lab7/lab_7.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
