{"Source Block": ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@178:188@HdlStmAssign", "end\nendgenerate\n\n// In cyclic mode the same transfer is submitted over and over again\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : response_eot;\n\nassign request_valid = up_dma_req_valid;\nassign up_dma_req_ready = request_ready;\n\n// Request ID and Request done bitmap handling\n"], "Clone Blocks": [["hdl/library/axi_dmac/axi_dmac_regmap_request.v@177:187", "  assign request_src_stride = 'h0;\nend\nendgenerate\n\n// In cyclic mode the same transfer is submitted over and over again\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : response_eot;\n\nassign request_valid = up_dma_req_valid;\nassign up_dma_req_ready = request_ready;\n\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@180:190", "\n// In cyclic mode the same transfer is submitted over and over again\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : response_eot;\n\nassign request_valid = up_dma_req_valid;\nassign up_dma_req_ready = request_ready;\n\n// Request ID and Request done bitmap handling\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n"], ["hdl/library/axi_dmac/axi_dmac_regmap_request.v@181:191", "// In cyclic mode the same transfer is submitted over and over again\nassign up_sot = up_dma_cyclic ? 1'b0 : up_dma_req_valid & up_dma_req_ready;\nassign up_eot = up_dma_cyclic ? 1'b0 : response_eot;\n\nassign request_valid = up_dma_req_valid;\nassign up_dma_req_ready = request_ready;\n\n// Request ID and Request done bitmap handling\nalways @(posedge clk) begin\n  if (ctrl_enable == 1'b0) begin\n    up_transfer_id <= 2'h0;\n"]], "Diff Content": {"Delete": [[183, "assign up_eot = up_dma_cyclic ? 1'b0 : response_eot;\n"]], "Add": [[183, "assign up_eot = up_dma_cyclic ? 1'b0 : response_eot & response_valid & response_ready;\n"]]}}