$date
	Sat Aug  9 08:34:16 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_half_sub $end
$var wire 1 ! tb_n_out $end
$var wire 1 " tb_d_out $end
$var wire 1 # tb_b_out $end
$var reg 1 $ tb_a_in $end
$var reg 1 % tb_b_in $end
$scope module dut $end
$var wire 1 $ a_in $end
$var wire 1 % b_in $end
$var wire 1 # b_out $end
$var wire 1 " d_out $end
$var wire 1 ! n_out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
0$
0#
0"
1!
$end
#10
1"
1#
1%
#20
0#
0!
0%
1$
#30
0"
1%
#40
