library ieee;
use ieee.std_logic_1164.all;
--use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
use ieee.numeric_std.all;

library LIB_VHD;
use LIB_VHD.constants_package.all;


entity decoder is
	port
	(
			i_sel	: in std_logic_vector(1 downto 0);
			o_val	: out std_logic_vector(31 downto 0)
	);

end entity decoder;

architecture rtl of decoder is 
	begin
		o_val <=	"11111111111111111111111111111111"	when i_sel = "11" else
							"10000000100000001000000010000000"	when i_sel = "10" else
							"01101001000111010111000110110010"	when i_sel = "01" else
							"00000000000000000000000000000000";
end rtl;
