# do CPU_TEST_Sim.do 
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control
# 
# Top level modules:
# 	control
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module control_vlg_sample_tst
# -- Compiling module control_vlg_check_tst
# -- Compiling module control_vlg_vec_tst
# 
# Top level modules:
# 	control_vlg_vec_tst
# vsim -L cycloneii_ver -L altera_ver -L altera_mf_ver -L 220model_ver -L sgate -c -t 1ps -novopt work.control_vlg_vec_tst 
# Loading work.control_vlg_vec_tst
# Loading work.control
# Loading cycloneii_ver.cycloneii_lcell_comb
# Loading cycloneii_ver.cycloneii_io
# Loading cycloneii_ver.cycloneii_mux21
# Loading cycloneii_ver.cycloneii_dffe
# Loading cycloneii_ver.cycloneii_asynch_io
# Loading cycloneii_ver.cycloneii_clkctrl
# Loading cycloneii_ver.cycloneii_mux41
# Loading cycloneii_ver.cycloneii_ena_reg
# Loading cycloneii_ver.cycloneii_lcell_ff
# Loading work.control_vlg_sample_tst
# Loading work.control_vlg_check_tst
# SDF 10.1d Compiler 2012.11 Nov  2 2012
# 
# Loading instances from CPU_TEST_Sim_v.sdo
# Loading cycloneii_ver.CYCLONEII_PRIM_DFFE
# Loading timing data from CPU_TEST_Sim_v.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /control_vlg_vec_tst File: CPU_TEST_Sim.vt
# ERROR! Vector Mismatch for output port T[0] :: @time = 30000.000 ps
#      Expected value = 001
#      Real value = 010
# ERROR! Vector Mismatch for output port T[1] :: @time = 30000.000 ps
#      Expected value = 001
#      Real value = 010
# ERROR! Vector Mismatch for output port T[2] :: @time = 70000.000 ps
#      Expected value = 000
#      Real value = 100
# ERROR! Vector Mismatch for output port T[0] :: @time = 110000.000 ps
#      Expected value = 000
#      Real value = 001
#           4 mismatched vectors : Simulation failed !
# ** Note: $finish    : CPU_TEST_Sim.vt(804)
#    Time: 500 ns  Iteration: 0  Instance: /control_vlg_vec_tst/tb_out
