Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date              : Wed Jun  2 13:50:06 2021
| Host              : MEN-1339-10 running 64-bit major release  (build 9200)
| Command           : report_timing_summary -max_paths 10 -file blinky_bd_wrapper_timing_summary_routed.rpt -pb blinky_bd_wrapper_timing_summary_routed.pb -rpx blinky_bd_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design            : blinky_bd_wrapper
| Device            : xczu4eg-sfvc784
| Speed File        : -1  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (47)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (102)
5. checking no_input_delay (0)
6. checking no_output_delay (5)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (47)
-------------------------
 There are 19 register/latch pins with no clock driven by root clock pin: blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/Q (HIGH)

 There are 28 register/latch pins with no clock driven by root clock pin: blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (102)
--------------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (5)
-------------------------------
 There are 5 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.650        0.000                      0                   16        0.064        0.000                      0                   16        3.500        0.000                       0                    15  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock     Waveform(ns)       Period(ns)      Frequency(MHz)
-----     ------------       ----------      --------------
clk_pl_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pl_0            8.650        0.000                      0                   16        0.064        0.000                      0                   16        3.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pl_0
  To Clock:  clk_pl_0

Setup :            0  Failing Endpoints,  Worst Slack        8.650ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.650ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        1.083ns  (logic 0.375ns (34.626%)  route 0.708ns (65.374%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 11.736 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.764ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.690ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.804     2.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.106 f  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/Q
                         net (fo=2, routed)           0.348     2.454    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[7]
    SLICE_X25Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     2.636 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_i_2/O
                         net (fo=1, routed)           0.048     2.684    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_i_2_n_0
    SLICE_X25Y122        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.782 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_i_1/O
                         net (fo=2, routed)           0.312     3.094    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/p_0_in
    SLICE_X26Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.569    11.736    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/sys_clk
    SLICE_X26Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
                         clock pessimism              0.224    11.960    
                         clock uncertainty           -0.174    11.786    
    SLICE_X26Y122        FDRE (Setup_DFF2_SLICEL_C_CE)
                                                     -0.042    11.744    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         11.744    
                         arrival time                          -3.094    
  -------------------------------------------------------------------
                         slack                                  8.650    

Slack (MET) :             8.676ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.978ns  (logic 0.375ns (38.344%)  route 0.603ns (61.656%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.720ns = ( 11.720 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.161ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.764ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.553ns (routing 0.690ns, distribution 0.863ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.804     2.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.106 f  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/Q
                         net (fo=2, routed)           0.348     2.454    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[7]
    SLICE_X25Y122        LUT6 (Prop_H6LUT_SLICEM_I5_O)
                                                      0.182     2.636 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_i_2/O
                         net (fo=1, routed)           0.048     2.684    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_i_2_n_0
    SLICE_X25Y122        LUT2 (Prop_F6LUT_SLICEM_I0_O)
                                                      0.098     2.782 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_i_1/O
                         net (fo=2, routed)           0.207     2.989    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in
    SLICE_X23Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.553    11.720    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X23Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/C
                         clock pessimism              0.161    11.881    
                         clock uncertainty           -0.174    11.707    
    SLICE_X23Y122        FDRE (Setup_DFF_SLICEL_C_CE)
                                                     -0.042    11.665    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         11.665    
                         arrival time                          -2.989    
  -------------------------------------------------------------------
                         slack                                  8.676    

Slack (MET) :             9.016ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.795ns  (logic 0.342ns (43.019%)  route 0.453ns (56.981%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.764ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.804     2.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.106 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/Q
                         net (fo=2, routed)           0.394     2.500    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[7]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.650 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.678    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.097     2.775 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.031     2.806    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[10]
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.795    
    SLICE_X25Y122        FDRE (Setup_BFF_SLICEM_C_D)
                                                      0.027    11.822    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -2.806    
  -------------------------------------------------------------------
                         slack                                  9.016    

Slack (MET) :             9.026ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.785ns  (logic 0.331ns (42.166%)  route 0.454ns (57.834%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.764ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.804     2.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.106 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/Q
                         net (fo=2, routed)           0.394     2.500    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[7]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.650 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.678    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[2])
                                                      0.086     2.764 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.032     2.796    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[11]
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.795    
    SLICE_X25Y122        FDRE (Setup_CFF_SLICEM_C_D)
                                                      0.027    11.822    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -2.796    
  -------------------------------------------------------------------
                         slack                                  9.026    

Slack (MET) :             9.042ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.769ns  (logic 0.317ns (41.222%)  route 0.452ns (58.778%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.011ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.804ns (routing 0.764ns, distribution 1.040ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.804     2.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_GFF_SLICEM_C_Q)
                                                      0.095     2.106 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/Q
                         net (fo=2, routed)           0.394     2.500    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[7]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[6]_CO[7])
                                                      0.150     2.650 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.028     2.678    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.072     2.750 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.030     2.780    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[9]
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.795    
    SLICE_X25Y122        FDRE (Setup_AFF_SLICEM_C_D)
                                                      0.027    11.822    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         11.822    
                         arrival time                          -2.780    
  -------------------------------------------------------------------
                         slack                                  9.042    

Slack (MET) :             9.192ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.631ns  (logic 0.386ns (61.173%)  route 0.245ns (38.827%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.764ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.793     2.000    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y123        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.098 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.214     2.312    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[0]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[7])
                                                      0.288     2.600 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[7]
                         net (fo=1, routed)           0.031     2.631    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[8]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.796    
    SLICE_X25Y121        FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.027    11.823    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -2.631    
  -------------------------------------------------------------------
                         slack                                  9.192    

Slack (MET) :             9.195ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.628ns  (logic 0.383ns (60.987%)  route 0.245ns (39.013%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.764ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.793     2.000    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y123        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.098 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.214     2.312    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[0]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[5])
                                                      0.285     2.597 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[5]
                         net (fo=1, routed)           0.031     2.628    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[6]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.796    
    SLICE_X25Y121        FDRE (Setup_FFF_SLICEM_C_D)
                                                      0.027    11.823    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -2.628    
  -------------------------------------------------------------------
                         slack                                  9.195    

Slack (MET) :             9.209ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.368ns (59.935%)  route 0.246ns (40.065%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.764ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.793     2.000    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y123        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.098 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.214     2.312    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[0]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[6])
                                                      0.270     2.582 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[6]
                         net (fo=1, routed)           0.032     2.614    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[7]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.796    
    SLICE_X25Y121        FDRE (Setup_GFF_SLICEM_C_D)
                                                      0.027    11.823    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -2.614    
  -------------------------------------------------------------------
                         slack                                  9.209    

Slack (MET) :             9.239ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.584ns  (logic 0.340ns (58.219%)  route 0.244ns (41.781%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.745ns = ( 11.745 - 10.000 ) 
    Source Clock Delay      (SCD):    2.000ns
    Clock Pessimism Removal (CPR):    0.224ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.793ns (routing 0.764ns, distribution 1.029ns)
  Clock Net Delay (Destination): 1.578ns (routing 0.690ns, distribution 0.888ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.793     2.000    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y123        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y123        FDRE (Prop_DFF2_SLICEM_C_Q)
                                                      0.098     2.098 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/Q
                         net (fo=3, routed)           0.214     2.312    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[0]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_CI_O[4])
                                                      0.242     2.554 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[4]
                         net (fo=1, routed)           0.030     2.584    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[5]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.578    11.745    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/C
                         clock pessimism              0.224    11.969    
                         clock uncertainty           -0.174    11.796    
    SLICE_X25Y121        FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.027    11.823    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         11.823    
                         arrival time                          -2.584    
  -------------------------------------------------------------------
                         slack                                  9.239    

Slack (MET) :             9.273ns  (required time - arrival time)
  Source:                 blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pl_0 rise@10.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.569ns  (logic 0.262ns (46.046%)  route 0.307ns (53.954%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.736ns = ( 11.736 - 10.000 ) 
    Source Clock Delay      (SCD):    1.999ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.174ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.340ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.792ns (routing 0.764ns, distribution 1.028ns)
  Clock Net Delay (Destination): 1.569ns (routing 0.690ns, distribution 0.879ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.178     0.178    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.029     0.207 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.792     1.999    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/sys_clk
    SLICE_X26Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y122        FDRE (Prop_DFF2_SLICEL_C_Q)
                                                      0.098     2.097 f  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/Q
                         net (fo=21, routed)          0.285     2.382    blinky_bd_i/test_top_0/config_manager/prog_clk_out
    SLICE_X26Y122        LUT1 (Prop_D5LUT_SLICEL_I0_O)
                                                      0.164     2.546 r  blinky_bd_i/test_top_0/pulse_reg_i_2__0/O
                         net (fo=1, routed)           0.022     2.568    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/lopt
    SLICE_X26Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                     10.000    10.000 r  
    PS8_X0Y0             PS8                          0.000    10.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.140    10.140    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.027    10.167 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.569    11.736    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/sys_clk
    SLICE_X26Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
                         clock pessimism              0.252    11.988    
                         clock uncertainty           -0.174    11.814    
    SLICE_X26Y122        FDRE (Setup_DFF2_SLICEL_C_D)
                                                      0.027    11.841    blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg
  -------------------------------------------------------------------
                         required time                         11.841    
                         arrival time                          -2.568    
  -------------------------------------------------------------------
                         slack                                  9.273    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.116ns  (logic 0.056ns (48.276%)  route 0.060ns (51.724%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.900ns (routing 0.386ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.900     1.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y122        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/Q
                         net (fo=2, routed)           0.053     1.102    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[10]
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.120 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry__0/O[1]
                         net (fo=1, routed)           0.007     1.127    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[10]
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
                         clock pessimism             -0.147     1.017    
    SLICE_X25Y122        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.063    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.118ns  (logic 0.056ns (47.458%)  route 0.062ns (52.542%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.900ns (routing 0.386ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.900     1.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_BFF_SLICEM_C_Q)
                                                      0.038     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/Q
                         net (fo=2, routed)           0.055     1.104    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[2]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[1]_O[1])
                                                      0.018     1.122 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[1]
                         net (fo=1, routed)           0.007     1.129    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[2]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/C
                         clock pessimism             -0.147     1.017    
    SLICE_X25Y121        FDRE (Hold_BFF_SLICEM_C_D)
                                                      0.046     1.063    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.129    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.120ns  (logic 0.057ns (47.500%)  route 0.063ns (52.500%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.900ns (routing 0.386ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.900     1.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y122        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/Q
                         net (fo=2, routed)           0.056     1.105    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[11]
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.124 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry__0/O[2]
                         net (fo=1, routed)           0.007     1.131    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[11]
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
                         clock pessimism             -0.147     1.017    
    SLICE_X25Y122        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.063    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.131    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.122ns  (logic 0.057ns (46.721%)  route 0.065ns (53.279%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.900ns (routing 0.386ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.900     1.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/Q
                         net (fo=2, routed)           0.058     1.107    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[3]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[2])
                                                      0.019     1.126 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[2]
                         net (fo=1, routed)           0.007     1.133    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[3]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
                         clock pessimism             -0.147     1.017    
    SLICE_X25Y121        FDRE (Hold_CFF_SLICEM_C_D)
                                                      0.046     1.063    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.123ns  (logic 0.057ns (46.341%)  route 0.066ns (53.659%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.899ns (routing 0.386ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.436ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.899     1.010    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/Q
                         net (fo=2, routed)           0.059     1.108    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[8]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_O[7])
                                                      0.018     1.126 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[7]
                         net (fo=1, routed)           0.007     1.133    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[8]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.025     1.163    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/C
                         clock pessimism             -0.147     1.016    
    SLICE_X25Y121        FDRE (Hold_HFF_SLICEM_C_D)
                                                      0.046     1.062    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.128ns  (logic 0.057ns (44.531%)  route 0.071ns (55.469%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.900ns (routing 0.386ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.900     1.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_AFF_SLICEM_C_Q)
                                                      0.038     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/Q
                         net (fo=2, routed)           0.064     1.113    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[1]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[0])
                                                      0.019     1.132 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[0]
                         net (fo=1, routed)           0.007     1.139    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[1]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/C
                         clock pessimism             -0.147     1.017    
    SLICE_X25Y121        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.063    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.139    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.131ns  (logic 0.066ns (50.382%)  route 0.065ns (49.618%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.011ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.900ns (routing 0.386ns, distribution 0.514ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.900     1.011    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_CFF_SLICEM_C_Q)
                                                      0.038     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/Q
                         net (fo=2, routed)           0.058     1.107    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[3]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[3])
                                                      0.028     1.135 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[3]
                         net (fo=1, routed)           0.007     1.142    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[4]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[4]/C
                         clock pessimism             -0.147     1.017    
    SLICE_X25Y121        FDRE (Hold_DFF_SLICEM_C_D)
                                                      0.046     1.063    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.063    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.140ns  (logic 0.056ns (40.000%)  route 0.084ns (60.000%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.899ns (routing 0.386ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.436ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.899     1.010    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.038     1.048 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/Q
                         net (fo=2, routed)           0.077     1.125    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[5]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[4]_O[4])
                                                      0.018     1.143 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[4]
                         net (fo=1, routed)           0.007     1.150    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[5]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.025     1.163    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/C
                         clock pessimism             -0.147     1.016    
    SLICE_X25Y121        FDRE (Hold_EFF_SLICEM_C_D)
                                                      0.046     1.062    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.156ns  (logic 0.087ns (55.769%)  route 0.069ns (44.231%))
  Logic Levels:           2  (CARRY8=2)
  Clock Path Skew:        0.021ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.164ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.133ns
  Clock Net Delay (Source):      0.899ns (routing 0.386ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.026ns (routing 0.436ns, distribution 0.590ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.899     1.010    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_HFF_SLICEM_C_Q)
                                                      0.039     1.049 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[8]/Q
                         net (fo=2, routed)           0.059     1.108    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[8]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.029     1.137 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/CO[7]
                         net (fo=1, routed)           0.003     1.140    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry_n_0
    SLICE_X25Y122        CARRY8 (Prop_CARRY8_SLICEM_CI_O[0])
                                                      0.019     1.159 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry__0/O[0]
                         net (fo=1, routed)           0.007     1.166    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[9]
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.026     1.164    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y122        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]/C
                         clock pessimism             -0.133     1.031    
    SLICE_X25Y122        FDRE (Hold_AFF_SLICEM_C_D)
                                                      0.046     1.077    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.077    
                         arrival time                           1.166    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pl_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pl_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pl_0 rise@0.000ns - clk_pl_0 rise@0.000ns)
  Data Path Delay:        0.141ns  (logic 0.056ns (39.716%)  route 0.085ns (60.284%))
  Logic Levels:           1  (CARRY8=1)
  Clock Path Skew:        0.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.163ns
    Source Clock Delay      (SCD):    1.010ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Net Delay (Source):      0.899ns (routing 0.386ns, distribution 0.513ns)
  Clock Net Delay (Destination): 1.025ns (routing 0.436ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.094     0.094    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.017     0.111 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          0.899     1.010    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y121        FDRE (Prop_FFF_SLICEM_C_Q)
                                                      0.037     1.047 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/Q
                         net (fo=2, routed)           0.078     1.125    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/config_manager/prog_clk_divider/clkdiv_counter_reg[6]
    SLICE_X25Y121        CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[5])
                                                      0.019     1.144 r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter0_carry/O[5]
                         net (fo=1, routed)           0.007     1.151    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/p_0_in__1[6]
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pl_0 rise edge)
                                                      0.000     0.000 r  
    PS8_X0Y0             PS8                          0.000     0.000 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]
                         net (fo=1, routed)           0.120     0.120    blinky_bd_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]
    BUFG_PS_X0Y95        BUFG_PS (Prop_BUFG_PS_I_O)
                                                      0.018     0.138 r  blinky_bd_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O
    X0Y2 (CLOCK_ROOT)    net (fo=15, routed)          1.025     1.163    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/sys_clk
    SLICE_X25Y121        FDRE                                         r  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/C
                         clock pessimism             -0.147     1.016    
    SLICE_X25Y121        FDRE (Hold_FFF_SLICEM_C_D)
                                                      0.046     1.062    blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.062    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.089    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pl_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0] }

Check Type        Corner  Lib Pin          Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     PS8/MAXIGP2ACLK  n/a            3.000         10.000      7.000      PS8_X0Y0       blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X26Y122  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X23Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y123  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
Min Period        n/a     FDRE/C           n/a            0.550         10.000      9.450      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[4]/C
Low Pulse Width   Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[4]/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X26Y122  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
Low Pulse Width   Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X23Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
High Pulse Width  Slow    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Fast    PS8/MAXIGP2ACLK  n/a            1.500         5.000       3.500      PS8_X0Y0       blinky_bd_i/zynq_ultra_ps_e_0/inst/PS8_i/MAXIGP2ACLK
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X26Y122  blinky_bd_i/test_top_0/inst/config_manager/prog_clk_divider/clk_out_reg/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X23Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clk_out_reg/C
High Pulse Width  Fast    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y123  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y122  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[5]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[6]/C
High Pulse Width  Slow    FDRE/C           n/a            0.275         5.000       4.725      SLICE_X25Y121  blinky_bd_i/test_top_0/inst/sc_manager/logic_clk_divider/clkdiv_counter_reg[7]/C



