#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_000001ea15cccd00 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001ea15c6a410 .scope module, "tb" "tb" 3 22;
 .timescale -12 -12;
L_000001ea15cc0db0 .functor NOT 1, L_000001ea15d6af50, C4<0>, C4<0>, C4<0>;
L_000001ea15d6bd80 .functor XOR 1, L_000001ea15d6b090, L_000001ea15d6a9b0, C4<0>, C4<0>;
L_000001ea15d6c480 .functor XOR 1, L_000001ea15d6bd80, L_000001ea15d6a370, C4<0>, C4<0>;
v000001ea15d21250_0 .net *"_ivl_10", 0 0, L_000001ea15d6a370;  1 drivers
v000001ea15d1f950_0 .net *"_ivl_12", 0 0, L_000001ea15d6c480;  1 drivers
v000001ea15d212f0_0 .net *"_ivl_2", 0 0, L_000001ea15d6b630;  1 drivers
v000001ea15d21570_0 .net *"_ivl_4", 0 0, L_000001ea15d6b090;  1 drivers
v000001ea15d1fd10_0 .net *"_ivl_6", 0 0, L_000001ea15d6a9b0;  1 drivers
v000001ea15d21390_0 .net *"_ivl_8", 0 0, L_000001ea15d6bd80;  1 drivers
v000001ea15d21610_0 .var "clk", 0 0;
v000001ea15d1fe50_0 .net "reset", 0 0, v000001ea15d207b0_0;  1 drivers
v000001ea15d1fef0_0 .net "shift_ena_dut", 0 0, L_000001ea15d6b920;  1 drivers
v000001ea15d1ff90_0 .net "shift_ena_ref", 0 0, L_000001ea15cc0e20;  1 drivers
v000001ea15d20170_0 .var/2u "stats1", 159 0;
v000001ea15d20210_0 .var/2u "strobe", 0 0;
v000001ea15d20490_0 .net "tb_match", 0 0, L_000001ea15d6af50;  1 drivers
v000001ea15d20530_0 .net "tb_mismatch", 0 0, L_000001ea15cc0db0;  1 drivers
E_000001ea15cb39e0/0 .event negedge, v000001ea15d20d50_0;
E_000001ea15cb39e0/1 .event posedge, v000001ea15d20d50_0;
E_000001ea15cb39e0 .event/or E_000001ea15cb39e0/0, E_000001ea15cb39e0/1;
L_000001ea15d6b630 .concat [ 1 0 0 0], L_000001ea15cc0e20;
L_000001ea15d6b090 .concat [ 1 0 0 0], L_000001ea15cc0e20;
L_000001ea15d6a9b0 .concat [ 1 0 0 0], L_000001ea15d6b920;
L_000001ea15d6a370 .concat [ 1 0 0 0], L_000001ea15cc0e20;
L_000001ea15d6af50 .cmp/eeq 1, L_000001ea15d6b630, L_000001ea15d6c480;
S_000001ea15c6a5a0 .scope module, "good1" "RefModule" 3 61, 4 2 0, S_000001ea15c6a410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
P_000001ea15cb0bb0 .param/l "B0" 0 4 8, +C4<00000000000000000000000000000000>;
P_000001ea15cb0be8 .param/l "B1" 0 4 8, +C4<00000000000000000000000000000001>;
P_000001ea15cb0c20 .param/l "B2" 0 4 8, +C4<00000000000000000000000000000010>;
P_000001ea15cb0c58 .param/l "B3" 0 4 8, +C4<00000000000000000000000000000011>;
P_000001ea15cb0c90 .param/l "Done" 0 4 8, +C4<00000000000000000000000000000100>;
L_000001ea15cc0c60 .functor OR 1, L_000001ea15d6aa50, L_000001ea15d6b450, C4<0>, C4<0>;
L_000001ea15cc0cd0 .functor OR 1, L_000001ea15cc0c60, L_000001ea15d698d0, C4<0>, C4<0>;
L_000001ea15cc0e20 .functor OR 1, L_000001ea15cc0cd0, L_000001ea15d69bf0, C4<0>, C4<0>;
v000001ea15cabf70_0 .net *"_ivl_0", 31 0, L_000001ea15d205d0;  1 drivers
L_000001ea15d21868 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea15cac0b0_0 .net *"_ivl_11", 28 0, L_000001ea15d21868;  1 drivers
L_000001ea15d218b0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001ea15cac010_0 .net/2u *"_ivl_12", 31 0, L_000001ea15d218b0;  1 drivers
v000001ea15cac150_0 .net *"_ivl_14", 0 0, L_000001ea15d6b450;  1 drivers
v000001ea15d20a30_0 .net *"_ivl_17", 0 0, L_000001ea15cc0c60;  1 drivers
v000001ea15d20670_0 .net *"_ivl_18", 31 0, L_000001ea15d6a730;  1 drivers
L_000001ea15d218f8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea15d202b0_0 .net *"_ivl_21", 28 0, L_000001ea15d218f8;  1 drivers
L_000001ea15d21940 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000001ea15d1f810_0 .net/2u *"_ivl_22", 31 0, L_000001ea15d21940;  1 drivers
v000001ea15d203f0_0 .net *"_ivl_24", 0 0, L_000001ea15d698d0;  1 drivers
v000001ea15d20710_0 .net *"_ivl_27", 0 0, L_000001ea15cc0cd0;  1 drivers
v000001ea15d20350_0 .net *"_ivl_28", 31 0, L_000001ea15d69970;  1 drivers
L_000001ea15d217d8 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea15d1f9f0_0 .net *"_ivl_3", 28 0, L_000001ea15d217d8;  1 drivers
L_000001ea15d21988 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea15d20f30_0 .net *"_ivl_31", 28 0, L_000001ea15d21988;  1 drivers
L_000001ea15d219d0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v000001ea15d21110_0 .net/2u *"_ivl_32", 31 0, L_000001ea15d219d0;  1 drivers
v000001ea15d208f0_0 .net *"_ivl_34", 0 0, L_000001ea15d69bf0;  1 drivers
L_000001ea15d21820 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001ea15d20cb0_0 .net/2u *"_ivl_4", 31 0, L_000001ea15d21820;  1 drivers
v000001ea15d20b70_0 .net *"_ivl_6", 0 0, L_000001ea15d6aa50;  1 drivers
v000001ea15d20c10_0 .net *"_ivl_8", 31 0, L_000001ea15d6b590;  1 drivers
v000001ea15d20d50_0 .net "clk", 0 0, v000001ea15d21610_0;  1 drivers
v000001ea15d200d0_0 .var "next", 2 0;
v000001ea15d1fb30_0 .net "reset", 0 0, v000001ea15d207b0_0;  alias, 1 drivers
v000001ea15d21070_0 .net "shift_ena", 0 0, L_000001ea15cc0e20;  alias, 1 drivers
v000001ea15d20990_0 .var "state", 2 0;
E_000001ea15cb4160 .event posedge, v000001ea15d20d50_0;
E_000001ea15cb3920 .event edge, v000001ea15d20990_0;
L_000001ea15d205d0 .concat [ 3 29 0 0], v000001ea15d20990_0, L_000001ea15d217d8;
L_000001ea15d6aa50 .cmp/eq 32, L_000001ea15d205d0, L_000001ea15d21820;
L_000001ea15d6b590 .concat [ 3 29 0 0], v000001ea15d20990_0, L_000001ea15d21868;
L_000001ea15d6b450 .cmp/eq 32, L_000001ea15d6b590, L_000001ea15d218b0;
L_000001ea15d6a730 .concat [ 3 29 0 0], v000001ea15d20990_0, L_000001ea15d218f8;
L_000001ea15d698d0 .cmp/eq 32, L_000001ea15d6a730, L_000001ea15d21940;
L_000001ea15d69970 .concat [ 3 29 0 0], v000001ea15d20990_0, L_000001ea15d21988;
L_000001ea15d69bf0 .cmp/eq 32, L_000001ea15d69970, L_000001ea15d219d0;
S_000001ea15cc9a60 .scope module, "stim1" "stimulus_gen" 3 57, 3 6 0, S_000001ea15c6a410;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v000001ea15d211b0_0 .net "clk", 0 0, v000001ea15d21610_0;  alias, 1 drivers
v000001ea15d207b0_0 .var "reset", 0 0;
E_000001ea15cb3ca0 .event negedge, v000001ea15d20d50_0;
S_000001ea15cc9bf0 .scope module, "top_module1" "TopModule" 3 66, 5 3 0, S_000001ea15c6a410;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "shift_ena";
L_000001ea15d6c4f0 .functor OR 1, L_000001ea15d6a690, L_000001ea15d69a10, C4<0>, C4<0>;
L_000001ea15d6be60 .functor OR 1, L_000001ea15d6c4f0, L_000001ea15d6a910, C4<0>, C4<0>;
L_000001ea15d6b920 .functor OR 1, L_000001ea15d6be60, L_000001ea15d6aff0, C4<0>, C4<0>;
L_000001ea15d21a18 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001ea15d20fd0_0 .net/2u *"_ivl_0", 3 0, L_000001ea15d21a18;  1 drivers
L_000001ea15d21aa8 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001ea15d21430_0 .net/2u *"_ivl_10", 3 0, L_000001ea15d21aa8;  1 drivers
v000001ea15d1fbd0_0 .net *"_ivl_12", 0 0, L_000001ea15d6a910;  1 drivers
v000001ea15d216b0_0 .net *"_ivl_15", 0 0, L_000001ea15d6be60;  1 drivers
L_000001ea15d21af0 .functor BUFT 1, C4<0100>, C4<0>, C4<0>, C4<0>;
v000001ea15d20ad0_0 .net/2u *"_ivl_16", 3 0, L_000001ea15d21af0;  1 drivers
v000001ea15d1fdb0_0 .net *"_ivl_18", 0 0, L_000001ea15d6aff0;  1 drivers
v000001ea15d1fa90_0 .net *"_ivl_2", 0 0, L_000001ea15d6a690;  1 drivers
L_000001ea15d21a60 .functor BUFT 1, C4<0010>, C4<0>, C4<0>, C4<0>;
v000001ea15d214d0_0 .net/2u *"_ivl_4", 3 0, L_000001ea15d21a60;  1 drivers
v000001ea15d20030_0 .net *"_ivl_6", 0 0, L_000001ea15d69a10;  1 drivers
v000001ea15d1fc70_0 .net *"_ivl_9", 0 0, L_000001ea15d6c4f0;  1 drivers
v000001ea15d20df0_0 .net "clk", 0 0, v000001ea15d21610_0;  alias, 1 drivers
v000001ea15d20850_0 .net "reset", 0 0, v000001ea15d207b0_0;  alias, 1 drivers
v000001ea15d1f8b0_0 .net "shift_ena", 0 0, L_000001ea15d6b920;  alias, 1 drivers
v000001ea15d20e90_0 .var "state", 3 0;
E_000001ea15cb4120 .event posedge, v000001ea15d1fb30_0, v000001ea15d20d50_0;
L_000001ea15d6a690 .cmp/eq 4, v000001ea15d20e90_0, L_000001ea15d21a18;
L_000001ea15d69a10 .cmp/eq 4, v000001ea15d20e90_0, L_000001ea15d21a60;
L_000001ea15d6a910 .cmp/eq 4, v000001ea15d20e90_0, L_000001ea15d21aa8;
L_000001ea15d6aff0 .cmp/eq 4, v000001ea15d20e90_0, L_000001ea15d21af0;
S_000001ea15c6e4c0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 73, 3 73 0, S_000001ea15c6a410;
 .timescale -12 -12;
E_000001ea15cb4220 .event edge, v000001ea15d20210_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v000001ea15d20210_0;
    %nor/r;
    %assign/vec4 v000001ea15d20210_0, 0;
    %wait E_000001ea15cb4220;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_000001ea15cc9a60;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001ea15cb3ca0;
    %vpi_func 3 14 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v000001ea15d207b0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 17 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_000001ea15c6a5a0;
T_2 ;
Ewait_0 .event/or E_000001ea15cb3920, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001ea15d20990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %jmp T_2.5;
T_2.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001ea15d200d0_0, 0, 3;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001ea15d200d0_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001ea15d200d0_0, 0, 3;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ea15d200d0_0, 0, 3;
    %jmp T_2.5;
T_2.4 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001ea15d200d0_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001ea15c6a5a0;
T_3 ;
    %wait E_000001ea15cb4160;
    %load/vec4 v000001ea15d1fb30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001ea15d20990_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001ea15d200d0_0;
    %assign/vec4 v000001ea15d20990_0, 0;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001ea15cc9bf0;
T_4 ;
    %wait E_000001ea15cb4120;
    %load/vec4 v000001ea15d20850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ea15d20e90_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001ea15d20e90_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001ea15d20e90_0, 0;
    %jmp T_4.7;
T_4.2 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001ea15d20e90_0, 0;
    %jmp T_4.7;
T_4.3 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001ea15d20e90_0, 0;
    %jmp T_4.7;
T_4.4 ;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001ea15d20e90_0, 0;
    %jmp T_4.7;
T_4.5 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001ea15d20e90_0, 0;
    %jmp T_4.7;
T_4.7 ;
    %pop/vec4 1;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001ea15c6a410;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea15d21610_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001ea15d20210_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_000001ea15c6a410;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v000001ea15d21610_0;
    %inv;
    %store/vec4 v000001ea15d21610_0, 0, 1;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_000001ea15c6a410;
T_7 ;
    %vpi_call/w 3 49 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 50 "$dumpvars", 32'sb00000000000000000000000000000001, v000001ea15d211b0_0, v000001ea15d20530_0, v000001ea15d21610_0, v000001ea15d1fe50_0, v000001ea15d1ff90_0, v000001ea15d1fef0_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_000001ea15c6a410;
T_8 ;
    %load/vec4 v000001ea15d20170_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %vpi_call/w 3 82 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", &PV<v000001ea15d20170_0, 64, 32>, &PV<v000001ea15d20170_0, 32, 32> {0 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 83 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.1 ;
    %vpi_call/w 3 85 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", &PV<v000001ea15d20170_0, 128, 32>, &PV<v000001ea15d20170_0, 0, 32> {0 0 0};
    %vpi_call/w 3 86 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %vpi_call/w 3 87 "$display", "Mismatches: %1d in %1d samples", &PV<v000001ea15d20170_0, 128, 32>, &PV<v000001ea15d20170_0, 0, 32> {0 0 0};
    %end;
    .thread T_8, $final;
    .scope S_000001ea15c6a410;
T_9 ;
    %wait E_000001ea15cb39e0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ea15d20170_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea15d20170_0, 4, 32;
    %load/vec4 v000001ea15d20490_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v000001ea15d20170_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 98 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea15d20170_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001ea15d20170_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea15d20170_0, 4, 32;
T_9.0 ;
    %load/vec4 v000001ea15d1ff90_0;
    %load/vec4 v000001ea15d1ff90_0;
    %load/vec4 v000001ea15d1fef0_0;
    %xor;
    %load/vec4 v000001ea15d1ff90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v000001ea15d20170_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 102 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea15d20170_0, 4, 32;
T_9.6 ;
    %load/vec4 v000001ea15d20170_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %cast2;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v000001ea15d20170_0, 4, 32;
T_9.4 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001ea15c6a410;
T_10 ;
    %delay 1000000, 0;
    %vpi_call/w 3 110 "$display", "TIMEOUT" {0 0 0};
    %vpi_call/w 3 111 "$finish" {0 0 0};
    %end;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "-";
    "dataset_code-complete-iccad2023/Prob095_review2015_fsmshift_test.sv";
    "dataset_code-complete-iccad2023/Prob095_review2015_fsmshift_ref.sv";
    "results/mistral_7b_0shot_temp0.0/Prob095_review2015_fsmshift/Prob095_review2015_fsmshift_sample01.sv";
