Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.24 secs
 
--> Reading design: alu.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "alu.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "alu"
Output Format                      : NGC
Target Device                      : xc7a100t-2-csg324

---- Source Options
Top Module Name                    : alu
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\arith.vhd" into library work
Parsing package <arith>.
Parsing package body <arith>.
WARNING:HDLCompiler:443 - "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\arith.vhd" Line 21: Function vxor_pair does not always return a value.
Parsing VHDL file "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\ALU.vhd" into library work
Parsing entity <alu>.
Parsing architecture <programa> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <alu> (architecture <programa>) with generics from library <work>.
WARNING:HDLCompiler:871 - "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\ALU.vhd" Line 55: Using initial value '.' for a_invert since it is never assigned
WARNING:HDLCompiler:871 - "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\ALU.vhd" Line 56: Using initial value '.' for b_invert since it is never assigned
WARNING:HDLCompiler:746 - "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\arith.vhd" Line 58: Range is empty (null range)
WARNING:HDLCompiler:92 - "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\ALU.vhd" Line 71: c should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <alu>.
    Related source file is "C:\Users\marco\Documents\ESCOM\QUINTO SEMESTRE\ARQUITECTURA DE COMPUTADORAS\ALU\ALU.vhd".
        n = 8
    Found 8-bit 4-to-1 multiplexer for signal <ans> created at line 65.
WARNING:Xst:737 - Found 1-bit latch for signal <c<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <c<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   9 Latch(s).
	inferred   1 Multiplexer(s).
Unit <alu> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Latches                                              : 9
 1-bit latch                                           : 9
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 28
 1-bit xor2                                            : 25
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 28
 1-bit xor2                                            : 25
 8-bit xor2                                            : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <alu> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block alu, actual ratio is 0.
Latch c_8 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : alu.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 53
#      LUT2                        : 15
#      LUT3                        : 1
#      LUT4                        : 8
#      LUT5                        : 3
#      LUT6                        : 26
# FlipFlops/Latches                : 10
#      LD                          : 10
# IO Buffers                       : 32
#      IBUF                        : 20
#      OBUF                        : 12

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-2 


Slice Logic Utilization: 
 Number of Slice Registers:               9  out of  126800     0%  
 Number of Slice LUTs:                   53  out of  63400     0%  
    Number used as Logic:                53  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     53
   Number with an unused Flip Flop:      44  out of     53    83%  
   Number with an unused LUT:             0  out of     53     0%  
   Number of fully used LUT-FF pairs:     9  out of     53    16%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    210    15%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
----------------------------------------------------------+------------------------+-------+
Clock Signal                                              | Clock buffer(FF name)  | Load  |
----------------------------------------------------------+------------------------+-------+
aluop[1]_PWR_7_o_Mux_12_o(aluop[1]_PWR_7_o_Mux_12_o<1>1:O)| NONE(*)(c_0)           | 10    |
----------------------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: No path found
   Minimum input arrival time before clock: 3.651ns
   Maximum output required time after clock: 2.736ns
   Maximum combinational path delay: 3.182ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'aluop[1]_PWR_7_o_Mux_12_o'
  Total number of paths / destination ports: 386 / 10
-------------------------------------------------------------------------
Offset:              3.651ns (Levels of Logic = 6)
  Source:            aluop<2> (PAD)
  Destination:       c_8 (LATCH)
  Destination Clock: aluop[1]_PWR_7_o_Mux_12_o falling

  Data Path: aluop<2> to c_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            27   0.001   0.922  aluop_2_IBUF (aluop_2_IBUF)
     LUT6:I0->O            2   0.105   0.604  aluop[3]_aluop[2]_OR_43_o11 (aluop[3]_aluop[2]_OR_43_o1)
     LUT6:I3->O            2   0.105   0.362  aluop[3]_aluop[2]_OR_51_o11 (aluop[3]_aluop[2]_OR_51_o1)
     LUT6:I5->O            1   0.105   0.451  aluop[3]_aluop[2]_OR_43_o7_SW0 (N12)
     LUT6:I4->O            2   0.105   0.785  aluop[3]_aluop[2]_OR_43_o7 (aluop[3]_aluop[2]_OR_43_o)
     LUT5:I0->O            2   0.105   0.000  aluop[3]_aluop[2]_OR_51_o1 (aluop[3]_aluop[2]_OR_51_o)
     LD:D                     -0.015          c_8
    ----------------------------------------
    Total                      3.651ns (0.526ns logic, 3.125ns route)
                                       (14.4% logic, 85.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'aluop[1]_PWR_7_o_Mux_12_o'
  Total number of paths / destination ports: 22 / 12
-------------------------------------------------------------------------
Offset:              2.736ns (Levels of Logic = 4)
  Source:            c_5 (LATCH)
  Destination:       flags<1> (PAD)
  Source Clock:      aluop[1]_PWR_7_o_Mux_12_o falling

  Data Path: c_5 to flags<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.521   0.599  c_5 (c_5)
     LUT6:I3->O            2   0.105   0.604  Mmux_ans61 (ans_5_OBUF)
     LUT3:I0->O            1   0.105   0.357  flags<1><2>_SW0 (N01)
     LUT6:I5->O            1   0.105   0.339  flags<1><2> (flags_1_OBUF)
     OBUF:I->O                 0.000          flags_1_OBUF (flags<1>)
    ----------------------------------------
    Total                      2.736ns (0.836ns logic, 1.900ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 132 / 10
-------------------------------------------------------------------------
Delay:               3.182ns (Levels of Logic = 6)
  Source:            aluop<3> (PAD)
  Destination:       flags<1> (PAD)

  Data Path: aluop<3> to flags<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            29   0.001   0.486  aluop_3_IBUF (aluop_3_IBUF)
     LUT2:I1->O            1   0.105   0.793  Mmux_ans71 (Mmux_ans7)
     LUT6:I0->O            1   0.105   0.357  Mmux_ans72 (Mmux_ans71)
     LUT6:I5->O            2   0.105   0.785  Mmux_ans74 (ans_6_OBUF)
     LUT6:I1->O            1   0.105   0.339  flags<1><2> (flags_1_OBUF)
     OBUF:I->O                 0.000          flags_1_OBUF (flags<1>)
    ----------------------------------------
    Total                      3.182ns (0.421ns logic, 2.761ns route)
                                       (13.2% logic, 86.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 19.00 secs
Total CPU time to Xst completion: 19.39 secs
 
--> 

Total memory usage is 4607676 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

