{
  "Top": "parseEvents",
  "RtlTop": "parseEvents",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "0",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z007s",
    "Package": "clg225",
    "Speed": "-1"
  },
  "HlsSolution": {"Directives": [
      "interface parseEvents {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequiredeventSlice}} {}",
      "interface parseEvents {{ap_fifo positionBoolean0mode} {port positionBooleanTextRequireddata}} {}",
      "inline accumulateHW {} {}",
      "pipeline parseEvents\/loop_1 {} {}",
      "dependence parseEvents {{variable glPLSlices} {inter positionBoolean0type} {RAW positionBoolean0direction} {false positionBoolean0dependent}} {}",
      "resource parseEvents {{variable positionBooleanTextRequiredglPLSlices} {core RAM_2P_BRAM}} {}",
      "array_partition parseEvents {{partition positionBooleanCmd} {variable positionBooleanTextRequiredglPLSlices} {cyclic positionBoolean0type} {factor 3} {dim 2}} {}"
    ]},
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "2",
    "Uncertainty": "0.1"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "parseEvents",
    "Version": "1.0",
    "DisplayName": "Parseevents",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP"
  },
  "Files": {
    "CSource": ["..\/src\/abmof_hw_accel.cpp"],
    "Vhdl": [
      "impl\/vhdl\/parseEvents_glPLSbkb.vhd",
      "impl\/vhdl\/parseEvents_mul_mg8j.vhd",
      "impl\/vhdl\/parseEvents_mux_3fYi.vhd",
      "impl\/vhdl\/parseEvents_urem_eOg.vhd",
      "impl\/vhdl\/parseEvents.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/parseEvents_glPLSbkb.v",
      "impl\/verilog\/parseEvents_glPLSbkb_ram.dat",
      "impl\/verilog\/parseEvents_mul_mg8j.v",
      "impl\/verilog\/parseEvents_mux_3fYi.v",
      "impl\/verilog\/parseEvents_urem_eOg.v",
      "impl\/verilog\/parseEvents.v"
    ],
    "Misc": ["impl\/misc\/logo.png"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "reset": "ap_rst"
    },
    "ap_ctrl": {
      "type": "ap_ctrl",
      "ctrl_ports": "ap_start ap_done ap_idle ap_ready",
      "ctype": {
        "start": {"Type": "bool"},
        "done": {"Type": "bool"},
        "idle": {"Type": "bool"},
        "ready": {"Type": "bool"}
      }
    },
    "ap_rst": {
      "type": "reset",
      "polarity": "ACTIVE_HIGH",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "data": {
      "type": "ap_fifo",
      "fifo_width": "64",
      "fifo_type": "read",
      "ctype": {
        "RD_DATA": {
          "Type": "integer signed",
          "Width": "64"
        },
        "EMPTY_N": {"Type": "bool"},
        "RD_EN": {"Type": "bool"}
      }
    },
    "eventSlice": {
      "type": "ap_fifo",
      "fifo_width": "32",
      "fifo_type": "write",
      "ctype": {
        "WR_DATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "FULL_N": {"Type": "bool"},
        "WR_EN": {"Type": "bool"}
      }
    },
    "eventsArraySize": {
      "type": "data",
      "dir": "in",
      "width": "32",
      "ctype": {"DATA": {
          "Type": "integer signed",
          "Width": "32"
        }}
    }
  },
  "RtlPorts": {
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst": {
      "dir": "in",
      "width": "1"
    },
    "ap_start": {
      "dir": "in",
      "width": "1"
    },
    "ap_done": {
      "dir": "out",
      "width": "1"
    },
    "ap_idle": {
      "dir": "out",
      "width": "1"
    },
    "ap_ready": {
      "dir": "out",
      "width": "1"
    },
    "data_dout": {
      "dir": "in",
      "width": "64"
    },
    "data_empty_n": {
      "dir": "in",
      "width": "1"
    },
    "data_read": {
      "dir": "out",
      "width": "1"
    },
    "eventsArraySize": {
      "dir": "in",
      "width": "32"
    },
    "eventSlice_din": {
      "dir": "out",
      "width": "32"
    },
    "eventSlice_full_n": {
      "dir": "in",
      "width": "1"
    },
    "eventSlice_write": {
      "dir": "out",
      "width": "1"
    }
  },
  "CPorts": {
    "ap_ctrl": {
      "interfaceRef": "ap_ctrl",
      "dir": "out"
    },
    "data": {
      "interfaceRef": "data",
      "dir": "in"
    },
    "eventsArraySize": {
      "interfaceRef": "eventsArraySize",
      "dir": "in",
      "dataWidth": "32",
      "handshakeRef": "ap_none"
    },
    "eventSlice": {
      "interfaceRef": "eventSlice",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {"ModuleName": "parseEvents"},
    "Metrics": {"parseEvents": {
        "Latency": {
          "LatencyBest": "2",
          "LatencyAvg": "5021",
          "LatencyWorst": "10021",
          "PipelineIIMin": "3",
          "PipelineIIMax": "10022",
          "PipelineII": "3 ~ 10022",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "0.10",
          "Estimate": "8.53"
        },
        "Loops": [{
            "Name": "loop_1",
            "TripCount": "",
            "LatencyMin": "0",
            "LatencyMax": "10019",
            "Latency": "0 ~ 10019",
            "PipelineII": "1",
            "PipelineDepth": "21"
          }],
        "Area": {
          "BRAM_18K": "60",
          "DSP48E": "1",
          "FF": "1756",
          "LUT": "983"
        }
      }}
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2018-09-01 14:12:16 +0200",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.1"
  }
}
