<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable>
  <columns>
   <connections preferredWidth="127" />
   <irq preferredWidth="34" />
  </columns>
 </systemtable>
 <clocktable>
  <columns>
   <clockname preferredWidth="183" />
   <clocksource preferredWidth="183" />
   <frequency preferredWidth="163" />
  </columns>
 </clocktable>
 <window width="1366" height="738" x="0" y="0" />
 <library
   expandedCategories="Library/Memories and Memory Controllers/External Memory Interfaces/DDR2 Interfaces,Library/Bridges/Memory-Mapped,Library/Memories and Memory Controllers/External Memory Interfaces/Memory Models,Library/Verification/Simulation,Library/Memories and Memory Controllers/On-Chip,Library,Library/Memories and Memory Controllers/External Memory Interfaces,Library/Qsys Interconnect/Memory-Mapped,Library/Verification,Project,Library/Memories and Memory Controllers/External Memory Interfaces/DDR Interfaces,Library/Qsys Interconnect,Library/Bridges,Library/Memories and Memory Controllers/External Memory Interfaces/DDR3 Interfaces,Library/Memories and Memory Controllers" />
 <hdlexample language="VHDL" />
 <generation path="_PROJECT_NAME_" />
</preferences>
