

================================================================
== Vivado HLS Report for 'conv'
================================================================
* Date:           Mon Apr 15 19:12:34 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        conv
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    15.964|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  849905|  849905|  849905|  849905|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |                                       |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Row_Loop_Col_Loop_Filter2_Loop       |  849904|  849904|       439|          -|          -|  1936|    no    |
        | + W_Row_Loop_W_Col_Loop_Filter1_Loop  |     432|     432|         8|          -|          -|    54|    no    |
        +---------------------------------------+--------+--------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 11 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 3 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %input_r) nounwind, !map !7"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1936 x float]* %conv_out) nounwind, !map !14"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([5 x i8]* @conv_str) nounwind"   --->   Operation 18 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.76ns)   --->   "br label %1" [conv/conv.cpp:8]   --->   Operation 19 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 10.6>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%indvar_flatten43 = phi i11 [ 0, %0 ], [ %add_ln8, %Filter2_Loop_end ]" [conv/conv.cpp:8]   --->   Operation 20 'phi' 'indvar_flatten43' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %0 ], [ %select_ln35_1, %Filter2_Loop_end ]" [conv/conv.cpp:35]   --->   Operation 21 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten29 = phi i9 [ 0, %0 ], [ %select_ln11, %Filter2_Loop_end ]" [conv/conv.cpp:11]   --->   Operation 22 'phi' 'indvar_flatten29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%c_0 = phi i4 [ 0, %0 ], [ %select_ln35_3, %Filter2_Loop_end ]" [conv/conv.cpp:35]   --->   Operation 23 'phi' 'c_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%f_0 = phi i5 [ 0, %0 ], [ %f, %Filter2_Loop_end ]"   --->   Operation 24 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.88ns)   --->   "%icmp_ln8 = icmp eq i11 %indvar_flatten43, -112" [conv/conv.cpp:8]   --->   Operation 25 'icmp' 'icmp_ln8' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (1.63ns)   --->   "%add_ln8 = add i11 %indvar_flatten43, 1" [conv/conv.cpp:8]   --->   Operation 26 'add' 'add_ln8' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br i1 %icmp_ln8, label %3, label %Filter2_Loop_begin" [conv/conv.cpp:8]   --->   Operation 27 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [conv/conv.cpp:8]   --->   Operation 28 'add' 'r' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([31 x i8]* @Row_Loop_Col_Loop_Fi)"   --->   Operation 29 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_5 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 1936, i64 1936, i64 1936) nounwind"   --->   Operation 30 'speclooptripcount' 'empty_5' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.66ns)   --->   "%icmp_ln11 = icmp eq i9 %indvar_flatten29, 176" [conv/conv.cpp:11]   --->   Operation 31 'icmp' 'icmp_ln11' <Predicate = (!icmp_ln8)> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (1.02ns)   --->   "%select_ln35 = select i1 %icmp_ln11, i4 0, i4 %c_0" [conv/conv.cpp:35]   --->   Operation 32 'select' 'select_ln35' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (1.02ns)   --->   "%select_ln35_1 = select i1 %icmp_ln11, i4 %r, i4 %r_0" [conv/conv.cpp:35]   --->   Operation 33 'select' 'select_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%zext_ln35 = zext i4 %select_ln35_1 to i8" [conv/conv.cpp:35]   --->   Operation 34 'zext' 'zext_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (3.36ns) (grouped into DSP with root node add_ln35)   --->   "%mul_ln35 = mul i8 %zext_ln35, 11" [conv/conv.cpp:35]   --->   Operation 35 'mul' 'mul_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%xor_ln35 = xor i1 %icmp_ln11, true" [conv/conv.cpp:35]   --->   Operation 36 'xor' 'xor_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (1.36ns)   --->   "%icmp_ln14 = icmp eq i5 %f_0, -16" [conv/conv.cpp:14]   --->   Operation 37 'icmp' 'icmp_ln14' <Predicate = (!icmp_ln8)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %icmp_ln14, %xor_ln35" [conv/conv.cpp:35]   --->   Operation 38 'and' 'and_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (1.73ns)   --->   "%c = add i4 %select_ln35, 1" [conv/conv.cpp:11]   --->   Operation 39 'add' 'c' <Predicate = (!icmp_ln8)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([22 x i8]* @Col_Loop_Filter2_Loo)"   --->   Operation 40 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns) (grouped into LUT with out node select_ln35_2)   --->   "%or_ln35 = or i1 %and_ln35, %icmp_ln11" [conv/conv.cpp:35]   --->   Operation 41 'or' 'or_ln35' <Predicate = (!icmp_ln8)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (1.21ns) (out node of the LUT)   --->   "%select_ln35_2 = select i1 %or_ln35, i5 0, i5 %f_0" [conv/conv.cpp:35]   --->   Operation 42 'select' 'select_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (1.02ns)   --->   "%select_ln35_3 = select i1 %and_ln35, i4 %c, i4 %select_ln35" [conv/conv.cpp:35]   --->   Operation 43 'select' 'select_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln35_1 = zext i4 %select_ln35_3 to i8" [conv/conv.cpp:35]   --->   Operation 44 'zext' 'zext_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln35 = add i8 %zext_ln35_1, %mul_ln35" [conv/conv.cpp:35]   --->   Operation 45 'add' 'add_ln35' <Predicate = (!icmp_ln8)> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_3_cast = call i12 @_ssdm_op_BitConcatenate.i12.i8.i4(i8 %add_ln35, i4 0)" [conv/conv.cpp:11]   --->   Operation 46 'bitconcatenate' 'tmp_3_cast' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 47 'specloopname' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_4 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str2) nounwind" [conv/conv.cpp:15]   --->   Operation 48 'specregionbegin' 'tmp_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln26 = zext i5 %select_ln35_2 to i64" [conv/conv.cpp:26]   --->   Operation 49 'zext' 'zext_ln26' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln35_2 = zext i5 %select_ln35_2 to i11" [conv/conv.cpp:35]   --->   Operation 50 'zext' 'zext_ln35_2' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%zext_ln35_3 = zext i5 %select_ln35_2 to i12" [conv/conv.cpp:35]   --->   Operation 51 'zext' 'zext_ln35_3' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (1.54ns)   --->   "%add_ln35_1 = add i12 %zext_ln35_3, %tmp_3_cast" [conv/conv.cpp:35]   --->   Operation 52 'add' 'add_ln35_1' <Predicate = (!icmp_ln8)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln35_4 = zext i12 %add_ln35_1 to i64" [conv/conv.cpp:35]   --->   Operation 53 'zext' 'zext_ln35_4' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [1936 x float]* %conv_out, i64 0, i64 %zext_ln35_4" [conv/conv.cpp:35]   --->   Operation 54 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln8)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (1.76ns)   --->   "br label %2" [conv/conv.cpp:18]   --->   Operation 55 'br' <Predicate = (!icmp_ln8)> <Delay = 1.76>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "ret void" [conv/conv.cpp:41]   --->   Operation 56 'ret' <Predicate = (icmp_ln8)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 11.9>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%indvar_flatten21 = phi i6 [ 0, %Filter2_Loop_begin ], [ %add_ln18_1, %.reset6 ]" [conv/conv.cpp:18]   --->   Operation 57 'phi' 'indvar_flatten21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%wr_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln18_1, %.reset6 ]" [conv/conv.cpp:18]   --->   Operation 58 'phi' 'wr_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i5 [ 0, %Filter2_Loop_begin ], [ %select_ln21_3, %.reset6 ]" [conv/conv.cpp:21]   --->   Operation 59 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%wc_0 = phi i2 [ 0, %Filter2_Loop_begin ], [ %select_ln21_1, %.reset6 ]" [conv/conv.cpp:21]   --->   Operation 60 'phi' 'wc_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%w_sum_2 = phi float [ 0.000000e+00, %Filter2_Loop_begin ], [ %w_sum_3, %.reset6 ]"   --->   Operation 61 'phi' 'w_sum_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%ch_0 = phi i3 [ 0, %Filter2_Loop_begin ], [ %ch, %.reset6 ]"   --->   Operation 62 'phi' 'ch_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i2 %wc_0 to i4" [conv/conv.cpp:21]   --->   Operation 63 'zext' 'zext_ln21' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (1.73ns)   --->   "%add_ln26 = add i4 %select_ln35_3, %zext_ln21" [conv/conv.cpp:26]   --->   Operation 64 'add' 'add_ln26' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 65 [1/1] (1.42ns)   --->   "%icmp_ln18 = icmp eq i6 %indvar_flatten21, -10" [conv/conv.cpp:18]   --->   Operation 65 'icmp' 'icmp_ln18' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (1.82ns)   --->   "%add_ln18_1 = add i6 %indvar_flatten21, 1" [conv/conv.cpp:18]   --->   Operation 66 'add' 'add_ln18_1' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "br i1 %icmp_ln18, label %Filter2_Loop_end, label %.reset6" [conv/conv.cpp:18]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (1.56ns)   --->   "%wr = add i2 %wr_0, 1" [conv/conv.cpp:18]   --->   Operation 68 'add' 'wr' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 69 [1/1] (1.36ns)   --->   "%icmp_ln21 = icmp eq i5 %indvar_flatten, -14" [conv/conv.cpp:21]   --->   Operation 69 'icmp' 'icmp_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 70 [1/1] (0.99ns)   --->   "%select_ln18 = select i1 %icmp_ln21, i2 0, i2 %wc_0" [conv/conv.cpp:18]   --->   Operation 70 'select' 'select_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 71 [1/1] (0.99ns)   --->   "%select_ln18_1 = select i1 %icmp_ln21, i2 %wr, i2 %wr_0" [conv/conv.cpp:18]   --->   Operation 71 'select' 'select_ln18_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln26_1 = zext i2 %select_ln18_1 to i5" [conv/conv.cpp:26]   --->   Operation 72 'zext' 'zext_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_5 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %select_ln18_1, i2 0)" [conv/conv.cpp:26]   --->   Operation 73 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%zext_ln26_2 = zext i4 %tmp_5 to i5" [conv/conv.cpp:26]   --->   Operation 74 'zext' 'zext_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 75 [1/1] (1.73ns)   --->   "%sub_ln26 = sub i5 %zext_ln26_2, %zext_ln26_1" [conv/conv.cpp:26]   --->   Operation 75 'sub' 'sub_ln26' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln26 = sext i5 %sub_ln26 to i6" [conv/conv.cpp:26]   --->   Operation 76 'sext' 'sext_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i2 %select_ln18_1 to i4" [conv/conv.cpp:18]   --->   Operation 77 'zext' 'zext_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 78 [1/1] (1.73ns)   --->   "%add_ln18 = add i4 %select_ln35_1, %zext_ln18" [conv/conv.cpp:18]   --->   Operation 78 'add' 'add_ln18' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node and_ln18)   --->   "%xor_ln18 = xor i1 %icmp_ln21, true" [conv/conv.cpp:18]   --->   Operation 79 'xor' 'xor_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 80 [1/1] (1.13ns)   --->   "%icmp_ln24 = icmp eq i3 %ch_0, -2" [conv/conv.cpp:24]   --->   Operation 80 'icmp' 'icmp_ln24' <Predicate = (!icmp_ln18)> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 81 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln18 = and i1 %icmp_ln24, %xor_ln18" [conv/conv.cpp:18]   --->   Operation 81 'and' 'and_ln18' <Predicate = (!icmp_ln18)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 82 [1/1] (1.56ns)   --->   "%wc = add i2 %select_ln18, 1" [conv/conv.cpp:21]   --->   Operation 82 'add' 'wc' <Predicate = (!icmp_ln18)> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node select_ln21)   --->   "%or_ln21 = or i1 %and_ln18, %icmp_ln21" [conv/conv.cpp:21]   --->   Operation 83 'or' 'or_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (0.98ns) (out node of the LUT)   --->   "%select_ln21 = select i1 %or_ln21, i3 0, i3 %ch_0" [conv/conv.cpp:21]   --->   Operation 84 'select' 'select_ln21' <Predicate = (!icmp_ln18)> <Delay = 0.98> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%zext_ln21_1 = zext i2 %wc to i4" [conv/conv.cpp:21]   --->   Operation 85 'zext' 'zext_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.99ns)   --->   "%select_ln21_1 = select i1 %and_ln18, i2 %wc, i2 %select_ln18" [conv/conv.cpp:21]   --->   Operation 86 'select' 'select_ln21_1' <Predicate = (!icmp_ln18)> <Delay = 0.99> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%zext_ln21_2 = zext i2 %select_ln21_1 to i6" [conv/conv.cpp:21]   --->   Operation 87 'zext' 'zext_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.78ns)   --->   "%add_ln26_1 = add i6 %zext_ln21_2, %sext_ln26" [conv/conv.cpp:26]   --->   Operation 88 'add' 'add_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%trunc_ln26 = trunc i6 %add_ln26_1 to i4" [conv/conv.cpp:26]   --->   Operation 89 'trunc' 'trunc_ln26' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%p_shl = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %trunc_ln26, i3 0)" [conv/conv.cpp:26]   --->   Operation 90 'bitconcatenate' 'p_shl' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_2 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %add_ln26_1, i1 false)" [conv/conv.cpp:26]   --->   Operation 91 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_1 = sub i7 %p_shl, %tmp_2" [conv/conv.cpp:26]   --->   Operation 92 'sub' 'sub_ln26_1' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 93 [1/1] (1.73ns)   --->   "%add_ln26_2 = add i4 %select_ln35_3, %zext_ln21_1" [conv/conv.cpp:26]   --->   Operation 93 'add' 'add_ln26_2' <Predicate = (!icmp_ln18)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node select_ln21_2)   --->   "%select_ln18_2 = select i1 %icmp_ln21, i4 %select_ln35_3, i4 %add_ln26" [conv/conv.cpp:18]   --->   Operation 94 'select' 'select_ln18_2' <Predicate = (!icmp_ln18)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 95 [1/1] (1.02ns) (out node of the LUT)   --->   "%select_ln21_2 = select i1 %and_ln18, i4 %add_ln26_2, i4 %select_ln18_2" [conv/conv.cpp:21]   --->   Operation 95 'select' 'select_ln21_2' <Predicate = (!icmp_ln18)> <Delay = 1.02> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%zext_ln26_4 = zext i3 %select_ln21 to i7" [conv/conv.cpp:26]   --->   Operation 96 'zext' 'zext_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln26_4 = add i7 %zext_ln26_4, %sub_ln26_1" [conv/conv.cpp:26]   --->   Operation 97 'add' 'add_ln26_4' <Predicate = (!icmp_ln18)> <Delay = 3.58> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_12_cast = call i11 @_ssdm_op_BitConcatenate.i11.i7.i4(i7 %add_ln26_4, i4 0)" [conv/conv.cpp:26]   --->   Operation 98 'bitconcatenate' 'tmp_12_cast' <Predicate = (!icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.63ns)   --->   "%add_ln26_5 = add i11 %zext_ln35_2, %tmp_12_cast" [conv/conv.cpp:26]   --->   Operation 99 'add' 'add_ln26_5' <Predicate = (!icmp_ln18)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (1.78ns)   --->   "%add_ln21 = add i5 %indvar_flatten, 1" [conv/conv.cpp:21]   --->   Operation 100 'add' 'add_ln21' <Predicate = (!icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [1/1] (1.21ns)   --->   "%select_ln21_3 = select i1 %icmp_ln21, i5 1, i5 %add_ln21" [conv/conv.cpp:21]   --->   Operation 101 'select' 'select_ln21_3' <Predicate = (!icmp_ln18)> <Delay = 1.21> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 102 [1/1] (0.00ns)   --->   "%conv_bias_addr = getelementptr inbounds [16 x float]* @conv_bias, i64 0, i64 %zext_ln26" [conv/conv.cpp:31]   --->   Operation 102 'getelementptr' 'conv_bias_addr' <Predicate = (icmp_ln18)> <Delay = 0.00>
ST_3 : Operation 103 [2/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 103 'load' 'conv_bias_load' <Predicate = (icmp_ln18)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_3 : Operation 104 [1/1] (1.78ns)   --->   "%f = add i5 1, %select_ln35_2" [conv/conv.cpp:14]   --->   Operation 104 'add' 'f' <Predicate = (icmp_ln18)> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 105 [1/1] (1.82ns)   --->   "%add_ln11_1 = add i9 1, %indvar_flatten29" [conv/conv.cpp:11]   --->   Operation 105 'add' 'add_ln11_1' <Predicate = (icmp_ln18 & !icmp_ln11)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 106 [1/1] (0.96ns)   --->   "%select_ln11 = select i1 %icmp_ln11, i9 1, i9 %add_ln11_1" [conv/conv.cpp:11]   --->   Operation 106 'select' 'select_ln11' <Predicate = (icmp_ln18)> <Delay = 0.96> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 13.3>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%zext_ln26_3 = zext i4 %add_ln18 to i8" [conv/conv.cpp:26]   --->   Operation 107 'zext' 'zext_ln26_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 108 [1/1] (3.36ns) (grouped into DSP with root node add_ln26_3)   --->   "%mul_ln26 = mul i8 %zext_ln26_3, 13" [conv/conv.cpp:26]   --->   Operation 108 'mul' 'mul_ln26' <Predicate = true> <Delay = 3.36> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln26_5 = zext i4 %select_ln21_2 to i8" [conv/conv.cpp:26]   --->   Operation 109 'zext' 'zext_ln26_5' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (3.02ns) (root node of the DSP)   --->   "%add_ln26_3 = add i8 %zext_ln26_5, %mul_ln26" [conv/conv.cpp:26]   --->   Operation 110 'add' 'add_ln26_3' <Predicate = true> <Delay = 3.02> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%p_shl_cast = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %add_ln26_3, i3 0)" [conv/conv.cpp:26]   --->   Operation 111 'bitconcatenate' 'p_shl_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_3 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %add_ln26_3, i1 false)" [conv/conv.cpp:26]   --->   Operation 112 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln26_6 = zext i9 %tmp_3 to i11" [conv/conv.cpp:26]   --->   Operation 113 'zext' 'zext_ln26_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln26_2 = sub i11 %p_shl_cast, %zext_ln26_6" [conv/conv.cpp:26]   --->   Operation 114 'sub' 'sub_ln26_2' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 115 [1/1] (0.00ns)   --->   "%zext_ln26_7 = zext i3 %select_ln21 to i11" [conv/conv.cpp:26]   --->   Operation 115 'zext' 'zext_ln26_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 116 [1/1] (0.00ns)   --->   "%zext_ln26_8 = zext i11 %add_ln26_5 to i64" [conv/conv.cpp:26]   --->   Operation 116 'zext' 'zext_ln26_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 117 [1/1] (0.00ns)   --->   "%conv_weights_addr = getelementptr [864 x float]* @conv_weights, i64 0, i64 %zext_ln26_8" [conv/conv.cpp:26]   --->   Operation 117 'getelementptr' 'conv_weights_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 118 [1/1] (3.75ns) (root node of TernaryAdder)   --->   "%add_ln26_6 = add i11 %zext_ln26_7, %sub_ln26_2" [conv/conv.cpp:26]   --->   Operation 118 'add' 'add_ln26_6' <Predicate = true> <Delay = 3.75> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.87> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln26_9 = zext i11 %add_ln26_6 to i64" [conv/conv.cpp:26]   --->   Operation 119 'zext' 'zext_ln26_9' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 120 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [1014 x float]* %input_r, i64 0, i64 %zext_ln26_9" [conv/conv.cpp:26]   --->   Operation 120 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 121 [2/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 121 'load' 'conv_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_4 : Operation 122 [2/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 122 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_4 : Operation 123 [1/1] (1.65ns)   --->   "%ch = add i3 %select_ln21, 1" [conv/conv.cpp:24]   --->   Operation 123 'add' 'ch' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 15.6>
ST_5 : Operation 124 [1/2] (3.25ns)   --->   "%conv_weights_load = load float* %conv_weights_addr, align 4" [conv/conv.cpp:26]   --->   Operation 124 'load' 'conv_weights_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_5 : Operation 125 [1/2] (3.25ns)   --->   "%input_load = load float* %input_addr, align 4" [conv/conv.cpp:26]   --->   Operation 125 'load' 'input_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_5 : Operation 126 [2/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 126 'fmul' 'tmp_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 12.3>
ST_6 : Operation 127 [1/2] (12.3ns)   --->   "%tmp_1 = fmul float %conv_weights_load, %input_load" [conv/conv.cpp:26]   --->   Operation 127 'fmul' 'tmp_1' <Predicate = true> <Delay = 12.3> <Core = "FMul">   --->   Core 106 'FMul' <Latency = 1> <II = 1> <Delay = 12.3> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 10.5>
ST_7 : Operation 128 [4/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 128 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 10.5>
ST_8 : Operation 129 [3/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 129 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 10.5>
ST_9 : Operation 130 [2/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 130 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 10.5>
ST_10 : Operation 131 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([35 x i8]* @W_Row_Loop_W_Col_Loo)"   --->   Operation 131 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 132 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 54, i64 54, i64 54) nounwind"   --->   Operation 132 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 133 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([24 x i8]* @W_Col_Loop_Filter1_L)"   --->   Operation 133 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 134 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([13 x i8]* @p_str5) nounwind" [conv/conv.cpp:25]   --->   Operation 134 'specloopname' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 135 [1/4] (10.5ns)   --->   "%w_sum_3 = fadd float %w_sum_2, %tmp_1" [conv/conv.cpp:26]   --->   Operation 135 'fadd' 'w_sum_3' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 136 [1/1] (0.00ns)   --->   "br label %2"   --->   Operation 136 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 3> <Delay = 13.7>
ST_11 : Operation 137 [1/2] (3.25ns)   --->   "%conv_bias_load = load float* %conv_bias_addr, align 4" [conv/conv.cpp:31]   --->   Operation 137 'load' 'conv_bias_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 16> <ROM>
ST_11 : Operation 138 [4/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 138 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 4> <Delay = 10.5>
ST_12 : Operation 139 [3/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 139 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 5> <Delay = 10.5>
ST_13 : Operation 140 [2/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 140 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 6> <Delay = 15.9>
ST_14 : Operation 141 [1/4] (10.5ns)   --->   "%w_sum = fadd float %w_sum_2, %conv_bias_load" [conv/conv.cpp:31]   --->   Operation 141 'fadd' 'w_sum' <Predicate = true> <Delay = 10.5> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 10.5> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [2/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 142 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 7> <Delay = 9.66>
ST_15 : Operation 143 [1/1] (0.00ns)   --->   "%bitcast_ln34 = bitcast float %w_sum to i32" [conv/conv.cpp:34]   --->   Operation 143 'bitcast' 'bitcast_ln34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 144 [1/1] (0.00ns)   --->   "%tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln34, i32 23, i32 30)" [conv/conv.cpp:34]   --->   Operation 144 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 145 [1/1] (0.00ns)   --->   "%trunc_ln34 = trunc i32 %bitcast_ln34 to i23" [conv/conv.cpp:34]   --->   Operation 145 'trunc' 'trunc_ln34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 146 [1/1] (1.55ns)   --->   "%icmp_ln34 = icmp ne i8 %tmp, -1" [conv/conv.cpp:34]   --->   Operation 146 'icmp' 'icmp_ln34' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 147 [1/1] (2.44ns)   --->   "%icmp_ln34_1 = icmp eq i23 %trunc_ln34, 0" [conv/conv.cpp:34]   --->   Operation 147 'icmp' 'icmp_ln34_1' <Predicate = true> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 148 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%or_ln34 = or i1 %icmp_ln34_1, %icmp_ln34" [conv/conv.cpp:34]   --->   Operation 148 'or' 'or_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 149 [1/2] (5.43ns)   --->   "%tmp_7 = fcmp ogt float %w_sum, 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 149 'fcmp' 'tmp_7' <Predicate = true> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node w_sum_1)   --->   "%and_ln34 = and i1 %or_ln34, %tmp_7" [conv/conv.cpp:34]   --->   Operation 150 'and' 'and_ln34' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 151 [1/1] (0.97ns) (out node of the LUT)   --->   "%w_sum_1 = select i1 %and_ln34, float %w_sum, float 0.000000e+00" [conv/conv.cpp:34]   --->   Operation 151 'select' 'w_sum_1' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (3.25ns)   --->   "store float %w_sum_1, float* %conv_out_addr, align 4" [conv/conv.cpp:35]   --->   Operation 152 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1936> <RAM>
ST_15 : Operation 153 [1/1] (0.00ns)   --->   "%empty_4 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str2, i32 %tmp_4) nounwind" [conv/conv.cpp:38]   --->   Operation 153 'specregionend' 'empty_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 154 [1/1] (0.00ns)   --->   "br label %1" [conv/conv.cpp:14]   --->   Operation 154 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ conv_weights]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ conv_bias]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 0000000000000000]
spectopmodule_ln0 (spectopmodule    ) [ 0000000000000000]
br_ln8            (br               ) [ 0111111111111111]
indvar_flatten43  (phi              ) [ 0010000000000000]
r_0               (phi              ) [ 0010000000000000]
indvar_flatten29  (phi              ) [ 0011111111100000]
c_0               (phi              ) [ 0010000000000000]
f_0               (phi              ) [ 0010000000000000]
icmp_ln8          (icmp             ) [ 0011111111111111]
add_ln8           (add              ) [ 0111111111111111]
br_ln8            (br               ) [ 0000000000000000]
r                 (add              ) [ 0000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
empty_5           (speclooptripcount) [ 0000000000000000]
icmp_ln11         (icmp             ) [ 0001111111100000]
select_ln35       (select           ) [ 0000000000000000]
select_ln35_1     (select           ) [ 0111111111111111]
zext_ln35         (zext             ) [ 0000000000000000]
mul_ln35          (mul              ) [ 0000000000000000]
xor_ln35          (xor              ) [ 0000000000000000]
icmp_ln14         (icmp             ) [ 0000000000000000]
and_ln35          (and              ) [ 0000000000000000]
c                 (add              ) [ 0000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
or_ln35           (or               ) [ 0000000000000000]
select_ln35_2     (select           ) [ 0001111111100000]
select_ln35_3     (select           ) [ 0111111111111111]
zext_ln35_1       (zext             ) [ 0000000000000000]
add_ln35          (add              ) [ 0000000000000000]
tmp_3_cast        (bitconcatenate   ) [ 0000000000000000]
specloopname_ln15 (specloopname     ) [ 0000000000000000]
tmp_4             (specregionbegin  ) [ 0001111111111111]
zext_ln26         (zext             ) [ 0001111111100000]
zext_ln35_2       (zext             ) [ 0001111111100000]
zext_ln35_3       (zext             ) [ 0000000000000000]
add_ln35_1        (add              ) [ 0000000000000000]
zext_ln35_4       (zext             ) [ 0000000000000000]
conv_out_addr     (getelementptr    ) [ 0001111111111111]
br_ln18           (br               ) [ 0011111111111111]
ret_ln41          (ret              ) [ 0000000000000000]
indvar_flatten21  (phi              ) [ 0001000000000000]
wr_0              (phi              ) [ 0001000000000000]
indvar_flatten    (phi              ) [ 0001000000000000]
wc_0              (phi              ) [ 0001000000000000]
w_sum_2           (phi              ) [ 0001111111111110]
ch_0              (phi              ) [ 0001000000000000]
zext_ln21         (zext             ) [ 0000000000000000]
add_ln26          (add              ) [ 0000000000000000]
icmp_ln18         (icmp             ) [ 0011111111111111]
add_ln18_1        (add              ) [ 0011111111111111]
br_ln18           (br               ) [ 0000000000000000]
wr                (add              ) [ 0000000000000000]
icmp_ln21         (icmp             ) [ 0000000000000000]
select_ln18       (select           ) [ 0000000000000000]
select_ln18_1     (select           ) [ 0011111111111111]
zext_ln26_1       (zext             ) [ 0000000000000000]
tmp_5             (bitconcatenate   ) [ 0000000000000000]
zext_ln26_2       (zext             ) [ 0000000000000000]
sub_ln26          (sub              ) [ 0000000000000000]
sext_ln26         (sext             ) [ 0000000000000000]
zext_ln18         (zext             ) [ 0000000000000000]
add_ln18          (add              ) [ 0000100000000000]
xor_ln18          (xor              ) [ 0000000000000000]
icmp_ln24         (icmp             ) [ 0000000000000000]
and_ln18          (and              ) [ 0000000000000000]
wc                (add              ) [ 0000000000000000]
or_ln21           (or               ) [ 0000000000000000]
select_ln21       (select           ) [ 0000100000000000]
zext_ln21_1       (zext             ) [ 0000000000000000]
select_ln21_1     (select           ) [ 0011111111111111]
zext_ln21_2       (zext             ) [ 0000000000000000]
add_ln26_1        (add              ) [ 0000000000000000]
trunc_ln26        (trunc            ) [ 0000000000000000]
p_shl             (bitconcatenate   ) [ 0000000000000000]
tmp_2             (bitconcatenate   ) [ 0000000000000000]
sub_ln26_1        (sub              ) [ 0000000000000000]
add_ln26_2        (add              ) [ 0000000000000000]
select_ln18_2     (select           ) [ 0000000000000000]
select_ln21_2     (select           ) [ 0000100000000000]
zext_ln26_4       (zext             ) [ 0000000000000000]
add_ln26_4        (add              ) [ 0000000000000000]
tmp_12_cast       (bitconcatenate   ) [ 0000000000000000]
add_ln26_5        (add              ) [ 0000100000000000]
add_ln21          (add              ) [ 0000000000000000]
select_ln21_3     (select           ) [ 0011111111111111]
conv_bias_addr    (getelementptr    ) [ 0000000000010000]
f                 (add              ) [ 0110000000011111]
add_ln11_1        (add              ) [ 0000000000000000]
select_ln11       (select           ) [ 0110000000011111]
zext_ln26_3       (zext             ) [ 0000000000000000]
mul_ln26          (mul              ) [ 0000000000000000]
zext_ln26_5       (zext             ) [ 0000000000000000]
add_ln26_3        (add              ) [ 0000000000000000]
p_shl_cast        (bitconcatenate   ) [ 0000000000000000]
tmp_3             (bitconcatenate   ) [ 0000000000000000]
zext_ln26_6       (zext             ) [ 0000000000000000]
sub_ln26_2        (sub              ) [ 0000000000000000]
zext_ln26_7       (zext             ) [ 0000000000000000]
zext_ln26_8       (zext             ) [ 0000000000000000]
conv_weights_addr (getelementptr    ) [ 0000010000000000]
add_ln26_6        (add              ) [ 0000000000000000]
zext_ln26_9       (zext             ) [ 0000000000000000]
input_addr        (getelementptr    ) [ 0000010000000000]
ch                (add              ) [ 0011011111111111]
conv_weights_load (load             ) [ 0000001000000000]
input_load        (load             ) [ 0000001000000000]
tmp_1             (fmul             ) [ 0000000111100000]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
empty             (speclooptripcount) [ 0000000000000000]
specloopname_ln0  (specloopname     ) [ 0000000000000000]
specloopname_ln25 (specloopname     ) [ 0000000000000000]
w_sum_3           (fadd             ) [ 0011111111111111]
br_ln0            (br               ) [ 0011111111111111]
conv_bias_load    (load             ) [ 0000000000001110]
w_sum             (fadd             ) [ 0000000000000001]
bitcast_ln34      (bitcast          ) [ 0000000000000000]
tmp               (partselect       ) [ 0000000000000000]
trunc_ln34        (trunc            ) [ 0000000000000000]
icmp_ln34         (icmp             ) [ 0000000000000000]
icmp_ln34_1       (icmp             ) [ 0000000000000000]
or_ln34           (or               ) [ 0000000000000000]
tmp_7             (fcmp             ) [ 0000000000000000]
and_ln34          (and              ) [ 0000000000000000]
w_sum_1           (select           ) [ 0000000000000000]
store_ln35        (store            ) [ 0000000000000000]
empty_4           (specregionend    ) [ 0000000000000000]
br_ln14           (br               ) [ 0111111111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="conv_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_out"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv_weights">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_weights"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="conv_bias">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_bias"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv_str"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Row_Loop_Col_Loop_Fi"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Col_Loop_Filter2_Loo"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i12.i8.i4"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i2.i2"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i6.i1"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i7.i4"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i9.i8.i1"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Row_Loop_W_Col_Loo"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_Col_Loop_Filter1_L"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str5"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="114" class="1004" name="conv_out_addr_gep_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="32" slack="0"/>
<pin id="116" dir="0" index="1" bw="1" slack="0"/>
<pin id="117" dir="0" index="2" bw="12" slack="0"/>
<pin id="118" dir="1" index="3" bw="11" slack="6"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_out_addr/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="conv_bias_addr_gep_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="32" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="1"/>
<pin id="125" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_bias_addr/3 "/>
</bind>
</comp>

<comp id="128" class="1004" name="grp_access_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="4" slack="0"/>
<pin id="130" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="131" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="132" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_bias_load/3 "/>
</bind>
</comp>

<comp id="134" class="1004" name="conv_weights_addr_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="11" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="conv_weights_addr/4 "/>
</bind>
</comp>

<comp id="141" class="1004" name="input_addr_gep_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="32" slack="0"/>
<pin id="143" dir="0" index="1" bw="1" slack="0"/>
<pin id="144" dir="0" index="2" bw="11" slack="0"/>
<pin id="145" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/4 "/>
</bind>
</comp>

<comp id="148" class="1004" name="grp_access_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="10" slack="0"/>
<pin id="150" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="151" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="152" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="conv_weights_load/4 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_access_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="10" slack="0"/>
<pin id="156" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="157" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="158" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="input_load/4 "/>
</bind>
</comp>

<comp id="160" class="1004" name="store_ln35_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="11" slack="6"/>
<pin id="162" dir="0" index="1" bw="32" slack="0"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln35/15 "/>
</bind>
</comp>

<comp id="165" class="1005" name="indvar_flatten43_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="11" slack="1"/>
<pin id="167" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten43 (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="indvar_flatten43_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="11" slack="0"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten43/2 "/>
</bind>
</comp>

<comp id="176" class="1005" name="r_0_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="r_0 (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="r_0_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="1"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="4" slack="0"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r_0/2 "/>
</bind>
</comp>

<comp id="187" class="1005" name="indvar_flatten29_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="9" slack="1"/>
<pin id="189" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten29 (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="indvar_flatten29_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="9" slack="1"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten29/2 "/>
</bind>
</comp>

<comp id="199" class="1005" name="c_0_reg_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="4" slack="1"/>
<pin id="201" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="c_0 (phireg) "/>
</bind>
</comp>

<comp id="203" class="1004" name="c_0_phi_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="1" slack="1"/>
<pin id="205" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="206" dir="0" index="2" bw="4" slack="0"/>
<pin id="207" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="208" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="c_0/2 "/>
</bind>
</comp>

<comp id="210" class="1005" name="f_0_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="5" slack="1"/>
<pin id="212" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f_0 (phireg) "/>
</bind>
</comp>

<comp id="214" class="1004" name="f_0_phi_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="1" slack="1"/>
<pin id="216" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="5" slack="1"/>
<pin id="218" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="219" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="f_0/2 "/>
</bind>
</comp>

<comp id="221" class="1005" name="indvar_flatten21_reg_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="1"/>
<pin id="223" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten21 (phireg) "/>
</bind>
</comp>

<comp id="225" class="1004" name="indvar_flatten21_phi_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="1"/>
<pin id="227" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="230" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten21/3 "/>
</bind>
</comp>

<comp id="232" class="1005" name="wr_0_reg_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="2" slack="1"/>
<pin id="234" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wr_0 (phireg) "/>
</bind>
</comp>

<comp id="236" class="1004" name="wr_0_phi_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="1" slack="1"/>
<pin id="238" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="239" dir="0" index="2" bw="2" slack="0"/>
<pin id="240" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="241" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wr_0/3 "/>
</bind>
</comp>

<comp id="243" class="1005" name="indvar_flatten_reg_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="5" slack="1"/>
<pin id="245" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="247" class="1004" name="indvar_flatten_phi_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="1" slack="1"/>
<pin id="249" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="2" bw="5" slack="0"/>
<pin id="251" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="252" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/3 "/>
</bind>
</comp>

<comp id="254" class="1005" name="wc_0_reg_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="1"/>
<pin id="256" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="wc_0 (phireg) "/>
</bind>
</comp>

<comp id="258" class="1004" name="wc_0_phi_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="1"/>
<pin id="260" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="2" slack="0"/>
<pin id="262" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="263" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="wc_0/3 "/>
</bind>
</comp>

<comp id="265" class="1005" name="w_sum_2_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="32" slack="1"/>
<pin id="267" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_2 (phireg) "/>
</bind>
</comp>

<comp id="269" class="1004" name="w_sum_2_phi_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="32" slack="1"/>
<pin id="271" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="272" dir="0" index="2" bw="32" slack="1"/>
<pin id="273" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="w_sum_2/3 "/>
</bind>
</comp>

<comp id="277" class="1005" name="ch_0_reg_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="3" slack="1"/>
<pin id="279" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch_0 (phireg) "/>
</bind>
</comp>

<comp id="281" class="1004" name="ch_0_phi_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="1"/>
<pin id="283" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="284" dir="0" index="2" bw="3" slack="1"/>
<pin id="285" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="ch_0/3 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="32" slack="1"/>
<pin id="290" dir="0" index="1" bw="32" slack="0"/>
<pin id="291" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="w_sum_3/7 w_sum/11 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="32" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="0"/>
<pin id="297" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="tmp_1/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_7/14 "/>
</bind>
</comp>

<comp id="306" class="1004" name="icmp_ln8_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="8" slack="0"/>
<pin id="309" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="add_ln8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="11" slack="0"/>
<pin id="314" dir="0" index="1" bw="1" slack="0"/>
<pin id="315" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="r_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="4" slack="0"/>
<pin id="320" dir="0" index="1" bw="1" slack="0"/>
<pin id="321" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="r/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="icmp_ln11_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="9" slack="0"/>
<pin id="326" dir="0" index="1" bw="9" slack="0"/>
<pin id="327" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln11/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="select_ln35_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="1" slack="0"/>
<pin id="332" dir="0" index="1" bw="1" slack="0"/>
<pin id="333" dir="0" index="2" bw="4" slack="0"/>
<pin id="334" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35/2 "/>
</bind>
</comp>

<comp id="338" class="1004" name="select_ln35_1_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="1" slack="0"/>
<pin id="340" dir="0" index="1" bw="4" slack="0"/>
<pin id="341" dir="0" index="2" bw="4" slack="0"/>
<pin id="342" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_1/2 "/>
</bind>
</comp>

<comp id="346" class="1004" name="zext_ln35_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="4" slack="0"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35/2 "/>
</bind>
</comp>

<comp id="350" class="1004" name="xor_ln35_fu_350">
<pin_list>
<pin id="351" dir="0" index="0" bw="1" slack="0"/>
<pin id="352" dir="0" index="1" bw="1" slack="0"/>
<pin id="353" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln35/2 "/>
</bind>
</comp>

<comp id="356" class="1004" name="icmp_ln14_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="5" slack="0"/>
<pin id="358" dir="0" index="1" bw="5" slack="0"/>
<pin id="359" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/2 "/>
</bind>
</comp>

<comp id="362" class="1004" name="and_ln35_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="1" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln35/2 "/>
</bind>
</comp>

<comp id="368" class="1004" name="c_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="4" slack="0"/>
<pin id="370" dir="0" index="1" bw="1" slack="0"/>
<pin id="371" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="374" class="1004" name="or_ln35_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="1" slack="0"/>
<pin id="377" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln35/2 "/>
</bind>
</comp>

<comp id="380" class="1004" name="select_ln35_2_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="1" slack="0"/>
<pin id="382" dir="0" index="1" bw="1" slack="0"/>
<pin id="383" dir="0" index="2" bw="5" slack="0"/>
<pin id="384" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_2/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="select_ln35_3_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="1" slack="0"/>
<pin id="390" dir="0" index="1" bw="4" slack="0"/>
<pin id="391" dir="0" index="2" bw="4" slack="0"/>
<pin id="392" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln35_3/2 "/>
</bind>
</comp>

<comp id="396" class="1004" name="zext_ln35_1_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="4" slack="0"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_1/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="tmp_3_cast_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="12" slack="0"/>
<pin id="402" dir="0" index="1" bw="8" slack="0"/>
<pin id="403" dir="0" index="2" bw="1" slack="0"/>
<pin id="404" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="407" class="1004" name="zext_ln26_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="5" slack="0"/>
<pin id="409" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26/2 "/>
</bind>
</comp>

<comp id="411" class="1004" name="zext_ln35_2_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="5" slack="0"/>
<pin id="413" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_2/2 "/>
</bind>
</comp>

<comp id="415" class="1004" name="zext_ln35_3_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="5" slack="0"/>
<pin id="417" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_3/2 "/>
</bind>
</comp>

<comp id="419" class="1004" name="add_ln35_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="5" slack="0"/>
<pin id="421" dir="0" index="1" bw="12" slack="0"/>
<pin id="422" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/2 "/>
</bind>
</comp>

<comp id="425" class="1004" name="zext_ln35_4_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="12" slack="0"/>
<pin id="427" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln35_4/2 "/>
</bind>
</comp>

<comp id="430" class="1004" name="zext_ln21_fu_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="2" slack="0"/>
<pin id="432" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21/3 "/>
</bind>
</comp>

<comp id="434" class="1004" name="add_ln26_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="4" slack="1"/>
<pin id="436" dir="0" index="1" bw="2" slack="0"/>
<pin id="437" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26/3 "/>
</bind>
</comp>

<comp id="439" class="1004" name="icmp_ln18_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="6" slack="0"/>
<pin id="441" dir="0" index="1" bw="5" slack="0"/>
<pin id="442" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln18/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="add_ln18_1_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="6" slack="0"/>
<pin id="447" dir="0" index="1" bw="1" slack="0"/>
<pin id="448" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18_1/3 "/>
</bind>
</comp>

<comp id="451" class="1004" name="wr_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="2" slack="0"/>
<pin id="453" dir="0" index="1" bw="1" slack="0"/>
<pin id="454" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wr/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="icmp_ln21_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="5" slack="0"/>
<pin id="459" dir="0" index="1" bw="5" slack="0"/>
<pin id="460" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln21/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="select_ln18_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="0"/>
<pin id="465" dir="0" index="1" bw="1" slack="0"/>
<pin id="466" dir="0" index="2" bw="2" slack="0"/>
<pin id="467" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18/3 "/>
</bind>
</comp>

<comp id="471" class="1004" name="select_ln18_1_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="0"/>
<pin id="473" dir="0" index="1" bw="2" slack="0"/>
<pin id="474" dir="0" index="2" bw="2" slack="0"/>
<pin id="475" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_1/3 "/>
</bind>
</comp>

<comp id="479" class="1004" name="zext_ln26_1_fu_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="2" slack="0"/>
<pin id="481" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_1/3 "/>
</bind>
</comp>

<comp id="483" class="1004" name="tmp_5_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="4" slack="0"/>
<pin id="485" dir="0" index="1" bw="2" slack="0"/>
<pin id="486" dir="0" index="2" bw="1" slack="0"/>
<pin id="487" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/3 "/>
</bind>
</comp>

<comp id="491" class="1004" name="zext_ln26_2_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="0"/>
<pin id="493" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_2/3 "/>
</bind>
</comp>

<comp id="495" class="1004" name="sub_ln26_fu_495">
<pin_list>
<pin id="496" dir="0" index="0" bw="4" slack="0"/>
<pin id="497" dir="0" index="1" bw="2" slack="0"/>
<pin id="498" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26/3 "/>
</bind>
</comp>

<comp id="501" class="1004" name="sext_ln26_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="5" slack="0"/>
<pin id="503" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln26/3 "/>
</bind>
</comp>

<comp id="505" class="1004" name="zext_ln18_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="2" slack="0"/>
<pin id="507" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln18/3 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln18_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="4" slack="1"/>
<pin id="511" dir="0" index="1" bw="2" slack="0"/>
<pin id="512" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln18/3 "/>
</bind>
</comp>

<comp id="514" class="1004" name="xor_ln18_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="1" slack="0"/>
<pin id="516" dir="0" index="1" bw="1" slack="0"/>
<pin id="517" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln18/3 "/>
</bind>
</comp>

<comp id="520" class="1004" name="icmp_ln24_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="3" slack="0"/>
<pin id="522" dir="0" index="1" bw="2" slack="0"/>
<pin id="523" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/3 "/>
</bind>
</comp>

<comp id="526" class="1004" name="and_ln18_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="1" slack="0"/>
<pin id="528" dir="0" index="1" bw="1" slack="0"/>
<pin id="529" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln18/3 "/>
</bind>
</comp>

<comp id="532" class="1004" name="wc_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="2" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="wc/3 "/>
</bind>
</comp>

<comp id="538" class="1004" name="or_ln21_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="1" slack="0"/>
<pin id="540" dir="0" index="1" bw="1" slack="0"/>
<pin id="541" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln21/3 "/>
</bind>
</comp>

<comp id="544" class="1004" name="select_ln21_fu_544">
<pin_list>
<pin id="545" dir="0" index="0" bw="1" slack="0"/>
<pin id="546" dir="0" index="1" bw="1" slack="0"/>
<pin id="547" dir="0" index="2" bw="3" slack="0"/>
<pin id="548" dir="1" index="3" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21/3 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln21_1_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="2" slack="0"/>
<pin id="554" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_1/3 "/>
</bind>
</comp>

<comp id="556" class="1004" name="select_ln21_1_fu_556">
<pin_list>
<pin id="557" dir="0" index="0" bw="1" slack="0"/>
<pin id="558" dir="0" index="1" bw="2" slack="0"/>
<pin id="559" dir="0" index="2" bw="2" slack="0"/>
<pin id="560" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_1/3 "/>
</bind>
</comp>

<comp id="564" class="1004" name="zext_ln21_2_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="2" slack="0"/>
<pin id="566" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln21_2/3 "/>
</bind>
</comp>

<comp id="568" class="1004" name="add_ln26_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="2" slack="0"/>
<pin id="570" dir="0" index="1" bw="5" slack="0"/>
<pin id="571" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_1/3 "/>
</bind>
</comp>

<comp id="574" class="1004" name="trunc_ln26_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="6" slack="0"/>
<pin id="576" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln26/3 "/>
</bind>
</comp>

<comp id="578" class="1004" name="p_shl_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="7" slack="0"/>
<pin id="580" dir="0" index="1" bw="4" slack="0"/>
<pin id="581" dir="0" index="2" bw="1" slack="0"/>
<pin id="582" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="tmp_2_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="7" slack="0"/>
<pin id="588" dir="0" index="1" bw="6" slack="0"/>
<pin id="589" dir="0" index="2" bw="1" slack="0"/>
<pin id="590" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="594" class="1004" name="sub_ln26_1_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="7" slack="0"/>
<pin id="596" dir="0" index="1" bw="7" slack="0"/>
<pin id="597" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_1/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln26_2_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="1"/>
<pin id="602" dir="0" index="1" bw="2" slack="0"/>
<pin id="603" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_2/3 "/>
</bind>
</comp>

<comp id="605" class="1004" name="select_ln18_2_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="1" slack="0"/>
<pin id="607" dir="0" index="1" bw="4" slack="1"/>
<pin id="608" dir="0" index="2" bw="4" slack="0"/>
<pin id="609" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln18_2/3 "/>
</bind>
</comp>

<comp id="612" class="1004" name="select_ln21_2_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="1" slack="0"/>
<pin id="614" dir="0" index="1" bw="4" slack="0"/>
<pin id="615" dir="0" index="2" bw="4" slack="0"/>
<pin id="616" dir="1" index="3" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_2/3 "/>
</bind>
</comp>

<comp id="620" class="1004" name="zext_ln26_4_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="3" slack="0"/>
<pin id="622" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_4/3 "/>
</bind>
</comp>

<comp id="624" class="1004" name="add_ln26_4_fu_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="3" slack="0"/>
<pin id="626" dir="0" index="1" bw="7" slack="0"/>
<pin id="627" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_4/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="tmp_12_cast_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="11" slack="0"/>
<pin id="632" dir="0" index="1" bw="7" slack="0"/>
<pin id="633" dir="0" index="2" bw="1" slack="0"/>
<pin id="634" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_12_cast/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="add_ln26_5_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="5" slack="1"/>
<pin id="640" dir="0" index="1" bw="11" slack="0"/>
<pin id="641" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_5/3 "/>
</bind>
</comp>

<comp id="643" class="1004" name="add_ln21_fu_643">
<pin_list>
<pin id="644" dir="0" index="0" bw="5" slack="0"/>
<pin id="645" dir="0" index="1" bw="1" slack="0"/>
<pin id="646" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln21/3 "/>
</bind>
</comp>

<comp id="649" class="1004" name="select_ln21_3_fu_649">
<pin_list>
<pin id="650" dir="0" index="0" bw="1" slack="0"/>
<pin id="651" dir="0" index="1" bw="1" slack="0"/>
<pin id="652" dir="0" index="2" bw="5" slack="0"/>
<pin id="653" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln21_3/3 "/>
</bind>
</comp>

<comp id="657" class="1004" name="f_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="5" slack="1"/>
<pin id="660" dir="1" index="2" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="f/3 "/>
</bind>
</comp>

<comp id="662" class="1004" name="add_ln11_1_fu_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="1" slack="0"/>
<pin id="664" dir="0" index="1" bw="9" slack="1"/>
<pin id="665" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln11_1/3 "/>
</bind>
</comp>

<comp id="668" class="1004" name="select_ln11_fu_668">
<pin_list>
<pin id="669" dir="0" index="0" bw="1" slack="1"/>
<pin id="670" dir="0" index="1" bw="1" slack="0"/>
<pin id="671" dir="0" index="2" bw="9" slack="0"/>
<pin id="672" dir="1" index="3" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln11/3 "/>
</bind>
</comp>

<comp id="675" class="1004" name="zext_ln26_3_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="4" slack="1"/>
<pin id="677" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_3/4 "/>
</bind>
</comp>

<comp id="678" class="1004" name="zext_ln26_5_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="4" slack="1"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_5/4 "/>
</bind>
</comp>

<comp id="681" class="1004" name="p_shl_cast_fu_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="11" slack="0"/>
<pin id="683" dir="0" index="1" bw="8" slack="0"/>
<pin id="684" dir="0" index="2" bw="1" slack="0"/>
<pin id="685" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl_cast/4 "/>
</bind>
</comp>

<comp id="688" class="1004" name="tmp_3_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="9" slack="0"/>
<pin id="690" dir="0" index="1" bw="8" slack="0"/>
<pin id="691" dir="0" index="2" bw="1" slack="0"/>
<pin id="692" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/4 "/>
</bind>
</comp>

<comp id="695" class="1004" name="zext_ln26_6_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="9" slack="0"/>
<pin id="697" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_6/4 "/>
</bind>
</comp>

<comp id="699" class="1004" name="sub_ln26_2_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="0"/>
<pin id="701" dir="0" index="1" bw="9" slack="0"/>
<pin id="702" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln26_2/4 "/>
</bind>
</comp>

<comp id="705" class="1004" name="zext_ln26_7_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="3" slack="1"/>
<pin id="707" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_7/4 "/>
</bind>
</comp>

<comp id="708" class="1004" name="zext_ln26_8_fu_708">
<pin_list>
<pin id="709" dir="0" index="0" bw="11" slack="1"/>
<pin id="710" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_8/4 "/>
</bind>
</comp>

<comp id="712" class="1004" name="add_ln26_6_fu_712">
<pin_list>
<pin id="713" dir="0" index="0" bw="3" slack="0"/>
<pin id="714" dir="0" index="1" bw="11" slack="0"/>
<pin id="715" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln26_6/4 "/>
</bind>
</comp>

<comp id="718" class="1004" name="zext_ln26_9_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="11" slack="0"/>
<pin id="720" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln26_9/4 "/>
</bind>
</comp>

<comp id="723" class="1004" name="ch_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="3" slack="1"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="ch/4 "/>
</bind>
</comp>

<comp id="728" class="1004" name="bitcast_ln34_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="1"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln34/15 "/>
</bind>
</comp>

<comp id="731" class="1004" name="tmp_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="8" slack="0"/>
<pin id="733" dir="0" index="1" bw="32" slack="0"/>
<pin id="734" dir="0" index="2" bw="6" slack="0"/>
<pin id="735" dir="0" index="3" bw="6" slack="0"/>
<pin id="736" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/15 "/>
</bind>
</comp>

<comp id="741" class="1004" name="trunc_ln34_fu_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="32" slack="0"/>
<pin id="743" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln34/15 "/>
</bind>
</comp>

<comp id="745" class="1004" name="icmp_ln34_fu_745">
<pin_list>
<pin id="746" dir="0" index="0" bw="8" slack="0"/>
<pin id="747" dir="0" index="1" bw="1" slack="0"/>
<pin id="748" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34/15 "/>
</bind>
</comp>

<comp id="751" class="1004" name="icmp_ln34_1_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="23" slack="0"/>
<pin id="753" dir="0" index="1" bw="1" slack="0"/>
<pin id="754" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln34_1/15 "/>
</bind>
</comp>

<comp id="757" class="1004" name="or_ln34_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="1" slack="0"/>
<pin id="760" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln34/15 "/>
</bind>
</comp>

<comp id="763" class="1004" name="and_ln34_fu_763">
<pin_list>
<pin id="764" dir="0" index="0" bw="1" slack="0"/>
<pin id="765" dir="0" index="1" bw="1" slack="0"/>
<pin id="766" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln34/15 "/>
</bind>
</comp>

<comp id="769" class="1004" name="w_sum_1_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="1" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="1"/>
<pin id="772" dir="0" index="2" bw="32" slack="0"/>
<pin id="773" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="w_sum_1/15 "/>
</bind>
</comp>

<comp id="777" class="1007" name="grp_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="4" slack="0"/>
<pin id="779" dir="0" index="1" bw="8" slack="0"/>
<pin id="780" dir="0" index="2" bw="4" slack="0"/>
<pin id="781" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln35/2 add_ln35/2 "/>
</bind>
</comp>

<comp id="786" class="1007" name="grp_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="4" slack="0"/>
<pin id="788" dir="0" index="1" bw="8" slack="0"/>
<pin id="789" dir="0" index="2" bw="4" slack="0"/>
<pin id="790" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="muladd(1172) " fcode="muladd"/>
<opset="mul_ln26/4 add_ln26_3/4 "/>
</bind>
</comp>

<comp id="799" class="1005" name="add_ln8_reg_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="11" slack="0"/>
<pin id="801" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="add_ln8 "/>
</bind>
</comp>

<comp id="804" class="1005" name="icmp_ln11_reg_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="1" slack="1"/>
<pin id="806" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln11 "/>
</bind>
</comp>

<comp id="809" class="1005" name="select_ln35_1_reg_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="4" slack="0"/>
<pin id="811" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_1 "/>
</bind>
</comp>

<comp id="815" class="1005" name="select_ln35_2_reg_815">
<pin_list>
<pin id="816" dir="0" index="0" bw="5" slack="1"/>
<pin id="817" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln35_2 "/>
</bind>
</comp>

<comp id="820" class="1005" name="select_ln35_3_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="select_ln35_3 "/>
</bind>
</comp>

<comp id="828" class="1005" name="zext_ln26_reg_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="64" slack="1"/>
<pin id="830" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln26 "/>
</bind>
</comp>

<comp id="833" class="1005" name="zext_ln35_2_reg_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="11" slack="1"/>
<pin id="835" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln35_2 "/>
</bind>
</comp>

<comp id="838" class="1005" name="conv_out_addr_reg_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="11" slack="6"/>
<pin id="840" dir="1" index="1" bw="11" slack="6"/>
</pin_list>
<bind>
<opset="conv_out_addr "/>
</bind>
</comp>

<comp id="846" class="1005" name="add_ln18_1_reg_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="6" slack="0"/>
<pin id="848" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="add_ln18_1 "/>
</bind>
</comp>

<comp id="851" class="1005" name="select_ln18_1_reg_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="2" slack="0"/>
<pin id="853" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln18_1 "/>
</bind>
</comp>

<comp id="856" class="1005" name="add_ln18_reg_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="4" slack="1"/>
<pin id="858" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="add_ln18 "/>
</bind>
</comp>

<comp id="861" class="1005" name="select_ln21_reg_861">
<pin_list>
<pin id="862" dir="0" index="0" bw="3" slack="1"/>
<pin id="863" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21 "/>
</bind>
</comp>

<comp id="867" class="1005" name="select_ln21_1_reg_867">
<pin_list>
<pin id="868" dir="0" index="0" bw="2" slack="0"/>
<pin id="869" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_1 "/>
</bind>
</comp>

<comp id="872" class="1005" name="select_ln21_2_reg_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="4" slack="1"/>
<pin id="874" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln21_2 "/>
</bind>
</comp>

<comp id="877" class="1005" name="add_ln26_5_reg_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="11" slack="1"/>
<pin id="879" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="add_ln26_5 "/>
</bind>
</comp>

<comp id="882" class="1005" name="select_ln21_3_reg_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="5" slack="0"/>
<pin id="884" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="select_ln21_3 "/>
</bind>
</comp>

<comp id="887" class="1005" name="conv_bias_addr_reg_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="4" slack="1"/>
<pin id="889" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_addr "/>
</bind>
</comp>

<comp id="892" class="1005" name="f_reg_892">
<pin_list>
<pin id="893" dir="0" index="0" bw="5" slack="1"/>
<pin id="894" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="897" class="1005" name="select_ln11_reg_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="9" slack="1"/>
<pin id="899" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="select_ln11 "/>
</bind>
</comp>

<comp id="902" class="1005" name="conv_weights_addr_reg_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="10" slack="1"/>
<pin id="904" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_addr "/>
</bind>
</comp>

<comp id="907" class="1005" name="input_addr_reg_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="10" slack="1"/>
<pin id="909" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="912" class="1005" name="ch_reg_912">
<pin_list>
<pin id="913" dir="0" index="0" bw="3" slack="1"/>
<pin id="914" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="ch "/>
</bind>
</comp>

<comp id="917" class="1005" name="conv_weights_load_reg_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_weights_load "/>
</bind>
</comp>

<comp id="922" class="1005" name="input_load_reg_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="input_load "/>
</bind>
</comp>

<comp id="927" class="1005" name="tmp_1_reg_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="932" class="1005" name="w_sum_3_reg_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum_3 "/>
</bind>
</comp>

<comp id="937" class="1005" name="conv_bias_load_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="32" slack="1"/>
<pin id="939" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="conv_bias_load "/>
</bind>
</comp>

<comp id="942" class="1005" name="w_sum_reg_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="32" slack="1"/>
<pin id="944" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="w_sum "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="2" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="52" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="6" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="52" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="121" pin="3"/><net_sink comp="128" pin=0"/></net>

<net id="139"><net_src comp="4" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="52" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="146"><net_src comp="0" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="52" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="153"><net_src comp="134" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="141" pin="3"/><net_sink comp="154" pin=0"/></net>

<net id="168"><net_src comp="14" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="179"><net_src comp="16" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="18" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="198"><net_src comp="191" pin="4"/><net_sink comp="187" pin=0"/></net>

<net id="202"><net_src comp="16" pin="0"/><net_sink comp="199" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=0"/></net>

<net id="213"><net_src comp="20" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="210" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="224"><net_src comp="54" pin="0"/><net_sink comp="221" pin=0"/></net>

<net id="231"><net_src comp="221" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="235"><net_src comp="56" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="232" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="246"><net_src comp="20" pin="0"/><net_sink comp="243" pin=0"/></net>

<net id="253"><net_src comp="243" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="257"><net_src comp="56" pin="0"/><net_sink comp="254" pin=0"/></net>

<net id="264"><net_src comp="254" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="268"><net_src comp="58" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="275"><net_src comp="265" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="276"><net_src comp="269" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="280"><net_src comp="60" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="287"><net_src comp="277" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="292"><net_src comp="265" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="293"><net_src comp="128" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="298"><net_src comp="148" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="154" pin="3"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="288" pin="2"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="58" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="169" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="22" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="169" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="180" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="191" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="36" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="335"><net_src comp="324" pin="2"/><net_sink comp="330" pin=0"/></net>

<net id="336"><net_src comp="16" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="337"><net_src comp="203" pin="4"/><net_sink comp="330" pin=2"/></net>

<net id="343"><net_src comp="324" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="318" pin="2"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="180" pin="4"/><net_sink comp="338" pin=2"/></net>

<net id="349"><net_src comp="338" pin="3"/><net_sink comp="346" pin=0"/></net>

<net id="354"><net_src comp="324" pin="2"/><net_sink comp="350" pin=0"/></net>

<net id="355"><net_src comp="40" pin="0"/><net_sink comp="350" pin=1"/></net>

<net id="360"><net_src comp="214" pin="4"/><net_sink comp="356" pin=0"/></net>

<net id="361"><net_src comp="42" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="366"><net_src comp="356" pin="2"/><net_sink comp="362" pin=0"/></net>

<net id="367"><net_src comp="350" pin="2"/><net_sink comp="362" pin=1"/></net>

<net id="372"><net_src comp="330" pin="3"/><net_sink comp="368" pin=0"/></net>

<net id="373"><net_src comp="26" pin="0"/><net_sink comp="368" pin=1"/></net>

<net id="378"><net_src comp="362" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="379"><net_src comp="324" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="385"><net_src comp="374" pin="2"/><net_sink comp="380" pin=0"/></net>

<net id="386"><net_src comp="20" pin="0"/><net_sink comp="380" pin=1"/></net>

<net id="387"><net_src comp="214" pin="4"/><net_sink comp="380" pin=2"/></net>

<net id="393"><net_src comp="362" pin="2"/><net_sink comp="388" pin=0"/></net>

<net id="394"><net_src comp="368" pin="2"/><net_sink comp="388" pin=1"/></net>

<net id="395"><net_src comp="330" pin="3"/><net_sink comp="388" pin=2"/></net>

<net id="399"><net_src comp="388" pin="3"/><net_sink comp="396" pin=0"/></net>

<net id="405"><net_src comp="46" pin="0"/><net_sink comp="400" pin=0"/></net>

<net id="406"><net_src comp="16" pin="0"/><net_sink comp="400" pin=2"/></net>

<net id="410"><net_src comp="380" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="380" pin="3"/><net_sink comp="411" pin=0"/></net>

<net id="418"><net_src comp="380" pin="3"/><net_sink comp="415" pin=0"/></net>

<net id="423"><net_src comp="415" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="400" pin="3"/><net_sink comp="419" pin=1"/></net>

<net id="428"><net_src comp="419" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="429"><net_src comp="425" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="433"><net_src comp="258" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="438"><net_src comp="430" pin="1"/><net_sink comp="434" pin=1"/></net>

<net id="443"><net_src comp="225" pin="4"/><net_sink comp="439" pin=0"/></net>

<net id="444"><net_src comp="62" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="449"><net_src comp="225" pin="4"/><net_sink comp="445" pin=0"/></net>

<net id="450"><net_src comp="64" pin="0"/><net_sink comp="445" pin=1"/></net>

<net id="455"><net_src comp="236" pin="4"/><net_sink comp="451" pin=0"/></net>

<net id="456"><net_src comp="66" pin="0"/><net_sink comp="451" pin=1"/></net>

<net id="461"><net_src comp="247" pin="4"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="68" pin="0"/><net_sink comp="457" pin=1"/></net>

<net id="468"><net_src comp="457" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="469"><net_src comp="56" pin="0"/><net_sink comp="463" pin=1"/></net>

<net id="470"><net_src comp="258" pin="4"/><net_sink comp="463" pin=2"/></net>

<net id="476"><net_src comp="457" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="477"><net_src comp="451" pin="2"/><net_sink comp="471" pin=1"/></net>

<net id="478"><net_src comp="236" pin="4"/><net_sink comp="471" pin=2"/></net>

<net id="482"><net_src comp="471" pin="3"/><net_sink comp="479" pin=0"/></net>

<net id="488"><net_src comp="70" pin="0"/><net_sink comp="483" pin=0"/></net>

<net id="489"><net_src comp="471" pin="3"/><net_sink comp="483" pin=1"/></net>

<net id="490"><net_src comp="56" pin="0"/><net_sink comp="483" pin=2"/></net>

<net id="494"><net_src comp="483" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="499"><net_src comp="491" pin="1"/><net_sink comp="495" pin=0"/></net>

<net id="500"><net_src comp="479" pin="1"/><net_sink comp="495" pin=1"/></net>

<net id="504"><net_src comp="495" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="471" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="513"><net_src comp="505" pin="1"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="457" pin="2"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="40" pin="0"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="281" pin="4"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="72" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="514" pin="2"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="463" pin="3"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="66" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="542"><net_src comp="526" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="543"><net_src comp="457" pin="2"/><net_sink comp="538" pin=1"/></net>

<net id="549"><net_src comp="538" pin="2"/><net_sink comp="544" pin=0"/></net>

<net id="550"><net_src comp="60" pin="0"/><net_sink comp="544" pin=1"/></net>

<net id="551"><net_src comp="281" pin="4"/><net_sink comp="544" pin=2"/></net>

<net id="555"><net_src comp="532" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="561"><net_src comp="526" pin="2"/><net_sink comp="556" pin=0"/></net>

<net id="562"><net_src comp="532" pin="2"/><net_sink comp="556" pin=1"/></net>

<net id="563"><net_src comp="463" pin="3"/><net_sink comp="556" pin=2"/></net>

<net id="567"><net_src comp="556" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="572"><net_src comp="564" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="573"><net_src comp="501" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="577"><net_src comp="568" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="583"><net_src comp="74" pin="0"/><net_sink comp="578" pin=0"/></net>

<net id="584"><net_src comp="574" pin="1"/><net_sink comp="578" pin=1"/></net>

<net id="585"><net_src comp="60" pin="0"/><net_sink comp="578" pin=2"/></net>

<net id="591"><net_src comp="76" pin="0"/><net_sink comp="586" pin=0"/></net>

<net id="592"><net_src comp="568" pin="2"/><net_sink comp="586" pin=1"/></net>

<net id="593"><net_src comp="78" pin="0"/><net_sink comp="586" pin=2"/></net>

<net id="598"><net_src comp="578" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="586" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="552" pin="1"/><net_sink comp="600" pin=1"/></net>

<net id="610"><net_src comp="457" pin="2"/><net_sink comp="605" pin=0"/></net>

<net id="611"><net_src comp="434" pin="2"/><net_sink comp="605" pin=2"/></net>

<net id="617"><net_src comp="526" pin="2"/><net_sink comp="612" pin=0"/></net>

<net id="618"><net_src comp="600" pin="2"/><net_sink comp="612" pin=1"/></net>

<net id="619"><net_src comp="605" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="623"><net_src comp="544" pin="3"/><net_sink comp="620" pin=0"/></net>

<net id="628"><net_src comp="620" pin="1"/><net_sink comp="624" pin=0"/></net>

<net id="629"><net_src comp="594" pin="2"/><net_sink comp="624" pin=1"/></net>

<net id="635"><net_src comp="80" pin="0"/><net_sink comp="630" pin=0"/></net>

<net id="636"><net_src comp="624" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="637"><net_src comp="16" pin="0"/><net_sink comp="630" pin=2"/></net>

<net id="642"><net_src comp="630" pin="3"/><net_sink comp="638" pin=1"/></net>

<net id="647"><net_src comp="247" pin="4"/><net_sink comp="643" pin=0"/></net>

<net id="648"><net_src comp="82" pin="0"/><net_sink comp="643" pin=1"/></net>

<net id="654"><net_src comp="457" pin="2"/><net_sink comp="649" pin=0"/></net>

<net id="655"><net_src comp="82" pin="0"/><net_sink comp="649" pin=1"/></net>

<net id="656"><net_src comp="643" pin="2"/><net_sink comp="649" pin=2"/></net>

<net id="661"><net_src comp="82" pin="0"/><net_sink comp="657" pin=0"/></net>

<net id="666"><net_src comp="84" pin="0"/><net_sink comp="662" pin=0"/></net>

<net id="667"><net_src comp="187" pin="1"/><net_sink comp="662" pin=1"/></net>

<net id="673"><net_src comp="84" pin="0"/><net_sink comp="668" pin=1"/></net>

<net id="674"><net_src comp="662" pin="2"/><net_sink comp="668" pin=2"/></net>

<net id="686"><net_src comp="88" pin="0"/><net_sink comp="681" pin=0"/></net>

<net id="687"><net_src comp="60" pin="0"/><net_sink comp="681" pin=2"/></net>

<net id="693"><net_src comp="90" pin="0"/><net_sink comp="688" pin=0"/></net>

<net id="694"><net_src comp="78" pin="0"/><net_sink comp="688" pin=2"/></net>

<net id="698"><net_src comp="688" pin="3"/><net_sink comp="695" pin=0"/></net>

<net id="703"><net_src comp="681" pin="3"/><net_sink comp="699" pin=0"/></net>

<net id="704"><net_src comp="695" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="711"><net_src comp="708" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="716"><net_src comp="705" pin="1"/><net_sink comp="712" pin=0"/></net>

<net id="717"><net_src comp="699" pin="2"/><net_sink comp="712" pin=1"/></net>

<net id="721"><net_src comp="712" pin="2"/><net_sink comp="718" pin=0"/></net>

<net id="722"><net_src comp="718" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="727"><net_src comp="92" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="737"><net_src comp="102" pin="0"/><net_sink comp="731" pin=0"/></net>

<net id="738"><net_src comp="728" pin="1"/><net_sink comp="731" pin=1"/></net>

<net id="739"><net_src comp="104" pin="0"/><net_sink comp="731" pin=2"/></net>

<net id="740"><net_src comp="106" pin="0"/><net_sink comp="731" pin=3"/></net>

<net id="744"><net_src comp="728" pin="1"/><net_sink comp="741" pin=0"/></net>

<net id="749"><net_src comp="731" pin="4"/><net_sink comp="745" pin=0"/></net>

<net id="750"><net_src comp="108" pin="0"/><net_sink comp="745" pin=1"/></net>

<net id="755"><net_src comp="741" pin="1"/><net_sink comp="751" pin=0"/></net>

<net id="756"><net_src comp="110" pin="0"/><net_sink comp="751" pin=1"/></net>

<net id="761"><net_src comp="751" pin="2"/><net_sink comp="757" pin=0"/></net>

<net id="762"><net_src comp="745" pin="2"/><net_sink comp="757" pin=1"/></net>

<net id="767"><net_src comp="757" pin="2"/><net_sink comp="763" pin=0"/></net>

<net id="768"><net_src comp="300" pin="2"/><net_sink comp="763" pin=1"/></net>

<net id="774"><net_src comp="763" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="775"><net_src comp="58" pin="0"/><net_sink comp="769" pin=2"/></net>

<net id="776"><net_src comp="769" pin="3"/><net_sink comp="160" pin=1"/></net>

<net id="782"><net_src comp="346" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="783"><net_src comp="38" pin="0"/><net_sink comp="777" pin=1"/></net>

<net id="784"><net_src comp="396" pin="1"/><net_sink comp="777" pin=2"/></net>

<net id="785"><net_src comp="777" pin="3"/><net_sink comp="400" pin=1"/></net>

<net id="791"><net_src comp="675" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="792"><net_src comp="86" pin="0"/><net_sink comp="786" pin=1"/></net>

<net id="793"><net_src comp="678" pin="1"/><net_sink comp="786" pin=2"/></net>

<net id="794"><net_src comp="786" pin="3"/><net_sink comp="681" pin=1"/></net>

<net id="795"><net_src comp="786" pin="3"/><net_sink comp="688" pin=1"/></net>

<net id="802"><net_src comp="312" pin="2"/><net_sink comp="799" pin=0"/></net>

<net id="803"><net_src comp="799" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="807"><net_src comp="324" pin="2"/><net_sink comp="804" pin=0"/></net>

<net id="808"><net_src comp="804" pin="1"/><net_sink comp="668" pin=0"/></net>

<net id="812"><net_src comp="338" pin="3"/><net_sink comp="809" pin=0"/></net>

<net id="813"><net_src comp="809" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="814"><net_src comp="809" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="818"><net_src comp="380" pin="3"/><net_sink comp="815" pin=0"/></net>

<net id="819"><net_src comp="815" pin="1"/><net_sink comp="657" pin=1"/></net>

<net id="823"><net_src comp="388" pin="3"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="827"><net_src comp="820" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="831"><net_src comp="407" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="832"><net_src comp="828" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="836"><net_src comp="411" pin="1"/><net_sink comp="833" pin=0"/></net>

<net id="837"><net_src comp="833" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="841"><net_src comp="114" pin="3"/><net_sink comp="838" pin=0"/></net>

<net id="842"><net_src comp="838" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="849"><net_src comp="445" pin="2"/><net_sink comp="846" pin=0"/></net>

<net id="850"><net_src comp="846" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="854"><net_src comp="471" pin="3"/><net_sink comp="851" pin=0"/></net>

<net id="855"><net_src comp="851" pin="1"/><net_sink comp="236" pin=2"/></net>

<net id="859"><net_src comp="509" pin="2"/><net_sink comp="856" pin=0"/></net>

<net id="860"><net_src comp="856" pin="1"/><net_sink comp="675" pin=0"/></net>

<net id="864"><net_src comp="544" pin="3"/><net_sink comp="861" pin=0"/></net>

<net id="865"><net_src comp="861" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="866"><net_src comp="861" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="870"><net_src comp="556" pin="3"/><net_sink comp="867" pin=0"/></net>

<net id="871"><net_src comp="867" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="875"><net_src comp="612" pin="3"/><net_sink comp="872" pin=0"/></net>

<net id="876"><net_src comp="872" pin="1"/><net_sink comp="678" pin=0"/></net>

<net id="880"><net_src comp="638" pin="2"/><net_sink comp="877" pin=0"/></net>

<net id="881"><net_src comp="877" pin="1"/><net_sink comp="708" pin=0"/></net>

<net id="885"><net_src comp="649" pin="3"/><net_sink comp="882" pin=0"/></net>

<net id="886"><net_src comp="882" pin="1"/><net_sink comp="247" pin=2"/></net>

<net id="890"><net_src comp="121" pin="3"/><net_sink comp="887" pin=0"/></net>

<net id="891"><net_src comp="887" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="895"><net_src comp="657" pin="2"/><net_sink comp="892" pin=0"/></net>

<net id="896"><net_src comp="892" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="900"><net_src comp="668" pin="3"/><net_sink comp="897" pin=0"/></net>

<net id="901"><net_src comp="897" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="905"><net_src comp="134" pin="3"/><net_sink comp="902" pin=0"/></net>

<net id="906"><net_src comp="902" pin="1"/><net_sink comp="148" pin=0"/></net>

<net id="910"><net_src comp="141" pin="3"/><net_sink comp="907" pin=0"/></net>

<net id="911"><net_src comp="907" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="915"><net_src comp="723" pin="2"/><net_sink comp="912" pin=0"/></net>

<net id="916"><net_src comp="912" pin="1"/><net_sink comp="281" pin=2"/></net>

<net id="920"><net_src comp="148" pin="3"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="925"><net_src comp="154" pin="3"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="294" pin=1"/></net>

<net id="930"><net_src comp="294" pin="2"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="935"><net_src comp="288" pin="2"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="269" pin=2"/></net>

<net id="940"><net_src comp="128" pin="3"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="288" pin=1"/></net>

<net id="945"><net_src comp="288" pin="2"/><net_sink comp="942" pin=0"/></net>

<net id="946"><net_src comp="942" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="947"><net_src comp="942" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="948"><net_src comp="942" pin="1"/><net_sink comp="769" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv_out | {15 }
 - Input state : 
	Port: conv : input_r | {4 5 }
	Port: conv : conv_weights | {4 5 }
	Port: conv : conv_bias | {3 11 }
  - Chain level:
	State 1
	State 2
		icmp_ln8 : 1
		add_ln8 : 1
		br_ln8 : 2
		r : 1
		icmp_ln11 : 1
		select_ln35 : 2
		select_ln35_1 : 2
		zext_ln35 : 3
		mul_ln35 : 4
		xor_ln35 : 2
		icmp_ln14 : 1
		and_ln35 : 2
		c : 3
		or_ln35 : 2
		select_ln35_2 : 2
		select_ln35_3 : 2
		zext_ln35_1 : 3
		add_ln35 : 4
		tmp_3_cast : 5
		zext_ln26 : 3
		zext_ln35_2 : 3
		zext_ln35_3 : 3
		add_ln35_1 : 6
		zext_ln35_4 : 7
		conv_out_addr : 8
	State 3
		zext_ln21 : 1
		add_ln26 : 2
		icmp_ln18 : 1
		add_ln18_1 : 1
		br_ln18 : 2
		wr : 1
		icmp_ln21 : 1
		select_ln18 : 2
		select_ln18_1 : 2
		zext_ln26_1 : 3
		tmp_5 : 3
		zext_ln26_2 : 4
		sub_ln26 : 5
		sext_ln26 : 6
		zext_ln18 : 3
		add_ln18 : 4
		xor_ln18 : 2
		icmp_ln24 : 1
		and_ln18 : 2
		wc : 3
		or_ln21 : 2
		select_ln21 : 2
		zext_ln21_1 : 4
		select_ln21_1 : 2
		zext_ln21_2 : 3
		add_ln26_1 : 7
		trunc_ln26 : 8
		p_shl : 9
		tmp_2 : 8
		sub_ln26_1 : 10
		add_ln26_2 : 5
		select_ln18_2 : 3
		select_ln21_2 : 6
		zext_ln26_4 : 3
		add_ln26_4 : 11
		tmp_12_cast : 12
		add_ln26_5 : 13
		add_ln21 : 1
		select_ln21_3 : 2
		conv_bias_load : 1
		select_ln11 : 1
	State 4
		mul_ln26 : 1
		add_ln26_3 : 2
		p_shl_cast : 3
		tmp_3 : 3
		zext_ln26_6 : 4
		sub_ln26_2 : 5
		conv_weights_addr : 1
		add_ln26_6 : 6
		zext_ln26_9 : 7
		input_addr : 8
		conv_weights_load : 2
		input_load : 9
	State 5
		tmp_1 : 1
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
		w_sum : 1
	State 12
	State 13
	State 14
		tmp_7 : 1
	State 15
		tmp : 1
		trunc_ln34 : 1
		icmp_ln34 : 2
		icmp_ln34_1 : 2
		or_ln34 : 3
		and_ln34 : 3
		w_sum_1 : 3
		store_ln35 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|---------|
| Operation|    Functional Unit   |  DSP48E |    FF   |   LUT   |
|----------|----------------------|---------|---------|---------|
|   fadd   |      grp_fu_288      |    2    |   227   |   403   |
|----------|----------------------|---------|---------|---------|
|   fmul   |      grp_fu_294      |    3    |   128   |   320   |
|----------|----------------------|---------|---------|---------|
|   fcmp   |      grp_fu_300      |    0    |    66   |   239   |
|----------|----------------------|---------|---------|---------|
|          |    add_ln8_fu_312    |    0    |    0    |    13   |
|          |       r_fu_318       |    0    |    0    |    13   |
|          |       c_fu_368       |    0    |    0    |    13   |
|          |   add_ln35_1_fu_419  |    0    |    0    |    12   |
|          |    add_ln26_fu_434   |    0    |    0    |    13   |
|          |   add_ln18_1_fu_445  |    0    |    0    |    15   |
|          |       wr_fu_451      |    0    |    0    |    10   |
|          |    add_ln18_fu_509   |    0    |    0    |    13   |
|    add   |       wc_fu_532      |    0    |    0    |    10   |
|          |   add_ln26_1_fu_568  |    0    |    0    |    15   |
|          |   add_ln26_2_fu_600  |    0    |    0    |    13   |
|          |   add_ln26_4_fu_624  |    0    |    0    |    11   |
|          |   add_ln26_5_fu_638  |    0    |    0    |    13   |
|          |    add_ln21_fu_643   |    0    |    0    |    15   |
|          |       f_fu_657       |    0    |    0    |    15   |
|          |   add_ln11_1_fu_662  |    0    |    0    |    15   |
|          |   add_ln26_6_fu_712  |    0    |    0    |    11   |
|          |       ch_fu_723      |    0    |    0    |    12   |
|----------|----------------------|---------|---------|---------|
|          |    icmp_ln8_fu_306   |    0    |    0    |    13   |
|          |   icmp_ln11_fu_324   |    0    |    0    |    13   |
|          |   icmp_ln14_fu_356   |    0    |    0    |    11   |
|   icmp   |   icmp_ln18_fu_439   |    0    |    0    |    11   |
|          |   icmp_ln21_fu_457   |    0    |    0    |    11   |
|          |   icmp_ln24_fu_520   |    0    |    0    |    9    |
|          |   icmp_ln34_fu_745   |    0    |    0    |    11   |
|          |  icmp_ln34_1_fu_751  |    0    |    0    |    18   |
|----------|----------------------|---------|---------|---------|
|          |  select_ln35_fu_330  |    0    |    0    |    4    |
|          | select_ln35_1_fu_338 |    0    |    0    |    4    |
|          | select_ln35_2_fu_380 |    0    |    0    |    5    |
|          | select_ln35_3_fu_388 |    0    |    0    |    4    |
|          |  select_ln18_fu_463  |    0    |    0    |    2    |
|          | select_ln18_1_fu_471 |    0    |    0    |    2    |
|  select  |  select_ln21_fu_544  |    0    |    0    |    3    |
|          | select_ln21_1_fu_556 |    0    |    0    |    2    |
|          | select_ln18_2_fu_605 |    0    |    0    |    4    |
|          | select_ln21_2_fu_612 |    0    |    0    |    4    |
|          | select_ln21_3_fu_649 |    0    |    0    |    5    |
|          |  select_ln11_fu_668  |    0    |    0    |    9    |
|          |    w_sum_1_fu_769    |    0    |    0    |    32   |
|----------|----------------------|---------|---------|---------|
|          |    sub_ln26_fu_495   |    0    |    0    |    13   |
|    sub   |   sub_ln26_1_fu_594  |    0    |    0    |    11   |
|          |   sub_ln26_2_fu_699  |    0    |    0    |    11   |
|----------|----------------------|---------|---------|---------|
|          |    and_ln35_fu_362   |    0    |    0    |    2    |
|    and   |    and_ln18_fu_526   |    0    |    0    |    2    |
|          |    and_ln34_fu_763   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|          |    or_ln35_fu_374    |    0    |    0    |    2    |
|    or    |    or_ln21_fu_538    |    0    |    0    |    2    |
|          |    or_ln34_fu_757    |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|    xor   |    xor_ln35_fu_350   |    0    |    0    |    2    |
|          |    xor_ln18_fu_514   |    0    |    0    |    2    |
|----------|----------------------|---------|---------|---------|
|  muladd  |      grp_fu_777      |    1    |    0    |    0    |
|          |      grp_fu_786      |    1    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   zext_ln35_fu_346   |    0    |    0    |    0    |
|          |  zext_ln35_1_fu_396  |    0    |    0    |    0    |
|          |   zext_ln26_fu_407   |    0    |    0    |    0    |
|          |  zext_ln35_2_fu_411  |    0    |    0    |    0    |
|          |  zext_ln35_3_fu_415  |    0    |    0    |    0    |
|          |  zext_ln35_4_fu_425  |    0    |    0    |    0    |
|          |   zext_ln21_fu_430   |    0    |    0    |    0    |
|          |  zext_ln26_1_fu_479  |    0    |    0    |    0    |
|          |  zext_ln26_2_fu_491  |    0    |    0    |    0    |
|   zext   |   zext_ln18_fu_505   |    0    |    0    |    0    |
|          |  zext_ln21_1_fu_552  |    0    |    0    |    0    |
|          |  zext_ln21_2_fu_564  |    0    |    0    |    0    |
|          |  zext_ln26_4_fu_620  |    0    |    0    |    0    |
|          |  zext_ln26_3_fu_675  |    0    |    0    |    0    |
|          |  zext_ln26_5_fu_678  |    0    |    0    |    0    |
|          |  zext_ln26_6_fu_695  |    0    |    0    |    0    |
|          |  zext_ln26_7_fu_705  |    0    |    0    |    0    |
|          |  zext_ln26_8_fu_708  |    0    |    0    |    0    |
|          |  zext_ln26_9_fu_718  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|          |   tmp_3_cast_fu_400  |    0    |    0    |    0    |
|          |     tmp_5_fu_483     |    0    |    0    |    0    |
|          |     p_shl_fu_578     |    0    |    0    |    0    |
|bitconcatenate|     tmp_2_fu_586     |    0    |    0    |    0    |
|          |  tmp_12_cast_fu_630  |    0    |    0    |    0    |
|          |   p_shl_cast_fu_681  |    0    |    0    |    0    |
|          |     tmp_3_fu_688     |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   sext   |   sext_ln26_fu_501   |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   trunc  |   trunc_ln26_fu_574  |    0    |    0    |    0    |
|          |   trunc_ln34_fu_741  |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|partselect|      tmp_fu_731      |    0    |    0    |    0    |
|----------|----------------------|---------|---------|---------|
|   Total  |                      |    7    |   421   |   1422  |
|----------|----------------------|---------|---------|---------|

Memories:
+------------+--------+--------+--------+
|            |  BRAM  |   FF   |   LUT  |
+------------+--------+--------+--------+
|  conv_bias |    0   |   32   |    8   |
|conv_weights|    2   |    0   |    0   |
+------------+--------+--------+--------+
|    Total   |    2   |   32   |    8   |
+------------+--------+--------+--------+

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    add_ln18_1_reg_846   |    6   |
|     add_ln18_reg_856    |    4   |
|    add_ln26_5_reg_877   |   11   |
|     add_ln8_reg_799     |   11   |
|       c_0_reg_199       |    4   |
|       ch_0_reg_277      |    3   |
|        ch_reg_912       |    3   |
|  conv_bias_addr_reg_887 |    4   |
|  conv_bias_load_reg_937 |   32   |
|  conv_out_addr_reg_838  |   11   |
|conv_weights_addr_reg_902|   10   |
|conv_weights_load_reg_917|   32   |
|       f_0_reg_210       |    5   |
|        f_reg_892        |    5   |
|    icmp_ln11_reg_804    |    1   |
| indvar_flatten21_reg_221|    6   |
| indvar_flatten29_reg_187|    9   |
| indvar_flatten43_reg_165|   11   |
|  indvar_flatten_reg_243 |    5   |
|    input_addr_reg_907   |   10   |
|    input_load_reg_922   |   32   |
|       r_0_reg_176       |    4   |
|   select_ln11_reg_897   |    9   |
|  select_ln18_1_reg_851  |    2   |
|  select_ln21_1_reg_867  |    2   |
|  select_ln21_2_reg_872  |    4   |
|  select_ln21_3_reg_882  |    5   |
|   select_ln21_reg_861   |    3   |
|  select_ln35_1_reg_809  |    4   |
|  select_ln35_2_reg_815  |    5   |
|  select_ln35_3_reg_820  |    4   |
|      tmp_1_reg_927      |   32   |
|     w_sum_2_reg_265     |   32   |
|     w_sum_3_reg_932     |   32   |
|      w_sum_reg_942      |   32   |
|       wc_0_reg_254      |    2   |
|       wr_0_reg_232      |    2   |
|    zext_ln26_reg_828    |   64   |
|   zext_ln35_2_reg_833   |   11   |
+-------------------------+--------+
|          Total          |   464  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|--------------------------|------|------|------|--------||---------||---------|
|           Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|--------------------------|------|------|------|--------||---------||---------|
|     grp_access_fu_128    |  p0  |   2  |   4  |    8   ||    9    |
|     grp_access_fu_148    |  p0  |   2  |  10  |   20   ||    9    |
|     grp_access_fu_154    |  p0  |   2  |  10  |   20   ||    9    |
| indvar_flatten29_reg_187 |  p0  |   2  |   9  |   18   ||    9    |
|      w_sum_2_reg_265     |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_288        |  p1  |   3  |  32  |   96   ||    15   |
|        grp_fu_294        |  p0  |   2  |  32  |   64   ||    9    |
|        grp_fu_294        |  p1  |   2  |  32  |   64   ||    9    |
|        grp_fu_300        |  p0  |   2  |  32  |   64   ||    9    |
|--------------------------|------|------|------|--------||---------||---------|
|           Total          |      |      |      |   418  || 15.9667 ||    87   |
|--------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    7   |    -   |   421  |  1422  |
|   Memory  |    2   |    -   |    -   |   32   |    8   |
|Multiplexer|    -   |    -   |   15   |    -   |   87   |
|  Register |    -   |    -   |    -   |   464  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    2   |    7   |   15   |   917  |  1517  |
+-----------+--------+--------+--------+--------+--------+
