transcript on
if {[file exists rtl_work]} {
	vdel -lib rtl_work -all
}
vlib rtl_work
vmap work rtl_work

vlog -vlog01compat -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/mem_block.v}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/TopLevel.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_traversal.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/pixel_algorithm_unit.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/HexdriverOverload.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/Hexdriver.sv}
vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hdl {C:/Users/gally/Desktop/445/ECE445/FPGA/hdl/dithering_loop_control.sv}

vlog -sv -work work +incdir+C:/Users/gally/Desktop/445/ECE445/FPGA/hvl {C:/Users/gally/Desktop/445/ECE445/FPGA/hvl/finalproj_tb.sv}

vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  finalproj_tb

add wave *
view structure
view signals
run 100000 ns
