Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Mon Aug 21 18:59:35 2017
| Host         : DESKTOP-VK82MLB running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file IIR1stOrder_test_timing_summary_routed.rpt -rpx IIR1stOrder_test_timing_summary_routed.rpx
| Design       : IIR1stOrder_test
| Device       : 7k160t-fbg676
| Speed File   : -1  PRODUCTION 1.12 2017-02-17
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 18 register/latch pins with no clock driven by root clock pin: ADC1/LTC2195_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: ADC1/spi_trigger_reg/Q (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: DAC0/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: DAC0/spi_data_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC0/spi_data_reg[8]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: DAC0/spi_trigger_reg/Q (HIGH)

 There are 18 register/latch pins with no clock driven by root clock pin: DAC1/AD_9783_SPI_inst/spi_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: DAC1/spi_trigger_reg/Q (HIGH)

 There are 459 register/latch pins with no clock driven by root clock pin: new_param_deser1/deser_clk_origin/div_clk_reg/Q (HIGH)

 There are 532 register/latch pins with no clock driven by root clock pin: new_param_deser1/on_in_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: startup_reset/rst_in_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 2373 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 50 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 3 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.280       -1.813                     14                 2813       -0.108       -0.578                     10                 2813       -0.350       -0.700                       2                  1484  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk                              {0.000 5.000}        10.000          100.000         
  ADC2/LTC2195_SPI_inst/spi_clk  {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[7]               {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[8]               {0.000 5.000}        10.000          100.000         
  ADC2/spi_data[9]               {0.000 5.000}        10.000          100.000         
  ADC2/spi_trigger_reg_n_0       {0.000 5.000}        10.000          100.000         
  MMCME2_BASE_inst_n_2           {0.000 2.500}        5.000           200.000         
  MMCME2_BASE_inst_n_2_1         {0.000 2.500}        5.000           200.000         
  clkDLYi                        {0.625 3.125}        5.000           200.000         
  clkFB                          {0.000 5.000}        10.000          100.000         
  clkFB_1                        {0.000 5.000}        10.000          100.000         
  clkFB_2                        {0.000 5.000}        10.000          100.000         
  clkFB_3                        {0.000 5.000}        10.000          100.000         
  clkPS_int_1                    {0.000 5.000}        10.000          100.000         
    ENC_p                        {5.000 10.000}       10.000          100.000         
  clk_div_int                    {1.250 6.250}        10.000          100.000         
  clk_div_int_1                  {1.250 6.250}        10.000          100.000         
  clk_int                        {0.000 0.625}        1.250           800.000         
  clk_int_1                      {0.000 0.625}        1.250           800.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                    0.406        0.000                      0                 2188        0.099        0.000                      0                 2188        3.000        0.000                       0                  1239  
  ADC2/LTC2195_SPI_inst/spi_clk        6.638        0.000                      0                   69        0.141        0.000                      0                   69        4.220        0.000                       0                    40  
  ADC2/spi_data[7]                                                                                                                                                                 4.600        0.000                       0                     4  
  ADC2/spi_data[8]                                                                                                                                                                 4.600        0.000                       0                     6  
  ADC2/spi_data[9]                                                                                                                                                                 4.600        0.000                       0                     4  
  ADC2/spi_trigger_reg_n_0                                                                                                                                                         4.600        0.000                       0                    27  
  MMCME2_BASE_inst_n_2                 0.305        0.000                      0                   32        0.685        0.000                      0                   32        2.150        0.000                       0                    51  
  MMCME2_BASE_inst_n_2_1               0.203        0.000                      0                   32        0.319        0.000                      0                   32        2.150        0.000                       0                    51  
  clkDLYi                                                                                                                                                                          3.400        0.000                       0                     3  
  clkFB                                                                                                                                                                            8.751        0.000                       0                     2  
  clkFB_1                                                                                                                                                                          8.751        0.000                       0                     2  
  clkFB_2                                                                                                                                                                          8.751        0.000                       0                     2  
  clkFB_3                                                                                                                                                                          8.751        0.000                       0                     2  
  clkPS_int_1                                                                                                                                                                      8.400        0.000                       0                     3  
  clk_div_int                          7.598        0.000                      0                   21        0.154        0.000                      0                   21        4.600        0.000                       0                    19  
  clk_div_int_1                        8.183        0.000                      0                   21        0.154        0.000                      0                   21        4.600        0.000                       0                    19  
  clk_int                                                                                                                                                                         -0.350       -0.350                       1                    12  
  clk_int_1                                                                                                                                                                       -0.350       -0.350                       1                    12  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
ADC2/LTC2195_SPI_inst/spi_clk  clk                                  7.265        0.000                      0                    8        0.556        0.000                      0                    8  
ADC2/spi_data[7]               clk                                  3.787        0.000                      0                    1        0.186        0.000                      0                    1  
ADC2/spi_data[8]               clk                                  3.518        0.000                      0                    1        0.301        0.000                      0                    1  
ADC2/spi_data[9]               clk                                  3.400        0.000                      0                    1        0.368        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0       clk                                  3.728        0.000                      0                    1        0.281        0.000                      0                    1  
clk_div_int                    clk                                  0.374        0.000                      0                  100        2.655        0.000                      0                  100  
clk_div_int_1                  clk                                  1.177        0.000                      0                  100        2.391        0.000                      0                  100  
clk                            ADC2/LTC2195_SPI_inst/spi_clk        6.001        0.000                      0                    3        1.343        0.000                      0                    3  
ADC2/spi_data[7]               ADC2/LTC2195_SPI_inst/spi_clk        7.731        0.000                      0                    2        0.423        0.000                      0                    2  
ADC2/spi_data[8]               ADC2/LTC2195_SPI_inst/spi_clk        7.711        0.000                      0                    3        0.412        0.000                      0                    3  
ADC2/spi_data[9]               ADC2/LTC2195_SPI_inst/spi_clk        7.456        0.000                      0                    1        0.511        0.000                      0                    1  
ADC2/spi_trigger_reg_n_0       ADC2/LTC2195_SPI_inst/spi_clk        2.246        0.000                      0                   44        0.364        0.000                      0                   44  
clk                            MMCME2_BASE_inst_n_2                 0.230        0.000                      0                   32       -0.099       -0.354                      7                   32  
clk                            MMCME2_BASE_inst_n_2_1               0.218        0.000                      0                   32       -0.108       -0.224                      3                   32  
clk                            clk_div_int                         -0.198       -0.391                      2                   14        4.837        0.000                      0                   14  
clk                            clk_div_int_1                       -0.280       -1.422                     12                   14        5.733        0.000                      0                   14  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                     From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     ----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**              ADC2/spi_data[7]               ADC2/LTC2195_SPI_inst/spi_clk        3.334        0.000                      0                    2        0.358        0.000                      0                    2  
**async_default**              ADC2/spi_data[8]               ADC2/LTC2195_SPI_inst/spi_clk        3.077        0.000                      0                    4        0.368        0.000                      0                    4  
**async_default**              ADC2/spi_data[9]               ADC2/LTC2195_SPI_inst/spi_clk        3.344        0.000                      0                    2        0.483        0.000                      0                    2  
**async_default**              ADC2/spi_trigger_reg_n_0       ADC2/LTC2195_SPI_inst/spi_clk        2.434        0.000                      0                   20        4.961        0.000                      0                   20  
**async_default**              clk                            ADC2/LTC2195_SPI_inst/spi_clk        6.120        0.000                      0                   33        0.749        0.000                      0                   33  
**async_default**              ADC2/spi_data[7]               ADC2/spi_data[7]                     3.774        0.000                      0                    1        5.294        0.000                      0                    1  
**async_default**              ADC2/spi_trigger_reg_n_0       ADC2/spi_data[7]                     8.194        0.000                      0                    1        0.330        0.000                      0                    1  
**async_default**              clk                            ADC2/spi_data[7]                     1.631        0.000                      0                    1        6.082        0.000                      0                    1  
**async_default**              ADC2/spi_data[8]               ADC2/spi_data[8]                     3.752        0.000                      0                    1        5.325        0.000                      0                    1  
**async_default**              ADC2/spi_trigger_reg_n_0       ADC2/spi_data[8]                     8.175        0.000                      0                    1        0.367        0.000                      0                    1  
**async_default**              clk                            ADC2/spi_data[8]                     2.053        0.000                      0                    1        5.915        0.000                      0                    1  
**async_default**              ADC2/spi_data[9]               ADC2/spi_data[9]                     2.889        0.000                      0                    1        5.666        0.000                      0                    1  
**async_default**              ADC2/spi_trigger_reg_n_0       ADC2/spi_data[9]                     7.863        0.000                      0                    1        0.447        0.000                      0                    1  
**async_default**              clk                            ADC2/spi_data[9]                     1.545        0.000                      0                    1        6.092        0.000                      0                    1  
**async_default**              ADC2/spi_data[7]               ADC2/spi_trigger_reg_n_0             4.077        0.000                      0                    1        4.712        0.000                      0                    1  
**async_default**              ADC2/spi_data[8]               ADC2/spi_trigger_reg_n_0             3.914        0.000                      0                    1        4.821        0.000                      0                    1  
**async_default**              ADC2/spi_data[9]               ADC2/spi_trigger_reg_n_0             2.775        0.000                      0                    1        5.359        0.000                      0                    1  
**async_default**              ADC2/spi_trigger_reg_n_0       ADC2/spi_trigger_reg_n_0             8.072        0.000                      0                    3        0.196        0.000                      0                    3  
**async_default**              clk                            ADC2/spi_trigger_reg_n_0             1.593        0.000                      0                    4        5.587        0.000                      0                    4  
**async_default**              clk                            clk                                  5.684        0.000                      0                  130        0.458        0.000                      0                  130  
**async_default**              clk                            clkPS_int_1                          2.585        0.000                      0                    1        0.454        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.406ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[17]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.121ns  (logic 6.658ns (72.992%)  route 2.463ns (27.008%))
  Logic Levels:           16  (CARRY4=12 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.696 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.696    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.754 r  PID1/PD/yNew1__0_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.754    PID1/PD/yNew1__0_i_2_n_0
    SLICE_X19Y80         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.893 r  PID1/PD/yNew1__0_i_1/O[0]
                         net (fo=2, routed)           0.743    13.636    PID1/PD/B[17]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[17])
                                                     -0.483    14.042    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -13.636    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.412ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.115ns  (logic 6.607ns (72.484%)  route 2.508ns (27.516%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.696 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.696    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    12.842 r  PID1/PD/yNew1__0_i_2/O[0]
                         net (fo=3, routed)           0.787    13.630    PID1/PD/yNew0[14]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.483    14.042    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -13.630    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.098ns  (logic 6.623ns (72.793%)  route 2.475ns (27.207%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.858 r  PID1/PD/yNew1__0_i_3/O[1]
                         net (fo=3, routed)           0.755    13.613    PID1/PD/yNew0[11]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.480    14.045    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.613    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[15]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.073ns  (logic 6.597ns (72.714%)  route 2.476ns (27.286%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.696 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.696    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    12.832 r  PID1/PD/yNew1__0_i_2/O[2]
                         net (fo=2, routed)           0.755    13.587    PID1/PD/B[15]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[15])
                                                     -0.480    14.045    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.059ns  (logic 6.640ns (73.298%)  route 2.419ns (26.702%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.696 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.696    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.875 r  PID1/PD/yNew1__0_i_2/O[3]
                         net (fo=2, routed)           0.698    13.573    PID1/PD/B[16]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.470    14.055    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.055    
                         arrival time                         -13.573    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.494ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.036ns  (logic 6.681ns (73.935%)  route 2.355ns (26.065%))
  Logic Levels:           15  (CARRY4=11 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.696 r  PID1/PD/yNew1__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    12.696    PID1/PD/yNew1__0_i_3_n_0
    SLICE_X19Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.916 r  PID1/PD/yNew1__0_i_2/O[1]
                         net (fo=3, routed)           0.634    13.551    PID1/PD/yNew0[15]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.480    14.045    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.551    
  -------------------------------------------------------------------
                         slack                                  0.494    

Slack (MET) :             0.500ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 6.565ns (72.700%)  route 2.465ns (27.300%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.220    12.800 r  PID1/PD/yNew1__0_i_4/O[1]
                         net (fo=3, routed)           0.744    13.545    PID1/PD/yNew0[7]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.480    14.045    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.545    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.501ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.029ns  (logic 6.547ns (72.512%)  route 2.482ns (27.488%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144    12.782 r  PID1/PD/yNew1__0_i_3/O[2]
                         net (fo=3, routed)           0.761    13.543    PID1/PD/yNew0[12]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.480    14.045    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.543    
  -------------------------------------------------------------------
                         slack                                  0.501    

Slack (MET) :             0.519ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.008ns  (logic 6.549ns (72.698%)  route 2.459ns (27.302%))
  Logic Levels:           14  (CARRY4=10 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.638 r  PID1/PD/yNew1__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    12.638    PID1/PD/yNew1__0_i_4_n_0
    SLICE_X19Y78         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.146    12.784 r  PID1/PD/yNew1__0_i_3/O[0]
                         net (fo=3, routed)           0.739    13.523    PID1/PD/yNew0[10]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.483    14.042    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.042    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  0.519    

Slack (MET) :             0.541ns  (required time - arrival time)
  Source:                 a1_1_PD_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID1/PD/yNew1__2/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        8.989ns  (logic 6.489ns (72.189%)  route 2.500ns (27.811%))
  Logic Levels:           13  (CARRY4=9 DSP48E1=2 LUT2=2)
  Clock Path Skew:        0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    4.515ns
    Clock Pessimism Removal (CPR):    0.294ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.637     4.515    clk_in
    SLICE_X20Y68         FDRE                                         r  a1_1_PD_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y68         FDRE (Prop_fdre_C_Q)         0.282     4.797 r  a1_1_PD_reg[15]/Q
                         net (fo=1, routed)           0.392     5.189    PID1/PD/Q[15]
    DSP48_X1Y26          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      3.521     8.710 r  PID1/PD/yNew1__1/PCOUT[47]
                         net (fo=1, routed)           0.000     8.710    PID1/PD/yNew1__1_n_106
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[6])
                                                      1.286     9.996 r  PID1/PD/yNew1__2/P[6]
                         net (fo=2, routed)           0.882    10.878    PID1/PD/p_1_in[23]
    SLICE_X20Y70         LUT2 (Prop_lut2_I0_O)        0.053    10.931 r  PID1/PD/yNew1_i_64/O
                         net (fo=1, routed)           0.000    10.931    PID1/PD/yNew1_i_64_n_0
    SLICE_X20Y70         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.216    11.147 r  PID1/PD/yNew1_i_49/CO[3]
                         net (fo=1, routed)           0.000    11.147    PID1/PD/yNew1_i_49_n_0
    SLICE_X20Y71         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.207 r  PID1/PD/yNew1_i_27/CO[3]
                         net (fo=1, routed)           0.000    11.207    PID1/PD/yNew1_i_27_n_0
    SLICE_X20Y72         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.267 r  PID1/PD/yNew1_i_21/CO[3]
                         net (fo=1, routed)           0.000    11.267    PID1/PD/yNew1_i_21_n_0
    SLICE_X20Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.060    11.327 r  PID1/PD/yNew1_i_16/CO[3]
                         net (fo=1, routed)           0.000    11.327    PID1/PD/yNew1_i_16_n_0
    SLICE_X20Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.212    11.539 r  PID1/PD/yNew1_i_11/O[1]
                         net (fo=2, routed)           0.439    11.977    PID1/PD/yNew1__3[37]
    SLICE_X19Y74         LUT2 (Prop_lut2_I0_O)        0.155    12.132 r  PID1/PD/yNew1_i_14/O
                         net (fo=1, routed)           0.000    12.132    PID1/PD/yNew1_i_14_n_0
    SLICE_X19Y74         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.324    12.456 r  PID1/PD/yNew1_i_2/CO[3]
                         net (fo=1, routed)           0.008    12.464    PID1/PD/yNew1_i_2_n_0
    SLICE_X19Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.522 r  PID1/PD/yNew1_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.522    PID1/PD/yNew1_i_1_n_0
    SLICE_X19Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    12.580 r  PID1/PD/yNew1__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.580    PID1/PD/yNew1__0_i_5_n_0
    SLICE_X19Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.144    12.724 r  PID1/PD/yNew1__0_i_4/O[2]
                         net (fo=3, routed)           0.779    13.503    PID1/PD/yNew0[8]
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.266    PID1/PD/clk_in
    DSP48_X1Y27          DSP48E1                                      r  PID1/PD/yNew1__2/CLK
                         clock pessimism              0.294    14.560    
                         clock uncertainty           -0.035    14.525    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.480    14.045    PID1/PD/yNew1__2
  -------------------------------------------------------------------
                         required time                         14.045    
                         arrival time                         -13.503    
  -------------------------------------------------------------------
                         slack                                  0.541    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.229ns (74.000%)  route 0.080ns (26.000%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[27]/Q
                         net (fo=7, routed)           0.080     1.946    relockSweep1/next_val_f[27]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.034 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.035    relockSweep1/next_val_f0_inferred__0/i__carry__5_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.076 r  relockSweep1/next_val_f0_inferred__0/i__carry__6/O[0]
                         net (fo=1, routed)           0.000     2.076    relockSweep1/next_val_f0_in[28]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[28]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.076    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.240ns (74.893%)  route 0.080ns (25.107%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[27]/Q
                         net (fo=7, routed)           0.080     1.946    relockSweep1/next_val_f[27]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.034 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.035    relockSweep1/next_val_f0_inferred__0/i__carry__5_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.052     2.087 r  relockSweep1/next_val_f0_inferred__0/i__carry__6/O[2]
                         net (fo=1, routed)           0.000     2.087    relockSweep1/next_val_f0_in[30]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[30]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.087    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.248ns (75.504%)  route 0.080ns (24.496%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[27]/Q
                         net (fo=7, routed)           0.080     1.946    relockSweep1/next_val_f[27]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.034 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.035    relockSweep1/next_val_f0_inferred__0/i__carry__5_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.060     2.095 r  relockSweep1/next_val_f0_inferred__0/i__carry__6/O[1]
                         net (fo=1, routed)           0.000     2.095    relockSweep1/next_val_f0_in[29]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[29]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.095    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.253ns (75.871%)  route 0.080ns (24.129%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[27]/Q
                         net (fo=7, routed)           0.080     1.946    relockSweep1/next_val_f[27]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.034 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.035    relockSweep1/next_val_f0_inferred__0/i__carry__5_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.065     2.100 r  relockSweep1/next_val_f0_inferred__0/i__carry__6/O[3]
                         net (fo=1, routed)           0.000     2.100    relockSweep1/next_val_f0_in[31]
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y100         FDRE                                         r  relockSweep1/next_val_f_reg[31]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y100         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.100    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 relockSweep1/next_val_f_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/next_val_f_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.254ns (75.943%)  route 0.080ns (24.056%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.061ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.155ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X4Y99          FDRE                                         r  relockSweep1/next_val_f_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y99          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/next_val_f_reg[27]/Q
                         net (fo=7, routed)           0.080     1.946    relockSweep1/next_val_f[27]
    SLICE_X4Y99          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.088     2.034 r  relockSweep1/next_val_f0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.001     2.035    relockSweep1/next_val_f0_inferred__0/i__carry__5_n_0
    SLICE_X4Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.025     2.060 r  relockSweep1/next_val_f0_inferred__0/i__carry__6/CO[3]
                         net (fo=1, routed)           0.000     2.060    relockSweep1/next_val_f0_inferred__0/i__carry__6_n_0
    SLICE_X4Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.101 r  relockSweep1/next_val_f0_inferred__0/i__carry__7/O[0]
                         net (fo=1, routed)           0.000     2.101    relockSweep1/next_val_f0_in[32]
    SLICE_X4Y101         FDRE                                         r  relockSweep1/next_val_f_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.812     2.061    relockSweep1/clk_in
    SLICE_X4Y101         FDRE                                         r  relockSweep1/next_val_f_reg[32]/C
                         clock pessimism             -0.155     1.905    
    SLICE_X4Y101         FDRE (Hold_fdre_C_D)         0.071     1.976    relockSweep1/next_val_f_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.976    
                         arrival time                           2.101    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.295%)  route 0.107ns (51.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X5Y97          FDRE                                         r  relockSweep1/current_val_f_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y97          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/current_val_f_reg[18]/Q
                         net (fo=1, routed)           0.107     1.973    relockSweep1/p_0_in[2]
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.886     2.135    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[2]/C
                         clock pessimism             -0.335     1.799    
    SLICE_X1Y97          FDRE (Hold_fdre_C_D)         0.041     1.840    relockSweep1/signal_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 ADC1/FSM_onehot_state_f_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.204ns  (logic 0.128ns (62.720%)  route 0.076ns (37.280%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.131ns
    Source Clock Delay      (SCD):    1.763ns
    Clock Pessimism Removal (CPR):    0.356ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.662     1.763    ADC1/clk_in
    SLICE_X4Y60          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y60          FDCE (Prop_fdce_C_Q)         0.100     1.863 r  ADC1/FSM_onehot_state_f_reg[12]/Q
                         net (fo=4, routed)           0.076     1.939    ADC1/FSM_onehot_state_f_reg_n_0_[12]
    SLICE_X5Y60          LUT6 (Prop_lut6_I2_O)        0.028     1.967 r  ADC1/spi_trigger_i_1/O
                         net (fo=1, routed)           0.000     1.967    ADC1/spi_trigger_i_1_n_0
    SLICE_X5Y60          FDCE                                         r  ADC1/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.882     2.131    ADC1/clk_in
    SLICE_X5Y60          FDCE                                         r  ADC1/spi_trigger_reg/C
                         clock pessimism             -0.356     1.774    
    SLICE_X5Y60          FDCE (Hold_fdce_C_D)         0.060     1.834    ADC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.834    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.299%)  route 0.107ns (51.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.713ns
    Clock Pessimism Removal (CPR):    0.315ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.612     1.713    relockSweep1/clk_in
    SLICE_X5Y101         FDRE                                         r  relockSweep1/current_val_f_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y101         FDRE (Prop_fdre_C_Q)         0.100     1.813 r  relockSweep1/current_val_f_reg[29]/Q
                         net (fo=1, routed)           0.107     1.920    relockSweep1/p_0_in[13]
    SLICE_X3Y101         FDRE                                         r  relockSweep1/signal_out_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.814     2.063    relockSweep1/clk_in
    SLICE_X3Y101         FDRE                                         r  relockSweep1/signal_out_reg[13]/C
                         clock pessimism             -0.315     1.747    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.038     1.785    relockSweep1/signal_out_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.785    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 PID2/PI/b1x0_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PID2/PI/b0x1_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.271ns (77.656%)  route 0.078ns (22.344%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.103ns
    Source Clock Delay      (SCD):    1.787ns
    Clock Pessimism Removal (CPR):    0.175ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.686     1.787    PID2/PI/clk_in
    SLICE_X16Y49         FDRE                                         r  PID2/PI/b1x0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y49         FDRE (Prop_fdre_C_Q)         0.118     1.905 r  PID2/PI/b1x0_reg[19]/Q
                         net (fo=1, routed)           0.077     1.983    PID2/PI/b1x0_reg_n_0_[19]
    SLICE_X17Y49         LUT2 (Prop_lut2_I1_O)        0.028     2.011 r  PID2/PI/b0x10_carry__3_i_1__2/O
                         net (fo=1, routed)           0.000     2.011    PID2/PI/b0x10_carry__3_i_1__2_n_0
    SLICE_X17Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.084     2.095 r  PID2/PI/b0x10_carry__3/CO[3]
                         net (fo=1, routed)           0.001     2.095    PID2/PI/b0x10_carry__3_n_0
    SLICE_X17Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.041     2.136 r  PID2/PI/b0x10_carry__4/O[0]
                         net (fo=1, routed)           0.000     2.136    PID2/PI/b0x10_carry__4_n_7
    SLICE_X17Y50         FDRE                                         r  PID2/PI/b0x1_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.854     2.103    PID2/PI/clk_in
    SLICE_X17Y50         FDRE                                         r  PID2/PI/b0x1_reg[20]/C
                         clock pessimism             -0.175     1.927    
    SLICE_X17Y50         FDRE (Hold_fdre_C_D)         0.071     1.998    PID2/PI/b0x1_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.998    
                         arrival time                           2.136    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 relockSweep1/current_val_f_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            relockSweep1/signal_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.199ns  (logic 0.100ns (50.305%)  route 0.099ns (49.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.134ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.665     1.766    relockSweep1/clk_in
    SLICE_X7Y98          FDRE                                         r  relockSweep1/current_val_f_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y98          FDRE (Prop_fdre_C_Q)         0.100     1.866 r  relockSweep1/current_val_f_reg[22]/Q
                         net (fo=1, routed)           0.099     1.965    relockSweep1/p_0_in[6]
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.885     2.134    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
                         clock pessimism             -0.353     1.780    
    SLICE_X5Y98          FDRE (Hold_fdre_C_D)         0.044     1.824    relockSweep1/signal_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.824    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.141    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            1.600         10.000      8.400      BUFGCTRL_X0Y8    BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X6Y59      ADC1/FSM_onehot_state_f_reg[2]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X2Y61      ADC1/FSM_onehot_state_f_reg[5]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y61      ADC1/FSM_onehot_state_f_reg[8]/C
Min Period        n/a     FDCE/C             n/a            0.750         10.000      9.250      SLICE_X4Y65      ADC1/LTC2195_SPI_inst/clk_counter_reg[3]/C
Min Period        n/a     FDRE/C             n/a            0.750         10.000      9.250      SLICE_X12Y65     PID1/PD/b1x0_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X12Y65     PID1/PD/b1x0_reg[0]/C
Low Pulse Width   Fast    FDRE/C             n/a            0.400         5.000       4.600      SLICE_X11Y83     b0_1_PI_reg[9]/C
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out0_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.350         5.000       4.650      SLICE_X0Y88      ADC1/FR_out0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.638ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.220ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.638ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.979ns  (logic 0.424ns (14.233%)  route 2.555ns (85.767%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.688     7.451    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X0Y66          LUT5 (Prop_lut5_I3_O)        0.053     7.504 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.867     8.372    ADC2/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    14.845    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.363    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.163    15.010    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -8.372    
  -------------------------------------------------------------------
                         slack                                  6.638    

Slack (MET) :             6.749ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.868ns  (logic 0.424ns (14.783%)  route 2.444ns (85.217%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.184ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.542     7.305    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y66          LUT5 (Prop_lut5_I4_O)        0.053     7.358 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.902     8.261    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    14.845    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.363    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X1Y65          FDRE (Setup_fdre_C_CE)      -0.163    15.010    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                          -8.261    
  -------------------------------------------------------------------
                         slack                                  6.749    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        3.022ns  (logic 0.605ns (20.018%)  route 2.417ns (79.982%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    5.388ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.563     5.388    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y67          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y67          FDPE (Prop_fdpe_C_Q)         0.371     5.759 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/Q
                         net (fo=5, routed)           0.710     6.469    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P_n_0
    SLICE_X0Y67          LUT3 (Prop_lut3_I0_O)        0.064     6.533 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_3__1/O
                         net (fo=5, routed)           0.733     7.267    ADC2/LTC2195_SPI_inst/state[0]
    SLICE_X0Y66          LUT5 (Prop_lut5_I4_O)        0.170     7.437 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.974     8.411    ADC2/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.579    15.041    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.363    15.405    
                         clock uncertainty           -0.035    15.369    
    SLICE_X0Y66          FDRE (Setup_fdre_C_CE)      -0.163    15.206    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         15.206    
                         arrival time                          -8.411    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.866ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.771ns  (logic 0.424ns (15.299%)  route 2.347ns (84.701%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.103     8.164    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X3Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.363    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X3Y66          FDCE (Setup_fdce_C_CE)      -0.163    15.030    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                          -8.164    
  -------------------------------------------------------------------
                         slack                                  6.866    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.424ns (15.970%)  route 2.231ns (84.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986     8.048    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.363    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    15.028    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.424ns (15.970%)  route 2.231ns (84.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986     8.048    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.363    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    15.028    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.424ns (15.970%)  route 2.231ns (84.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986     8.048    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.363    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    15.028    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.655ns  (logic 0.424ns (15.970%)  route 2.231ns (84.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986     8.048    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.363    15.227    
                         clock uncertainty           -0.035    15.191    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    15.028    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         15.028    
                         arrival time                          -8.048    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.424ns (16.135%)  route 2.204ns (83.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.959     8.020    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.363    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.138    15.055    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.035    

Slack (MET) :             7.035ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 0.424ns (16.135%)  route 2.204ns (83.865%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.363ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          1.245     7.008    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X1Y67          LUT6 (Prop_lut6_I3_O)        0.053     7.061 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.959     8.020    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.363    15.229    
                         clock uncertainty           -0.035    15.193    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.138    15.055    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         15.055    
                         arrival time                          -8.020    
  -------------------------------------------------------------------
                         slack                                  7.035    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.388%)  route 0.175ns (51.612%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.303     2.155    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDPE (Prop_fdpe_C_Q)         0.136     2.291 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=2, routed)           0.175     2.466    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X4Y69          LUT5 (Prop_lut5_I0_O)        0.028     2.494 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     2.494    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.387     2.248    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.105     2.353    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.494    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/D
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.165ns (46.547%)  route 0.189ns (53.453%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.089ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/Q
                         net (fo=1, routed)           0.189     2.469    ADC2/LTC2195_SPI_inst/data_out_reg_n_0_[15]
    SLICE_X0Y66          LUT3 (Prop_lut3_I0_O)        0.029     2.498 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_2__0/O
                         net (fo=1, routed)           0.000     2.498    ADC2/LTC2195_SPI_inst/spi_sdo_out_i_2__0_n_0
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.380     2.620    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.387     2.232    
    SLICE_X0Y66          FDRE (Hold_fdre_C_D)         0.115     2.347    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -2.347    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.164ns (40.578%)  route 0.240ns (59.422%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.093ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.155ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.303     2.155    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y70          FDPE (Prop_fdpe_C_Q)         0.136     2.291 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/Q
                         net (fo=2, routed)           0.240     2.531    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.559 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     2.559    ADC2/LTC2195_SPI_inst/p_3_in[9]
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.387     2.248    
    SLICE_X5Y69          FDPE (Hold_fdpe_C_D)         0.105     2.353    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.353    
                         arrival time                           2.559    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.164ns (44.572%)  route 0.204ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.044ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.292     2.144    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y67          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.136     2.280 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=5, routed)           0.204     2.484    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X1Y68          LUT6 (Prop_lut6_I2_O)        0.028     2.512 r  ADC2/LTC2195_SPI_inst/ready_out_i_1__0/O
                         net (fo=1, routed)           0.000     2.512    ADC2/LTC2195_SPI_inst/ready_out_i_1__0_n_0
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.336     2.576    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism             -0.387     2.188    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.105     2.293    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         -2.293    
                         arrival time                           2.512    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.324ns  (logic 0.164ns (50.550%)  route 0.160ns (49.450%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    2.144ns
    Clock Pessimism Removal (CPR):    0.431ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.292     2.144    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y67          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y67          FDCE (Prop_fdce_C_Q)         0.136     2.280 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/Q
                         net (fo=5, routed)           0.160     2.440    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C_n_0
    SLICE_X0Y67          LUT5 (Prop_lut5_I2_O)        0.028     2.468 r  ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0/O
                         net (fo=2, routed)           0.000     2.468    ADC2/LTC2195_SPI_inst/state_f[0]_C_i_1__0_n_0
    SLICE_X0Y67          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.336     2.575    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y67          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.431     2.144    
    SLICE_X0Y67          FDCE (Hold_fdce_C_D)         0.105     2.249    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.468    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.164ns (46.298%)  route 0.190ns (53.702%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/Q
                         net (fo=23, routed)          0.190     2.470    ADC2/LTC2195_SPI_inst/state[2]
    SLICE_X2Y66          LUT2 (Prop_lut2_I1_O)        0.028     2.498 r  ADC2/LTC2195_SPI_inst/counter_f[4]_i_1__4/O
                         net (fo=1, routed)           0.000     2.498    ADC2/LTC2195_SPI_inst/counter_f[4]_i_1__4_n_0
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.387     2.133    
    SLICE_X2Y66          FDCE (Hold_fdce_C_D)         0.132     2.265    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.265    
                         arrival time                           2.498    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.182ns (44.735%)  route 0.225ns (55.265%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.387ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.290     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y69          FDPE (Prop_fdpe_C_Q)         0.154     2.297 r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/Q
                         net (fo=1, routed)           0.225     2.521    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P_n_0
    SLICE_X1Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.549 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     2.549    ADC2/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.387     2.204    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.105     2.309    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.309    
                         arrival time                           2.549    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.164ns (43.644%)  route 0.212ns (56.356%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.212     2.491    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I5_O)        0.028     2.519 r  ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.519    ADC2/LTC2195_SPI_inst/state_f[1]_i_1__0_n_0
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.336     2.576    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism             -0.432     2.143    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.105     2.248    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.248    
                         arrival time                           2.519    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.164ns (43.101%)  route 0.216ns (56.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.576ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.432ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/Q
                         net (fo=11, routed)          0.216     2.496    ADC2/LTC2195_SPI_inst/state[1]
    SLICE_X1Y68          LUT6 (Prop_lut6_I0_O)        0.028     2.524 r  ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.524    ADC2/LTC2195_SPI_inst/state_f[2]_i_1__0_n_0
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.336     2.576    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism             -0.432     2.143    
    SLICE_X1Y68          FDCE (Hold_fdce_C_D)         0.106     2.249    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.249    
                         arrival time                           2.524    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.191ns (49.540%)  route 0.195ns (50.460%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.162ns
    Clock Pessimism Removal (CPR):    0.429ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.310     2.162    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y69          FDCE (Prop_fdce_C_Q)         0.127     2.289 r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/Q
                         net (fo=2, routed)           0.195     2.484    ADC2/LTC2195_SPI_inst/data_out_reg_c_2_n_0
    SLICE_X1Y69          LUT2 (Prop_lut2_I1_O)        0.064     2.548 r  ADC2/LTC2195_SPI_inst/data_out_reg_gate__0/O
                         net (fo=1, routed)           0.000     2.548    ADC2/LTC2195_SPI_inst/data_out_reg_gate__0_n_0
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.429     2.162    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.105     2.267    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.267    
                         arrival time                           2.548    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/LTC2195_SPI_inst/spi_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/LTC2195_SPI_inst/spi_clk_reg/Q }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X2Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X4Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
Min Period        n/a     FDRE/C      n/a            0.750         10.000      9.250      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X1Y69  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
Min Period        n/a     FDCE/C      n/a            0.750         10.000      9.250      SLICE_X1Y69  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
Min Period        n/a     FDCE/C      n/a            0.700         10.000      9.300      SLICE_X3Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X2Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
Low Pulse Width   Slow    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X4Y66  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
Low Pulse Width   Fast    FDCE/C      n/a            0.400         5.000       4.600      SLICE_X1Y69  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.780         5.000       4.220      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
High Pulse Width  Slow    FDRE/C      n/a            0.350         5.000       4.650      SLICE_X2Y67  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X2Y69  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
High Pulse Width  Fast    FDCE/C      n/a            0.350         5.000       4.650      SLICE_X2Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
High Pulse Width  Fast    FDPE/C      n/a            0.350         5.000       4.650      SLICE_X3Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[7]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[7]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[8]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[8]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y69  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X4Y70  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y69  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y70  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X4Y70  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y70  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_data[9]
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_data_reg[9]/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
High Pulse Width  Slow    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X5Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X4Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X3Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ADC2/spi_trigger_reg_n_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/spi_trigger_reg/Q }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y66  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X1Y66  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
Low Pulse Width   Slow    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X3Y69  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
Low Pulse Width   Fast    LDCE/G    n/a            0.350         5.000       4.650      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
High Pulse Width  Fast    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X3Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X5Y70  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y69  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y69  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
High Pulse Width  Slow    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y71  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
High Pulse Width  Slow    FDPE/PRE  n/a            0.400         5.000       4.600      SLICE_X2Y69  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X1Y69  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
High Pulse Width  Fast    FDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X2Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
High Pulse Width  Fast    LDCE/CLR  n/a            0.400         5.000       4.600      SLICE_X6Y70  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.305ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.685ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.305ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.806ns  (logic 0.269ns (7.068%)  route 3.537ns (92.932%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y93          FDRE                                         r  DAC0/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[32]/Q
                         net (fo=1, routed)           3.537    11.799    DAC0/data_in[32]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D2)      -0.569    12.105    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -11.799    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.432ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.675ns  (logic 0.269ns (7.319%)  route 3.406ns (92.681%))
  Logic Levels:           0  
  Clock Path Skew:        -0.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.315ns = ( 12.315 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X1Y93          FDRE                                         r  DAC0/data_in_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[26]/Q
                         net (fo=1, routed)           3.406    11.669    DAC0/data_in[26]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.456    12.315    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism              0.426    12.742    
                         clock uncertainty           -0.072    12.670    
    OLOGIC_X0Y182        ODDR (Setup_oddr_C_D2)      -0.569    12.101    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.101    
                         arrival time                         -11.669    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.495ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.615ns  (logic 0.269ns (7.442%)  route 3.346ns (92.558%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y94          FDRE                                         r  DAC0/data_in_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[27]/Q
                         net (fo=1, routed)           3.346    11.608    DAC0/data_in[27]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D2)      -0.569    12.103    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.103    
                         arrival time                         -11.608    
  -------------------------------------------------------------------
                         slack                                  0.495    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.527ns  (logic 0.269ns (7.626%)  route 3.258ns (92.374%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.311ns = ( 12.311 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X1Y93          FDRE                                         r  DAC0/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[28]/Q
                         net (fo=1, routed)           3.258    11.521    DAC0/data_in[28]
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.452    12.311    DAC0/clkD
    OLOGIC_X0Y178        ODDR                                         r  DAC0/pins[10].ODDR_inst/C
                         clock pessimism              0.426    12.738    
                         clock uncertainty           -0.072    12.666    
    OLOGIC_X0Y178        ODDR (Setup_oddr_C_D2)      -0.569    12.097    DAC0/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.097    
                         arrival time                         -11.521    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.626ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[14].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.673ns  (logic 0.269ns (7.323%)  route 3.404ns (92.677%))
  Logic Levels:           0  
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.799ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.513     7.799    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.269     8.068 r  DAC0/data_in_reg[14]/Q
                         net (fo=1, routed)           3.404    11.472    DAC0/data_in[14]
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y188        ODDR                                         r  DAC0/pins[14].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y188        ODDR (Setup_oddr_C_D1)      -0.576    12.098    DAC0/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.472    
  -------------------------------------------------------------------
                         slack                                  0.626    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 0.269ns (8.226%)  route 3.001ns (91.773%))
  Logic Levels:           0  
  Clock Path Skew:        -0.256ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  DAC0/data_in_reg[11]/Q
                         net (fo=1, routed)           3.001    11.264    DAC0/data_in[11]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D1)      -0.576    12.091    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.091    
                         arrival time                         -11.264    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.869ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[11].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.236ns  (logic 0.269ns (8.314%)  route 2.967ns (91.686%))
  Logic Levels:           0  
  Clock Path Skew:        -0.255ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.312ns = ( 12.312 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X1Y93          FDRE                                         r  DAC0/data_in_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[29]/Q
                         net (fo=1, routed)           2.967    11.229    DAC0/data_in[29]
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.453    12.312    DAC0/clkD
    OLOGIC_X0Y180        ODDR                                         r  DAC0/pins[11].ODDR_inst/C
                         clock pessimism              0.426    12.739    
                         clock uncertainty           -0.072    12.667    
    OLOGIC_X0Y180        ODDR (Setup_oddr_C_D2)      -0.569    12.098    DAC0/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.098    
                         arrival time                         -11.229    
  -------------------------------------------------------------------
                         slack                                  0.869    

Slack (MET) :             0.882ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.219ns  (logic 0.269ns (8.355%)  route 2.950ns (91.645%))
  Logic Levels:           0  
  Clock Path Skew:        -0.258ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.309ns = ( 12.309 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y93          FDRE                                         r  DAC0/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[31]/Q
                         net (fo=1, routed)           2.950    11.213    DAC0/data_in[31]
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.450    12.309    DAC0/clkD
    OLOGIC_X0Y176        ODDR                                         r  DAC0/pins[13].ODDR_inst/C
                         clock pessimism              0.426    12.736    
                         clock uncertainty           -0.072    12.664    
    OLOGIC_X0Y176        ODDR (Setup_oddr_C_D2)      -0.569    12.095    DAC0/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.095    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.895ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.216ns  (logic 0.269ns (8.364%)  route 2.947ns (91.636%))
  Logic Levels:           0  
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.319ns = ( 12.319 - 5.000 ) 
    Source Clock Delay      (SCD):    7.994ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.708     7.994    DAC0/clkD
    SLICE_X0Y93          FDRE                                         r  DAC0/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y93          FDRE (Prop_fdre_C_Q)         0.269     8.263 r  DAC0/data_in_reg[33]/Q
                         net (fo=1, routed)           2.947    11.210    DAC0/data_in[33]
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.460    12.319    DAC0/clkD
    OLOGIC_X0Y190        ODDR                                         r  DAC0/pins[15].ODDR_inst/C
                         clock pessimism              0.426    12.746    
                         clock uncertainty           -0.072    12.674    
    OLOGIC_X0Y190        ODDR (Setup_oddr_C_D2)      -0.569    12.105    DAC0/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.105    
                         arrival time                         -11.210    
  -------------------------------------------------------------------
                         slack                                  0.895    

Slack (MET) :             0.954ns  (required time - arrival time)
  Source:                 DAC0/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        3.147ns  (logic 0.269ns (8.547%)  route 2.878ns (91.453%))
  Logic Levels:           0  
  Clock Path Skew:        -0.251ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.317ns = ( 12.317 - 5.000 ) 
    Source Clock Delay      (SCD):    7.995ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.269     8.264 r  DAC0/data_in_reg[9]/Q
                         net (fo=1, routed)           2.878    11.142    DAC0/data_in[9]
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.458    12.317    DAC0/clkD
    OLOGIC_X0Y184        ODDR                                         r  DAC0/pins[9].ODDR_inst/C
                         clock pessimism              0.426    12.744    
                         clock uncertainty           -0.072    12.672    
    OLOGIC_X0Y184        ODDR (Setup_oddr_C_D1)      -0.576    12.096    DAC0/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.096    
                         arrival time                         -11.142    
  -------------------------------------------------------------------
                         slack                                  0.954    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.100ns (13.097%)  route 0.664ns (86.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X0Y97          FDRE                                         r  DAC0/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y97          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[18]/Q
                         net (fo=1, routed)           0.664     3.762    DAC0/data_in[18]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D2)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.685ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.764ns  (logic 0.100ns (13.081%)  route 0.664ns (86.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X0Y94          FDRE                                         r  DAC0/data_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y94          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[19]/Q
                         net (fo=1, routed)           0.664     3.762    DAC0/data_in[19]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D2)       -0.087     3.076    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           3.762    
  -------------------------------------------------------------------
                         slack                                  0.685    

Slack (MET) :             0.772ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.852ns  (logic 0.100ns (11.733%)  route 0.752ns (88.267%))
  Logic Levels:           0  
  Clock Path Skew:        0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X0Y95          FDRE                                         r  DAC0/data_in_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y95          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[20]/Q
                         net (fo=1, routed)           0.752     3.850    DAC0/data_in[20]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D2)       -0.087     3.077    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.850    
  -------------------------------------------------------------------
                         slack                                  0.772    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.100ns (10.903%)  route 0.817ns (89.097%))
  Logic Levels:           0  
  Clock Path Skew:        0.157ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.579ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X0Y96          FDRE                                         r  DAC0/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[23]/Q
                         net (fo=1, routed)           0.817     3.914    DAC0/data_in[23]
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.822     3.579    DAC0/clkD
    OLOGIC_X0Y174        ODDR                                         r  DAC0/pins[5].ODDR_inst/C
                         clock pessimism             -0.424     3.154    
    OLOGIC_X0Y174        ODDR (Hold_oddr_C_D2)       -0.087     3.067    DAC0/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.914    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.858ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[0].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.937ns  (logic 0.100ns (10.667%)  route 0.837ns (89.333%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[0]/Q
                         net (fo=1, routed)           0.837     3.936    DAC0/data_in[0]
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y156        ODDR                                         r  DAC0/pins[0].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y156        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           3.936    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.021ns  (logic 0.100ns (9.797%)  route 0.921ns (90.203%))
  Logic Levels:           0  
  Clock Path Skew:        0.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.585ns
    Source Clock Delay      (SCD):    2.946ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.614     2.946    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y100         FDRE (Prop_fdre_C_Q)         0.100     3.046 r  DAC0/data_in_reg[12]/Q
                         net (fo=1, routed)           0.921     3.967    DAC0/data_in[12]
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.828     3.585    DAC0/clkD
    OLOGIC_X0Y186        ODDR                                         r  DAC0/pins[12].ODDR_inst/C
                         clock pessimism             -0.424     3.160    
    OLOGIC_X0Y186        ODDR (Hold_oddr_C_D1)       -0.087     3.073    DAC0/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.073    
                         arrival time                           3.967    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.923ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[7].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        0.995ns  (logic 0.100ns (10.052%)  route 0.895ns (89.948%))
  Logic Levels:           0  
  Clock Path Skew:        0.159ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.581ns
    Source Clock Delay      (SCD):    2.997ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.665     2.997    DAC0/clkD
    SLICE_X1Y93          FDRE                                         r  DAC0/data_in_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.100     3.097 r  DAC0/data_in_reg[25]/Q
                         net (fo=1, routed)           0.895     3.992    DAC0/data_in[25]
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.824     3.581    DAC0/clkD
    OLOGIC_X0Y170        ODDR                                         r  DAC0/pins[7].ODDR_inst/C
                         clock pessimism             -0.424     3.156    
    OLOGIC_X0Y170        ODDR (Hold_oddr_C_D2)       -0.087     3.069    DAC0/pins[7].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.069    
                         arrival time                           3.992    
  -------------------------------------------------------------------
                         slack                                  0.923    

Slack (MET) :             0.955ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.028ns  (logic 0.100ns (9.728%)  route 0.928ns (90.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.160ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.583ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[8]/Q
                         net (fo=1, routed)           0.928     4.026    DAC0/data_in[8]
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.826     3.583    DAC0/clkD
    OLOGIC_X0Y182        ODDR                                         r  DAC0/pins[8].ODDR_inst/C
                         clock pessimism             -0.424     3.158    
    OLOGIC_X0Y182        ODDR (Hold_oddr_C_D1)       -0.087     3.071    DAC0/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.071    
                         arrival time                           4.026    
  -------------------------------------------------------------------
                         slack                                  0.955    

Slack (MET) :             1.009ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.100ns (9.200%)  route 0.987ns (90.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.165ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.588ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[1]/Q
                         net (fo=1, routed)           0.987     4.085    DAC0/data_in[1]
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.831     3.588    DAC0/clkD
    OLOGIC_X0Y160        ODDR                                         r  DAC0/pins[1].ODDR_inst/C
                         clock pessimism             -0.424     3.163    
    OLOGIC_X0Y160        ODDR (Hold_oddr_C_D1)       -0.087     3.076    DAC0/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.076    
                         arrival time                           4.085    
  -------------------------------------------------------------------
                         slack                                  1.009    

Slack (MET) :             1.033ns  (arrival time - required time)
  Source:                 DAC0/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC0/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - MMCME2_BASE_inst_n_2 rise@0.000ns)
  Data Path Delay:        1.112ns  (logic 0.100ns (8.994%)  route 1.012ns (91.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.589ns
    Source Clock Delay      (SCD):    2.998ns
    Clock Pessimism Removal (CPR):    0.424ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.594     1.695    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.745 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.561     2.306    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     2.332 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.666     2.998    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y97          FDRE (Prop_fdre_C_Q)         0.100     3.098 r  DAC0/data_in_reg[2]/Q
                         net (fo=1, routed)           1.012     4.110    DAC0/data_in[2]
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.803     2.052    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.105 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.622     2.727    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     2.757 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          0.832     3.589    DAC0/clkD
    OLOGIC_X0Y158        ODDR                                         r  DAC0/pins[2].ODDR_inst/C
                         clock pessimism             -0.424     3.164    
    OLOGIC_X0Y158        ODDR (Hold_oddr_C_D1)       -0.087     3.077    DAC0/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.077    
                         arrival time                           4.110    
  -------------------------------------------------------------------
                         slack                                  1.033    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y0    DAC0/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y156    DAC0/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y178    DAC0/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y180    DAC0/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y186    DAC0/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y176    DAC0/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y188    DAC0/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y190    DAC0/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y164    DAC0/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y94      DAC0/data_in_reg[19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y95      DAC0/data_in_reg[20]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y95      DAC0/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y95      DAC0/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y96      DAC0/data_in_reg[23]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y94      DAC0/data_in_reg[24]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y93      DAC0/data_in_reg[25]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y93      DAC0/data_in_reg[26]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y94      DAC0/data_in_reg[27]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X1Y93      DAC0/data_in_reg[28]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y97      DAC0/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y99      DAC0/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y99      DAC0/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y100     DAC0/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y100     DAC0/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y100     DAC0/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y100     DAC0/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y97      DAC0/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y94      DAC0/data_in_reg[19]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X3Y97      DAC0/data_in_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  MMCME2_BASE_inst_n_2_1
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.203ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.150ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.203ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.026ns  (logic 0.269ns (6.682%)  route 3.757ns (93.318%))
  Logic Levels:           0  
  Clock Path Skew:        -0.124ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.547ns = ( 13.547 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[10]/Q
                         net (fo=1, routed)           3.757    13.157    DAC1/data_in[10]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.583    13.547    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism              0.460    14.008    
                         clock uncertainty           -0.072    13.936    
    OLOGIC_X0Y224        ODDR (Setup_oddr_C_D1)      -0.576    13.360    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.360    
                         arrival time                         -13.157    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.210ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[11].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.269ns (6.690%)  route 3.752ns (93.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.122ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.549ns = ( 13.549 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[11]/Q
                         net (fo=1, routed)           3.752    13.152    DAC1/data_in[11]
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.585    13.549    DAC1/clkD
    OLOGIC_X0Y222        ODDR                                         r  DAC1/pins[11].ODDR_inst/C
                         clock pessimism              0.460    14.010    
                         clock uncertainty           -0.072    13.938    
    OLOGIC_X0Y222        ODDR (Setup_oddr_C_D1)      -0.576    13.362    DAC1/pins[11].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.362    
                         arrival time                         -13.152    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.235ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[2].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        4.006ns  (logic 0.269ns (6.715%)  route 3.737ns (93.285%))
  Logic Levels:           0  
  Clock Path Skew:        -0.112ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[2]/Q
                         net (fo=1, routed)           3.737    13.138    DAC1/data_in[2]
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    OLOGIC_X0Y202        ODDR                                         r  DAC1/pins[2].ODDR_inst/C
                         clock pessimism              0.460    14.021    
                         clock uncertainty           -0.072    13.949    
    OLOGIC_X0Y202        ODDR (Setup_oddr_C_D1)      -0.576    13.373    DAC1/pins[2].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                         -13.138    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.406ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[8].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.828ns  (logic 0.269ns (7.027%)  route 3.559ns (92.973%))
  Logic Levels:           0  
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.553ns = ( 13.553 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[8]/Q
                         net (fo=1, routed)           3.559    12.960    DAC1/data_in[8]
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.589    13.553    DAC1/clkD
    OLOGIC_X0Y218        ODDR                                         r  DAC1/pins[8].ODDR_inst/C
                         clock pessimism              0.460    14.014    
                         clock uncertainty           -0.072    13.942    
    OLOGIC_X0Y218        ODDR (Setup_oddr_C_D1)      -0.576    13.366    DAC1/pins[8].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.366    
                         arrival time                         -12.960    
  -------------------------------------------------------------------
                         slack                                  0.406    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[9].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.792ns  (logic 0.269ns (7.094%)  route 3.523ns (92.906%))
  Logic Levels:           0  
  Clock Path Skew:        -0.116ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.555ns = ( 13.555 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y58          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[9]/Q
                         net (fo=1, routed)           3.523    12.923    DAC1/data_in[9]
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.591    13.555    DAC1/clkD
    OLOGIC_X0Y216        ODDR                                         r  DAC1/pins[9].ODDR_inst/C
                         clock pessimism              0.460    14.016    
                         clock uncertainty           -0.072    13.944    
    OLOGIC_X0Y216        ODDR (Setup_oddr_C_D1)      -0.576    13.368    DAC1/pins[9].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.368    
                         arrival time                         -12.923    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.684ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.548ns  (logic 0.269ns (7.582%)  route 3.279ns (92.418%))
  Logic Levels:           0  
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.550ns = ( 13.550 - 5.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     9.400 r  DAC1/data_in_reg[13]/Q
                         net (fo=1, routed)           3.279    12.679    DAC1/data_in[13]
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.586    13.550    DAC1/clkD
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism              0.460    14.011    
                         clock uncertainty           -0.072    13.939    
    OLOGIC_X0Y220        ODDR (Setup_oddr_C_D1)      -0.576    13.363    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -12.679    
  -------------------------------------------------------------------
                         slack                                  0.684    

Slack (MET) :             0.806ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.433ns  (logic 0.269ns (7.836%)  route 3.164ns (92.164%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.558ns = ( 13.558 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[5]/Q
                         net (fo=1, routed)           3.164    12.564    DAC1/data_in[5]
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.594    13.558    DAC1/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism              0.460    14.019    
                         clock uncertainty           -0.072    13.947    
    OLOGIC_X0Y206        ODDR (Setup_oddr_C_D1)      -0.576    13.371    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                         -12.564    
  -------------------------------------------------------------------
                         slack                                  0.806    

Slack (MET) :             0.826ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[12].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.412ns  (logic 0.269ns (7.884%)  route 3.143ns (92.116%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.556ns = ( 13.556 - 5.000 ) 
    Source Clock Delay      (SCD):    9.131ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.269     9.400 r  DAC1/data_in_reg[12]/Q
                         net (fo=1, routed)           3.143    12.543    DAC1/data_in[12]
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.592    13.556    DAC1/clkD
    OLOGIC_X0Y236        ODDR                                         r  DAC1/pins[12].ODDR_inst/C
                         clock pessimism              0.460    14.017    
                         clock uncertainty           -0.072    13.945    
    OLOGIC_X0Y236        ODDR (Setup_oddr_C_D1)      -0.576    13.369    DAC1/pins[12].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.369    
                         arrival time                         -12.543    
  -------------------------------------------------------------------
                         slack                                  0.826    

Slack (MET) :             0.840ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[1].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.266ns  (logic 0.269ns (8.237%)  route 2.997ns (91.763%))
  Logic Levels:           0  
  Clock Path Skew:        -0.246ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.426ns = ( 13.426 - 5.000 ) 
    Source Clock Delay      (SCD):    9.133ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.708     9.133    DAC1/clkD
    SLICE_X4Y56          FDRE                                         r  DAC1/data_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDRE (Prop_fdre_C_Q)         0.269     9.402 r  DAC1/data_in_reg[1]/Q
                         net (fo=1, routed)           2.997    12.398    DAC1/data_in[1]
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.462    13.426    DAC1/clkD
    OLOGIC_X0Y196        ODDR                                         r  DAC1/pins[1].ODDR_inst/C
                         clock pessimism              0.460    13.887    
                         clock uncertainty           -0.072    13.815    
    OLOGIC_X0Y196        ODDR (Setup_oddr_C_D1)      -0.576    13.239    DAC1/pins[1].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.239    
                         arrival time                         -12.398    
  -------------------------------------------------------------------
                         slack                                  0.840    

Slack (MET) :             1.066ns  (required time - arrival time)
  Source:                 DAC1/data_in_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        3.172ns  (logic 0.269ns (8.479%)  route 2.903ns (91.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.114ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.557ns = ( 13.557 - 5.000 ) 
    Source Clock Delay      (SCD):    9.132ns
    Clock Pessimism Removal (CPR):    0.460ns
  Clock Uncertainty:      0.072ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y57          FDRE (Prop_fdre_C_Q)         0.269     9.401 r  DAC1/data_in_reg[6]/Q
                         net (fo=1, routed)           2.903    12.304    DAC1/data_in[6]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.593    13.557    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism              0.460    14.018    
                         clock uncertainty           -0.072    13.946    
    OLOGIC_X0Y210        ODDR (Setup_oddr_C_D1)      -0.576    13.370    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         13.370    
                         arrival time                         -12.304    
  -------------------------------------------------------------------
                         slack                                  1.066    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[13].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.198ns
    Source Clock Delay      (SCD):    3.475ns
    Clock Pessimism Removal (CPR):    0.661ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.670     3.475    DAC1/clkD
    SLICE_X0Y220         FDRE                                         r  DAC1/data_in_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y220         FDRE (Prop_fdre_C_Q)         0.100     3.575 r  DAC1/data_in_reg[31]/Q
                         net (fo=1, routed)           0.193     3.768    DAC1/data_in[31]
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.924     4.198    DAC1/clkD
    OLOGIC_X0Y220        ODDR                                         r  DAC1/pins[13].ODDR_inst/C
                         clock pessimism             -0.661     3.536    
    OLOGIC_X0Y220        ODDR (Hold_oddr_C_D2)       -0.087     3.449    DAC1/pins[13].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.449    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[32]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[14].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.258ns
    Source Clock Delay      (SCD):    3.520ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.715     3.520    DAC1/clkD
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.100     3.620 r  DAC1/data_in_reg[32]/Q
                         net (fo=1, routed)           0.193     3.813    DAC1/data_in[32]
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.984     4.258    DAC1/clkD
    OLOGIC_X0Y10         ODDR                                         r  DAC1/pins[14].ODDR_inst/C
                         clock pessimism             -0.676     3.581    
    OLOGIC_X0Y10         ODDR (Hold_oddr_C_D2)       -0.087     3.494    DAC1/pins[14].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.494    
                         arrival time                           3.813    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.100ns (34.116%)  route 0.193ns (65.884%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.515ns
    Clock Pessimism Removal (CPR):    0.676ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.710     3.515    DAC1/clkD
    SLICE_X0Y18          FDRE                                         r  DAC1/data_in_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y18          FDRE (Prop_fdre_C_Q)         0.100     3.615 r  DAC1/data_in_reg[33]/Q
                         net (fo=1, routed)           0.193     3.808    DAC1/data_in[33]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.676     3.576    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D2)       -0.087     3.489    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.489    
                         arrival time                           3.808    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.528ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[5].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.762ns  (logic 0.100ns (13.120%)  route 0.662ns (86.880%))
  Logic Levels:           0  
  Clock Path Skew:        0.321ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.206ns
    Source Clock Delay      (SCD):    3.416ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.611     3.416    DAC1/clkD
    SLICE_X0Y138         FDRE                                         r  DAC1/data_in_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y138         FDRE (Prop_fdre_C_Q)         0.100     3.516 r  DAC1/data_in_reg[23]/Q
                         net (fo=1, routed)           0.662     4.178    DAC1/data_in[23]
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.932     4.206    DAC1/clkD
    OLOGIC_X0Y206        ODDR                                         r  DAC1/pins[5].ODDR_inst/C
                         clock pessimism             -0.468     3.737    
    OLOGIC_X0Y206        ODDR (Hold_oddr_C_D2)       -0.087     3.650    DAC1/pins[5].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.650    
                         arrival time                           4.178    
  -------------------------------------------------------------------
                         slack                                  0.528    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[4].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.790ns  (logic 0.100ns (12.665%)  route 0.690ns (87.335%))
  Logic Levels:           0  
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.207ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.609     3.414    DAC1/clkD
    SLICE_X0Y135         FDRE                                         r  DAC1/data_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y135         FDRE (Prop_fdre_C_Q)         0.100     3.514 r  DAC1/data_in_reg[22]/Q
                         net (fo=1, routed)           0.690     4.204    DAC1/data_in[22]
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.933     4.207    DAC1/clkD
    OLOGIC_X0Y204        ODDR                                         r  DAC1/pins[4].ODDR_inst/C
                         clock pessimism             -0.468     3.738    
    OLOGIC_X0Y204        ODDR (Hold_oddr_C_D2)       -0.087     3.651    DAC1/pins[4].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.651    
                         arrival time                           4.204    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[3].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.100ns (13.961%)  route 0.616ns (86.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.108ns
    Source Clock Delay      (SCD):    3.414ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.609     3.414    DAC1/clkD
    SLICE_X0Y134         FDRE                                         r  DAC1/data_in_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y134         FDRE (Prop_fdre_C_Q)         0.100     3.514 r  DAC1/data_in_reg[21]/Q
                         net (fo=1, routed)           0.616     4.131    DAC1/data_in[21]
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.834     4.108    DAC1/clkD
    OLOGIC_X0Y198        ODDR                                         r  DAC1/pins[3].ODDR_inst/C
                         clock pessimism             -0.468     3.639    
    OLOGIC_X0Y198        ODDR (Hold_oddr_C_D2)       -0.087     3.552    DAC1/pins[3].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.552    
                         arrival time                           4.131    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.578ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[6].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.100ns (12.354%)  route 0.709ns (87.646%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.205ns
    Source Clock Delay      (SCD):    3.418ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.613     3.418    DAC1/clkD
    SLICE_X0Y143         FDRE                                         r  DAC1/data_in_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y143         FDRE (Prop_fdre_C_Q)         0.100     3.518 r  DAC1/data_in_reg[24]/Q
                         net (fo=1, routed)           0.709     4.228    DAC1/data_in[24]
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.931     4.205    DAC1/clkD
    OLOGIC_X0Y210        ODDR                                         r  DAC1/pins[6].ODDR_inst/C
                         clock pessimism             -0.468     3.736    
    OLOGIC_X0Y210        ODDR (Hold_oddr_C_D2)       -0.087     3.649    DAC1/pins[6].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.649    
                         arrival time                           4.228    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.621ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[0].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.100ns (13.110%)  route 0.663ns (86.890%))
  Logic Levels:           0  
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.106ns
    Source Clock Delay      (SCD):    3.408ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.603     3.408    DAC1/clkD
    SLICE_X0Y128         FDRE                                         r  DAC1/data_in_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y128         FDRE (Prop_fdre_C_Q)         0.100     3.508 r  DAC1/data_in_reg[18]/Q
                         net (fo=1, routed)           0.663     4.171    DAC1/data_in[18]
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.832     4.106    DAC1/clkD
    OLOGIC_X0Y194        ODDR                                         r  DAC1/pins[0].ODDR_inst/C
                         clock pessimism             -0.468     3.637    
    OLOGIC_X0Y194        ODDR (Hold_oddr_C_D2)       -0.087     3.550    DAC1/pins[0].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.550    
                         arrival time                           4.171    
  -------------------------------------------------------------------
                         slack                                  0.621    

Slack (MET) :             0.649ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[10].ODDR_inst/D2
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.870ns  (logic 0.100ns (11.499%)  route 0.770ns (88.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.308ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.196ns
    Source Clock Delay      (SCD):    3.419ns
    Clock Pessimism Removal (CPR):    0.468ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.614     3.419    DAC1/clkD
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y148         FDRE (Prop_fdre_C_Q)         0.100     3.519 r  DAC1/data_in_reg[28]/Q
                         net (fo=1, routed)           0.770     4.289    DAC1/data_in[28]
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/D2
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.922     4.196    DAC1/clkD
    OLOGIC_X0Y224        ODDR                                         r  DAC1/pins[10].ODDR_inst/C
                         clock pessimism             -0.468     3.727    
    OLOGIC_X0Y224        ODDR (Hold_oddr_C_D2)       -0.087     3.640    DAC1/pins[10].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.640    
                         arrival time                           4.289    
  -------------------------------------------------------------------
                         slack                                  0.649    

Slack (MET) :             0.652ns  (arrival time - required time)
  Source:                 DAC1/data_in_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            DAC1/pins[15].ODDR_inst/D1
                            (rising edge-triggered cell ODDR clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - MMCME2_BASE_inst_n_2_1 rise@0.000ns)
  Data Path Delay:        0.853ns  (logic 0.100ns (11.729%)  route 0.753ns (88.271%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.253ns
    Source Clock Delay      (SCD):    3.468ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.697     1.798    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.848 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.931     2.779    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     2.805 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.663     3.468    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y59          FDRE (Prop_fdre_C_Q)         0.100     3.568 r  DAC1/data_in_reg[15]/Q
                         net (fo=1, routed)           0.753     4.321    DAC1/data_in[15]
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/D1
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.946     2.195    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.248 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.996     3.244    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030     3.274 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          0.979     4.253    DAC1/clkD
    OLOGIC_X0Y18         ODDR                                         r  DAC1/pins[15].ODDR_inst/C
                         clock pessimism             -0.496     3.756    
    OLOGIC_X0Y18         ODDR (Hold_oddr_C_D1)       -0.087     3.669    DAC1/pins[15].ODDR_inst
  -------------------------------------------------------------------
                         required time                         -3.669    
                         arrival time                           4.321    
  -------------------------------------------------------------------
                         slack                                  0.652    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MMCME2_BASE_inst_n_2_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y1    DAC1/BUFG_clkD/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y194    DAC1/pins[0].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y224    DAC1/pins[10].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y222    DAC1/pins[11].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y236    DAC1/pins[12].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y220    DAC1/pins[13].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y10     DAC1/pins[14].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y18     DAC1/pins[15].ODDR_inst/C
Min Period        n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y212    DAC1/pins[16].ODDR_inst/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y134     DAC1/data_in_reg[21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y135     DAC1/data_in_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y138     DAC1/data_in_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC1/data_in_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y143     DAC1/data_in_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y144     DAC1/data_in_reg[26]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y147     DAC1/data_in_reg[27]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y148     DAC1/data_in_reg[28]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y220     DAC1/data_in_reg[31]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y18      DAC1/data_in_reg[33]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y56      DAC1/data_in_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y58      DAC1/data_in_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y58      DAC1/data_in_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y59      DAC1/data_in_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y59      DAC1/data_in_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y59      DAC1/data_in_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y59      DAC1/data_in_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y128     DAC1/data_in_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X4Y56      DAC1/data_in_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         2.500       2.150      SLICE_X0Y134     DAC1/data_in_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkDLYi
  To Clock:  clkDLYi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkDLYi
Waveform(ns):       { 0.625 3.125 }
Period(ns):         5.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         5.000       3.400      BUFGCTRL_X0Y7    DAC0/BUFG_clkDLY/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1
Min Period  n/a     ODDR/C              n/a            1.249         5.000       3.751      OLOGIC_X0Y192    DAC0/ODDR_CLK/C
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkFB
  To Clock:  clkFB

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_1
  To Clock:  clkFB_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_2
  To Clock:  clkFB_2

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_2
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC0/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y2  DAC0/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkFB_3
  To Clock:  clkFB_3

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkFB_3
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DAC1/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  DAC1/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clkPS_int_1
  To Clock:  clkPS_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkPS_int_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y6    ADC2/BUFG_clkPS/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKOUT0
Min Period  n/a     ODDR/C              n/a            1.249         10.000      8.751      OLOGIC_X0Y36     ADC2/ODDR_inst/C
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk_div_int

Setup :            0  Failing Endpoints,  Worst Slack        7.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.598ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.409ns  (logic 0.269ns (11.168%)  route 2.140ns (88.832%))
  Logic Levels:           0  
  Clock Path Skew:        0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.208ns = ( 19.458 - 11.250 ) 
    Source Clock Delay      (SCD):    8.561ns = ( 9.811 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.702     9.811    ADC1/clk_div
    SLICE_X3Y84          FDRE                                         r  ADC1/bit_slip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.269    10.080 r  ADC1/bit_slip_reg[0]/Q
                         net (fo=2, routed)           2.140    12.219    ADC1/bit_slip[0]
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.793    19.458    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.455    19.914    
                         clock uncertainty           -0.080    19.834    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.817    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.817    
                         arrival time                         -12.219    
  -------------------------------------------------------------------
                         slack                                  7.598    

Slack (MET) :             7.750ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        2.253ns  (logic 0.269ns (11.938%)  route 1.984ns (88.062%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.205ns = ( 19.455 - 11.250 ) 
    Source Clock Delay      (SCD):    8.561ns = ( 9.811 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.455ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.702     9.811    ADC1/clk_div
    SLICE_X3Y84          FDRE                                         r  ADC1/bit_slip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.269    10.080 r  ADC1/bit_slip_reg[0]/Q
                         net (fo=2, routed)           1.984    12.064    ADC1/bit_slip[0]
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.790    19.455    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.455    19.911    
                         clock uncertainty           -0.080    19.831    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.814    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.814    
                         arrival time                         -12.064    
  -------------------------------------------------------------------
                         slack                                  7.750    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.307ns  (logic 0.361ns (27.618%)  route 0.946ns (72.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 19.262 - 11.250 ) 
    Source Clock Delay      (SCD):    8.564ns = ( 9.814 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.308    10.122 f  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.803    10.925    ADC1/state[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.053    10.978 r  ADC1/counter0[1]_i_1/O
                         net (fo=4, routed)           0.143    11.121    ADC1/counter1
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.597    19.262    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/C
                         clock pessimism              0.531    19.794    
                         clock uncertainty           -0.080    19.714    
    SLICE_X2Y89          FDRE (Setup_fdre_C_CE)      -0.219    19.495    ADC1/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.307ns  (logic 0.361ns (27.618%)  route 0.946ns (72.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 19.262 - 11.250 ) 
    Source Clock Delay      (SCD):    8.564ns = ( 9.814 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.308    10.122 f  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.803    10.925    ADC1/state[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.053    10.978 r  ADC1/counter0[1]_i_1/O
                         net (fo=4, routed)           0.143    11.121    ADC1/counter1
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.597    19.262    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/C
                         clock pessimism              0.531    19.794    
                         clock uncertainty           -0.080    19.714    
    SLICE_X2Y89          FDRE (Setup_fdre_C_CE)      -0.219    19.495    ADC1/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.307ns  (logic 0.361ns (27.618%)  route 0.946ns (72.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 19.262 - 11.250 ) 
    Source Clock Delay      (SCD):    8.564ns = ( 9.814 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.308    10.122 f  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.803    10.925    ADC1/state[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.053    10.978 r  ADC1/counter0[1]_i_1/O
                         net (fo=4, routed)           0.143    11.121    ADC1/counter1
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.597    19.262    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/C
                         clock pessimism              0.531    19.794    
                         clock uncertainty           -0.080    19.714    
    SLICE_X2Y89          FDRE (Setup_fdre_C_CE)      -0.219    19.495    ADC1/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.374ns  (required time - arrival time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.307ns  (logic 0.361ns (27.618%)  route 0.946ns (72.382%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 19.262 - 11.250 ) 
    Source Clock Delay      (SCD):    8.564ns = ( 9.814 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.308    10.122 f  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.803    10.925    ADC1/state[0]
    SLICE_X2Y89          LUT2 (Prop_lut2_I0_O)        0.053    10.978 r  ADC1/counter0[1]_i_1/O
                         net (fo=4, routed)           0.143    11.121    ADC1/counter1
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.597    19.262    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/C
                         clock pessimism              0.531    19.794    
                         clock uncertainty           -0.080    19.714    
    SLICE_X2Y89          FDRE (Setup_fdre_C_CE)      -0.219    19.495    ADC1/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.495    
                         arrival time                         -11.121    
  -------------------------------------------------------------------
                         slack                                  8.374    

Slack (MET) :             8.651ns  (required time - arrival time)
  Source:                 ADC1/bit_slip_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.223ns  (logic 0.269ns (21.995%)  route 0.954ns (78.005%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.004ns = ( 19.254 - 11.250 ) 
    Source Clock Delay      (SCD):    8.561ns = ( 9.811 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.527ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.702     9.811    ADC1/clk_div
    SLICE_X3Y84          FDRE                                         r  ADC1/bit_slip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.269    10.080 r  ADC1/bit_slip_reg[2]/Q
                         net (fo=2, routed)           0.954    11.034    ADC1/bit_slip[2]
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.589    19.254    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.527    19.782    
                         clock uncertainty           -0.080    19.702    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.017    19.685    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.685    
                         arrival time                         -11.034    
  -------------------------------------------------------------------
                         slack                                  8.651    

Slack (MET) :             8.836ns  (required time - arrival time)
  Source:                 ADC1/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.935ns  (logic 0.246ns (26.304%)  route 0.689ns (73.696%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.008ns = ( 19.258 - 11.250 ) 
    Source Clock Delay      (SCD):    8.564ns = ( 9.814 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.246    10.060 r  ADC1/bit_slip0_reg/Q
                         net (fo=3, routed)           0.689    10.749    ADC1/bit_slip0_reg_n_0
    SLICE_X3Y84          FDRE                                         r  ADC1/bit_slip_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.593    19.258    ADC1/clk_div
    SLICE_X3Y84          FDRE                                         r  ADC1/bit_slip_reg[0]/C
                         clock pessimism              0.531    19.790    
                         clock uncertainty           -0.080    19.710    
    SLICE_X3Y84          FDRE (Setup_fdre_C_D)       -0.125    19.585    ADC1/bit_slip_reg[0]
  -------------------------------------------------------------------
                         required time                         19.585    
                         arrival time                         -10.749    
  -------------------------------------------------------------------
                         slack                                  8.836    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 ADC1/counter0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.130ns  (logic 0.361ns (31.939%)  route 0.769ns (68.061%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 19.262 - 11.250 ) 
    Source Clock Delay      (SCD):    8.565ns = ( 9.815 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.552ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.706     9.815    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.308    10.123 f  ADC1/counter0_reg[0]/Q
                         net (fo=5, routed)           0.769    10.892    ADC1/counter0_reg_n_0_[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I3_O)        0.053    10.945 r  ADC1/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000    10.945    ADC1/counter1[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.597    19.262    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/C
                         clock pessimism              0.552    19.815    
                         clock uncertainty           -0.080    19.735    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.072    19.807    ADC1/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.807    
                         arrival time                         -10.945    
  -------------------------------------------------------------------
                         slack                                  8.862    

Slack (MET) :             8.866ns  (required time - arrival time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int rise@11.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        1.105ns  (logic 0.361ns (32.656%)  route 0.744ns (67.344%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.012ns = ( 19.262 - 11.250 ) 
    Source Clock Delay      (SCD):    8.564ns = ( 9.814 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.531ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.308    10.122 f  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.744    10.866    ADC1/state[0]
    SLICE_X2Y89          LUT3 (Prop_lut3_I1_O)        0.053    10.919 r  ADC1/counter0[0]_i_1/O
                         net (fo=1, routed)           0.000    10.919    ADC1/counter0[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.640    15.563    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.646 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.906    17.552    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.113    17.665 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.597    19.262    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/C
                         clock pessimism              0.531    19.794    
                         clock uncertainty           -0.080    19.714    
    SLICE_X2Y89          FDRE (Setup_fdre_C_D)        0.071    19.785    ADC1/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.785    
                         arrival time                         -10.919    
  -------------------------------------------------------------------
                         slack                                  8.866    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ADC1/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.252ns  (logic 0.128ns (50.870%)  route 0.124ns (49.130%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     4.584 f  ADC1/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.124     4.708    ADC1/state[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.028     4.736 r  ADC1/BS_state0[0]_i_1/O
                         net (fo=1, routed)           0.000     4.736    ADC1/BS_state0[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
                         clock pessimism             -0.655     4.495    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087     4.582    ADC1/BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.736    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 ADC1/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.254ns  (logic 0.128ns (50.469%)  route 0.126ns (49.531%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     4.584 r  ADC1/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.126     4.710    ADC1/state[1]
    SLICE_X2Y88          LUT6 (Prop_lut6_I2_O)        0.028     4.738 r  ADC1/BS_state1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.738    ADC1/BS_state1[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state1_reg[0]/C
                         clock pessimism             -0.655     4.495    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.087     4.582    ADC1/BS_state1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.582    
                         arrival time                           4.738    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.267ns  (logic 0.148ns (55.378%)  route 0.119ns (44.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.118     4.602 r  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.119     4.721    ADC1/state[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.030     4.751 r  ADC1/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000     4.751    ADC1/bit_slip0_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip0_reg/C
                         clock pessimism             -0.655     4.495    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.075     4.570    ADC1/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -4.570    
                         arrival time                           4.751    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ADC1/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/BS_state0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.265ns  (logic 0.146ns (55.041%)  route 0.119ns (44.959%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.655ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.118     4.602 f  ADC1/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.119     4.721    ADC1/state[0]
    SLICE_X3Y88          LUT4 (Prop_lut4_I1_O)        0.028     4.749 r  ADC1/BS_state0[1]_i_1/O
                         net (fo=1, routed)           0.000     4.749    ADC1/BS_state0[1]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/BS_state0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/BS_state0_reg[1]/C
                         clock pessimism             -0.655     4.495    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.060     4.555    ADC1/BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.555    
                         arrival time                           4.749    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 ADC1/bit_slip1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/bit_slip1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.255ns  (logic 0.128ns (50.262%)  route 0.127ns (49.738%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     4.584 r  ADC1/bit_slip1_reg/Q
                         net (fo=3, routed)           0.127     4.711    ADC1/bit_slip1_reg_n_0
    SLICE_X3Y88          LUT5 (Prop_lut5_I4_O)        0.028     4.739 r  ADC1/bit_slip1_i_1/O
                         net (fo=1, routed)           0.000     4.739    ADC1/bit_slip1_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/C
                         clock pessimism             -0.666     4.484    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.060     4.544    ADC1/bit_slip1_reg
  -------------------------------------------------------------------
                         required time                         -4.544    
                         arrival time                           4.739    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 ADC1/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.311ns  (logic 0.173ns (55.589%)  route 0.138ns (44.410%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.107     4.591 r  ADC1/counter0_reg[1]/Q
                         net (fo=3, routed)           0.138     4.729    ADC1/counter0_reg_n_0_[1]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.066     4.795 r  ADC1/counter0[1]_i_2/O
                         net (fo=1, routed)           0.000     4.795    ADC1/counter0[1]_i_2_n_0
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/C
                         clock pessimism             -0.666     4.484    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.096     4.580    ADC1/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           4.795    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.219ns  (arrival time - required time)
  Source:                 ADC1/counter0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.315ns  (logic 0.175ns (55.519%)  route 0.140ns (44.481%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.666ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y89          FDRE (Prop_fdre_C_Q)         0.107     4.591 r  ADC1/counter0_reg[1]/Q
                         net (fo=3, routed)           0.140     4.731    ADC1/counter0_reg_n_0_[1]
    SLICE_X2Y89          LUT5 (Prop_lut5_I3_O)        0.068     4.799 r  ADC1/counter1[1]_i_1/O
                         net (fo=1, routed)           0.000     4.799    ADC1/counter1[1]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/C
                         clock pessimism             -0.666     4.484    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.096     4.580    ADC1/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.580    
                         arrival time                           4.799    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.325ns  (logic 0.100ns (30.780%)  route 0.225ns (69.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.903ns = ( 5.153 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDRE (Prop_fdre_C_Q)         0.100     4.584 r  ADC1/bit_slip_reg[4]/Q
                         net (fo=1, routed)           0.225     4.809    ADC1/bit_slip[4]
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.885     5.153    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.634     4.518    
    ILOGIC_X0Y88         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.585    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.809    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 ADC1/BS_state1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/counter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.334ns  (logic 0.146ns (43.671%)  route 0.188ns (56.329%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.901ns = ( 5.151 - 1.250 ) 
    Source Clock Delay      (SCD):    3.234ns = ( 4.484 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y88          FDRE (Prop_fdre_C_Q)         0.118     4.602 f  ADC1/BS_state1_reg[0]/Q
                         net (fo=4, routed)           0.188     4.791    ADC1/BS_state1_reg_n_0_[0]
    SLICE_X2Y89          LUT4 (Prop_lut4_I0_O)        0.028     4.819 r  ADC1/counter1[0]_i_1/O
                         net (fo=1, routed)           0.000     4.819    ADC1/counter1[0]_i_1_n_0
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.883     5.151    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/C
                         clock pessimism             -0.652     4.498    
    SLICE_X2Y89          FDRE (Hold_fdre_C_D)         0.087     4.585    ADC1/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.585    
                         arrival time                           4.819    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 ADC1/bit_slip_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int rise@1.250ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.336ns  (logic 0.100ns (29.763%)  route 0.236ns (70.237%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.899ns = ( 5.149 - 1.250 ) 
    Source Clock Delay      (SCD):    3.232ns = ( 4.482 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.634ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.661     4.482    ADC1/clk_div
    SLICE_X3Y84          FDRE                                         r  ADC1/bit_slip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y84          FDRE (Prop_fdre_C_Q)         0.100     4.582 r  ADC1/bit_slip_reg[2]/Q
                         net (fo=2, routed)           0.236     4.818    ADC1/bit_slip[2]
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     3.374    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.427 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.811     4.238    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     4.268 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.881     5.149    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.634     4.514    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.581    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.581    
                         arrival time                           4.818    
  -------------------------------------------------------------------
                         slack                                  0.237    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y2    ADC1/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y88     ADC1/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y88      ADC1/bit_slip0_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y89      ADC1/counter0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y89      ADC1/counter1_reg[1]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y89      ADC1/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y89      ADC1/counter1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y88      ADC1/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y89      ADC1/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y89      ADC1/counter1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y88      ADC1/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y84      ADC1/bit_slip_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y84      ADC1/bit_slip_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y89      ADC1/counter0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y89      ADC1/counter1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y84      ADC1/bit_slip_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y84      ADC1/bit_slip_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y88      ADC1/BS_state0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y88      ADC1/BS_state0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y88      ADC1/BS_state1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y88      ADC1/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y88      ADC1/bit_slip1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X3Y88      ADC1/bit_slip_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y89      ADC1/counter0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y89      ADC1/counter0_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk_div_int_1

Setup :            0  Failing Endpoints,  Worst Slack        8.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 ADC2/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.472ns  (logic 0.322ns (21.871%)  route 1.150ns (78.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.638ns = ( 18.888 - 11.250 ) 
    Source Clock Delay      (SCD):    8.176ns = ( 9.426 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.269     9.695 f  ADC2/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.603    10.298    ADC2/state[1]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.053    10.351 r  ADC2/counter0[1]_i_1__0/O
                         net (fo=4, routed)           0.547    10.898    ADC2/counter1
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.784    18.888    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/C
                         clock pessimism              0.516    19.405    
                         clock uncertainty           -0.080    19.325    
    SLICE_X1Y31          FDRE (Setup_fdre_C_CE)      -0.244    19.081    ADC2/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 ADC2/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.472ns  (logic 0.322ns (21.871%)  route 1.150ns (78.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.638ns = ( 18.888 - 11.250 ) 
    Source Clock Delay      (SCD):    8.176ns = ( 9.426 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.269     9.695 f  ADC2/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.603    10.298    ADC2/state[1]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.053    10.351 r  ADC2/counter0[1]_i_1__0/O
                         net (fo=4, routed)           0.547    10.898    ADC2/counter1
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.784    18.888    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/C
                         clock pessimism              0.516    19.405    
                         clock uncertainty           -0.080    19.325    
    SLICE_X1Y31          FDRE (Setup_fdre_C_CE)      -0.244    19.081    ADC2/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 ADC2/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.472ns  (logic 0.322ns (21.871%)  route 1.150ns (78.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.638ns = ( 18.888 - 11.250 ) 
    Source Clock Delay      (SCD):    8.176ns = ( 9.426 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.269     9.695 f  ADC2/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.603    10.298    ADC2/state[1]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.053    10.351 r  ADC2/counter0[1]_i_1__0/O
                         net (fo=4, routed)           0.547    10.898    ADC2/counter1
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.784    18.888    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/C
                         clock pessimism              0.516    19.405    
                         clock uncertainty           -0.080    19.325    
    SLICE_X1Y31          FDRE (Setup_fdre_C_CE)      -0.244    19.081    ADC2/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.183ns  (required time - arrival time)
  Source:                 ADC2/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.472ns  (logic 0.322ns (21.871%)  route 1.150ns (78.129%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.638ns = ( 18.888 - 11.250 ) 
    Source Clock Delay      (SCD):    8.176ns = ( 9.426 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.269     9.695 f  ADC2/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.603    10.298    ADC2/state[1]
    SLICE_X1Y31          LUT2 (Prop_lut2_I1_O)        0.053    10.351 r  ADC2/counter0[1]_i_1__0/O
                         net (fo=4, routed)           0.547    10.898    ADC2/counter1
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.784    18.888    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/C
                         clock pessimism              0.516    19.405    
                         clock uncertainty           -0.080    19.325    
    SLICE_X1Y31          FDRE (Setup_fdre_C_CE)      -0.244    19.081    ADC2/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         19.081    
                         arrival time                         -10.898    
  -------------------------------------------------------------------
                         slack                                  8.183    

Slack (MET) :             8.474ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.310ns  (logic 0.246ns (18.777%)  route 1.064ns (81.223%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 18.897 - 11.250 ) 
    Source Clock Delay      (SCD):    8.174ns = ( 9.424 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/bit_slip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.246     9.670 r  ADC2/bit_slip_reg[0]/Q
                         net (fo=2, routed)           1.064    10.734    ADC2/bit_slip[0]
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.793    18.897    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.512    19.410    
                         clock uncertainty           -0.080    19.330    
    ILOGIC_X0Y8          ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    19.208    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.208    
                         arrival time                         -10.734    
  -------------------------------------------------------------------
                         slack                                  8.474    

Slack (MET) :             8.616ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.163ns  (logic 0.246ns (21.156%)  route 0.917ns (78.844%))
  Logic Levels:           0  
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.641ns = ( 18.891 - 11.250 ) 
    Source Clock Delay      (SCD):    8.174ns = ( 9.424 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/bit_slip_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.246     9.670 r  ADC2/bit_slip_reg[0]/Q
                         net (fo=2, routed)           0.917    10.586    ADC2/bit_slip[0]
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.787    18.891    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.512    19.404    
                         clock uncertainty           -0.080    19.324    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    19.202    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.202    
                         arrival time                         -10.586    
  -------------------------------------------------------------------
                         slack                                  8.616    

Slack (MET) :             8.763ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.006ns  (logic 0.246ns (24.446%)  route 0.760ns (75.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.635ns = ( 18.885 - 11.250 ) 
    Source Clock Delay      (SCD):    8.177ns = ( 9.427 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.896     9.427    ADC2/clk_div
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.246     9.673 r  ADC2/bit_slip_reg[2]/Q
                         net (fo=2, routed)           0.760    10.433    ADC2/bit_slip[2]
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.781    18.885    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.512    19.398    
                         clock uncertainty           -0.080    19.318    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    19.196    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.196    
                         arrival time                         -10.433    
  -------------------------------------------------------------------
                         slack                                  8.763    

Slack (MET) :             8.800ns  (required time - arrival time)
  Source:                 ADC2/bit_slip0_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.183ns  (logic 0.414ns (34.987%)  route 0.769ns (65.013%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 18.890 - 11.250 ) 
    Source Clock Delay      (SCD):    8.176ns = ( 9.426 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.535ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.246     9.672 r  ADC2/bit_slip0_reg/Q
                         net (fo=3, routed)           0.769    10.441    ADC2/bit_slip0_reg_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I3_O)        0.168    10.609 r  ADC2/bit_slip0_i_1__0/O
                         net (fo=1, routed)           0.000    10.609    ADC2/bit_slip0_i_1__0_n_0
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.786    18.890    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/C
                         clock pessimism              0.535    19.426    
                         clock uncertainty           -0.080    19.346    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.063    19.409    ADC2/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         19.409    
                         arrival time                         -10.609    
  -------------------------------------------------------------------
                         slack                                  8.800    

Slack (MET) :             8.829ns  (required time - arrival time)
  Source:                 ADC2/bit_slip_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.953ns  (logic 0.246ns (25.818%)  route 0.707ns (74.182%))
  Logic Levels:           0  
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.647ns = ( 18.897 - 11.250 ) 
    Source Clock Delay      (SCD):    8.177ns = ( 9.427 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.512ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.896     9.427    ADC2/clk_div
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.246     9.673 r  ADC2/bit_slip_reg[2]/Q
                         net (fo=2, routed)           0.707    10.379    ADC2/bit_slip[2]
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.793    18.897    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.512    19.410    
                         clock uncertainty           -0.080    19.330    
    ILOGIC_X0Y46         ISERDESE2 (Setup_iserdese2_CLKDIV_BITSLIP)
                                                     -0.122    19.208    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         19.208    
                         arrival time                         -10.379    
  -------------------------------------------------------------------
                         slack                                  8.829    

Slack (MET) :             8.862ns  (required time - arrival time)
  Source:                 ADC2/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_div_int_1 rise@11.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        1.077ns  (logic 0.322ns (29.907%)  route 0.755ns (70.093%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.640ns = ( 18.890 - 11.250 ) 
    Source Clock Delay      (SCD):    8.174ns = ( 9.424 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.516ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.269     9.693 r  ADC2/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.755    10.447    ADC2/state[0]
    SLICE_X1Y32          LUT5 (Prop_lut5_I2_O)        0.053    10.500 r  ADC2/bit_slip1_i_1__0/O
                         net (fo=1, routed)           0.000    10.500    ADC2/bit_slip1_i_1__0_n_0
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                     11.250    11.250 r  
    AA3                                               0.000    11.250 r  clk (IN)
                         net (fo=0)                   0.000    11.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    12.085 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    13.810    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    13.923 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445    15.368    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.083    15.451 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.540    16.991    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.113    17.104 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.786    18.890    ADC2/clk_div
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/C
                         clock pessimism              0.516    19.407    
                         clock uncertainty           -0.080    19.327    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.035    19.362    ADC2/bit_slip1_reg
  -------------------------------------------------------------------
                         required time                         19.362    
                         arrival time                         -10.500    
  -------------------------------------------------------------------
                         slack                                  8.862    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 ADC2/counter1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/BS_state1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.626%)  route 0.125ns (49.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 4.950 - 1.250 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 4.287 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y31          FDRE (Prop_fdre_C_Q)         0.100     4.387 r  ADC2/counter1_reg[0]/Q
                         net (fo=1, routed)           0.125     4.512    ADC2/counter1_reg_n_0_[0]
    SLICE_X2Y31          LUT6 (Prop_lut6_I4_O)        0.028     4.540 r  ADC2/BS_state1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.540    ADC2/BS_state1[0]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  ADC2/BS_state1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.948     4.950    ADC2/clk_div
    SLICE_X2Y31          FDRE                                         r  ADC2/BS_state1_reg[0]/C
                         clock pessimism             -0.650     4.299    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.087     4.386    ADC2/BS_state1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.386    
                         arrival time                           4.540    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 ADC2/bit_slip1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (45.996%)  route 0.117ns (54.004%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 4.952 - 1.250 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 4.288 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.711     4.288    ADC2/clk_div
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.100     4.388 r  ADC2/bit_slip1_reg/Q
                         net (fo=3, routed)           0.117     4.506    ADC2/bit_slip1_reg_n_0
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.950     4.952    ADC2/clk_div
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[2]/C
                         clock pessimism             -0.650     4.301    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.047     4.348    ADC2/bit_slip_reg[2]
  -------------------------------------------------------------------
                         required time                         -4.348    
                         arrival time                           4.506    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 ADC2/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.241ns  (logic 0.128ns (53.167%)  route 0.113ns (46.833%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 4.951 - 1.250 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 4.288 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.711     4.288    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.100     4.388 r  ADC2/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.113     4.501    ADC2/state[1]
    SLICE_X1Y32          LUT5 (Prop_lut5_I3_O)        0.028     4.529 r  ADC2/bit_slip1_i_1__0/O
                         net (fo=1, routed)           0.000     4.529    ADC2/bit_slip1_i_1__0_n_0
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.949     4.951    ADC2/clk_div
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/C
                         clock pessimism             -0.651     4.299    
    SLICE_X1Y32          FDRE (Hold_fdre_C_D)         0.060     4.359    ADC2/bit_slip1_reg
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           4.529    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 ADC2/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.263ns  (logic 0.130ns (49.370%)  route 0.133ns (50.630%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 4.950 - 1.250 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 4.287 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.100     4.387 f  ADC2/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.133     4.521    ADC2/state[0]
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.030     4.551 r  ADC2/counter0[1]_i_2__0/O
                         net (fo=1, routed)           0.000     4.551    ADC2/counter0[1]_i_2__0_n_0
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.948     4.950    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/C
                         clock pessimism             -0.651     4.298    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.075     4.373    ADC2/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.373    
                         arrival time                           4.551    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ADC2/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.267ns  (logic 0.133ns (49.754%)  route 0.134ns (50.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 4.950 - 1.250 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 4.287 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.100     4.387 f  ADC2/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.134     4.522    ADC2/state[0]
    SLICE_X1Y31          LUT5 (Prop_lut5_I2_O)        0.033     4.555 r  ADC2/counter1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.555    ADC2/counter1[1]_i_1__0_n_0
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.948     4.950    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/C
                         clock pessimism             -0.651     4.298    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.075     4.373    ADC2/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         -4.373    
                         arrival time                           4.555    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 ADC2/bit_slip_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/BITSLIP
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.282ns  (logic 0.100ns (35.511%)  route 0.182ns (64.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.705ns = ( 4.955 - 1.250 ) 
    Source Clock Delay      (SCD):    3.039ns = ( 4.289 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.632ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.712     4.289    ADC2/clk_div
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y33          FDRE (Prop_fdre_C_Q)         0.100     4.389 r  ADC2/bit_slip_reg[4]/Q
                         net (fo=1, routed)           0.182     4.571    ADC2/bit_slip[4]
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/BITSLIP
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.953     4.955    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.632     4.322    
    ILOGIC_X0Y34         ISERDESE2 (Hold_iserdese2_CLKDIV_BITSLIP)
                                                      0.067     4.389    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -4.389    
                         arrival time                           4.571    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 ADC2/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.261ns  (logic 0.128ns (48.983%)  route 0.133ns (51.017%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 4.950 - 1.250 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 4.287 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.100     4.387 f  ADC2/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.133     4.521    ADC2/state[0]
    SLICE_X1Y31          LUT3 (Prop_lut3_I1_O)        0.028     4.549 r  ADC2/counter0[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.549    ADC2/counter0[0]_i_1__0_n_0
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.948     4.950    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/C
                         clock pessimism             -0.651     4.298    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.060     4.358    ADC2/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.358    
                         arrival time                           4.549    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 ADC2/BS_state0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/counter1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.262ns  (logic 0.128ns (48.796%)  route 0.134ns (51.204%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.700ns = ( 4.950 - 1.250 ) 
    Source Clock Delay      (SCD):    3.037ns = ( 4.287 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y31          FDRE (Prop_fdre_C_Q)         0.100     4.387 f  ADC2/BS_state0_reg[0]/Q
                         net (fo=10, routed)          0.134     4.522    ADC2/state[0]
    SLICE_X1Y31          LUT4 (Prop_lut4_I2_O)        0.028     4.550 r  ADC2/counter1[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.550    ADC2/counter1[0]_i_1__0_n_0
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.948     4.950    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/C
                         clock pessimism             -0.651     4.298    
    SLICE_X1Y31          FDRE (Hold_fdre_C_D)         0.060     4.358    ADC2/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -4.358    
                         arrival time                           4.550    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 ADC2/bit_slip1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.267ns  (logic 0.128ns (47.866%)  route 0.139ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.702ns = ( 4.952 - 1.250 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 4.288 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.650ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.711     4.288    ADC2/clk_div
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y32          FDRE (Prop_fdre_C_Q)         0.100     4.388 r  ADC2/bit_slip1_reg/Q
                         net (fo=3, routed)           0.139     4.528    ADC2/bit_slip1_reg_n_0
    SLICE_X1Y33          LUT2 (Prop_lut2_I1_O)        0.028     4.556 r  ADC2/bit_slip[4]_i_1__0/O
                         net (fo=1, routed)           0.000     4.556    ADC2/bit_slip[4]_i_1__0_n_0
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.950     4.952    ADC2/clk_div
    SLICE_X1Y33          FDRE                                         r  ADC2/bit_slip_reg[4]/C
                         clock pessimism             -0.650     4.301    
    SLICE_X1Y33          FDRE (Hold_fdre_C_D)         0.060     4.361    ADC2/bit_slip_reg[4]
  -------------------------------------------------------------------
                         required time                         -4.361    
                         arrival time                           4.556    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 ADC2/BS_state0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_int_1 rise@1.250ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.301ns  (logic 0.129ns (42.867%)  route 0.172ns (57.133%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.701ns = ( 4.951 - 1.250 ) 
    Source Clock Delay      (SCD):    3.038ns = ( 4.288 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.662ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.711     4.288    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y32          FDRE (Prop_fdre_C_Q)         0.100     4.388 f  ADC2/BS_state0_reg[1]/Q
                         net (fo=10, routed)          0.172     4.560    ADC2/state[1]
    SLICE_X0Y32          LUT4 (Prop_lut4_I2_O)        0.029     4.589 r  ADC2/bit_slip0_i_1__0/O
                         net (fo=1, routed)           0.000     4.589    ADC2/bit_slip0_i_1__0_n_0
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     1.704 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     2.469    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     2.499 r  BUFG_inst/O
                         net (fo=1286, routed)        0.802     3.301    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.053     3.354 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.618     3.972    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     4.002 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.949     4.951    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/C
                         clock pessimism             -0.662     4.288    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.075     4.363    ADC2/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -4.363    
                         arrival time                           4.589    
  -------------------------------------------------------------------
                         slack                                  0.226    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_int_1
Waveform(ns):       { 1.250 6.250 }
Period(ns):         10.000
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.600         10.000      8.400      BUFGCTRL_X0Y3    ADC2/BUFG_clk_div/I
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKDIV
Min Period        n/a     ISERDESE2/CLKDIV    n/a            1.452         10.000      8.548      ILOGIC_X0Y34     ADC2/pins[4].ISERDESE2_inst/CLKDIV
Min Period        n/a     MMCME2_ADV/CLKOUT2  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKOUT2
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y32      ADC2/bit_slip0_reg/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y31      ADC2/bit_slip_reg[0]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X1Y33      ADC2/bit_slip_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT2  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKOUT2
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y32      ADC2/bit_slip0_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y31      ADC2/bit_slip_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y33      ADC2/bit_slip_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y31      ADC2/counter0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y31      ADC2/counter1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y32      ADC2/bit_slip0_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y31      ADC2/bit_slip_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y33      ADC2/bit_slip_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y31      ADC2/counter0_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X1Y31      ADC2/counter1_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y31      ADC2/BS_state0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y31      ADC2/BS_state0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y32      ADC2/BS_state0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y32      ADC2/BS_state0_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y31      ADC2/BS_state1_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X2Y31      ADC2/BS_state1_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y32      ADC2/bit_slip0_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y32      ADC2/bit_slip0_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y32      ADC2/bit_slip1_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y32      ADC2/bit_slip1_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_int
  To Clock:  clk_int

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC1/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y4    ADC1/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y12     ADC1/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y6      ADC1/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y84     ADC1/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y70     ADC1/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X0Y1  ADC1/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clk_int_1
  To Clock:  clk_int_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            1  Failing Endpoint ,  Worst Slack       -0.350ns,  Total Violation       -0.350ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_int_1
Waveform(ns):       { 0.000 0.625 }
Period(ns):         1.250
Sources:            { ADC2/MMCME2_ADV_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            1.600         1.250       -0.350     BUFGCTRL_X0Y5    ADC2/BUFG_clk/I
Min Period  n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         1.250       0.001      MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKOUT1
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y16     ADC2/pins[0].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y8      ADC2/pins[1].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y46     ADC2/pins[2].ISERDESE2_inst/CLKB
Min Period  n/a     ISERDESE2/CLK       n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLK
Min Period  n/a     ISERDESE2/CLKB      n/a            1.249         1.250       0.001      ILOGIC_X0Y22     ADC2/pins[3].ISERDESE2_inst/CLKB
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       1.250       212.110    MMCME2_ADV_X1Y2  ADC2/MMCME2_ADV_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  ADC2/LTC2195_SPI_inst/spi_clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        7.265ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.556ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.265ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.663ns  (logic 0.434ns (26.104%)  route 1.229ns (73.896%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.695     6.459    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y67          LUT4 (Prop_lut4_I1_O)        0.063     6.522 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.534     7.055    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    14.264    ADC2/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.204    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X6Y67          FDCE (Setup_fdce_C_D)       -0.113    14.320    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.320    
                         arrival time                          -7.055    
  -------------------------------------------------------------------
                         slack                                  7.265    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.492ns  (logic 0.424ns (28.409%)  route 1.068ns (71.591%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           1.068     6.832    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.053     6.885 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     6.885    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.529    14.202    ADC2/clk_in
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X8Y68          FDCE (Setup_fdce_C_D)        0.073    14.444    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         14.444    
                         arrival time                          -6.885    
  -------------------------------------------------------------------
                         slack                                  7.559    

Slack (MET) :             7.729ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.384ns  (logic 0.477ns (34.461%)  route 0.907ns (65.539%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.695     6.459    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y67          LUT4 (Prop_lut4_I0_O)        0.053     6.512 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.212     6.724    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.053     6.777 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     6.777    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    14.264    ADC2/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.204    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X6Y67          FDCE (Setup_fdce_C_D)        0.073    14.506    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.506    
                         arrival time                          -6.777    
  -------------------------------------------------------------------
                         slack                                  7.729    

Slack (MET) :             7.735ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.337ns  (logic 0.424ns (31.704%)  route 0.913ns (68.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.913     6.677    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y68          LUT4 (Prop_lut4_I1_O)        0.053     6.730 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     6.730    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    14.262    ADC2/clk_in
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.035    14.431    
    SLICE_X4Y68          FDCE (Setup_fdce_C_D)        0.034    14.465    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                          -6.730    
  -------------------------------------------------------------------
                         slack                                  7.735    

Slack (MET) :             7.748ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.353ns  (logic 0.440ns (32.511%)  route 0.913ns (67.489%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.926ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.913     6.677    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.069     6.746 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     6.746    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    14.262    ADC2/clk_in
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.035    14.431    
    SLICE_X4Y68          FDCE (Setup_fdce_C_D)        0.063    14.494    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         14.494    
                         arrival time                          -6.746    
  -------------------------------------------------------------------
                         slack                                  7.748    

Slack (MET) :             7.804ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.246ns  (logic 0.424ns (34.016%)  route 0.822ns (65.984%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.986ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.202ns = ( 14.202 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.822     6.586    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y68          LUT6 (Prop_lut6_I4_O)        0.053     6.639 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     6.639    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.529    14.202    ADC2/clk_in
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism              0.204    14.407    
                         clock uncertainty           -0.035    14.371    
    SLICE_X8Y68          FDCE (Setup_fdce_C_D)        0.072    14.443    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.443    
                         arrival time                          -6.639    
  -------------------------------------------------------------------
                         slack                                  7.804    

Slack (MET) :             7.952ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.124ns  (logic 0.424ns (37.734%)  route 0.700ns (62.266%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.700     6.463    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y67          LUT4 (Prop_lut4_I1_O)        0.053     6.516 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     6.516    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    14.264    ADC2/clk_in
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism              0.204    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X5Y67          FDCE (Setup_fdce_C_D)        0.035    14.468    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                          -6.516    
  -------------------------------------------------------------------
                         slack                                  7.952    

Slack (MET) :             7.969ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        1.135ns  (logic 0.435ns (38.337%)  route 0.700ns (61.663%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    5.393ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.246     4.826 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.567     5.393    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.371     5.764 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.700     6.463    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.064     6.527 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     6.527    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    14.264    ADC2/clk_in
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism              0.204    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X5Y67          FDCE (Setup_fdce_C_D)        0.063    14.496    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         14.496    
                         arrival time                          -6.527    
  -------------------------------------------------------------------
                         slack                                  7.969    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.167ns (35.940%)  route 0.298ns (64.060%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.298     2.577    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y67          LUT4 (Prop_lut4_I0_O)        0.031     2.608 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.608    ADC2/LTC2195_SPI_inst_n_5
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     2.125    ADC2/clk_in
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.075     2.052    ADC2/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.052    
                         arrival time                           2.608    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.568ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.164ns (35.523%)  route 0.298ns (64.477%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.298     2.577    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X5Y67          LUT4 (Prop_lut4_I1_O)        0.028     2.605 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[7]_i_1__0/O
                         net (fo=1, routed)           0.000     2.605    ADC2/LTC2195_SPI_inst_n_6
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     2.125    ADC2/clk_in
    SLICE_X5Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[7]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X5Y67          FDCE (Hold_fdce_C_D)         0.060     2.037    ADC2/FSM_onehot_state_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.605    
  -------------------------------------------------------------------
                         slack                                  0.568    

Slack (MET) :             0.645ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.566ns  (logic 0.192ns (33.912%)  route 0.374ns (66.088%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.291     2.570    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y67          LUT4 (Prop_lut4_I0_O)        0.028     2.598 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0/O
                         net (fo=1, routed)           0.083     2.682    ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_3__0_n_0
    SLICE_X6Y67          LUT6 (Prop_lut6_I5_O)        0.028     2.710 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[1]_i_1__0/O
                         net (fo=1, routed)           0.000     2.710    ADC2/LTC2195_SPI_inst_n_10
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     2.125    ADC2/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[1]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X6Y67          FDCE (Hold_fdce_C_D)         0.087     2.064    ADC2/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.064    
                         arrival time                           2.710    
  -------------------------------------------------------------------
                         slack                                  0.645    

Slack (MET) :             0.653ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.164ns (30.232%)  route 0.378ns (69.768%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.378     2.658    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y68          LUT6 (Prop_lut6_I4_O)        0.028     2.686 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[11]_i_1__0/O
                         net (fo=1, routed)           0.000     2.686    ADC2/LTC2195_SPI_inst_n_4
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.845     2.094    ADC2/clk_in
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.147     1.946    
    SLICE_X8Y68          FDCE (Hold_fdce_C_D)         0.087     2.033    ADC2/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.686    
  -------------------------------------------------------------------
                         slack                                  0.653    

Slack (MET) :             0.700ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.608ns  (logic 0.169ns (27.778%)  route 0.439ns (72.222%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.439     2.719    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y68          LUT4 (Prop_lut4_I0_O)        0.033     2.752 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[5]_i_1__0/O
                         net (fo=1, routed)           0.000     2.752    ADC2/LTC2195_SPI_inst_n_7
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     2.124    ADC2/clk_in
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[5]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.075     2.051    ADC2/FSM_onehot_state_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.051    
                         arrival time                           2.752    
  -------------------------------------------------------------------
                         slack                                  0.700    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.603ns  (logic 0.164ns (27.180%)  route 0.439ns (72.820%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.167ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 f  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.439     2.719    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X4Y68          LUT4 (Prop_lut4_I1_O)        0.028     2.747 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[4]_i_1__0/O
                         net (fo=1, routed)           0.000     2.747    ADC2/LTC2195_SPI_inst_n_8
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     2.124    ADC2/clk_in
    SLICE_X4Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[4]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X4Y68          FDCE (Hold_fdce_C_D)         0.060     2.036    ADC2/FSM_onehot_state_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.747    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.761ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.212%)  route 0.486ns (74.788%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.094ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.486     2.766    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X8Y68          LUT6 (Prop_lut6_I3_O)        0.028     2.794 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[12]_i_1__0/O
                         net (fo=1, routed)           0.000     2.794    ADC2/LTC2195_SPI_inst_n_3
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.845     2.094    ADC2/clk_in
    SLICE_X8Y68          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.147     1.946    
    SLICE_X8Y68          FDCE (Hold_fdce_C_D)         0.087     2.033    ADC2/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.033    
                         arrival time                           2.794    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.875ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/ready_out_reg/C
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/FSM_onehot_state_f_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns)
  Data Path Delay:        0.710ns  (logic 0.165ns (23.252%)  route 0.545ns (76.748%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.166ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    2.143ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.660     1.761    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.091     1.852 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.291     2.143    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y68          FDCE (Prop_fdce_C_Q)         0.136     2.279 r  ADC2/LTC2195_SPI_inst/ready_out_reg/Q
                         net (fo=9, routed)           0.291     2.570    ADC2/LTC2195_SPI_inst/spi_ready
    SLICE_X6Y67          LUT4 (Prop_lut4_I1_O)        0.029     2.599 r  ADC2/LTC2195_SPI_inst/FSM_onehot_state_f[2]_i_1__0/O
                         net (fo=1, routed)           0.254     2.853    ADC2/LTC2195_SPI_inst_n_9
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     2.125    ADC2/clk_in
    SLICE_X6Y67          FDCE                                         r  ADC2/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X6Y67          FDCE (Hold_fdce_C_D)         0.001     1.978    ADC2/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.978    
                         arrival time                           2.853    
  -------------------------------------------------------------------
                         slack                                  0.875    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.787ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.186ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.787ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.835ns  (logic 0.053ns (6.347%)  route 0.782ns (93.653%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.846ns = ( 9.846 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     9.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     9.846 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.782    10.628    ADC2/spi_data[7]
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.053    10.681 f  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000    10.681    ADC2/spi_data[7]_i_1_n_0
    SLICE_X4Y67          FDRE                                         f  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    14.264    ADC2/clk_in
    SLICE_X4Y67          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism              0.204    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.034    14.467    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         14.467    
                         arrival time                         -10.681    
  -------------------------------------------------------------------
                         slack                                  3.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.028ns (7.691%)  route 0.336ns (92.309%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.336     2.195    ADC2/spi_data[7]
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.028     2.223 r  ADC2/spi_data[7]_i_1/O
                         net (fo=1, routed)           0.000     2.223    ADC2/spi_data[7]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  ADC2/spi_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     2.125    ADC2/clk_in
    SLICE_X4Y67          FDRE                                         r  ADC2/spi_data_reg[7]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X4Y67          FDRE (Hold_fdre_C_D)         0.060     2.037    ADC2/spi_data_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.186    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.518ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.301ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.518ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.104ns  (logic 0.053ns (4.800%)  route 1.051ns (95.200%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     9.844 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           1.051    10.895    ADC2/spi_data[8]
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.053    10.948 f  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000    10.948    ADC2/spi_data[8]_i_1_n_0
    SLICE_X7Y68          FDRE                                         f  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    14.262    ADC2/clk_in
    SLICE_X7Y68          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.035    14.431    
    SLICE_X7Y68          FDRE (Setup_fdre_C_D)        0.035    14.466    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.948    
  -------------------------------------------------------------------
                         slack                                  3.518    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.028ns (5.843%)  route 0.451ns (94.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.451     2.309    ADC2/spi_data[8]
    SLICE_X7Y68          LUT6 (Prop_lut6_I5_O)        0.028     2.337 r  ADC2/spi_data[8]_i_1/O
                         net (fo=1, routed)           0.000     2.337    ADC2/spi_data[8]_i_1_n_0
    SLICE_X7Y68          FDRE                                         r  ADC2/spi_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     2.124    ADC2/clk_in
    SLICE_X7Y68          FDRE                                         r  ADC2/spi_data_reg[8]/C
                         clock pessimism             -0.147     1.976    
    SLICE_X7Y68          FDRE (Hold_fdre_C_D)         0.060     2.036    ADC2/spi_data_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.036    
                         arrival time                           2.337    
  -------------------------------------------------------------------
                         slack                                  0.301    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.223ns  (logic 0.053ns (4.334%)  route 1.170ns (95.666%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.264ns = ( 14.264 - 10.000 ) 
    Source Clock Delay      (SCD):    4.846ns = ( 9.846 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     9.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     9.846 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.170    11.015    ADC2/spi_data[9]
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.068 f  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000    11.068    ADC2/spi_data[9]_i_1_n_0
    SLICE_X4Y67          FDRE                                         f  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    14.264    ADC2/clk_in
    SLICE_X4Y67          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism              0.204    14.469    
                         clock uncertainty           -0.035    14.433    
    SLICE_X4Y67          FDRE (Setup_fdre_C_D)        0.035    14.468    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         14.468    
                         arrival time                         -11.068    
  -------------------------------------------------------------------
                         slack                                  3.400    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.546ns  (logic 0.028ns (5.130%)  route 0.518ns (94.870%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.125ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.518     2.377    ADC2/spi_data[9]
    SLICE_X4Y67          LUT6 (Prop_lut6_I5_O)        0.028     2.405 r  ADC2/spi_data[9]_i_1/O
                         net (fo=1, routed)           0.000     2.405    ADC2/spi_data[9]_i_1_n_0
    SLICE_X4Y67          FDRE                                         r  ADC2/spi_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     2.125    ADC2/clk_in
    SLICE_X4Y67          FDRE                                         r  ADC2/spi_data_reg[9]/C
                         clock pessimism             -0.147     1.977    
    SLICE_X4Y67          FDRE (Hold_fdre_C_D)         0.060     2.037    ADC2/spi_data_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.405    
  -------------------------------------------------------------------
                         slack                                  0.368    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        3.728ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.281ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.728ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.895ns  (logic 0.053ns (5.924%)  route 0.842ns (94.076%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.377ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.842    10.685    ADC2/spi_trigger_reg_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.053    10.738 f  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000    10.738    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X5Y68          FDCE                                         f  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    14.262    ADC2/clk_in
    SLICE_X5Y68          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.035    14.431    
    SLICE_X5Y68          FDCE (Setup_fdce_C_D)        0.035    14.466    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         14.466    
                         arrival time                         -10.738    
  -------------------------------------------------------------------
                         slack                                  3.728    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/spi_trigger_reg/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.028ns (6.090%)  route 0.432ns (93.910%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.124ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.432     2.290    ADC2/spi_trigger_reg_n_0
    SLICE_X5Y68          LUT6 (Prop_lut6_I5_O)        0.028     2.318 r  ADC2/spi_trigger_i_1__0/O
                         net (fo=1, routed)           0.000     2.318    ADC2/spi_trigger_i_1__0_n_0
    SLICE_X5Y68          FDCE                                         r  ADC2/spi_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     2.124    ADC2/clk_in
    SLICE_X5Y68          FDCE                                         r  ADC2/spi_trigger_reg/C
                         clock pessimism             -0.147     1.976    
    SLICE_X5Y68          FDCE (Hold_fdce_C_D)         0.061     2.037    ADC2/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -2.037    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        0.374ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.655ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.374ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.849ns  (logic 0.573ns (14.888%)  route 3.276ns (85.112%))
  Logic Levels:           0  
  Clock Path Skew:        -4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.764ns = ( 10.014 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.905    10.014    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.587 r  ADC1/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.276    13.862    ADC1/p_27_out
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.598    14.271    ADC1/clk_in
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.045    14.237    ADC1/ADC0_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.237    
                         arrival time                         -13.862    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.415ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.822ns  (logic 0.573ns (14.993%)  route 3.249ns (85.007%))
  Logic Levels:           0  
  Clock Path Skew:        -4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.764ns = ( 10.014 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.905    10.014    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.587 r  ADC1/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           3.249    13.835    ADC1/p_29_out
    SLICE_X1Y91          FDRE                                         r  ADC1/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.598    14.271    ADC1/clk_in
    SLICE_X1Y91          FDRE                                         r  ADC1/ADC0_out_reg[4]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.032    14.250    ADC1/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -13.835    
  -------------------------------------------------------------------
                         slack                                  0.415    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.734ns  (logic 0.573ns (15.344%)  route 3.161ns (84.656%))
  Logic Levels:           0  
  Clock Path Skew:        -4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    8.764ns = ( 10.014 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.905    10.014    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.587 r  ADC1/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           3.161    13.748    ADC1/p_28_out
    SLICE_X0Y90          FDRE                                         r  ADC1/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597    14.270    ADC1/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC1/ADC0_out_reg[6]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.194    14.281    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.045    14.236    ADC1/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.236    
                         arrival time                         -13.748    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.488ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.746ns  (logic 0.573ns (15.297%)  route 3.173ns (84.703%))
  Logic Levels:           0  
  Clock Path Skew:        -4.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.764ns = ( 10.014 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.905    10.014    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.573    10.587 r  ADC1/pins[1].ISERDESE2_inst/Q7
                         net (fo=1, routed)           3.173    13.759    ADC1/p_25_out
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.598    14.271    ADC1/clk_in
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[12]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.034    14.248    ADC1/ADC0_out_reg[12]
  -------------------------------------------------------------------
                         required time                         14.248    
                         arrival time                         -13.759    
  -------------------------------------------------------------------
                         slack                                  0.488    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.638ns  (logic 0.573ns (15.750%)  route 3.065ns (84.250%))
  Logic Levels:           0  
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.760ns = ( 10.010 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.901    10.010    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.583 r  ADC1/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           3.065    13.648    ADC1/p_38_out
    SLICE_X1Y91          FDRE                                         r  ADC1/ADC0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.598    14.271    ADC1/clk_in
    SLICE_X1Y91          FDRE                                         r  ADC1/ADC0_out_reg[3]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X1Y91          FDRE (Setup_fdre_C_D)       -0.032    14.250    ADC1/ADC0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.617ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.623ns  (logic 0.573ns (15.814%)  route 3.050ns (84.186%))
  Logic Levels:           0  
  Clock Path Skew:        -4.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.271ns = ( 14.271 - 10.000 ) 
    Source Clock Delay      (SCD):    8.760ns = ( 10.010 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.901    10.010    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.583 r  ADC1/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.050    13.633    ADC1/p_35_out
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.598    14.271    ADC1/clk_in
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[9]/C
                         clock pessimism              0.204    14.476    
                         clock uncertainty           -0.194    14.282    
    SLICE_X0Y92          FDRE (Setup_fdre_C_D)       -0.032    14.250    ADC1/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.250    
                         arrival time                         -13.633    
  -------------------------------------------------------------------
                         slack                                  0.617    

Slack (MET) :             0.692ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.545ns  (logic 0.573ns (16.165%)  route 2.972ns (83.835%))
  Logic Levels:           0  
  Clock Path Skew:        -4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    8.760ns = ( 10.010 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.901    10.010    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.583 r  ADC1/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.972    13.554    ADC1/p_37_out
    SLICE_X0Y90          FDRE                                         r  ADC1/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597    14.270    ADC1/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC1/ADC0_out_reg[5]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.194    14.281    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.034    14.247    ADC1/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.247    
                         arrival time                         -13.554    
  -------------------------------------------------------------------
                         slack                                  0.692    

Slack (MET) :             0.726ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.509ns  (logic 0.573ns (16.327%)  route 2.936ns (83.673%))
  Logic Levels:           0  
  Clock Path Skew:        -4.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    8.764ns = ( 10.014 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.905    10.014    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.573    10.587 r  ADC1/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           2.936    13.523    ADC1/p_24_out
    SLICE_X0Y89          FDRE                                         r  ADC1/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597    14.270    ADC1/clk_in
    SLICE_X0Y89          FDRE                                         r  ADC1/ADC0_out_reg[14]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.194    14.281    
    SLICE_X0Y89          FDRE (Setup_fdre_C_D)       -0.032    14.249    ADC1/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -13.523    
  -------------------------------------------------------------------
                         slack                                  0.726    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 ADC1/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.495ns  (logic 0.573ns (16.397%)  route 2.922ns (83.603%))
  Logic Levels:           0  
  Clock Path Skew:        -4.292ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.764ns = ( 10.014 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.905    10.014    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y6          ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.587 r  ADC1/pins[1].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.922    13.508    ADC1/p_30_out
    SLICE_X3Y85          FDRE                                         r  ADC1/ADC0_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.594    14.267    ADC1/clk_in
    SLICE_X3Y85          FDRE                                         r  ADC1/ADC0_out_reg[2]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.029    14.249    ADC1/ADC0_out_reg[2]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -13.508    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.754ns  (required time - arrival time)
  Source:                 ADC1/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        3.485ns  (logic 0.573ns (16.440%)  route 2.912ns (83.560%))
  Logic Levels:           0  
  Clock Path Skew:        -4.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.270ns = ( 14.270 - 10.000 ) 
    Source Clock Delay      (SCD):    8.760ns = ( 10.010 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.901    10.010    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y12         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.583 r  ADC1/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.912    13.495    ADC1/p_36_out
    SLICE_X0Y90          FDRE                                         r  ADC1/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597    14.270    ADC1/clk_in
    SLICE_X0Y90          FDRE                                         r  ADC1/ADC0_out_reg[7]/C
                         clock pessimism              0.204    14.475    
                         clock uncertainty           -0.194    14.281    
    SLICE_X0Y90          FDRE (Setup_fdre_C_D)       -0.032    14.249    ADC1/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.249    
                         arrival time                         -13.495    
  -------------------------------------------------------------------
                         slack                                  0.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.655ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.191     4.871    ADC1/p_5_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[5]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC1/FR_out0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           4.871    
  -------------------------------------------------------------------
                         slack                                  2.655    

Slack (MET) :             2.656ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.388ns  (logic 0.193ns (49.769%)  route 0.195ns (50.231%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.195     4.874    ADC1/p_0_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[0]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC1/FR_out0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           4.874    
  -------------------------------------------------------------------
                         slack                                  2.656    

Slack (MET) :             2.691ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.231     4.910    ADC1/p_2_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[2]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC1/FR_out0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  2.691    

Slack (MET) :             2.693ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.425ns  (logic 0.193ns (45.402%)  route 0.232ns (54.598%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.232     4.911    ADC1/p_4_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[4]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.040     2.218    ADC1/FR_out0_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.218    
                         arrival time                           4.911    
  -------------------------------------------------------------------
                         slack                                  2.693    

Slack (MET) :             2.694ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.424ns  (logic 0.193ns (45.509%)  route 0.231ns (54.491%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.231     4.910    ADC1/p_1_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[1]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.038     2.216    ADC1/FR_out0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.216    
                         arrival time                           4.910    
  -------------------------------------------------------------------
                         slack                                  2.694    

Slack (MET) :             2.696ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.431ns  (logic 0.193ns (44.815%)  route 0.238ns (55.186%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.238     4.917    ADC1/p_7_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[7]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC1/FR_out0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           4.917    
  -------------------------------------------------------------------
                         slack                                  2.696    

Slack (MET) :             2.742ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.476ns  (logic 0.193ns (40.507%)  route 0.283ns (59.493%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.283     4.963    ADC1/p_3_out
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X0Y88          FDRE                                         r  ADC1/FR_out0_reg[3]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X0Y88          FDRE (Hold_fdre_C_D)         0.043     2.221    ADC1/FR_out0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.221    
                         arrival time                           4.963    
  -------------------------------------------------------------------
                         slack                                  2.742    

Slack (MET) :             2.747ns  (arrival time - required time)
  Source:                 ADC1/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC1/FR_out0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -1.252ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.132ns
    Source Clock Delay      (SCD):    3.236ns = ( 4.486 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y88         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.679 r  ADC1/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.287     4.966    ADC1/p_6_out
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.883     2.132    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[6]/C
                         clock pessimism             -0.147     1.984    
                         clock uncertainty            0.194     2.178    
    SLICE_X1Y88          FDRE (Hold_fdre_C_D)         0.041     2.219    ADC1/FR_out0_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.219    
                         arrival time                           4.966    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.805ns  (arrival time - required time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID1/PD/b1x00/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.602ns  (logic 0.193ns (32.036%)  route 0.409ns (67.964%))
  Logic Levels:           0  
  Clock Path Skew:        -1.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.160ns
    Source Clock Delay      (SCD):    3.229ns = ( 4.479 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.658     4.479    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.672 r  ADC1/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           0.409     5.082    PID1/PD/e_in[1]
    DSP48_X0Y26          DSP48E1                                      r  PID1/PD/b1x00/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.911     2.160    PID1/PD/clk_in
    DSP48_X0Y26          DSP48E1                                      r  PID1/PD/b1x00/CLK
                         clock pessimism             -0.147     2.013    
                         clock uncertainty            0.194     2.206    
    DSP48_X0Y26          DSP48E1 (Hold_dsp48e1_CLK_B[16])
                                                      0.070     2.276    PID1/PD/b1x00
  -------------------------------------------------------------------
                         required time                         -2.276    
                         arrival time                           5.082    
  -------------------------------------------------------------------
                         slack                                  2.805    

Slack (MET) :             2.810ns  (arrival time - required time)
  Source:                 ADC1/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID1/PD/b1x00__2/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int rise@1.250ns)
  Data Path Delay:        0.599ns  (logic 0.193ns (32.205%)  route 0.406ns (67.795%))
  Logic Levels:           0  
  Clock Path Skew:        -1.225ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.152ns
    Source Clock Delay      (SCD):    3.229ns = ( 4.479 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.658     4.479    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y70         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.672 r  ADC1/pins[3].ISERDESE2_inst/Q5
                         net (fo=4, routed)           0.406     5.079    PID1/PD/e_in[7]
    DSP48_X0Y29          DSP48E1                                      r  PID1/PD/b1x00__2/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.903     2.152    PID1/PD/clk_in
    DSP48_X0Y29          DSP48E1                                      r  PID1/PD/b1x00__2/CLK
                         clock pessimism             -0.147     2.005    
                         clock uncertainty            0.194     2.198    
    DSP48_X0Y29          DSP48E1 (Hold_dsp48e1_CLK_B[7])
                                                      0.070     2.268    PID1/PD/b1x00__2
  -------------------------------------------------------------------
                         required time                         -2.268    
                         arrival time                           5.079    
  -------------------------------------------------------------------
                         slack                                  2.810    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_int_1
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.177ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.391ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.177ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.631ns  (logic 0.573ns (15.779%)  route 3.058ns (84.221%))
  Logic Levels:           0  
  Clock Path Skew:        -3.714ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.266ns = ( 14.266 - 10.000 ) 
    Source Clock Delay      (SCD):    8.185ns = ( 9.435 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.904     9.435    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.008 r  ADC2/pins[1].ISERDESE2_inst/Q5
                         net (fo=1, routed)           3.058    13.066    ADC2/p_27_out
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.593    14.266    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[8]/C
                         clock pessimism              0.204    14.471    
                         clock uncertainty           -0.194    14.277    
    SLICE_X0Y84          FDRE (Setup_fdre_C_D)       -0.034    14.243    ADC2/ADC0_out_reg[8]
  -------------------------------------------------------------------
                         required time                         14.243    
                         arrival time                         -13.066    
  -------------------------------------------------------------------
                         slack                                  1.177    

Slack (MET) :             1.408ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.400ns  (logic 0.573ns (16.854%)  route 2.827ns (83.146%))
  Logic Levels:           0  
  Clock Path Skew:        -3.715ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.185ns = ( 9.435 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.904     9.435    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.573    10.008 r  ADC2/pins[1].ISERDESE2_inst/Q6
                         net (fo=1, routed)           2.827    12.834    ADC2/p_26_out
    SLICE_X0Y82          FDRE                                         r  ADC2/ADC0_out_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X0Y82          FDRE (Setup_fdre_C_D)       -0.034    14.242    ADC2/ADC0_out_reg[10]
  -------------------------------------------------------------------
                         required time                         14.242    
                         arrival time                         -12.834    
  -------------------------------------------------------------------
                         slack                                  1.408    

Slack (MET) :             1.453ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.378ns  (logic 0.573ns (16.961%)  route 2.805ns (83.039%))
  Logic Levels:           0  
  Clock Path Skew:        -3.706ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.267ns = ( 14.267 - 10.000 ) 
    Source Clock Delay      (SCD):    8.178ns = ( 9.428 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.897     9.428    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.573    10.001 r  ADC2/pins[0].ISERDESE2_inst/Q5
                         net (fo=1, routed)           2.805    12.806    ADC2/p_35_out
    SLICE_X3Y85          FDRE                                         r  ADC2/ADC0_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.594    14.267    ADC2/clk_in
    SLICE_X3Y85          FDRE                                         r  ADC2/ADC0_out_reg[9]/C
                         clock pessimism              0.204    14.472    
                         clock uncertainty           -0.194    14.278    
    SLICE_X3Y85          FDRE (Setup_fdre_C_D)       -0.019    14.259    ADC2/ADC0_out_reg[9]
  -------------------------------------------------------------------
                         required time                         14.259    
                         arrival time                         -12.806    
  -------------------------------------------------------------------
                         slack                                  1.453    

Slack (MET) :             1.667ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID2/PD/b0x11/B[16]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.011ns  (logic 0.573ns (19.031%)  route 2.438ns (80.969%))
  Logic Levels:           0  
  Clock Path Skew:        -3.498ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.468ns = ( 14.468 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns = ( 9.420 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.889     9.420    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.993 r  ADC2/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.438    12.430    PID2/PD/e_in[1]
    DSP48_X1Y16          DSP48E1                                      r  PID2/PD/b0x11/B[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.794    14.468    PID2/PD/clk_in
    DSP48_X1Y16          DSP48E1                                      r  PID2/PD/b0x11/CLK
                         clock pessimism              0.204    14.672    
                         clock uncertainty           -0.194    14.478    
    DSP48_X1Y16          DSP48E1 (Setup_dsp48e1_CLK_B[16])
                                                     -0.381    14.097    PID2/PD/b0x11
  -------------------------------------------------------------------
                         required time                         14.097    
                         arrival time                         -12.430    
  -------------------------------------------------------------------
                         slack                                  1.667    

Slack (MET) :             1.777ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        3.013ns  (logic 0.573ns (19.020%)  route 2.440ns (80.980%))
  Logic Levels:           0  
  Clock Path Skew:        -3.722ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.258ns = ( 14.258 - 10.000 ) 
    Source Clock Delay      (SCD):    8.185ns = ( 9.435 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.904     9.435    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.008 r  ADC2/pins[1].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.440    12.447    ADC2/p_28_out
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.585    14.258    ADC2/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[6]/C
                         clock pessimism              0.204    14.463    
                         clock uncertainty           -0.194    14.269    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)       -0.045    14.224    ADC2/ADC0_out_reg[6]
  -------------------------------------------------------------------
                         required time                         14.224    
                         arrival time                         -12.447    
  -------------------------------------------------------------------
                         slack                                  1.777    

Slack (MET) :             1.833ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.997ns  (logic 0.573ns (19.120%)  route 2.424ns (80.880%))
  Logic Levels:           0  
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.178ns = ( 9.428 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.897     9.428    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.573    10.001 r  ADC2/pins[0].ISERDESE2_inst/Q4
                         net (fo=1, routed)           2.424    12.424    ADC2/p_36_out
    SLICE_X2Y83          FDRE                                         r  ADC2/ADC0_out_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/clk_in
    SLICE_X2Y83          FDRE                                         r  ADC2/ADC0_out_reg[7]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)       -0.018    14.258    ADC2/ADC0_out_reg[7]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -12.424    
  -------------------------------------------------------------------
                         slack                                  1.833    

Slack (MET) :             1.867ns  (required time - arrival time)
  Source:                 ADC2/pins[3].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            PID2/PD/b0x11__2/B[1]
                            (rising edge-triggered cell DSP48E1 clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.809ns  (logic 0.573ns (20.400%)  route 2.236ns (79.600%))
  Logic Levels:           0  
  Clock Path Skew:        -3.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.466ns = ( 14.466 - 10.000 ) 
    Source Clock Delay      (SCD):    8.170ns = ( 9.420 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.889     9.420    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y22         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573     9.993 r  ADC2/pins[3].ISERDESE2_inst/Q2
                         net (fo=8, routed)           2.236    12.228    PID2/PD/e_in[1]
    DSP48_X1Y15          DSP48E1                                      r  PID2/PD/b0x11__2/B[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.792    14.466    PID2/PD/clk_in
    DSP48_X1Y15          DSP48E1                                      r  PID2/PD/b0x11__2/CLK
                         clock pessimism              0.204    14.670    
                         clock uncertainty           -0.194    14.476    
    DSP48_X1Y15          DSP48E1 (Setup_dsp48e1_CLK_B[1])
                                                     -0.381    14.095    PID2/PD/b0x11__2
  -------------------------------------------------------------------
                         required time                         14.095    
                         arrival time                         -12.228    
  -------------------------------------------------------------------
                         slack                                  1.867    

Slack (MET) :             1.937ns  (required time - arrival time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.853ns  (logic 0.573ns (20.082%)  route 2.280ns (79.917%))
  Logic Levels:           0  
  Clock Path Skew:        -3.721ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.259ns = ( 14.259 - 10.000 ) 
    Source Clock Delay      (SCD):    8.185ns = ( 9.435 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.904     9.435    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.008 r  ADC2/pins[1].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.280    12.288    ADC2/p_29_out
    SLICE_X0Y72          FDRE                                         r  ADC2/ADC0_out_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.586    14.259    ADC2/clk_in
    SLICE_X0Y72          FDRE                                         r  ADC2/ADC0_out_reg[4]/C
                         clock pessimism              0.204    14.464    
                         clock uncertainty           -0.194    14.270    
    SLICE_X0Y72          FDRE (Setup_fdre_C_D)       -0.045    14.225    ADC2/ADC0_out_reg[4]
  -------------------------------------------------------------------
                         required time                         14.225    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  1.937    

Slack (MET) :             1.947ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.892ns  (logic 0.573ns (19.812%)  route 2.319ns (80.188%))
  Logic Levels:           0  
  Clock Path Skew:        -3.708ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.265ns = ( 14.265 - 10.000 ) 
    Source Clock Delay      (SCD):    8.178ns = ( 9.428 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.897     9.428    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.573    10.001 r  ADC2/pins[0].ISERDESE2_inst/Q3
                         net (fo=1, routed)           2.319    12.320    ADC2/p_37_out
    SLICE_X2Y83          FDRE                                         r  ADC2/ADC0_out_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/clk_in
    SLICE_X2Y83          FDRE                                         r  ADC2/ADC0_out_reg[5]/C
                         clock pessimism              0.204    14.470    
                         clock uncertainty           -0.194    14.276    
    SLICE_X2Y83          FDRE (Setup_fdre_C_D)       -0.009    14.267    ADC2/ADC0_out_reg[5]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                         -12.320    
  -------------------------------------------------------------------
                         slack                                  1.947    

Slack (MET) :             1.957ns  (required time - arrival time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.750ns  (clk rise@10.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        2.843ns  (logic 0.573ns (20.154%)  route 2.270ns (79.846%))
  Logic Levels:           0  
  Clock Path Skew:        -3.711ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.262ns = ( 14.262 - 10.000 ) 
    Source Clock Delay      (SCD):    8.178ns = ( 9.428 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.897     9.428    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.573    10.001 r  ADC2/pins[0].ISERDESE2_inst/Q2
                         net (fo=1, routed)           2.270    12.271    ADC2/p_38_out
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC0_out_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    14.262    ADC2/clk_in
    SLICE_X0Y80          FDRE                                         r  ADC2/ADC0_out_reg[3]/C
                         clock pessimism              0.204    14.467    
                         clock uncertainty           -0.194    14.273    
    SLICE_X0Y80          FDRE (Setup_fdre_C_D)       -0.045    14.228    ADC2/ADC0_out_reg[3]
  -------------------------------------------------------------------
                         required time                         14.228    
                         arrival time                         -12.271    
  -------------------------------------------------------------------
                         slack                                  1.957    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.391ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.384ns  (logic 0.193ns (50.212%)  route 0.191ns (49.788%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.191     4.677    ADC2/p_0_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[0]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out0_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           4.677    
  -------------------------------------------------------------------
                         slack                                  2.391    

Slack (MET) :             2.431ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.428ns  (logic 0.193ns (45.099%)  route 0.235ns (54.901%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q1)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q1
                         net (fo=1, routed)           0.235     4.720    ADC2/p_7_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[7]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.043     2.289    ADC2/FR_out0_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.289    
                         arrival time                           4.720    
  -------------------------------------------------------------------
                         slack                                  2.431    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.432ns  (logic 0.193ns (44.667%)  route 0.239ns (55.333%))
  Logic Levels:           0  
  Clock Path Skew:        -0.989ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.201ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q2)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q2
                         net (fo=1, routed)           0.239     4.724    ADC2/p_6_out
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out0_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.952     2.201    ADC2/clk_in
    SLICE_X0Y35          FDRE                                         r  ADC2/FR_out0_reg[6]/C
                         clock pessimism             -0.147     2.053    
                         clock uncertainty            0.194     2.247    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.040     2.287    ADC2/FR_out0_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.437ns  (arrival time - required time)
  Source:                 ADC2/pins[1].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.205ns
    Source Clock Delay      (SCD):    3.045ns = ( 4.295 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.718     4.295    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y8          ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.488 r  ADC2/pins[1].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     4.728    ADC2/p_24_out
    SLICE_X0Y9           FDRE                                         r  ADC2/ADC0_out_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.956     2.205    ADC2/clk_in
    SLICE_X0Y9           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
                         clock pessimism             -0.147     2.057    
                         clock uncertainty            0.194     2.251    
    SLICE_X0Y9           FDRE (Hold_fdre_C_D)         0.040     2.291    ADC2/ADC0_out_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.291    
                         arrival time                           4.728    
  -------------------------------------------------------------------
                         slack                                  2.437    

Slack (MET) :             2.440ns  (arrival time - required time)
  Source:                 ADC2/pins[0].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/ADC0_out_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.433ns  (logic 0.193ns (44.557%)  route 0.240ns (55.443%))
  Logic Levels:           0  
  Clock Path Skew:        -0.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.198ns
    Source Clock Delay      (SCD):    3.041ns = ( 4.291 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.714     4.291    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y16         ISERDESE2 (Prop_iserdese2_CLKDIV_Q8)
                                                      0.193     4.484 r  ADC2/pins[0].ISERDESE2_inst/Q8
                         net (fo=1, routed)           0.240     4.724    ADC2/p_32_out
    SLICE_X0Y17          FDRE                                         r  ADC2/ADC0_out_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.949     2.198    ADC2/clk_in
    SLICE_X0Y17          FDRE                                         r  ADC2/ADC0_out_reg[15]/C
                         clock pessimism             -0.147     2.050    
                         clock uncertainty            0.194     2.244    
    SLICE_X0Y17          FDRE (Hold_fdre_C_D)         0.040     2.284    ADC2/ADC0_out_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           4.724    
  -------------------------------------------------------------------
                         slack                                  2.440    

Slack (MET) :             2.444ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q6)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q6
                         net (fo=1, routed)           0.246     4.731    ADC2/p_2_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[2]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.041     2.287    ADC2/FR_out0_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  2.444    

Slack (MET) :             2.447ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.439ns  (logic 0.193ns (43.961%)  route 0.246ns (56.039%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q4)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q4
                         net (fo=1, routed)           0.246     4.731    ADC2/p_4_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[4]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.038     2.284    ADC2/FR_out0_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           4.731    
  -------------------------------------------------------------------
                         slack                                  2.447    

Slack (MET) :             2.479ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.471ns  (logic 0.193ns (41.011%)  route 0.278ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q7)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q7
                         net (fo=1, routed)           0.278     4.763    ADC2/p_1_out
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[1]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X1Y34          FDRE (Hold_fdre_C_D)         0.038     2.284    ADC2/FR_out0_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.284    
                         arrival time                           4.763    
  -------------------------------------------------------------------
                         slack                                  2.479    

Slack (MET) :             2.481ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.475ns  (logic 0.193ns (40.629%)  route 0.282ns (59.371%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q5)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q5
                         net (fo=1, routed)           0.282     4.767    ADC2/p_3_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[3]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.040     2.286    ADC2/FR_out0_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.286    
                         arrival time                           4.767    
  -------------------------------------------------------------------
                         slack                                  2.481    

Slack (MET) :             2.485ns  (arrival time - required time)
  Source:                 ADC2/pins[4].ISERDESE2_inst/CLKDIV
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Destination:            ADC2/FR_out0_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -1.250ns  (clk rise@0.000ns - clk_div_int_1 rise@1.250ns)
  Data Path Delay:        0.480ns  (logic 0.193ns (40.218%)  route 0.287ns (59.782%))
  Logic Levels:           0  
  Clock Path Skew:        -0.990ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.200ns
    Source Clock Delay      (SCD):    3.042ns = ( 4.292 - 1.250 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y34         ISERDESE2 (Prop_iserdese2_CLKDIV_Q3)
                                                      0.193     4.485 r  ADC2/pins[4].ISERDESE2_inst/Q3
                         net (fo=1, routed)           0.287     4.772    ADC2/p_5_out
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.951     2.200    ADC2/clk_in
    SLICE_X0Y34          FDRE                                         r  ADC2/FR_out0_reg[5]/C
                         clock pessimism             -0.147     2.052    
                         clock uncertainty            0.194     2.246    
    SLICE_X0Y34          FDRE (Hold_fdre_C_D)         0.041     2.287    ADC2/FR_out0_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.287    
                         arrival time                           4.772    
  -------------------------------------------------------------------
                         slack                                  2.485    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.001ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.343ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.001ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.480ns  (logic 0.322ns (7.188%)  route 4.158ns (92.812%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.679ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.184     8.019    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y66          LUT5 (Prop_lut5_I1_O)        0.053     8.072 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.974     9.046    ADC2/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.579    15.041    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    15.246    
                         clock uncertainty           -0.035    15.210    
    SLICE_X0Y66          FDRE (Setup_fdre_C_CE)      -0.163    15.047    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                  6.001    

Slack (MET) :             6.196ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.322ns (7.877%)  route 3.766ns (92.123%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.864     7.699    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.053     7.752 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.902     8.654    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    14.845    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism              0.204    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X1Y65          FDRE (Setup_fdre_C_CE)      -0.163    14.851    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.654    
  -------------------------------------------------------------------
                         slack                                  6.196    

Slack (MET) :             6.227ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.057ns  (logic 0.322ns (7.937%)  route 3.735ns (92.063%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.483ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.868     7.703    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y66          LUT5 (Prop_lut5_I1_O)        0.053     7.756 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.867     8.623    ADC2/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    14.845    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.163    14.851    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                          -8.623    
  -------------------------------------------------------------------
                         slack                                  6.227    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.343ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.000ns  (logic 0.128ns (6.400%)  route 1.872ns (93.600%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.464     3.316    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y66          LUT5 (Prop_lut5_I1_O)        0.028     3.344 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.408     3.752    ADC2/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.262     2.501    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism             -0.147     2.354    
    SLICE_X0Y65          FDRE (Hold_fdre_C_CE)        0.055     2.409    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           3.752    
  -------------------------------------------------------------------
                         slack                                  1.343    

Slack (MET) :             1.359ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.128ns (6.349%)  route 1.888ns (93.651%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.602ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.460     3.312    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y66          LUT5 (Prop_lut5_I0_O)        0.028     3.340 r  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.428     3.768    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.262     2.501    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.354    
    SLICE_X1Y65          FDRE (Hold_fdre_C_CE)        0.055     2.409    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           3.768    
  -------------------------------------------------------------------
                         slack                                  1.359    

Slack (MET) :             1.449ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        2.225ns  (logic 0.128ns (5.754%)  route 2.097ns (94.246%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.720ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.620ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.592     3.444    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y66          LUT5 (Prop_lut5_I1_O)        0.028     3.472 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.505     3.977    ADC2/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.380     2.620    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism             -0.147     2.472    
    SLICE_X0Y66          FDRE (Hold_fdre_C_CE)        0.055     2.527    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         -2.527    
                         arrival time                           3.977    
  -------------------------------------------------------------------
                         slack                                  1.449    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.731ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.423ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.731ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.472ns  (logic 0.442ns (30.020%)  route 1.030ns (69.980%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.677     5.523    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.053     5.576 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.483     6.059    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          LDCE (EnToQ_ldce_G_Q)        0.389     6.448 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           1.030     7.478    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.053     7.531 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     7.531    ADC2/LTC2195_SPI_inst/p_3_in[8]
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.515    14.977    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y70          FDPE (Setup_fdpe_C_D)        0.116    15.262    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -7.531    
  -------------------------------------------------------------------
                         slack                                  7.731    

Slack (MET) :             7.883ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        1.320ns  (logic 0.442ns (33.481%)  route 0.878ns (66.519%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.877ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    6.059ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.677     5.523    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.053     5.576 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.483     6.059    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          LDCE (EnToQ_ldce_G_Q)        0.389     6.448 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.878     7.326    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.053     7.379 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     7.379    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.515    14.977    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y70          FDCE (Setup_fdce_C_D)        0.116    15.262    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         15.262    
                         arrival time                          -7.379    
  -------------------------------------------------------------------
                         slack                                  7.883    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.423ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.171ns (29.680%)  route 0.405ns (70.320%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.292     2.152    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.180 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.215     2.395    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          LDCE (EnToQ_ldce_G_Q)        0.143     2.538 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.405     2.943    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X5Y70          LUT5 (Prop_lut5_I1_O)        0.028     2.971 r  ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1/O
                         net (fo=1, routed)           0.000     2.971    ADC2/LTC2195_SPI_inst/data_out[8]_C_i_1_n_0
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.351     2.590    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.443    
    SLICE_X5Y70          FDCE (Hold_fdce_C_D)         0.105     2.548    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           2.971    
  -------------------------------------------------------------------
                         slack                                  0.423    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.171ns (26.915%)  route 0.464ns (73.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.049ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    2.395ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.292     2.152    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.180 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.215     2.395    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y70          LDCE (EnToQ_ldce_G_Q)        0.143     2.538 r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/Q
                         net (fo=2, routed)           0.464     3.002    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_n_0
    SLICE_X4Y70          LUT3 (Prop_lut3_I1_O)        0.028     3.030 r  ADC2/LTC2195_SPI_inst/data_out[8]_P_i_1/O
                         net (fo=1, routed)           0.000     3.030    ADC2/LTC2195_SPI_inst/p_3_in[8]
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.351     2.590    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.443    
    SLICE_X4Y70          FDPE (Hold_fdpe_C_D)         0.105     2.548    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.548    
                         arrival time                           3.030    
  -------------------------------------------------------------------
                         slack                                  0.482    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.711ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.412ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.711ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.592ns  (logic 0.442ns (27.758%)  route 1.150ns (72.242%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.841     5.684    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053     5.737 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.306     6.043    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.389     6.432 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           1.150     7.582    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X4Y69          LUT5 (Prop_lut5_I1_O)        0.053     7.635 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     7.635    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.599    15.061    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y69          FDCE (Setup_fdce_C_D)        0.116    15.346    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -7.635    
  -------------------------------------------------------------------
                         slack                                  7.711    

Slack (MET) :             7.790ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.452ns  (logic 0.442ns (30.431%)  route 1.010ns (69.569%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.841     5.684    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053     5.737 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.306     6.043    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.389     6.432 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           1.010     7.442    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.053     7.495 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     7.495    ADC2/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.538    15.000    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism              0.204    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X1Y69          FDCE (Setup_fdce_C_D)        0.116    15.285    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         15.285    
                         arrival time                          -7.495    
  -------------------------------------------------------------------
                         slack                                  7.790    

Slack (MET) :             7.853ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.450ns  (logic 0.442ns (30.476%)  route 1.008ns (69.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.778ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    6.043ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.841     5.684    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053     5.737 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.306     6.043    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.389     6.432 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           1.008     7.440    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I1_O)        0.053     7.493 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     7.493    ADC2/LTC2195_SPI_inst/p_3_in[9]
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.599    15.061    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X5Y69          FDPE (Setup_fdpe_C_D)        0.116    15.346    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.346    
                         arrival time                          -7.493    
  -------------------------------------------------------------------
                         slack                                  7.853    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
                            (rising edge-triggered cell FDPE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.171ns (26.915%)  route 0.464ns (73.085%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.355     2.213    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.241 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.129     2.370    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.143     2.513 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.464     2.977    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X5Y69          LUT3 (Prop_lut3_I1_O)        0.028     3.005 r  ADC2/LTC2195_SPI_inst/data_out[9]_P_i_1/O
                         net (fo=1, routed)           0.000     3.005    ADC2/LTC2195_SPI_inst/p_3_in[9]
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.488    
    SLICE_X5Y69          FDPE (Hold_fdpe_C_D)         0.105     2.593    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           3.005    
  -------------------------------------------------------------------
                         slack                                  0.412    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.648ns  (logic 0.171ns (26.371%)  route 0.477ns (73.629%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.355     2.213    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.241 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.129     2.370    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.143     2.513 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.477     2.990    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X1Y69          LUT3 (Prop_lut3_I1_O)        0.028     3.018 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_2/O
                         net (fo=1, routed)           0.000     3.018    ADC2/LTC2195_SPI_inst/p_3_in[6]
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.444    
    SLICE_X1Y69          FDCE (Hold_fdce_C_D)         0.105     2.549    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.549    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.478ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.701ns  (logic 0.171ns (24.382%)  route 0.530ns (75.618%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    2.370ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.355     2.213    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.241 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.129     2.370    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y69          LDCE (EnToQ_ldce_G_Q)        0.143     2.513 r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/Q
                         net (fo=3, routed)           0.530     3.043    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_n_0
    SLICE_X4Y69          LUT5 (Prop_lut5_I1_O)        0.028     3.071 r  ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1/O
                         net (fo=1, routed)           0.000     3.071    ADC2/LTC2195_SPI_inst/data_out[9]_C_i_1_n_0
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.488    
    SLICE_X4Y69          FDCE (Hold_fdce_C_D)         0.105     2.593    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.593    
                         arrival time                           3.071    
  -------------------------------------------------------------------
                         slack                                  0.478    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        7.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.511ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.456ns  (required time - arrival time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.303ns  (logic 0.402ns (30.848%)  route 0.901ns (69.152%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.957ns = ( 14.957 - 10.000 ) 
    Source Clock Delay      (SCD):    6.421ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.938     5.784    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.053     5.837 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.585     6.421    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          LDCE (EnToQ_ldce_G_Q)        0.349     6.770 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.558     7.328    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.053     7.381 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.343     7.724    ADC2/LTC2195_SPI_inst/p_3_in[10]
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494    14.957    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism              0.204    15.161    
                         clock uncertainty           -0.035    15.126    
    SLICE_X2Y67          SRL16E (Setup_srl16e_CLK_D)
                                                      0.055    15.181    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         15.181    
                         arrival time                          -7.724    
  -------------------------------------------------------------------
                         slack                                  7.456    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.511ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.156ns (29.480%)  route 0.373ns (70.520%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.128ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.545ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.408     2.267    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.028     2.295 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.250     2.545    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y69          LDCE (EnToQ_ldce_G_Q)        0.128     2.673 r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/Q
                         net (fo=1, routed)           0.230     2.903    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_n_0
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.028     2.931 r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2_i_1/O
                         net (fo=1, routed)           0.143     3.074    ADC2/LTC2195_SPI_inst/p_3_in[10]
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/D
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.324     2.564    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     2.417    
    SLICE_X2Y67          SRL16E (Hold_srl16e_CLK_D)
                                                      0.147     2.564    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.564    
                         arrival time                           3.074    
  -------------------------------------------------------------------
                         slack                                  0.511    





---------------------------------------------------------------------------------------------------
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.364ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.246ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.762ns  (logic 0.053ns (1.919%)  route 2.709ns (98.081%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.206ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.841    11.685    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.053    11.738 r  ADC2/LTC2195_SPI_inst/spi_sck_out_i_1/O
                         net (fo=1, routed)           0.867    12.605    ADC2/LTC2195_SPI_inst/spi_sck_out3_out
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.383    14.845    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sck_out_reg/C
                         clock pessimism              0.204    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X0Y65          FDRE (Setup_fdre_C_CE)      -0.163    14.851    ADC2/LTC2195_SPI_inst/spi_sck_out_reg
  -------------------------------------------------------------------
                         required time                         14.851    
                         arrival time                         -12.605    
  -------------------------------------------------------------------
                         slack                                  2.246    

Slack (MET) :             2.589ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.615ns  (logic 0.053ns (2.027%)  route 2.562ns (97.973%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.041ns = ( 15.041 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.588    11.431    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y66          LUT5 (Prop_lut5_I0_O)        0.053    11.484 r  ADC2/LTC2195_SPI_inst/spi_sdo_out_i_1/O
                         net (fo=1, routed)           0.974    12.458    ADC2/LTC2195_SPI_inst/spi_sdo_out2_out
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.579    15.041    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y66          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_sdo_out_reg/C
                         clock pessimism              0.204    15.246    
                         clock uncertainty           -0.035    15.210    
    SLICE_X0Y66          FDRE (Setup_fdre_C_CE)      -0.163    15.047    ADC2/LTC2195_SPI_inst/spi_sdo_out_reg
  -------------------------------------------------------------------
                         required time                         15.047    
                         arrival time                         -12.458    
  -------------------------------------------------------------------
                         slack                                  2.589    

Slack (MET) :             2.673ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.355ns  (logic 0.053ns (2.250%)  route 2.302ns (97.750%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          1.103    12.199    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X3Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism              0.204    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X3Y66          FDCE (Setup_fdce_C_CE)      -0.163    14.871    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.871    
                         arrival time                         -12.199    
  -------------------------------------------------------------------
                         slack                                  2.673    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.239ns  (logic 0.053ns (2.367%)  route 2.186ns (97.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986    12.082    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism              0.204    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    14.869    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.239ns  (logic 0.053ns (2.367%)  route 2.186ns (97.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986    12.082    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[1]/C
                         clock pessimism              0.204    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    14.869    ADC2/LTC2195_SPI_inst/counter_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.239ns  (logic 0.053ns (2.367%)  route 2.186ns (97.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986    12.082    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[2]/C
                         clock pessimism              0.204    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    14.869    ADC2/LTC2195_SPI_inst/counter_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.787ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.239ns  (logic 0.053ns (2.367%)  route 2.186ns (97.632%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.863ns = ( 14.863 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.986    12.082    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.401    14.863    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[9]/C
                         clock pessimism              0.204    15.068    
                         clock uncertainty           -0.035    15.032    
    SLICE_X4Y66          FDCE (Setup_fdce_C_CE)      -0.163    14.869    ADC2/LTC2195_SPI_inst/counter_f_reg[9]
  -------------------------------------------------------------------
                         required time                         14.869    
                         arrival time                         -12.082    
  -------------------------------------------------------------------
                         slack                                  2.787    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.211ns  (logic 0.053ns (2.397%)  route 2.158ns (97.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.959    12.055    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism              0.204    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.138    14.896    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.211ns  (logic 0.053ns (2.397%)  route 2.158ns (97.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.959    12.055    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism              0.204    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.138    14.896    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.841    

Slack (MET) :             2.841ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.211ns  (logic 0.053ns (2.397%)  route 2.158ns (97.603%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.226ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.866ns = ( 14.866 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.199    11.043    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y67          LUT6 (Prop_lut6_I5_O)        0.053    11.096 r  ADC2/LTC2195_SPI_inst/counter_f[11]_i_1__0/O
                         net (fo=12, routed)          0.959    12.055    ADC2/LTC2195_SPI_inst/counter_f
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.403    14.866    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism              0.204    15.070    
                         clock uncertainty           -0.035    15.034    
    SLICE_X2Y66          FDCE (Setup_fdce_C_CE)      -0.138    14.896    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -12.055    
  -------------------------------------------------------------------
                         slack                                  2.841    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.915ns  (logic 0.028ns (3.061%)  route 0.887ns (96.939%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.496ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.501ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.458     2.317    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT5 (Prop_lut5_I1_O)        0.028     2.345 f  ADC2/LTC2195_SPI_inst/spi_scs_out_i_1__0/O
                         net (fo=1, routed)           0.428     2.773    ADC2/LTC2195_SPI_inst/spi_scs_out4_out
    SLICE_X1Y65          FDRE                                         f  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.262     2.501    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y65          FDRE                                         r  ADC2/LTC2195_SPI_inst/spi_scs_out_reg/C
                         clock pessimism             -0.147     2.354    
    SLICE_X1Y65          FDRE (Hold_fdre_C_CE)        0.055     2.409    ADC2/LTC2195_SPI_inst/spi_scs_out_reg
  -------------------------------------------------------------------
                         required time                         -2.409    
                         arrival time                           2.773    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.132%)  route 0.329ns (67.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.124     2.906    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     2.444    
    SLICE_X1Y69          FDCE (Hold_fdce_C_CE)        0.055     2.499    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.132%)  route 0.329ns (67.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.124     2.906    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.444    
    SLICE_X1Y69          FDCE (Hold_fdce_C_CE)        0.055     2.499    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.132%)  route 0.329ns (67.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.124     2.906    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.147     2.444    
    SLICE_X1Y69          FDCE (Hold_fdce_C_CE)        0.055     2.499    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.156ns (32.132%)  route 0.329ns (67.868%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.124     2.906    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism             -0.147     2.444    
    SLICE_X1Y69          FDCE (Hold_fdce_C_CE)        0.055     2.499    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.906    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.156ns (29.688%)  route 0.369ns (70.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.164     2.946    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.324     2.564    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CLK
                         clock pessimism             -0.147     2.417    
    SLICE_X2Y67          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.086     2.503    ADC2/LTC2195_SPI_inst/data_out_reg[13]_srl4_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CE
                            (rising edge-triggered cell SRL16E clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.156ns (29.688%)  route 0.369ns (70.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.164     2.946    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.324     2.564    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y67          SRL16E                                       r  ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1/CLK
                         clock pessimism             -0.147     2.417    
    SLICE_X2Y67          SRL16E (Hold_srl16e_CLK_CE)
                                                      0.086     2.503    ADC2/LTC2195_SPI_inst/data_out_reg[2]_srl3_ADC2_LTC2195_SPI_inst_data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.503    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.156ns (29.688%)  route 0.369ns (70.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.164     2.946    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.324     2.564    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y67          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3/C
                         clock pessimism             -0.147     2.417    
    SLICE_X2Y67          FDRE (Hold_fdre_C_CE)        0.075     2.492    ADC2/LTC2195_SPI_inst/data_out_reg[14]_ADC2_LTC2195_SPI_inst_data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
                            (rising edge-triggered cell FDRE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.156ns (29.688%)  route 0.369ns (70.312%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.564ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.164     2.946    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X2Y67          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.324     2.564    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y67          FDRE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2/C
                         clock pessimism             -0.147     2.417    
    SLICE_X2Y67          FDRE (Hold_fdre_C_CE)        0.075     2.492    ADC2/LTC2195_SPI_inst/data_out_reg[3]_ADC2_LTC2195_SPI_inst_data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.492    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.454    

Slack (MET) :             0.467ns  (arrival time - required time)
  Source:                 ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                            (positive level-sensitive latch clocked by ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
                            (rising edge-triggered cell FDCE clocked by ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             ADC2/LTC2195_SPI_inst/spi_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 rise@0.000ns)
  Data Path Delay:        0.545ns  (logic 0.156ns (28.600%)  route 0.389ns (71.400%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    2.420ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     1.858 r  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     2.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     2.292 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.129     2.420    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y66          LDCE (EnToQ_ldce_G_Q)        0.128     2.548 r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/Q
                         net (fo=5, routed)           0.206     2.754    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_n_0
    SLICE_X0Y68          LUT5 (Prop_lut5_I2_O)        0.028     2.782 r  ADC2/LTC2195_SPI_inst/data_out[6]_i_1/O
                         net (fo=20, routed)          0.184     2.966    ADC2/LTC2195_SPI_inst/data_out[6]_i_1_n_0
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/CE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     2.444    
    SLICE_X0Y69          FDCE (Hold_fdce_C_CE)        0.055     2.499    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           2.966    
  -------------------------------------------------------------------
                         slack                                  0.467    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2

Setup :            0  Failing Endpoints,  Worst Slack        0.230ns,  Total Violation        0.000ns
Hold  :            7  Failing Endpoints,  Worst Slack       -0.099ns,  Total Violation       -0.354ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.230ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.517ns  (logic 0.856ns (11.387%)  route 6.661ns (88.613%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 12.264 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.890 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.891    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.104 r  relockSweep1/data_in_reg[15]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.104    DAC0/D[13]
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.405    12.264    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[13]/C
                         clock pessimism              0.204    12.469    
                         clock uncertainty           -0.186    12.283    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.051    12.334    DAC0/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -12.104    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.264ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.483ns  (logic 0.822ns (10.984%)  route 6.661ns (89.016%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 12.264 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.890 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.891    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.070 r  relockSweep1/data_in_reg[15]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.070    DAC0/D[15]
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.405    12.264    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[15]/C
                         clock pessimism              0.204    12.469    
                         clock uncertainty           -0.186    12.283    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.051    12.334    DAC0/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -12.070    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.443ns  (logic 0.782ns (10.506%)  route 6.661ns (89.494%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 12.264 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.890 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.891    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    12.030 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000    12.030    DAC0/D[12]
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.405    12.264    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism              0.204    12.469    
                         clock uncertainty           -0.186    12.283    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.051    12.334    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -12.030    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.440ns  (logic 0.779ns (10.470%)  route 6.661ns (89.530%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        2.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.264ns = ( 12.264 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    11.890 r  relockSweep1/data_in_reg[11]_i_1/CO[3]
                         net (fo=1, routed)           0.001    11.891    relockSweep1/data_in_reg[11]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    12.027 r  relockSweep1/data_in_reg[15]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.027    DAC0/D[14]
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.405    12.264    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[14]/C
                         clock pessimism              0.204    12.469    
                         clock uncertainty           -0.186    12.283    
    SLICE_X3Y100         FDRE (Setup_fdre_C_D)        0.051    12.334    DAC0/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         12.334    
                         arrival time                         -12.027    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.483ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.459ns  (logic 0.798ns (10.699%)  route 6.661ns (89.301%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 12.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    12.045 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000    12.045    DAC0/D[9]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.599    12.458    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism              0.204    12.663    
                         clock uncertainty           -0.186    12.477    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.051    12.528    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -12.045    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             0.517ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 0.764ns (10.290%)  route 6.661ns (89.710%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 12.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    12.011 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.011    DAC0/D[11]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.599    12.458    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism              0.204    12.663    
                         clock uncertainty           -0.186    12.477    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.051    12.528    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -12.011    
  -------------------------------------------------------------------
                         slack                                  0.517    

Slack (MET) :             0.557ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.385ns  (logic 0.724ns (9.804%)  route 6.661ns (90.196%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 12.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    11.971 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.971    DAC0/D[8]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.599    12.458    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism              0.204    12.663    
                         clock uncertainty           -0.186    12.477    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.051    12.528    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.971    
  -------------------------------------------------------------------
                         slack                                  0.557    

Slack (MET) :             0.560ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.382ns  (logic 0.721ns (9.768%)  route 6.661ns (90.232%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 12.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.339    11.832 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    11.832    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    11.968 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000    11.968    DAC0/D[10]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.599    12.458    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism              0.204    12.663    
                         clock uncertainty           -0.186    12.477    
    SLICE_X3Y99          FDRE (Setup_fdre_C_D)        0.051    12.528    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.968    
  -------------------------------------------------------------------
                         slack                                  0.560    

Slack (MET) :             0.675ns  (required time - arrival time)
  Source:                 relockSweep1/signal_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.267ns  (logic 0.606ns (8.340%)  route 6.661ns (91.660%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        3.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.458ns = ( 12.458 - 5.000 ) 
    Source Clock Delay      (SCD):    4.587ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.709     4.587    relockSweep1/clk_in
    SLICE_X5Y98          FDRE                                         r  relockSweep1/signal_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y98          FDRE (Prop_fdre_C_Q)         0.246     4.833 r  relockSweep1/signal_out_reg[6]/Q
                         net (fo=2, routed)           6.661    11.493    relockSweep1/relock1_out[6]
    SLICE_X3Y98          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.360    11.853 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.853    DAC0/D[7]
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.599    12.458    DAC0/clkD
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism              0.204    12.663    
                         clock uncertainty           -0.186    12.477    
    SLICE_X3Y98          FDRE (Setup_fdre_C_D)        0.051    12.528    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         12.528    
                         arrival time                         -11.853    
  -------------------------------------------------------------------
                         slack                                  0.675    

Slack (MET) :             0.727ns  (required time - arrival time)
  Source:                 ADC1/ADC0_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        7.119ns  (logic 0.269ns (3.779%)  route 6.850ns (96.221%))
  Logic Levels:           0  
  Clock Path Skew:        3.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.457ns = ( 12.457 - 5.000 ) 
    Source Clock Delay      (SCD):    4.585ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.707     4.585    ADC1/clk_in
    SLICE_X0Y92          FDRE                                         r  ADC1/ADC0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y92          FDRE (Prop_fdre_C_Q)         0.269     4.854 r  ADC1/ADC0_out_reg[8]/Q
                         net (fo=3, routed)           6.850    11.704    DAC0/D[24]
    SLICE_X1Y93          FDRE                                         r  DAC0/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.545    10.746    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.113    10.859 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.598    12.457    DAC0/clkD
    SLICE_X1Y93          FDRE                                         r  DAC0/data_in_reg[26]/C
                         clock pessimism              0.204    12.662    
                         clock uncertainty           -0.186    12.476    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)       -0.045    12.431    DAC0/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         12.431    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  0.727    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.834ns  (logic 0.495ns (12.911%)  route 3.339ns (87.089%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     8.106 r  relockSweep1/data_in_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.106    DAC0/D[4]
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[4]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[4]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.106    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.085ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.848ns  (logic 0.509ns (13.228%)  route 3.339ns (86.772%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     8.120 r  relockSweep1/data_in_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.120    DAC0/D[6]
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[6]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.120    
  -------------------------------------------------------------------
                         slack                                 -0.085    

Slack (VIOLATED) :        -0.053ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.880ns  (logic 0.541ns (13.943%)  route 3.339ns (86.057%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     8.058 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.058    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     8.152 r  relockSweep1/data_in_reg[11]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.152    DAC0/D[8]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[8]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.152    
  -------------------------------------------------------------------
                         slack                                 -0.053    

Slack (VIOLATED) :        -0.051ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.882ns  (logic 0.543ns (13.988%)  route 3.339ns (86.012%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     8.154 r  relockSweep1/data_in_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.154    DAC0/D[7]
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[7]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.154    
  -------------------------------------------------------------------
                         slack                                 -0.051    

Slack (VIOLATED) :        -0.039ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.894ns  (logic 0.555ns (14.253%)  route 3.339ns (85.747%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     8.058 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.058    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.108     8.166 r  relockSweep1/data_in_reg[11]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.166    DAC0/D[10]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[10]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.166    
  -------------------------------------------------------------------
                         slack                                 -0.039    

Slack (VIOLATED) :        -0.022ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.911ns  (logic 0.572ns (14.626%)  route 3.339ns (85.374%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.171     8.183 r  relockSweep1/data_in_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.183    DAC0/D[5]
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y98          FDRE                                         r  DAC0/data_in_reg[5]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y98          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.183    
  -------------------------------------------------------------------
                         slack                                 -0.022    

Slack (VIOLATED) :        -0.005ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.928ns  (logic 0.589ns (14.995%)  route 3.339ns (85.005%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     8.058 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.058    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.142     8.200 r  relockSweep1/data_in_reg[11]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.200    DAC0/D[11]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[11]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.200    
  -------------------------------------------------------------------
                         slack                                 -0.005    

Slack (MET) :             0.024ns  (arrival time - required time)
  Source:                 relockSweep1/signal_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.957ns  (logic 0.618ns (15.618%)  route 3.339ns (84.382%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        3.518ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.272ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.599     4.272    relockSweep1/clk_in
    SLICE_X1Y97          FDRE                                         r  relockSweep1/signal_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y97          FDRE (Prop_fdre_C_Q)         0.216     4.488 r  relockSweep1/signal_out_reg[3]/Q
                         net (fo=2, routed)           3.339     7.827    relockSweep1/relock1_out[3]
    SLICE_X3Y97          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.185     8.012 r  relockSweep1/data_in_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.012    relockSweep1/data_in_reg[3]_i_1_n_0
    SLICE_X3Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.046     8.058 r  relockSweep1/data_in_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.058    relockSweep1/data_in_reg[7]_i_1_n_0
    SLICE_X3Y99          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.171     8.229 r  relockSweep1/data_in_reg[11]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.229    DAC0/D[9]
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y99          FDRE                                         r  DAC0/data_in_reg[9]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y99          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.229    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.056ns  (logic 0.365ns (8.999%)  route 3.691ns (91.001%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.579ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.995ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID1/PI/clk_in
    SLICE_X11Y96         FDRE                                         r  PID1/PI/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y96         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID1/PI/signal_out_reg[2]/Q
                         net (fo=1, routed)           3.691     8.118    relockSweep1/signal_out_reg[15]_0[2]
    SLICE_X3Y97          LUT2 (Prop_lut2_I1_O)        0.042     8.160 r  relockSweep1/data_in[3]_i_3/O
                         net (fo=1, routed)           0.000     8.160    relockSweep1/data_in[3]_i_3_n_0
    SLICE_X3Y97          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.107     8.267 r  relockSweep1/data_in_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.267    DAC0/D[2]
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.709     7.995    DAC0/clkD
    SLICE_X3Y97          FDRE                                         r  DAC0/data_in_reg[2]/C
                         clock pessimism             -0.204     7.790    
                         clock uncertainty            0.186     7.976    
    SLICE_X3Y97          FDRE (Hold_fdre_C_D)         0.229     8.205    DAC0/data_in_reg[2]
  -------------------------------------------------------------------
                         required time                         -8.205    
                         arrival time                           8.267    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.065ns  (arrival time - required time)
  Source:                 PID1/PI/signal_out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC0/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        3.862ns  (logic 0.370ns (9.581%)  route 3.492ns (90.419%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        3.382ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.799ns
    Source Clock Delay      (SCD):    4.212ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.539     4.212    PID1/PI/clk_in
    SLICE_X11Y99         FDRE                                         r  PID1/PI/signal_out_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y99         FDRE (Prop_fdre_C_Q)         0.216     4.428 r  PID1/PI/signal_out_reg[12]/Q
                         net (fo=1, routed)           3.492     7.920    relockSweep1/signal_out_reg[15]_0[12]
    SLICE_X3Y100         LUT2 (Prop_lut2_I1_O)        0.042     7.962 r  relockSweep1/data_in[15]_i_5/O
                         net (fo=1, routed)           0.000     7.962    relockSweep1/data_in[15]_i_5_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.112     8.074 r  relockSweep1/data_in_reg[15]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.074    DAC0/D[12]
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    DAC0/clk_in
    MMCME2_ADV_X0Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  DAC0/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.627     6.166    DAC0/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.120     6.286 r  DAC0/BUFG_clkD/O
                         net (fo=49, routed)          1.513     7.799    DAC0/clkD
    SLICE_X3Y100         FDRE                                         r  DAC0/data_in_reg[12]/C
                         clock pessimism             -0.204     7.594    
                         clock uncertainty            0.186     7.780    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.229     8.009    DAC0/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -8.009    
                         arrival time                           8.074    
  -------------------------------------------------------------------
                         slack                                  0.065    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  MMCME2_BASE_inst_n_2_1

Setup :            0  Failing Endpoints,  Worst Slack        0.218ns,  Total Violation        0.000ns
Hold  :            3  Failing Endpoints,  Worst Slack       -0.108ns,  Total Violation       -0.224ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.218ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.555ns  (logic 0.269ns (3.144%)  route 8.286ns (96.856%))
  Logic Levels:           0  
  Clock Path Skew:        3.993ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.368ns = ( 13.368 - 5.000 ) 
    Source Clock Delay      (SCD):    4.580ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.702     4.580    ADC2/clk_in
    SLICE_X0Y84          FDRE                                         r  ADC2/ADC0_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y84          FDRE (Prop_fdre_C_Q)         0.269     4.849 r  ADC2/ADC0_out_reg[8]/Q
                         net (fo=1, routed)           8.286    13.134    DAC1/D[24]
    SLICE_X0Y144         FDRE                                         r  DAC1/data_in_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.404    13.368    DAC1/clkD
    SLICE_X0Y144         FDRE                                         r  DAC1/data_in_reg[26]/C
                         clock pessimism              0.204    13.573    
                         clock uncertainty           -0.186    13.387    
    SLICE_X0Y144         FDRE (Setup_fdre_C_D)       -0.034    13.353    DAC1/data_in_reg[26]
  -------------------------------------------------------------------
                         required time                         13.353    
                         arrival time                         -13.134    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.539ns  (logic 0.269ns (3.150%)  route 8.270ns (96.850%))
  Logic Levels:           0  
  Clock Path Skew:        3.997ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.369ns = ( 13.369 - 5.000 ) 
    Source Clock Delay      (SCD):    4.577ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
    SLICE_X0Y82          FDRE                                         r  ADC2/ADC0_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y82          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/ADC0_out_reg[10]/Q
                         net (fo=1, routed)           8.270    13.116    DAC1/D[26]
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.405    13.369    DAC1/clkD
    SLICE_X0Y148         FDRE                                         r  DAC1/data_in_reg[28]/C
                         clock pessimism              0.204    13.574    
                         clock uncertainty           -0.186    13.388    
    SLICE_X0Y148         FDRE (Setup_fdre_C_D)       -0.034    13.354    DAC1/data_in_reg[28]
  -------------------------------------------------------------------
                         required time                         13.354    
                         arrival time                         -13.116    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 PID2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 0.809ns (9.173%)  route 8.010ns (90.827%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.648     4.526    PID2/PI/clk_in
    SLICE_X8Y58          FDRE                                         r  PID2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.308     4.834 r  PID2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           8.010    12.844    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.053    12.897 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.897    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.132 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.132    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.345 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.345    DAC1/D[13]
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism              0.204    13.765    
                         clock uncertainty           -0.186    13.579    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.051    13.630    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.345    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.287ns  (required time - arrival time)
  Source:                 ADC2/ADC0_out_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.673ns  (logic 0.269ns (3.102%)  route 8.404ns (96.898%))
  Logic Levels:           0  
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.755ns = ( 13.755 - 5.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.902     4.780    ADC2/clk_in
    SLICE_X0Y9           FDRE                                         r  ADC2/ADC0_out_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.269     5.049 r  ADC2/ADC0_out_reg[14]/Q
                         net (fo=2, routed)           8.404    13.452    DAC1/D[30]
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.791    13.755    DAC1/clkD
    SLICE_X0Y10          FDRE                                         r  DAC1/data_in_reg[32]/C
                         clock pessimism              0.204    13.960    
                         clock uncertainty           -0.186    13.774    
    SLICE_X0Y10          FDRE (Setup_fdre_C_D)       -0.034    13.740    DAC1/data_in_reg[32]
  -------------------------------------------------------------------
                         required time                         13.740    
                         arrival time                         -13.452    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.319ns  (required time - arrival time)
  Source:                 PID2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.785ns  (logic 0.775ns (8.822%)  route 8.010ns (91.178%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.648     4.526    PID2/PI/clk_in
    SLICE_X8Y58          FDRE                                         r  PID2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.308     4.834 r  PID2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           8.010    12.844    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.053    12.897 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.897    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.132 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.132    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.311 r  relockSweep2/data_in_reg[15]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.311    DAC1/D[15]
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[15]/C
                         clock pessimism              0.204    13.765    
                         clock uncertainty           -0.186    13.579    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.051    13.630    DAC1/data_in_reg[15]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.311    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.359ns  (required time - arrival time)
  Source:                 PID2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.745ns  (logic 0.735ns (8.405%)  route 8.010ns (91.595%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.648     4.526    PID2/PI/clk_in
    SLICE_X8Y58          FDRE                                         r  PID2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.308     4.834 r  PID2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           8.010    12.844    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.053    12.897 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.897    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.132 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.132    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.139    13.271 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000    13.271    DAC1/D[12]
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism              0.204    13.765    
                         clock uncertainty           -0.186    13.579    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.051    13.630    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.271    
  -------------------------------------------------------------------
                         slack                                  0.359    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 PID2/PI/signal_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 0.732ns (8.373%)  route 8.010ns (91.627%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.560ns = ( 13.560 - 5.000 ) 
    Source Clock Delay      (SCD):    4.526ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.648     4.526    PID2/PI/clk_in
    SLICE_X8Y58          FDRE                                         r  PID2/PI/signal_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y58          FDRE (Prop_fdre_C_Q)         0.308     4.834 r  PID2/PI/signal_out_reg[10]/Q
                         net (fo=1, routed)           8.010    12.844    relockSweep2/signal_out_reg[15]_0[10]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.053    12.897 r  relockSweep2/data_in[11]_i_3__0/O
                         net (fo=1, routed)           0.000    12.897    relockSweep2/data_in[11]_i_3__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    13.132 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.132    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.136    13.268 r  relockSweep2/data_in_reg[15]_i_1__0/O[2]
                         net (fo=1, routed)           0.000    13.268    DAC1/D[14]
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.596    13.560    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[14]/C
                         clock pessimism              0.204    13.765    
                         clock uncertainty           -0.186    13.579    
    SLICE_X4Y59          FDRE (Setup_fdre_C_D)        0.051    13.630    DAC1/data_in_reg[14]
  -------------------------------------------------------------------
                         required time                         13.630    
                         arrival time                         -13.268    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.373ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.672ns  (logic 0.828ns (9.548%)  route 7.844ns (90.452%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X3Y56          FDRE                                         r  relockSweep2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  relockSweep2/signal_out_reg[2]/Q
                         net (fo=2, routed)           7.844    12.699    relockSweep2/relock2_out[2]
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.987 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.987    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.045 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.258 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.258    DAC1/D[9]
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.258    
  -------------------------------------------------------------------
                         slack                                  0.373    

Slack (MET) :             0.407ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.638ns  (logic 0.794ns (9.192%)  route 7.844ns (90.808%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X3Y56          FDRE                                         r  relockSweep2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  relockSweep2/signal_out_reg[2]/Q
                         net (fo=2, routed)           7.844    12.699    relockSweep2/relock2_out[2]
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.987 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.987    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.058    13.045 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    13.045    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.179    13.224 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000    13.224    DAC1/D[11]
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y58          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.224    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.431ns  (required time - arrival time)
  Source:                 relockSweep2/signal_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MMCME2_BASE_inst_n_2_1 rise@5.000ns - clk rise@0.000ns)
  Data Path Delay:        8.614ns  (logic 0.770ns (8.939%)  route 7.844ns (91.061%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.180ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    8.561ns = ( 13.561 - 5.000 ) 
    Source Clock Delay      (SCD):    4.586ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.708     4.586    relockSweep2/clk_in
    SLICE_X3Y56          FDRE                                         r  relockSweep2/signal_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.269     4.855 r  relockSweep2/signal_out_reg[2]/Q
                         net (fo=2, routed)           7.844    12.699    relockSweep2/relock2_out[2]
    SLICE_X4Y56          LUT2 (Prop_lut2_I0_O)        0.053    12.752 r  relockSweep2/data_in[3]_i_3__0/O
                         net (fo=1, routed)           0.000    12.752    relockSweep2/data_in[3]_i_3__0_n_0
    SLICE_X4Y56          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.235    12.987 r  relockSweep2/data_in_reg[3]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000    12.987    relockSweep2/data_in_reg[3]_i_1__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.213    13.200 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000    13.200    DAC1/D[5]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.833     9.506    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.589 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.262    11.851    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.113    11.964 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.597    13.561    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism              0.204    13.766    
                         clock uncertainty           -0.186    13.580    
    SLICE_X4Y57          FDRE (Setup_fdre_C_D)        0.051    13.631    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         13.631    
                         arrival time                         -13.200    
  -------------------------------------------------------------------
                         slack                                  0.431    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.108ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.964ns  (logic 0.359ns (7.232%)  route 4.605ns (92.768%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X5Y57          FDRE                                         r  PID2/PI/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  PID2/PI/signal_out_reg[9]/Q
                         net (fo=1, routed)           4.605     9.092    relockSweep2/signal_out_reg[15]_0[9]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.042     9.134 r  relockSweep2/data_in[11]_i_4__0/O
                         net (fo=1, routed)           0.000     9.134    relockSweep2/data_in[11]_i_4__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.235 r  relockSweep2/data_in_reg[11]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.235    DAC1/D[9]
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[9]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.235    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.099ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.032ns  (logic 0.359ns (7.134%)  route 4.673ns (92.866%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID2/PI/clk_in
    SLICE_X11Y56         FDRE                                         r  PID2/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID2/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.673     9.100    relockSweep2/signal_out_reg[15]_0[5]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.042     9.142 r  relockSweep2/data_in[7]_i_4__0/O
                         net (fo=1, routed)           0.000     9.142    relockSweep2/data_in[7]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.243 r  relockSweep2/data_in_reg[7]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.243    DAC1/D[5]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[5]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[5]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.243    
  -------------------------------------------------------------------
                         slack                                 -0.099    

Slack (VIOLATED) :        -0.018ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.112ns  (logic 0.359ns (7.023%)  route 4.753ns (92.977%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.715ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID2/PI/clk_in
    SLICE_X11Y58         FDRE                                         r  PID2/PI/signal_out_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID2/PI/signal_out_reg[13]/Q
                         net (fo=1, routed)           4.753     9.180    relockSweep2/signal_out_reg[15]_0[13]
    SLICE_X4Y59          LUT2 (Prop_lut2_I1_O)        0.042     9.222 r  relockSweep2/data_in[15]_i_4__0/O
                         net (fo=1, routed)           0.000     9.222    relockSweep2/data_in[15]_i_4__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.101     9.323 r  relockSweep2/data_in_reg[15]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     9.323    DAC1/D[13]
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[13]/C
                         clock pessimism             -0.204     8.926    
                         clock uncertainty            0.186     9.112    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.229     9.341    DAC1/data_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -9.341    
                         arrival time                           9.323    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.165ns  (logic 0.365ns (7.067%)  route 4.800ns (92.933%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID2/PI/clk_in
    SLICE_X11Y58         FDRE                                         r  PID2/PI/signal_out_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID2/PI/signal_out_reg[11]/Q
                         net (fo=1, routed)           4.800     9.227    relockSweep2/signal_out_reg[15]_0[11]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.042     9.269 r  relockSweep2/data_in[11]_i_2__0/O
                         net (fo=1, routed)           0.000     9.269    relockSweep2/data_in[11]_i_2__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.107     9.376 r  relockSweep2/data_in_reg[11]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.376    DAC1/D[11]
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[11]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[11]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.376    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.125ns  (logic 0.520ns (10.146%)  route 4.605ns (89.854%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.657ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X5Y57          FDRE                                         r  PID2/PI/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  PID2/PI/signal_out_reg[9]/Q
                         net (fo=1, routed)           4.605     9.092    relockSweep2/signal_out_reg[15]_0[9]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.042     9.134 r  relockSweep2/data_in[11]_i_4__0/O
                         net (fo=1, routed)           0.000     9.134    relockSweep2/data_in[11]_i_4__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.262     9.396 r  relockSweep2/data_in_reg[11]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.396    DAC1/D[10]
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[10]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.396    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.193ns  (logic 0.520ns (10.013%)  route 4.673ns (89.987%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID2/PI/clk_in
    SLICE_X11Y56         FDRE                                         r  PID2/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID2/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.673     9.100    relockSweep2/signal_out_reg[15]_0[5]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.042     9.142 r  relockSweep2/data_in[7]_i_4__0/O
                         net (fo=1, routed)           0.000     9.142    relockSweep2/data_in[7]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.262     9.404 r  relockSweep2/data_in_reg[7]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     9.404    DAC1/D[6]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[6]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[6]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.404    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 ADC2/ADC0_out_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.895ns  (logic 0.216ns (4.412%)  route 4.679ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        4.474ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.937ns
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.585     4.258    ADC2/clk_in
    SLICE_X0Y76          FDRE                                         r  ADC2/ADC0_out_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.216     4.474 r  ADC2/ADC0_out_reg[6]/Q
                         net (fo=1, routed)           4.679     9.154    DAC1/D[22]
    SLICE_X0Y143         FDRE                                         r  DAC1/data_in_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.512     8.937    DAC1/clkD
    SLICE_X0Y143         FDRE                                         r  DAC1/data_in_reg[24]/C
                         clock pessimism             -0.204     8.732    
                         clock uncertainty            0.186     8.918    
    SLICE_X0Y143         FDRE (Hold_fdre_C_D)         0.161     9.079    DAC1/data_in_reg[24]
  -------------------------------------------------------------------
                         required time                         -9.079    
                         arrival time                           9.154    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.219ns  (logic 0.546ns (10.461%)  route 4.673ns (89.539%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID2/PI/clk_in
    SLICE_X11Y56         FDRE                                         r  PID2/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID2/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.673     9.100    relockSweep2/signal_out_reg[15]_0[5]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.042     9.142 r  relockSweep2/data_in[7]_i_4__0/O
                         net (fo=1, routed)           0.000     9.142    relockSweep2/data_in[7]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.288     9.430 r  relockSweep2/data_in_reg[7]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     9.430    DAC1/D[7]
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y57          FDRE                                         r  DAC1/data_in_reg[7]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y57          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[7]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.430    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.598ns (11.493%)  route 4.605ns (88.507%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.656ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.131ns
    Source Clock Delay      (SCD):    4.270ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.597     4.270    PID2/PI/clk_in
    SLICE_X5Y57          FDRE                                         r  PID2/PI/signal_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.216     4.486 r  PID2/PI/signal_out_reg[9]/Q
                         net (fo=1, routed)           4.605     9.092    relockSweep2/signal_out_reg[15]_0[9]
    SLICE_X4Y58          LUT2 (Prop_lut2_I1_O)        0.042     9.134 r  relockSweep2/data_in[11]_i_4__0/O
                         net (fo=1, routed)           0.000     9.134    relockSweep2/data_in[11]_i_4__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.380 r  relockSweep2/data_in_reg[11]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.380    relockSweep2/data_in_reg[11]_i_1__0_n_0
    SLICE_X4Y59          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.474 r  relockSweep2/data_in_reg[15]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.474    DAC1/D[12]
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.706     9.131    DAC1/clkD
    SLICE_X4Y59          FDRE                                         r  DAC1/data_in_reg[12]/C
                         clock pessimism             -0.204     8.926    
                         clock uncertainty            0.186     9.112    
    SLICE_X4Y59          FDRE (Hold_fdre_C_D)         0.229     9.341    DAC1/data_in_reg[12]
  -------------------------------------------------------------------
                         required time                         -9.341    
                         arrival time                           9.474    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 PID2/PI/signal_out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/data_in_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by MMCME2_BASE_inst_n_2_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             MMCME2_BASE_inst_n_2_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (MMCME2_BASE_inst_n_2_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        5.271ns  (logic 0.598ns (11.345%)  route 4.673ns (88.655%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        4.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    9.132ns
    Source Clock Delay      (SCD):    4.211ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.125ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.538     4.211    PID2/PI/clk_in
    SLICE_X11Y56         FDRE                                         r  PID2/PI/signal_out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y56         FDRE (Prop_fdre_C_Q)         0.216     4.427 r  PID2/PI/signal_out_reg[5]/Q
                         net (fo=1, routed)           4.673     9.100    relockSweep2/signal_out_reg[15]_0[5]
    SLICE_X4Y57          LUT2 (Prop_lut2_I1_O)        0.042     9.142 r  relockSweep2/data_in[7]_i_4__0/O
                         net (fo=1, routed)           0.000     9.142    relockSweep2/data_in[7]_i_4__0_n_0
    SLICE_X4Y57          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.246     9.388 r  relockSweep2/data_in_reg[7]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     9.388    relockSweep2/data_in_reg[7]_i_1__0_n_0
    SLICE_X4Y58          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.094     9.482 r  relockSweep2/data_in_reg[11]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     9.482    DAC1/D[8]
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock MMCME2_BASE_inst_n_2_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.965     4.843    DAC1/clk_in
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.931 r  DAC1/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           2.374     7.305    DAC1/MMCME2_BASE_inst_n_2
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.120     7.425 r  DAC1/BUFG_clkD/O
                         net (fo=49, routed)          1.707     9.132    DAC1/clkD
    SLICE_X4Y58          FDRE                                         r  DAC1/data_in_reg[8]/C
                         clock pessimism             -0.204     8.927    
                         clock uncertainty            0.186     9.113    
    SLICE_X4Y58          FDRE (Hold_fdre_C_D)         0.229     9.342    DAC1/data_in_reg[8]
  -------------------------------------------------------------------
                         required time                         -9.342    
                         arrival time                           9.482    
  -------------------------------------------------------------------
                         slack                                  0.140    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int

Setup :            2  Failing Endpoints,  Worst Slack       -0.198ns,  Total Violation       -0.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.837ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.198ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.124ns (5.328%)  route 2.204ns (94.672%))
  Logic Levels:           0  
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.287ns = ( 4.537 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.204     4.444    ADC1/rst_in
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.716     4.537    ADC1/clk_div
    ILOGIC_X0Y12         ISERDESE2                                    r  ADC1/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.685    
                         clock uncertainty           -0.194     4.491    
    ILOGIC_X0Y12         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.246    ADC1/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.246    
                         arrival time                          -4.444    
  -------------------------------------------------------------------
                         slack                                 -0.198    

Slack (VIOLATED) :        -0.193ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 0.124ns (5.332%)  route 2.201ns (94.668%))
  Logic Levels:           0  
  Clock Path Skew:        1.321ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.290ns = ( 4.540 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.201     4.442    ADC1/rst_in
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.719     4.540    ADC1/clk_div
    ILOGIC_X0Y6          ISERDESE2                                    r  ADC1/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.688    
                         clock uncertainty           -0.194     4.494    
    ILOGIC_X0Y6          ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.249    ADC1/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.249    
                         arrival time                          -4.442    
  -------------------------------------------------------------------
                         slack                                 -0.193    

Slack (MET) :             0.424ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.647ns  (logic 0.124ns (7.529%)  route 1.523ns (92.471%))
  Logic Levels:           0  
  Clock Path Skew:        1.260ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.229ns = ( 4.479 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.523     3.763    ADC1/rst_in
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.658     4.479    ADC1/clk_div
    ILOGIC_X0Y70         ISERDESE2                                    r  ADC1/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.627    
                         clock uncertainty           -0.194     4.433    
    ILOGIC_X0Y70         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.188    ADC1/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.188    
                         arrival time                          -3.763    
  -------------------------------------------------------------------
                         slack                                  0.424    

Slack (MET) :             0.756ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.322ns  (logic 0.124ns (9.378%)  route 1.198ns (90.622%))
  Logic Levels:           0  
  Clock Path Skew:        1.267ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.236ns = ( 4.486 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.198     3.439    ADC1/rst_in
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.665     4.486    ADC1/clk_div
    ILOGIC_X0Y88         ISERDESE2                                    r  ADC1/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.634    
                         clock uncertainty           -0.194     4.440    
    ILOGIC_X0Y88         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.195    ADC1/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.195    
                         arrival time                          -3.439    
  -------------------------------------------------------------------
                         slack                                  0.756    

Slack (MET) :             0.816ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.260ns  (logic 0.124ns (9.838%)  route 1.136ns (90.162%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 4.484 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.136     3.377    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.632    
                         clock uncertainty           -0.194     4.438    
    ILOGIC_X0Y84         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.193    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.193    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  0.816    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.124ns (9.104%)  route 1.238ns (90.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 4.484 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.238     3.479    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/C
                         clock pessimism              0.147     4.632    
                         clock uncertainty           -0.194     4.438    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.104     4.334    ADC1/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.124ns (9.104%)  route 1.238ns (90.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 4.484 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.238     3.479    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/C
                         clock pessimism              0.147     4.632    
                         clock uncertainty           -0.194     4.438    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.104     4.334    ADC1/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.124ns (9.104%)  route 1.238ns (90.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 4.484 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.238     3.479    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/C
                         clock pessimism              0.147     4.632    
                         clock uncertainty           -0.194     4.438    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.104     4.334    ADC1/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.855ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.362ns  (logic 0.124ns (9.104%)  route 1.238ns (90.896%))
  Logic Levels:           0  
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 4.484 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.238     3.479    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/C
                         clock pessimism              0.147     4.632    
                         clock uncertainty           -0.194     4.438    
    SLICE_X2Y89          FDRE (Setup_fdre_C_R)       -0.104     4.334    ADC1/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.334    
                         arrival time                          -3.479    
  -------------------------------------------------------------------
                         slack                                  0.855    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.416ns  (logic 0.159ns (11.228%)  route 1.257ns (88.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.265ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.234ns = ( 4.484 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.257     3.498    ADC1/rst_in
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.035     3.533 r  ADC1/bit_slip1_i_1/O
                         net (fo=1, routed)           0.000     3.533    ADC1/bit_slip1_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.646     2.997    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     3.047 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.748     3.795    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.821 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          0.663     4.484    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/C
                         clock pessimism              0.147     4.632    
                         clock uncertainty           -0.194     4.438    
    SLICE_X3Y88          FDRE (Setup_fdre_C_D)        0.031     4.469    ADC1/bit_slip1_reg
  -------------------------------------------------------------------
                         required time                          4.469    
                         arrival time                          -3.533    
  -------------------------------------------------------------------
                         slack                                  0.936    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.837ns  (arrival time - required time)
  Source:                 ADC1/FR_out0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.625ns  (logic 0.300ns (48.017%)  route 0.325ns (51.982%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        4.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.564ns = ( 9.814 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.216    14.485 r  ADC1/FR_out0_reg[4]/Q
                         net (fo=1, routed)           0.200    14.685    ADC1/FR_out0_reg_n_0_[4]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.042    14.727 f  ADC1/BS_state0[1]_i_2/O
                         net (fo=2, routed)           0.125    14.852    ADC1/BS_state0[1]_i_2_n_0
    SLICE_X2Y88          LUT6 (Prop_lut6_I0_O)        0.042    14.894 r  ADC1/BS_state0[0]_i_1/O
                         net (fo=1, routed)           0.000    14.894    ADC1/BS_state0[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state0_reg[0]/C
                         clock pessimism             -0.204     9.609    
                         clock uncertainty            0.194     9.803    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.254    10.057    ADC1/BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.057    
                         arrival time                          14.894    
  -------------------------------------------------------------------
                         slack                                  4.837    

Slack (MET) :             5.250ns  (arrival time - required time)
  Source:                 ADC1/FR_out0_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.000ns  (logic 0.300ns (30.015%)  route 0.700ns (69.985%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        4.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.564ns = ( 9.814 - 1.250 ) 
    Source Clock Delay      (SCD):    4.269ns = ( 14.269 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X1Y88          FDRE                                         r  ADC1/FR_out0_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y88          FDRE (Prop_fdre_C_Q)         0.216    14.485 f  ADC1/FR_out0_reg[4]/Q
                         net (fo=1, routed)           0.200    14.685    ADC1/FR_out0_reg_n_0_[4]
    SLICE_X2Y88          LUT5 (Prop_lut5_I2_O)        0.042    14.727 r  ADC1/BS_state0[1]_i_2/O
                         net (fo=2, routed)           0.500    15.227    ADC1/BS_state0[1]_i_2_n_0
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.042    15.269 r  ADC1/BS_state0[1]_i_1/O
                         net (fo=1, routed)           0.000    15.269    ADC1/BS_state0[1]_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/BS_state0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/BS_state0_reg[1]/C
                         clock pessimism             -0.204     9.609    
                         clock uncertainty            0.194     9.803    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.216    10.019    ADC1/BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                        -10.019    
                         arrival time                          15.269    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             6.246ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.019ns  (logic 0.268ns (13.273%)  route 1.751ns (86.727%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.564ns = ( 9.814 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.751    16.222    ADC1/rst_in
    SLICE_X3Y88          LUT4 (Prop_lut4_I0_O)        0.052    16.274 r  ADC1/bit_slip0_i_1/O
                         net (fo=1, routed)           0.000    16.274    ADC1/bit_slip0_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip0_reg/C
                         clock pessimism             -0.204     9.609    
                         clock uncertainty            0.194     9.803    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.225    10.028    ADC1/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                        -10.028    
                         arrival time                          16.274    
  -------------------------------------------------------------------
                         slack                                  6.246    

Slack (MET) :             6.319ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/BS_state1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.121ns  (logic 0.258ns (12.163%)  route 1.863ns (87.837%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.564ns = ( 9.814 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.863    16.334    ADC1/rst_in
    SLICE_X2Y88          LUT6 (Prop_lut6_I5_O)        0.042    16.376 r  ADC1/BS_state1[0]_i_1/O
                         net (fo=1, routed)           0.000    16.376    ADC1/BS_state1[0]_i_1_n_0
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X2Y88          FDRE                                         r  ADC1/BS_state1_reg[0]/C
                         clock pessimism             -0.204     9.609    
                         clock uncertainty            0.194     9.803    
    SLICE_X2Y88          FDRE (Hold_fdre_C_D)         0.254    10.057    ADC1/BS_state1_reg[0]
  -------------------------------------------------------------------
                         required time                        -10.057    
                         arrival time                          16.376    
  -------------------------------------------------------------------
                         slack                                  6.319    

Slack (MET) :             6.361ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/bit_slip1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.124ns  (logic 0.258ns (12.146%)  route 1.866ns (87.854%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        4.104ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.564ns = ( 9.814 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.866    16.337    ADC1/rst_in
    SLICE_X3Y88          LUT5 (Prop_lut5_I1_O)        0.042    16.379 r  ADC1/bit_slip1_i_1/O
                         net (fo=1, routed)           0.000    16.379    ADC1/bit_slip1_i_1_n_0
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.705     9.814    ADC1/clk_div
    SLICE_X3Y88          FDRE                                         r  ADC1/bit_slip1_reg/C
                         clock pessimism             -0.204     9.609    
                         clock uncertainty            0.194     9.803    
    SLICE_X3Y88          FDRE (Hold_fdre_C_D)         0.215    10.018    ADC1/bit_slip1_reg
  -------------------------------------------------------------------
                         required time                        -10.018    
                         arrival time                          16.379    
  -------------------------------------------------------------------
                         slack                                  6.361    

Slack (MET) :             6.449ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.074ns  (logic 0.216ns (10.414%)  route 1.858ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 9.815 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.858    16.329    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.706     9.815    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[0]/C
                         clock pessimism             -0.204     9.610    
                         clock uncertainty            0.194     9.804    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.076     9.880    ADC1/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.880    
                         arrival time                          16.329    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.074ns  (logic 0.216ns (10.414%)  route 1.858ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 9.815 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.858    16.329    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.706     9.815    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter0_reg[1]/C
                         clock pessimism             -0.204     9.610    
                         clock uncertainty            0.194     9.804    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.076     9.880    ADC1/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.880    
                         arrival time                          16.329    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.074ns  (logic 0.216ns (10.414%)  route 1.858ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 9.815 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.858    16.329    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.706     9.815    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[0]/C
                         clock pessimism             -0.204     9.610    
                         clock uncertainty            0.194     9.804    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.076     9.880    ADC1/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.880    
                         arrival time                          16.329    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.449ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        2.074ns  (logic 0.216ns (10.414%)  route 1.858ns (89.586%))
  Logic Levels:           0  
  Clock Path Skew:        4.105ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.565ns = ( 9.815 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.858    16.329    ADC1/rst_in
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.706     9.815    ADC1/clk_div
    SLICE_X2Y89          FDRE                                         r  ADC1/counter1_reg[1]/C
                         clock pessimism             -0.204     9.610    
                         clock uncertainty            0.194     9.804    
    SLICE_X2Y89          FDRE (Hold_fdre_C_R)         0.076     9.880    ADC1/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.880    
                         arrival time                          16.329    
  -------------------------------------------------------------------
                         slack                                  6.449    

Slack (MET) :             6.550ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.919ns  (logic 0.216ns (11.253%)  route 1.703ns (88.747%))
  Logic Levels:           0  
  Clock Path Skew:        4.102ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.562ns = ( 9.812 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.703    16.175    ADC1/rst_in
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.770     5.898    ADC1/clk_in
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.986 r  ADC1/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           2.003     7.989    ADC1/clk_div_int
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.120     8.109 r  ADC1/BUFG_clk_div/O
                         net (fo=17, routed)          1.703     9.812    ADC1/clk_div
    ILOGIC_X0Y84         ISERDESE2                                    r  ADC1/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.607    
                         clock uncertainty            0.194     9.801    
    ILOGIC_X0Y84         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.625    ADC1/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.625    
                         arrival time                          16.175    
  -------------------------------------------------------------------
                         slack                                  6.550    





---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk_div_int_1

Setup :           12  Failing Endpoints,  Worst Slack       -0.280ns,  Total Violation       -1.422ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.733ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.280ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[0].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.163ns  (logic 0.124ns (5.732%)  route 2.039ns (94.268%))
  Logic Levels:           0  
  Clock Path Skew:        1.072ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.041ns = ( 4.291 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.039     4.280    ADC2/rst_in
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.714     4.291    ADC2/clk_div
    ILOGIC_X0Y16         ISERDESE2                                    r  ADC2/pins[0].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.439    
                         clock uncertainty           -0.194     4.245    
    ILOGIC_X0Y16         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.000    ADC2/pins[0].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.000    
                         arrival time                          -4.280    
  -------------------------------------------------------------------
                         slack                                 -0.280    

Slack (VIOLATED) :        -0.231ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[3].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.109ns  (logic 0.124ns (5.880%)  route 1.985ns (94.120%))
  Logic Levels:           0  
  Clock Path Skew:        1.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.035ns = ( 4.285 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.985     4.225    ADC2/rst_in
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.708     4.285    ADC2/clk_div
    ILOGIC_X0Y22         ISERDESE2                                    r  ADC2/pins[3].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.433    
                         clock uncertainty           -0.194     4.239    
    ILOGIC_X0Y22         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     3.994    ADC2/pins[3].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          3.994    
                         arrival time                          -4.225    
  -------------------------------------------------------------------
                         slack                                 -0.231    

Slack (VIOLATED) :        -0.228ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.384ns  (logic 0.159ns (6.670%)  route 2.225ns (93.330%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 4.287 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.225     4.465    ADC2/rst_in
    SLICE_X0Y31          LUT6 (Prop_lut6_I5_O)        0.035     4.500 r  ADC2/BS_state0[0]_i_1__0/O
                         net (fo=1, routed)           0.000     4.500    ADC2/BS_state0[0]_i_1__0_n_0
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
                         clock pessimism              0.147     4.435    
                         clock uncertainty           -0.194     4.241    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)        0.031     4.272    ADC2/BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.272    
                         arrival time                          -4.500    
  -------------------------------------------------------------------
                         slack                                 -0.228    

Slack (VIOLATED) :        -0.172ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.328ns  (logic 0.159ns (6.829%)  route 2.169ns (93.171%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 4.288 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.169     4.410    ADC2/rst_in
    SLICE_X1Y32          LUT5 (Prop_lut5_I1_O)        0.035     4.445 r  ADC2/bit_slip1_i_1__0/O
                         net (fo=1, routed)           0.000     4.445    ADC2/bit_slip1_i_1__0_n_0
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.711     4.288    ADC2/clk_div
    SLICE_X1Y32          FDRE                                         r  ADC2/bit_slip1_reg/C
                         clock pessimism              0.147     4.436    
                         clock uncertainty           -0.194     4.242    
    SLICE_X1Y32          FDRE (Setup_fdre_C_D)        0.031     4.273    ADC2/bit_slip1_reg
  -------------------------------------------------------------------
                         required time                          4.273    
                         arrival time                          -4.445    
  -------------------------------------------------------------------
                         slack                                 -0.172    

Slack (VIOLATED) :        -0.108ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[4].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        1.992ns  (logic 0.124ns (6.224%)  route 1.868ns (93.776%))
  Logic Levels:           0  
  Clock Path Skew:        1.073ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.042ns = ( 4.292 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.868     4.109    ADC2/rst_in
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.715     4.292    ADC2/clk_div
    ILOGIC_X0Y34         ISERDESE2                                    r  ADC2/pins[4].ISERDESE2_inst/CLKDIV
                         clock pessimism              0.147     4.440    
                         clock uncertainty           -0.194     4.246    
    ILOGIC_X0Y34         ISERDESE2 (Setup_iserdese2_CLKDIV_RST)
                                                     -0.245     4.001    ADC2/pins[4].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                          4.001    
                         arrival time                          -4.109    
  -------------------------------------------------------------------
                         slack                                 -0.108    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.124ns (5.983%)  route 1.949ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 4.287 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.949     4.189    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/C
                         clock pessimism              0.147     4.435    
                         clock uncertainty           -0.194     4.241    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.118     4.123    ADC2/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.124ns (5.983%)  route 1.949ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 4.287 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.949     4.189    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/C
                         clock pessimism              0.147     4.435    
                         clock uncertainty           -0.194     4.241    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.118     4.123    ADC2/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.124ns (5.983%)  route 1.949ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 4.287 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.949     4.189    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/C
                         clock pessimism              0.147     4.435    
                         clock uncertainty           -0.194     4.241    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.118     4.123    ADC2/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.066ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.073ns  (logic 0.124ns (5.983%)  route 1.949ns (94.017%))
  Logic Levels:           0  
  Clock Path Skew:        1.068ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.037ns = ( 4.287 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.949     4.189    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.710     4.287    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/C
                         clock pessimism              0.147     4.435    
                         clock uncertainty           -0.194     4.241    
    SLICE_X1Y31          FDRE (Setup_fdre_C_R)       -0.118     4.123    ADC2/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                          4.123    
                         arrival time                          -4.189    
  -------------------------------------------------------------------
                         slack                                 -0.066    

Slack (VIOLATED) :        -0.053ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            1.250ns  (clk_div_int_1 rise@1.250ns - clk rise@0.000ns)
  Data Path Delay:        2.209ns  (logic 0.159ns (7.198%)  route 2.050ns (92.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.038ns = ( 4.288 - 1.250 ) 
    Source Clock Delay      (SCD):    2.117ns
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.868     2.117    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.124     2.241 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.050     4.291    ADC2/rst_in
    SLICE_X0Y32          LUT4 (Prop_lut4_I3_O)        0.035     4.326 r  ADC2/BS_state0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     4.326    ADC2/BS_state0[1]_i_1__0_n_0
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     1.625 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     2.325    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     2.351 r  BUFG_inst/O
                         net (fo=1286, routed)        0.593     2.944    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.050     2.994 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           0.557     3.551    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     3.577 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          0.711     4.288    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
                         clock pessimism              0.147     4.436    
                         clock uncertainty           -0.194     4.242    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)        0.031     4.273    ADC2/BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                          4.273    
                         arrival time                          -4.326    
  -------------------------------------------------------------------
                         slack                                 -0.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.733ns  (arrival time - required time)
  Source:                 ADC2/FR_out0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state0_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        0.901ns  (logic 0.300ns (33.282%)  route 0.601ns (66.718%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        3.509ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 9.424 - 1.250 ) 
    Source Clock Delay      (SCD):    4.460ns = ( 14.460 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.787    14.460    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.216    14.676 f  ADC2/FR_out0_reg[1]/Q
                         net (fo=1, routed)           0.253    14.930    ADC2/FR_out0_reg_n_0_[1]
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.042    14.972 f  ADC2/BS_state0[1]_i_2__0/O
                         net (fo=2, routed)           0.348    15.320    ADC2/BS_state0[1]_i_2__0_n_0
    SLICE_X0Y31          LUT6 (Prop_lut6_I0_O)        0.042    15.362 r  ADC2/BS_state0[0]_i_1__0/O
                         net (fo=1, routed)           0.000    15.362    ADC2/BS_state0[0]_i_1__0_n_0
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X0Y31          FDRE                                         r  ADC2/BS_state0_reg[0]/C
                         clock pessimism             -0.204     9.219    
                         clock uncertainty            0.194     9.413    
    SLICE_X0Y31          FDRE (Hold_fdre_C_D)         0.216     9.629    ADC2/BS_state0_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.629    
                         arrival time                          15.362    
  -------------------------------------------------------------------
                         slack                                  5.733    

Slack (MET) :             5.843ns  (arrival time - required time)
  Source:                 ADC2/FR_out0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state0_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.014ns  (logic 0.300ns (29.590%)  route 0.714ns (70.410%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        3.511ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 9.426 - 1.250 ) 
    Source Clock Delay      (SCD):    4.460ns = ( 14.460 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.787    14.460    ADC2/clk_in
    SLICE_X1Y34          FDRE                                         r  ADC2/FR_out0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y34          FDRE (Prop_fdre_C_Q)         0.216    14.676 r  ADC2/FR_out0_reg[1]/Q
                         net (fo=1, routed)           0.253    14.930    ADC2/FR_out0_reg_n_0_[1]
    SLICE_X0Y34          LUT5 (Prop_lut5_I1_O)        0.042    14.972 r  ADC2/BS_state0[1]_i_2__0/O
                         net (fo=2, routed)           0.460    15.432    ADC2/BS_state0[1]_i_2__0_n_0
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.042    15.474 r  ADC2/BS_state0[1]_i_1__0/O
                         net (fo=1, routed)           0.000    15.474    ADC2/BS_state0[1]_i_1__0_n_0
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/BS_state0_reg[1]/C
                         clock pessimism             -0.204     9.221    
                         clock uncertainty            0.194     9.415    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.216     9.631    ADC2/BS_state0_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.631    
                         arrival time                          15.474    
  -------------------------------------------------------------------
                         slack                                  5.843    

Slack (MET) :             6.168ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[2].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.162ns  (logic 0.216ns (18.589%)  route 0.946ns (81.411%))
  Logic Levels:           0  
  Clock Path Skew:        3.726ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.186ns = ( 9.436 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.946    15.417    ADC2/rst_in
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.905     9.436    ADC2/clk_div
    ILOGIC_X0Y46         ISERDESE2                                    r  ADC2/pins[2].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.231    
                         clock uncertainty            0.194     9.425    
    ILOGIC_X0Y46         ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.249    ADC2/pins[2].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.249    
                         arrival time                          15.417    
  -------------------------------------------------------------------
                         slack                                  6.168    

Slack (MET) :             6.678ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/pins[1].ISERDESE2_inst/RST
                            (rising edge-triggered cell ISERDESE2 clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        1.670ns  (logic 0.216ns (12.932%)  route 1.454ns (87.068%))
  Logic Levels:           0  
  Clock Path Skew:        3.725ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.185ns = ( 9.435 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.454    15.926    ADC2/rst_in
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/RST
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.904     9.435    ADC2/clk_div
    ILOGIC_X0Y8          ISERDESE2                                    r  ADC2/pins[1].ISERDESE2_inst/CLKDIV
                         clock pessimism             -0.204     9.230    
                         clock uncertainty            0.194     9.424    
    ILOGIC_X0Y8          ISERDESE2 (Hold_iserdese2_CLKDIV_RST)
                                                     -0.176     9.248    ADC2/pins[1].ISERDESE2_inst
  -------------------------------------------------------------------
                         required time                         -9.248    
                         arrival time                          15.926    
  -------------------------------------------------------------------
                         slack                                  6.678    

Slack (MET) :             7.903ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/BS_state1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        3.314ns  (logic 0.258ns (7.784%)  route 3.056ns (92.216%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 9.424 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.056    17.528    ADC2/rst_in
    SLICE_X2Y31          LUT6 (Prop_lut6_I5_O)        0.042    17.570 r  ADC2/BS_state1[0]_i_1__0/O
                         net (fo=1, routed)           0.000    17.570    ADC2/BS_state1[0]_i_1__0_n_0
    SLICE_X2Y31          FDRE                                         r  ADC2/BS_state1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X2Y31          FDRE                                         r  ADC2/BS_state1_reg[0]/C
                         clock pessimism             -0.204     9.219    
                         clock uncertainty            0.194     9.413    
    SLICE_X2Y31          FDRE (Hold_fdre_C_D)         0.254     9.667    ADC2/BS_state1_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.667    
                         arrival time                          17.570    
  -------------------------------------------------------------------
                         slack                                  7.903    

Slack (MET) :             7.930ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/bit_slip0_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        3.315ns  (logic 0.268ns (8.084%)  route 3.047ns (91.916%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.716ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.176ns = ( 9.426 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.047    17.518    ADC2/rst_in
    SLICE_X0Y32          LUT4 (Prop_lut4_I0_O)        0.052    17.570 r  ADC2/bit_slip0_i_1__0/O
                         net (fo=1, routed)           0.000    17.570    ADC2/bit_slip0_i_1__0_n_0
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.895     9.426    ADC2/clk_div
    SLICE_X0Y32          FDRE                                         r  ADC2/bit_slip0_reg/C
                         clock pessimism             -0.204     9.221    
                         clock uncertainty            0.194     9.415    
    SLICE_X0Y32          FDRE (Hold_fdre_C_D)         0.225     9.640    ADC2/bit_slip0_reg
  -------------------------------------------------------------------
                         required time                         -9.640    
                         arrival time                          17.570    
  -------------------------------------------------------------------
                         slack                                  7.930    

Slack (MET) :             7.932ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter0_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        3.131ns  (logic 0.216ns (6.900%)  route 2.915ns (93.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 9.424 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.915    17.386    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[0]/C
                         clock pessimism             -0.204     9.219    
                         clock uncertainty            0.194     9.413    
    SLICE_X1Y31          FDRE (Hold_fdre_C_R)         0.041     9.454    ADC2/counter0_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.454    
                         arrival time                          17.386    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter0_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        3.131ns  (logic 0.216ns (6.900%)  route 2.915ns (93.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 9.424 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.915    17.386    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter0_reg[1]/C
                         clock pessimism             -0.204     9.219    
                         clock uncertainty            0.194     9.413    
    SLICE_X1Y31          FDRE (Hold_fdre_C_R)         0.041     9.454    ADC2/counter0_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.454    
                         arrival time                          17.386    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        3.131ns  (logic 0.216ns (6.900%)  route 2.915ns (93.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 9.424 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.915    17.386    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[0]/C
                         clock pessimism             -0.204     9.219    
                         clock uncertainty            0.194     9.413    
    SLICE_X1Y31          FDRE (Hold_fdre_C_R)         0.041     9.454    ADC2/counter1_reg[0]
  -------------------------------------------------------------------
                         required time                         -9.454    
                         arrival time                          17.386    
  -------------------------------------------------------------------
                         slack                                  7.932    

Slack (MET) :             7.932ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/counter1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_int_1  {rise@1.250ns fall@6.250ns period=10.000ns})
  Path Group:             clk_div_int_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -8.750ns  (clk_div_int_1 rise@1.250ns - clk rise@10.000ns)
  Data Path Delay:        3.131ns  (logic 0.216ns (6.900%)  route 2.915ns (93.100%))
  Logic Levels:           0  
  Clock Path Skew:        3.714ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.174ns = ( 9.424 - 1.250 ) 
    Source Clock Delay      (SCD):    4.255ns = ( 14.255 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582    14.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216    14.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.915    17.386    ADC2/rst_in
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_int_1 rise edge)
                                                      1.250     1.250 r  
    AA3                                               0.000     1.250 r  clk (IN)
                         net (fo=0)                   0.000     1.250    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     2.196 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     4.008    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     4.128 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     5.701    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT2)
                                                      0.088     5.789 r  ADC2/MMCME2_ADV_inst/CLKOUT2
                         net (fo=1, routed)           1.622     7.411    ADC2/clk_div_int
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.120     7.531 r  ADC2/BUFG_clk_div/O
                         net (fo=17, routed)          1.893     9.424    ADC2/clk_div
    SLICE_X1Y31          FDRE                                         r  ADC2/counter1_reg[1]/C
                         clock pessimism             -0.204     9.219    
                         clock uncertainty            0.194     9.413    
    SLICE_X1Y31          FDRE (Hold_fdre_C_R)         0.041     9.454    ADC2/counter1_reg[1]
  -------------------------------------------------------------------
                         required time                         -9.454    
                         arrival time                          17.386    
  -------------------------------------------------------------------
                         slack                                  7.932    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.334ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.334ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        1.835ns  (logic 0.053ns (2.888%)  route 1.782ns (97.112%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.846ns = ( 9.846 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     9.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     9.846 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.677    10.523    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.053    10.576 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.105    11.680    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y70          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.519    14.981    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X3Y70          FDPE (Recov_fdpe_C_PRE)     -0.136    15.014    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -11.680    
  -------------------------------------------------------------------
                         slack                                  3.334    

Slack (MET) :             8.102ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        2.091ns  (logic 0.053ns (2.534%)  route 2.038ns (97.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.683     5.529    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.582 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.355     6.937    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X2Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.519    14.981    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X2Y70          FDCE (Recov_fdce_C_CLR)     -0.111    15.039    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -6.937    
  -------------------------------------------------------------------
                         slack                                  8.102    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        0.940ns  (logic 0.028ns (2.978%)  route 0.912ns (97.022%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.295     2.155    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.028     2.183 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.617     2.800    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X2Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.354     2.594    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism             -0.147     2.446    
    SLICE_X2Y70          FDCE (Remov_fdce_C_CLR)     -0.005     2.441    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.800    
  -------------------------------------------------------------------
                         slack                                  0.358    

Slack (MET) :             5.230ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[7] fall@5.000ns)
  Data Path Delay:        0.826ns  (logic 0.028ns (3.390%)  route 0.798ns (96.610%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.587ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.594ns
    Source Clock Delay      (SCD):    1.859ns = ( 6.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     6.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     6.859 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.292     7.152    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028     7.180 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.506     7.685    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y70          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.354     2.594    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism             -0.147     2.446    
                         clock uncertainty            0.035     2.482    
    SLICE_X3Y70          FDPE (Remov_fdpe_C_PRE)     -0.027     2.455    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           7.685    
  -------------------------------------------------------------------
                         slack                                  5.230    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.368ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.077ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        2.054ns  (logic 0.053ns (2.581%)  route 2.001ns (97.419%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     9.844 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.841    10.684    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053    10.737 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.160    11.897    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.490    14.953    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y69          FDPE (Recov_fdpe_C_PRE)     -0.147    14.975    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -11.897    
  -------------------------------------------------------------------
                         slack                                  3.077    

Slack (MET) :             3.202ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        1.964ns  (logic 0.053ns (2.698%)  route 1.911ns (97.302%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     9.844 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.841    10.684    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053    10.737 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.070    11.808    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y70          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.515    14.977    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y70          FDPE (Recov_fdpe_C_PRE)     -0.136    15.010    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -11.808    
  -------------------------------------------------------------------
                         slack                                  3.202    

Slack (MET) :             7.849ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.446ns  (logic 0.053ns (2.167%)  route 2.393ns (97.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.803     5.646    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.590     7.290    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.682    15.144    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.349    
                         clock uncertainty           -0.035    15.313    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.174    15.139    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -7.290    
  -------------------------------------------------------------------
                         slack                                  7.849    

Slack (MET) :             8.099ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.029ns  (logic 0.053ns (2.612%)  route 1.976ns (97.388%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.803     5.646    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.173     6.873    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X5Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.515    14.977    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y70          FDCE (Recov_fdce_C_CLR)     -0.174    14.972    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                          -6.873    
  -------------------------------------------------------------------
                         slack                                  8.099    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.368ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.028ns (3.013%)  route 0.901ns (96.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.341     2.199    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.028     2.227 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.560     2.788    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X5Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.351     2.590    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism             -0.147     2.443    
    SLICE_X5Y70          FDCE (Remov_fdce_C_CLR)     -0.024     2.419    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         -2.419    
                         arrival time                           2.788    
  -------------------------------------------------------------------
                         slack                                  0.368    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        1.114ns  (logic 0.028ns (2.513%)  route 1.086ns (97.487%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.691ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.697ns
    Source Clock Delay      (SCD):    1.858ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     1.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     1.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.341     2.199    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.028     2.227 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.745     2.972    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.457     2.697    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism             -0.147     2.549    
    SLICE_X1Y71          FDCE (Remov_fdce_C_CLR)     -0.024     2.525    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         -2.525    
                         arrival time                           2.972    
  -------------------------------------------------------------------
                         slack                                  0.447    

Slack (MET) :             5.283ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.876ns  (logic 0.028ns (3.196%)  route 0.848ns (96.804%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.585ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.590ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     6.858 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.355     7.213    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028     7.241 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.493     7.734    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y70          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.351     2.590    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism             -0.147     2.443    
                         clock uncertainty            0.035     2.479    
    SLICE_X4Y70          FDPE (Remov_fdpe_C_PRE)     -0.027     2.452    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         -2.452    
                         arrival time                           7.734    
  -------------------------------------------------------------------
                         slack                                  5.283    

Slack (MET) :             5.320ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[8] fall@5.000ns)
  Data Path Delay:        0.915ns  (logic 0.028ns (3.061%)  route 0.887ns (96.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.566ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.572ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100     6.858 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.355     7.213    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028     7.241 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.532     7.773    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.332     2.572    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism             -0.147     2.425    
                         clock uncertainty            0.035     2.460    
    SLICE_X2Y69          FDPE (Remov_fdpe_C_PRE)     -0.007     2.453    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         -2.453    
                         arrival time                           7.773    
  -------------------------------------------------------------------
                         slack                                  5.320    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        3.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.483ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.344ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        1.905ns  (logic 0.053ns (2.782%)  route 1.852ns (97.218%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.846ns = ( 9.846 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     9.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     9.846 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.938    10.784    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.053    10.837 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.914    11.750    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X5Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.599    15.061    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X5Y69          FDPE (Recov_fdpe_C_PRE)     -0.136    15.094    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -11.750    
  -------------------------------------------------------------------
                         slack                                  3.344    

Slack (MET) :             7.793ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        2.417ns  (logic 0.053ns (2.193%)  route 2.364ns (97.807%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.420ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.274     6.120    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.053     6.173 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.090     7.263    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.599    15.061    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y69          FDCE (Recov_fdce_C_CLR)     -0.174    15.056    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                  7.793    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.483ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        1.088ns  (logic 0.028ns (2.573%)  route 1.060ns (97.427%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.859ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     1.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     1.859 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.559     2.418    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.028     2.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.501     2.947    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.488    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.464    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.464    
                         arrival time                           2.947    
  -------------------------------------------------------------------
                         slack                                  0.483    

Slack (MET) :             5.179ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_data[9] fall@5.000ns)
  Data Path Delay:        0.816ns  (logic 0.028ns (3.432%)  route 0.788ns (96.568%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.629ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.859ns = ( 6.859 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658     6.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100     6.859 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.408     7.267    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.028     7.295 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.380     7.675    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X5Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.488    
                         clock uncertainty            0.035     2.523    
    SLICE_X5Y69          FDPE (Remov_fdpe_C_PRE)     -0.027     2.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           7.675    
  -------------------------------------------------------------------
                         slack                                  5.179    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.961ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.862ns  (logic 0.053ns (1.852%)  route 2.809ns (98.148%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.505ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.218    11.062    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.115 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.590    12.705    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.682    15.144    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.349    
                         clock uncertainty           -0.035    15.313    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.174    15.139    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                         -12.705    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.683ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.512ns  (logic 0.053ns (2.109%)  route 2.459ns (97.890%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.104    10.948    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.001 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.355    12.356    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X2Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.519    14.981    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X2Y70          FDCE (Recov_fdce_C_CLR)     -0.111    15.039    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                         -12.356    
  -------------------------------------------------------------------
                         slack                                  2.683    

Slack (MET) :             2.684ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.445ns  (logic 0.053ns (2.168%)  route 2.392ns (97.832%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.218    11.062    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.115 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.173    12.288    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X5Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.515    14.977    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_C/C
                         clock pessimism              0.204    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X5Y70          FDCE (Recov_fdce_C_CLR)     -0.174    14.972    ADC2/LTC2195_SPI_inst/data_out_reg[8]_C
  -------------------------------------------------------------------
                         required time                         14.972    
                         arrival time                         -12.288    
  -------------------------------------------------------------------
                         slack                                  2.684    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.426ns  (logic 0.053ns (2.184%)  route 2.373ns (97.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.313ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.953ns = ( 14.953 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.213    11.057    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.053    11.110 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.160    12.270    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X2Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.490    14.953    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_P/C
                         clock pessimism              0.204    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X2Y69          FDPE (Recov_fdpe_C_PRE)     -0.147    14.975    ADC2/LTC2195_SPI_inst/data_out_reg[5]_P
  -------------------------------------------------------------------
                         required time                         14.975    
                         arrival time                         -12.270    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.798ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.373ns  (logic 0.053ns (2.233%)  route 2.320ns (97.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.342ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.215    11.059    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.053    11.112 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           1.105    12.217    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X3Y70          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.519    14.981    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_P/C
                         clock pessimism              0.204    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X3Y70          FDPE (Recov_fdpe_C_PRE)     -0.136    15.014    ADC2/LTC2195_SPI_inst/data_out_reg[7]_P
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -12.217    
  -------------------------------------------------------------------
                         slack                                  2.798    

Slack (MET) :             2.830ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.337ns  (logic 0.053ns (2.268%)  route 2.284ns (97.732%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.977ns = ( 14.977 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.213    11.057    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.053    11.110 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           1.070    12.180    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X4Y70          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.515    14.977    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y70          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[8]_P/C
                         clock pessimism              0.204    15.181    
                         clock uncertainty           -0.035    15.146    
    SLICE_X4Y70          FDPE (Recov_fdpe_C_PRE)     -0.136    15.010    ADC2/LTC2195_SPI_inst/data_out_reg[8]_P
  -------------------------------------------------------------------
                         required time                         15.010    
                         arrival time                         -12.180    
  -------------------------------------------------------------------
                         slack                                  2.830    

Slack (MET) :             2.929ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.284ns  (logic 0.053ns (2.321%)  route 2.231ns (97.679%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.141    10.984    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.037 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.090    12.127    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.599    15.061    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism              0.204    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X4Y69          FDCE (Recov_fdce_C_CLR)     -0.174    15.056    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         15.056    
                         arrival time                         -12.127    
  -------------------------------------------------------------------
                         slack                                  2.929    

Slack (MET) :             2.942ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.166ns  (logic 0.053ns (2.447%)  route 2.113ns (97.553%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.317ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.186    11.030    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.053    11.083 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.926    12.009    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y68          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494    14.956    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.174    14.951    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                         -12.009    
  -------------------------------------------------------------------
                         slack                                  2.942    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.053ns (2.399%)  route 2.156ns (97.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.186    11.030    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.053    11.083 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.970    12.053    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.538    15.000    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.174    14.995    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  2.943    

Slack (MET) :             2.943ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.209ns  (logic 0.053ns (2.399%)  route 2.156ns (97.601%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.361ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.186    11.030    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.053    11.083 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.970    12.053    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.538    15.000    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.174    14.995    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                         -12.053    
  -------------------------------------------------------------------
                         slack                                  2.943    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.961ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.540ns  (logic 0.028ns (5.190%)  route 0.512ns (94.810%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.405     7.264    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.028     7.292 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.106     7.398    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y67          FDPE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.336     2.575    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y67          FDPE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_P/C
                         clock pessimism             -0.147     2.428    
                         clock uncertainty            0.035     2.463    
    SLICE_X1Y67          FDPE (Remov_fdpe_C_PRE)     -0.027     2.436    ADC2/LTC2195_SPI_inst/state_f_reg[0]_P
  -------------------------------------------------------------------
                         required time                         -2.436    
                         arrival time                           7.398    
  -------------------------------------------------------------------
                         slack                                  4.961    

Slack (MET) :             5.253ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.892ns  (logic 0.028ns (3.140%)  route 0.864ns (96.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.484     7.342    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.028     7.370 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.380     7.750    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X5Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism             -0.147     2.488    
                         clock uncertainty            0.035     2.523    
    SLICE_X5Y69          FDPE (Remov_fdpe_C_PRE)     -0.027     2.496    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         -2.496    
                         arrival time                           7.750    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.390ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.028ns (2.835%)  route 0.960ns (97.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.393     7.846    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[4]/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.846    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.028ns (2.835%)  route 0.960ns (97.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.393     7.846    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[6]/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.846    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.028ns (2.835%)  route 0.960ns (97.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.393     7.846    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_1/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg_c_1
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.846    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.390ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        0.988ns  (logic 0.028ns (2.835%)  route 0.960ns (97.165%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.393     7.846    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_2/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X1Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg_c_2
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.846    
  -------------------------------------------------------------------
                         slack                                  5.390    

Slack (MET) :             5.436ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.077ns  (logic 0.028ns (2.600%)  route 1.049ns (97.400%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.630ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.635ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.548     7.406    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.434 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.501     7.935    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X4Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.396     2.635    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_C/C
                         clock pessimism             -0.147     2.488    
                         clock uncertainty            0.035     2.523    
    SLICE_X4Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.499    ADC2/LTC2195_SPI_inst/data_out_reg[9]_C
  -------------------------------------------------------------------
                         required time                         -2.499    
                         arrival time                           7.935    
  -------------------------------------------------------------------
                         slack                                  5.436    

Slack (MET) :             5.445ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.042ns  (logic 0.028ns (2.687%)  route 1.014ns (97.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.448     7.900    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.900    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.042ns  (logic 0.028ns (2.687%)  route 1.014ns (97.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.448     7.900    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.900    
  -------------------------------------------------------------------
                         slack                                  5.445    

Slack (MET) :             5.445ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.042ns  (logic 0.028ns (2.687%)  route 1.014ns (97.313%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.586ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.591ns
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.566     7.424    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X0Y69          LUT2 (Prop_lut2_I0_O)        0.028     7.452 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.448     7.900    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.352     2.591    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism             -0.147     2.444    
                         clock uncertainty            0.035     2.480    
    SLICE_X0Y69          FDCE (Remov_fdce_C_CLR)     -0.024     2.456    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         -2.456    
                         arrival time                           7.900    
  -------------------------------------------------------------------
                         slack                                  5.445    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/LTC2195_SPI_inst/spi_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.120ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.749ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.120ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.353ns  (logic 0.322ns (7.398%)  route 4.031ns (92.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.619ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.981ns = ( 14.981 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.676     7.511    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.564 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.355     8.919    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X2Y70          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.519    14.981    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y70          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[7]_C/C
                         clock pessimism              0.204    15.186    
                         clock uncertainty           -0.035    15.150    
    SLICE_X2Y70          FDCE (Recov_fdce_C_CLR)     -0.111    15.039    ADC2/LTC2195_SPI_inst/data_out_reg[7]_C
  -------------------------------------------------------------------
                         required time                         15.039    
                         arrival time                          -8.919    
  -------------------------------------------------------------------
                         slack                                  6.120    

Slack (MET) :             6.312ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.322ns (7.557%)  route 3.939ns (92.443%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.782ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.144ns = ( 15.144 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.348     7.184    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.590     8.827    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X1Y71          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.682    15.144    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y71          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[5]_C/C
                         clock pessimism              0.204    15.349    
                         clock uncertainty           -0.035    15.313    
    SLICE_X1Y71          FDCE (Recov_fdce_C_CLR)     -0.174    15.139    ADC2/LTC2195_SPI_inst/data_out_reg[5]_C
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.827    
  -------------------------------------------------------------------
                         slack                                  6.312    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.064ns  (logic 0.322ns (7.923%)  route 3.742ns (92.076%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.926     8.630    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y68          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494    14.956    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[15]/C
                         clock pessimism              0.204    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X0Y68          FDCE (Recov_fdce_C_CLR)     -0.174    14.951    ADC2/LTC2195_SPI_inst/data_out_reg[15]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.630    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.322ns (7.840%)  route 3.785ns (92.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.970     8.674    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.538    15.000    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c/C
                         clock pessimism              0.204    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.174    14.995    ADC2/LTC2195_SPI_inst/data_out_reg_c
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.322ns (7.840%)  route 3.785ns (92.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.970     8.674    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.538    15.000    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_0/C
                         clock pessimism              0.204    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.174    14.995    ADC2/LTC2195_SPI_inst/data_out_reg_c_0
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.321ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 0.322ns (7.840%)  route 3.785ns (92.160%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.638ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.000ns = ( 15.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.970     8.674    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X0Y69          FDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.538    15.000    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y69          FDCE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg_c_3/C
                         clock pessimism              0.204    15.204    
                         clock uncertainty           -0.035    15.169    
    SLICE_X0Y69          FDCE (Recov_fdce_C_CLR)     -0.174    14.995    ADC2/LTC2195_SPI_inst/data_out_reg_c_3
  -------------------------------------------------------------------
                         required time                         14.995    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  6.321    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.322ns (7.928%)  route 3.740ns (92.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.924     8.628    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y68          FDCE                                         f  ADC2/LTC2195_SPI_inst/ready_out_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494    14.956    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/ready_out_reg/C
                         clock pessimism              0.204    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y68          FDCE (Recov_fdce_C_CLR)     -0.174    14.951    ADC2/LTC2195_SPI_inst/ready_out_reg
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.322ns (7.928%)  route 3.740ns (92.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.924     8.628    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y68          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494    14.956    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[1]/C
                         clock pessimism              0.204    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y68          FDCE (Recov_fdce_C_CLR)     -0.174    14.951    ADC2/LTC2195_SPI_inst/state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.323ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.062ns  (logic 0.322ns (7.928%)  route 3.740ns (92.072%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.594ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.956ns = ( 14.956 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.815     7.651    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y69          LUT2 (Prop_lut2_I1_O)        0.053     7.704 f  ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0/O
                         net (fo=11, routed)          0.924     8.628    ADC2/LTC2195_SPI_inst/state_f[2]_i_2__0_n_0
    SLICE_X1Y68          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.494    14.956    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X1Y68          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[2]/C
                         clock pessimism              0.204    15.161    
                         clock uncertainty           -0.035    15.125    
    SLICE_X1Y68          FDCE (Recov_fdce_C_CLR)     -0.174    14.951    ADC2/LTC2195_SPI_inst/state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.951    
                         arrival time                          -8.628    
  -------------------------------------------------------------------
                         slack                                  6.323    

Slack (MET) :             6.378ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
                            (recovery check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.149ns  (logic 0.322ns (7.760%)  route 3.827ns (92.240%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.061ns = ( 15.061 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.914     7.749    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.053     7.802 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.914     8.716    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X5Y69          FDPE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.592    14.265    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.197    14.462 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.599    15.061    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X5Y69          FDPE                                         r  ADC2/LTC2195_SPI_inst/data_out_reg[9]_P/C
                         clock pessimism              0.204    15.265    
                         clock uncertainty           -0.035    15.230    
    SLICE_X5Y69          FDPE (Recov_fdpe_C_PRE)     -0.136    15.094    ADC2/LTC2195_SPI_inst/data_out_reg[9]_P
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                          -8.716    
  -------------------------------------------------------------------
                         slack                                  6.378    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[10]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[3]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[4]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[5]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[6]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[7]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.749ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X2Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X2Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[8]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X2Y66          FDCE (Remov_fdce_C_CLR)     -0.005     2.368    ADC2/LTC2195_SPI_inst/counter_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.368    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.749    

Slack (MET) :             0.768ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.364ns  (logic 0.100ns (7.332%)  route 1.264ns (92.668%))
  Logic Levels:           0  
  Clock Path Skew:        0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.520ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.264     3.116    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.280     2.520    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X3Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[0]/C
                         clock pessimism             -0.147     2.373    
    SLICE_X3Y66          FDCE (Remov_fdce_C_CLR)     -0.024     2.349    ADC2/LTC2195_SPI_inst/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.349    
                         arrival time                           3.116    
  -------------------------------------------------------------------
                         slack                                  0.768    

Slack (MET) :             0.770ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.421ns  (logic 0.100ns (7.036%)  route 1.321ns (92.964%))
  Logic Levels:           0  
  Clock Path Skew:        0.676ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.575ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.321     3.173    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X0Y67          FDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.336     2.575    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X0Y67          FDCE                                         r  ADC2/LTC2195_SPI_inst/state_f_reg[0]_C/C
                         clock pessimism             -0.147     2.428    
    SLICE_X0Y67          FDCE (Remov_fdce_C_CLR)     -0.024     2.404    ADC2/LTC2195_SPI_inst/state_f_reg[0]_C
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           3.173    
  -------------------------------------------------------------------
                         slack                                  0.770    

Slack (MET) :             1.073ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
                            (removal check against rising-edge clock ADC2/LTC2195_SPI_inst/spi_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/LTC2195_SPI_inst/spi_clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        1.655ns  (logic 0.100ns (6.044%)  route 1.555ns (93.956%))
  Logic Levels:           0  
  Clock Path Skew:        0.605ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.555     3.407    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y66          FDCE                                         f  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/LTC2195_SPI_inst/spi_clk rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.878     2.127    ADC2/LTC2195_SPI_inst/clk_in
    SLICE_X5Y65          FDCE (Prop_fdce_C_Q)         0.113     2.240 r  ADC2/LTC2195_SPI_inst/spi_clk_reg/Q
                         net (fo=40, routed)          0.265     2.505    ADC2/LTC2195_SPI_inst/spi_clk
    SLICE_X4Y66          FDCE                                         r  ADC2/LTC2195_SPI_inst/counter_f_reg[11]/C
                         clock pessimism             -0.147     2.357    
    SLICE_X4Y66          FDCE (Remov_fdce_C_CLR)     -0.024     2.333    ADC2/LTC2195_SPI_inst/counter_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           3.407    
  -------------------------------------------------------------------
                         slack                                  1.073    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        3.774ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.774ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.053ns (2.633%)  route 1.960ns (97.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 10.495 - 5.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.683     5.529    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.582 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.277     6.859    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591     9.264    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.216     9.480 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.558    10.039    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.042    10.081 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.414    10.495    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.365    10.860    
                         clock uncertainty           -0.035    10.825    
    SLICE_X6Y70          LDCE (Recov_ldce_G_CLR)     -0.192    10.633    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.633    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  3.774    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.294ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        0.926ns  (logic 0.028ns (3.023%)  route 0.898ns (96.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.646ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 7.895 - 5.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 11.859 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658    11.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100    11.859 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.295    12.155    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.028    12.183 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.603    12.785    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     7.125    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.351     7.600    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.635 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260     7.895    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.389     7.506    
                         clock uncertainty            0.035     7.541    
    SLICE_X6Y70          LDCE (Remov_ldce_G_CLR)     -0.050     7.491    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.491    
                         arrival time                          12.785    
  -------------------------------------------------------------------
                         slack                                  5.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        8.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.330ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.194ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[7] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.434ns  (logic 0.053ns (2.177%)  route 2.381ns (97.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.855ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 20.495 - 15.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.104    10.948    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.001 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.277    12.278    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    19.264    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.216    19.480 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.558    20.039    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.042    20.081 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.414    20.495    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    20.699    
                         clock uncertainty           -0.035    20.664    
    SLICE_X6Y70          LDCE (Recov_ldce_G_CLR)     -0.192    20.472    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         20.472    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  8.194    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.330ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[7] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.169ns  (logic 0.028ns (2.395%)  route 1.141ns (97.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 7.895 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.538     7.397    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.425 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.603     8.028    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     7.125    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.351     7.600    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.635 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260     7.895    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.748    
    SLICE_X6Y70          LDCE (Remov_ldce_G_CLR)     -0.050     7.698    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.698    
                         arrival time                           8.028    
  -------------------------------------------------------------------
                         slack                                  0.330    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/spi_data[7]

Setup :            0  Failing Endpoints,  Worst Slack        1.631ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.082ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.631ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[7] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.322ns (7.533%)  route 3.953ns (92.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.495ns = ( 10.495 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.676     7.511    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.564 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.277     8.841    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591     9.264    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.216     9.480 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.558    10.039    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.042    10.081 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.414    10.495    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    10.699    
                         clock uncertainty           -0.035    10.664    
    SLICE_X6Y70          LDCE (Recov_ldce_G_CLR)     -0.192    10.472    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  1.631    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.082ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[7]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[7] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        2.063ns  (logic 0.128ns (6.206%)  route 1.935ns (93.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.995ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.895ns = ( 7.895 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.332    13.184    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028    13.212 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.603    13.815    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[7] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     7.125    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.351     7.600    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.635 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260     7.895    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     7.748    
                         clock uncertainty            0.035     7.783    
    SLICE_X6Y70          LDCE (Remov_ldce_G_CLR)     -0.050     7.733    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.733    
                         arrival time                          13.815    
  -------------------------------------------------------------------
                         slack                                  6.082    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        3.752ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.325ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.752ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.053ns (2.617%)  route 1.972ns (97.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.004ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 10.483 - 5.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.803     5.646    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.169     6.869    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.216     9.478 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.699    10.177    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.042    10.219 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264    10.483    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.365    10.848    
                         clock uncertainty           -0.035    10.813    
    SLICE_X6Y69          LDCE (Recov_ldce_G_CLR)     -0.192    10.621    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.621    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  3.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.325ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        0.924ns  (logic 0.028ns (3.030%)  route 0.896ns (96.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 11.858 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657    11.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100    11.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.341    12.199    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.028    12.227 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.555    12.782    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.124     7.248 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.429     7.676    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.711 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.150     7.861    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.389     7.472    
                         clock uncertainty            0.035     7.507    
    SLICE_X6Y69          LDCE (Remov_ldce_G_CLR)     -0.050     7.457    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.457    
                         arrival time                          12.782    
  -------------------------------------------------------------------
                         slack                                  5.325    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        8.175ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.367ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.175ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[8] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.053ns (2.171%)  route 2.388ns (97.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.843ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 20.483 - 15.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.218    11.062    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.115 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.169    12.284    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    19.262    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.216    19.478 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.699    20.177    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.042    20.219 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264    20.483    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    20.687    
                         clock uncertainty           -0.035    20.652    
    SLICE_X6Y69          LDCE (Recov_ldce_G_CLR)     -0.192    20.460    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.460    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  8.175    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.367ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[8] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.173ns  (logic 0.028ns (2.388%)  route 1.145ns (97.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.855ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.589     7.448    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.476 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.555     8.031    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.124     7.248 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.429     7.676    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.711 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.150     7.861    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.714    
    SLICE_X6Y69          LDCE (Remov_ldce_G_CLR)     -0.050     7.664    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.664    
                         arrival time                           8.031    
  -------------------------------------------------------------------
                         slack                                  0.367    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/spi_data[8]

Setup :            0  Failing Endpoints,  Worst Slack        2.053ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.915ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[8] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.322ns (8.386%)  route 3.518ns (91.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.483ns = ( 10.483 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.348     7.184    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.169     8.406    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.216     9.478 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.699    10.177    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.042    10.219 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264    10.483    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    10.687    
                         clock uncertainty           -0.035    10.652    
    SLICE_X6Y69          LDCE (Recov_ldce_G_CLR)     -0.192    10.460    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.460    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  2.053    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.915ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[8]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[8] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.876%)  route 1.734ns (93.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.961ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.861ns = ( 7.861 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.178    13.031    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028    13.059 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.555    13.614    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[8] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.124     7.248 f  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.429     7.676    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.711 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.150     7.861    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.714    
                         clock uncertainty            0.035     7.749    
    SLICE_X6Y69          LDCE (Remov_ldce_G_CLR)     -0.050     7.699    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.699    
                         arrival time                          13.614    
  -------------------------------------------------------------------
                         slack                                  5.915    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        2.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.666ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.889ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.053ns (1.692%)  route 3.080ns (98.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.312ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.792ns = ( 10.792 - 5.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.274     6.120    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.053     6.173 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.806     7.978    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591     9.264    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.216     9.480 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.777    10.257    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.042    10.299 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.493    10.792    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.365    11.157    
                         clock uncertainty           -0.035    11.122    
    SLICE_X3Y69          LDCE (Recov_ldce_G_CLR)     -0.255    10.867    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.867    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  2.889    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.666ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        1.465ns  (logic 0.028ns (1.911%)  route 1.437ns (98.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.833ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 8.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 11.859 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658    11.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100    11.859 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.559    12.418    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.028    12.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.878    13.324    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     7.125    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.495     7.744    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.303     8.081    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.389     7.692    
                         clock uncertainty            0.035     7.727    
    SLICE_X3Y69          LDCE (Remov_ldce_G_CLR)     -0.069     7.658    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.658    
                         arrival time                          13.324    
  -------------------------------------------------------------------
                         slack                                  5.666    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        7.863ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.447ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.863ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_data[9] fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.000ns  (logic 0.053ns (1.767%)  route 2.947ns (98.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.792ns = ( 20.792 - 15.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.141    10.984    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.037 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.806    12.843    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591    19.264    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.216    19.480 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.777    20.257    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.042    20.299 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.792    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    20.996    
                         clock uncertainty           -0.035    20.961    
    SLICE_X3Y69          LDCE (Recov_ldce_G_CLR)     -0.255    20.706    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.706    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  7.863    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_data[9] fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.454ns  (logic 0.028ns (1.926%)  route 1.426ns (98.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 8.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.548     7.406    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.434 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.878     8.312    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     7.125    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.495     7.744    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.303     8.081    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.934    
    SLICE_X3Y69          LDCE (Remov_ldce_G_CLR)     -0.069     7.865    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.865    
                         arrival time                           8.312    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/spi_data[9]

Setup :            0  Failing Endpoints,  Worst Slack        1.545ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        6.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.545ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_data[9] fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.322ns (7.009%)  route 4.272ns (92.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.430ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.792ns = ( 10.792 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.466     7.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.355 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.806     9.161    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.591     9.264    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.216     9.480 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.777    10.257    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.042    10.299 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.493    10.792    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    10.996    
                         clock uncertainty           -0.035    10.961    
    SLICE_X3Y69          LDCE (Recov_ldce_G_CLR)     -0.255    10.706    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.706    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  1.545    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.092ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_data[9]  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_data[9] fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.128ns (5.714%)  route 2.112ns (94.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.182ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.081ns = ( 8.081 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.234    13.086    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.028    13.114 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.878    13.992    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_data[9] fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.876     7.125    ADC2/clk_in
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.124     7.249 f  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.495     7.744    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.035     7.779 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.303     8.081    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.934    
                         clock uncertainty            0.035     7.969    
    SLICE_X3Y69          LDCE (Remov_ldce_G_CLR)     -0.069     7.900    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.900    
                         arrival time                          13.992    
  -------------------------------------------------------------------
                         slack                                  6.092    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[7]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        4.077ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.712ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.077ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@0.000ns)
  Data Path Delay:        2.013ns  (logic 0.053ns (2.633%)  route 1.960ns (97.367%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 10.959 - 5.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.683     5.529    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.582 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.277     6.859    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.024    10.503    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.042    10.545 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.414    10.959    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.163    
                         clock uncertainty           -0.035    11.128    
    SLICE_X6Y70          LDCE (Recov_ldce_G_CLR)     -0.192    10.936    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -6.859    
  -------------------------------------------------------------------
                         slack                                  4.077    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.712ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[7]/Q
                            (clock source 'ADC2/spi_data[7]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[7] rise@10.000ns)
  Data Path Delay:        0.926ns  (logic 0.028ns (3.023%)  route 0.898ns (96.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 8.235 - 5.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 11.859 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[7] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658    11.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100    11.859 r  ADC2/spi_data_reg[7]/Q
                         net (fo=3, routed)           0.295    12.155    ADC2/LTC2195_SPI_inst/spi_data[0]
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.028    12.183 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.603    12.785    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.692     7.940    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.975 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260     8.235    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.088    
                         clock uncertainty            0.035     8.123    
    SLICE_X6Y70          LDCE (Remov_ldce_G_CLR)     -0.050     8.073    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.073    
                         arrival time                          12.785    
  -------------------------------------------------------------------
                         slack                                  4.712    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[8]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        3.914ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        4.821ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.914ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@0.000ns)
  Data Path Delay:        2.025ns  (logic 0.053ns (2.617%)  route 1.972ns (97.383%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 10.806 - 5.000 ) 
    Source Clock Delay      (SCD):    4.844ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     4.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.269     4.844 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.803     5.646    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.053     5.699 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.169     6.869    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.022    10.501    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.042    10.543 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264    10.806    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X6Y69          LDCE (Recov_ldce_G_CLR)     -0.192    10.783    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -6.869    
  -------------------------------------------------------------------
                         slack                                  3.914    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.821ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[8]/Q
                            (clock source 'ADC2/spi_data[8]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[8] rise@10.000ns)
  Data Path Delay:        0.924ns  (logic 0.028ns (3.030%)  route 0.896ns (96.970%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.118ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 8.123 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 11.858 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[8] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657    11.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y68          FDRE (Prop_fdre_C_Q)         0.100    11.858 r  ADC2/spi_data_reg[8]/Q
                         net (fo=3, routed)           0.341    12.199    ADC2/LTC2195_SPI_inst/spi_data[1]
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.028    12.227 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.555    12.782    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.691     7.939    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.974 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.150     8.123    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.976    
                         clock uncertainty            0.035     8.012    
    SLICE_X6Y69          LDCE (Remov_ldce_G_CLR)     -0.050     7.962    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.962    
                         arrival time                          12.782    
  -------------------------------------------------------------------
                         slack                                  4.821    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_data[9]
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        2.775ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.359ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.775ns  (required time - arrival time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@0.000ns)
  Data Path Delay:        3.133ns  (logic 0.053ns (1.692%)  route 3.080ns (98.308%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.199ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 10.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.846ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.699     4.577    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.269     4.846 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           1.274     6.120    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.053     6.173 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.806     7.978    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.827    10.305    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.042    10.347 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.493    10.840    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    11.044    
                         clock uncertainty           -0.035    11.009    
    SLICE_X3Y69          LDCE (Recov_ldce_G_CLR)     -0.255    10.754    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -7.978    
  -------------------------------------------------------------------
                         slack                                  2.775    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.359ns  (arrival time - required time)
  Source:                 ADC2/spi_data_reg[9]/Q
                            (clock source 'ADC2/spi_data[9]'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_data[9] rise@10.000ns)
  Data Path Delay:        1.465ns  (logic 0.028ns (1.911%)  route 1.437ns (98.089%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.140ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    1.859ns = ( 11.859 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_data[9] rise edge)
                                                     10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.658    11.759    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.100    11.859 r  ADC2/spi_data_reg[9]/Q
                         net (fo=3, routed)           0.559    12.418    ADC2/LTC2195_SPI_inst/spi_data[2]
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.028    12.446 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.878    13.324    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.561     7.808    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.843 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.303     8.146    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.999    
                         clock uncertainty            0.035     8.034    
    SLICE_X3Y69          LDCE (Remov_ldce_G_CLR)     -0.069     7.965    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.965    
                         arrival time                          13.324    
  -------------------------------------------------------------------
                         slack                                  5.359    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  ADC2/spi_trigger_reg_n_0
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        8.072ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.196ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.072ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        3.000ns  (logic 0.053ns (1.767%)  route 2.947ns (98.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.362ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 20.840 - 15.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.141    10.984    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.037 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.806    12.843    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    19.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216    19.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.827    20.305    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.042    20.347 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.493    20.840    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.365    21.205    
                         clock uncertainty           -0.035    21.170    
    SLICE_X3Y69          LDCE (Recov_ldce_G_CLR)     -0.255    20.915    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         20.915    
                         arrival time                         -12.843    
  -------------------------------------------------------------------
                         slack                                  8.072    

Slack (MET) :             8.660ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.441ns  (logic 0.053ns (2.171%)  route 2.388ns (97.829%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.328ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 20.806 - 15.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.218    11.062    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.115 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.169    12.284    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    19.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216    19.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.022    20.501    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.042    20.543 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264    20.806    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.365    21.171    
                         clock uncertainty           -0.035    21.136    
    SLICE_X6Y69          LDCE (Recov_ldce_G_CLR)     -0.192    20.944    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         20.944    
                         arrival time                         -12.284    
  -------------------------------------------------------------------
                         slack                                  8.660    

Slack (MET) :             8.819ns  (required time - arrival time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (ADC2/spi_trigger_reg_n_0 fall@15.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        2.434ns  (logic 0.053ns (2.177%)  route 2.381ns (97.823%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 20.959 - 15.000 ) 
    Source Clock Delay      (SCD):    4.844ns = ( 9.844 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.365ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     5.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     7.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     7.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.697     9.575    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.269     9.844 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.104    10.948    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.053    11.001 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.277    12.278    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                     15.000    15.000 r  
    AA3                                               0.000    15.000 r  clk (IN)
                         net (fo=0)                   0.000    15.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    15.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    17.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    17.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589    19.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216    19.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.024    20.503    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.042    20.545 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.414    20.959    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.365    21.324    
                         clock uncertainty           -0.035    21.289    
    SLICE_X6Y70          LDCE (Recov_ldce_G_CLR)     -0.192    21.097    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         21.097    
                         arrival time                         -12.278    
  -------------------------------------------------------------------
                         slack                                  8.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.169ns  (logic 0.028ns (2.395%)  route 1.141ns (97.605%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.988ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 8.235 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.538     7.397    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.425 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.603     8.028    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.692     7.940    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.975 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260     8.235    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.389     7.846    
                         clock uncertainty            0.035     7.881    
    SLICE_X6Y70          LDCE (Remov_ldce_G_CLR)     -0.050     7.831    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -7.831    
                         arrival time                           8.028    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.173ns  (logic 0.028ns (2.388%)  route 1.145ns (97.612%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.876ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 8.123 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.589     7.448    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.476 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.555     8.031    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.691     7.939    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.974 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.150     8.123    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.389     7.734    
                         clock uncertainty            0.035     7.770    
    SLICE_X6Y69          LDCE (Remov_ldce_G_CLR)     -0.050     7.720    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.720    
                         arrival time                           8.031    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 ADC2/spi_trigger_reg/Q
                            (clock source 'ADC2/spi_trigger_reg_n_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - ADC2/spi_trigger_reg_n_0 fall@5.000ns)
  Data Path Delay:        1.454ns  (logic 0.028ns (1.926%)  route 1.426ns (98.074%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.899ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    1.858ns = ( 6.858 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.389ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     5.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     6.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     6.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.657     6.758    ADC2/clk_in
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.100     6.858 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.548     7.406    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I2_O)        0.028     7.434 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.878     8.312    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.561     7.808    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.843 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.303     8.146    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.389     7.757    
                         clock uncertainty            0.035     7.792    
    SLICE_X3Y69          LDCE (Remov_ldce_G_CLR)     -0.069     7.723    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.723    
                         arrival time                           8.312    
  -------------------------------------------------------------------
                         slack                                  0.589    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  ADC2/spi_trigger_reg_n_0

Setup :            0  Failing Endpoints,  Worst Slack        1.593ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.587ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.593ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.594ns  (logic 0.322ns (7.009%)  route 4.272ns (92.991%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.478ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.840ns = ( 10.840 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.466     7.302    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.355 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           1.806     9.161    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.827    10.305    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.042    10.347 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.493    10.840    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism              0.204    11.044    
                         clock uncertainty           -0.035    11.009    
    SLICE_X3Y69          LDCE (Recov_ldce_G_CLR)     -0.255    10.754    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         10.754    
                         arrival time                          -9.161    
  -------------------------------------------------------------------
                         slack                                  1.593    

Slack (MET) :             2.095ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 0.322ns (7.533%)  route 3.953ns (92.467%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.597ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.959ns = ( 10.959 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.676     7.511    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.564 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           1.277     8.841    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.024    10.503    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.042    10.545 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.414    10.959    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism              0.204    11.163    
                         clock uncertainty           -0.035    11.128    
    SLICE_X6Y70          LDCE (Recov_ldce_G_CLR)     -0.192    10.936    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         10.936    
                         arrival time                          -8.841    
  -------------------------------------------------------------------
                         slack                                  2.095    

Slack (MET) :             2.377ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.840ns  (logic 0.322ns (8.386%)  route 3.518ns (91.614%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.806ns = ( 10.806 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.348     7.184    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.053     7.237 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           1.169     8.406    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          1.022    10.501    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.042    10.543 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.264    10.806    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism              0.204    11.010    
                         clock uncertainty           -0.035    10.975    
    SLICE_X6Y69          LDCE (Recov_ldce_G_CLR)     -0.192    10.783    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         10.783    
                         arrival time                          -8.406    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.679ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (recovery check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        3.168ns  (logic 0.269ns (8.492%)  route 2.899ns (91.508%))
  Logic Levels:           0  
  Clock Path Skew:        1.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.499ns = ( 10.499 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         2.899     7.734    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y66          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.589     9.262    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.216     9.478 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.715    10.194    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.042    10.236 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.264    10.499    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism              0.204    10.704    
                         clock uncertainty           -0.035    10.668    
    SLICE_X1Y66          LDCE (Recov_ldce_G_CLR)     -0.255    10.413    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         10.413    
                         arrival time                          -7.734    
  -------------------------------------------------------------------
                         slack                                  2.679    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.587ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.560ns  (logic 0.100ns (6.412%)  route 1.460ns (93.588%))
  Logic Levels:           0  
  Clock Path Skew:        1.006ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.906ns = ( 7.906 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.460    13.312    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X1Y66          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.473     7.721    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X1Y66          LUT2 (Prop_lut2_I0_O)        0.035     7.756 f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1/O
                         net (fo=2, routed)           0.150     7.906    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC_i_1_n_0
    SLICE_X1Y66          LDCE                                         f  ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC/G
                         clock pessimism             -0.147     7.758    
                         clock uncertainty            0.035     7.794    
    SLICE_X1Y66          LDCE (Remov_ldce_G_CLR)     -0.069     7.725    ADC2/LTC2195_SPI_inst/state_f_reg[0]_LDC
  -------------------------------------------------------------------
                         required time                         -7.725    
                         arrival time                          13.312    
  -------------------------------------------------------------------
                         slack                                  5.587    

Slack (MET) :             5.652ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        1.862ns  (logic 0.128ns (6.876%)  route 1.734ns (93.124%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.224ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.123ns = ( 8.123 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.178    13.031    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X7Y69          LUT3 (Prop_lut3_I0_O)        0.028    13.059 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2/O
                         net (fo=3, routed)           0.555    13.614    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_2_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.691     7.939    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X7Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.974 f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1/O
                         net (fo=3, routed)           0.150     8.123    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC_i_1_n_0
    SLICE_X6Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC/G
                         clock pessimism             -0.147     7.976    
                         clock uncertainty            0.035     8.012    
    SLICE_X6Y69          LDCE (Remov_ldce_G_CLR)     -0.050     7.962    ADC2/LTC2195_SPI_inst/data_out_reg[8]_LDC
  -------------------------------------------------------------------
                         required time                         -7.962    
                         arrival time                          13.614    
  -------------------------------------------------------------------
                         slack                                  5.652    

Slack (MET) :             5.742ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        2.063ns  (logic 0.128ns (6.206%)  route 1.935ns (93.794%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.336ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.235ns = ( 8.235 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.332    13.184    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X4Y69          LUT3 (Prop_lut3_I0_O)        0.028    13.212 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2/O
                         net (fo=2, routed)           0.603    13.815    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_2_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.692     7.940    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X4Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.975 f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1/O
                         net (fo=2, routed)           0.260     8.235    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC_i_1_n_0
    SLICE_X6Y70          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC/G
                         clock pessimism             -0.147     8.088    
                         clock uncertainty            0.035     8.123    
    SLICE_X6Y70          LDCE (Remov_ldce_G_CLR)     -0.050     8.073    ADC2/LTC2195_SPI_inst/data_out_reg[7]_LDC
  -------------------------------------------------------------------
                         required time                         -8.073    
                         arrival time                          13.815    
  -------------------------------------------------------------------
                         slack                                  5.742    

Slack (MET) :             6.027ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
                            (removal check against falling-edge clock ADC2/spi_trigger_reg_n_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            -5.000ns  (ADC2/spi_trigger_reg_n_0 fall@5.000ns - clk rise@10.000ns)
  Data Path Delay:        2.240ns  (logic 0.128ns (5.714%)  route 2.112ns (94.286%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.247ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 8.146 - 5.000 ) 
    Source Clock Delay      (SCD):    1.752ns = ( 11.752 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.147ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375    10.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700    11.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026    11.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651    11.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100    11.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         1.234    13.086    ADC2/LTC2195_SPI_inst/rst_in
    SLICE_X3Y69          LUT3 (Prop_lut3_I0_O)        0.028    13.114 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2/O
                         net (fo=2, routed)           0.878    13.992    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_2_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/CLR
  -------------------------------------------------------------------    -------------------

                         (clock ADC2/spi_trigger_reg_n_0 fall edge)
                                                      5.000     5.000 r  
    AA3                                               0.000     5.000 r  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     5.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     6.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     6.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.875     7.124    ADC2/clk_in
    SLICE_X5Y68          FDCE (Prop_fdce_C_Q)         0.124     7.248 f  ADC2/spi_trigger_reg/Q
                         net (fo=13, routed)          0.561     7.808    ADC2/LTC2195_SPI_inst/spi_trigger_reg
    SLICE_X3Y69          LUT3 (Prop_lut3_I1_O)        0.035     7.843 f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1/O
                         net (fo=2, routed)           0.303     8.146    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC_i_1_n_0
    SLICE_X3Y69          LDCE                                         f  ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC/G
                         clock pessimism             -0.147     7.999    
                         clock uncertainty            0.035     8.034    
    SLICE_X3Y69          LDCE (Remov_ldce_G_CLR)     -0.069     7.965    ADC2/LTC2195_SPI_inst/data_out_reg[9]_LDC
  -------------------------------------------------------------------
                         required time                         -7.965    
                         arrival time                          13.992    
  -------------------------------------------------------------------
                         slack                                  6.027    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.684ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.458ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X6Y59          FDPE                                         f  ADC1/FSM_onehot_state_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X6Y59          FDPE                                         r  ADC1/FSM_onehot_state_f_reg[0]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X6Y59          FDPE (Recov_fdpe_C_PRE)     -0.228    14.294    ADC1/FSM_onehot_state_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X6Y59          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X6Y59          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.228    14.294    ADC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         14.294    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[0]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X7Y59          FDPE                                         f  ADC1/counter_f_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X7Y59          FDPE                                         r  ADC1/counter_f_reg[0]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X7Y59          FDPE (Recov_fdpe_C_PRE)     -0.217    14.305    ADC1/counter_f_reg[0]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[3]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X7Y59          FDPE                                         f  ADC1/counter_f_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X7Y59          FDPE                                         r  ADC1/counter_f_reg[3]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X7Y59          FDPE (Recov_fdpe_C_PRE)     -0.217    14.305    ADC1/counter_f_reg[3]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[4]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X7Y59          FDPE                                         f  ADC1/counter_f_reg[4]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X7Y59          FDPE                                         r  ADC1/counter_f_reg[4]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X7Y59          FDPE (Recov_fdpe_C_PRE)     -0.217    14.305    ADC1/counter_f_reg[4]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[6]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X7Y59          FDPE                                         f  ADC1/counter_f_reg[6]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X7Y59          FDPE                                         r  ADC1/counter_f_reg[6]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X7Y59          FDPE (Recov_fdpe_C_PRE)     -0.217    14.305    ADC1/counter_f_reg[6]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.695ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/counter_f_reg[7]/PRE
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X7Y59          FDPE                                         f  ADC1/counter_f_reg[7]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X7Y59          FDPE                                         r  ADC1/counter_f_reg[7]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X7Y59          FDPE (Recov_fdpe_C_PRE)     -0.217    14.305    ADC1/counter_f_reg[7]
  -------------------------------------------------------------------
                         required time                         14.305    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.695    

Slack (MET) :             5.720ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC1/FSM_onehot_state_f_reg[1]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.044ns  (logic 0.269ns (6.653%)  route 3.775ns (93.348%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.775     8.610    ADC1/rst_in
    SLICE_X6Y59          FDCE                                         f  ADC1/FSM_onehot_state_f_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    ADC1/clk_in
    SLICE_X6Y59          FDCE                                         r  ADC1/FSM_onehot_state_f_reg[1]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X6Y59          FDCE (Recov_fdce_C_CLR)     -0.192    14.330    ADC1/FSM_onehot_state_f_reg[1]
  -------------------------------------------------------------------
                         required time                         14.330    
                         arrival time                          -8.610    
  -------------------------------------------------------------------
                         slack                                  5.720    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.269ns (6.813%)  route 3.679ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.679     8.515    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y61          FDCE                                         f  DAC1/AD_9783_SPI_inst/clk_counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    DAC1/AD_9783_SPI_inst/clk_in
    SLICE_X0Y61          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[2]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.255    14.267    DAC1/AD_9783_SPI_inst/clk_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  5.752    

Slack (MET) :             5.752ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
                            (recovery check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        3.948ns  (logic 0.269ns (6.813%)  route 3.679ns (93.187%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.269ns = ( 14.269 - 10.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.288ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         3.679     8.515    DAC1/AD_9783_SPI_inst/rst_in
    SLICE_X0Y61          FDCE                                         f  DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    AA3                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835    10.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725    12.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113    12.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.596    14.269    DAC1/AD_9783_SPI_inst/clk_in
    SLICE_X0Y61          FDCE                                         r  DAC1/AD_9783_SPI_inst/clk_counter_reg[4]/C
                         clock pessimism              0.288    14.558    
                         clock uncertainty           -0.035    14.522    
    SLICE_X0Y61          FDCE (Recov_fdce_C_CLR)     -0.255    14.267    DAC1/AD_9783_SPI_inst/clk_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.267    
                         arrival time                          -8.515    
  -------------------------------------------------------------------
                         slack                                  5.752    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[10]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.100ns (24.965%)  route 0.301ns (75.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.301     2.153    DAC1/rst_in
    SLICE_X4Y76          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.869     2.118    DAC1/clk_in
    SLICE_X4Y76          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[10]/C
                         clock pessimism             -0.353     1.764    
    SLICE_X4Y76          FDCE (Remov_fdce_C_CLR)     -0.069     1.695    DAC1/FSM_onehot_state_f_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.458ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[9]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.100ns (24.965%)  route 0.301ns (75.035%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.118ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.301     2.153    DAC1/rst_in
    SLICE_X4Y76          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.869     2.118    DAC1/clk_in
    SLICE_X4Y76          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[9]/C
                         clock pessimism             -0.353     1.764    
    SLICE_X4Y76          FDCE (Remov_fdce_C_CLR)     -0.069     1.695    DAC1/FSM_onehot_state_f_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.695    
                         arrival time                           2.153    
  -------------------------------------------------------------------
                         slack                                  0.458    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[11]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.100ns (22.441%)  route 0.346ns (77.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.346     2.198    DAC1/rst_in
    SLICE_X4Y78          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.872     2.121    DAC1/clk_in
    SLICE_X4Y78          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[11]/C
                         clock pessimism             -0.353     1.767    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.069     1.698    DAC1/FSM_onehot_state_f_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/spi_trigger_reg/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.100ns (22.441%)  route 0.346ns (77.559%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.346     2.198    DAC1/rst_in
    SLICE_X4Y78          FDCE                                         f  DAC1/spi_trigger_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.872     2.121    DAC1/clk_in
    SLICE_X4Y78          FDCE                                         r  DAC1/spi_trigger_reg/C
                         clock pessimism             -0.353     1.767    
    SLICE_X4Y78          FDCE (Remov_fdce_C_CLR)     -0.069     1.698    DAC1/spi_trigger_reg
  -------------------------------------------------------------------
                         required time                         -1.698    
                         arrival time                           2.198    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.553ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[8]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.498ns  (logic 0.100ns (20.098%)  route 0.398ns (79.902%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.398     2.250    DAC1/rst_in
    SLICE_X5Y77          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.871     2.120    DAC1/clk_in
    SLICE_X5Y77          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[8]/C
                         clock pessimism             -0.353     1.766    
    SLICE_X5Y77          FDCE (Remov_fdce_C_CLR)     -0.069     1.697    DAC1/FSM_onehot_state_f_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.250    
  -------------------------------------------------------------------
                         slack                                  0.553    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[12]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.100ns (20.003%)  route 0.400ns (79.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.400     2.252    DAC1/rst_in
    SLICE_X4Y77          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.871     2.120    DAC1/clk_in
    SLICE_X4Y77          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[12]/C
                         clock pessimism             -0.353     1.766    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.069     1.697    DAC1/FSM_onehot_state_f_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[13]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.100ns (20.003%)  route 0.400ns (79.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.400     2.252    DAC1/rst_in
    SLICE_X4Y77          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.871     2.120    DAC1/clk_in
    SLICE_X4Y77          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[13]/C
                         clock pessimism             -0.353     1.766    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.069     1.697    DAC1/FSM_onehot_state_f_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.555ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[14]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.100ns (20.003%)  route 0.400ns (79.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.120ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.400     2.252    DAC1/rst_in
    SLICE_X4Y77          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.871     2.120    DAC1/clk_in
    SLICE_X4Y77          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[14]/C
                         clock pessimism             -0.353     1.766    
    SLICE_X4Y77          FDCE (Remov_fdce_C_CLR)     -0.069     1.697    DAC1/FSM_onehot_state_f_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.697    
                         arrival time                           2.252    
  -------------------------------------------------------------------
                         slack                                  0.555    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[2]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.100ns (17.957%)  route 0.457ns (82.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.457     2.309    DAC1/rst_in
    SLICE_X2Y78          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.873     2.122    DAC1/clk_in
    SLICE_X2Y78          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[2]/C
                         clock pessimism             -0.335     1.786    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.050     1.736    DAC1/FSM_onehot_state_f_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.573    

Slack (MET) :             0.573ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DAC1/FSM_onehot_state_f_reg[3]/CLR
                            (removal check against rising-edge clock clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.557ns  (logic 0.100ns (17.957%)  route 0.457ns (82.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.122ns
    Source Clock Delay      (SCD):    1.752ns
    Clock Pessimism Removal (CPR):    0.335ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.375     0.375 r  IBUFG_inst/O
                         net (fo=1, routed)           0.700     1.075    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.026     1.101 r  BUFG_inst/O
                         net (fo=1286, routed)        0.651     1.752    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.100     1.852 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         0.457     2.309    DAC1/rst_in
    SLICE_X2Y78          FDCE                                         f  DAC1/FSM_onehot_state_f_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.454     0.454 r  IBUFG_inst/O
                         net (fo=1, routed)           0.765     1.219    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.030     1.249 r  BUFG_inst/O
                         net (fo=1286, routed)        0.873     2.122    DAC1/clk_in
    SLICE_X2Y78          FDCE                                         r  DAC1/FSM_onehot_state_f_reg[3]/C
                         clock pessimism             -0.335     1.786    
    SLICE_X2Y78          FDCE (Remov_fdce_C_CLR)     -0.050     1.736    DAC1/FSM_onehot_state_f_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.309    
  -------------------------------------------------------------------
                         slack                                  0.573    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk
  To Clock:  clkPS_int_1

Setup :            0  Failing Endpoints,  Worst Slack        2.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.454ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.585ns  (required time - arrival time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (recovery check against falling-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clkPS_int_1 fall@5.000ns - clk rise@0.000ns)
  Data Path Delay:        5.309ns  (logic 0.269ns (5.067%)  route 5.040ns (94.933%))
  Logic Levels:           0  
  Clock Path Skew:        3.351ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.713ns = ( 12.713 - 5.000 ) 
    Source Clock Delay      (SCD):    4.567ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.689     4.567    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.269     4.836 f  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         5.040     9.875    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 fall edge)
                                                      5.000     5.000 f  
    AA3                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     5.835 f  IBUFG_inst/O
                         net (fo=1, routed)           1.725     7.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     7.673 f  BUFG_inst/O
                         net (fo=1286, routed)        1.445     9.118    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083     9.201 f  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.540    10.741    ADC2/clkPS_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.113    10.854 f  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           1.859    12.713    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         f  ADC2/ODDR_inst/C
                         clock pessimism              0.204    12.918    
                         clock uncertainty           -0.194    12.724    
    OLOGIC_X0Y36         ODDR (Recov_oddr_C_R)       -0.264    12.460    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         12.460    
                         arrival time                          -9.875    
  -------------------------------------------------------------------
                         slack                                  2.585    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.454ns  (arrival time - required time)
  Source:                 startup_reset/rst_in_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ADC2/ODDR_inst/R
                            (removal check against rising-edge clock clkPS_int_1  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Slow Process Corner)
  Requirement:            0.000ns  (clkPS_int_1 rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        4.497ns  (logic 0.216ns (4.804%)  route 4.281ns (95.196%))
  Logic Levels:           0  
  Clock Path Skew:        3.849ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    8.309ns
    Source Clock Delay      (SCD):    4.255ns
    Clock Pessimism Removal (CPR):    0.204ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.142ns
    Phase Error              (PE):    0.114ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.835     0.835 r  IBUFG_inst/O
                         net (fo=1, routed)           1.725     2.560    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.113     2.673 r  BUFG_inst/O
                         net (fo=1286, routed)        1.582     4.255    startup_reset/clk_in
    SLICE_X7Y75          FDRE                                         r  startup_reset/rst_in_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y75          FDRE (Prop_fdre_C_Q)         0.216     4.471 r  startup_reset/rst_in_reg/Q
                         net (fo=692, routed)         4.281     8.752    ADC2/rst_in
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/R
  -------------------------------------------------------------------    -------------------

                         (clock clkPS_int_1 rise edge)
                                                      0.000     0.000 r  
    AA3                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    AA3                  IBUF (Prop_ibuf_I_O)         0.946     0.946 r  IBUFG_inst/O
                         net (fo=1, routed)           1.812     2.758    clk_int
    BUFGCTRL_X0Y8        BUFG (Prop_bufg_I_O)         0.120     2.878 r  BUFG_inst/O
                         net (fo=1286, routed)        1.573     4.451    ADC2/clk_in
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     4.539 r  ADC2/MMCME2_ADV_inst/CLKOUT0
                         net (fo=1, routed)           1.622     6.161    ADC2/clkPS_int
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.120     6.281 r  ADC2/BUFG_clkPS/O
                         net (fo=1, routed)           2.028     8.309    ADC2/clkPS
    OLOGIC_X0Y36         ODDR                                         r  ADC2/ODDR_inst/C
                         clock pessimism             -0.204     8.104    
                         clock uncertainty            0.194     8.298    
    OLOGIC_X0Y36         ODDR (Remov_oddr_C_R)        0.000     8.298    ADC2/ODDR_inst
  -------------------------------------------------------------------
                         required time                         -8.298    
                         arrival time                           8.752    
  -------------------------------------------------------------------
                         slack                                  0.454    





