<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>DRAMSimII: Member List</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- Generated by Doxygen 1.6.3 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="index.html"><span>Main&nbsp;Page</span></a></li>
      <li><a href="pages.html"><span>Related&nbsp;Pages</span></a></li>
      <li class="current"><a href="annotated.html"><span>Classes</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="annotated.html"><span>Class&nbsp;List</span></a></li>
      <li><a href="hierarchy.html"><span>Class&nbsp;Hierarchy</span></a></li>
      <li><a href="functions.html"><span>Class&nbsp;Members</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>DRAMsimII::InputStream Member List</h1>This is the complete list of members for <a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a>, including all inherited members.<table>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a568a842c71aabd7c59ff440277989fa0">arrivalThreshold</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a50ab206ccc66b560f4181d4c33e3c6d2">averageInterarrivalCycleCount</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a32e8784fa538cf246cdd3bda6c4d595c">bankLocality</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a9fdc332fc5d5e387f533f680315c2373">channelLocality</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a032d85a4a44d5160f9c7f7411f242307">cpuToMemoryRatio</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a1932e8903b183eeb9e6fbd36b4e738ad">gaussianDistribution</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a0dcd689dfcc42d4fddb6bc325300a384">getNextIncomingTransaction</a>(const unsigned transactionID)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a1d09b25ce313f34a0b1034582306ccef">getNextRandomRequest</a>(const unsigned transactionID)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#ab7a2341cd4a7baa33c292700db305469">InputStream</a>(const InputStream &amp;rhs)</td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#ae737c9eeccab11eaf2f7226ddba00c63">interarrivalDistributionModel</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#add6af3d1e6c21f1a5d847d55f4a7e82a">Poisson</a>(float) const </td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#ae35ef6c1f6dc8114cd1f8e306ea777c8">rankLocality</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a37863b3a3f7a96f6a9a8b5c673677c4c">readPercentage</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a8e535060eac21b385c56530f010413a6">rngDistributionModel</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#aa1344a84d478d44279a777e820dcf9cb">rngIntDistributionModel</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a7e22f35612add8cca13d82dc6e19dafd">rowLocality</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#adb181cfcc298b360c316c2398146f7e5">shortBurstRatio</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a1bec6d2f4dca9a84cd862f32f2ea77ef">systemConfig</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#a11d607bf05a648e76d23935dab66fcb1">time</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
  <tr class="memlist"><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html#ac5a32f755985849b47a327fbb2fc1421">type</a></td><td><a class="el" href="class_d_r_a_msim_i_i_1_1_input_stream.html">DRAMsimII::InputStream</a></td><td><code> [protected]</code></td></tr>
</table></div>
<hr class="footer"/><address style="text-align: right;"><small>Generated on Thu Mar 11 22:29:58 2010 for DRAMSimII by&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.3 </small></address>
</body>
</html>
