digraph "0_qemu_691a02e2ce0c413236a78dee6f2651c937b09fb0@pointer" {
"1000110" [label="(MethodParameterIn,VAPICROMState *s)"];
"1000202" [label="(Call,patch_call(s, cpu, ip + 1, handlers->set_tpr))"];
"1000217" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])]))"];
"1000233" [label="(Call,patch_call(s, cpu, ip, handlers->get_tpr[0]))"];
"1000244" [label="(Call,patch_call(s, cpu, ip, handlers->set_tpr_eax))"];
"1000281" [label="(Call,patch_call(s, cpu, ip + 5, handlers->set_tpr))"];
"1000296" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr_stack))"];
"1000191" [label="(Block,)"];
"1000281" [label="(Call,patch_call(s, cpu, ip + 5, handlers->set_tpr))"];
"1000292" [label="(Call,patch_byte(cpu, ip, 0x50))"];
"1000112" [label="(MethodParameterIn,target_ulong ip)"];
"1000219" [label="(Identifier,cpu)"];
"1000231" [label="(ControlStructure,break;)"];
"1000242" [label="(ControlStructure,break;)"];
"1000299" [label="(Call,ip + 1)"];
"1000223" [label="(Call,handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000237" [label="(Call,handlers->get_tpr[0])"];
"1000296" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr_stack))"];
"1000235" [label="(Identifier,cpu)"];
"1000245" [label="(Identifier,s)"];
"1000251" [label="(ControlStructure,break;)"];
"1000290" [label="(ControlStructure,break;)"];
"1000180" [label="(Call,cpu_memory_rw_debug(cs, ip, opcode, sizeof(opcode), 0))"];
"1000284" [label="(Call,ip + 5)"];
"1000218" [label="(Identifier,s)"];
"1000322" [label="(MethodReturn,static void)"];
"1000111" [label="(MethodParameterIn,X86CPU *cpu)"];
"1000233" [label="(Call,patch_call(s, cpu, ip, handlers->get_tpr[0]))"];
"1000248" [label="(Call,handlers->set_tpr_eax)"];
"1000213" [label="(Call,patch_byte(cpu, ip, 0x90))"];
"1000205" [label="(Call,ip + 1)"];
"1000208" [label="(Call,handlers->set_tpr)"];
"1000283" [label="(Identifier,cpu)"];
"1000203" [label="(Identifier,s)"];
"1000110" [label="(MethodParameterIn,VAPICROMState *s)"];
"1000193" [label="(Call,patch_byte(cpu, ip, 0x50 + modrm_reg(opcode[1])))"];
"1000287" [label="(Call,handlers->set_tpr)"];
"1000244" [label="(Call,patch_call(s, cpu, ip, handlers->set_tpr_eax))"];
"1000253" [label="(Call,patch_byte(cpu, ip, 0x68))"];
"1000236" [label="(Identifier,ip)"];
"1000246" [label="(Identifier,cpu)"];
"1000202" [label="(Call,patch_call(s, cpu, ip + 1, handlers->set_tpr))"];
"1000217" [label="(Call,patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])]))"];
"1000302" [label="(Call,handlers->get_tpr_stack)"];
"1000282" [label="(Identifier,s)"];
"1000204" [label="(Identifier,cpu)"];
"1000220" [label="(Call,ip + 1)"];
"1000305" [label="(ControlStructure,break;)"];
"1000247" [label="(Identifier,ip)"];
"1000234" [label="(Identifier,s)"];
"1000117" [label="(Call,CPU(cpu))"];
"1000297" [label="(Identifier,s)"];
"1000298" [label="(Identifier,cpu)"];
"1000211" [label="(ControlStructure,break;)"];
"1000110" -> "1000109"  [label="AST: "];
"1000110" -> "1000322"  [label="DDG: s"];
"1000110" -> "1000202"  [label="DDG: s"];
"1000110" -> "1000217"  [label="DDG: s"];
"1000110" -> "1000233"  [label="DDG: s"];
"1000110" -> "1000244"  [label="DDG: s"];
"1000110" -> "1000281"  [label="DDG: s"];
"1000110" -> "1000296"  [label="DDG: s"];
"1000202" -> "1000191"  [label="AST: "];
"1000202" -> "1000208"  [label="CFG: "];
"1000203" -> "1000202"  [label="AST: "];
"1000204" -> "1000202"  [label="AST: "];
"1000205" -> "1000202"  [label="AST: "];
"1000208" -> "1000202"  [label="AST: "];
"1000211" -> "1000202"  [label="CFG: "];
"1000202" -> "1000322"  [label="DDG: s"];
"1000202" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000202" -> "1000322"  [label="DDG: ip + 1"];
"1000202" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->set_tpr)"];
"1000202" -> "1000322"  [label="DDG: cpu"];
"1000193" -> "1000202"  [label="DDG: cpu"];
"1000193" -> "1000202"  [label="DDG: ip"];
"1000111" -> "1000202"  [label="DDG: cpu"];
"1000112" -> "1000202"  [label="DDG: ip"];
"1000217" -> "1000191"  [label="AST: "];
"1000217" -> "1000223"  [label="CFG: "];
"1000218" -> "1000217"  [label="AST: "];
"1000219" -> "1000217"  [label="AST: "];
"1000220" -> "1000217"  [label="AST: "];
"1000223" -> "1000217"  [label="AST: "];
"1000231" -> "1000217"  [label="CFG: "];
"1000217" -> "1000322"  [label="DDG: handlers->get_tpr[modrm_reg(opcode[1])]"];
"1000217" -> "1000322"  [label="DDG: cpu"];
"1000217" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr[modrm_reg(opcode[1])])"];
"1000217" -> "1000322"  [label="DDG: s"];
"1000217" -> "1000322"  [label="DDG: ip + 1"];
"1000213" -> "1000217"  [label="DDG: cpu"];
"1000213" -> "1000217"  [label="DDG: ip"];
"1000111" -> "1000217"  [label="DDG: cpu"];
"1000112" -> "1000217"  [label="DDG: ip"];
"1000233" -> "1000191"  [label="AST: "];
"1000233" -> "1000237"  [label="CFG: "];
"1000234" -> "1000233"  [label="AST: "];
"1000235" -> "1000233"  [label="AST: "];
"1000236" -> "1000233"  [label="AST: "];
"1000237" -> "1000233"  [label="AST: "];
"1000242" -> "1000233"  [label="CFG: "];
"1000233" -> "1000322"  [label="DDG: handlers->get_tpr[0]"];
"1000233" -> "1000322"  [label="DDG: ip"];
"1000233" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->get_tpr[0])"];
"1000233" -> "1000322"  [label="DDG: cpu"];
"1000233" -> "1000322"  [label="DDG: s"];
"1000117" -> "1000233"  [label="DDG: cpu"];
"1000111" -> "1000233"  [label="DDG: cpu"];
"1000180" -> "1000233"  [label="DDG: ip"];
"1000112" -> "1000233"  [label="DDG: ip"];
"1000244" -> "1000191"  [label="AST: "];
"1000244" -> "1000248"  [label="CFG: "];
"1000245" -> "1000244"  [label="AST: "];
"1000246" -> "1000244"  [label="AST: "];
"1000247" -> "1000244"  [label="AST: "];
"1000248" -> "1000244"  [label="AST: "];
"1000251" -> "1000244"  [label="CFG: "];
"1000244" -> "1000322"  [label="DDG: handlers->set_tpr_eax"];
"1000244" -> "1000322"  [label="DDG: patch_call(s, cpu, ip, handlers->set_tpr_eax)"];
"1000244" -> "1000322"  [label="DDG: s"];
"1000244" -> "1000322"  [label="DDG: cpu"];
"1000244" -> "1000322"  [label="DDG: ip"];
"1000117" -> "1000244"  [label="DDG: cpu"];
"1000111" -> "1000244"  [label="DDG: cpu"];
"1000180" -> "1000244"  [label="DDG: ip"];
"1000112" -> "1000244"  [label="DDG: ip"];
"1000281" -> "1000191"  [label="AST: "];
"1000281" -> "1000287"  [label="CFG: "];
"1000282" -> "1000281"  [label="AST: "];
"1000283" -> "1000281"  [label="AST: "];
"1000284" -> "1000281"  [label="AST: "];
"1000287" -> "1000281"  [label="AST: "];
"1000290" -> "1000281"  [label="CFG: "];
"1000281" -> "1000322"  [label="DDG: s"];
"1000281" -> "1000322"  [label="DDG: ip + 5"];
"1000281" -> "1000322"  [label="DDG: handlers->set_tpr"];
"1000281" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 5, handlers->set_tpr)"];
"1000281" -> "1000322"  [label="DDG: cpu"];
"1000253" -> "1000281"  [label="DDG: cpu"];
"1000253" -> "1000281"  [label="DDG: ip"];
"1000111" -> "1000281"  [label="DDG: cpu"];
"1000112" -> "1000281"  [label="DDG: ip"];
"1000296" -> "1000191"  [label="AST: "];
"1000296" -> "1000302"  [label="CFG: "];
"1000297" -> "1000296"  [label="AST: "];
"1000298" -> "1000296"  [label="AST: "];
"1000299" -> "1000296"  [label="AST: "];
"1000302" -> "1000296"  [label="AST: "];
"1000305" -> "1000296"  [label="CFG: "];
"1000296" -> "1000322"  [label="DDG: s"];
"1000296" -> "1000322"  [label="DDG: cpu"];
"1000296" -> "1000322"  [label="DDG: patch_call(s, cpu, ip + 1, handlers->get_tpr_stack)"];
"1000296" -> "1000322"  [label="DDG: ip + 1"];
"1000296" -> "1000322"  [label="DDG: handlers->get_tpr_stack"];
"1000292" -> "1000296"  [label="DDG: cpu"];
"1000292" -> "1000296"  [label="DDG: ip"];
"1000111" -> "1000296"  [label="DDG: cpu"];
"1000112" -> "1000296"  [label="DDG: ip"];
}
