var class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem =
[
    [ "ECollisionWarnings", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7dfcab944e4b9e92a4c5d9a46a08f9c8", [
      [ "All", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7dfcab944e4b9e92a4c5d9a46a08f9c8ab1c94ca2fbc3e78fc30069c8d0f01680", null ],
      [ "None", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7dfcab944e4b9e92a4c5d9a46a08f9c8a6adf97f83acf6453d4a6a4b1070f3754", null ],
      [ "WarningOnly", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7dfcab944e4b9e92a4c5d9a46a08f9c8a61fca3c18b8d905a9327e6927c17dce7", null ],
      [ "GenerateXOnly", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7dfcab944e4b9e92a4c5d9a46a08f9c8a7786f2a6d313bd89f20e48d6d66c9eb3", null ]
    ] ],
    [ "EECCType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a0d31e8532cfda2cea6e14b029caa47ee", [
      [ "NoECC", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a0d31e8532cfda2cea6e14b029caa47eea8fe03167dc3a3dbaa3c4febb85077c5e", null ]
    ] ],
    [ "EENAUsage", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a86126118507d39c82a4ece889780a1bd", [
      [ "AlwaysEnabled", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a86126118507d39c82a4ece889780a1bda1f0a402d598a0173a90d2ee8e4554f68", null ],
      [ "UseENAPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a86126118507d39c82a4ece889780a1bdadaf3d8cf098a0b6fd51516f1aa9881e5", null ]
    ] ],
    [ "EENBUsage", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#adaa28a088173efa65d58671c48c8aa49", [
      [ "AlwaysEnabled", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#adaa28a088173efa65d58671c48c8aa49a1f0a402d598a0173a90d2ee8e4554f68", null ],
      [ "UseENBPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#adaa28a088173efa65d58671c48c8aa49a157be79374ed0b71cc718e7417c31269", null ]
    ] ],
    [ "EErrorInjectionType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aad0ea6a1077d540fdd9741b7eb40e11b", [
      [ "SingleBitErrorInjection", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aad0ea6a1077d540fdd9741b7eb40e11baf27587b82dc277c00caee28e9c5f6327", null ]
    ] ],
    [ "EGenerator", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#accaf312686672c725c352cd41ffda166", [
      [ "Block_Memory_Generator_4_3", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#accaf312686672c725c352cd41ffda166a71f2d321212cfc9d6f02dddfb2f2efef", null ],
      [ "Block_Memory_Generator_3_2", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#accaf312686672c725c352cd41ffda166a47993c6a2737a02dd3c3b96149275a5e", null ]
    ] ],
    [ "EIPAlgorithm", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9806907db46669af3dc0dcfd3f322563", [
      [ "MinimumArea", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9806907db46669af3dc0dcfd3f322563a92dbd3cbe8c9adae2290a965504c4643", null ],
      [ "LowPower", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9806907db46669af3dc0dcfd3f322563a2d130712dfc4e671b01c0e18b33aca29", null ],
      [ "FixedPrimitives", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9806907db46669af3dc0dcfd3f322563adae73453748e433afa3a23b8a3edf618", null ]
    ] ],
    [ "EMemoryType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aafe5af001087bc2663a8cce711f773d0", [
      [ "SinglePortRAM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aafe5af001087bc2663a8cce711f773d0afc19ede588b193a154c053deddce3ed8", null ],
      [ "SimpleDualPortRAM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aafe5af001087bc2663a8cce711f773d0a2e6f473bf47508001968af5fa5855fd1", null ],
      [ "TrueDualPortRAM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aafe5af001087bc2663a8cce711f773d0a5c01f381d9229330b87c045b7fca123f", null ],
      [ "SinglePortROM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aafe5af001087bc2663a8cce711f773d0a84a8755d13e4caadee22bdf5ebb7a2bb", null ],
      [ "DualPortROM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aafe5af001087bc2663a8cce711f773d0a26680bfd41d6d11caeb5260b7696f065", null ]
    ] ],
    [ "EOperatingMode", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a42bf98fbc761a682fc7a2a1aafc18758", [
      [ "WriteFirst", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a42bf98fbc761a682fc7a2a1aafc18758a5165445b5307b8a1b574f2fd30edf69a", null ],
      [ "ReadFirst", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a42bf98fbc761a682fc7a2a1aafc18758af374d89d282e04da50a8a4808d7ae47c", null ],
      [ "NoChange", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a42bf98fbc761a682fc7a2a1aafc18758a4bac8cdf0a968472b519b3b295d0d48b", null ]
    ] ],
    [ "EPrimitive", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7", [
      [ "_8kx2", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7a04371b6c25a34d8da32d435f5f04f258", null ],
      [ "_16kx1", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7aa82d3bc5beae23ae14ad0e77a6b812d6", null ],
      [ "_4kx4", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7aa6c06253dadf4c0a53250bd12a87af82", null ],
      [ "_2kx9", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7a917bc2a460f66ed61d31ee6423387746", null ],
      [ "_1kx18", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7a2d7022c1b507e1a9fd2ed785e17a2540", null ],
      [ "_512x36", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1df5a9849c1f7dfdd460cccc925bd6b7a8440aa13457db0e94b694eeb24b221bd", null ]
    ] ],
    [ "EResetPriority", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ae6f50de0181d7636aabbbba7c9f4ab91", [
      [ "CE", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ae6f50de0181d7636aabbbba7c9f4ab91a7a86131338bf955e0a56311f264aa6aa", null ]
    ] ],
    [ "EResetType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6dc2e016e7d5173fde13ed5035786c74", [
      [ "Sync", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6dc2e016e7d5173fde13ed5035786c74ad8e87c0927539672f54462c837be0b7f", null ]
    ] ],
    [ "ETAGroup", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7c24e453eb05acb4be6f80625986d3f2", [
      [ "SideA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7c24e453eb05acb4be6f80625986d3f2a6f42a9af4739143740cadaed4cc7855e", null ],
      [ "SideB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7c24e453eb05acb4be6f80625986d3f2a580fbcc58ebcbc654e8e72664ad80cef", null ]
    ] ],
    [ "ETAPorts", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2", [
      [ "Address", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2add7bf230fde8d4836917806aff6a6b27", null ],
      [ "DataIn", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2a29b3c7cd7f5ff80c935cc9acefb3c868", null ],
      [ "DataOut", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2a3d839097434aecd97cc5c764a5a47772", null ],
      [ "Enable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2a2faec1f9f8cc7f8f40d521c4dd574f49", null ],
      [ "Write", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2a1129c0e4d43f2d121652a7302712cff6", null ],
      [ "Clock", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2a98a892aea3359481ae30e7b66c44d7a8", null ],
      [ "UseEnable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa6bed4d050cdcd8c9e53825ec4befdd2a98d263ef517155efeb8dc6d224c25afc", null ]
    ] ],
    [ "BlockMem", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ab5cf8417634143dd2fc512e527aed0fd", null ],
    [ "Initialize", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a96e73dc692838bcd045b0699e8cc3a38", null ],
    [ "InitialWrite", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#adb2e1d4e48d8be98ddde96a120ec2fa1", null ],
    [ "OnSynthesis", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ade214b4353ea956f2a6a8bf6942b0f62", null ],
    [ "PostInitialize", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a33410ec10407772b988b2637287d9b52", null ],
    [ "PreInitialize", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a778897c12e6b536a0ece5812f9bb2879", null ],
    [ "AdditionalInputsForPowerEstimation", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a407f13d4dc6ef055d5a6b483da0c3c1c", null ],
    [ "AddrA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a57db4dfdf0bad59a2944275e70aaebdf", null ],
    [ "AddrB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a169b3cca34ca247412903695240e36e4", null ],
    [ "AddrReadWidthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a745188f1c7c3e25bd32c760cf114782a", null ],
    [ "AddrReadWidthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ad072106422b2a8552d18799747ade5c1", null ],
    [ "AddrWidthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6d9e18b8e4d946e251f503677afbbc2d", null ],
    [ "AddrWidthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ae4ab9086910d2b4f844fc29206870f0e", null ],
    [ "AddrWriteWidthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a46e134546b8eada97028a0949ced9735", null ],
    [ "AddrWriteWidthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6a5d00f65c8912bd63490779f3e826fa", null ],
    [ "AssumeSynchronousClk", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6bd91ffab8285f422a467ba8d00e51b5", null ],
    [ "BaseAddress", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aeef2e1a466e6e94420ab68e1b4fc4ff3", null ],
    [ "ByteSize", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a60226d14e9fe669c54fb9a600d5f36d2", null ],
    [ "ClkA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a15345f1dc5d174e0f5ddbac6b9e350e6", null ],
    [ "ClkB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a8a117e7e7819c56ab1acbc4b6e1a0ac7", null ],
    [ "COEFile", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#af9151ddaeed6633c20be07db4d3f02b3", null ],
    [ "CollisionWarnings", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa2b293622ea9cd7555aa8cc7771861ce", null ],
    [ "ComponentName", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a84f7cc3497a13b09e8b8ac3b168f0fda", null ],
    [ "DinA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#af502428eac9ca8390fa5307f2edad0e1", null ],
    [ "DinB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aec4553cbe31cb0340c550378f058636f", null ],
    [ "DisableCollisionWarnings", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#afffed4ad3403a29432cad7c0c6e2f3d7", null ],
    [ "DisableOutOfRangeWarnings", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a68ad39957c7c8d798a5057f521858bb3", null ],
    [ "DoutA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#af3ff7ae107198df1438805bbfff6081d", null ],
    [ "DoutB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a2cb6b7e5c5a7c9a1dbfdcc7531f5377e", null ],
    [ "ECC", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9dff41a8454776dad4a740c401c13278", null ],
    [ "ECCType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a85419407b144f28da312b0d0b7ce6629", null ],
    [ "EnA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ab21b8dd9cd970036294a73c8a03486a9", null ],
    [ "EnableA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aef992e3bf77e94d92961a70372cd66b5", null ],
    [ "EnableB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7489dd7797532e532c6063da120cbf00", null ],
    [ "EnB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ae517c862c58c7df07646a0f0c183168e", null ],
    [ "ErrorInjectionType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#abddb4d34437cee229e886629a4c83cc2", null ],
    [ "FillRemainingMemoryLocations", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a8322c5545c7228d6570a6d779527da4d", null ],
    [ "Generator", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6ba53b6146f62c88e6a2514dddf13d6b", null ],
    [ "InitialImage", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a8d4f42feeeb58d8d64159a01b6fd3ff8", null ],
    [ "IPAlgorithm", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a07f94174cbf7808dfea16dedcba0684d", null ],
    [ "IsROM", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ab1a753a47031eb82e6e59e01cc0fa9b9", null ],
    [ "LoadInitFile", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a928ef2a461df2ff75441adfe06dceb79", null ],
    [ "MemoryType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#af3b371739094149f3bb6262affecbd1d", null ],
    [ "OperatingModeA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ab8942b095be7828d5bc1837ed6c79249", null ],
    [ "OperatingModeB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ac2d62155d985b6117846d6fad6f02425", null ],
    [ "OutputResetValueA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7e604c9b4f59a5a31f1527371c39d6da", null ],
    [ "OutputResetValueB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a976465373fceac87ba7945ffcb22c41e", null ],
    [ "PipelineStages", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a8c2261e8f567d0b7c8d37e3272e40cd0", null ],
    [ "PortAClock", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a1c70f08431ff0838a5c63e3a799a6fb6", null ],
    [ "PortAEnableRate", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a4c3a0b99056f42c03cc54937ceb9fceb", null ],
    [ "PortAWriteRate", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6ea59e57dff47f72306d91bc90ec34a9", null ],
    [ "PortBClock", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ad76f1ce4babf2243c7b05c208cf00cdd", null ],
    [ "PortBEnableRate", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a255c30938c9f15556b0fb02150a19ee5", null ],
    [ "PortBWriteRate", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a658a084db597d306b8c836f1ed01e0b3", null ],
    [ "Primitive", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aba42faac4e8afbd0fa2de2381c96abc1", null ],
    [ "ReadDepthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a8aa2f79d9375ad40029df279b2efa3de", null ],
    [ "ReadDepthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa85ba39bbc1ee708e309df89b7245c81", null ],
    [ "ReadWidthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a868cb58816ab1deffa2f9ab7c11c8366", null ],
    [ "ReadWidthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a4726f4b471974a58355e7adc55b95523", null ],
    [ "RegisterPortAInputOfSoftECC", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ae0886ec19c618e733e83361c65440949", null ],
    [ "RegisterPortAOutputOfMemoryCore", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6d3e9d00f0c03c685793c85895a75829", null ],
    [ "RegisterPortAOutputOfMemoryPrimitives", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a3cd68d99704fa56f6ab2226997e5d6b6", null ],
    [ "RegisterPortBOutputOfMemoryCore", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a13c90413fd8a4726642e19a5aa7a2dce", null ],
    [ "RegisterPortBOutputOfMemoryPrimitives", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9516afa58806bcc3f022add3baecb997", null ],
    [ "RegisterPortBOutputOfSoftECC", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ac2500b1c7ae3799a64e17c7eec93c6f1", null ],
    [ "RemainingMemoryLocations", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a38ac5fe38312d785bb98df60bd484c7d", null ],
    [ "ResetMemoryLatchA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a0a102fd5ad3bae29c04e278e313d981e", null ],
    [ "ResetMemoryLatchB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a406b76a785e47113d96e8d8e34549583", null ],
    [ "ResetPriorityA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a6905c83f9477b61077721de1938a51de", null ],
    [ "ResetPriorityB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a37588f235bb8b33e4f9df0ac6b454d0d", null ],
    [ "ResetType", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a0f5a7075a6f3269d63c5bf65b12a13b8", null ],
    [ "SideA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a2cb27088cd7d6d96280d30e6a25a7d59", null ],
    [ "SideB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aaefd0923387698cd057274e6be0230bc", null ],
    [ "SoftECC", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#afda0381b59ed640a3ecc5c8f3ca26ecd", null ],
    [ "UseByteWriteEnable", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a644eb97adb593ffa64f5b820c1f82676", null ],
    [ "UseEnableA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9a4eef9541d14146e42b06dd64b0bd3d", null ],
    [ "UseEnableB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a755b6290071eb699f59475e2e37a94ee", null ],
    [ "UseErrorInjectionPins", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aa464b0c7666a3c06df36408dd6459096", null ],
    [ "UseRamb16bwerResetBehavior", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a61075cacba1d7f1a96f10af91f12a45e", null ],
    [ "UseRegCeAPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#aba5743635d695bc9b61fbe63f7e3f900", null ],
    [ "UseRegCeBPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9dbb52c547d7b1251a955ef81e8e1387", null ],
    [ "UseRstAPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#ab3bdadf49509d70bf2818f7812ba8927", null ],
    [ "UseRstBPin", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a9187e87b97b137958957a253c7a010a8", null ],
    [ "WeA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#afeb8ef1afed7d78d8f942ec8b953ad66", null ],
    [ "WeB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a7cc0775f5143dc7fd56c86860afffd01", null ],
    [ "WriteDepthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a32b298f531ddd4509ec5524abd66bca3", null ],
    [ "WriteDepthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#adf481a2aab7202dfbca593250b275c0c", null ],
    [ "WriteWidthA", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a37b0559a1f56b3ad9ee342bdd7e096d6", null ],
    [ "WriteWidthB", "class_system_sharp_1_1_interop_1_1_xilinx_1_1_i_p_cores_1_1_block_mem.html#a4a9a170c4ddf098541945525bc05b8f2", null ]
];