0.6
2017.4
Dec 15 2017
21:07:18
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.sim/sim_1/behav/xsim/glbl.v,1513215259,verilog,,,,glbl,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sim_1/new/tb_CLA_4bits.v,1523050889,verilog,,,,tb_CLA_4bits,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/CLA_4bits.v,1523049839,verilog,,C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/register_logic.v,,CLA_4bits,,,,,,,,
C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sources_1/new/register_logic.v,1523048036,verilog,,C:/Users/Dhruv Sandesara/Desktop/Lab5/Lab5_Part2/Lab5_Part2.srcs/sim_1/new/tb_CLA_4bits.v,,register_logic,,,,,,,,
