webpackJsonp([0x9b85df90278f],{454:function(e,t){e.exports={data:{allMarkdownRemark:{totalCount:4,edges:[{node:{fields:{slug:"/yocto-linux-on-the-xilinx-zynq-zed-board"},excerpt:"Table of Contents Design Xilinx Zynq Block Design Export .bit file Generate dts files Generate fpga.bin from fpga.bit Yocto Linux image…",timeToRead:6,frontmatter:{title:"Yocto linux on the Xilinx Zynq Zed board",tags:["Zynq Yocto FPGA SDK"],cover:"/logos/yocto-article.png",date:"2019-01-12 09:00"}}},{node:{fields:{slug:"/nexys-4-ddr-microblaze-with-ddr-ram-and-flash-bootloader-support"},excerpt:"Table of Contents 1. Previous work 2. Create the project 2.1. Screenshots: 2.2. Initializing version control (git) 2.3. Create constraints…",timeToRead:43,frontmatter:{title:"Nexys4 DDR Microblaze with DDR Ram and Flash bootloader support",tags:["Microblaze FPGA SDK"],cover:"/logos/block-design-article.png",date:"2018-11-01 09:00"}}},{node:{fields:{slug:"/vhdl-sine-wave-oscillator"},excerpt:"Table of Contents Phase step Theory Design time constants Run time parameters VHDL Design Interface Architecture Testing Testing phase step…",timeToRead:11,frontmatter:{title:"VHDL sine wave oscillator",tags:["VHDL FPGA DSP"],cover:"/logos/sine-article.jpg",date:"2018-09-22 22:00"}}},{node:{fields:{slug:"/vhdl-i-2-s-transmitter"},excerpt:"Table of Contents I2S parameters i2s interface Generation of the clocks Clock dividing Counters Generation of the SDIN signal Top level…",timeToRead:8,frontmatter:{title:"VHDL i2s transmitter",tags:["VHDL FPGA DSP"],cover:"/logos/wave.jpg",date:"2018-09-14 22:00"}}}]}},pathContext:{category:"FPGA"}}}});
//# sourceMappingURL=path---categories-fpga-1ec063e0597c3f2f246b.js.map