vhdl xil_defaultlib  \
"../../../bd/zynq_design/ip/zynq_design_axi_gpio_0_0/sim/zynq_design_axi_gpio_0_0.vhd" \
"../../../bd/zynq_design/ip/zynq_design_rst_ps7_0_100M_0/sim/zynq_design_rst_ps7_0_100M_0.vhd" \
"../../../bd/zynq_design/ip/zynq_design_axi_fifo_mm_s_0_0/sim/zynq_design_axi_fifo_mm_s_0_0.vhd" \
"../../../bd/zynq_design/ip/zynq_design_axi_timer_0_0/sim/zynq_design_axi_timer_0_0.vhd" \
"../../../bd/zynq_design/ip/zynq_design_axi_fifo_mm_s_1_0/sim/zynq_design_axi_fifo_mm_s_1_0.vhd" \

nosort
