# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Projet_SRAM.srcs/sources_1/new/control_SRAM.vhd" \
"../../../../../Downloads/mt55l512y36f.vhd" \
"../../../../../Downloads/tb_test_sram.vhd" \

# Do not sort compile order
nosort
