/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [2:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire [15:0] celloutsig_0_14z;
  wire [10:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [13:0] celloutsig_0_18z;
  wire [8:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_23z;
  wire [7:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [4:0] celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [4:0] celloutsig_0_31z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [9:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_11z;
  reg [2:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [11:0] celloutsig_1_1z;
  wire [8:0] celloutsig_1_2z;
  reg [13:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [10:0] celloutsig_1_8z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_1z = ~(in_data[27] | in_data[73]);
  assign celloutsig_0_3z = celloutsig_0_2z[4] | ~(celloutsig_0_0z);
  assign celloutsig_1_6z = celloutsig_1_0z | ~(celloutsig_1_2z[6]);
  assign celloutsig_0_4z = celloutsig_0_1z | ~(celloutsig_0_1z);
  assign celloutsig_1_19z = celloutsig_1_8z[3] | ~(celloutsig_1_7z);
  assign celloutsig_0_10z = celloutsig_0_8z[1] | ~(celloutsig_0_5z[2]);
  assign celloutsig_1_0z = in_data[169] ^ in_data[185];
  assign celloutsig_0_8z = { celloutsig_0_5z[4:3], celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_4z } / { 1'h1, in_data[72:71], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_7z[5:1], celloutsig_0_8z, celloutsig_0_7z } / { 1'h1, celloutsig_0_11z[1], celloutsig_0_5z[4:1], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_7z[5:1], in_data[0] };
  assign celloutsig_0_2z = { in_data[86:83], celloutsig_0_0z } / { 1'h1, in_data[4:1] };
  assign celloutsig_0_7z = { in_data[28:24], celloutsig_0_6z } / { 1'h1, in_data[28], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_4z, in_data[0] };
  assign celloutsig_0_13z = { in_data[78:77], celloutsig_0_1z, celloutsig_0_11z } / { 1'h1, celloutsig_0_3z, celloutsig_0_10z, celloutsig_0_11z[2:1], in_data[0] };
  assign celloutsig_1_7z = in_data[144:138] == { in_data[160:155], celloutsig_1_6z };
  assign celloutsig_0_12z = in_data[31:18] == { celloutsig_0_2z[1:0], celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_1z };
  assign celloutsig_0_17z = { celloutsig_0_4z, celloutsig_0_8z, celloutsig_0_16z, celloutsig_0_4z } == { celloutsig_0_7z[2], celloutsig_0_6z, celloutsig_0_2z, celloutsig_0_6z };
  assign celloutsig_0_23z = { celloutsig_0_18z[4], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_16z, celloutsig_0_7z } == { celloutsig_0_19z[3:0], celloutsig_0_15z, celloutsig_0_16z };
  assign celloutsig_0_29z = { celloutsig_0_14z[13:2], celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_28z } == { in_data[41:15], celloutsig_0_23z };
  assign celloutsig_1_4z = ! in_data[158:148];
  assign celloutsig_1_5z = ! { celloutsig_1_3z[6:5], celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[9] & ~(in_data[41]);
  assign celloutsig_0_6z = celloutsig_0_0z & ~(celloutsig_0_1z);
  assign celloutsig_0_16z = celloutsig_0_8z[0] & ~(celloutsig_0_1z);
  assign celloutsig_0_5z[4:1] = celloutsig_0_2z[1] ? { celloutsig_0_2z[2], 1'h1, celloutsig_0_2z[0], celloutsig_0_4z } : { celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_20z = | { celloutsig_0_4z, celloutsig_0_17z, celloutsig_0_17z };
  assign celloutsig_1_11z = | { celloutsig_1_8z[10:3], celloutsig_1_5z, celloutsig_1_0z };
  assign celloutsig_0_11z = celloutsig_0_8z[3:1] << { celloutsig_0_8z[4:3], celloutsig_0_6z };
  assign celloutsig_0_15z = { celloutsig_0_13z[4], celloutsig_0_13z, celloutsig_0_10z, celloutsig_0_11z } << { in_data[7:3], celloutsig_0_12z, celloutsig_0_8z };
  assign celloutsig_1_8z = { celloutsig_1_1z[6], celloutsig_1_4z, celloutsig_1_2z } <<< { in_data[137:132], celloutsig_1_6z, celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_9z = { celloutsig_0_7z[4:1], celloutsig_0_8z, celloutsig_0_0z } <<< { celloutsig_0_2z[3:0], celloutsig_0_7z };
  assign celloutsig_0_28z = { celloutsig_0_18z[7:5], celloutsig_0_5z[4:1], celloutsig_0_0z } <<< { celloutsig_0_7z, celloutsig_0_20z, celloutsig_0_16z };
  assign celloutsig_1_2z = in_data[145:137] - { celloutsig_1_1z[8:1], celloutsig_1_0z };
  assign celloutsig_0_19z = { celloutsig_0_15z[9:6], celloutsig_0_5z[4:1], celloutsig_0_0z } - { celloutsig_0_18z[10:5], celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_4z };
  assign celloutsig_0_31z = { celloutsig_0_7z[4:1], celloutsig_0_20z } - { celloutsig_0_19z[8:5], celloutsig_0_16z };
  assign celloutsig_0_30z = ~((celloutsig_0_29z & celloutsig_0_29z) | celloutsig_0_0z);
  always_latch
    if (!clkin_data[128]) celloutsig_1_1z = 12'h000;
    else if (!clkin_data[32]) celloutsig_1_1z = in_data[118:107];
  always_latch
    if (clkin_data[96]) celloutsig_1_3z = 14'h0000;
    else if (clkin_data[64]) celloutsig_1_3z = in_data[146:133];
  always_latch
    if (clkin_data[96]) celloutsig_1_18z = 3'h0;
    else if (!clkin_data[64]) celloutsig_1_18z = { celloutsig_1_11z, celloutsig_1_4z, celloutsig_1_7z };
  always_latch
    if (!celloutsig_1_19z) celloutsig_0_18z = 14'h0000;
    else if (clkin_data[0]) celloutsig_0_18z = { in_data[32:21], celloutsig_0_3z, celloutsig_0_1z };
  assign celloutsig_0_5z[0] = celloutsig_0_0z;
  assign { out_data[130:128], out_data[96], out_data[32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_30z, celloutsig_0_31z };
endmodule
