-- Test BenchVHDL for IBM SMS ALD group EChTapeControls
-- Title: EChTapeControls
-- IBM Machine Name 1411
-- Generated by GenerateHDL on 8/14/2020 11:11:50 AM

-- Included from HDLTemplate.vhdl

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use WORK.ALL;

-- End of include from HDLTemplate.vhdl

entity EChTapeControls_tb is
end EChTapeControls_tb;

architecture behavioral of EChTapeControls_tb is

	-- Component Declaration for the Unit Under Test (UUT)

	component EChTapeControls
	    Port (
		FPGA_CLK: in STD_LOGIC;
		PS_LOGIC_GATE_F_1: in STD_LOGIC;
		PS_LOGIC_GATE_C_1: in STD_LOGIC;
		PS_I_RING_6_OR_1401_AND_8_TIME: in STD_LOGIC;
		PS_LAST_LOGIC_GATE_1: in STD_LOGIC;
		PS_LAST_INSN_RO_CYCLE: in STD_LOGIC;
		MS_RESET_END_OF_REEL_IND: in STD_LOGIC;
		MS_E_CH_NOT_READY: in STD_LOGIC;
		MS_E_CH_BUSY_BUS: in STD_LOGIC;
		PS_E_CH_BUSY_BUS: in STD_LOGIC;
		MS_E_CH_BUSY: in STD_LOGIC;
		PS_E_CH_TAPE_INDICATOR: in STD_LOGIC;
		MS_PROGRAM_RESET_2: in STD_LOGIC;
		PS_1401_MODE: in STD_LOGIC;
		MS_1401_MODE: in STD_LOGIC;
		MS_B_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_E_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_R_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		MS_Q_OR_V_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_UNIT_CTRL_OP_CODE: in STD_LOGIC;
		PS_M_OR_L_OP_CODES: in STD_LOGIC;
		PS_PERCENT_OR_COML_AT: in STD_LOGIC;
		PS_E_CH_SELECT_TAPE_DATA: in STD_LOGIC;
		PS_E_CH_SECOND_SAMPLE_B: in STD_LOGIC;
		MC_SELECT_AT_LOAD_POINT_STAR_E_CH: in STD_LOGIC;
		PS_I_RING_7_OR_1401_6_OR_8: in STD_LOGIC;
		PS_U_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_B_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_R_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_M_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_A_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD: in STD_LOGIC;
		PS_W_OR_X_SYMBOL_OP_MODIFIER: in STD_LOGIC;
		PS_E_CH_DISCON_LATCH: in STD_LOGIC;
		MC_WRITE_CONDITION_STAR_E_CH: in STD_LOGIC;
		PS_I_RING_HDL_BUS: in STD_LOGIC_VECTOR (12 downTo 0);
		MS_E_CH_TAPE_CALL: out STD_LOGIC;
		MS_UNIT_CONTROL_INST_RO_DELAY: out STD_LOGIC;
		MS_1401_UNIT_CTRL_DELAY: out STD_LOGIC;
		MS_1401_M_OR_L_TAPE_DELAY: out STD_LOGIC;
		PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER: out STD_LOGIC;
		MC_TURN_OFF_TAPE_IND_STAR_E_CH: out STD_LOGIC;
		MC_RESET_TAPE_SEL_REG_STAR_E_CH: out STD_LOGIC;
		MC_SET_TAPE_SEL_REG_STAR_E_CH: out STD_LOGIC;
		MC_DISCONNECT_CALL_STAR_E_CH: out STD_LOGIC;
		MC_READ_TAPE_CALL_STAR_E_CH: out STD_LOGIC;
		MC_WRITE_TAPE_CALL_STAR_E_CH: out STD_LOGIC;
		MC_WRITE_TAPE_MK_CALL_STAR_E_CH: out STD_LOGIC;
		MC_ERASE_CALL_STAR_E_CH: out STD_LOGIC;
		MC_REWIND_UNLOAD_STAR_E_CH: out STD_LOGIC;
		MC_REWIND_CALL_STAR_E_CH: out STD_LOGIC;
		MC_BACKSPACE_CALL_STAR_E_CH: out STD_LOGIC);
	end component;

	-- Inputs

	signal FPGA_CLK: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_F_1: STD_LOGIC := '0';
	signal PS_LOGIC_GATE_C_1: STD_LOGIC := '0';
	signal PS_I_RING_6_OR_1401_AND_8_TIME: STD_LOGIC := '0';
	signal PS_LAST_LOGIC_GATE_1: STD_LOGIC := '0';
	signal PS_LAST_INSN_RO_CYCLE: STD_LOGIC := '0';
	signal MS_RESET_END_OF_REEL_IND: STD_LOGIC := '1';
	signal MS_E_CH_NOT_READY: STD_LOGIC := '1';
	signal MS_E_CH_BUSY_BUS: STD_LOGIC := '1';
	signal PS_E_CH_BUSY_BUS: STD_LOGIC := '0';
	signal MS_E_CH_BUSY: STD_LOGIC := '1';
	signal PS_E_CH_TAPE_INDICATOR: STD_LOGIC := '0';
	signal MS_PROGRAM_RESET_2: STD_LOGIC := '1';
	signal PS_1401_MODE: STD_LOGIC := '0';
	signal MS_1401_MODE: STD_LOGIC := '1';
	signal MS_B_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal MS_E_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal MS_R_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal MS_Q_OR_V_SYMBOL_OP_MODIFIER: STD_LOGIC := '1';
	signal PS_UNIT_CTRL_OP_CODE: STD_LOGIC := '0';
	signal PS_M_OR_L_OP_CODES: STD_LOGIC := '0';
	signal PS_PERCENT_OR_COML_AT: STD_LOGIC := '0';
	signal PS_E_CH_SELECT_TAPE_DATA: STD_LOGIC := '0';
	signal PS_E_CH_SECOND_SAMPLE_B: STD_LOGIC := '0';
	signal MC_SELECT_AT_LOAD_POINT_STAR_E_CH: STD_LOGIC := '1';
	signal PS_I_RING_7_OR_1401_6_OR_8: STD_LOGIC := '0';
	signal PS_U_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_B_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_E_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_R_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_M_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_A_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD: STD_LOGIC := '0';
	signal PS_W_OR_X_SYMBOL_OP_MODIFIER: STD_LOGIC := '0';
	signal PS_E_CH_DISCON_LATCH: STD_LOGIC := '0';
	signal MC_WRITE_CONDITION_STAR_E_CH: STD_LOGIC := '1';
	signal PS_I_RING_HDL_BUS: STD_LOGIC_VECTOR (12 downTo 0) := "0000000000000";

	-- Outputs

	signal MS_E_CH_TAPE_CALL: STD_LOGIC;
	signal MS_UNIT_CONTROL_INST_RO_DELAY: STD_LOGIC;
	signal MS_1401_UNIT_CTRL_DELAY: STD_LOGIC;
	signal MS_1401_M_OR_L_TAPE_DELAY: STD_LOGIC;
	signal PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER: STD_LOGIC;
	signal MC_TURN_OFF_TAPE_IND_STAR_E_CH: STD_LOGIC;
	signal MC_RESET_TAPE_SEL_REG_STAR_E_CH: STD_LOGIC;
	signal MC_SET_TAPE_SEL_REG_STAR_E_CH: STD_LOGIC;
	signal MC_DISCONNECT_CALL_STAR_E_CH: STD_LOGIC;
	signal MC_READ_TAPE_CALL_STAR_E_CH: STD_LOGIC;
	signal MC_WRITE_TAPE_CALL_STAR_E_CH: STD_LOGIC;
	signal MC_WRITE_TAPE_MK_CALL_STAR_E_CH: STD_LOGIC;
	signal MC_ERASE_CALL_STAR_E_CH: STD_LOGIC;
	signal MC_REWIND_UNLOAD_STAR_E_CH: STD_LOGIC;
	signal MC_REWIND_CALL_STAR_E_CH: STD_LOGIC;
	signal MC_BACKSPACE_CALL_STAR_E_CH: STD_LOGIC;

-- START USER TEST BENCH DECLARATIONS

-- The user test bench declarations, if any, must be
-- placed AFTER the line starts with the first line of text 
-- with -- START USER TEST BENCH DECLARATIONS and ends
-- with the line containing -- END (and the rest of the line) below.
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

   constant HDL_C_BIT: integer := 7;
   constant HDL_WM_BIT: integer := 6;
   constant HDL_B_BIT: integer := 5;
   constant HDL_A_BIT: integer := 4;
   constant HDL_8_BIT: integer := 3;
   constant HDL_4_BIT: integer := 2;
   constant HDL_2_BIT: integer := 1;
   constant HDL_1_BIT: integer := 0;

procedure check1(
    checked: in STD_LOGIC;
    val: in STD_LOGIC;
    testname: in string;
    test: in string) is
    begin    
    assert checked = val report testname & " (" & test & ") failed." severity failure;
    end procedure;
      


   -- Your test bench declarations go here

-- END USER TEST BENCH DECLARATIONS
   

	begin

	-- Instantiate the Unit Under Test (UUT)

	UUT: EChTapeControls port map(
		FPGA_CLK => FPGA_CLK,
		PS_LOGIC_GATE_F_1 => PS_LOGIC_GATE_F_1,
		PS_LOGIC_GATE_C_1 => PS_LOGIC_GATE_C_1,
		PS_I_RING_6_OR_1401_AND_8_TIME => PS_I_RING_6_OR_1401_AND_8_TIME,
		PS_LAST_LOGIC_GATE_1 => PS_LAST_LOGIC_GATE_1,
		PS_LAST_INSN_RO_CYCLE => PS_LAST_INSN_RO_CYCLE,
		MS_RESET_END_OF_REEL_IND => MS_RESET_END_OF_REEL_IND,
		MS_E_CH_NOT_READY => MS_E_CH_NOT_READY,
		MS_E_CH_BUSY_BUS => MS_E_CH_BUSY_BUS,
		PS_E_CH_BUSY_BUS => PS_E_CH_BUSY_BUS,
		MS_E_CH_BUSY => MS_E_CH_BUSY,
		PS_E_CH_TAPE_INDICATOR => PS_E_CH_TAPE_INDICATOR,
		MS_PROGRAM_RESET_2 => MS_PROGRAM_RESET_2,
		PS_1401_MODE => PS_1401_MODE,
		MS_1401_MODE => MS_1401_MODE,
		MS_B_SYMBOL_OP_MODIFIER => MS_B_SYMBOL_OP_MODIFIER,
		MS_E_SYMBOL_OP_MODIFIER => MS_E_SYMBOL_OP_MODIFIER,
		MS_R_SYMBOL_OP_MODIFIER => MS_R_SYMBOL_OP_MODIFIER,
		MS_Q_OR_V_SYMBOL_OP_MODIFIER => MS_Q_OR_V_SYMBOL_OP_MODIFIER,
		PS_UNIT_CTRL_OP_CODE => PS_UNIT_CTRL_OP_CODE,
		PS_M_OR_L_OP_CODES => PS_M_OR_L_OP_CODES,
		PS_PERCENT_OR_COML_AT => PS_PERCENT_OR_COML_AT,
		PS_E_CH_SELECT_TAPE_DATA => PS_E_CH_SELECT_TAPE_DATA,
		PS_E_CH_SECOND_SAMPLE_B => PS_E_CH_SECOND_SAMPLE_B,
		MC_SELECT_AT_LOAD_POINT_STAR_E_CH => MC_SELECT_AT_LOAD_POINT_STAR_E_CH,
		PS_I_RING_7_OR_1401_6_OR_8 => PS_I_RING_7_OR_1401_6_OR_8,
		PS_U_SYMBOL_OP_MODIFIER => PS_U_SYMBOL_OP_MODIFIER,
		PS_B_SYMBOL_OP_MODIFIER => PS_B_SYMBOL_OP_MODIFIER,
		PS_E_SYMBOL_OP_MODIFIER => PS_E_SYMBOL_OP_MODIFIER,
		PS_R_SYMBOL_OP_MODIFIER => PS_R_SYMBOL_OP_MODIFIER,
		PS_M_SYMBOL_OP_MODIFIER => PS_M_SYMBOL_OP_MODIFIER,
		PS_A_SYMBOL_OP_MODIFIER => PS_A_SYMBOL_OP_MODIFIER,
		PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD => PS_DOLLAR_SIGN_OR_R_SYMBOL_OP_MOD,
		PS_W_OR_X_SYMBOL_OP_MODIFIER => PS_W_OR_X_SYMBOL_OP_MODIFIER,
		PS_E_CH_DISCON_LATCH => PS_E_CH_DISCON_LATCH,
		MC_WRITE_CONDITION_STAR_E_CH => MC_WRITE_CONDITION_STAR_E_CH,
		PS_I_RING_HDL_BUS => PS_I_RING_HDL_BUS,
		MS_E_CH_TAPE_CALL => MS_E_CH_TAPE_CALL,
		MS_UNIT_CONTROL_INST_RO_DELAY => MS_UNIT_CONTROL_INST_RO_DELAY,
		MS_1401_UNIT_CTRL_DELAY => MS_1401_UNIT_CTRL_DELAY,
		MS_1401_M_OR_L_TAPE_DELAY => MS_1401_M_OR_L_TAPE_DELAY,
		PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER => PS_B_OR_R_OR_U_SYMBOL_OP_MODIFIER,
		MC_TURN_OFF_TAPE_IND_STAR_E_CH => MC_TURN_OFF_TAPE_IND_STAR_E_CH,
		MC_RESET_TAPE_SEL_REG_STAR_E_CH => MC_RESET_TAPE_SEL_REG_STAR_E_CH,
		MC_SET_TAPE_SEL_REG_STAR_E_CH => MC_SET_TAPE_SEL_REG_STAR_E_CH,
		MC_DISCONNECT_CALL_STAR_E_CH => MC_DISCONNECT_CALL_STAR_E_CH,
		MC_READ_TAPE_CALL_STAR_E_CH => MC_READ_TAPE_CALL_STAR_E_CH,
		MC_WRITE_TAPE_CALL_STAR_E_CH => MC_WRITE_TAPE_CALL_STAR_E_CH,
		MC_WRITE_TAPE_MK_CALL_STAR_E_CH => MC_WRITE_TAPE_MK_CALL_STAR_E_CH,
		MC_ERASE_CALL_STAR_E_CH => MC_ERASE_CALL_STAR_E_CH,
		MC_REWIND_UNLOAD_STAR_E_CH => MC_REWIND_UNLOAD_STAR_E_CH,
		MC_REWIND_CALL_STAR_E_CH => MC_REWIND_CALL_STAR_E_CH,
		MC_BACKSPACE_CALL_STAR_E_CH => MC_BACKSPACE_CALL_STAR_E_CH);

-- START USER TEST BENCH PROCESS

-- The user test bench code MUST be placed between the
-- line that starts with the first line of text that
-- begins with "-- START USERS TEST BENCH PROCESS" 
-- and ends with "-- END"
-- This text is preserved when the IBM1410SMS applciation
-- regenerates a test bench

-- 
-- TestBenchFPGAClock.vhdl
--
-- Process to simulate the FPGA clock for a VHDL test bench
--

fpga_clk_process: process

   constant clk_period : time := 10 ns;

   begin
      fpga_clk <= '0';
      wait for clk_period / 2;
      fpga_clk <= '1';
      wait for clk_period / 2;
   end process;

--
-- End of TestBenchFPGAClock.vhdl
--   

-- Place your test bench code in the uut_process

uut_process: process

   variable testName: string(1 to 18);
   variable subtest: integer;

   begin

   -- Your test bench code

   wait;
   end process;

-- The following is needed for older VHDL simulations to
-- terminate the simulation process.  If your environment
-- does not need it, it may be deleted.

stop_simulation: process
   begin
   wait for 100 us;  -- Determines how long your simulation runs
   assert false report "Simulation Ended NORMALLY" severity failure;
   end process;

-- END USER TEST BENCH PROCESS
   

END;
