Loading plugins phase: Elapsed time ==> 0s.171ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -d CY8C4A45AZI-483 -s C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
ADD: sdb.M0061: information: Info from component: VDAC. The UAB_VDAC_v1_10 component (VDAC) is a prototype component. It has not been tested to production quality and care should be taken if used in a shipping product.
 * C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\TopDesign\TopDesign.cysch (Instance:VDAC)

</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 5s.512ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.286ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  WW101-Shield.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 WW101-Shield.v -verilog
======================================================================

======================================================================
Compiling:  WW101-Shield.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 WW101-Shield.v -verilog
======================================================================

======================================================================
Compiling:  WW101-Shield.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 -verilog WW101-Shield.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Tue Aug 29 09:06:23 2017


======================================================================
Compiling:  WW101-Shield.v
Program  :   vpp
Options  :    -yv2 -q10 WW101-Shield.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Tue Aug 29 09:06:23 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'WW101-Shield.ctl'.

vlogfe:  No errors.


======================================================================
Compiling:  WW101-Shield.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 -verilog WW101-Shield.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Tue Aug 29 09:06:23 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\codegentemp\WW101-Shield.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\codegentemp\WW101-Shield.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
WW101-Shield.v (line 1500, col 24):  Warning: (W460) 't_fvalid' unassigned in module 'Scan_ADC_v1_30_9'.
tovif:  WW101-Shield.v:  Warning: (W5120) Attempt to connect scalar net 'Net_2159' with a formal 't_chid' of size 4. Some bits of the formal 't_chid' will be left unconnected.
tovif:  WW101-Shield.v:  Warning: (W5120) Attempt to connect scalar net 'Net_2161' with a formal 't_da' of size 12. Some bits of the formal 't_da' will be left unconnected.

tovif:  No errors.  3 warnings.


======================================================================
Compiling:  WW101-Shield.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 -verilog WW101-Shield.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Tue Aug 29 09:06:24 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\codegentemp\WW101-Shield.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\codegentemp\WW101-Shield.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\Bus_Connect_v2_40\Bus_Connect_v2_40.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\VDAC:Net_36\
	\VDAC:Net_32\
	\CapSense:Net_147\
	\CapSense:Net_146\
	\UART:Net_1257\
	\UART:uncfg_rx_irq\
	\UART:Net_1099\
	\UART:Net_1258\
	Net_580
	Net_581
	Net_590
	Net_591
	Net_592
	Net_593
	Net_594
	Net_595
	Net_596
	\EZI2C:Net_1257\
	\EZI2C:uncfg_rx_irq\
	\EZI2C:Net_1099\
	\EZI2C:Net_1258\
	Net_1720
	Net_1721
	Net_1730
	Net_1731
	Net_1732
	Net_1733
	Net_1734
	Net_1735
	Net_1736
	\ADC:Net_448\
	\ADC:Net_446\
	\ADC:Net_1002\
	\ADC:Net_1009\
	\ADC:Net_1003\
	\ADC:Net_1007\
	\ADC:Net_991\
	\ADC:Net_987\
	\ADC:Net_993\
	\ADC:Net_986\


Deleted 40 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__D9_net_0
Aliasing tmpOE__MB1_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__MB2_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__LED1_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__LED2_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__VDAC_A1_net_0 to tmpOE__D9_net_0
Aliasing \VDAC:Net_541\ to zero
Aliasing \VDAC:Net_539\ to zero
Aliasing \VDAC:mi\ to zero
Aliasing \VDAC:strobe\ to zero
Aliasing \CapSense:Net_95\ to zero
Aliasing \CapSense:Net_94\ to zero
Aliasing \CapSense:Net_93\ to zero
Aliasing \CapSense:Net_92\ to zero
Aliasing \CapSense:tmpOE__Sns_net_6\ to tmpOE__D9_net_0
Aliasing \CapSense:tmpOE__Sns_net_5\ to tmpOE__D9_net_0
Aliasing \CapSense:tmpOE__Sns_net_4\ to tmpOE__D9_net_0
Aliasing \CapSense:tmpOE__Sns_net_3\ to tmpOE__D9_net_0
Aliasing \CapSense:tmpOE__Sns_net_2\ to tmpOE__D9_net_0
Aliasing \CapSense:tmpOE__Sns_net_1\ to tmpOE__D9_net_0
Aliasing \CapSense:tmpOE__Sns_net_0\ to tmpOE__D9_net_0
Aliasing \CapSense:Net_57\ to zero
Aliasing \CapSense:Net_56\ to zero
Aliasing \CapSense:Net_55\ to zero
Aliasing \CapSense:Net_54\ to zero
Aliasing \CapSense:Net_44\ to zero
Aliasing \CapSense:Net_46\ to zero
Aliasing \CapSense:Net_47\ to zero
Aliasing \CapSense:Net_48\ to zero
Aliasing \CapSense:tmpOE__Cmod_net_0\ to tmpOE__D9_net_0
Aliasing tmpOE__CBLED3_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__D5_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__D3_net_0 to tmpOE__D9_net_0
Aliasing \UART:select_s_wire\ to zero
Aliasing \UART:sclk_s_wire\ to zero
Aliasing \UART:mosi_s_wire\ to zero
Aliasing \UART:miso_m_wire\ to zero
Aliasing \UART:tmpOE__tx_net_0\ to tmpOE__D9_net_0
Aliasing \UART:tmpOE__rx_net_0\ to tmpOE__D9_net_0
Aliasing \UART:cts_wire\ to zero
Aliasing \EZI2C:select_s_wire\ to zero
Aliasing \EZI2C:rx_wire\ to zero
Aliasing \EZI2C:sclk_s_wire\ to zero
Aliasing \EZI2C:mosi_s_wire\ to zero
Aliasing \EZI2C:miso_m_wire\ to zero
Aliasing \EZI2C:tmpOE__sda_net_0\ to tmpOE__D9_net_0
Aliasing \EZI2C:tmpOE__scl_net_0\ to tmpOE__D9_net_0
Aliasing \EZI2C:cts_wire\ to zero
Aliasing tmpOE__CBLED0_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__D10_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__CBLED1_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__CBLED2_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__POT_A2_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__TIA_OUT_A0_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__TIA_IN_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__THERM_REF_LO_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__THERM_REF_MID_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__THERM_REF_HI_net_0 to tmpOE__D9_net_0
Aliasing tmpOE__THERM_BUF_net_0 to tmpOE__D9_net_0
Aliasing \ADC:Net_410\ to zero
Aliasing \ADC:st_sel_1\ to zero
Aliasing \ADC:st_sel_0\ to zero
Aliasing \ADC:Net_412\ to zero
Aliasing \ADC:Net_413\ to zero
Aliasing \ADC:Net_414\ to zero
Aliasing \ADC:Net_416\ to zero
Aliasing \ADC:Net_431\ to zero
Aliasing \ADC:tmpOE__Bypass_net_0\ to tmpOE__D9_net_0
Aliasing \SmartIO:clock\ to zero
Aliasing \SmartIO:data0_in\ to zero
Aliasing \SmartIO:data1_in\ to zero
Aliasing \SmartIO:data2_in\ to zero
Aliasing \SmartIO:data3_in\ to zero
Aliasing \SmartIO:data4_in\ to zero
Aliasing \SmartIO:data5_in\ to zero
Aliasing \SmartIO:data6_in\ to zero
Aliasing \SmartIO:data7_in\ to zero
Aliasing \SmartIO:Net_776\ to zero
Aliasing \SmartIO:Net_797\ to zero
Aliasing \SmartIO:Net_798\ to zero
Aliasing \SmartIO:Net_799\ to zero
Removing Lhs of wire one[6] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__MB1_net_0[11] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__MB2_net_0[18] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__LED1_net_0[25] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__LED2_net_0[43] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__VDAC_A1_net_0[52] = tmpOE__D9_net_0[1]
Removing Lhs of wire \VDAC:Net_478\[75] = \VDAC:Net_30\[74]
Removing Lhs of wire \VDAC:Net_541\[76] = zero[2]
Removing Lhs of wire \VDAC:Net_539\[77] = zero[2]
Removing Lhs of wire \VDAC:mi\[81] = zero[2]
Removing Lhs of wire \VDAC:strobe\[82] = zero[2]
Removing Lhs of wire \CapSense:Net_95\[124] = zero[2]
Removing Lhs of wire \CapSense:Net_94\[125] = zero[2]
Removing Lhs of wire \CapSense:Net_93\[129] = zero[2]
Removing Lhs of wire \CapSense:Net_92\[148] = zero[2]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_6\[151] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_5\[152] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_4\[153] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_3\[154] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_2\[155] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_1\[156] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:tmpOE__Sns_net_0\[157] = tmpOE__D9_net_0[1]
Removing Lhs of wire \CapSense:Net_57\[177] = zero[2]
Removing Lhs of wire \CapSense:Net_56\[178] = zero[2]
Removing Lhs of wire \CapSense:Net_55\[179] = zero[2]
Removing Lhs of wire \CapSense:Net_54\[180] = zero[2]
Removing Lhs of wire \CapSense:Net_44\[183] = zero[2]
Removing Lhs of wire \CapSense:Net_46\[184] = zero[2]
Removing Lhs of wire \CapSense:Net_47\[185] = zero[2]
Removing Lhs of wire \CapSense:Net_48\[186] = zero[2]
Removing Lhs of wire \CapSense:tmpOE__Cmod_net_0\[188] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__CBLED3_net_0[229] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__D5_net_0[235] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__D3_net_0[242] = tmpOE__D9_net_0[1]
Removing Lhs of wire \UART:select_s_wire\[250] = zero[2]
Removing Rhs of wire \UART:rx_wire\[251] = \UART:Net_1268\[252]
Removing Lhs of wire \UART:Net_1170\[255] = \UART:Net_847\[249]
Removing Lhs of wire \UART:sclk_s_wire\[256] = zero[2]
Removing Lhs of wire \UART:mosi_s_wire\[257] = zero[2]
Removing Lhs of wire \UART:miso_m_wire\[258] = zero[2]
Removing Lhs of wire \UART:tmpOE__tx_net_0\[260] = tmpOE__D9_net_0[1]
Removing Lhs of wire \UART:tmpOE__rx_net_0\[269] = tmpOE__D9_net_0[1]
Removing Lhs of wire \UART:cts_wire\[273] = zero[2]
Removing Lhs of wire \EZI2C:select_s_wire\[300] = zero[2]
Removing Lhs of wire \EZI2C:rx_wire\[301] = zero[2]
Removing Lhs of wire \EZI2C:Net_1170\[304] = \EZI2C:Net_847\[299]
Removing Lhs of wire \EZI2C:sclk_s_wire\[305] = zero[2]
Removing Lhs of wire \EZI2C:mosi_s_wire\[306] = zero[2]
Removing Lhs of wire \EZI2C:miso_m_wire\[307] = zero[2]
Removing Lhs of wire \EZI2C:tmpOE__sda_net_0\[309] = tmpOE__D9_net_0[1]
Removing Lhs of wire \EZI2C:tmpOE__scl_net_0\[315] = tmpOE__D9_net_0[1]
Removing Lhs of wire \EZI2C:cts_wire\[324] = zero[2]
Removing Lhs of wire tmpOE__CBLED0_net_0[348] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__D10_net_0[354] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__CBLED1_net_0[360] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__CBLED2_net_0[366] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__POT_A2_net_0[372] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__TIA_OUT_A0_net_0[381] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__TIA_IN_net_0[388] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__THERM_REF_LO_net_0[414] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__THERM_REF_MID_net_0[426] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__THERM_REF_HI_net_0[433] = tmpOE__D9_net_0[1]
Removing Lhs of wire tmpOE__THERM_BUF_net_0[440] = tmpOE__D9_net_0[1]
Removing Rhs of wire \ADC:sarClock\[999] = \ADC:Net_428\[1029]
Removing Lhs of wire \ADC:Net_410\[1021] = zero[2]
Removing Lhs of wire \ADC:st_sel_1\[1022] = zero[2]
Removing Lhs of wire \ADC:st_sel_0\[1023] = zero[2]
Removing Lhs of wire \ADC:Net_412\[1024] = zero[2]
Removing Lhs of wire \ADC:Net_413\[1025] = zero[2]
Removing Lhs of wire \ADC:Net_414\[1026] = zero[2]
Removing Lhs of wire \ADC:Net_415\[1027] = zero[2]
Removing Lhs of wire \ADC:Net_416\[1028] = zero[2]
Removing Lhs of wire \ADC:Net_431\[1030] = zero[2]
Removing Lhs of wire \ADC:tmpOE__Bypass_net_0\[1036] = tmpOE__D9_net_0[1]
Removing Lhs of wire \SmartIO:clock\[1408] = zero[2]
Removing Lhs of wire \SmartIO:data0_in\[1409] = zero[2]
Removing Lhs of wire \SmartIO:data1_in\[1412] = zero[2]
Removing Lhs of wire \SmartIO:data2_in\[1415] = zero[2]
Removing Lhs of wire \SmartIO:data3_in\[1418] = zero[2]
Removing Lhs of wire \SmartIO:data4_in\[1421] = zero[2]
Removing Lhs of wire \SmartIO:data5_in\[1424] = zero[2]
Removing Lhs of wire \SmartIO:data6_in\[1427] = zero[2]
Removing Lhs of wire \SmartIO:data7_in\[1430] = zero[2]
Removing Lhs of wire \SmartIO:Net_654\[1433] = Net_794[19]
Removing Lhs of wire \SmartIO:Net_766\[1436] = Net_798[12]
Removing Lhs of wire \SmartIO:Net_776\[1439] = zero[2]
Removing Lhs of wire \SmartIO:Net_797\[1441] = zero[2]
Removing Lhs of wire \SmartIO:Net_798\[1443] = zero[2]
Removing Lhs of wire \SmartIO:Net_799\[1445] = zero[2]
Removing Lhs of wire \SmartIO:Net_800\[1447] = Net_818[3]
Removing Lhs of wire \SmartIO:Net_801\[1450] = Net_822[355]

------------------------------------------------------
Aliased 0 equations, 91 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -dcpsoc3 WW101-Shield.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.216ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.2686, Family: PSoC3, Started at: Tuesday, 29 August 2017 09:06:24
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Git\WA101\ww101-shield\firmware\WW101-Shield.cydsn\WW101-Shield.cyprj -d CY8C4A45AZI-483 WW101-Shield.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Alignment-Only Clock: Automatic-assigning  clock 'ADC_intUabClock'. Fanout=0
    Fixed Function Clock 3: Automatic-assigning  clock 'CapSense_ModClk'. Signal=\CapSense:Net_1423_ff3\
    Fixed Function Clock 12: Automatic-assigning  clock 'ADC_intSarClock'. Signal=\ADC:sarClock_ff12\
    Fixed Function Clock 0: Automatic-assigning  clock 'EZI2C_SCBCLK'. Signal=\EZI2C:Net_847_ff0\
    Fixed Function Clock 1: Automatic-assigning  clock 'UART_SCBCLK'. Signal=\UART:Net_847_ff1\
    Fixed Function Clock 13: Automatic-assigning  clock 'VDAC_internalClock'. Signal=\VDAC:Net_30_ff13\
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = D9(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D9(0)__PA ,
            fb => Net_818 ,
            pad => D9(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MB1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MB1(0)__PA ,
            fb => Net_798 ,
            annotation => Net_1652 ,
            pad => MB1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MB2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MB2(0)__PA ,
            fb => Net_794 ,
            annotation => Net_1674 ,
            pad => MB2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED1(0)__PA ,
            pin_input => Net_2272 ,
            annotation => Net_1861 ,
            pad => LED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => LED2(0)__PA ,
            pin_input => Net_2271 ,
            annotation => Net_1655 ,
            pad => LED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = VDAC_A1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => VDAC_A1(0)__PA ,
            analog_term => Net_1123 ,
            pad => VDAC_A1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(0)\
        Attributes:
            Alias: Button0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(0)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(1)\
        Attributes:
            Alias: Button1_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(1)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(1)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(2)\
        Attributes:
            Alias: Button2_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(2)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(2)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(3)\
        Attributes:
            Alias: Button3_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(3)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(3)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(4)\
        Attributes:
            Alias: Proximity0_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(4)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(4)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(5)\
        Attributes:
            Alias: Humidity_Sns0
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(5)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(5)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Sns(6)\
        Attributes:
            Alias: Humidity_Sns1
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Sns(6)\__PA ,
            analog_term => \CapSense:Net_2_0\ ,
            pad => \CapSense:Sns(6)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \CapSense:Cmod(0)\
        Attributes:
            Alias: Cmod
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \CapSense:Cmod(0)\__PA ,
            analog_term => \CapSense:dedicated_io_bus_0\ ,
            pad => \CapSense:Cmod(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CBLED3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CBLED3(0)__PA ,
            annotation => Net_849 ,
            pad => CBLED3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D5(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => D5(0)__PA ,
            pin_input => Net_2269 ,
            pad => D5(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => D3(0)__PA ,
            pin_input => Net_2270 ,
            pad => D3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \UART:tx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:tx(0)\__PA ,
            pin_input => \UART:tx_wire\ ,
            pad => \UART:tx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \UART:rx(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => \UART:rx(0)\__PA ,
            fb => \UART:rx_wire\ ,
            pad => \UART:rx(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:sda(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:sda(0)\__PA ,
            fb => \EZI2C:sda_wire\ ,
            pad => \EZI2C:sda(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = \EZI2C:scl(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \EZI2C:scl(0)\__PA ,
            fb => \EZI2C:scl_wire\ ,
            pad => \EZI2C:scl(0)_PAD\ );
        Properties:
        {
        }

    Pin : Name = CBLED0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CBLED0(0)__PA ,
            annotation => Net_841 ,
            pad => CBLED0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = D10(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => D10(0)__PA ,
            fb => Net_822 ,
            pad => D10(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CBLED1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CBLED1(0)__PA ,
            annotation => Net_847 ,
            pad => CBLED1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = CBLED2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => CBLED2(0)__PA ,
            annotation => Net_848 ,
            pad => CBLED2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = POT_A2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => POT_A2(0)__PA ,
            analog_term => Net_1875 ,
            annotation => Net_771 ,
            pad => POT_A2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TIA_OUT_A0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TIA_OUT_A0(0)__PA ,
            analog_term => Net_1868 ,
            annotation => Net_765 ,
            pad => TIA_OUT_A0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = TIA_IN(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => TIA_IN(0)__PA ,
            analog_term => Net_1697 ,
            annotation => Net_764 ,
            pad => TIA_IN(0)_PAD );
        Properties:
        {
        }

    Pin : Name = THERM_REF_LO(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => THERM_REF_LO(0)__PA ,
            analog_term => Net_1874 ,
            annotation => Net_423 ,
            pad => THERM_REF_LO(0)_PAD );
        Properties:
        {
        }

    Pin : Name = THERM_REF_MID(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => THERM_REF_MID(0)__PA ,
            analog_term => Net_1871 ,
            annotation => Net_492 ,
            pad => THERM_REF_MID(0)_PAD );
        Properties:
        {
        }

    Pin : Name = THERM_REF_HI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => THERM_REF_HI(0)__PA ,
            analog_term => Net_1870 ,
            annotation => Net_696 ,
            pad => THERM_REF_HI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = THERM_BUF(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => THERM_BUF(0)__PA ,
            analog_term => Net_34 ,
            annotation => Net_696 ,
            pad => THERM_BUF(0)_PAD );
        Properties:
        {
        }

    Pin : Name = \ADC:Bypass(0)\
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: NONE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => \ADC:Bypass(0)\__PA ,
            analog_term => \ADC:Net_408\ ,
            pad => \ADC:Bypass(0)_PAD\ );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1722 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Interrupts                    :    3 :   22 :   25 : 12.00 %
IO                            :   33 :    5 :   38 : 86.84 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    1 :    0 :    1 : 100.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    2 :    1 :    3 : 66.67 %
DMA Channels                  :    0 :    8 :    8 :  0.00 %
Timer/Counter/PWM             :    0 :    8 :    8 :  0.00 %
Decimator                     :    0 :    2 :    2 :  0.00 %
Smart IO Ports                :    1 :    0 :    1 : 100.00 %
Comparator/Opamp              :    4 :    0 :    4 : 100.00 %
Comparator                    :    1 :    0 :    1 : 100.00 %
UAB Channels                  :    1 :    1 :    2 : 50.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
Voltage References            :    3 :    1 :    4 : 75.00 %
SAR ADC                       :    1 :    0 :    1 : 100.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    2 :    0 :    2 : 100.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.068ms
Tech Mapping phase: Elapsed time ==> 0s.084ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="FFB & IO Pre Placement">
<CYPRESSTAG name="Placement" icon="FILE_RPT_PLACEMENT">

Cell                                : Block                              
=========================================================================
D9(0)                               : [IOP=(0)][IoId=(6)]                
MB1(0)                              : [IOP=(0)][IoId=(1)]                
MB2(0)                              : [IOP=(0)][IoId=(0)]                
LED1(0)                             : [IOP=(0)][IoId=(2)]                
LED2(0)                             : [IOP=(0)][IoId=(4)]                
VDAC_A1(0)                          : [IOP=(1)][IoId=(2)]                
\CapSense:Sns(0)\                   : [IOP=(5)][IoId=(0)]                
\CapSense:Sns(1)\                   : [IOP=(5)][IoId=(1)]                
\CapSense:Sns(2)\                   : [IOP=(1)][IoId=(7)]                
\CapSense:Sns(3)\                   : [IOP=(1)][IoId=(4)]                
\CapSense:Sns(4)\                   : [IOP=(2)][IoId=(5)]                
\CapSense:Sns(5)\                   : [IOP=(2)][IoId=(3)]                
\CapSense:Sns(6)\                   : [IOP=(2)][IoId=(4)]                
\CapSense:Cmod(0)\                  : [IOP=(5)][IoId=(2)]                
CBLED3(0)                           : [IOP=(2)][IoId=(6)]                
D5(0)                               : [IOP=(0)][IoId=(5)]                
D3(0)                               : [IOP=(0)][IoId=(3)]                
\UART:tx(0)\                        : [IOP=(1)][IoId=(1)]                
\UART:rx(0)\                        : [IOP=(1)][IoId=(0)]                
\EZI2C:sda(0)\                      : [IOP=(4)][IoId=(1)]                
\EZI2C:scl(0)\                      : [IOP=(4)][IoId=(0)]                
CBLED0(0)                           : [IOP=(1)][IoId=(6)]                
D10(0)                              : [IOP=(0)][IoId=(7)]                
CBLED1(0)                           : [IOP=(1)][IoId=(5)]                
CBLED2(0)                           : [IOP=(2)][IoId=(0)]                
POT_A2(0)                           : [IOP=(3)][IoId=(4)]                
TIA_OUT_A0(0)                       : [IOP=(2)][IoId=(2)]                
TIA_IN(0)                           : [IOP=(2)][IoId=(1)]                
THERM_REF_LO(0)                     : [IOP=(3)][IoId=(7)]                
THERM_REF_MID(0)                    : [IOP=(3)][IoId=(5)]                
THERM_REF_HI(0)                     : [IOP=(3)][IoId=(6)]                
THERM_BUF(0)                        : [IOP=(1)][IoId=(3)]                
\ADC:Bypass(0)\                     : [IOP=(2)][IoId=(7)]                
\SmartIO:cy_m0s8_prgio\             : SmartIO_[FFB(SmartIO,0)]           
ClockGenBlock                       : CLK_GEN_[FFB(CLK_GEN,0)]           
\CapSense:CSD\                      : CSD_[FFB(CSD,0)]                   
\UART:SCB\                          : SCB_[FFB(SCB,1)]                   
\EZI2C:SCB\                         : SCB_[FFB(SCB,2)]                   
\ADC:cy_psoc4_sar_1\                : SARADC_[FFB(SARADC,0)]             
\VDAC:OUTBUFFER:cy_psoc4_abuf\      : OA_CTB1.OA0                        
\Opamp_ALS2:cy_psoc4_abuf\          : OA_CTB0.OA0                        
\Opamp_Therm:cy_psoc4_abuf\         : OA_CTB1.OA1                        
\Opamp_ALS1:cy_psoc4_abuf\          : OA_CTB0.OA1                        
\VDAC:UAB:halfuab\                  : HALFUAB_UAB0.HALFUAB0              
\CapSense:IDACMod\                  : CSIDAC7_[FFB(CSIDAC7,0)]           
\CapSense:IDACComp\                 : CSIDAC7_[FFB(CSIDAC7,1)]           
\PVref_ALS:cy_psoc4_pref\           : REF_PRB0.REF0                      
CyDesignWideVoltageReference        : REF_PRB0.REF1                      
\PVref_Therm:cy_psoc4_pref\         : REF_PRB0.REF2                      
\ADC:vssa_kelvin_0\                 : Vref_[FFB(Vref,0)]                 

</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Real Analog Placement">
Info: plm.M0038: The pin named \CapSense:Sns(5)\ at location [IOP=(2)][IoId=(3)] prevents usage of special purposes: F(OA,1). (App=cydsfit)
Elapsed time ==> 0.1727301s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 1s.170ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=2 Elapsed=0.1001366 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.109ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1123 {
    p1_2
    PASS0_CTB1_A91
    PASS0_CTB1_oa0_vminus
  }
  Net: Net_1697 {
    p2_1
    PASS0_CTB0_A11
    PASS0_CTB0_oa0_vminus
  }
  Net: Net_1868 {
    p2_2
  }
  Net: Net_1869 {
    PASS0_ctb0_vout1
    PASS0_CTB0_A82
    PASS0_CTB0_oa1_vminus
    PASS0_CTB0_D42
    PASS0_ctb0_ctbus1
    PASS0_CTB0_A40
    PASS0_CTB0_oa0_vplus
  }
  Net: Net_1870 {
    p3_6
  }
  Net: Net_1871 {
    p3_5
  }
  Net: Net_1874 {
    p3_7
  }
  Net: Net_1875 {
    p3_4
  }
  Net: Net_30 {
    PASS0_vref0
    PASS0_AROUTE0_CTB0_V10
    PASS0_ctb0_vref1
    PASS0_CTB0_A73
    PASS0_CTB0_oa1_vplus
  }
  Net: Net_33 {
    PASS0_vref2
    PASS0_AROUTE0_CTB1_V12
    PASS0_ctb1_vref1
    PASS0_CTB1_A73
    PASS0_CTB1_oa1_vplus
  }
  Net: Net_34 {
    p1_3
    PASS0_CTB1_A92
    PASS0_CTB1_oa1_vminus
  }
  Net: \ADC:Net_1379\ {
    PASS0_vref1
    PASS0_AROUTE0_UAB0_V01
    PASS0_uab0_vref00
    PASS0_AROUTE0_UAB0_V11
    PASS0_uab0_vref01
  }
  Net: \ADC:Net_1448\ {
  }
  Net: \ADC:Net_222\ {
  }
  Net: \ADC:Net_331\ {
  }
  Net: \ADC:Net_408\ {
    p2_7
    swh_1
    sar_ext_vref
    PASS0_SW_SAR_VREF_EXT
    PASS0_ext_vref0
  }
  Net: \CapSense:Net_150\ {
  }
  Net: \CapSense:Net_2_0\ {
    CSD0_sense_internal
    swh_7
    sense0
    BYA
    amuxbusa_csd
    P5_P40
    p5_0
    P5_P41
    p5_1
    AMUX_CSD_SWITCH_A_SL
    amuxbridge_ctb_csd_a
    AMUX_CTB_SWITCH_A_SR
    amuxbusa_ctb
    P1_P47
    p1_7
    P1_P44
    p1_4
    AMUX_CSD_SWITCH_A_SR
    amuxbridge_sar_csd_a
    AMUX_SAR_SWITCH_A_SL
    amuxbusa_sar
    P2_P45
    p2_5
    P2_P43
    p2_3
    P2_P44
    p2_4
    idac1_out
    IAIB
    idac0_out
    swhv_3
    P5_P42
    p5_2
  }
  Net: \VDAC:Net_18\ {
  }
  Net: \VDAC:Net_468\ {
  }
  Net: \VDAC:Net_470\ {
  }
  Net: \VDAC:Net_471\ {
  }
  Net: \VDAC:Net_472\ {
  }
  Net: \VDAC:Net_493\ {
    PASS0_uab0_vout0
    PASS0_AROUTE0_U1I03_U0O0
    PASS0_AROUTE0_uab1_vin03
    PASS0_AROUTE0_U1I03_C1C1
    PASS0_ctb1_ctbus1
    PASS0_CTB1_A40
    PASS0_CTB1_oa0_vplus
  }
  Net: \ADC:muxoutPlus\ {
    PASS0_sarmux_vplus
    PASS0_AROUTE0_SMP_SRP
    PASS0_sar_vplus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
    PASS0_AROUTE0_SMP_C0O0
    PASS0_ctb0_vout0
    PASS0_CTB0_D81
    PASS0_SARMUX0_sw6
    PASS0_SARMUX0_sw5
    PASS0_SARMUX0_sw4
  }
  Net: \ADC:muxoutMinus\ {
    PASS0_sarmux_vminus
    PASS0_AROUTE0_SMM_SRM
    PASS0_sar_vminus
  }
  Net: AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
    PASS0_AROUTE0_SMM_C0O1
    PASS0_SARMUX0_sw13
    PASS0_SARMUX0_sw15
  }
}
Map of item to net {
  p1_2                                             -> Net_1123
  PASS0_CTB1_A91                                   -> Net_1123
  PASS0_CTB1_oa0_vminus                            -> Net_1123
  p2_1                                             -> Net_1697
  PASS0_CTB0_A11                                   -> Net_1697
  PASS0_CTB0_oa0_vminus                            -> Net_1697
  p2_2                                             -> Net_1868
  PASS0_ctb0_vout1                                 -> Net_1869
  PASS0_CTB0_A82                                   -> Net_1869
  PASS0_CTB0_oa1_vminus                            -> Net_1869
  PASS0_CTB0_D42                                   -> Net_1869
  PASS0_ctb0_ctbus1                                -> Net_1869
  PASS0_CTB0_A40                                   -> Net_1869
  PASS0_CTB0_oa0_vplus                             -> Net_1869
  p3_6                                             -> Net_1870
  p3_5                                             -> Net_1871
  p3_7                                             -> Net_1874
  p3_4                                             -> Net_1875
  PASS0_vref0                                      -> Net_30
  PASS0_AROUTE0_CTB0_V10                           -> Net_30
  PASS0_ctb0_vref1                                 -> Net_30
  PASS0_CTB0_A73                                   -> Net_30
  PASS0_CTB0_oa1_vplus                             -> Net_30
  PASS0_vref2                                      -> Net_33
  PASS0_AROUTE0_CTB1_V12                           -> Net_33
  PASS0_ctb1_vref1                                 -> Net_33
  PASS0_CTB1_A73                                   -> Net_33
  PASS0_CTB1_oa1_vplus                             -> Net_33
  p1_3                                             -> Net_34
  PASS0_CTB1_A92                                   -> Net_34
  PASS0_CTB1_oa1_vminus                            -> Net_34
  PASS0_vref1                                      -> \ADC:Net_1379\
  PASS0_AROUTE0_UAB0_V01                           -> \ADC:Net_1379\
  PASS0_uab0_vref00                                -> \ADC:Net_1379\
  PASS0_AROUTE0_UAB0_V11                           -> \ADC:Net_1379\
  PASS0_uab0_vref01                                -> \ADC:Net_1379\
  p2_7                                             -> \ADC:Net_408\
  swh_1                                            -> \ADC:Net_408\
  sar_ext_vref                                     -> \ADC:Net_408\
  PASS0_SW_SAR_VREF_EXT                            -> \ADC:Net_408\
  PASS0_ext_vref0                                  -> \ADC:Net_408\
  CSD0_sense_internal                              -> \CapSense:Net_2_0\
  swh_7                                            -> \CapSense:Net_2_0\
  sense0                                           -> \CapSense:Net_2_0\
  BYA                                              -> \CapSense:Net_2_0\
  amuxbusa_csd                                     -> \CapSense:Net_2_0\
  P5_P40                                           -> \CapSense:Net_2_0\
  p5_0                                             -> \CapSense:Net_2_0\
  P5_P41                                           -> \CapSense:Net_2_0\
  p5_1                                             -> \CapSense:Net_2_0\
  AMUX_CSD_SWITCH_A_SL                             -> \CapSense:Net_2_0\
  amuxbridge_ctb_csd_a                             -> \CapSense:Net_2_0\
  AMUX_CTB_SWITCH_A_SR                             -> \CapSense:Net_2_0\
  amuxbusa_ctb                                     -> \CapSense:Net_2_0\
  P1_P47                                           -> \CapSense:Net_2_0\
  p1_7                                             -> \CapSense:Net_2_0\
  P1_P44                                           -> \CapSense:Net_2_0\
  p1_4                                             -> \CapSense:Net_2_0\
  AMUX_CSD_SWITCH_A_SR                             -> \CapSense:Net_2_0\
  amuxbridge_sar_csd_a                             -> \CapSense:Net_2_0\
  AMUX_SAR_SWITCH_A_SL                             -> \CapSense:Net_2_0\
  amuxbusa_sar                                     -> \CapSense:Net_2_0\
  P2_P45                                           -> \CapSense:Net_2_0\
  p2_5                                             -> \CapSense:Net_2_0\
  P2_P43                                           -> \CapSense:Net_2_0\
  p2_3                                             -> \CapSense:Net_2_0\
  P2_P44                                           -> \CapSense:Net_2_0\
  p2_4                                             -> \CapSense:Net_2_0\
  idac1_out                                        -> \CapSense:Net_2_0\
  IAIB                                             -> \CapSense:Net_2_0\
  idac0_out                                        -> \CapSense:Net_2_0\
  swhv_3                                           -> \CapSense:Net_2_0\
  P5_P42                                           -> \CapSense:Net_2_0\
  p5_2                                             -> \CapSense:Net_2_0\
  PASS0_uab0_vout0                                 -> \VDAC:Net_493\
  PASS0_AROUTE0_U1I03_U0O0                         -> \VDAC:Net_493\
  PASS0_AROUTE0_uab1_vin03                         -> \VDAC:Net_493\
  PASS0_AROUTE0_U1I03_C1C1                         -> \VDAC:Net_493\
  PASS0_ctb1_ctbus1                                -> \VDAC:Net_493\
  PASS0_CTB1_A40                                   -> \VDAC:Net_493\
  PASS0_CTB1_oa0_vplus                             -> \VDAC:Net_493\
  PASS0_sarmux_vplus                               -> \ADC:muxoutPlus\
  PASS0_AROUTE0_SMP_SRP                            -> \ADC:muxoutPlus\
  PASS0_sar_vplus                                  -> \ADC:muxoutPlus\
  PASS0_AROUTE0_SMP_C0O0                           -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_ctb0_vout0                                 -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_CTB0_D81                                   -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw6                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw5                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_SARMUX0_sw4                                -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
  PASS0_sarmux_vminus                              -> \ADC:muxoutMinus\
  PASS0_AROUTE0_SMM_SRM                            -> \ADC:muxoutMinus\
  PASS0_sar_vminus                                 -> \ADC:muxoutMinus\
  PASS0_AROUTE0_SMM_C0O1                           -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw13                               -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
  PASS0_SARMUX0_sw15                               -> AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
}
Mux Info {
  Mux: \ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A {
     Mouth: \ADC:muxoutPlus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_A
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1868
      Outer: PASS0_AROUTE0_SMP_C0O0
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMP_C0O0
        PASS0_ctb0_vout0
        PASS0_CTB0_D81
        p2_2
      }
    }
    Arm: 1 {
      Net:   Net_1870
      Outer: PASS0_SARMUX0_sw6
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw6
        p3_6
      }
    }
    Arm: 2 {
      Net:   Net_1871
      Outer: PASS0_SARMUX0_sw5
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw5
        p3_5
      }
    }
    Arm: 3 {
      Net:   Net_1875
      Outer: PASS0_SARMUX0_sw4
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw4
        p3_4
      }
    }
  }
  Mux: \ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B {
     Mouth: \ADC:muxoutMinus\
     Guts:  AMuxNet::\ADC:cy_psoc4_sarmux_1\_CYAMUXSIDE_B
     IsSingleSwitching: False
     IsStaticSwitching: False
     IsAtMostOneSwitch: True
    Arm: 0 {
      Net:   Net_1869
      Outer: PASS0_AROUTE0_SMM_C0O1
      Inner: __open__
      Path {
        PASS0_AROUTE0_SMM_C0O1
        PASS0_ctb0_vout1
      }
    }
    Arm: 1 {
      Net:   Net_1871
      Outer: PASS0_SARMUX0_sw13
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw13
        p3_5
      }
    }
    Arm: 2 {
      Net:   Net_1874
      Outer: PASS0_SARMUX0_sw15
      Inner: __open__
      Path {
        PASS0_SARMUX0_sw15
        p3_7
      }
    }
    Arm: 3 {
      Net:   \ADC:Net_331\
      Outer: __open__
      Inner: __open__
      Path {
      }
    }
  }
}
Analog Code Generation phase: Elapsed time ==> 0s.031ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary">
No PLDs were packed.
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.016ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          0 :       0.00 :       0.00
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(10)] 
    interrupt: Name =\EZI2C:SCB_IRQ\
        PORT MAP (
            interrupt => Net_1722 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(14)] 
    interrupt: Name =\CapSense:ISR\
        PORT MAP (
            interrupt => \CapSense:Net_120\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => \ADC:Net_423\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=0]: 
Pin : Name = MB2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MB2(0)__PA ,
        fb => Net_794 ,
        annotation => Net_1674 ,
        pad => MB2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = MB1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MB1(0)__PA ,
        fb => Net_798 ,
        annotation => Net_1652 ,
        pad => MB1(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = LED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED1(0)__PA ,
        pin_input => Net_2272 ,
        annotation => Net_1861 ,
        pad => LED1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = D3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => D3(0)__PA ,
        pin_input => Net_2270 ,
        pad => D3(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = LED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => LED2(0)__PA ,
        pin_input => Net_2271 ,
        annotation => Net_1655 ,
        pad => LED2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = D5(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => D5(0)__PA ,
        pin_input => Net_2269 ,
        pad => D5(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = D9(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D9(0)__PA ,
        fb => Net_818 ,
        pad => D9(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = D10(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => D10(0)__PA ,
        fb => Net_822 ,
        pad => D10(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=0]: 
Pin : Name = \UART:rx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:rx(0)\__PA ,
        fb => \UART:rx_wire\ ,
        pad => \UART:rx(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \UART:tx(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \UART:tx(0)\__PA ,
        pin_input => \UART:tx_wire\ ,
        pad => \UART:tx(0)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = VDAC_A1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => VDAC_A1(0)__PA ,
        analog_term => Net_1123 ,
        pad => VDAC_A1(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = THERM_BUF(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => THERM_BUF(0)__PA ,
        analog_term => Net_34 ,
        annotation => Net_696 ,
        pad => THERM_BUF(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(3)\
    Attributes:
        Alias: Button3_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(3)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(3)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = CBLED1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CBLED1(0)__PA ,
        annotation => Net_847 ,
        pad => CBLED1(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CBLED0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CBLED0(0)__PA ,
        annotation => Net_841 ,
        pad => CBLED0(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \CapSense:Sns(2)\
    Attributes:
        Alias: Button2_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(2)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(2)_PAD\ );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=0]: 
Pin : Name = CBLED2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CBLED2(0)__PA ,
        annotation => Net_848 ,
        pad => CBLED2(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = TIA_IN(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TIA_IN(0)__PA ,
        analog_term => Net_1697 ,
        annotation => Net_764 ,
        pad => TIA_IN(0)_PAD );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = TIA_OUT_A0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => TIA_OUT_A0(0)__PA ,
        analog_term => Net_1868 ,
        annotation => Net_765 ,
        pad => TIA_OUT_A0(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = \CapSense:Sns(5)\
    Attributes:
        Alias: Humidity_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(5)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(5)_PAD\ );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = \CapSense:Sns(6)\
    Attributes:
        Alias: Humidity_Sns1
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(6)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(6)_PAD\ );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = \CapSense:Sns(4)\
    Attributes:
        Alias: Proximity0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(4)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(4)_PAD\ );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = CBLED3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => CBLED3(0)__PA ,
        annotation => Net_849 ,
        pad => CBLED3(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = \ADC:Bypass(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: NONE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \ADC:Bypass(0)\__PA ,
        analog_term => \ADC:Net_408\ ,
        pad => \ADC:Bypass(0)_PAD\ );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=4]: 
Pin : Name = POT_A2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => POT_A2(0)__PA ,
        analog_term => Net_1875 ,
        annotation => Net_771 ,
        pad => POT_A2(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = THERM_REF_MID(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => THERM_REF_MID(0)__PA ,
        analog_term => Net_1871 ,
        annotation => Net_492 ,
        pad => THERM_REF_MID(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = THERM_REF_HI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => THERM_REF_HI(0)__PA ,
        analog_term => Net_1870 ,
        annotation => Net_696 ,
        pad => THERM_REF_HI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = THERM_REF_LO(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => THERM_REF_LO(0)__PA ,
        analog_term => Net_1874 ,
        annotation => Net_423 ,
        pad => THERM_REF_LO(0)_PAD );
    Properties:
    {
    }

Port 4 contains the following IO cells:
[IoId=0]: 
Pin : Name = \EZI2C:scl(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:scl(0)\__PA ,
        fb => \EZI2C:scl_wire\ ,
        pad => \EZI2C:scl(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \EZI2C:sda(0)\
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \EZI2C:sda(0)\__PA ,
        fb => \EZI2C:sda_wire\ ,
        pad => \EZI2C:sda(0)_PAD\ );
    Properties:
    {
    }

Port 5 contains the following IO cells:
[IoId=0]: 
Pin : Name = \CapSense:Sns(0)\
    Attributes:
        Alias: Button0_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(0)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(0)_PAD\ );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = \CapSense:Sns(1)\
    Attributes:
        Alias: Button1_Sns0
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Sns(1)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Sns(1)_PAD\ );
    Properties:
    {
    }

[IoId=2]: 
Pin : Name = \CapSense:Cmod(0)\
    Attributes:
        Alias: Cmod
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => \CapSense:Cmod(0)\__PA ,
        analog_term => \CapSense:Net_2_0\ ,
        pad => \CapSense:Cmod(0)_PAD\ );
    Properties:
    {
    }

Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFClk ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_ExtClk ,
            sysclk => ClockBlock_SysClk ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFClk ,
            wco => ClockBlock_WCO ,
            ff_div_3 => \CapSense:Net_1423_ff3\ ,
            ff_div_12 => \ADC:sarClock_ff12\ ,
            ff_div_0 => \EZI2C:Net_847_ff0\ ,
            ff_div_1 => \UART:Net_847_ff1\ ,
            ff_div_13 => \VDAC:Net_30_ff13\ );
        Properties:
        {
        }
Decimator group 0: empty
LCD group 0: empty
PICU group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,1): 
    vrefcell: Name =\ADC:vssa_kelvin_0\
        PORT MAP (
            vout => \ADC:Net_1405\ );
        Properties:
        {
            autoenable = 1
            guid = "27E55207-D708-4E0A-9CA9-208BEFB90B23"
            ignoresleep = 0
            name = "CY_INTERNAL_VSSA_KELVIN"
        }
LPCOMP group 0: empty
SCB group 0: 
    SCB Block @ F(SCB,1): 
    m0s8scbcell: Name =\UART:SCB\
        PORT MAP (
            clock => \UART:Net_847_ff1\ ,
            interrupt => Net_582 ,
            uart_rx => \UART:rx_wire\ ,
            uart_tx => \UART:tx_wire\ ,
            uart_rts => \UART:rts_wire\ ,
            mosi_m => \UART:mosi_m_wire\ ,
            select_m_3 => \UART:select_m_wire_3\ ,
            select_m_2 => \UART:select_m_wire_2\ ,
            select_m_1 => \UART:select_m_wire_1\ ,
            select_m_0 => \UART:select_m_wire_0\ ,
            sclk_m => \UART:sclk_m_wire\ ,
            miso_s => \UART:miso_s_wire\ ,
            tr_tx_req => Net_585 ,
            tr_rx_req => Net_584 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 2
        }
    SCB Block @ F(SCB,2): 
    m0s8scbcell: Name =\EZI2C:SCB\
        PORT MAP (
            clock => \EZI2C:Net_847_ff0\ ,
            interrupt => Net_1722 ,
            uart_tx => \EZI2C:tx_wire\ ,
            uart_rts => \EZI2C:rts_wire\ ,
            mosi_m => \EZI2C:mosi_m_wire\ ,
            select_m_3 => \EZI2C:select_m_wire_3\ ,
            select_m_2 => \EZI2C:select_m_wire_2\ ,
            select_m_1 => \EZI2C:select_m_wire_1\ ,
            select_m_0 => \EZI2C:select_m_wire_0\ ,
            sclk_m => \EZI2C:sclk_m_wire\ ,
            miso_s => \EZI2C:miso_s_wire\ ,
            i2c_scl => \EZI2C:scl_wire\ ,
            i2c_sda => \EZI2C:sda_wire\ ,
            tr_tx_req => Net_1725 ,
            tr_rx_req => Net_1724 );
        Properties:
        {
            cy_registers = ""
            scb_mode = 0
        }
CSD group 0: 
    CapSense @ F(CSD,0): 
    p4csdcell: Name =\CapSense:CSD\
        PORT MAP (
            source => \CapSense:Net_2_0\ ,
            shield => \CapSense:Net_122\ ,
            csh => \CapSense:Net_84\ ,
            cmod => \CapSense:Net_86\ ,
            shield_pad => \CapSense:Net_15\ ,
            vref_ext => \CapSense:Net_150\ ,
            sense_out => \CapSense:Net_317\ ,
            sample_out => \CapSense:Net_316\ ,
            dsi_csh_tank => \CapSense:Net_323\ ,
            dsi_cmod => \CapSense:Net_322\ ,
            dsi_hscmp => \CapSense:Net_321\ ,
            dsi_sampling => \CapSense:Net_318\ ,
            dsi_adc_on => \CapSense:Net_319\ ,
            dsi_count_15 => \CapSense:Net_320_15\ ,
            dsi_count_14 => \CapSense:Net_320_14\ ,
            dsi_count_13 => \CapSense:Net_320_13\ ,
            dsi_count_12 => \CapSense:Net_320_12\ ,
            dsi_count_11 => \CapSense:Net_320_11\ ,
            dsi_count_10 => \CapSense:Net_320_10\ ,
            dsi_count_9 => \CapSense:Net_320_9\ ,
            dsi_count_8 => \CapSense:Net_320_8\ ,
            dsi_count_7 => \CapSense:Net_320_7\ ,
            dsi_count_6 => \CapSense:Net_320_6\ ,
            dsi_count_5 => \CapSense:Net_320_5\ ,
            dsi_count_4 => \CapSense:Net_320_4\ ,
            dsi_count_3 => \CapSense:Net_320_3\ ,
            dsi_count_2 => \CapSense:Net_320_2\ ,
            dsi_count_1 => \CapSense:Net_320_1\ ,
            dsi_count_0 => \CapSense:Net_320_0\ ,
            clk => \CapSense:Net_1423_ff3\ ,
            irq => \CapSense:Net_120\ );
        Properties:
        {
            adc_channel_count = 1
            cy_registers = ""
            dedicated_io_count = 2
            ganged_csx = 0
            is_capsense = 1
            is_cmod_charge = 0
            is_csh_charge = 0
            is_mutual = 0
            rx_count = 1
            sense_as_shield = 0
            sensors_count = 7
            shield_as_sense = 0
            shield_count = 1
            tx_count = 1
        }
CSIDAC7 group 0: 
    7-bit IDAC @ F(CSIDAC7,0): 
    p4csidacV2cell: Name =\CapSense:IDACMod\
        PORT MAP (
            iout => \CapSense:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 0
        }
    7-bit IDAC @ F(CSIDAC7,1): 
    p4csidacV2cell: Name =\CapSense:IDACComp\
        PORT MAP (
            iout => \CapSense:Net_2_0\ );
        Properties:
        {
            cy_registers = ""
            leg3_needed = 1
        }
TCPWM group 0: empty
OA group 0: 
    Comparator/Opamp @ F(OA,0): 
    p4abufcell: Name =\Opamp_ALS2:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_1869 ,
            vminus => Net_1697 ,
            vout1 => \Opamp_ALS2:Net_18\ ,
            vout10 => Net_1868 ,
            ctb_dsi_comp => \Opamp_ALS2:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,1): 
    p4abufcell: Name =\Opamp_ALS1:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_30 ,
            vminus => Net_1869 ,
            vout1 => Net_1869 ,
            vout10 => \Opamp_ALS1:Net_19\ ,
            ctb_dsi_comp => \Opamp_ALS1:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,2): 
    p4abufcell: Name =\VDAC:OUTBUFFER:cy_psoc4_abuf\
        PORT MAP (
            vplus => \VDAC:Net_493\ ,
            vminus => Net_1123 ,
            vout1 => \VDAC:OUTBUFFER:Net_18\ ,
            vout10 => Net_1123 ,
            ctb_dsi_comp => \VDAC:OUTBUFFER:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
    Comparator/Opamp @ F(OA,3): 
    p4abufcell: Name =\Opamp_Therm:cy_psoc4_abuf\
        PORT MAP (
            vplus => Net_33 ,
            vminus => Net_34 ,
            vout1 => \Opamp_Therm:Net_18\ ,
            vout10 => Net_34 ,
            ctb_dsi_comp => \Opamp_Therm:Net_12\ );
        Properties:
        {
            cy_registers = ""
            deepsleep_available = 0
            has_resistor = 0
            needs_dsab = 0
        }
RSB group 0: empty
HALFUAB group 0: 
    UAB Channels @ F(HALFUAB,0): 
    p4halfuabcell: Name =\VDAC:UAB:halfuab\
        PORT MAP (
            x0 => \VDAC:Net_468\ ,
            x1 => \VDAC:Net_470\ ,
            x2 => \VDAC:Net_471\ ,
            x3 => \VDAC:Net_472\ ,
            ref => \ADC:Net_1379\ ,
            agnd => \ADC:Net_1379\ ,
            vout => \VDAC:Net_493\ ,
            couple => \VDAC:Net_18\ ,
            clock => \VDAC:Net_30_ff13\ ,
            comp => \VDAC:Net_14\ ,
            uab_valid => \VDAC:Net_15\ ,
            uab_trig_out => \VDAC:Net_17\ ,
            uab_dac_intr => \VDAC:Net_16\ );
        Properties:
        {
            cy_registers = ""
        }
TEMP group 0: empty
REF group 0: 
    Voltage References @ F(REF,0): 
    p4prefcell: Name =\PVref_ALS:cy_psoc4_pref\
        PORT MAP (
            vout => Net_30 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
    Voltage References @ F(REF,1): 
    p4prefcell: Name =CyDesignWideVoltageReference
        PORT MAP (
            vout => \ADC:Net_1379\ );
        Properties:
        {
        }
    Voltage References @ F(REF,2): 
    p4prefcell: Name =\PVref_Therm:cy_psoc4_pref\
        PORT MAP (
            vout => Net_33 );
        Properties:
        {
            cy_registers = ""
            referenceid = 0
            tapid = 0
        }
SARADC group 0: 
    SAR ADC @ F(SARADC,0): 
    p4sarcell: Name =\ADC:cy_psoc4_sar_1\
        PORT MAP (
            vplus => \ADC:muxoutPlus\ ,
            vminus => \ADC:muxoutMinus\ ,
            vref => \ADC:Net_1448\ ,
            ext_vref => \ADC:Net_408\ ,
            clock => \ADC:sarClock_ff12\ ,
            sample_done => Net_2157 ,
            chan_id_valid => Net_2158 ,
            chan_id_0 => Net_2159 ,
            data_valid => Net_2160 ,
            data_0 => Net_2161 ,
            tr_sar_out => Net_1643 ,
            irq => \ADC:Net_423\ );
        Properties:
        {
            cy_registers = ""
        }
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
WCO group 0: empty
SmartIO group 0: 
    Smart IO Ports @ F(SmartIO,0): 
    p4smartiocell: Name =\SmartIO:cy_m0s8_prgio\
        PORT MAP (
            gpio0_i => Net_794 ,
            gpio1_i => Net_798 ,
            gpio2_o => Net_2272 ,
            gpio3_o => Net_2270 ,
            gpio4_o => Net_2271 ,
            gpio5_o => Net_2269 ,
            gpio6_i => Net_818 ,
            gpio7_i => Net_822 );
        Properties:
        {
            cy_registers = ""
            port_id = 0
        }
LNFE group 0: empty
SRSS group 0: empty
CPUSS group 0: empty
IOSS group 0: empty

Blocks not positioned by the digital component placer:
    SAR Muxes @ <No Location>: 
    p4sarmuxcell: Name =\ADC:cy_psoc4_sarmux_1\
        PORT MAP (
            muxin_plus_3 => Net_1875 ,
            muxin_plus_2 => Net_1871 ,
            muxin_plus_1 => Net_1870 ,
            muxin_plus_0 => Net_1868 ,
            muxin_minus_3 => \ADC:Net_222\ ,
            muxin_minus_2 => Net_1874 ,
            muxin_minus_1 => Net_1871 ,
            muxin_minus_0 => Net_1869 ,
            cmn_neg_0 => \ADC:Net_331\ ,
            vout_plus => \ADC:muxoutPlus\ ,
            vout_minus => \ADC:muxoutMinus\ );
        Properties:
        {
            cmn_neg_width = 1
            cy_registers = ""
            input_mode = "1110"
            muxin_width = 4
        }
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                    | 
Port | Pin | Fixed |      Type |       Drive Mode |               Name | Connections
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   0 |   0 |     * |      NONE |     HI_Z_DIGITAL |             MB2(0) | FB(Net_794)
     |   1 |     * |      NONE |     HI_Z_DIGITAL |             MB1(0) | FB(Net_798)
     |   2 |     * |      NONE |         CMOS_OUT |            LED1(0) | In(Net_2272)
     |   3 |     * |      NONE |         CMOS_OUT |              D3(0) | In(Net_2270)
     |   4 |     * |      NONE |         CMOS_OUT |            LED2(0) | In(Net_2271)
     |   5 |     * |      NONE |         CMOS_OUT |              D5(0) | In(Net_2269)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |              D9(0) | FB(Net_818)
     |   7 |     * |      NONE |     HI_Z_DIGITAL |             D10(0) | FB(Net_822)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   1 |   0 |     * |      NONE |     HI_Z_DIGITAL |       \UART:rx(0)\ | FB(\UART:rx_wire\)
     |   1 |     * |      NONE |         CMOS_OUT |       \UART:tx(0)\ | In(\UART:tx_wire\)
     |   2 |     * |      NONE |      HI_Z_ANALOG |         VDAC_A1(0) | Analog(Net_1123)
     |   3 |     * |      NONE |      HI_Z_ANALOG |       THERM_BUF(0) | Analog(Net_34)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(3)\ | Analog(\CapSense:Net_2_0\)
     |   5 |     * |      NONE |         CMOS_OUT |          CBLED1(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |          CBLED0(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(2)\ | Analog(\CapSense:Net_2_0\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   2 |   0 |     * |      NONE |         CMOS_OUT |          CBLED2(0) | 
     |   1 |     * |      NONE |      HI_Z_ANALOG |          TIA_IN(0) | Analog(Net_1697)
     |   2 |     * |      NONE |      HI_Z_ANALOG |      TIA_OUT_A0(0) | Analog(Net_1868)
     |   3 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(5)\ | Analog(\CapSense:Net_2_0\)
     |   4 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(6)\ | Analog(\CapSense:Net_2_0\)
     |   5 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(4)\ | Analog(\CapSense:Net_2_0\)
     |   6 |     * |      NONE |         CMOS_OUT |          CBLED3(0) | 
     |   7 |     * |      NONE |      HI_Z_ANALOG |    \ADC:Bypass(0)\ | Analog(\ADC:Net_408\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   3 |   4 |     * |      NONE |      HI_Z_ANALOG |          POT_A2(0) | Analog(Net_1875)
     |   5 |     * |      NONE |      HI_Z_ANALOG |   THERM_REF_MID(0) | Analog(Net_1871)
     |   6 |     * |      NONE |      HI_Z_ANALOG |    THERM_REF_HI(0) | Analog(Net_1870)
     |   7 |     * |      NONE |      HI_Z_ANALOG |    THERM_REF_LO(0) | Analog(Net_1874)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   4 |   0 |     * |      NONE |    OPEN_DRAIN_LO |     \EZI2C:scl(0)\ | FB(\EZI2C:scl_wire\)
     |   1 |     * |      NONE |    OPEN_DRAIN_LO |     \EZI2C:sda(0)\ | FB(\EZI2C:sda_wire\)
-----+-----+-------+-----------+------------------+--------------------+---------------------------
   5 |   0 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(0)\ | Analog(\CapSense:Net_2_0\)
     |   1 |     * |      NONE |      HI_Z_ANALOG |  \CapSense:Sns(1)\ | Analog(\CapSense:Net_2_0\)
     |   2 |     * |      NONE |      HI_Z_ANALOG | \CapSense:Cmod(0)\ | Analog(\CapSense:Net_2_0\)
---------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.046ms
Digital Placement phase: Elapsed time ==> 0s.220ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc4/8/route_arch-rrg.cydata" --vh2-path "WW101-Shield_r.vh2" --pcf-path "WW101-Shield.pco" --des-name "WW101-Shield" --dsf-path "WW101-Shield.dsf"
Routing successful.
Digital Routing phase: Elapsed time ==> 0s.406ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.317ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.034ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
No timing parameter file available for CY8C4A45AZI-483
Static timing analysis phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.264ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.755ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.755ms
API generation phase: Elapsed time ==> 6s.825ms
Dependency generation phase: Elapsed time ==> 0s.031ms
Cleanup phase: Elapsed time ==> 0s.000ms
