$date
	Thu Sep 18 10:53:36 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test $end
$var wire 1 ! qbar $end
$var wire 1 " q $end
$var reg 1 # clk $end
$var reg 1 $ d $end
$var reg 1 % rst $end
$scope module dut $end
$var wire 1 # clk $end
$var wire 1 $ d $end
$var wire 1 ! qbar $end
$var wire 1 % rst $end
$var reg 1 " q $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0%
0$
0#
x"
x!
$end
#2
1!
0"
1#
#4
0#
#6
1#
#8
0#
#9
1%
#10
0!
1"
1$
1#
#11
0%
#12
0#
#14
1!
0"
1#
#16
0#
#18
0$
1#
#20
0#
#22
1#
#24
0#
#26
1#
#28
0#
#30
1#
#32
0#
#34
1#
#36
0#
#38
1#
#40
0#
#42
1$
1#
#44
0#
#46
1#
#48
0#
#50
1#
#52
0#
1%
#54
0!
1"
1#
#56
0#
#58
1!
0"
0$
1#
#60
0#
#62
1#
#64
0#
#66
0!
1"
1$
1#
#68
0#
#70
1#
#72
0#
#74
1#
#76
0#
#78
1#
#80
0#
#82
1#
#84
0#
#86
1#
#88
0#
#90
1#
#92
0#
#94
1#
#96
0#
#98
1#
#100
0#
#102
1#
#104
0#
#106
1#
#108
0#
#110
1#
#112
0#
#114
1#
#116
0#
#118
1#
#120
0#
#122
1#
#124
0#
#126
1#
#128
0#
#130
1#
#132
0#
#134
1#
#136
0#
#138
1#
#140
0#
#142
1#
#144
0#
#146
1#
#148
0#
#150
1#
#152
0#
#154
1#
#156
0#
#158
1#
#160
0#
#162
1#
#164
0#
#166
1#
#168
0#
#170
1#
#171
