

================================================================
== Vitis HLS Report for 'test_2mm'
================================================================
* Date:           Fri Apr  7 22:26:57 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        2mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  8.844 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |       Latency (cycles)      |     Latency (absolute)    |           Interval          | Pipeline|
    |      min     |      max     |     min     |     max     |      min     |      max     |   Type  |
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+
    |  550443679758|  550443679758|  5.5e+03 sec|  5.5e+03 sec|  550443679759|  550443679759|       no|
    +--------------+--------------+-------------+-------------+--------------+--------------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |                                                              |                                                   |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
        |                           Instance                           |                       Module                      |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
        +--------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+
        |grp_test_2mm_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_156  |test_2mm_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2  |  16777218|  16777218|  0.168 sec|  0.168 sec|  16777218|  16777218|       no|
        |grp_test_2mm_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_163  |test_2mm_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7  |  16777224|  16777224|  0.168 sec|  0.168 sec|  16777224|  16777224|       no|
        |grp_test_2mm_Pipeline_VITIS_LOOP_61_5_fu_170                  |test_2mm_Pipeline_VITIS_LOOP_61_5                  |     16401|     16401|   0.164 ms|   0.164 ms|     16401|     16401|       no|
        |grp_test_2mm_Pipeline_VITIS_LOOP_83_10_fu_185                 |test_2mm_Pipeline_VITIS_LOOP_83_10                 |     16396|     16396|   0.164 ms|   0.164 ms|     16396|     16396|       no|
        +--------------------------------------------------------------+---------------------------------------------------+----------+----------+-----------+-----------+----------+----------+---------+

        * Loop: 
        +-----------------------------------+--------------+--------------+----------+-----------+-----------+----------+----------+
        |                                   |       Latency (cycles)      | Iteration|  Initiation Interval  |   Trip   |          |
        |             Loop Name             |      min     |      max     |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-----------------------------------+--------------+--------------+----------+-----------+-----------+----------+----------+
        |- VITIS_LOOP_59_3_VITIS_LOOP_60_4  |  275247005696|  275247005696|     16406|          -|          -|  16777216|        no|
        |- VITIS_LOOP_81_8_VITIS_LOOP_82_9  |  275163119616|  275163119616|     16401|          -|          -|  16777216|        no|
        +-----------------------------------+--------------+--------------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    290|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    5|    1602|   1967|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|    365|    -|
|Register         |        -|    -|     465|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    5|    2067|   2622|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    2|       1|      4|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |                           Instance                           |                       Module                      | BRAM_18K| DSP|  FF | LUT | URAM|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |ctrl_s_axi_U                                                  |ctrl_s_axi                                         |        0|   0|  150|  232|    0|
    |fadd_32ns_32ns_32_5_full_dsp_1_U17                            |fadd_32ns_32ns_32_5_full_dsp_1                     |        0|   2|  205|  390|    0|
    |fmul_32ns_32ns_32_4_max_dsp_1_U18                             |fmul_32ns_32ns_32_4_max_dsp_1                      |        0|   3|  143|  321|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_156  |test_2mm_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2  |        0|   0|   79|  210|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_61_5_fu_170                  |test_2mm_Pipeline_VITIS_LOOP_61_5                  |        0|   0|  421|  291|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_163  |test_2mm_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7  |        0|   0|  243|  242|    0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_83_10_fu_185                 |test_2mm_Pipeline_VITIS_LOOP_83_10                 |        0|   0|  361|  281|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+
    |Total                                                         |                                                   |        0|   5| 1602| 1967|    0|
    +--------------------------------------------------------------+---------------------------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln59_1_fu_228_p2     |         +|   0|  0|  32|          25|           1|
    |add_ln59_fu_240_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln60_fu_272_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln67_fu_318_p2       |         +|   0|  0|  31|          24|          24|
    |add_ln81_1_fu_342_p2     |         +|   0|  0|  32|          25|           1|
    |add_ln81_fu_354_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln82_fu_386_p2       |         +|   0|  0|  14|          13|           1|
    |add_ln88_fu_417_p2       |         +|   0|  0|  31|          24|          24|
    |icmp_ln59_fu_222_p2      |      icmp|   0|  0|  16|          25|          26|
    |icmp_ln60_fu_246_p2      |      icmp|   0|  0|  12|          13|          14|
    |icmp_ln81_fu_336_p2      |      icmp|   0|  0|  16|          25|          26|
    |icmp_ln82_fu_360_p2      |      icmp|   0|  0|  12|          13|          14|
    |select_ln59_1_fu_260_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln59_fu_252_p3    |    select|   0|  0|  13|           1|           1|
    |select_ln81_1_fu_374_p3  |    select|   0|  0|  13|           1|          13|
    |select_ln81_fu_366_p3    |    select|   0|  0|  13|           1|           1|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 290|         230|         162|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  65|         14|    1|         14|
    |grp_fu_567_ce            |  14|          3|    1|          3|
    |grp_fu_567_p0            |  14|          3|   32|         96|
    |grp_fu_567_p1            |  14|          3|   32|         96|
    |grp_fu_571_ce            |  20|          4|    1|          4|
    |grp_fu_571_p0            |  20|          4|   32|        128|
    |grp_fu_571_p1            |  20|          4|   32|        128|
    |indvar_flatten24_fu_108  |   9|          2|   25|         50|
    |indvar_flatten6_fu_96    |   9|          2|   25|         50|
    |v10_fu_92                |   9|          2|   13|         26|
    |v11_fu_88                |   9|          2|   13|         26|
    |v23_fu_104               |   9|          2|   13|         26|
    |v24_fu_100               |   9|          2|   13|         26|
    |v6_Addr_A                |  14|          3|   32|         96|
    |v6_Din_A                 |  14|          3|   32|         96|
    |v6_EN_A                  |  20|          4|    1|          4|
    |v6_EN_B                  |   9|          2|    1|          2|
    |v6_WEN_A                 |  14|          3|    4|         12|
    |v7_Addr_A                |  20|          4|   32|        128|
    |v7_Din_A                 |  14|          3|   32|         96|
    |v7_EN_A                  |  25|          5|    1|          5|
    |v7_WEN_A                 |  14|          3|    4|         12|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    | 365|         77|  372|       1124|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |                                    Name                                   | FF | LUT| Bits| Const Bits|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |add_ln67_reg_508                                                           |  24|   0|   24|          0|
    |add_ln88_reg_547                                                           |  24|   0|   24|          0|
    |ap_CS_fsm                                                                  |  13|   0|   13|          0|
    |bitcast_ln56_reg_463                                                       |  32|   0|   32|          0|
    |bitcast_ln67_reg_523                                                       |  32|   0|   32|          0|
    |bitcast_ln88_reg_562                                                       |  32|   0|   32|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_53_1_VITIS_LOOP_54_2_fu_156_ap_start_reg  |   1|   0|    1|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_61_5_fu_170_ap_start_reg                  |   1|   0|    1|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_73_6_VITIS_LOOP_74_7_fu_163_ap_start_reg  |   1|   0|    1|          0|
    |grp_test_2mm_Pipeline_VITIS_LOOP_83_10_fu_185_ap_start_reg                 |   1|   0|    1|          0|
    |indvar_flatten24_fu_108                                                    |  25|   0|   25|          0|
    |indvar_flatten6_fu_96                                                      |  25|   0|   25|          0|
    |select_ln59_reg_471                                                        |  13|   0|   13|          0|
    |select_ln81_reg_531                                                        |  13|   0|   13|          0|
    |tmp_1_reg_503                                                              |  12|   0|   24|         12|
    |tmp_4_reg_542                                                              |  12|   0|   24|         12|
    |trunc_ln63_reg_477                                                         |  12|   0|   12|          0|
    |trunc_ln88_reg_537                                                         |  12|   0|   12|          0|
    |v0_read_reg_458                                                            |  32|   0|   32|          0|
    |v10_fu_92                                                                  |  13|   0|   13|          0|
    |v11_fu_88                                                                  |  13|   0|   13|          0|
    |v1_read_reg_453                                                            |  32|   0|   32|          0|
    |v23_fu_104                                                                 |  13|   0|   13|          0|
    |v24_fu_100                                                                 |  13|   0|   13|          0|
    |v6_load_reg_557                                                            |  32|   0|   32|          0|
    |v7_load_reg_518                                                            |  32|   0|   32|          0|
    +---------------------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                                      | 465|   0|  489|         24|
    +---------------------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|s_axi_ctrl_AWVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_AWADDR   |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WVALID   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WREADY   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WDATA    |   in|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_WSTRB    |   in|    4|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARVALID  |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARREADY  |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_ARADDR   |   in|    6|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RDATA    |  out|   32|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_RRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BVALID   |  out|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BREADY   |   in|    1|       s_axi|          ctrl|        scalar|
|s_axi_ctrl_BRESP    |  out|    2|       s_axi|          ctrl|        scalar|
|ap_clk              |   in|    1|  ap_ctrl_hs|      test_2mm|  return value|
|ap_rst_n            |   in|    1|  ap_ctrl_hs|      test_2mm|  return value|
|interrupt           |  out|    1|  ap_ctrl_hs|      test_2mm|  return value|
|v3_Addr_A           |  out|   32|        bram|            v3|         array|
|v3_EN_A             |  out|    1|        bram|            v3|         array|
|v3_WEN_A            |  out|    4|        bram|            v3|         array|
|v3_Din_A            |  out|   32|        bram|            v3|         array|
|v3_Dout_A           |   in|   32|        bram|            v3|         array|
|v3_Clk_A            |  out|    1|        bram|            v3|         array|
|v3_Rst_A            |  out|    1|        bram|            v3|         array|
|v4_Addr_A           |  out|   32|        bram|            v4|         array|
|v4_EN_A             |  out|    1|        bram|            v4|         array|
|v4_WEN_A            |  out|    4|        bram|            v4|         array|
|v4_Din_A            |  out|   32|        bram|            v4|         array|
|v4_Dout_A           |   in|   32|        bram|            v4|         array|
|v4_Clk_A            |  out|    1|        bram|            v4|         array|
|v4_Rst_A            |  out|    1|        bram|            v4|         array|
|v5_Addr_A           |  out|   32|        bram|            v5|         array|
|v5_EN_A             |  out|    1|        bram|            v5|         array|
|v5_WEN_A            |  out|    4|        bram|            v5|         array|
|v5_Din_A            |  out|   32|        bram|            v5|         array|
|v5_Dout_A           |   in|   32|        bram|            v5|         array|
|v5_Clk_A            |  out|    1|        bram|            v5|         array|
|v5_Rst_A            |  out|    1|        bram|            v5|         array|
|v6_Addr_A           |  out|   32|        bram|            v6|         array|
|v6_EN_A             |  out|    1|        bram|            v6|         array|
|v6_WEN_A            |  out|    4|        bram|            v6|         array|
|v6_Din_A            |  out|   32|        bram|            v6|         array|
|v6_Dout_A           |   in|   32|        bram|            v6|         array|
|v6_Clk_A            |  out|    1|        bram|            v6|         array|
|v6_Rst_A            |  out|    1|        bram|            v6|         array|
|v6_Addr_B           |  out|   32|        bram|            v6|         array|
|v6_EN_B             |  out|    1|        bram|            v6|         array|
|v6_WEN_B            |  out|    4|        bram|            v6|         array|
|v6_Din_B            |  out|   32|        bram|            v6|         array|
|v6_Dout_B           |   in|   32|        bram|            v6|         array|
|v6_Clk_B            |  out|    1|        bram|            v6|         array|
|v6_Rst_B            |  out|    1|        bram|            v6|         array|
|v7_Addr_A           |  out|   32|        bram|            v7|         array|
|v7_EN_A             |  out|    1|        bram|            v7|         array|
|v7_WEN_A            |  out|    4|        bram|            v7|         array|
|v7_Din_A            |  out|   32|        bram|            v7|         array|
|v7_Dout_A           |   in|   32|        bram|            v7|         array|
|v7_Clk_A            |  out|    1|        bram|            v7|         array|
|v7_Rst_A            |  out|    1|        bram|            v7|         array|
+--------------------+-----+-----+------------+--------------+--------------+

