# Entity: adder
## Diagram
![Diagram](adder.svg "Diagram")
## Ports
| Port name | Direction | Type                 | Description |
| --------- | --------- | -------------------- | ----------- |
| clk       | in        | std_logic            |             |
| op_a      | in        | unsigned(7 downto 0) |             |
| op_b      | in        | unsigned(7 downto 0) |             |
| dv_in     | in        | std_logic            |             |
| sum       | out       | unsigned(8 downto 0) |             |
| dv_out    | out       | std_logic            |             |
## Processes
- main: _(  )_

