// Seed: 646377973
module module_0 ();
  tri id_2 = 1'd0 ^ 1'b0;
  assign id_1 = 1 == id_1 ? (id_1) : id_2;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2
);
  reg id_4;
  reg id_5;
  always @(posedge 1 or posedge id_1) begin : LABEL_0
    id_4 <= id_5;
  end
  module_0 modCall_1 ();
  assign modCall_1.type_3 = 0;
endmodule
module module_2 (
    output wand  id_0,
    input  logic id_1,
    input  logic id_2
);
  module_0 modCall_1 ();
  assign id_0 = 1'b0;
  time id_4 = id_1, id_5;
  reg id_6;
  notif1 primCall (id_0, id_1, id_2);
  always @(1 - 1) begin : LABEL_0
    id_5 <= 1'b0;
  end
  always @(posedge 1) begin : LABEL_0
    #1 id_6 <= id_2;
  end
endmodule
