<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AArch64/AArch64ISelLowering.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_b69b85499a0be7bec9dbd65569a12909.html">AArch64</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">AArch64ISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="AArch64ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//==-- AArch64ISelLowering.h - AArch64 DAG Lowering Interface ----*- C++ -*-==//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">// See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">// This file defines the interfaces that AArch64 uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160; </div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#define LLVM_LIB_TARGET_AARCH64_AARCH64ISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160; </div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64_8h.html">AArch64.h</a>&quot;</span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="AArch64SMEAttributes_8h.html">Utils/AArch64SMEAttributes.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="MachineFunction_8h.html">llvm/CodeGen/MachineFunction.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/CodeGen/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConv_8h.html">llvm/IR/CallingConv.h</a>&quot;</span></div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="IR_2Instruction_8h.html">llvm/IR/Instruction.h</a>&quot;</span></div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160; </div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespacellvm.html">llvm</a> {</div>
<div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160; </div>
<div class="line"><a name="l00028"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html">   28</a></span>&#160;<span class="keyword">namespace </span>AArch64ISD {</div>
<div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160; </div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment">// For predicated nodes where the result is a vector, the operation is</span></div>
<div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment">// controlled by a governing predicate and the inactive lanes are explicitly</span></div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment">// defined with a value, please stick the following naming convention:</span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">//    _MERGE_OP&lt;n&gt;        The result value is a vector with inactive lanes equal</span></div>
<div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">//                        to source operand OP&lt;n&gt;.</span></div>
<div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment">//    _MERGE_ZERO         The result value is a vector with inactive lanes</span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">//                        actively zeroed.</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment">//    _MERGE_PASSTHRU     The result value is a vector with inactive lanes equal</span></div>
<div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment">//                        to the last source operand which only purpose is being</span></div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment">//                        a passthru value.</span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">// For other cases where no explicit action is needed to set the inactive lanes,</span></div>
<div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment">// or when the result is not a vector and it is needed or helpful to</span></div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment">// distinguish a node from similar unpredicated nodes, use:</span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">//    _PRED</span></div>
<div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">   50</a></span>&#160;<span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">NodeType</a> : <span class="keywordtype">unsigned</span> {</div>
<div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">   51</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">   52</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">WrapperLarge</a>, <span class="comment">// 4-instruction MOVZ/MOVK sequence for 64-bit addresses.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">   53</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">CALL</a>,         <span class="comment">// Function call.</span></div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160; </div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;  <span class="comment">// Pseudo for a OBJC call that gets emitted together with a special `mov</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;  <span class="comment">// x29, x29` marker instruction.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc">   57</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc">CALL_RVMARKER</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160; </div>
<div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4">   59</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4">CALL_BTI</a>, <span class="comment">// Function call followed by a BTI instruction.</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160; </div>
<div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;  <span class="comment">// Essentially like a normal COPY that works on GPRs, but cannot be</span></div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;  <span class="comment">// rematerialised by passes like the simple register coalescer. It&#39;s</span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <span class="comment">// required for SME when lowering calls because we cannot allow frame</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;  <span class="comment">// index calculations using addvl to slip in between the smstart/smstop</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;  <span class="comment">// and the bl instruction. The scalable vector length may change across</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;  <span class="comment">// the smstart/smstop boundary.</span></div>
<div class="line"><a name="l00067"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b64eb8a6ed09bea941a3d9149ceb527">   67</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b64eb8a6ed09bea941a3d9149ceb527">OBSCURE_COPY</a>,</div>
<div class="line"><a name="l00068"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2">   68</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2">SMSTART</a>,</div>
<div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca">   69</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca">SMSTOP</a>,</div>
<div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8">   70</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8">RESTORE_ZA</a>,</div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160; </div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;  <span class="comment">// Produces the full sequence of instructions for getting the thread pointer</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;  <span class="comment">// offset of a variable into X0, using the TLSDesc model.</span></div>
<div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">   74</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">TLSDESC_CALLSEQ</a>,</div>
<div class="line"><a name="l00075"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">   75</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">ADRP</a>,     <span class="comment">// Page address of a TargetGlobalAddress operand.</span></div>
<div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">   76</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">ADR</a>,      <span class="comment">// ADR</span></div>
<div class="line"><a name="l00077"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">   77</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">ADDlow</a>,   <span class="comment">// Add the low 12 bits of a TargetGlobalAddress operand.</span></div>
<div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">   78</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">LOADgot</a>,  <span class="comment">// Load from automatically generated descriptor (e.g. Global</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;            <span class="comment">// Offset Table, TLS record).</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">   80</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">RET_FLAG</a>, <span class="comment">// Return with a flag operand. Operand 0 is the chain operand.</span></div>
<div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">   81</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">BRCOND</a>,   <span class="comment">// Conditional branch instruction; &quot;b.cond&quot;.</span></div>
<div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">   82</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">CSEL</a>,</div>
<div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">   83</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">CSINV</a>, <span class="comment">// Conditional select invert.</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">   84</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">CSNEG</a>, <span class="comment">// Conditional select negate.</span></div>
<div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">   85</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">CSINC</a>, <span class="comment">// Conditional select increment.</span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160; </div>
<div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;  <span class="comment">// Pointer to the thread&#39;s local storage area. Materialised from TPIDR_EL0 on</span></div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;  <span class="comment">// ELF.</span></div>
<div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">   89</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">THREAD_POINTER</a>,</div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">   90</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">ADC</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">   91</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">SBC</a>, <span class="comment">// adc, sbc instructions</span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160; </div>
<div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;  <span class="comment">// Predicated instructions where inactive lanes produce undefined results.</span></div>
<div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495">   94</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495">ABDS_PRED</a>,</div>
<div class="line"><a name="l00095"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a">   95</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a">ABDU_PRED</a>,</div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb">   96</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb">FADD_PRED</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e">   97</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e">FDIV_PRED</a>,</div>
<div class="line"><a name="l00098"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f">   98</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f">FMA_PRED</a>,</div>
<div class="line"><a name="l00099"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7">   99</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7">FMAX_PRED</a>,</div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8">  100</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8">FMAXNM_PRED</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115">  101</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115">FMIN_PRED</a>,</div>
<div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc">  102</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc">FMINNM_PRED</a>,</div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e">  103</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e">FMUL_PRED</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c">  104</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c">FSUB_PRED</a>,</div>
<div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989">  105</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989">HADDS_PRED</a>,</div>
<div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351">  106</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351">HADDU_PRED</a>,</div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485">  107</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485">MUL_PRED</a>,</div>
<div class="line"><a name="l00108"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3">  108</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3">MULHS_PRED</a>,</div>
<div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836">  109</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836">MULHU_PRED</a>,</div>
<div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54">  110</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54">RHADDS_PRED</a>,</div>
<div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252">  111</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252">RHADDU_PRED</a>,</div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9">  112</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9">SDIV_PRED</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927">  113</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927">SHL_PRED</a>,</div>
<div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5">  114</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5">SMAX_PRED</a>,</div>
<div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8">  115</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8">SMIN_PRED</a>,</div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf">  116</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf">SRA_PRED</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523">  117</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523">SRL_PRED</a>,</div>
<div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606">  118</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606">UDIV_PRED</a>,</div>
<div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425">  119</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425">UMAX_PRED</a>,</div>
<div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8">  120</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8">UMIN_PRED</a>,</div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160; </div>
<div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;  <span class="comment">// Unpredicated vector instructions</span></div>
<div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db">  123</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db">BIC</a>,</div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160; </div>
<div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49">  125</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49">SRAD_MERGE_OP1</a>,</div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160; </div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;  <span class="comment">// Predicated instructions with the result of inactive lanes provided by the</span></div>
<div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;  <span class="comment">// last operand.</span></div>
<div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c">  129</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c">FABS_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f">  130</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f">FCEIL_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea">  131</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea">FFLOOR_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe">  132</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe">FNEARBYINT_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75">  133</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75">FNEG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e">  134</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e">FRECPX_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45">  135</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45">FRINT_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac">  136</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac">FROUND_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6">  137</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6">FROUNDEVEN_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22">  138</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22">FSQRT_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0">  139</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0">FTRUNC_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae">  140</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae">FP_ROUND_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b">  141</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b">FP_EXTEND_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829">  142</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829">UINT_TO_FP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0">  143</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0">SINT_TO_FP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49">  144</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49">FCVTZU_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c">  145</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c">FCVTZS_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b">  146</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b">SIGN_EXTEND_INREG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e">  147</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e">ZERO_EXTEND_INREG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00148"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b">  148</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b">ABS_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37">  149</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37">NEG_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160; </div>
<div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d">  151</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d">SETCC_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160; </div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;  <span class="comment">// Arithmetic instructions which write flags.</span></div>
<div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">  154</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">ADDS</a>,</div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">  155</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">SUBS</a>,</div>
<div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">  156</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">ADCS</a>,</div>
<div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">  157</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">SBCS</a>,</div>
<div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">  158</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">ANDS</a>,</div>
<div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160; </div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;  <span class="comment">// Conditional compares. Operands: left,right,falsecc,cc,flags</span></div>
<div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">  161</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">CCMP</a>,</div>
<div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">  162</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">CCMN</a>,</div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">  163</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">FCCMP</a>,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160; </div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;  <span class="comment">// Floating point comparison</span></div>
<div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">  166</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">FCMP</a>,</div>
<div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160; </div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;  <span class="comment">// Scalar extract</span></div>
<div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">  169</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">EXTR</a>,</div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160; </div>
<div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;  <span class="comment">// Scalar-to-vector duplication</span></div>
<div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">  172</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">DUP</a>,</div>
<div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">  173</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">DUPLANE8</a>,</div>
<div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">  174</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">DUPLANE16</a>,</div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">  175</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">DUPLANE32</a>,</div>
<div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">  176</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">DUPLANE64</a>,</div>
<div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed">  177</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed">DUPLANE128</a>,</div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160; </div>
<div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;  <span class="comment">// Vector immedate moves</span></div>
<div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">  180</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">MOVI</a>,</div>
<div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">  181</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">MOVIshift</a>,</div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">  182</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">MOVIedit</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">  183</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">MOVImsl</a>,</div>
<div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">  184</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">FMOV</a>,</div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">  185</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">MVNIshift</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">  186</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">MVNImsl</a>,</div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160; </div>
<div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;  <span class="comment">// Vector immediate ops</span></div>
<div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">  189</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">BICi</a>,</div>
<div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">  190</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">ORRi</a>,</div>
<div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160; </div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;  <span class="comment">// Vector bitwise select: similar to ISD::VSELECT but not all bits within an</span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;  <span class="comment">// element must be identical.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e">  194</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e">BSP</a>,</div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160; </div>
<div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;  <span class="comment">// Vector shuffles</span></div>
<div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">  197</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">ZIP1</a>,</div>
<div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">  198</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">ZIP2</a>,</div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">  199</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">UZP1</a>,</div>
<div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">  200</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">UZP2</a>,</div>
<div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">  201</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">TRN1</a>,</div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">  202</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">TRN2</a>,</div>
<div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">  203</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">REV16</a>,</div>
<div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">  204</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">REV32</a>,</div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">  205</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">REV64</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">  206</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">EXT</a>,</div>
<div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda">  207</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda">SPLICE</a>,</div>
<div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160; </div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;  <span class="comment">// Vector shift by scalar</span></div>
<div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">  210</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">VSHL</a>,</div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">  211</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">VLSHR</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">  212</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">VASHR</a>,</div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160; </div>
<div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;  <span class="comment">// Vector shift by scalar (again)</span></div>
<div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">  215</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">SQSHL_I</a>,</div>
<div class="line"><a name="l00216"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">  216</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">UQSHL_I</a>,</div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">  217</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">SQSHLU_I</a>,</div>
<div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">  218</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">SRSHR_I</a>,</div>
<div class="line"><a name="l00219"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">  219</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">URSHR_I</a>,</div>
<div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160; </div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;  <span class="comment">// Vector shift by constant and insert</span></div>
<div class="line"><a name="l00222"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331">  222</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331">VSLI</a>,</div>
<div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653">  223</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653">VSRI</a>,</div>
<div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160; </div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;  <span class="comment">// Vector comparisons</span></div>
<div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">  226</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">CMEQ</a>,</div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">  227</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">CMGE</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">  228</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">CMGT</a>,</div>
<div class="line"><a name="l00229"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">  229</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">CMHI</a>,</div>
<div class="line"><a name="l00230"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">  230</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">CMHS</a>,</div>
<div class="line"><a name="l00231"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">  231</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">FCMEQ</a>,</div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">  232</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">FCMGE</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">  233</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">FCMGT</a>,</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160; </div>
<div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;  <span class="comment">// Vector zero comparisons</span></div>
<div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">  236</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">CMEQz</a>,</div>
<div class="line"><a name="l00237"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">  237</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">CMGEz</a>,</div>
<div class="line"><a name="l00238"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">  238</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">CMGTz</a>,</div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">  239</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">CMLEz</a>,</div>
<div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">  240</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">CMLTz</a>,</div>
<div class="line"><a name="l00241"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">  241</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">FCMEQz</a>,</div>
<div class="line"><a name="l00242"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">  242</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">FCMGEz</a>,</div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">  243</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">FCMGTz</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">  244</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">FCMLEz</a>,</div>
<div class="line"><a name="l00245"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">  245</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">FCMLTz</a>,</div>
<div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160; </div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;  <span class="comment">// Vector across-lanes addition</span></div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;  <span class="comment">// Only the lower result lane is defined.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">  249</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">SADDV</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">  250</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">UADDV</a>,</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160; </div>
<div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;  <span class="comment">// Add Pairwise of two vectors</span></div>
<div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2">  253</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2">ADDP</a>,</div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;  <span class="comment">// Add Long Pairwise</span></div>
<div class="line"><a name="l00255"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9">  255</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9">SADDLP</a>,</div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871">  256</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871">UADDLP</a>,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160; </div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;  <span class="comment">// udot/sdot instructions</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a">  259</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a">UDOT</a>,</div>
<div class="line"><a name="l00260"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2">  260</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2">SDOT</a>,</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160; </div>
<div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;  <span class="comment">// Vector across-lanes min/max</span></div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;  <span class="comment">// Only the lower result lane is defined.</span></div>
<div class="line"><a name="l00264"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">  264</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">SMINV</a>,</div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">  265</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">UMINV</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">  266</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">SMAXV</a>,</div>
<div class="line"><a name="l00267"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">  267</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">UMAXV</a>,</div>
<div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160; </div>
<div class="line"><a name="l00269"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6">  269</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6">SADDV_PRED</a>,</div>
<div class="line"><a name="l00270"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e">  270</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e">UADDV_PRED</a>,</div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">  271</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">SMAXV_PRED</a>,</div>
<div class="line"><a name="l00272"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">  272</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">UMAXV_PRED</a>,</div>
<div class="line"><a name="l00273"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">  273</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">SMINV_PRED</a>,</div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">  274</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">UMINV_PRED</a>,</div>
<div class="line"><a name="l00275"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">  275</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">ORV_PRED</a>,</div>
<div class="line"><a name="l00276"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">  276</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">EORV_PRED</a>,</div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">  277</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">ANDV_PRED</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160; </div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;  <span class="comment">// Vector bitwise insertion</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">  280</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">BIT</a>,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160; </div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;  <span class="comment">// Compare-and-branch</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">  283</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">CBZ</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">  284</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">CBNZ</a>,</div>
<div class="line"><a name="l00285"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">  285</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">TBZ</a>,</div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">  286</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">TBNZ</a>,</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160; </div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;  <span class="comment">// Tail calls</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">  289</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">TC_RETURN</a>,</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160; </div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;  <span class="comment">// Custom prefetch handling</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">  292</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">PREFETCH</a>,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160; </div>
<div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;  <span class="comment">// {s|u}int to FP within a FP register.</span></div>
<div class="line"><a name="l00295"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">  295</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">SITOF</a>,</div>
<div class="line"><a name="l00296"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">  296</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">UITOF</a>,</div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;<span class="comment">  /// Natural vector cast. ISD::BITCAST is not natural in the big-endian</span></div>
<div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;<span class="comment">  /// world w.r.t vectors; which causes additional REV instructions to be</span></div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;<span class="comment">  /// generated to compensate for the byte-swapping. But sometimes we do</span></div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;<span class="comment">  /// need to re-interpret the data in SIMD vector registers in big-endian</span></div>
<div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;<span class="comment">  /// mode without emitting such REV instructions.</span></div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">  303</a></span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">NVCAST</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160; </div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">  305</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">MRS</a>, <span class="comment">// MRS, also sets the flags via a glue.</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160; </div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">  307</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">SMULL</a>,</div>
<div class="line"><a name="l00308"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">  308</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">UMULL</a>,</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160; </div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba">  310</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba">PMULL</a>,</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160; </div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;  <span class="comment">// Reciprocal estimates and steps.</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">  313</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">FRECPE</a>,</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">  314</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">FRECPS</a>,</div>
<div class="line"><a name="l00315"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">  315</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">FRSQRTE</a>,</div>
<div class="line"><a name="l00316"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">  316</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">FRSQRTS</a>,</div>
<div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160; </div>
<div class="line"><a name="l00318"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">  318</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">SUNPKHI</a>,</div>
<div class="line"><a name="l00319"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">  319</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">SUNPKLO</a>,</div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">  320</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">UUNPKHI</a>,</div>
<div class="line"><a name="l00321"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">  321</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">UUNPKLO</a>,</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160; </div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">  323</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">CLASTA_N</a>,</div>
<div class="line"><a name="l00324"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">  324</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">CLASTB_N</a>,</div>
<div class="line"><a name="l00325"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">  325</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">LASTA</a>,</div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">  326</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">LASTB</a>,</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">  327</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">TBL</a>,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160; </div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;  <span class="comment">// Floating-point reductions.</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3">  330</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3">FADDA_PRED</a>,</div>
<div class="line"><a name="l00331"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd">  331</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd">FADDV_PRED</a>,</div>
<div class="line"><a name="l00332"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb">  332</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb">FMAXV_PRED</a>,</div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db">  333</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db">FMAXNMV_PRED</a>,</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857">  334</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857">FMINV_PRED</a>,</div>
<div class="line"><a name="l00335"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5">  335</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5">FMINNMV_PRED</a>,</div>
<div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160; </div>
<div class="line"><a name="l00337"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">  337</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">INSR</a>,</div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">  338</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">PTEST</a>,</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e">  339</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e">PTEST_ANY</a>,</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">  340</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">PTRUE</a>,</div>
<div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160; </div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c">  342</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c">BITREVERSE_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695">  343</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695">BSWAP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0">  344</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0">REVH_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402">  345</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402">REVW_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6">  346</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6">CTLZ_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb">  347</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb">CTPOP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c">  348</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c">DUP_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148">  349</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148">INDEX_VECTOR</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160; </div>
<div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;  <span class="comment">// Cast between vectors of the same element type but differ in length.</span></div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef">  352</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef">REINTERPRET_CAST</a>,</div>
<div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160; </div>
<div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;  <span class="comment">// Nodes to build an LD64B / ST64B 64-bit quantity out of i64, and vice versa</span></div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633">  355</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633">LS64_BUILD</a>,</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025">  356</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025">LS64_EXTRACT</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160; </div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">  358</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">LD1_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">  359</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">LD1S_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">  360</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">LDNF1_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">  361</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">LDNF1S_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">  362</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">LDFF1_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00363"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">  363</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">LDFF1S_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10">  364</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10">LD1RQ_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00365"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38">  365</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38">LD1RO_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160; </div>
<div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;  <span class="comment">// Structured loads.</span></div>
<div class="line"><a name="l00368"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">  368</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">SVE_LD2_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00369"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">  369</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">SVE_LD3_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">  370</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">SVE_LD4_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160; </div>
<div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;  <span class="comment">// Unsigned gather loads.</span></div>
<div class="line"><a name="l00373"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">  373</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">GLD1_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00374"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">  374</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">GLD1_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">  375</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">GLD1_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">  376</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">GLD1_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">  377</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">GLD1_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">  378</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">GLD1_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">  379</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">GLD1_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160; </div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;  <span class="comment">// Signed gather loads</span></div>
<div class="line"><a name="l00382"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">  382</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">GLD1S_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">  383</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">GLD1S_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">  384</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">GLD1S_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00385"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">  385</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">GLD1S_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00386"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">  386</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">GLD1S_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00387"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">  387</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">GLD1S_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">  388</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">GLD1S_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160; </div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;  <span class="comment">// Unsigned gather loads.</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">  391</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">GLDFF1_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00392"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">  392</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">GLDFF1_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00393"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">  393</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">GLDFF1_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00394"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">  394</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">GLDFF1_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00395"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">  395</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">GLDFF1_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">  396</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">GLDFF1_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00397"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">  397</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">GLDFF1_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160; </div>
<div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;  <span class="comment">// Signed gather loads.</span></div>
<div class="line"><a name="l00400"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">  400</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">GLDFF1S_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00401"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">  401</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">GLDFF1S_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">  402</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">GLDFF1S_UXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">  403</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">GLDFF1S_SXTW_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">  404</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">GLDFF1S_UXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">  405</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">GLDFF1S_SXTW_SCALED_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00406"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">  406</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">GLDFF1S_IMM_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160; </div>
<div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;  <span class="comment">// Non-temporal gather loads</span></div>
<div class="line"><a name="l00409"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">  409</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">GLDNT1_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00410"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">  410</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">GLDNT1_INDEX_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">  411</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">GLDNT1S_MERGE_ZERO</a>,</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160; </div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;  <span class="comment">// Contiguous masked store.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">  414</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">ST1_PRED</a>,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160; </div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;  <span class="comment">// Scatter store</span></div>
<div class="line"><a name="l00417"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">  417</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">SST1_PRED</a>,</div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e">  418</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e">SST1_SCALED_PRED</a>,</div>
<div class="line"><a name="l00419"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">  419</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">SST1_UXTW_PRED</a>,</div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db">  420</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db">SST1_SXTW_PRED</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d">  421</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d">SST1_UXTW_SCALED_PRED</a>,</div>
<div class="line"><a name="l00422"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc">  422</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc">SST1_SXTW_SCALED_PRED</a>,</div>
<div class="line"><a name="l00423"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">  423</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">SST1_IMM_PRED</a>,</div>
<div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160; </div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;  <span class="comment">// Non-temporal scatter store</span></div>
<div class="line"><a name="l00426"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">  426</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">SSTNT1_PRED</a>,</div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">  427</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">SSTNT1_INDEX_PRED</a>,</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160; </div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;  <span class="comment">// SME</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39">  430</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39">RDSVL</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2">  431</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2">REVD_MERGE_PASSTHRU</a>,</div>
<div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160; </div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;  <span class="comment">// Asserts that a function argument (i32) is zero-extended to i8 by</span></div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;  <span class="comment">// the caller</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5">  435</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5">ASSERT_ZEXT_BOOL</a>,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160; </div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;  <span class="comment">// 128-bit system register accesses</span></div>
<div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;  <span class="comment">// lo64, hi64, chain = MRRS(chain, sysregname)</span></div>
<div class="line"><a name="l00439"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">  439</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">MRRS</a>,</div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;  <span class="comment">// chain = MSRR(chain, sysregname, lo64, hi64)</span></div>
<div class="line"><a name="l00441"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">  441</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">MSRR</a>,</div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160; </div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;  <span class="comment">// Strict (exception-raising) floating point comparison</span></div>
<div class="line"><a name="l00444"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">  444</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">STRICT_FCMP</a> = <a class="code" href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">ISD::FIRST_TARGET_STRICTFP_OPCODE</a>,</div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">  445</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">STRICT_FCMPE</a>,</div>
<div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160; </div>
<div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;  <span class="comment">// NEON Load/Store with post-increment base updates</span></div>
<div class="line"><a name="l00448"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">  448</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">LD2post</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00449"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">  449</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">LD3post</a>,</div>
<div class="line"><a name="l00450"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">  450</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">LD4post</a>,</div>
<div class="line"><a name="l00451"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">  451</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">ST2post</a>,</div>
<div class="line"><a name="l00452"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">  452</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">ST3post</a>,</div>
<div class="line"><a name="l00453"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">  453</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">ST4post</a>,</div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">  454</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">LD1x2post</a>,</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">  455</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">LD1x3post</a>,</div>
<div class="line"><a name="l00456"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">  456</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">LD1x4post</a>,</div>
<div class="line"><a name="l00457"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">  457</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">ST1x2post</a>,</div>
<div class="line"><a name="l00458"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">  458</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">ST1x3post</a>,</div>
<div class="line"><a name="l00459"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">  459</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">ST1x4post</a>,</div>
<div class="line"><a name="l00460"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">  460</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">LD1DUPpost</a>,</div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">  461</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">LD2DUPpost</a>,</div>
<div class="line"><a name="l00462"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">  462</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">LD3DUPpost</a>,</div>
<div class="line"><a name="l00463"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">  463</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">LD4DUPpost</a>,</div>
<div class="line"><a name="l00464"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">  464</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">LD1LANEpost</a>,</div>
<div class="line"><a name="l00465"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">  465</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">LD2LANEpost</a>,</div>
<div class="line"><a name="l00466"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">  466</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">LD3LANEpost</a>,</div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">  467</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">LD4LANEpost</a>,</div>
<div class="line"><a name="l00468"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">  468</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">ST2LANEpost</a>,</div>
<div class="line"><a name="l00469"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">  469</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">ST3LANEpost</a>,</div>
<div class="line"><a name="l00470"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">  470</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">ST4LANEpost</a>,</div>
<div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160; </div>
<div class="line"><a name="l00472"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">  472</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">STG</a>,</div>
<div class="line"><a name="l00473"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">  473</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">STZG</a>,</div>
<div class="line"><a name="l00474"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">  474</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">ST2G</a>,</div>
<div class="line"><a name="l00475"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">  475</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">STZ2G</a>,</div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160; </div>
<div class="line"><a name="l00477"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">  477</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">LDP</a>,</div>
<div class="line"><a name="l00478"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020">  478</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020">LDIAPP</a>,</div>
<div class="line"><a name="l00479"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568">  479</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568">LDNP</a>,</div>
<div class="line"><a name="l00480"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">  480</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">STP</a>,</div>
<div class="line"><a name="l00481"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c">  481</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c">STILP</a>,</div>
<div class="line"><a name="l00482"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58">  482</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58">STNP</a>,</div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160; </div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;  <span class="comment">// Memory Operations</span></div>
<div class="line"><a name="l00485"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1">  485</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1">MOPS_MEMSET</a>,</div>
<div class="line"><a name="l00486"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6">  486</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6">MOPS_MEMSET_TAGGING</a>,</div>
<div class="line"><a name="l00487"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04">  487</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04">MOPS_MEMCOPY</a>,</div>
<div class="line"><a name="l00488"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94">  488</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94">MOPS_MEMMOVE</a>,</div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;};</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160; </div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;} <span class="comment">// end namespace AArch64ISD</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160; </div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="keyword">namespace </span>AArch64 {<span class="comment"></span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment">/// Possible values of current rounding mode, which is specified in bits</span></div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment">/// 23:22 of FPCR.</span></div>
<div class="line"><a name="l00496"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566">  496</a></span>&#160;<span class="comment"></span><span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566">Rounding</a> {</div>
<div class="line"><a name="l00497"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21">  497</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21">RN</a> = 0,    <span class="comment">// Round to Nearest</span></div>
<div class="line"><a name="l00498"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4">  498</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4">RP</a> = 1,    <span class="comment">// Round towards Plus infinity</span></div>
<div class="line"><a name="l00499"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">  499</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">RM</a> = 2,    <span class="comment">// Round towards Minus infinity</span></div>
<div class="line"><a name="l00500"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f">  500</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f">RZ</a> = 3,    <span class="comment">// Round towards Zero</span></div>
<div class="line"><a name="l00501"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea">  501</a></span>&#160;  <a class="code" href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea">rmMask</a> = 3 <span class="comment">// Bit mask selecting rounding mode</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;};</div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160; </div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment">// Bit position of rounding mode bits in FPCR.</span></div>
<div class="line"><a name="l00505"></a><span class="lineno"><a class="line" href="namespacellvm_1_1AArch64.html#a9aa08fb3daa6c8e29cf934b549439944">  505</a></span>&#160;<span class="keyword">const</span> <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AArch64.html#a9aa08fb3daa6c8e29cf934b549439944">RoundingBitsPos</a> = 22;</div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160; </div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">// Registers used to pass function arguments.</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="namespacellvm_1_1AArch64.html#a8a67408aa867f1f61d24f40156ab7ed7">getGPRArgRegs</a>();</div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="keyword">const</span> <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="namespacellvm_1_1AArch64.html#a20d44e6f8a17374b6370b09dacde0c0e">getFPRArgRegs</a>();</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160; </div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;} <span class="comment">// namespace AArch64</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160; </div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a>;</div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160; </div>
<div class="line"><a name="l00515"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html">  515</a></span>&#160;<span class="keyword">class </span><a class="code" href="classllvm_1_1AArch64TargetLowering.html">AArch64TargetLowering</a> : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="keyword">public</span>:</div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;  <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">AArch64TargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetMachine.html">TargetMachine</a> &amp;<a class="code" href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a>,</div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;                                 <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> &amp;STI);</div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment">  /// Control the following reassociation of operands: (op (op x, c1), y) -&gt; (op</span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">  /// (op x, y), c1) where N0 is (op x, c1) and N1 is y.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab2c86e7c50d41494cc2acb0f1f3ba23c">isReassocProfitable</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N0,</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> N1) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">CCAssignFnForCall</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <span class="keywordtype">bool</span> IsVarArg) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;<span class="comment">  /// Selects the correct CCAssignFn for a given CallingConvention value.</span></div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span>  <a class="code" href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">CCAssignFn</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">CCAssignFnForReturn</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">  /// Determine which of the bits specified in Mask are known to be either zero</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment">  /// or one and return them in the KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;<span class="comment"></span>  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1KnownBits.html">KnownBits</a> &amp;Known,</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;                                     <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;                                     <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a> = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160; </div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">  538</a></span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">getPointerTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classuint32__t.html">uint32_t</a> AS = 0)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;    <span class="comment">// Returning i64 unconditionally here (i.e. even for ILP32) means that the</span></div>
<div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;    <span class="comment">// *DAG* representation of pointers will always be 64-bits. They will be</span></div>
<div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;    <span class="comment">// truncated and extended when transferred to memory, but the 64-bit DAG</span></div>
<div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">// allows us to use AArch64&#39;s addressing modes much more easily.</span></div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(64);</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160; </div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aca53f243b0008543a30a78356ac59010">targetShrinkDemandedConstant</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="classllvm_1_1DemandedBits.html">DemandedBits</a>,</div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;                                    <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;DemandedElts,</div>
<div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;                                    TargetLoweringOpt &amp;TLO) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160; </div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;  <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">getScalarShiftAmountTy</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;<span class="comment">  /// Returns true if the target allows unaligned memory accesses of the</span></div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;<span class="comment">  /// specified type.</span></div>
<div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a815d0ad0c6f04717c0dd61b12b44095b">allowsMisalignedMemoryAccesses</a>(</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;      <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AddrSpace = 0, <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment = <a class="code" href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a>(1),</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags = <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">MachineMemOperand::MONone</a>,</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;      <span class="keywordtype">unsigned</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;<span class="comment">  /// LLT variant.</span></div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a815d0ad0c6f04717c0dd61b12b44095b">allowsMisalignedMemoryAccesses</a>(<a class="code" href="classllvm_1_1LLT.html">LLT</a> Ty, <span class="keywordtype">unsigned</span> AddrSpace,</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;                                      <a class="code" href="structllvm_1_1Align.html">Align</a> Alignment,</div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;                                      <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> Flags,</div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;                                      <span class="keywordtype">unsigned</span> *Fast = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;<span class="comment">  /// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160; </div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160; </div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">  /// This method returns a target specific FastISel object, or null if the</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment">  /// target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;                           <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160; </div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">isOffsetFoldingLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *GA) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160; </div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;                    <span class="keywordtype">bool</span> ForCodeSize) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">  /// Return true if the given shuffle mask can be codegen&#39;d directly, or if it</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">  /// should be stack expanded.</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">isShuffleMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment">  /// Similar to isShuffleMaskLegal. Return true is the given &#39;select with zero&#39;</span></div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;<span class="comment">  /// shuffle mask can be codegen&#39;d directly.</span></div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad5676e13b5fb0a05c7a58b70f335ae7c">isVectorClearMaskLegal</a>(<a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;int&gt;</a> M, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">  /// Return the ISD::SETCC ValueType.</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment"></span>  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">getSetCCResultType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>,</div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;                         <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160; </div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">ReconstructShuffle</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160; </div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">EmitF128CSEL</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160; </div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">EmitLoweredCatchRet</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;                                           <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160; </div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a34c1693d3ce9979ba45e1e9425cc806e">EmitTileLoad</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;                                  <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa92b03a9781f6914ffdef83ecf323708">EmitFill</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a634352ae2c68d37dcc22dd318404b3ba">EmitZAInstr</a>(<span class="keywordtype">unsigned</span> Opc, <span class="keywordtype">unsigned</span> BaseReg,</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;                                 <a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>,</div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;                                 <span class="keywordtype">bool</span> HasTile) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a94b0ff91bd18235291da52ddf1e7cc1a">EmitZero</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160; </div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;                              <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *<a class="code" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160; </div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">getTgtMemIntrinsic</a>(IntrinsicInfo &amp;<a class="code" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1CallInst.html">CallInst</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;                          <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;                          <span class="keywordtype">unsigned</span> Intrinsic) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160; </div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">Load</a>, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;                             <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160; </div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160; </div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">isProfitableToHoist</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160; </div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160; </div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a71ac0cbadf54f77ae050dba63b365acc">shouldSinkOperands</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;Use *&gt;</a> &amp;Ops) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160; </div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a2de5d97ce162fda22cf8686ce4ef3f1a">optimizeExtendOrTruncateConversion</a>(<a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;                                          <a class="code" href="classllvm_1_1Loop.html">Loop</a> *L) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160; </div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#acb51326eb72adb30e442667892c1f5ae">hasPairedLoad</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LoadedType, <a class="code" href="structllvm_1_1Align.html">Align</a> &amp;RequiredAligment) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160; </div>
<div class="line"><a name="l00638"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">  638</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">getMaxSupportedInterleaveFactor</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> 4; }</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160; </div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6cbcd096f254563525e65e58557ed901">lowerInterleavedLoad</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI,</div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;ShuffleVectorInst *&gt;</a> Shuffles,</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;                            <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;unsigned&gt;</a> Indices,</div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                            <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">lowerInterleavedStore</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>, <a class="code" href="classllvm_1_1ShuffleVectorInst.html">ShuffleVectorInst</a> *SVI,</div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;                             <span class="keywordtype">unsigned</span> Factor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160; </div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">isLegalAddImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">isLegalICmpImmediate</a>(int64_t) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160; </div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af8e97755935ce2a3c03a0ba055b310c2">isMulAddWithConstProfitable</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> AddNode,</div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;                                   <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ConstNode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160; </div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">shouldConsiderGEPOffsetSplit</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160; </div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a5de718ef1b1e3a0da7a3f35a139d5197">getOptimalMemOpType</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160; </div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;  <a class="code" href="classllvm_1_1LLT.html">LLT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab72c286743e675ffbe81f7c9e9771fa5">getOptimalMemOpLLT</a>(<span class="keyword">const</span> <a class="code" href="structllvm_1_1MemOp.html">MemOp</a> &amp;<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;                         <span class="keyword">const</span> <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> &amp;FuncAttributes) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;<span class="comment">  /// Return true if the addressing mode represented by AM is legal for this</span></div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;<span class="comment">  /// target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keyword">const</span> <a class="code" href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;                             <span class="keywordtype">unsigned</span> AS,</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;                             <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a> = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">  /// Return true if an FMA operation is faster than a pair of fmul and fadd</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment">  /// instructions. fmuladd intrinsics will be expanded to FMAs when this method</span></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;<span class="comment">  /// returns true, otherwise fmuladd is expanded to fmul + fadd.</span></div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;                                  <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">isFMAFasterThanFMulAndFAdd</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160; </div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a37a207b90af72c8e9482c3bc67304173">generateFMAsInMachineCombiner</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;                                     <a class="code" href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">CodeGenOpt::Level</a> OptLevel) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160; </div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;  <span class="keyword">const</span> <a class="code" href="classuint16__t.html">MCPhysReg</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">getScratchRegisters</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;  <a class="code" href="classllvm_1_1ArrayRef.html">ArrayRef&lt;MCPhysReg&gt;</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae33d5b14ea69e8e72a00f6531649c92a">getRoundingControlRegisters</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;<span class="comment">  /// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</span></div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">isDesirableToCommuteWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;                                     <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">  /// Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aec5f3889dfe7e8587557d1addb3a367c">isDesirableToCommuteXorWithShift</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;<span class="comment">  /// Return true if it is profitable to fold a pair of shifts into a mask.</span></div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#acefcea723a8cd3136dae2d39a8dd7ca9">shouldFoldConstantShiftPairToMask</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;                                         <a class="code" href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">CombineLevel</a> Level) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">  /// Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment">  /// to just the constant itself.</span></div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;<a class="code" href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">Imm</a>,</div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;                                         <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">  /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">  /// with this index.</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT,</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;                               <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">Index</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160; </div>
<div class="line"><a name="l00701"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a7b9dee3428eaf04d856ffd6dab85b024">  701</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7b9dee3428eaf04d856ffd6dab85b024">shouldFormOverflowOp</a>(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT,</div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;                            <span class="keywordtype">bool</span> MathUsed)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <span class="comment">// Using overflow ops for overflow checks only should beneficial on</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;    <span class="comment">// AArch64.</span></div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">TargetLowering::shouldFormOverflowOp</a>(Opcode, VT, <span class="keyword">true</span>);</div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;  }</div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160; </div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a8631130c37aa54ae6c9127abc5fe392a">emitLoadLinked</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *ValueTy, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;                        <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6245f16ff5b8230d2ed89127bf27efa8">emitStoreConditional</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>, <a class="code" href="classllvm_1_1Value.html">Value</a> *Val, <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a>,</div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;                              <a class="code" href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">AtomicOrdering</a> Ord) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160; </div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad8f3e687e3d51ff7367011e81564c20e">emitAtomicCmpXchgNoStoreLLBalance</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;<a class="code" href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160; </div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ace4241dfdb194e5c81c875b5be782213">isOpSuitableForLDPSTP</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6b0a106d77d380a71597433b5ac286ca">isOpSuitableForLSE128</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9f1799dbf712799df049d22347e1362e">isOpSuitableForRCPC3</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab1d674bbe9aa52ee2ee2d2a3b6442e33">shouldInsertFencesForAtomic</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a29af3321cb077df4a9d6f4a981366fdc">shouldInsertTrailingFenceForAtomicStore</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160; </div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">shouldExpandAtomicLoadInIR</a>(<a class="code" href="classllvm_1_1LoadInst.html">LoadInst</a> *LI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab5564f8fe97e73dd2f2cb8a76bbd3474">shouldExpandAtomicStoreInIR</a>(<a class="code" href="classllvm_1_1StoreInst.html">StoreInst</a> *<a class="code" href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">shouldExpandAtomicRMWInIR</a>(<a class="code" href="classllvm_1_1AtomicRMWInst.html">AtomicRMWInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160; </div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">TargetLoweringBase::AtomicExpansionKind</a></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">shouldExpandAtomicCmpXchgInIR</a>(<a class="code" href="classllvm_1_1AtomicCmpXchgInst.html">AtomicCmpXchgInst</a> *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160; </div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">TargetLoweringBase::LegalizeTypeAction</a></div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">getPreferredVectorAction</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">  /// If the target has a standard location for the stack protector cookie,</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#ac887f4f420c78b4d95f669030c4c4464">getIRStackGuard</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160; </div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">insertSSPDeclarations</a>(<a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">getSDagStackGuard</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;  <a class="code" href="classllvm_1_1Function.html">Function</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">getSSPStackGuardCheck</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Module.html">Module</a> &amp;M) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment">  /// If the target has a standard location for the unsafe stack pointer,</span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">  /// returns the address of that location. Otherwise, returns nullptr.</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#a98a5a7a00d7d117c9560524236a559d0">getSafeStackPointerLocation</a>(<a class="code" href="classllvm_1_1IRBuilderBase.html">IRBuilderBase</a> &amp;IRB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment">  /// exception address on entry to an EH pad.</span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00751"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ab8fedc74d46a46e8e246cb28b8a3850d">  751</a></span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab8fedc74d46a46e8e246cb28b8a3850d">getExceptionPointerRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;    <span class="comment">// FIXME: This is a guess. Has this been defined yet?</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <span class="keywordflow">return</span> AArch64::X0;</div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;  }</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment">  /// If a physical register, this returns the register that receives the</span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">  /// exception typeid on entry to a landing pad.</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1Register.html">Register</a></div>
<div class="line"><a name="l00759"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a181674aa31d76fa8a08b53eed4d5d10c">  759</a></span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a181674aa31d76fa8a08b53eed4d5d10c">getExceptionSelectorRegister</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Constant.html">Constant</a> *PersonalityFn)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="comment">// FIXME: This is a guess. Has this been defined yet?</span></div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <span class="keywordflow">return</span> AArch64::X1;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;  }</div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160; </div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">isIntDivCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="classllvm_1_1AttributeList.html">AttributeList</a> Attr) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160; </div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aed95d04e02c9b7a8a028cddb1ba02b70">  766</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aed95d04e02c9b7a8a028cddb1ba02b70">canMergeStoresTo</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> MemVT,</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;                        <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;    <span class="comment">// Do not merge to float value size (128 bytes) if no implicit</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;    <span class="comment">// float attribute is set.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160; </div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    <span class="keywordtype">bool</span> NoFloat = MF.<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::NoImplicitFloat);</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160; </div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;    <span class="keywordflow">if</span> (NoFloat)</div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;      <span class="keywordflow">return</span> (MemVT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>() &lt;= 64);</div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;  }</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160; </div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa15ed7ca8d8275ec7a500744af929f25">  778</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa15ed7ca8d8275ec7a500744af929f25">isCheapToSpeculateCttz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;  }</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160; </div>
<div class="line"><a name="l00782"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa9e23630139a36d636d43c0084ed4c85">  782</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa9e23630139a36d636d43c0084ed4c85">isCheapToSpeculateCtlz</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;  }</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160; </div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">isMaskAndCmp0FoldingBeneficial</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;AndI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160; </div>
<div class="line"><a name="l00788"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">  788</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">hasAndNotCompare</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> V)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;    <span class="comment">// We can use bics for any scalar.</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    <span class="keywordflow">return</span> V.<a class="code" href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">getValueType</a>().<a class="code" href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">isScalarInteger</a>();</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;  }</div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160; </div>
<div class="line"><a name="l00793"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">  793</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">hasAndNot</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;    <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT = <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>.getValueType();</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160; </div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    <span class="keywordflow">if</span> (!VT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">hasAndNotCompare</a>(<a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>);</div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160; </div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;    <a class="code" href="classllvm_1_1TypeSize.html">TypeSize</a> TS = VT.<a class="code" href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">getSizeInBits</a>();</div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">// TODO: We should be able to use bic/bif too for SVE.</span></div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">return</span> !TS.<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a9188f84e1dd67530330dcab9cae787d7">isScalable</a>() &amp;&amp; TS.<a class="code" href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a33880aaca0ad05e5f1557f079305bde5">getFixedValue</a>() &gt;= 64; <span class="comment">// vector &#39;bic&#39;</span></div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;  }</div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160; </div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a>(</div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;      <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">XC</a>, <a class="code" href="classllvm_1_1ConstantSDNode.html">ConstantSDNode</a> *<a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a>,</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;      <span class="keywordtype">unsigned</span> OldShiftOpcode, <span class="keywordtype">unsigned</span> NewShiftOpcode,</div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160; </div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;  <a class="code" href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">ShiftLegalizationStrategy</a></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;  <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6667df004a39c249e82595e8c06841ca">preferredShiftLegalizationStrategy</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;                                     <span class="keywordtype">unsigned</span> ExpansionFactor) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160; </div>
<div class="line"><a name="l00813"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">  813</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">shouldTransformSignedTruncationCheck</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> XVT,</div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;                                            <span class="keywordtype">unsigned</span> KeptBits)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;    <span class="comment">// For vectors, we don&#39;t have a preference..</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <span class="keywordflow">if</span> (XVT.<a class="code" href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">isVector</a>())</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">false</span>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160; </div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <span class="keyword">auto</span> VTIsOk = [](<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) -&gt; <span class="keywordtype">bool</span> {</div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;      <span class="keywordflow">return</span> VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">MVT::i8</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">MVT::i16</a> || VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">MVT::i32</a> ||</div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;             VT == <a class="code" href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;    };</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160; </div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;    <span class="comment">// We are ok with KeptBitsVT being byte/word/dword, what SXT supports.</span></div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <span class="comment">// XVT will be larger than KeptBitsVT.</span></div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> KeptBitsVT = <a class="code" href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">MVT::getIntegerVT</a>(KeptBits);</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;    <span class="keywordflow">return</span> VTIsOk(XVT) &amp;&amp; VTIsOk(KeptBitsVT);</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;  }</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160; </div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">preferIncOfAddToSubOfNot</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160; </div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a406599321c7231224a41d58cbe973b15">shouldConvertFpToSat</a>(<span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> FPVT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160; </div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a8f7195ae01dbf398aa952b18f7ac28b2">isComplexDeinterleavingSupported</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#acaa6c3509bbddcd993aeec7334361c9d">isComplexDeinterleavingOperationSupported</a>(</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;      <a class="code" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> <a class="code" href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160; </div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;  <a class="code" href="classllvm_1_1Value.html">Value</a> *<a class="code" href="classllvm_1_1AArch64TargetLowering.html#aceee946cfd7be220ace8a4ef7580c867">createComplexDeinterleavingIR</a>(</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;      <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="code" href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">ComplexDeinterleavingOperation</a> OperationType,</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;      <a class="code" href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">ComplexDeinterleavingRotation</a> Rotation, <a class="code" href="classllvm_1_1Value.html">Value</a> *InputA, <a class="code" href="classllvm_1_1Value.html">Value</a> *InputB,</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;      <a class="code" href="classllvm_1_1Value.html">Value</a> *Accumulator = <span class="keyword">nullptr</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160; </div>
<div class="line"><a name="l00843"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">  843</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">supportSplitCSR</a>(<a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;    <span class="keywordflow">return</span> MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">getCallingConv</a>() == <a class="code" href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf">CallingConv::CXX_FAST_TLS</a> &amp;&amp;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;           MF-&gt;<a class="code" href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">getFunction</a>().<a class="code" href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">hasFnAttribute</a>(Attribute::NoUnwind);</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;  }</div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">initializeSplitCSR</a>(<a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;  <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a23393317cdaeed97903d191dcc6c84f8">insertCopiesSplitCSR</a>(</div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;      <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *Entry,</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;MachineBasicBlock *&gt;</a> &amp;Exits) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160; </div>
<div class="line"><a name="l00852"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">  852</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">supportSwiftError</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;  }</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160; </div>
<div class="line"><a name="l00856"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#af881f3ff352fcf2103ed1f1e8df2eea7">  856</a></span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af881f3ff352fcf2103ed1f1e8df2eea7">supportKCFIBundles</a>()<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <span class="keyword">true</span>; }</div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">  /// Enable aggressive FMA fusion on targets that want it.</span></div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">enableAggressiveFMAFusion</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">  /// Returns the size of the platform&#39;s va_list object.</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">getVaListSizeInBits</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;<span class="comment">  /// Returns true if \p VecTy is a legal interleaved access type. This</span></div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;<span class="comment">  /// function checks the vector element type and the overall width of the</span></div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="comment">  /// vector.</span></div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a85764bb37db07737ed0058c352f4c3b7">isLegalInterleavedAccessType</a>(<a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                                    <span class="keywordtype">bool</span> &amp;UseScalable) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;<span class="comment">  /// Returns the number of interleaved accesses that will be generated when</span></div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;<span class="comment">  /// lowering accesses of the given type.</span></div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;<span class="comment"></span>  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a365f29ab21721393fe82ff3ae4554e5e">getNumInterleavedAccesses</a>(<a class="code" href="classllvm_1_1VectorType.html">VectorType</a> *VecTy, <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                                     <span class="keywordtype">bool</span> UseScalable) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160; </div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;  <a class="code" href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">MachineMemOperand::Flags</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a55ec39e405ec6b7dca5cdd266ced41ed">getTargetMMOFlags</a>(</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160; </div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a85b96f315b961f037b6aedfca25133c5">functionArgumentNeedsConsecutiveRegisters</a>(</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;      <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;      <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;<span class="comment">  /// Used for exception handling on Win64.</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">needsFixedCatchObjects</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160; </div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a790e9b70f12899a4cb2aefd33826ee7d">fallBackToDAGISel</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> &amp;Inst) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;<span class="comment">  /// SVE code generation for fixed length vectors does not custom lower</span></div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;<span class="comment">  /// BUILD_VECTOR. This makes BUILD_VECTOR legalisation a source of stores to</span></div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;<span class="comment">  /// merge. However, merging them creates a BUILD_VECTOR that is just as</span></div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;<span class="comment">  /// illegal as the original, thus leading to an infinite legalisation loop.</span></div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;<span class="comment">  /// NOTE: Once BUILD_VECTOR is legal or can be custom lowered for all legal</span></div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;<span class="comment">  /// vector types this override can be removed.</span></div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="comment"></span>  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aff2977da8eaad9875d1b5c9d3401e452">mergeStoresAfterLegalization</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160; </div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;  <span class="comment">// If the platform/function should have a redzone, return the size in bytes.</span></div>
<div class="line"><a name="l00896"></a><span class="lineno"><a class="line" href="classllvm_1_1AArch64TargetLowering.html#aa4502ed00aa357af2b923730584885d7">  896</a></span>&#160;  <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#aa4502ed00aa357af2b923730584885d7">getRedZoneSize</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Function.html">Function</a> &amp;<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a>.hasFnAttribute(Attribute::NoRedZone))</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;      <span class="keywordflow">return</span> 0;</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="keywordflow">return</span> 128;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;  }</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160; </div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#ae7774721462886f7e79d72a94a121721">isAllActivePredicate</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a1bdd144ce64dea5afb172d742184c997">getPromotedVTForPredicate</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160; </div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;  <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a9409a43cdbf7e602589114de4e2daf4d">getAsmOperandValueType</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty,</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                             <span class="keywordtype">bool</span> AllowUnknown = <span class="keyword">false</span>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160; </div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#af86f6febc25487d02d7904252e2a107d">shouldExpandGetActiveLaneMask</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <a class="code" href="structllvm_1_1EVT.html">EVT</a> OpVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="comment">  /// If a change in streaming mode is required on entry to/return from a</span></div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="comment">  /// function call it emits and returns the corresponding SMSTART or SMSTOP node.</span></div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;<span class="comment">  /// \p Entry tells whether this is before/after the Call, which is necessary</span></div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;<span class="comment">  /// because PSTATE.SM is only queried once.</span></div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a7e3d7d3d84a7e58cfb7a335dd0b5f1b5">changeStreamingMode</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <span class="keywordtype">bool</span> Enable,</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;                              <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> PStateSM, <span class="keywordtype">bool</span> Entry) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160; </div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#a4feb2da39003331f197db73239f8c893">isVScaleKnownToBeAPowerOfTwo</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160; </div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;  <span class="comment">// Normally SVE is only used for byte size vectors that do not fit within a</span></div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;  <span class="comment">// NEON vector. This changes when OverrideNEON is true, allowing SVE to be</span></div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;  <span class="comment">// used for 64bit and 128bit vectors as well.</span></div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;  <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1AArch64TargetLowering.html#afa8bfec034d066ec24d18d3fd76ac590">useSVEForFixedLengthVectorVT</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">bool</span> OverrideNEON = <span class="keyword">false</span>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160; </div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;<span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;<span class="comment">  /// Keep a pointer to the AArch64Subtarget around so that we can</span></div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;<span class="comment">  /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;<span class="comment"></span>  <span class="keyword">const</span> <a class="code" href="classllvm_1_1AArch64Subtarget.html">AArch64Subtarget</a> *Subtarget;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160; </div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;  <span class="keywordtype">bool</span> isExtFreeImpl(<span class="keyword">const</span> <a class="code" href="classllvm_1_1Instruction.html">Instruction</a> *<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">Ext</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160; </div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;  <span class="keywordtype">void</span> addTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;  <span class="keywordtype">void</span> addTypeForStreamingSVE(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;  <span class="keywordtype">void</span> addTypeForFixedLengthSVE(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;  <span class="keywordtype">void</span> addDRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;  <span class="keywordtype">void</span> addQRTypeForNEON(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT);</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160; </div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;  <span class="keywordtype">unsigned</span> allocateLazySaveBuffer(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;                                  <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160; </div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFormalArguments(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;                               <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::InputArg&gt;</a> &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;                               <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160; </div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCall(CallLoweringInfo &amp; <span class="comment">/*CLI*/</span>,</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;                    <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160; </div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCallResult(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> InFlag,</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;                          <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;CCValAssign&gt;</a> &amp;RVLocs,</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;                          <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;                          <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;InVals, <span class="keywordtype">bool</span> isThisReturn,</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                          <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThisVal) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160; </div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSTORE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerStore128(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerABS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160; </div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerMGATHER(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerMSCATTER(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160; </div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerMLOAD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160; </div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_W_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_WO_CHAIN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINTRINSIC_VOID(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160; </div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;  <span class="keywordtype">bool</span></div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;  isEligibleForTailCallOptimization(<span class="keyword">const</span> CallLoweringInfo &amp;CLI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;<span class="comment">  /// Finds the incoming stack arguments which overlap the given fixed stack</span></div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;<span class="comment">  /// object and incorporates their load into the current chain. This prevents</span></div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;<span class="comment">  /// an upcoming store from clobbering the stack argument before it&#39;s used.</span></div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> addTokenForArgument(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                              <a class="code" href="classllvm_1_1MachineFrameInfo.html">MachineFrameInfo</a> &amp;MFI, <span class="keywordtype">int</span> ClobberedFI) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160; </div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;  <span class="keywordtype">bool</span> DoesCalleeRestoreStack(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallCC, <span class="keywordtype">bool</span> TailCallOpt) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160; </div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;  <span class="keywordtype">void</span> saveVarArgRegisters(<a class="code" href="classllvm_1_1CCState.html">CCState</a> &amp;CCInfo, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                           <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Chain) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160; </div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;  <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF,</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;                      <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;                      <a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;<a class="code" href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160; </div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReturn(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;ISD::OutputArg&gt;</a> &amp;Outs,</div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a> &amp;OutVals, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160; </div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code" href="classllvm_1_1GlobalAddressSDNode.html">GlobalAddressSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code" href="classllvm_1_1JumpTableSDNode.html">JumpTableSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code" href="classllvm_1_1ConstantPoolSDNode.html">ConstantPoolSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getTargetNode(<a class="code" href="classllvm_1_1BlockAddressSDNode.html">BlockAddressSDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="structllvm_1_1EVT.html">EVT</a> Ty, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;                        <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">Flag</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getGOT(NodeTy *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAddrLarge(NodeTy *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAddr(NodeTy *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;  <span class="keyword">template</span> &lt;<span class="keyword">class</span> NodeTy&gt;</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getAddrTiny(NodeTy *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">unsigned</span> Flags = 0) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerADDROFRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwinGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFTLSLocalExec(<span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a> *GV, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ThreadBase,</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerELFTLSDescCallSeq(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> SymAddr, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;<a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>,</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;                                 <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsGlobalTLSAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSETCCCARRY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSELECT_CC(<a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> <a class="code" href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a>,</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> TVal, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> FVal, <span class="keyword">const</span> <a class="code" href="classllvm_1_1SDLoc.html">SDLoc</a> &amp;dl,</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;                         <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerJumpTable(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBR_JT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerConstantPool(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBlockAddress(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerAAPCS_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDarwin_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerWin64_VASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVASTART(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVACOPY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVAARG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFRAMEADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSPONENTRY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerRETURNADDR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerGET_ROUNDING(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSET_ROUNDING(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_VECTOR_ELT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSCALAR_TO_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBUILD_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerZERO_EXTEND_VECTOR_INREG(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SHUFFLE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerSPLAT_VECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDUPQLane(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerToPredicatedOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                              <span class="keywordtype">unsigned</span> NewOp) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerToScalableOp(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECTOR_SPLICE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerEXTRACT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINSERT_SUBVECTOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDIV(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerMUL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorSRA_SRL_SHL(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerShiftParts(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSETCC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTPOP_PARITY(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCTTZ(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBitreverse(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerMinMax(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFCOPYSIGN(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_EXTEND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_ROUND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorFP_TO_INT_SAT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFP_TO_INT_SAT(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorINT_TO_FP(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVectorOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerXOR(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerCONCAT_VECTORS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFSINCOS(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerBITCAST(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVSCALE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerTRUNCATE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECREDUCE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_LOAD_SUB(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01085"></a><span class="lineno"> 1085</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerATOMIC_LOAD_AND(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerDYNAMIC_STACKALLOC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerWindowsDYNAMIC_STACKALLOC(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain,</div>
<div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;                                         <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> &amp;Size,</div>
<div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;                                         <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160; </div>
<div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorIntDivideToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01092"></a><span class="lineno"> 1092</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorIntExtendToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;                                               <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorLoadToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorMLoadToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerVECREDUCE_SEQ_FADD(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerPredReductionToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerReductionToSVE(<span class="keywordtype">unsigned</span> Opcode, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> ScalarOp,</div>
<div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorSelectToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorSetccToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorStoreToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorMStoreToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;                                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVectorTruncateToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthExtractVectorElt(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthInsertVectorElt(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthBitcastToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthConcatVectorsToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;                                             <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthFPExtendToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthFPRoundToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthIntToFPToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthFPToIntToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> LowerFixedLengthVECTOR_SHUFFLEToSVE(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;                                              <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160; </div>
<div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildSDIVPow2(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01122"></a><span class="lineno"> 1122</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> BuildSREMPow2(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Divisor, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;                        <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDNode *&gt;</a> &amp;Created) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtEstimate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;                          <span class="keywordtype">int</span> &amp;ExtraSteps, <span class="keywordtype">bool</span> &amp;UseOneConst,</div>
<div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;                          <span class="keywordtype">bool</span> Reciprocal) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getRecipEstimate(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG, <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">Enabled</a>,</div>
<div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;                           <span class="keywordtype">int</span> &amp;ExtraSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtInputTest(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;                           <span class="keyword">const</span> <a class="code" href="structllvm_1_1DenormalMode.html">DenormalMode</a> &amp;<a class="code" href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;  <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> getSqrtResultForDenormInput(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Operand,</div>
<div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;  <span class="keywordtype">unsigned</span> combineRepeatedFPDivisors() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160; </div>
<div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;  <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a> getConstraintType(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;  <a class="code" href="classllvm_1_1Register.html">Register</a> getRegisterByName(<span class="keyword">const</span> <span class="keywordtype">char</span>* <a class="code" href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a>, <a class="code" href="classllvm_1_1LLT.html">LLT</a> VT,</div>
<div class="line"><a name="l01137"></a><span class="lineno"> 1137</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;<span class="comment"></span> </div>
<div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;<span class="comment">  /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;<span class="comment">  /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;<span class="comment"></span>  <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;  getSingleConstraintMatchWeight(AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a>,</div>
<div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;                                 <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160; </div>
<div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;  std::pair&lt;unsigned, const TargetRegisterClass *&gt;</div>
<div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;  getRegForInlineAsmConstraint(<span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="code" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>,</div>
<div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;                               <a class="code" href="classllvm_1_1StringRef.html">StringRef</a> Constraint, <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160; </div>
<div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;  <span class="keyword">const</span> <span class="keywordtype">char</span> *LowerXConstraint(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160; </div>
<div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;  <span class="keywordtype">void</span> LowerAsmOperandForConstraint(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, std::string &amp;Constraint,</div>
<div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;                                    std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;                                    <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160; </div>
<div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;  <span class="keywordtype">unsigned</span> getInlineAsmMemConstraint(<a class="code" href="classllvm_1_1StringRef.html">StringRef</a> ConstraintCode)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;    <span class="keywordflow">if</span> (ConstraintCode == <span class="stringliteral">&quot;Q&quot;</span>)</div>
<div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">InlineAsm::Constraint_Q</a>;</div>
<div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;    <span class="comment">// FIXME: clang has code for &#39;Ump&#39;, &#39;Utf&#39;, &#39;Usa&#39;, and &#39;Ush&#39; but these are</span></div>
<div class="line"><a name="l01159"></a><span class="lineno"> 1159</span>&#160;    <span class="comment">//        followed by llvm_unreachable so we&#39;ll leave them unimplemented in</span></div>
<div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;    <span class="comment">//        the backend for now.</span></div>
<div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">TargetLowering::getInlineAsmMemConstraint</a>(ConstraintCode);</div>
<div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;  }</div>
<div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160; </div>
<div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;  <span class="keywordtype">bool</span> shouldExtendGSIndex(EVT VT, EVT &amp;EltTy) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;  <span class="keywordtype">bool</span> shouldRemoveExtendFromGSIndex(EVT IndexVT, EVT DataVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;  <span class="keywordtype">bool</span> isVectorLoadExtDesirable(SDValue ExtVal) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;  <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;  <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(<span class="keyword">const</span> CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01169"></a><span class="lineno"> 1169</span>&#160;  <span class="keywordtype">bool</span> getIndexedAddressParts(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDNode *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SDValue &amp;Base,</div>
<div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;                              SDValue &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;  <span class="keywordtype">bool</span> getPreIndexedAddressParts(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Base, SDValue &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>,</div>
<div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;                                 SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;  <span class="keywordtype">bool</span> getPostIndexedAddressParts(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDNode *<a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SDValue &amp;Base,</div>
<div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;                                  SDValue &amp;<a class="code" href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">Offset</a>, <a class="code" href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">ISD::MemIndexedMode</a> &amp;AM,</div>
<div class="line"><a name="l01176"></a><span class="lineno"> 1176</span>&#160;                                  SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160; </div>
<div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;  <span class="keywordtype">void</span> ReplaceNodeResults(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;                          SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;  <span class="keywordtype">void</span> ReplaceBITCASTResults(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;                             SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;  <span class="keywordtype">void</span> ReplaceExtractSubVectorResults(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>,</div>
<div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;                                      SmallVectorImpl&lt;SDValue&gt; &amp;<a class="code" href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a>,</div>
<div class="line"><a name="l01184"></a><span class="lineno"> 1184</span>&#160;                                      SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160; </div>
<div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;  <span class="keywordtype">bool</span> shouldNormalizeToSelectSequence(LLVMContext &amp;, EVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160; </div>
<div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;  <span class="keywordtype">void</span> finalizeLowering(MachineFunction &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160; </div>
<div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;  <span class="keywordtype">bool</span> shouldLocalize(<span class="keyword">const</span> MachineInstr &amp;<a class="code" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>,</div>
<div class="line"><a name="l01191"></a><span class="lineno"> 1191</span>&#160;                      <span class="keyword">const</span> TargetTransformInfo *<a class="code" href="namespacellvm.html#aa0d69e81725c10fa5407f0bf34462068">TTI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160; </div>
<div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;  <span class="keywordtype">bool</span> SimplifyDemandedBitsForTargetNode(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>,</div>
<div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;                                         <span class="keyword">const</span> APInt &amp;OriginalDemandedBits,</div>
<div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;                                         <span class="keyword">const</span> APInt &amp;OriginalDemandedElts,</div>
<div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;                                         KnownBits &amp;Known,</div>
<div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;                                         TargetLoweringOpt &amp;TLO,</div>
<div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;                                         <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">Depth</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01199"></a><span class="lineno"> 1199</span>&#160; </div>
<div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;  <span class="keywordtype">bool</span> isTargetCanonicalConstantNode(SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160; </div>
<div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;  <span class="comment">// With the exception of data-predicate transitions, no instructions are</span></div>
<div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;  <span class="comment">// required to cast between legal scalable vector types. However:</span></div>
<div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;  <span class="comment">//  1. Packed and unpacked types have different bit lengths, meaning BITCAST</span></div>
<div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;  <span class="comment">//     is not universally useable.</span></div>
<div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;  <span class="comment">//  2. Most unpacked integer types are not legal and thus integer extends</span></div>
<div class="line"><a name="l01207"></a><span class="lineno"> 1207</span>&#160;  <span class="comment">//     cannot be used to convert between unpacked and packed types.</span></div>
<div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;  <span class="comment">// These can make &quot;bitcasting&quot; a multiphase process. REINTERPRET_CAST is used</span></div>
<div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;  <span class="comment">// to transition between unpacked and packed types of the same element type,</span></div>
<div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;  <span class="comment">// with BITCAST used otherwise.</span></div>
<div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;  <span class="comment">// This function does not handle predicate bitcasts.</span></div>
<div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;  SDValue getSVESafeBitCast(EVT VT, SDValue <a class="code" href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">Op</a>, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160; </div>
<div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;  <span class="comment">// Returns the runtime value for PSTATE.SM. When the function is streaming-</span></div>
<div class="line"><a name="l01215"></a><span class="lineno"> 1215</span>&#160;  <span class="comment">// compatible, this generates a call to __arm_sme_state.</span></div>
<div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;  SDValue getPStateSM(SelectionDAG &amp;DAG, SDValue Chain, SMEAttrs <a class="code" href="README__ALTIVEC_8txt.html#a9d3ba236d13373cde794da2023acc7a0">Attrs</a>,</div>
<div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;                      SDLoc <a class="code" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, EVT VT) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160; </div>
<div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;  <span class="keywordtype">bool</span> isConstantUnsignedBitfieldExtractLegal(<span class="keywordtype">unsigned</span> Opc, LLT Ty1,</div>
<div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;                                              LLT Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;};</div>
<div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160; </div>
<div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="keyword">namespace </span>AArch64 {</div>
<div class="line"><a name="l01224"></a><span class="lineno"> 1224</span>&#160;FastISel *<a class="code" href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;                         <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;} <span class="comment">// end namespace AArch64</span></div>
<div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160; </div>
<div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;} <span class="comment">// end namespace llvm</span></div>
<div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160; </div>
<div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;<span class="preprocessor">#endif</span></div>
</div><!-- fragment --></div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a633f62fc41f2022fe2170031a65d0e">llvm::AArch64ISD::LD1x2post</a></div><div class="ttdeci">@ LD1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00454">AArch64ISelLowering.h:454</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ed7dc8a5e32da4801476b8ea5391db6">llvm::AArch64ISD::MOPS_MEMSET_TAGGING</a></div><div class="ttdeci">@ MOPS_MEMSET_TAGGING</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00486">AArch64ISelLowering.h:486</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19accc2b0352ba19606af1040c262293f09">llvm::AArch64ISD::EORV_PRED</a></div><div class="ttdeci">@ EORV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00276">AArch64ISelLowering.h:276</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19">llvm::AArch64ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00050">AArch64ISelLowering.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68a32966ba07f4efbe2397915501622f">llvm::AArch64ISD::LD2DUPpost</a></div><div class="ttdeci">@ LD2DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00461">AArch64ISelLowering.h:461</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab170dcf429997433e64e079c98657d75">llvm::AArch64ISD::SVE_LD4_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD4_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00370">AArch64ISelLowering.h:370</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae9765ad45095f8a38ed3c365c8b8039a">llvm::AArch64ISD::UMULL</a></div><div class="ttdeci">@ UMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00308">AArch64ISelLowering.h:308</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adfb5f0cc680a060e5ca88e6e923d7183">llvm::AArch64ISD::LOADgot</a></div><div class="ttdeci">@ LOADgot</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00078">AArch64ISelLowering.h:78</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6b0a106d77d380a71597433b5ac286ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6b0a106d77d380a71597433b5ac286ca">llvm::AArch64TargetLowering::isOpSuitableForLSE128</a></div><div class="ttdeci">bool isOpSuitableForLSE128(const Instruction *I) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22606">AArch64ISelLowering.cpp:22606</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a10515cb929353e22ba15cf55d9d8b67a">llvm::AArch64ISD::LD3post</a></div><div class="ttdeci">@ LD3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00449">AArch64ISelLowering.h:449</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantSDNode.html">llvm::ConstantSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01586">SelectionDAGNodes.h:1586</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a001f62f9f1eca066cc571960f52dc564">llvm::AArch64ISD::UUNPKHI</a></div><div class="ttdeci">@ UUNPKHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00320">AArch64ISelLowering.h:320</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45e4c2a81a1d0bc6e191eb1a11e41020">llvm::AArch64ISD::LDIAPP</a></div><div class="ttdeci">@ LDIAPP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00478">AArch64ISelLowering.h:478</a></div></div>
<div class="ttc" id="aREADME__ALTIVEC_8txt_html_a9d3ba236d13373cde794da2023acc7a0"><div class="ttname"><a href="README__ALTIVEC_8txt.html#a9d3ba236d13373cde794da2023acc7a0">Attrs</a></div><div class="ttdeci">Function Attrs</div><div class="ttdef"><b>Definition:</b> <a href="README__ALTIVEC_8txt_source.html#l00215">README_ALTIVEC.txt:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4318caf60a3c8fb3a95e336e55457763">llvm::AArch64ISD::VLSHR</a></div><div class="ttdeci">@ VLSHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00211">AArch64ISelLowering.h:211</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac59023c7b0b3c6f3fa7ff35406ebe37e">llvm::AArch64ISD::SSTNT1_INDEX_PRED</a></div><div class="ttdeci">@ SSTNT1_INDEX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00427">AArch64ISelLowering.h:427</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d588334989b7663c1d0cdbbbf209f15">llvm::AArch64ISD::ST1x4post</a></div><div class="ttdeci">@ ST1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00459">AArch64ISelLowering.h:459</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a232dbb219a38c392daad50613ed1958e">llvm::AArch64ISD::UMINV</a></div><div class="ttdeci">@ UMINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00265">AArch64ISelLowering.h:265</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_abee7ecb577fcade34eb16ccb7f503e31"><div class="ttname"><a href="namespacellvm_1_1ISD.html#abee7ecb577fcade34eb16ccb7f503e31">llvm::ISD::MemIndexedMode</a></div><div class="ttdeci">MemIndexedMode</div><div class="ttdoc">MemIndexedMode enum - This enum defines the load / store indexed addressing modes.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01383">ISDOpcodes.h:1383</a></div></div>
<div class="ttc" id="aIRTranslator_8cpp_html_abe44dfdea65b4f7e11e0a608ab708b76"><div class="ttname"><a href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></div><div class="ttdeci">IRTranslator LLVM IR MI</div><div class="ttdef"><b>Definition:</b> <a href="IRTranslator_8cpp_source.html#l00109">IRTranslator.cpp:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af493092261037debb1fad82108301fdf"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af493092261037debb1fad82108301fdf">llvm::AArch64TargetLowering::getSDagStackGuard</a></div><div class="ttdeci">Value * getSDagStackGuard(const Module &amp;M) const override</div><div class="ttdoc">Return the variable that's previously inserted by insertSSPDeclarations, if any, otherwise return nul...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22948">AArch64ISelLowering.cpp:22948</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aae0756f28d186b8713f960df55dc15b3">llvm::AArch64ISD::CLASTA_N</a></div><div class="ttdeci">@ CLASTA_N</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00323">AArch64ISelLowering.h:323</a></div></div>
<div class="ttc" id="anamespacellvm_html"><div class="ttname"><a href="namespacellvm.html">llvm</a></div><div class="ttdoc">This is an optimization pass for GlobalISel generic memory operations.</div><div class="ttdef"><b>Definition:</b> <a href="AddressRanges_8h_source.html#l00018">AddressRanges.h:18</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a96f0f8971f93522080cecc62242d57ef"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a96f0f8971f93522080cecc62242d57ef">llvm::AArch64TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdoc">If this function returns true, SelectionDAGBuilder emits a LOAD_STACK_GUARD node when it is lowering ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22566">AArch64ISelLowering.cpp:22566</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a37a207b90af72c8e9482c3bc67304173"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a37a207b90af72c8e9482c3bc67304173">llvm::AArch64TargetLowering::generateFMAsInMachineCombiner</a></div><div class="ttdeci">bool generateFMAsInMachineCombiner(EVT VT, CodeGenOpt::Level OptLevel) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14952">AArch64ISelLowering.cpp:14952</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a29af3321cb077df4a9d6f4a981366fdc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a29af3321cb077df4a9d6f4a981366fdc">llvm::AArch64TargetLowering::shouldInsertTrailingFenceForAtomicStore</a></div><div class="ttdeci">bool shouldInsertTrailingFenceForAtomicStore(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert a trailing fence without reducing the ordering f...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22656">AArch64ISelLowering.cpp:22656</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2b2c785ce82d3782f292a3f9c2803e2">llvm::AArch64ISD::ADDP</a></div><div class="ttdeci">@ ADDP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00253">AArch64ISelLowering.h:253</a></div></div>
<div class="ttc" id="aAArch64_8h_html"><div class="ttname"><a href="AArch64_8h.html">AArch64.h</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_ad958859a7af278dd5ea2b593c2b25050"><div class="ttname"><a href="structllvm_1_1EVT.html#ad958859a7af278dd5ea2b593c2b25050">llvm::EVT::isScalarInteger</a></div><div class="ttdeci">bool isScalarInteger() const</div><div class="ttdoc">Return true if this is an integer, but not a vector.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00149">ValueTypes.h:149</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7aeb9c73ff9505a01d6bef9d1f6f6c6e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7aeb9c73ff9505a01d6bef9d1f6f6c6e">llvm::AArch64TargetLowering::getSSPStackGuardCheck</a></div><div class="ttdeci">Function * getSSPStackGuardCheck(const Module &amp;M) const override</div><div class="ttdoc">If the target has a standard stack protection check function that performs validation and error handl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22955">AArch64ISelLowering.cpp:22955</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7b9dee3428eaf04d856ffd6dab85b024"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7b9dee3428eaf04d856ffd6dab85b024">llvm::AArch64TargetLowering::shouldFormOverflowOp</a></div><div class="ttdeci">bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const override</div><div class="ttdoc">Try to convert math with an overflow comparison into the corresponding DAG node operation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00701">AArch64ISelLowering.h:701</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac69039ab54d0e64408e26e1e82dbf857">llvm::AArch64ISD::FMINV_PRED</a></div><div class="ttdeci">@ FMINV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00334">AArch64ISelLowering.h:334</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6a32a9de2d68106613af27a4b5287b08">llvm::AArch64ISD::SITOF</a></div><div class="ttdeci">@ SITOF</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00295">AArch64ISelLowering.h:295</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDLoc_html"><div class="ttname"><a href="classllvm_1_1SDLoc.html">llvm::SDLoc</a></div><div class="ttdoc">Wrapper class for IR location info (IR ordering and DebugLoc) to be passed into SDNode creation funct...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01106">SelectionDAGNodes.h:1106</a></div></div>
<div class="ttc" id="aclassllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it.</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00110">DataLayout.h:110</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aca53f243b0008543a30a78356ac59010"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aca53f243b0008543a30a78356ac59010">llvm::AArch64TargetLowering::targetShrinkDemandedConstant</a></div><div class="ttdeci">bool targetShrinkDemandedConstant(SDValue Op, const APInt &amp;DemandedBits, const APInt &amp;DemandedElts, TargetLoweringOpt &amp;TLO) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02099">AArch64ISelLowering.cpp:2099</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04620">TargetLowering.h:4620</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c644e021148062cb8186d06335d6c5b">llvm::AArch64ISD::FCMGEz</a></div><div class="ttdeci">@ FCMGEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00242">AArch64ISelLowering.h:242</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a50cc068b91154ae6f285c1f435203121"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a50cc068b91154ae6f285c1f435203121">llvm::AArch64TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdoc">This method returns a target specific FastISel object, or null if the target does not support &quot;fast&quot; ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02310">AArch64ISelLowering.cpp:2310</a></div></div>
<div class="ttc" id="aclassllvm_1_1CCState_html"><div class="ttname"><a href="classllvm_1_1CCState.html">llvm::CCState</a></div><div class="ttdoc">CCState - This class holds information needed while lowering arguments and return values.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00168">CallingConvLower.h:168</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6294f6cf79e63b6c350709ec5548e4e5">llvm::AArch64ISD::SMAX_PRED</a></div><div class="ttdeci">@ SMAX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00114">AArch64ISelLowering.h:114</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_afa8bfec034d066ec24d18d3fd76ac590"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#afa8bfec034d066ec24d18d3fd76ac590">llvm::AArch64TargetLowering::useSVEForFixedLengthVectorVT</a></div><div class="ttdeci">bool useSVEForFixedLengthVectorVT(EVT VT, bool OverrideNEON=false) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06152">AArch64ISelLowering.cpp:6152</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa9e23630139a36d636d43c0084ed4c85"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa9e23630139a36d636d43c0084ed4c85">llvm::AArch64TargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz(Type *) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00782">AArch64ISelLowering.h:782</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8deb26c97d84f931bdfb22aee53cebbc">llvm::AArch64ISD::CCMN</a></div><div class="ttdeci">@ CCMN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00162">AArch64ISelLowering.h:162</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeeea721755ccf2b778a95b42ff8eb55c">llvm::AArch64ISD::DUP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ DUP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00348">AArch64ISelLowering.h:348</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a5c0904d6c43a3efd717031d09178dcc3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5c0904d6c43a3efd717031d09178dcc3">llvm::AArch64TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal icmp immediate, that is the target has icmp instructi...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14853">AArch64ISelLowering.cpp:14853</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a8631130c37aa54ae6c9127abc5fe392a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8631130c37aa54ae6c9127abc5fe392a">llvm::AArch64TargetLowering::emitLoadLinked</a></div><div class="ttdeci">Value * emitLoadLinked(IRBuilderBase &amp;Builder, Type *ValueTy, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a load-linked operation on Addr, returning a &quot;Value *&quot; with the corresponding pointee type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22799">AArch64ISelLowering.cpp:22799</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa0e42f3d1f5a26bbf63a2e6ad1125ca">llvm::AArch64ISD::SMSTOP</a></div><div class="ttdeci">@ SMSTOP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00069">AArch64ISelLowering.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae8eea7e42467af1888111d30aa1ffc9a">llvm::AArch64ISD::FCMLEz</a></div><div class="ttdeci">@ FCMLEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00244">AArch64ISelLowering.h:244</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6dc4d1d9ec66f752416aaa390a8dfdcb">llvm::AArch64ISD::CTPOP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ CTPOP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00347">AArch64ISelLowering.h:347</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6cd3f502d5d40edc8c908a6dcea9502f">llvm::AArch64ISD::GLDFF1S_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00404">AArch64ISelLowering.h:404</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a710b6a09ffa3675a809f5560d18eb69b">llvm::AArch64ISD::PREFETCH</a></div><div class="ttdeci">@ PREFETCH</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00292">AArch64ISelLowering.h:292</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html"><div class="ttname"><a href="classllvm_1_1Function.html">llvm::Function</a></div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00059">Function.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1Loop_html"><div class="ttname"><a href="classllvm_1_1Loop.html">llvm::Loop</a></div><div class="ttdoc">Represents a single loop in the control flow graph.</div><div class="ttdef"><b>Definition:</b> <a href="LoopInfo_8h_source.html#l00547">LoopInfo.h:547</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a049804b3fe8b5e8ddea9a1d2c15882b9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a049804b3fe8b5e8ddea9a1d2c15882b9">llvm::AArch64TargetLowering::supportSplitCSR</a></div><div class="ttdeci">bool supportSplitCSR(MachineFunction *MF) const override</div><div class="ttdoc">Return true if the target supports that a subset of CSRs for the given machine function is handled ex...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00843">AArch64ISelLowering.h:843</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa3fac889eef5ac98a58aa3e11f21425">llvm::AArch64ISD::UMAX_PRED</a></div><div class="ttdeci">@ UMAX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00119">AArch64ISelLowering.h:119</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab85e6fcf7b8d3785c437808d101bd14f"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab85e6fcf7b8d3785c437808d101bd14f">llvm::AArch64TargetLowering::needsFixedCatchObjects</a></div><div class="ttdeci">bool needsFixedCatchObjects() const override</div><div class="ttdoc">Used for exception handling on Win64.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23123">AArch64ISelLowering.cpp:23123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0c096147ce35f351a1d0876af1c61501">llvm::AArch64ISD::TC_RETURN</a></div><div class="ttdeci">@ TC_RETURN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00289">AArch64ISelLowering.h:289</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a34c1693d3ce9979ba45e1e9425cc806e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a34c1693d3ce9979ba45e1e9425cc806e">llvm::AArch64TargetLowering::EmitTileLoad</a></div><div class="ttdeci">MachineBasicBlock * EmitTileLoad(unsigned Opc, unsigned BaseReg, MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02698">AArch64ISelLowering.cpp:2698</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_a9188f84e1dd67530330dcab9cae787d7"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a9188f84e1dd67530330dcab9cae787d7">llvm::details::FixedOrScalableQuantity::isScalable</a></div><div class="ttdeci">constexpr bool isScalable() const</div><div class="ttdoc">Returns whether the quantity is scaled by a runtime quantity (vscale).</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00166">TypeSize.h:166</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7423f39e91075c53373cbc86362ddfb6">llvm::AArch64ISD::CTLZ_MERGE_PASSTHRU</a></div><div class="ttdeci">@ CTLZ_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00346">AArch64ISelLowering.h:346</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec77dff21e4270304e2569473d701994">llvm::AArch64ISD::LD3LANEpost</a></div><div class="ttdeci">@ LD3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00466">AArch64ISelLowering.h:466</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae33d5b14ea69e8e72a00f6531649c92a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae33d5b14ea69e8e72a00f6531649c92a">llvm::AArch64TargetLowering::getRoundingControlRegisters</a></div><div class="ttdeci">ArrayRef&lt; MCPhysReg &gt; getRoundingControlRegisters() const override</div><div class="ttdoc">Returns a 0 terminated array of rounding control registers that can be attached into strict FP call.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14969">AArch64ISelLowering.cpp:14969</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31c76b6e0b307a491e2064bdaa55e16d">llvm::AArch64ISD::SST1_UXTW_SCALED_PRED</a></div><div class="ttdeci">@ SST1_UXTW_SCALED_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00421">AArch64ISelLowering.h:421</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ce7d4f224730b380e96d3e674ef269c">llvm::AArch64ISD::SBCS</a></div><div class="ttdeci">@ SBCS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00157">AArch64ISelLowering.h:157</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a31e3eddf628ce0ce1ab1624e731ee92b">llvm::AArch64ISD::TBNZ</a></div><div class="ttdeci">@ TBNZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00286">AArch64ISelLowering.h:286</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ade8465168b90801e75f1d747b3a869db">llvm::AArch64ISD::FMAXNMV_PRED</a></div><div class="ttdeci">@ FMAXNMV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00333">AArch64ISelLowering.h:333</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3390d467679dbd70e70dab4d9b89fdd7">llvm::AArch64ISD::SADDV</a></div><div class="ttdeci">@ SADDV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00249">AArch64ISelLowering.h:249</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e2fdd4065ecdc6146b74253f5591ed5">llvm::AArch64ISD::ASSERT_ZEXT_BOOL</a></div><div class="ttdeci">@ ASSERT_ZEXT_BOOL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00435">AArch64ISelLowering.h:435</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28800ddf447359f84e24d7314ccb98de">llvm::AArch64ISD::LD1x3post</a></div><div class="ttdeci">@ LD1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00455">AArch64ISelLowering.h:455</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4db23bc2ed0cc6a04a5c5d11bb45235f">llvm::AArch64ISD::UZP1</a></div><div class="ttdeci">@ UZP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00199">AArch64ISelLowering.h:199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a574234144ef4f4e0115d0ef71a4efd80">llvm::AArch64ISD::ZIP1</a></div><div class="ttdeci">@ ZIP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00197">AArch64ISelLowering.h:197</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab1654eebeb0da72fb694cad7ccc65836">llvm::AArch64ISD::MULHU_PRED</a></div><div class="ttdeci">@ MULHU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00109">AArch64ISelLowering.h:109</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aecbd41e7754d9ca4d664dfa0d9df8510"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aecbd41e7754d9ca4d664dfa0d9df8510">llvm::AArch64TargetLowering::isDesirableToCommuteWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteWithShift(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14975">AArch64ISelLowering.cpp:14975</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6860799327fcd8cec080e54dc44657ca">llvm::AArch64ISD::GLDFF1S_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00401">AArch64ISelLowering.h:401</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3a4c664b8c91eb49caa763b8b1076171">llvm::AArch64ISD::CMHS</a></div><div class="ttdeci">@ CMHS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00230">AArch64ISelLowering.h:230</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7ebbef8c7398740fa451f47dd77fbd58">llvm::AArch64ISD::STNP</a></div><div class="ttdeci">@ STNP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00482">AArch64ISelLowering.h:482</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa13d0bd502aeac8ee6bfdb48903a47db">llvm::AArch64ISD::BIC</a></div><div class="ttdeci">@ BIC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00123">AArch64ISelLowering.h:123</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e9d1eebf5bf9d4ff49ef45d7880e4ba">llvm::AArch64ISD::GLD1_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00378">AArch64ISelLowering.h:378</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a677e79b3b0d2d9969f84dfc567683f2b">llvm::AArch64ISD::ST3LANEpost</a></div><div class="ttdeci">@ ST3LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00469">AArch64ISelLowering.h:469</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2fc0cbcf497c726edd333d5c9b0059a8">llvm::AArch64ISD::UMIN_PRED</a></div><div class="ttdeci">@ UMIN_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00120">AArch64ISelLowering.h:120</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6683923954c2104dc5500772c896891f">llvm::AArch64ISD::FCEIL_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FCEIL_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00130">AArch64ISelLowering.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a611efefd07581a309272ce3604a444f1">llvm::AArch64ISD::LD2post</a></div><div class="ttdeci">@ LD2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00448">AArch64ISelLowering.h:448</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4b0056cc9bd2dd8caad14edf30f960a3">llvm::AArch64ISD::MULHS_PRED</a></div><div class="ttdeci">@ MULHS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00108">AArch64ISelLowering.h:108</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae20731453b229dcb3d378c282b68fe8e">llvm::AArch64ISD::FRECPX_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FRECPX_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00134">AArch64ISelLowering.h:134</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a20d44e6f8a17374b6370b09dacde0c0e"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a20d44e6f8a17374b6370b09dacde0c0e">llvm::AArch64::getFPRArgRegs</a></div><div class="ttdeci">const ArrayRef&lt; MCPhysReg &gt; getFPRArgRegs()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00153">AArch64ISelLowering.cpp:153</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa931d46bc7be6ffc74d0673d26fd4b86">llvm::AArch64ISD::STG</a></div><div class="ttdeci">@ STG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00472">AArch64ISelLowering.h:472</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac14d53a0ab8efc58263ff49cdc148af4">llvm::AArch64ISD::CMGE</a></div><div class="ttdeci">@ CMGE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00227">AArch64ISelLowering.h:227</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9409a43cdbf7e602589114de4e2daf4d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9409a43cdbf7e602589114de4e2daf4d">llvm::AArch64TargetLowering::getAsmOperandValueType</a></div><div class="ttdeci">EVT getAsmOperandValueType(const DataLayout &amp;DL, Type *Ty, bool AllowUnknown=false) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10137">AArch64ISelLowering.cpp:10137</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdoc">Represents one node in the SelectionDAG.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00463">SelectionDAGNodes.h:463</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac7807ff6ae2440eb553822033f355ceb">llvm::AArch64ISD::FCMGTz</a></div><div class="ttdeci">@ FCMGTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00243">AArch64ISelLowering.h:243</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a226820ffad10c7875d1595c4863135fc">llvm::AArch64ISD::SMAXV_PRED</a></div><div class="ttdeci">@ SMAXV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00271">AArch64ISelLowering.h:271</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a655dffaac8a992d3a612963917df3a63">llvm::AArch64ISD::CMLTz</a></div><div class="ttdeci">@ CMLTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00240">AArch64ISelLowering.h:240</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad687d3401b5b0769d08e78fcdb51acb2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad687d3401b5b0769d08e78fcdb51acb2">llvm::AArch64TargetLowering::getScratchRegisters</a></div><div class="ttdeci">const MCPhysReg * getScratchRegisters(CallingConv::ID CC) const override</div><div class="ttdoc">Returns a 0 terminated array of registers that can be safely used as scratch registers.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14959">AArch64ISelLowering.cpp:14959</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae188e1a972d14cacb4b25aaa08c03fe7">llvm::AArch64ISD::FMAX_PRED</a></div><div class="ttdeci">@ FMAX_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00099">AArch64ISelLowering.h:99</a></div></div>
<div class="ttc" id="astructllvm_1_1MemOp_html"><div class="ttname"><a href="structllvm_1_1MemOp.html">llvm::MemOp</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00112">TargetLowering.h:112</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e0955df410f281dcdb5272e0ab9ce3d">llvm::AArch64ISD::DUP</a></div><div class="ttdeci">@ DUP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00172">AArch64ISelLowering.h:172</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a84bb66973746f769109266358c463c68"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a84bb66973746f769109266358c463c68">llvm::AArch64TargetLowering::getMaxSupportedInterleaveFactor</a></div><div class="ttdeci">unsigned getMaxSupportedInterleaveFactor() const override</div><div class="ttdoc">Get the maximum supported factor for interleaved memory accesses.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00638">AArch64ISelLowering.h:638</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetRegisterInfo_html"><div class="ttname"><a href="classllvm_1_1TargetRegisterInfo.html">llvm::TargetRegisterInfo</a></div><div class="ttdoc">TargetRegisterInfo base class - We assume that the target defines a static array of TargetRegisterDes...</div><div class="ttdef"><b>Definition:</b> <a href="TargetRegisterInfo_8h_source.html#l00236">TargetRegisterInfo.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a736e40ee8bf80d195036bf07fee64f8c">llvm::AArch64ISD::FCVTZS_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FCVTZS_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00145">AArch64ISelLowering.h:145</a></div></div>
<div class="ttc" id="anamespacellvm_html_a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639"><div class="ttname"><a href="namespacellvm.html#a1eb5609345b906d024fbf9e4bc1adc06afe578efb7ca235af77fb0eef7edcf639">llvm::Depth</a></div><div class="ttdeci">@ Depth</div><div class="ttdef"><b>Definition:</b> <a href="SIMachineScheduler_8h_source.html#l00036">SIMachineScheduler.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a866e96767e66fab323aa11daa967334d">llvm::AArch64ISD::LDFF1_MERGE_ZERO</a></div><div class="ttdeci">@ LDFF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00362">AArch64ISelLowering.h:362</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d2518cc25a5983068164109fdd92691">llvm::AArch64ISD::ST1x2post</a></div><div class="ttdeci">@ ST1x2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00457">AArch64ISelLowering.h:457</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a01cb590e9c05c3675fe75693d84b3120"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a01cb590e9c05c3675fe75693d84b3120">llvm::AArch64TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if it's free to truncate a value of type FromTy to type ToTy.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13642">AArch64ISelLowering.cpp:13642</a></div></div>
<div class="ttc" id="aclassllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdoc">The instances of the Type class are immutable: once they are created, they are never changed.</div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7eec025fe97bc08e06bd04b45390cbbc">llvm::AArch64ISD::MOVIshift</a></div><div class="ttdeci">@ MOVIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00181">AArch64ISelLowering.h:181</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6c9a44d7fa618f0161949ff4d455db12">llvm::AArch64ISD::LDP</a></div><div class="ttdeci">@ LDP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00477">AArch64ISelLowering.h:477</a></div></div>
<div class="ttc" id="aclassllvm_1_1AttributeList_html"><div class="ttname"><a href="classllvm_1_1AttributeList.html">llvm::AttributeList</a></div><div class="ttdef"><b>Definition:</b> <a href="Attributes_8h_source.html#l00432">Attributes.h:432</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a8f7195ae01dbf398aa952b18f7ac28b2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a8f7195ae01dbf398aa952b18f7ac28b2">llvm::AArch64TargetLowering::isComplexDeinterleavingSupported</a></div><div class="ttdeci">bool isComplexDeinterleavingSupported() const override</div><div class="ttdoc">Does this target support complex deinterleaving.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24332">AArch64ISelLowering.cpp:24332</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ace4241dfdb194e5c81c875b5be782213"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ace4241dfdb194e5c81c875b5be782213">llvm::AArch64TargetLowering::isOpSuitableForLDPSTP</a></div><div class="ttdeci">bool isOpSuitableForLDPSTP(const Instruction *I) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22591">AArch64ISelLowering.cpp:22591</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a94825933fbeecbda802a1c22c46a524d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a94825933fbeecbda802a1c22c46a524d">llvm::AArch64TargetLowering::ReconstructShuffle</a></div><div class="ttdeci">SDValue ReconstructShuffle(SDValue Op, SelectionDAG &amp;DAG) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l10334">AArch64ISelLowering.cpp:10334</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6993c065809d69086ab5db7010a2e8a1">llvm::AArch64ISD::MOPS_MEMSET</a></div><div class="ttdeci">@ MOPS_MEMSET</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00485">AArch64ISelLowering.h:485</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a20600fa3b8b7576ef1e7a16f0c8351">llvm::AArch64ISD::HADDU_PRED</a></div><div class="ttdeci">@ HADDU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00106">AArch64ISelLowering.h:106</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1506f6dab9103c66c2463fdded31a599">llvm::AArch64ISD::CALL</a></div><div class="ttdeci">@ CALL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00053">AArch64ISelLowering.h:53</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a148014182bdd341f262ef4d64969bb72">llvm::AArch64ISD::GLDNT1_MERGE_ZERO</a></div><div class="ttdeci">@ GLDNT1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00409">AArch64ISelLowering.h:409</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa63ddb8204981576c188ecd594ec388a">llvm::AArch64ISD::GLDFF1_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00393">AArch64ISelLowering.h:393</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa03cec0d3e2e816167f41ac37995f274"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa03cec0d3e2e816167f41ac37995f274">llvm::AArch64TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdoc">Return true if it is profitable to reduce a load to a smaller type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13607">AArch64ISelLowering.cpp:13607</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95e48c51e4bf205ee490105e96350bbc">llvm::AArch64ISD::CALL_RVMARKER</a></div><div class="ttdeci">@ CALL_RVMARKER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00057">AArch64ISelLowering.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac723fb32863b8b811d1f5e20a9d29b83">llvm::AArch64ISD::CBZ</a></div><div class="ttdeci">@ CBZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00283">AArch64ISelLowering.h:283</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6e4af32448924c58cb4a748a07864bea">llvm::AArch64ISD::FFLOOR_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FFLOOR_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00131">AArch64ISelLowering.h:131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a570a73eb4f12ab7c7db1e81f280b363c">llvm::AArch64ISD::ADC</a></div><div class="ttdeci">@ ADC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00090">AArch64ISelLowering.h:90</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad3b9542cd71de589d049139d68ab6589"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3b9542cd71de589d049139d68ab6589">llvm::AArch64TargetLowering::shouldConsiderGEPOffsetSplit</a></div><div class="ttdeci">bool shouldConsiderGEPOffsetSplit() const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14916">AArch64ISelLowering.cpp:14916</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a87a3c3fc7fc8bc05db24005a6d38b5b2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a87a3c3fc7fc8bc05db24005a6d38b5b2">llvm::AArch64TargetLowering::EmitLoweredCatchRet</a></div><div class="ttdeci">MachineBasicBlock * EmitLoweredCatchRet(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02689">AArch64ISelLowering.cpp:2689</a></div></div>
<div class="ttc" id="aAliasAnalysis_8cpp_html_a7e344cff0feadf0b02223fee63cc7475"><div class="ttname"><a href="AliasAnalysis_8cpp.html#a7e344cff0feadf0b02223fee63cc7475">Results</a></div><div class="ttdeci">Function Alias Analysis Results</div><div class="ttdef"><b>Definition:</b> <a href="AliasAnalysis_8cpp_source.html#l00769">AliasAnalysis.cpp:769</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a85764bb37db07737ed0058c352f4c3b7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a85764bb37db07737ed0058c352f4c3b7">llvm::AArch64TargetLowering::isLegalInterleavedAccessType</a></div><div class="ttdeci">bool isLegalInterleavedAccessType(VectorType *VecTy, const DataLayout &amp;DL, bool &amp;UseScalable) const</div><div class="ttdoc">Returns true if VecTy is a legal interleaved access type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14328">AArch64ISelLowering.cpp:14328</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7cab9fec71264bcc17aa00de077beb8f">llvm::AArch64ISD::SMINV_PRED</a></div><div class="ttdeci">@ SMINV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00273">AArch64ISelLowering.h:273</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4298c4f3218b85d0754a31c3bc49dd38">llvm::AArch64ISD::MOVImsl</a></div><div class="ttdeci">@ MOVImsl</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00183">AArch64ISelLowering.h:183</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aec4b3e29e4c750748f6eec345d2ecfe7">llvm::AArch64ISD::GLDFF1_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00391">AArch64ISelLowering.h:391</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa02c6d9794c8cb1e8ef9cbedd506e8a4">llvm::AArch64ISD::GLDFF1S_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00402">AArch64ISelLowering.h:402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a967eebc9c3cd77d0eddf5a53bda3e9ac">llvm::AArch64ISD::FCMGT</a></div><div class="ttdeci">@ FCMGT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00233">AArch64ISelLowering.h:233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a568bdb1eb9c9d07c9baa011b76a97b06">llvm::AArch64ISD::TRN2</a></div><div class="ttdeci">@ TRN2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00202">AArch64ISelLowering.h:202</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a87b8bfbbe9d8f7146d7f20a5fb42efd0"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a87b8bfbbe9d8f7146d7f20a5fb42efd0">RHS</a></div><div class="ttdeci">Value * RHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00076">X86PartialReduction.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a94f47573b2939ef71e656156bc5cd991">llvm::AArch64ISD::GLDFF1_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00397">AArch64ISelLowering.h:397</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a82c3a82c9284fc5edff2a96dec362f57">llvm::AArch64ISD::CCMP</a></div><div class="ttdeci">@ CCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00161">AArch64ISelLowering.h:161</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a19b22d25633ae42d72b6b5e81baccca5">llvm::AArch64ISD::FMINNMV_PRED</a></div><div class="ttdeci">@ FMINNMV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00335">AArch64ISelLowering.h:335</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abcf28dc2b8c571927124b7d94e5d0003">llvm::AArch64ISD::URSHR_I</a></div><div class="ttdeci">@ URSHR_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00219">AArch64ISelLowering.h:219</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a584f88016830e5aed58404ed12f9b3e1">llvm::AArch64ISD::FRECPS</a></div><div class="ttdeci">@ FRECPS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00314">AArch64ISelLowering.h:314</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac11bd3bd817019b249d11d7f12aedd31">llvm::AArch64ISD::GLD1S_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00388">AArch64ISelLowering.h:388</a></div></div>
<div class="ttc" id="aclassllvm_1_1BlockAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1BlockAddressSDNode.html">llvm::BlockAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l02199">SelectionDAGNodes.h:2199</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a44e0c654278b7245da534b69f2a290a3">llvm::AArch64ISD::REV32</a></div><div class="ttdeci">@ REV32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00204">AArch64ISelLowering.h:204</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7053d31b0e2ad10afa17f7cf4332b40b">llvm::AArch64ISD::TLSDESC_CALLSEQ</a></div><div class="ttdeci">@ TLSDESC_CALLSEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00074">AArch64ISelLowering.h:74</a></div></div>
<div class="ttc" id="aSelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SPII_html_a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a1c7202c6054fef862bbed45957747cdfa5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdeci">@ Load</div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00032">SparcInstrInfo.h:32</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1f75be7ca0afb86d4ed6696a290d4b39">llvm::AArch64ISD::RDSVL</a></div><div class="ttdeci">@ RDSVL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00430">AArch64ISelLowering.h:430</a></div></div>
<div class="ttc" id="aMachineSink_8cpp_html_a0f36ed1bc17fc1aa97fe291c439a0698"><div class="ttname"><a href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a></div><div class="ttdeci">unsigned const TargetRegisterInfo * TRI</div><div class="ttdef"><b>Definition:</b> <a href="MachineSink_8cpp_source.html#l01628">MachineSink.cpp:1628</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06dadc5c6f83ab133efe7d629fa0ce54">llvm::AArch64ISD::RHADDS_PRED</a></div><div class="ttdeci">@ RHADDS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00110">AArch64ISelLowering.h:110</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e3fbe83f867fe16454d9928afa4b29f">llvm::AArch64ISD::LD1x4post</a></div><div class="ttdeci">@ LD1x4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00456">AArch64ISelLowering.h:456</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae7774721462886f7e79d72a94a121721"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae7774721462886f7e79d72a94a121721">llvm::AArch64TargetLowering::isAllActivePredicate</a></div><div class="ttdeci">bool isAllActivePredicate(SelectionDAG &amp;DAG, SDValue N) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24248">AArch64ISelLowering.cpp:24248</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5ca98fbce7ddde8900dfd68b03a5b76f">llvm::AArch64ISD::GLD1S_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00386">AArch64ISelLowering.h:386</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a981ab95d67a836e9429e0e630293a927">llvm::AArch64ISD::SHL_PRED</a></div><div class="ttdeci">@ SHL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00113">AArch64ISelLowering.h:113</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adee98654dac93ffd21f1b9a129ec40e2">llvm::AArch64ISD::FCMP</a></div><div class="ttdeci">@ FCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00166">AArch64ISelLowering.h:166</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_a96d73bbd7af15cb1fc38c3f4a3bd82e9"><div class="ttname"><a href="MD5_8cpp.html#a96d73bbd7af15cb1fc38c3f4a3bd82e9">F</a></div><div class="ttdeci">#define F(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00055">MD5.cpp:55</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aca0f8df53ae7a68829ef5100ee8e133a">llvm::AArch64ISD::SUNPKLO</a></div><div class="ttdeci">@ SUNPKLO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00319">AArch64ISelLowering.h:319</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa560a9bc62116f8349176c8303745d0b">llvm::AArch64ISD::SIGN_EXTEND_INREG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ SIGN_EXTEND_INREG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00146">AArch64ISelLowering.h:146</a></div></div>
<div class="ttc" id="anamespacellvm_html_a766456df1dd21e804cd4596304e10764"><div class="ttname"><a href="namespacellvm.html#a766456df1dd21e804cd4596304e10764">llvm::ComplexDeinterleavingOperation</a></div><div class="ttdeci">ComplexDeinterleavingOperation</div><div class="ttdef"><b>Definition:</b> <a href="ComplexDeinterleavingPass_8h_source.html#l00036">ComplexDeinterleavingPass.h:36</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5323cab8ff6fd076ef57c895a0965f62">llvm::AArch64ISD::LD4LANEpost</a></div><div class="ttdeci">@ LD4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00467">AArch64ISelLowering.h:467</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74c7f6579312bce1adcf3adf0f3ca33a">llvm::AArch64ISD::LD3DUPpost</a></div><div class="ttdeci">@ LD3DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00462">AArch64ISelLowering.h:462</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a64a83c4bc05c2caeca43015fda341f45">llvm::AArch64ISD::ADDlow</a></div><div class="ttdeci">@ ADDlow</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00077">AArch64ISelLowering.h:77</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae2e012d1717a5485a8723c1372f0a0ce">llvm::AArch64ISD::STRICT_FCMP</a></div><div class="ttdeci">@ STRICT_FCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00444">AArch64ISelLowering.h:444</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a17e64b48fdac9928b6a0a092c5af7dc9">llvm::AArch64ISD::GLD1_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00373">AArch64ISelLowering.h:373</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fe0a6fd20f3c4e41ce8cecbde8d06e8">llvm::AArch64ISD::RESTORE_ZA</a></div><div class="ttdeci">@ RESTORE_ZA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00070">AArch64ISelLowering.h:70</a></div></div>
<div class="ttc" id="aNVVMIntrRange_8cpp_html_afad351d7bf10ac0446b64e7827634e94"><div class="ttname"><a href="NVVMIntrRange_8cpp.html#afad351d7bf10ac0446b64e7827634e94">Context</a></div><div class="ttdeci">LLVMContext &amp; Context</div><div class="ttdef"><b>Definition:</b> <a href="NVVMIntrRange_8cpp_source.html#l00066">NVVMIntrRange.cpp:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa4493521473b54b2568fb53290007104">llvm::AArch64ISD::MVNIshift</a></div><div class="ttdeci">@ MVNIshift</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00185">AArch64ISelLowering.h:185</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a111ab9bf74b48fddceb457cbe3d9b2b2">llvm::AArch64ISD::REVD_MERGE_PASSTHRU</a></div><div class="ttdeci">@ REVD_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00431">AArch64ISelLowering.h:431</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4feb2da39003331f197db73239f8c893"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4feb2da39003331f197db73239f8c893">llvm::AArch64TargetLowering::isVScaleKnownToBeAPowerOfTwo</a></div><div class="ttdeci">bool isVScaleKnownToBeAPowerOfTwo() const override</div><div class="ttdoc">Return true only if vscale must be a power of two.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06148">AArch64ISelLowering.cpp:6148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adb25d74321dce9c4a69412fd849e6709">llvm::AArch64ISD::SST1_UXTW_PRED</a></div><div class="ttdeci">@ SST1_UXTW_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00419">AArch64ISelLowering.h:419</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac4260922a57a444b076d7680cdfaed32">llvm::AArch64ISD::FCMLTz</a></div><div class="ttdeci">@ FCMLTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00245">AArch64ISelLowering.h:245</a></div></div>
<div class="ttc" id="aIR_2Instruction_8h_html"><div class="ttname"><a href="IR_2Instruction_8h.html">Instruction.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a253c60efdc75571e3bc8a58dd59becaf">llvm::AArch64ISD::CMEQz</a></div><div class="ttdeci">@ CMEQz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00236">AArch64ISelLowering.h:236</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdoc">LoadExtType enum - This enum defines the three variants of LOADEXT (load with extension).</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01414">ISDOpcodes.h:1414</a></div></div>
<div class="ttc" id="aX86PartialReduction_8cpp_html_a9e1483f7215664a2315c53c3558d9a8d"><div class="ttname"><a href="X86PartialReduction_8cpp.html#a9e1483f7215664a2315c53c3558d9a8d">LHS</a></div><div class="ttdeci">Value * LHS</div><div class="ttdef"><b>Definition:</b> <a href="X86PartialReduction_8cpp_source.html#l00075">X86PartialReduction.cpp:75</a></div></div>
<div class="ttc" id="aTargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a2de5d97ce162fda22cf8686ce4ef3f1a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a2de5d97ce162fda22cf8686ce4ef3f1a">llvm::AArch64TargetLowering::optimizeExtendOrTruncateConversion</a></div><div class="ttdeci">bool optimizeExtendOrTruncateConversion(Instruction *I, Loop *L) const override</div><div class="ttdoc">Try to optimize extending or truncating conversion instructions (like zext, trunc,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14220">AArch64ISelLowering.cpp:14220</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a92132db91b6ec7e16a2d779bcc78385e">llvm::AArch64ISD::FMUL_PRED</a></div><div class="ttdeci">@ FMUL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00103">AArch64ISelLowering.h:103</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b9e9a63926146d3d7d738850ac2e402">llvm::AArch64ISD::REVW_MERGE_PASSTHRU</a></div><div class="ttdeci">@ REVW_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00345">AArch64ISelLowering.h:345</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a43d0d40d03e4d03b0512a74db902be45">llvm::AArch64ISD::FRINT_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FRINT_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00135">AArch64ISelLowering.h:135</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aeaea22b21177ff390559a1314dbf6947">llvm::AArch64ISD::CSEL</a></div><div class="ttdeci">@ CSEL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00082">AArch64ISelLowering.h:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1InlineAsm_html_a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70"><div class="ttname"><a href="classllvm_1_1InlineAsm.html#a9e020cbab32f9a2ec3f777d603dd34baa2537727b3f0b8b545a1180bfa088ff70">llvm::InlineAsm::Constraint_Q</a></div><div class="ttdeci">@ Constraint_Q</div><div class="ttdef"><b>Definition:</b> <a href="InlineAsm_8h_source.html#l00263">InlineAsm.h:263</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a960012b61a9977dc7c2d3af3943da953"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a960012b61a9977dc7c2d3af3943da953">llvm::AArch64TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdoc">This method will be invoked for all target nodes and for any target-independent nodes that the target...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l21548">AArch64ISelLowering.cpp:21548</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb280860060c7afbb8c931e5ab7fade9">llvm::AArch64ISD::MVNImsl</a></div><div class="ttdeci">@ MVNImsl</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00186">AArch64ISelLowering.h:186</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html_a6b2b8ca5b0fdf6484247d5ae74deb9ff"><div class="ttname"><a href="classllvm_1_1SDValue.html#a6b2b8ca5b0fdf6484247d5ae74deb9ff">llvm::SDValue::getValueType</a></div><div class="ttdeci">EVT getValueType() const</div><div class="ttdoc">Return the ValueType of the referenced return value.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01141">SelectionDAGNodes.h:1141</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa5bf9253e7424a041215974fc5696ac8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa5bf9253e7424a041215974fc5696ac8">llvm::AArch64TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(const MachineFunction &amp;MF, EVT VT) const override</div><div class="ttdoc">Return true if an FMA operation is faster than a pair of fmul and fadd instructions.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14921">AArch64ISelLowering.cpp:14921</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8f9b927f69d51deab20e1da9cf296300">llvm::AArch64ISD::ST4LANEpost</a></div><div class="ttdeci">@ ST4LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00470">AArch64ISelLowering.h:470</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0ad2c68321ce87aa1ddfecd5db5620a8">llvm::AArch64ISD::TRN1</a></div><div class="ttdeci">@ TRN1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00201">AArch64ISelLowering.h:201</a></div></div>
<div class="ttc" id="aclassllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdoc">This is used to represent a portion of an LLVM function in a low-level Data Dependence DAG representa...</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00221">SelectionDAG.h:221</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4c18de870cd5cdb48d13c2554dbe975e">llvm::AArch64ISD::SST1_SCALED_PRED</a></div><div class="ttdeci">@ SST1_SCALED_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00418">AArch64ISelLowering.h:418</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adbfcc48de5a86d26dad681e5ab4ae73b">llvm::AArch64ISD::CMGEz</a></div><div class="ttdeci">@ CMGEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00237">AArch64ISelLowering.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acf7722d737cd958a55d56d66b37b1d0a">llvm::AArch64ISD::SMAXV</a></div><div class="ttdeci">@ SMAXV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00266">AArch64ISelLowering.h:266</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab191c27a034857539bdaa17d122c8523">llvm::AArch64ISD::SRL_PRED</a></div><div class="ttdeci">@ SRL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00117">AArch64ISelLowering.h:117</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b960aebd33a0a6533ecc59e4ea24a94">llvm::AArch64ISD::MOPS_MEMMOVE</a></div><div class="ttdeci">@ MOPS_MEMMOVE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00488">AArch64ISelLowering.h:488</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a70a83c8d008bb40c08c02d3238a992a3"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a70a83c8d008bb40c08c02d3238a992a3">llvm::AArch64TargetLowering::shouldExpandAtomicCmpXchgInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicCmpXchgInIR(AtomicCmpXchgInst *AI) const override</div><div class="ttdoc">Returns how the given atomic cmpxchg should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22777">AArch64ISelLowering.cpp:22777</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa4094e6b2a8203e5c8b67ecf186d51a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa4094e6b2a8203e5c8b67ecf186d51a9">llvm::AArch64TargetLowering::lowerInterleavedStore</a></div><div class="ttdeci">bool lowerInterleavedStore(StoreInst *SI, ShuffleVectorInst *SVI, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved store into a stN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14575">AArch64ISelLowering.cpp:14575</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9bbaca23753c5b631bf9a62f3a730fe6">llvm::AArch64ISD::GLDNT1S_MERGE_ZERO</a></div><div class="ttdeci">@ GLDNT1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00411">AArch64ISelLowering.h:411</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e624e8cd76c2c489fc4a426687a5004">llvm::AArch64ISD::LD1_MERGE_ZERO</a></div><div class="ttdeci">@ LD1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00358">AArch64ISelLowering.h:358</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8545d1e72a2a8d4e27335a18ef098589">llvm::AArch64ISD::RET_FLAG</a></div><div class="ttdeci">@ RET_FLAG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00080">AArch64ISelLowering.h:80</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0767ec4421b5ce84bb44f55969d6bea8">llvm::AArch64ISD::MRS</a></div><div class="ttdeci">@ MRS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00305">AArch64ISelLowering.h:305</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ac401e282e73314903acd9d817e07bde4">llvm::AArch64::RP</a></div><div class="ttdeci">@ RP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00498">AArch64ISelLowering.h:498</a></div></div>
<div class="ttc" id="aPPCReduceCRLogicals_8cpp_html_a5b2aa9d3f9f3a7b2d123fef7c5328b8f"><div class="ttname"><a href="PPCReduceCRLogicals_8cpp.html#a5b2aa9d3f9f3a7b2d123fef7c5328b8f">Operation</a></div><div class="ttdeci">PowerPC Reduce CR logical Operation</div><div class="ttdef"><b>Definition:</b> <a href="PPCReduceCRLogicals_8cpp_source.html#l00735">PPCReduceCRLogicals.cpp:735</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac1b72bf6c7bc204136030e0ae144f3de">llvm::AArch64ISD::GLD1S_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00383">AArch64ISelLowering.h:383</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3cabad4255ec575c6df049ad5c3c8568">llvm::AArch64ISD::LDNP</a></div><div class="ttdeci">@ LDNP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00479">AArch64ISelLowering.h:479</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdoc">Extended Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00034">ValueTypes.h:34</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6390897d4e079aa4d38ce5a5fd206b2b">llvm::AArch64ISD::ORRi</a></div><div class="ttdeci">@ ORRi</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00190">AArch64ISelLowering.h:190</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a77430d9bb48aa864b70bdf019101c653">llvm::AArch64ISD::VSRI</a></div><div class="ttdeci">@ VSRI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00223">AArch64ISelLowering.h:223</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aceba80367c90c9597740f44793a920a5">llvm::AArch64ISD::LASTB</a></div><div class="ttdeci">@ LASTB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00326">AArch64ISelLowering.h:326</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aeed6ff19584b28f6a534e1aa8ed60037"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aeed6ff19584b28f6a534e1aa8ed60037">llvm::AArch64TargetLowering::supportSwiftError</a></div><div class="ttdeci">bool supportSwiftError() const override</div><div class="ttdoc">Return true if the target supports swifterror attribute.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00852">AArch64ISelLowering.h:852</a></div></div>
<div class="ttc" id="aclassllvm_1_1JumpTableSDNode_html"><div class="ttname"><a href="classllvm_1_1JumpTableSDNode.html">llvm::JumpTableSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01866">SelectionDAGNodes.h:1866</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdoc">This class defines information used to lower LLVM code to legal SelectionDAG operators that the targe...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03515">TargetLowering.h:3515</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afda36640e88b2cdaef1df445d425b4a9">llvm::AArch64ISD::SADDLP</a></div><div class="ttdeci">@ SADDLP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00255">AArch64ISelLowering.h:255</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b64a920259075393097452bf7a007bf">llvm::AArch64ISD::SRA_PRED</a></div><div class="ttdeci">@ SRA_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00116">AArch64ISelLowering.h:116</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71288440df1a68bef426732d7bfe6606">llvm::AArch64ISD::UDIV_PRED</a></div><div class="ttdeci">@ UDIV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00118">AArch64ISelLowering.h:118</a></div></div>
<div class="ttc" id="aOcamlGCPrinter_8cpp_html_afcf2f797ed287a723263583c9b1c1bce"><div class="ttname"><a href="OcamlGCPrinter_8cpp.html#afcf2f797ed287a723263583c9b1c1bce">Y</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; OcamlGCMetadataPrinter &gt; Y(&quot;ocaml&quot;, &quot;ocaml 3.10-compatible collector&quot;)</div></div>
<div class="ttc" id="aSIInstrInfo_8cpp_html_a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="SIInstrInfo_8cpp.html#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdeci">@ SI</div><div class="ttdef"><b>Definition:</b> <a href="SIInstrInfo_8cpp_source.html#l07993">SIInstrInfo.cpp:7993</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ace3d70db16ae903ef91f4848cf3c7485">llvm::AArch64ISD::MUL_PRED</a></div><div class="ttdeci">@ MUL_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00107">AArch64ISelLowering.h:107</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af534c8b3b04bafe5c651e83dd0e83ef6">llvm::AArch64ISD::CMLEz</a></div><div class="ttdeci">@ CMLEz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00239">AArch64ISelLowering.h:239</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acaa6c3509bbddcd993aeec7334361c9d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acaa6c3509bbddcd993aeec7334361c9d">llvm::AArch64TargetLowering::isComplexDeinterleavingOperationSupported</a></div><div class="ttdeci">bool isComplexDeinterleavingOperationSupported(ComplexDeinterleavingOperation Operation, Type *Ty) const override</div><div class="ttdoc">Does this target support complex deinterleaving with the given operation and type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24336">AArch64ISelLowering.cpp:24336</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9b64eb8a6ed09bea941a3d9149ceb527"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b64eb8a6ed09bea941a3d9149ceb527">llvm::AArch64ISD::OBSCURE_COPY</a></div><div class="ttdeci">@ OBSCURE_COPY</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00067">AArch64ISelLowering.h:67</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3ad8163d9a9b7beace806694b5818168">llvm::AArch64ISD::FRSQRTE</a></div><div class="ttdeci">@ FRSQRTE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00315">AArch64ISelLowering.h:315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1dwarf_html_a5d3c920b66ea797d6adb243862fdf47a"><div class="ttname"><a href="namespacellvm_1_1dwarf.html#a5d3c920b66ea797d6adb243862fdf47a">llvm::dwarf::Index</a></div><div class="ttdeci">Index</div><div class="ttdef"><b>Definition:</b> <a href="Dwarf_8h_source.html#l00550">Dwarf.h:550</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ac887f4f420c78b4d95f669030c4c4464"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ac887f4f420c78b4d95f669030c4c4464">llvm::AArch64TargetLowering::getIRStackGuard</a></div><div class="ttdeci">Value * getIRStackGuard(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the stack protector cookie, returns the address of that loc...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22913">AArch64ISelLowering.cpp:22913</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a815d0ad0c6f04717c0dd61b12b44095b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a815d0ad0c6f04717c0dd61b12b44095b">llvm::AArch64TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AddrSpace=0, Align Alignment=Align(1), MachineMemOperand::Flags Flags=MachineMemOperand::MONone, unsigned *Fast=nullptr) const override</div><div class="ttdoc">Returns true if the target allows unaligned memory accesses of the specified type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02259">AArch64ISelLowering.cpp:2259</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af8e97755935ce2a3c03a0ba055b310c2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af8e97755935ce2a3c03a0ba055b310c2">llvm::AArch64TargetLowering::isMulAddWithConstProfitable</a></div><div class="ttdeci">bool isMulAddWithConstProfitable(SDValue AddNode, SDValue ConstNode) const override</div><div class="ttdoc">Return true if it may be profitable to transform (mul (add x, c1), c2) -&gt; (add (mul x,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14825">AArch64ISelLowering.cpp:14825</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a56f30b92d605204b6d1e8f6736f5b45c">llvm::AArch64ISD::MOVIedit</a></div><div class="ttdeci">@ MOVIedit</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00182">AArch64ISelLowering.h:182</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad72f64d0c5da384ad511761d2c9d43f0">llvm::AArch64ISD::SINT_TO_FP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ SINT_TO_FP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00143">AArch64ISelLowering.h:143</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae1f54fa7a42bfe0913b9fe2e869a958c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae1f54fa7a42bfe0913b9fe2e869a958c">llvm::AArch64TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, EVT SrcVT, unsigned Index) const override</div><div class="ttdoc">Return true if EXTRACT_SUBVECTOR is cheap for this result type with this index.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15073">AArch64ISelLowering.cpp:15073</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a55ec39e405ec6b7dca5cdd266ced41ed"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a55ec39e405ec6b7dca5cdd266ced41ed">llvm::AArch64TargetLowering::getTargetMMOFlags</a></div><div class="ttdeci">MachineMemOperand::Flags getTargetMMOFlags(const Instruction &amp;I) const override</div><div class="ttdoc">This callback is used to inspect load/store instructions and add target-specific MachineMemOperand fl...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14321">AArch64ISelLowering.cpp:14321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af4a48a9cc4383907e6a5d4bc64decb49">llvm::AArch64ISD::SRAD_MERGE_OP1</a></div><div class="ttdeci">@ SRAD_MERGE_OP1</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00125">AArch64ISelLowering.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1Instruction_html"><div class="ttname"><a href="classllvm_1_1Instruction.html">llvm::Instruction</a></div><div class="ttdef"><b>Definition:</b> <a href="IR_2Instruction_8h_source.html#l00041">Instruction.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a910ab243c66c6b15ec6db4768b7ea871">llvm::AArch64ISD::UADDLP</a></div><div class="ttdeci">@ UADDLP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00256">AArch64ISelLowering.h:256</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MCID_html_ab357441fcd1ea1f9b0d27c12700f6023"><div class="ttname"><a href="namespacellvm_1_1MCID.html#ab357441fcd1ea1f9b0d27c12700f6023">llvm::MCID::Flag</a></div><div class="ttdeci">Flag</div><div class="ttdoc">These should be considered private to the implementation of the MCInstrDesc class.</div><div class="ttdef"><b>Definition:</b> <a href="MCInstrDesc_8h_source.html#l00148">MCInstrDesc.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8c086cd580aa6cfe36c410ac0eaecffe">llvm::AArch64ISD::ST1_PRED</a></div><div class="ttdeci">@ ST1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00414">AArch64ISelLowering.h:414</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a84ae19f2bf01a162207d82a39b1ba230">llvm::AArch64ISD::STZ2G</a></div><div class="ttdeci">@ STZ2G</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00475">AArch64ISelLowering.h:475</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4727f1a13490b87d6c32c6bae2f0a3b">llvm::AArch64ISD::UMINV_PRED</a></div><div class="ttdeci">@ UMINV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00274">AArch64ISelLowering.h:274</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acc129ce1cfc16e162528c86841b10e32">llvm::AArch64ISD::GLD1S_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00384">AArch64ISelLowering.h:384</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63256211d7e9fcab596baa05d672db8d">llvm::AArch64ISD::DUPLANE16</a></div><div class="ttdeci">@ DUPLANE16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00174">AArch64ISelLowering.h:174</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad0d9536662de9b7080a988a986f7ab1e">llvm::AArch64ISD::MRRS</a></div><div class="ttdeci">@ MRRS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00439">AArch64ISelLowering.h:439</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a228badaf4ea8fc1855e346884210a40f">llvm::AArch64ISD::SST1_PRED</a></div><div class="ttdeci">@ SST1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00417">AArch64ISelLowering.h:417</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a58511b67177595581d8f94facb3565fe">llvm::AArch64ISD::ZIP2</a></div><div class="ttdeci">@ ZIP2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00198">AArch64ISelLowering.h:198</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0a33fd3f562a7cd1aa496e8c99023e53">llvm::AArch64ISD::GLDFF1S_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00403">AArch64ISelLowering.h:403</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae57993c65e826491faff8e9f23ae2b94">llvm::AArch64ISD::FCMEQ</a></div><div class="ttdeci">@ FCMEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00231">AArch64ISelLowering.h:231</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6d52931686af9b030c3cacbaf6708331">llvm::AArch64ISD::VSLI</a></div><div class="ttdeci">@ VSLI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00222">AArch64ISelLowering.h:222</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95126578449c59d8c182dcaec35c447c">llvm::AArch64ISD::FABS_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FABS_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00129">AArch64ISelLowering.h:129</a></div></div>
<div class="ttc" id="aCSEInfo_8cpp_html_a75f8a8519c2c9b30e7c06dc5e256fffa"><div class="ttname"><a href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a></div><div class="ttdeci">Analysis containing CSE Info</div><div class="ttdef"><b>Definition:</b> <a href="CSEInfo_8cpp_source.html#l00027">CSEInfo.cpp:27</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9b6a5a5ff693c2554a05274a8107506c">llvm::AArch64ISD::STILP</a></div><div class="ttdeci">@ STILP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00481">AArch64ISelLowering.h:481</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2f6610e806b817c326a00ba86c3c39ae">llvm::AArch64ISD::FP_ROUND_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FP_ROUND_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00140">AArch64ISelLowering.h:140</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a043cdaf7b89aaeeb127be5d93411637f"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a043cdaf7b89aaeeb127be5d93411637f">Align</a></div><div class="ttdeci">uint64_t Align</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00082">ELFObjHandler.cpp:82</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acb51326eb72adb30e442667892c1f5ae"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acb51326eb72adb30e442667892c1f5ae">llvm::AArch64TargetLowering::hasPairedLoad</a></div><div class="ttdeci">bool hasPairedLoad(EVT LoadedType, Align &amp;RequiredAligment) const override</div><div class="ttdoc">Return true if the target supplies and combines to a paired load two loaded values of type LoadedType...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14299">AArch64ISelLowering.cpp:14299</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afb30ccc51f3686858a621b86f7171087">llvm::AArch64ISD::VSHL</a></div><div class="ttdeci">@ VSHL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00210">AArch64ISelLowering.h:210</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac148c71eaed20be4b9ea132008532d8d">llvm::AArch64ISD::SETCC_MERGE_ZERO</a></div><div class="ttdeci">@ SETCC_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00151">AArch64ISelLowering.h:151</a></div></div>
<div class="ttc" id="astructllvm_1_1Align_html"><div class="ttname"><a href="structllvm_1_1Align.html">llvm::Align</a></div><div class="ttdoc">This struct is a compact representation of a valid (non-zero power of two) alignment.</div><div class="ttdef"><b>Definition:</b> <a href="Alignment_8h_source.html#l00039">Alignment.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa5f5eaa830a51e606a1a5749dea7f297">llvm::AArch64ISD::UUNPKLO</a></div><div class="ttdeci">@ UUNPKLO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00321">AArch64ISelLowering.h:321</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a3e0f0bc95b04d7de664c53bb98ec888b">llvm::AArch64ISD::SBC</a></div><div class="ttdeci">@ SBC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00091">AArch64ISelLowering.h:91</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a195e0238576389dfb91a8610b0e881d2">llvm::AArch64ISD::SMSTART</a></div><div class="ttdeci">@ SMSTART</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00068">AArch64ISelLowering.h:68</a></div></div>
<div class="ttc" id="anamespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00021">NVPTXBaseInfo.h:21</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1b407df6fb5622c341022152b51143e6">llvm::AArch64ISD::SADDV_PRED</a></div><div class="ttdeci">@ SADDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00269">AArch64ISelLowering.h:269</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a107e9a4d70948139aa83c61738c101c3">llvm::AArch64ISD::UITOF</a></div><div class="ttdeci">@ UITOF</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00296">AArch64ISelLowering.h:296</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a8a67408aa867f1f61d24f40156ab7ed7"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a8a67408aa867f1f61d24f40156ab7ed7">llvm::AArch64::getGPRArgRegs</a></div><div class="ttdeci">const ArrayRef&lt; MCPhysReg &gt; getGPRArgRegs()</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00151">AArch64ISelLowering.cpp:151</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7c188b2e9f8e7ab4da2a49c83acd299c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7c188b2e9f8e7ab4da2a49c83acd299c">llvm::AArch64TargetLowering::shouldExpandAtomicRMWInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) const override</div><div class="ttdoc">Returns how the IR-level AtomicExpand pass should expand the given AtomicRMW, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22728">AArch64ISelLowering.cpp:22728</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a188c0836f8c3528401f1c236fd93b977"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a188c0836f8c3528401f1c236fd93b977">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="aErlangGCPrinter_8cpp_html_a74b474c0616ab55c1d9487f11fd31d26"><div class="ttname"><a href="ErlangGCPrinter_8cpp.html#a74b474c0616ab55c1d9487f11fd31d26">X</a></div><div class="ttdeci">static GCMetadataPrinterRegistry::Add&lt; ErlangGCPrinter &gt; X(&quot;erlang&quot;, &quot;erlang-compatible garbage collector&quot;)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a5de718ef1b1e3a0da7a3f35a139d5197"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a5de718ef1b1e3a0da7a3f35a139d5197">llvm::AArch64TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">Returns the target specific optimal type for load and store operations as a result of memset,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14746">AArch64ISelLowering.cpp:14746</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00094">MachineBasicBlock.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6cbcd096f254563525e65e58557ed901"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6cbcd096f254563525e65e58557ed901">llvm::AArch64TargetLowering::lowerInterleavedLoad</a></div><div class="ttdeci">bool lowerInterleavedLoad(LoadInst *LI, ArrayRef&lt; ShuffleVectorInst * &gt; Shuffles, ArrayRef&lt; unsigned &gt; Indices, unsigned Factor) const override</div><div class="ttdoc">Lower an interleaved load into a ldN intrinsic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14402">AArch64ISelLowering.cpp:14402</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1deab4f18a0ec0ad579affbd7e5014dc">llvm::AArch64ISD::UQSHL_I</a></div><div class="ttdeci">@ UQSHL_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00216">AArch64ISelLowering.h:216</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa92b03a9781f6914ffdef83ecf323708"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa92b03a9781f6914ffdef83ecf323708">llvm::AArch64TargetLowering::EmitFill</a></div><div class="ttdeci">MachineBasicBlock * EmitFill(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02716">AArch64ISelLowering.cpp:2716</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa32899962a2e5c6828f51d4183e4a3a8">llvm::AArch64ISD::PTEST</a></div><div class="ttdeci">@ PTEST</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00338">AArch64ISelLowering.h:338</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee732dc403611ea57c638c36abde989">llvm::AArch64ISD::HADDS_PRED</a></div><div class="ttdeci">@ HADDS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00105">AArch64ISelLowering.h:105</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9ffbf98bd55746f804742b79f524ac7f"><div class="ttname"><a href="namespacellvm.html#a9ffbf98bd55746f804742b79f524ac7f">llvm::ComplexDeinterleavingRotation</a></div><div class="ttdeci">ComplexDeinterleavingRotation</div><div class="ttdef"><b>Definition:</b> <a href="ComplexDeinterleavingPass_8h_source.html#l00044">ComplexDeinterleavingPass.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa555cd3eb8141809d16bcfc45ccc3715"><div class="ttname"><a href="namespacellvm.html#aa555cd3eb8141809d16bcfc45ccc3715">llvm::CCAssignFn</a></div><div class="ttdeci">bool CCAssignFn(unsigned ValNo, MVT ValVT, MVT LocVT, CCValAssign::LocInfo LocInfo, ISD::ArgFlagsTy ArgFlags, CCState &amp;State)</div><div class="ttdoc">CCAssignFn - This function assigns a location for Val, updating State to reflect the change.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConvLower_8h_source.html#l00154">CallingConvLower.h:154</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1bdd144ce64dea5afb172d742184c997"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1bdd144ce64dea5afb172d742184c997">llvm::AArch64TargetLowering::getPromotedVTForPredicate</a></div><div class="ttdeci">EVT getPromotedVTForPredicate(EVT VT) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24253">AArch64ISelLowering.cpp:24253</a></div></div>
<div class="ttc" id="aclassllvm_1_1VectorType_html"><div class="ttname"><a href="classllvm_1_1VectorType.html">llvm::VectorType</a></div><div class="ttdoc">Base class of all SIMD vector types.</div><div class="ttdef"><b>Definition:</b> <a href="DerivedTypes_8h_source.html#l00389">DerivedTypes.h:389</a></div></div>
<div class="ttc" id="anamespacellvm_html_a9bccbe67aaab722783ca4e7c504aaaa7"><div class="ttname"><a href="namespacellvm.html#a9bccbe67aaab722783ca4e7c504aaaa7">llvm::AtomicOrdering</a></div><div class="ttdeci">AtomicOrdering</div><div class="ttdoc">Atomic ordering for LLVM's memory model.</div><div class="ttdef"><b>Definition:</b> <a href="AtomicOrdering_8h_source.html#l00056">AtomicOrdering.h:56</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae42c77576ffd4957708a186a3d262a49">llvm::AArch64ISD::FCVTZU_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FCVTZU_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00144">AArch64ISelLowering.h:144</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_afb28a4deafe2954b0534cc6399ce518b"><div class="ttname"><a href="classllvm_1_1Function.html#afb28a4deafe2954b0534cc6399ce518b">llvm::Function::hasFnAttribute</a></div><div class="ttdeci">bool hasFnAttribute(Attribute::AttrKind Kind) const</div><div class="ttdoc">Return true if the function has the attribute.</div><div class="ttdef"><b>Definition:</b> <a href="Function_8cpp_source.html#l00640">Function.cpp:640</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7923f428f833cc997e1f5ecf0993f90e">llvm::AArch64ISD::GLD1_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00379">AArch64ISelLowering.h:379</a></div></div>
<div class="ttc" id="aclassllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00744">APFloat.h:744</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a210b1c8a403932ae546ed0b54128cdda">llvm::AArch64ISD::SPLICE</a></div><div class="ttdeci">@ SPLICE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00207">AArch64ISelLowering.h:207</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6667df004a39c249e82595e8c06841ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6667df004a39c249e82595e8c06841ca">llvm::AArch64TargetLowering::preferredShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy preferredShiftLegalizationStrategy(SelectionDAG &amp;DAG, SDNode *N, unsigned ExpansionFactor) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23005">AArch64ISelLowering.cpp:23005</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a494cbaa147365ad6fd75c3bb3297c8bd"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a494cbaa147365ad6fd75c3bb3297c8bd">llvm::AArch64TargetLowering::isIntDivCheap</a></div><div class="ttdeci">bool isIntDivCheap(EVT VT, AttributeList Attr) const override</div><div class="ttdoc">Return true if integer divide is usually cheaper than a sequence of several shifts,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23061">AArch64ISelLowering.cpp:23061</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28b81ba2a9cf5507fa21cf8341e1464f">llvm::AArch64ISD::CMHI</a></div><div class="ttdeci">@ CMHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00229">AArch64ISelLowering.h:229</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a95de67e2367d3060cb2336a6805e48cb">llvm::AArch64ISD::ST3post</a></div><div class="ttdeci">@ ST3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00452">AArch64ISelLowering.h:452</a></div></div>
<div class="ttc" id="aclassllvm_1_1StoreInst_html"><div class="ttname"><a href="classllvm_1_1StoreInst.html">llvm::StoreInst</a></div><div class="ttdoc">An instruction for storing to memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00301">Instructions.h:301</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00044">GlobalValue.h:44</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69ba88a797f57846adb2c382b3732b471913">llvm::MipsISD::Ext</a></div><div class="ttdeci">@ Ext</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00159">MipsISelLowering.h:159</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a62ca2fe454c98ca30dd17d0b37ba3534"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a62ca2fe454c98ca30dd17d0b37ba3534">llvm::AArch64TargetLowering::shouldExpandAtomicLoadInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicLoadInIR(LoadInst *LI) const override</div><div class="ttdoc">Returns how the given (atomic) load should be expanded by the IR-level AtomicExpand pass.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22701">AArch64ISelLowering.cpp:22701</a></div></div>
<div class="ttc" id="aclassllvm_1_1Constant_html"><div class="ttname"><a href="classllvm_1_1Constant.html">llvm::Constant</a></div><div class="ttdoc">This is an important base class in LLVM.</div><div class="ttdef"><b>Definition:</b> <a href="Constant_8h_source.html#l00041">Constant.h:41</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a602b2e270a81071e70ed8e06d9a715b2">llvm::AArch64ISD::SDOT</a></div><div class="ttdeci">@ SDOT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00260">AArch64ISelLowering.h:260</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acf8f1219dc8b656e8e11c4b08edc8979"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acf8f1219dc8b656e8e11c4b08edc8979">llvm::AArch64TargetLowering::AArch64TargetLowering</a></div><div class="ttdeci">AArch64TargetLowering(const TargetMachine &amp;TM, const AArch64Subtarget &amp;STI)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l00327">AArch64ISelLowering.cpp:327</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aee81f3a7f92882048ae759626cce52fc">llvm::AArch64ISD::SST1_SXTW_SCALED_PRED</a></div><div class="ttdeci">@ SST1_SXTW_SCALED_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00422">AArch64ISelLowering.h:422</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1e640c0d1dfbd984946b94c00bb08e42">llvm::AArch64ISD::FRECPE</a></div><div class="ttdeci">@ FRECPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00313">AArch64ISelLowering.h:313</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22122a4f0234fbe3b44057ba8d742148">llvm::AArch64ISD::INDEX_VECTOR</a></div><div class="ttdeci">@ INDEX_VECTOR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00349">AArch64ISelLowering.h:349</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a73276e2beba77ee68e34de9f315b1dbb">llvm::AArch64ISD::SQSHL_I</a></div><div class="ttdeci">@ SQSHL_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00215">AArch64ISelLowering.h:215</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74402c4f59142fad82137878d3d7b41e">llvm::AArch64ISD::ZERO_EXTEND_INREG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ ZERO_EXTEND_INREG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00147">AArch64ISelLowering.h:147</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_a45e76d44a189e456d52e37ba3dda0fce"><div class="ttname"><a href="structllvm_1_1EVT.html#a45e76d44a189e456d52e37ba3dda0fce">llvm::EVT::getSizeInBits</a></div><div class="ttdeci">TypeSize getSizeInBits() const</div><div class="ttdoc">Return the size of the specified value type in bits.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00340">ValueTypes.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a69fe576c392c2f7ac25f62a38d5b5fc9">llvm::AArch64ISD::SDIV_PRED</a></div><div class="ttdeci">@ SDIV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00112">AArch64ISelLowering.h:112</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdoc">Representation of each machine instruction.</div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00066">MachineInstr.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a13039ac177cb3a515571da75980a41bc">llvm::AArch64ISD::FMINNM_PRED</a></div><div class="ttdeci">@ FMINNM_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00102">AArch64ISelLowering.h:102</a></div></div>
<div class="ttc" id="aAArch64SMEAttributes_8h_html"><div class="ttname"><a href="AArch64SMEAttributes_8h.html">AArch64SMEAttributes.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9a2764d23b64e6bb68a0025d4eab6b29"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9a2764d23b64e6bb68a0025d4eab6b29">llvm::AArch64TargetLowering::isMaskAndCmp0FoldingBeneficial</a></div><div class="ttdeci">bool isMaskAndCmp0FoldingBeneficial(const Instruction &amp;AndI) const override</div><div class="ttdoc">Return if the target supports combining a chain like:</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22978">AArch64ISelLowering.cpp:22978</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a6c99a3fd7e8bdb5a536e91711b4f31ea">llvm::AArch64::rmMask</a></div><div class="ttdeci">@ rmMask</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00501">AArch64ISelLowering.h:501</a></div></div>
<div class="ttc" id="aclassllvm_1_1Function_html_a5f494edc0a569c7fc9ff4181243be1ed"><div class="ttname"><a href="classllvm_1_1Function.html#a5f494edc0a569c7fc9ff4181243be1ed">llvm::Function::getCallingConv</a></div><div class="ttdeci">CallingConv::ID getCallingConv() const</div><div class="ttdoc">getCallingConv()/setCallingConv(CC) - These method get and set the calling convention of this functio...</div><div class="ttdef"><b>Definition:</b> <a href="Function_8h_source.html#l00237">Function.h:237</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac12e5034984d1e706d2a8b89dc3e9394"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac12e5034984d1e706d2a8b89dc3e9394">llvm::ISD::FIRST_TARGET_STRICTFP_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_STRICTFP_OPCODE</div><div class="ttdoc">FIRST_TARGET_STRICTFP_OPCODE - Target-specific pre-isel operations which cannot raise FP exceptions s...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01317">ISDOpcodes.h:1317</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CallingConv_html_a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a5b166ae228ebbfdb96736d6022f3feeda75c7c151466ad7e041e9ed8aa4d5a4bf">llvm::CallingConv::CXX_FAST_TLS</a></div><div class="ttdeci">@ CXX_FAST_TLS</div><div class="ttdoc">Used for access functions.</div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00072">CallingConv.h:72</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_ad6a46b5fa0c0be4df0f957b751654025"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#ad6a46b5fa0c0be4df0f957b751654025">llvm::AArch64::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="AArch64FastISel_8cpp_source.html#l05144">AArch64FastISel.cpp:5144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa3aa3cc3b66896fabee5c23c3f3c3f10">llvm::AArch64ISD::LD1RQ_MERGE_ZERO</a></div><div class="ttdeci">@ LD1RQ_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00364">AArch64ISelLowering.h:364</a></div></div>
<div class="ttc" id="aELFObjHandler_8cpp_html_a9df82a8be2f17e80535a8937bf23e022"><div class="ttname"><a href="ELFObjHandler_8cpp.html#a9df82a8be2f17e80535a8937bf23e022">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdef"><b>Definition:</b> <a href="ELFObjHandler_8cpp_source.html#l00079">ELFObjHandler.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a85ed05e5b6525f68f560aeec26360a9f">llvm::AArch64ISD::SST1_IMM_PRED</a></div><div class="ttdeci">@ SST1_IMM_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00423">AArch64ISelLowering.h:423</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5dea2cc356e551e1a38be00f441d0aed">llvm::AArch64ISD::DUPLANE128</a></div><div class="ttdeci">@ DUPLANE128</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00177">AArch64ISelLowering.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9d2e61bef8fbdb714e9f0a739bf49a58"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9d2e61bef8fbdb714e9f0a739bf49a58">llvm::AArch64TargetLowering::isProfitableToHoist</a></div><div class="ttdeci">bool isProfitableToHoist(Instruction *I) const override</div><div class="ttdoc">Check if it is profitable to hoist instruction in then/else to if.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13660">AArch64ISelLowering.cpp:13660</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4fce00050967f2d8237319f1912a0103"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4fce00050967f2d8237319f1912a0103">llvm::AArch64TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(const DataLayout &amp;DL, LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the ISD::SETCC ValueType.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01976">AArch64ISelLowering.cpp:1976</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a794f9f6bbb4013df844fce71137cb255">llvm::AArch64ISD::VASHR</a></div><div class="ttdeci">@ VASHR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00212">AArch64ISelLowering.h:212</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdoc">This is an important class for using LLVM in a threaded context.</div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00067">LLVMContext.h:67</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a40581570b38300f3a21e2e8ec8c80839"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a40581570b38300f3a21e2e8ec8c80839">llvm::AArch64TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Provide custom lowering hooks for some operations.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l05834">AArch64ISelLowering.cpp:5834</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a489b5bf6d9df2ae4dac6fce059b91bda">llvm::AArch64ISD::EXT</a></div><div class="ttdeci">@ EXT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00206">AArch64ISelLowering.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1DemandedBits_html"><div class="ttname"><a href="classllvm_1_1DemandedBits.html">llvm::DemandedBits</a></div><div class="ttdef"><b>Definition:</b> <a href="DemandedBits_8h_source.html#l00040">DemandedBits.h:40</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a52a3cbd48589c37855abca181342ccb7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a52a3cbd48589c37855abca181342ccb7">llvm::AArch64TargetLowering::CCAssignFnForCall</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForCall(CallingConv::ID CC, bool IsVarArg) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06233">AArch64ISelLowering.cpp:6233</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a87407f364bf7154debfe6a3008760e8c">llvm::AArch64ISD::CSINV</a></div><div class="ttdeci">@ CSINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00083">AArch64ISelLowering.h:83</a></div></div>
<div class="ttc" id="aMD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00058">MD5.cpp:58</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1b6f74fbe8b15567434fa5d20a540c5c"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1b6f74fbe8b15567434fa5d20a540c5c">llvm::TargetLoweringBase::shouldFormOverflowOp</a></div><div class="ttdeci">virtual bool shouldFormOverflowOp(unsigned Opcode, EVT VT, bool MathUsed) const</div><div class="ttdoc">Try to convert math with an overflow comparison into the corresponding DAG node operation.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l03099">TargetLowering.h:3099</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab5564f8fe97e73dd2f2cb8a76bbd3474"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab5564f8fe97e73dd2f2cb8a76bbd3474">llvm::AArch64TargetLowering::shouldExpandAtomicStoreInIR</a></div><div class="ttdeci">TargetLoweringBase::AtomicExpansionKind shouldExpandAtomicStoreInIR(StoreInst *SI) const override</div><div class="ttdoc">Returns how the given (atomic) store should be expanded by the IR-level AtomicExpand pass into.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22684">AArch64ISelLowering.cpp:22684</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6efdb0e8c7f9876a8c7d5018948e0acd">llvm::AArch64ISD::FADDV_PRED</a></div><div class="ttdeci">@ FADDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00331">AArch64ISelLowering.h:331</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a28bb858be63e74941b0dcd6754d4c1f8">llvm::AArch64ISD::CMGT</a></div><div class="ttdeci">@ CMGT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00228">AArch64ISelLowering.h:228</a></div></div>
<div class="ttc" id="astructllvm_1_1DenormalMode_html"><div class="ttname"><a href="structllvm_1_1DenormalMode.html">llvm::DenormalMode</a></div><div class="ttdoc">Represent subnormal handling kind for floating point instruction inputs and outputs.</div><div class="ttdef"><b>Definition:</b> <a href="FloatingPointMode_8h_source.html#l00069">FloatingPointMode.h:69</a></div></div>
<div class="ttc" id="anamespacellvm_1_1SystemZISD_html_a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282"><div class="ttname"><a href="namespacellvm_1_1SystemZISD.html#a24fe7decb4ebdd8b4c7a774d65fcaa7ea9cac76531875c59c8d879507bc72e282">llvm::SystemZISD::XC</a></div><div class="ttdeci">@ XC</div><div class="ttdef"><b>Definition:</b> <a href="SystemZISelLowering_8h_source.html#l00125">SystemZISelLowering.h:125</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad8f3e687e3d51ff7367011e81564c20e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad8f3e687e3d51ff7367011e81564c20e">llvm::AArch64TargetLowering::emitAtomicCmpXchgNoStoreLLBalance</a></div><div class="ttdeci">void emitAtomicCmpXchgNoStoreLLBalance(IRBuilderBase &amp;Builder) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22839">AArch64ISelLowering.cpp:22839</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab1d674bbe9aa52ee2ee2d2a3b6442e33"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab1d674bbe9aa52ee2ee2d2a3b6442e33">llvm::AArch64TargetLowering::shouldInsertFencesForAtomic</a></div><div class="ttdeci">bool shouldInsertFencesForAtomic(const Instruction *I) const override</div><div class="ttdoc">Whether AtomicExpandPass should automatically insert fences and reduce ordering for this atomic.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22645">AArch64ISelLowering.cpp:22645</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a672ec7ad6023bc5e6288c32f9d0b65a3">llvm::AArch64ISD::FADDA_PRED</a></div><div class="ttdeci">@ FADDA_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00330">AArch64ISelLowering.h:330</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad5676e13b5fb0a05c7a58b70f335ae7c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad5676e13b5fb0a05c7a58b70f335ae7c">llvm::AArch64TargetLowering::isVectorClearMaskLegal</a></div><div class="ttdeci">bool isVectorClearMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Similar to isShuffleMaskLegal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12928">AArch64ISelLowering.cpp:12928</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad6ab97e04848339b891365ffbcc1a0fc">llvm::AArch64ISD::BICi</a></div><div class="ttdeci">@ BICi</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00189">AArch64ISelLowering.h:189</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb6eadbeea30022b1d1e4eb86494c38">llvm::AArch64ISD::LD1RO_MERGE_ZERO</a></div><div class="ttdeci">@ LD1RO_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00365">AArch64ISelLowering.h:365</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a52bd6aa1392a591e5727dfd0d0e880ba">llvm::AArch64ISD::PMULL</a></div><div class="ttdeci">@ PMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00310">AArch64ISelLowering.h:310</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a088ad415e58a6fbb41ded8063e26bca6">llvm::AArch64ISD::SMULL</a></div><div class="ttdeci">@ SMULL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00307">AArch64ISelLowering.h:307</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1c7cb6b368ef7cba8da95f1f11ed4fc0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1c7cb6b368ef7cba8da95f1f11ed4fc0">llvm::AArch64TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(ArrayRef&lt; int &gt; M, EVT VT) const override</div><div class="ttdoc">Return true if the given shuffle mask can be codegen'd directly, or if it should be stack expanded.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l12898">AArch64ISelLowering.cpp:12898</a></div></div>
<div class="ttc" id="aclassllvm_1_1details_1_1FixedOrScalableQuantity_html_a33880aaca0ad05e5f1557f079305bde5"><div class="ttname"><a href="classllvm_1_1details_1_1FixedOrScalableQuantity.html#a33880aaca0ad05e5f1557f079305bde5">llvm::details::FixedOrScalableQuantity::getFixedValue</a></div><div class="ttdeci">constexpr ScalarTy getFixedValue() const</div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00182">TypeSize.h:182</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2dd"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2dd">llvm::MachineMemOperand::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdoc">Flags values. These may be or'd together.</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00130">MachineMemOperand.h:130</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a41558bfb98ed3b2341959aa622dc2495">llvm::AArch64ISD::ABDS_PRED</a></div><div class="ttdeci">@ ABDS_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00094">AArch64ISelLowering.h:94</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346af777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdeci">@ i8</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00046">MachineValueType.h:46</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a472127f5c49ffe5d374d554b6fb69252">llvm::AArch64ISD::RHADDU_PRED</a></div><div class="ttdeci">@ RHADDU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00111">AArch64ISelLowering.h:111</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a49584572cc555ded4c292404822bff1c">llvm::AArch64ISD::FCMGE</a></div><div class="ttdeci">@ FCMGE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00232">AArch64ISelLowering.h:232</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab72c286743e675ffbe81f7c9e9771fa5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab72c286743e675ffbe81f7c9e9771fa5">llvm::AArch64TargetLowering::getOptimalMemOpLLT</a></div><div class="ttdeci">LLT getOptimalMemOpLLT(const MemOp &amp;Op, const AttributeList &amp;FuncAttributes) const override</div><div class="ttdoc">LLT returning variant.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14776">AArch64ISelLowering.cpp:14776</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetMachine_html"><div class="ttname"><a href="classllvm_1_1TargetMachine.html">llvm::TargetMachine</a></div><div class="ttdoc">Primary interface to the complete machine description for the target machine.</div><div class="ttdef"><b>Definition:</b> <a href="Target_2TargetMachine_8h_source.html#l00078">TargetMachine.h:78</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a60ba9419992364c7fa566dbe626f91b0">llvm::AArch64ISD::SQSHLU_I</a></div><div class="ttdeci">@ SQSHLU_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00217">AArch64ISelLowering.h:217</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a17675bf9596afe087d90140ef0e52485"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a17675bf9596afe087d90140ef0e52485">llvm::AArch64TargetLowering::hasAndNotCompare</a></div><div class="ttdeci">bool hasAndNotCompare(SDValue V) const override</div><div class="ttdoc">Return true if the target should transform: (X &amp; Y) == Y &gt; (~X &amp; Y) == 0 (X &amp; Y) !...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00788">AArch64ISelLowering.h:788</a></div></div>
<div class="ttc" id="aclassllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdoc">FunctionLoweringInfo - This contains information that is global to a function that is used when lower...</div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00052">FunctionLoweringInfo.h:52</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6c22e0a2aa27c8e7934f6c5d519c832">llvm::AArch64ISD::EXTR</a></div><div class="ttdeci">@ EXTR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00169">AArch64ISelLowering.h:169</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a23393317cdaeed97903d191dcc6c84f8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a23393317cdaeed97903d191dcc6c84f8">llvm::AArch64TargetLowering::insertCopiesSplitCSR</a></div><div class="ttdeci">void insertCopiesSplitCSR(MachineBasicBlock *Entry, const SmallVectorImpl&lt; MachineBasicBlock * &gt; &amp;Exits) const override</div><div class="ttdoc">Insert explicit copies in entry and exit blocks.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23020">AArch64ISelLowering.cpp:23020</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a33060aa53377821ae236cdcdc6234f21">llvm::AArch64ISD::GLDFF1_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00396">AArch64ISelLowering.h:396</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8e7f7012e9567f0e2a466ff0fa38753b">llvm::AArch64ISD::LDFF1S_MERGE_ZERO</a></div><div class="ttdeci">@ LDFF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00363">AArch64ISelLowering.h:363</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a22c1b5a92aba9ebf969a2f0235b9094c">llvm::AArch64ISD::SRSHR_I</a></div><div class="ttdeci">@ SRSHR_I</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00218">AArch64ISelLowering.h:218</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a14342e3e6a442d9ecebef1bae5f148a8">llvm::AArch64ISD::SMIN_PRED</a></div><div class="ttdeci">@ SMIN_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00115">AArch64ISelLowering.h:115</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac13d816d2cb81731c25f88a756f78b75">llvm::AArch64ISD::FNEG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FNEG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00133">AArch64ISelLowering.h:133</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a74b91234a131f53b9a68a9ca4cd26c87">llvm::AArch64ISD::GLD1_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00376">AArch64ISelLowering.h:376</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6702dc1bf5b9209ddf6d77196b38181e">llvm::AArch64ISD::GLDFF1S_IMM_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_IMM_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00406">AArch64ISelLowering.h:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab2c86e7c50d41494cc2acb0f1f3ba23c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab2c86e7c50d41494cc2acb0f1f3ba23c">llvm::AArch64TargetLowering::isReassocProfitable</a></div><div class="ttdeci">bool isReassocProfitable(SelectionDAG &amp;DAG, SDValue N0, SDValue N1) const override</div><div class="ttdoc">Control the following reassociation of operands: (op (op x, c1), y) -&gt; (op (op x, y),...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06216">AArch64ISelLowering.cpp:6216</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdoc">ISD::CondCode enum - These are ordered carefully to make the bitfields below work out,...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01434">ISDOpcodes.h:1434</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab8512586d0b4ed30ba87cc919f0cfec5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8512586d0b4ed30ba87cc919f0cfec5">llvm::AArch64TargetLowering::isOffsetFoldingLegal</a></div><div class="ttdeci">bool isOffsetFoldingLegal(const GlobalAddressSDNode *GA) const override</div><div class="ttdoc">Return true if folding a constant offset with the given GlobalAddress is legal.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09757">AArch64ISelLowering.cpp:9757</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa0d69e81725c10fa5407f0bf34462068"><div class="ttname"><a href="namespacellvm.html#aa0d69e81725c10fa5407f0bf34462068">llvm::TTI</a></div><div class="ttdeci">TargetTransformInfo TTI</div><div class="ttdef"><b>Definition:</b> <a href="TargetTransformInfo_8h_source.html#l00191">TargetTransformInfo.h:191</a></div></div>
<div class="ttc" id="aSIWholeQuadMode_8cpp_html_a0c198437833c48138f49e3589bd08773"><div class="ttname"><a href="SIWholeQuadMode_8cpp.html#a0c198437833c48138f49e3589bd08773">Mode</a></div><div class="ttdeci">SI Whole Quad Mode</div><div class="ttdef"><b>Definition:</b> <a href="SIWholeQuadMode_8cpp_source.html#l00262">SIWholeQuadMode.cpp:262</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a0b5597ce1a7049500d0b30bef14951ca"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a0b5597ce1a7049500d0b30bef14951ca">llvm::AArch64TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT, bool ForCodeSize) const override</div><div class="ttdoc">Returns true if the target can instruction select the specified FP immediate natively.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l09764">AArch64ISelLowering.cpp:9764</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a402716638cf95654114b00208669aa21">llvm::AArch64::RN</a></div><div class="ttdeci">@ RN</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00497">AArch64ISelLowering.h:497</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdoc">Machine Value Type.</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00031">MachineValueType.h:31</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac51e55480048612eede3cb1b18513b22">llvm::AArch64ISD::FSQRT_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FSQRT_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00138">AArch64ISelLowering.h:138</a></div></div>
<div class="ttc" id="aclassllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn't support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00066">FastISel.h:66</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a637b9743c971911cbd50d1f7205db274">llvm::AArch64ISD::GLDFF1_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00394">AArch64ISelLowering.h:394</a></div></div>
<div class="ttc" id="aclassllvm_1_1Module_html"><div class="ttname"><a href="classllvm_1_1Module.html">llvm::Module</a></div><div class="ttdoc">A Module instance is used to store all the information related to an LLVM module.</div><div class="ttdef"><b>Definition:</b> <a href="Module_8h_source.html#l00065">Module.h:65</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a21d1b00201e7e4cb249066ba0da2dd0e">llvm::AArch64ISD::BSP</a></div><div class="ttdeci">@ BSP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00194">AArch64ISelLowering.h:194</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab98a7740ca34fec72ed6e3b38760b2b1">llvm::AArch64ISD::ADCS</a></div><div class="ttdeci">@ ADCS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00156">AArch64ISelLowering.h:156</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e6bee589f2340d206010f5ac573708b">llvm::AArch64ISD::FIRST_NUMBER</a></div><div class="ttdeci">@ FIRST_NUMBER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00051">AArch64ISelLowering.h:51</a></div></div>
<div class="ttc" id="aLazyValueInfo_8cpp_html_add11cb1bc38847ce70e526af765dcce7"><div class="ttname"><a href="LazyValueInfo_8cpp.html#add11cb1bc38847ce70e526af765dcce7">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00058">LazyValueInfo.cpp:58</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac2a18bdf7917f763d050a81ab0762d91">llvm::AArch64ISD::LDNF1_MERGE_ZERO</a></div><div class="ttdeci">@ LDNF1_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00360">AArch64ISelLowering.h:360</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aff2977da8eaad9875d1b5c9d3401e452"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aff2977da8eaad9875d1b5c9d3401e452">llvm::AArch64TargetLowering::mergeStoresAfterLegalization</a></div><div class="ttdeci">bool mergeStoresAfterLegalization(EVT VT) const override</div><div class="ttdoc">SVE code generation for fixed length vectors does not custom lower BUILD_VECTOR.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06144">AArch64ISelLowering.cpp:6144</a></div></div>
<div class="ttc" id="aAssumeBundleBuilder_8cpp_html_afb136e0532bcaed86521b462e6538d62"><div class="ttname"><a href="AssumeBundleBuilder_8cpp.html#afb136e0532bcaed86521b462e6538d62">Builder</a></div><div class="ttdeci">assume Assume Builder</div><div class="ttdef"><b>Definition:</b> <a href="AssumeBundleBuilder_8cpp_source.html#l00651">AssumeBundleBuilder.cpp:651</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad79b28d6740520761635d67c6c3c5dc9">llvm::AArch64ISD::GLD1_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00377">AArch64ISelLowering.h:377</a></div></div>
<div class="ttc" id="aclassllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers.</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00258">MachineFunction.h:258</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af9aa22215f868a0dcc94cf13bc459460">llvm::AArch64ISD::LD1LANEpost</a></div><div class="ttdeci">@ LD1LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00464">AArch64ISelLowering.h:464</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af35d763b74cc1ae6f4da3a698b6e3027"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af35d763b74cc1ae6f4da3a698b6e3027">llvm::AArch64TargetLowering::enableAggressiveFMAFusion</a></div><div class="ttdeci">bool enableAggressiveFMAFusion(EVT VT) const override</div><div class="ttdoc">Enable aggressive FMA fusion on targets that want it.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23087">AArch64ISelLowering.cpp:23087</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af47f2fa02f0c000b2bb2713f4044ca55">llvm::AArch64ISD::CLASTB_N</a></div><div class="ttdeci">@ CLASTB_N</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00324">AArch64ISelLowering.h:324</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a233bc9367b23f2632c606088f60495a2">llvm::AArch64ISD::ANDV_PRED</a></div><div class="ttdeci">@ ANDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00277">AArch64ISelLowering.h:277</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59bac19683a082e19a41340bfd7be0">llvm::AArch64ISD::REVH_MERGE_PASSTHRU</a></div><div class="ttdeci">@ REVH_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00344">AArch64ISelLowering.h:344</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aec5f3889dfe7e8587557d1addb3a367c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aec5f3889dfe7e8587557d1addb3a367c">llvm::AArch64TargetLowering::isDesirableToCommuteXorWithShift</a></div><div class="ttdeci">bool isDesirableToCommuteXorWithShift(const SDNode *N) const override</div><div class="ttdoc">Returns false if N is a bit extraction pattern of (X &gt;&gt; C) &amp; Mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15005">AArch64ISelLowering.cpp:15005</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a921a34e318b619f9c1973aa431fa2a7c">llvm::AArch64ISD::BITREVERSE_MERGE_PASSTHRU</a></div><div class="ttdeci">@ BITREVERSE_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00342">AArch64ISelLowering.h:342</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566ae435ab4c104cb9e9e78f43e41b8c02cb">llvm::AArch64::RM</a></div><div class="ttdeci">@ RM</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00499">AArch64ISelLowering.h:499</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6824f40cd97f2889787f803af41de828">llvm::AArch64ISD::LDNF1S_MERGE_ZERO</a></div><div class="ttdeci">@ LDNF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00361">AArch64ISelLowering.h:361</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab7831d4deb75f0578e943637e29477ee">llvm::AArch64ISD::STRICT_FCMPE</a></div><div class="ttdeci">@ STRICT_FCMPE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00445">AArch64ISelLowering.h:445</a></div></div>
<div class="ttc" id="aclassllvm_1_1ArrayRef_html"><div class="ttname"><a href="classllvm_1_1ArrayRef.html">llvm::ArrayRef</a></div><div class="ttdoc">ArrayRef - Represent a constant reference to an array (0 or more elements consecutively in memory),...</div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00033">APInt.h:33</a></div></div>
<div class="ttc" id="astructllvm_1_1EVT_html_aa54976197fff266f4143beb44fc9764c"><div class="ttname"><a href="structllvm_1_1EVT.html#aa54976197fff266f4143beb44fc9764c">llvm::EVT::isVector</a></div><div class="ttdeci">bool isVector() const</div><div class="ttdoc">Return true if this is a vector value type.</div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00154">ValueTypes.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa6617bab04266e3a038086c0e27fe5a0">llvm::AArch64ISD::LD4post</a></div><div class="ttdeci">@ LD4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00450">AArch64ISelLowering.h:450</a></div></div>
<div class="ttc" id="aclassllvm_1_1ConstantPoolSDNode_html"><div class="ttname"><a href="classllvm_1_1ConstantPoolSDNode.html">llvm::ConstantPoolSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01887">SelectionDAGNodes.h:1887</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4dfc32c20ebb97a98e406c25891d43c9">llvm::AArch64ISD::CMEQ</a></div><div class="ttdeci">@ CMEQ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00226">AArch64ISelLowering.h:226</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9f1799dbf712799df049d22347e1362e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9f1799dbf712799df049d22347e1362e">llvm::AArch64TargetLowering::isOpSuitableForRCPC3</a></div><div class="ttdeci">bool isOpSuitableForRCPC3(const Instruction *I) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22628">AArch64ISelLowering.cpp:22628</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdeci">@ i64</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00049">MachineValueType.h:49</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a790e9b70f12899a4cb2aefd33826ee7d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a790e9b70f12899a4cb2aefd33826ee7d">llvm::AArch64TargetLowering::fallBackToDAGISel</a></div><div class="ttdeci">bool fallBackToDAGISel(const Instruction &amp;Inst) const override</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23180">AArch64ISelLowering.cpp:23180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a68588f7134c66b9586fa7ad3d9720258">llvm::AArch64ISD::GLDFF1_UXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_UXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00395">AArch64ISelLowering.h:395</a></div></div>
<div class="ttc" id="aclassllvm_1_1StringRef_html"><div class="ttname"><a href="classllvm_1_1StringRef.html">llvm::StringRef</a></div><div class="ttdoc">StringRef - Represent a constant reference to a string, i.e.</div><div class="ttdef"><b>Definition:</b> <a href="StringRef_8h_source.html#l00050">StringRef.h:50</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9e5cc09bf44571679cb7abc733bca21b">llvm::AArch64ISD::DUPLANE8</a></div><div class="ttdeci">@ DUPLANE8</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00173">AArch64ISelLowering.h:173</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab8fedc74d46a46e8e246cb28b8a3850d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab8fedc74d46a46e8e246cb28b8a3850d">llvm::AArch64TargetLowering::getExceptionPointerRegister</a></div><div class="ttdeci">Register getExceptionPointerRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception address on entry to an ...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00751">AArch64ISelLowering.h:751</a></div></div>
<div class="ttc" id="anamespacellvm_html_a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4"><div class="ttname"><a href="namespacellvm.html#a05f5b9a11bdcc5feba62899f95dcf878a3134224cba2545bc57954d3b072aebb4">llvm::Offset</a></div><div class="ttdeci">@ Offset</div><div class="ttdef"><b>Definition:</b> <a href="DWP_8cpp_source.html#l00406">DWP.cpp:406</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af4df626bbb6ef71e104c49d823e9e37e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af4df626bbb6ef71e104c49d823e9e37e">llvm::AArch64TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(const DataLayout &amp;DL, EVT) const override</div><div class="ttdoc">Return the type to use for a scalar shift opcode, given the shifted amount type.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02254">AArch64ISelLowering.cpp:2254</a></div></div>
<div class="ttc" id="aclassuint32__t_html"><div class="ttname"><a href="classuint32__t.html">uint32_t</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a91a9a99c6c9977fcb422a33cedb64baa">llvm::AArch64ISD::MOVI</a></div><div class="ttdeci">@ MOVI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00180">AArch64ISelLowering.h:180</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a61ede97ea8fc84f9f11d6478d5d214a6">llvm::AArch64ISD::ADDS</a></div><div class="ttdeci">@ ADDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00154">AArch64ISelLowering.h:154</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8ee06ddad96ab8a83a8513e4b5b49717">llvm::AArch64ISD::ADR</a></div><div class="ttdeci">@ ADR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00076">AArch64ISelLowering.h:76</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aed95d04e02c9b7a8a028cddb1ba02b70"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aed95d04e02c9b7a8a028cddb1ba02b70">llvm::AArch64TargetLowering::canMergeStoresTo</a></div><div class="ttdeci">bool canMergeStoresTo(unsigned AddressSpace, EVT MemVT, const MachineFunction &amp;MF) const override</div><div class="ttdoc">Returns if it's reasonable to merge stores to MemVT size.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00766">AArch64ISelLowering.h:766</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a227cc47204e0e6af51133e52dbda3cad">llvm::AArch64ISD::REV64</a></div><div class="ttdeci">@ REV64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00205">AArch64ISelLowering.h:205</a></div></div>
<div class="ttc" id="aclassllvm_1_1IRBuilderBase_html"><div class="ttname"><a href="classllvm_1_1IRBuilderBase.html">llvm::IRBuilderBase</a></div><div class="ttdoc">Common base class shared among various IRBuilders.</div><div class="ttdef"><b>Definition:</b> <a href="IRBuilder_8h_source.html#l00094">IRBuilder.h:94</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_ad467c4ab9119043f9b7750ab986be61a"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a></div><div class="ttdeci">MachineBasicBlock MachineBasicBlock::iterator DebugLoc DL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00076">AArch64SLSHardening.cpp:76</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ae0425e98d56c0083b583f1c5c714efd9">llvm::AArch64ISD::CMGTz</a></div><div class="ttdeci">@ CMGTz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00238">AArch64ISelLowering.h:238</a></div></div>
<div class="ttc" id="aMSP430Disassembler_8cpp_html_abf132b4ad93f3557cd3956577592ba68"><div class="ttname"><a href="MSP430Disassembler_8cpp.html#abf132b4ad93f3557cd3956577592ba68">AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdef"><b>Definition:</b> <a href="MSP430Disassembler_8cpp_source.html#l00142">MSP430Disassembler.cpp:142</a></div></div>
<div class="ttc" id="aRISCVRedundantCopyElimination_8cpp_html_a77c69067ae8279bc00ab8757731e90d7"><div class="ttname"><a href="RISCVRedundantCopyElimination_8cpp.html#a77c69067ae8279bc00ab8757731e90d7">CC</a></div><div class="ttdeci">auto CC</div><div class="ttdef"><b>Definition:</b> <a href="RISCVRedundantCopyElimination_8cpp_source.html#l00079">RISCVRedundantCopyElimination.cpp:79</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac790946c00d53a027bcd49843379fb21">llvm::AArch64ISD::SSTNT1_PRED</a></div><div class="ttdeci">@ SSTNT1_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00426">AArch64ISelLowering.h:426</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdeci">@ BUILTIN_OP_END</div><div class="ttdoc">BUILTIN_OP_END - This must be the last enum value in this list.</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01311">ISDOpcodes.h:1311</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0b3f053c7801048ee58d05f6877995d0">llvm::AArch64ISD::LD1DUPpost</a></div><div class="ttdeci">@ LD1DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00460">AArch64ISelLowering.h:460</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a26eebef9ecd023d56a0d1f5659c6d56f">llvm::AArch64ISD::FMA_PRED</a></div><div class="ttdeci">@ FMA_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00098">AArch64ISelLowering.h:98</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac22f87518ea997c68c74ba353797e025">llvm::AArch64ISD::LS64_EXTRACT</a></div><div class="ttdeci">@ LS64_EXTRACT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00356">AArch64ISelLowering.h:356</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6fa8b499e0abef24aa5d61c4ee8172d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6fa8b499e0abef24aa5d61c4ee8172d0">llvm::AArch64TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02315">AArch64ISelLowering.cpp:2315</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a80d287373eef2e8f8a71d40c853afb75">llvm::AArch64ISD::SVE_LD2_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD2_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00368">AArch64ISelLowering.h:368</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45354be2b9fb574b34b8e38f6fbdf15a">llvm::AArch64ISD::ABDU_PRED</a></div><div class="ttdeci">@ ABDU_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00095">AArch64ISelLowering.h:95</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1ace695a3a0de6c36056b46791fdbd53">llvm::AArch64ISD::CBNZ</a></div><div class="ttdeci">@ CBNZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00284">AArch64ISelLowering.h:284</a></div></div>
<div class="ttc" id="aclassllvm_1_1LoadInst_html"><div class="ttname"><a href="classllvm_1_1LoadInst.html">llvm::LoadInst</a></div><div class="ttdoc">An instruction for reading from memory.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00177">Instructions.h:177</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6245f16ff5b8230d2ed89127bf27efa8"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6245f16ff5b8230d2ed89127bf27efa8">llvm::AArch64TargetLowering::emitStoreConditional</a></div><div class="ttdeci">Value * emitStoreConditional(IRBuilderBase &amp;Builder, Value *Val, Value *Addr, AtomicOrdering Ord) const override</div><div class="ttdoc">Perform a store-conditional operation to Addr.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22845">AArch64ISelLowering.cpp:22845</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac239596aafdd24f4101f56f205fe8e7f">llvm::AArch64ISD::ORV_PRED</a></div><div class="ttdeci">@ ORV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00275">AArch64ISelLowering.h:275</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a1cfe6f1187d7ab1a0ada9cc119c1b2b4"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a1cfe6f1187d7ab1a0ada9cc119c1b2b4">llvm::TargetLoweringBase::ShiftLegalizationStrategy</a></div><div class="ttdeci">ShiftLegalizationStrategy</div><div class="ttdoc">Return the preferred strategy to legalize tihs SHIFT instruction, with ExpansionFactor being the recu...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00926">TargetLowering.h:926</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_acefcea723a8cd3136dae2d39a8dd7ca9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#acefcea723a8cd3136dae2d39a8dd7ca9">llvm::AArch64TargetLowering::shouldFoldConstantShiftPairToMask</a></div><div class="ttdeci">bool shouldFoldConstantShiftPairToMask(const SDNode *N, CombineLevel Level) const override</div><div class="ttdoc">Return true if it is profitable to fold a pair of shifts into a mask.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15029">AArch64ISelLowering.cpp:15029</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicRMWInst_html"><div class="ttname"><a href="classllvm_1_1AtomicRMWInst.html">llvm::AtomicRMWInst</a></div><div class="ttdoc">an instruction that atomically reads a memory location, combines it with another value,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00718">Instructions.h:718</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8aec775bf28196c442cf229cd43db2e3">llvm::AArch64ISD::UZP2</a></div><div class="ttdeci">@ UZP2</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00200">AArch64ISelLowering.h:200</a></div></div>
<div class="ttc" id="aclassllvm_1_1Register_html"><div class="ttname"><a href="classllvm_1_1Register.html">llvm::Register</a></div><div class="ttdoc">Wrapper class representing virtual and physical registers.</div><div class="ttdef"><b>Definition:</b> <a href="Register_8h_source.html#l00019">Register.h:19</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aceee946cfd7be220ace8a4ef7580c867"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aceee946cfd7be220ace8a4ef7580c867">llvm::AArch64TargetLowering::createComplexDeinterleavingIR</a></div><div class="ttdeci">Value * createComplexDeinterleavingIR(Instruction *I, ComplexDeinterleavingOperation OperationType, ComplexDeinterleavingRotation Rotation, Value *InputA, Value *InputB, Value *Accumulator=nullptr) const override</div><div class="ttdoc">Create the IR node for the given complex deinterleaving operation.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l24353">AArch64ISelLowering.cpp:24353</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a3b40229ffa0ce512148acc985d56136c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a3b40229ffa0ce512148acc985d56136c">llvm::AArch64TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l15051">AArch64ISelLowering.cpp:15051</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a83d0adb1d7f20d5a28003d08814e828a">llvm::AArch64ISD::PTRUE</a></div><div class="ttdeci">@ PTRUE</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00340">AArch64ISelLowering.h:340</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af36f36b0406330ead921ee1fb07de2cd">llvm::AArch64ISD::ANDS</a></div><div class="ttdeci">@ ANDS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00158">AArch64ISelLowering.h:158</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a852f902347015cf35be53ca82a2d36eb">llvm::AArch64ISD::FMAXV_PRED</a></div><div class="ttdeci">@ FMAXV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00332">AArch64ISelLowering.h:332</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4ce802350a14f6dd022c1d2dd87ec7b6">llvm::AArch64ISD::FROUNDEVEN_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FROUNDEVEN_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00137">AArch64ISelLowering.h:137</a></div></div>
<div class="ttc" id="aCallingConv_8h_html"><div class="ttname"><a href="CallingConv_8h.html">CallingConv.h</a></div></div>
<div class="ttc" id="aAArch64SLSHardening_8cpp_html_a5958512eae2979bd2eb383977996a600"><div class="ttname"><a href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a></div><div class="ttdeci">MachineBasicBlock &amp; MBB</div><div class="ttdef"><b>Definition:</b> <a href="AArch64SLSHardening_8cpp_source.html#l00074">AArch64SLSHardening.cpp:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a7e3d7d3d84a7e58cfb7a335dd0b5f1b5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a7e3d7d3d84a7e58cfb7a335dd0b5f1b5">llvm::AArch64TargetLowering::changeStreamingMode</a></div><div class="ttdeci">SDValue changeStreamingMode(SelectionDAG &amp;DAG, SDLoc DL, bool Enable, SDValue Chain, SDValue InFlag, SDValue PStateSM, bool Entry) const</div><div class="ttdoc">If a change in streaming mode is required on entry to/return from a function call it emits and return...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l07131">AArch64ISelLowering.cpp:7131</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af263284586304c99345ed0c663ea2e3c">llvm::AArch64ISD::GLD1S_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00387">AArch64ISelLowering.h:387</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a06e995899e91ad228e89b42a733a9fc8">llvm::AArch64ISD::FMAXNM_PRED</a></div><div class="ttdeci">@ FMAXNM_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00100">AArch64ISelLowering.h:100</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad37b1f031f487d6e69553ec06518c219"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad37b1f031f487d6e69553ec06518c219">llvm::AArch64TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t) const override</div><div class="ttdoc">Return true if the specified immediate is legal add immediate, that is the target has add instruction...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14807">AArch64ISelLowering.cpp:14807</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad25be6e24e6b7104abbf0660c96589e8">llvm::AArch64ISD::THREAD_POINTER</a></div><div class="ttdeci">@ THREAD_POINTER</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00089">AArch64ISelLowering.h:89</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2486a390b5849a760c293a7aa8a569f8">llvm::AArch64ISD::MSRR</a></div><div class="ttdeci">@ MSRR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00441">AArch64ISelLowering.h:441</a></div></div>
<div class="ttc" id="aclassllvm_1_1GlobalAddressSDNode_html"><div class="ttname"><a href="classllvm_1_1GlobalAddressSDNode.html">llvm::GlobalAddressSDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l01763">SelectionDAGNodes.h:1763</a></div></div>
<div class="ttc" id="astructllvm_1_1KnownBits_html"><div class="ttname"><a href="structllvm_1_1KnownBits.html">llvm::KnownBits</a></div><div class="ttdef"><b>Definition:</b> <a href="KnownBits_8h_source.html#l00023">KnownBits.h:23</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFunction_html_a4b21394c138cc5ae719510bb529ee099"><div class="ttname"><a href="classllvm_1_1MachineFunction.html#a4b21394c138cc5ae719510bb529ee099">llvm::MachineFunction::getFunction</a></div><div class="ttdeci">Function &amp; getFunction()</div><div class="ttdoc">Return the LLVM function that this machine code represents.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00638">MachineFunction.h:638</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566a205f1ecf68d1ece7e0640f7b35d4108f">llvm::AArch64::RZ</a></div><div class="ttdeci">@ RZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00500">AArch64ISelLowering.h:500</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2b59dada319a790ce5397dc4f8f02a8c">llvm::AArch64ISD::FRSQRTS</a></div><div class="ttdeci">@ FRSQRTS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00316">AArch64ISelLowering.h:316</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ad3e6a84b6c78f3b26132a2f124749347"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ad3e6a84b6c78f3b26132a2f124749347">llvm::AArch64TargetLowering::shouldTransformSignedTruncationCheck</a></div><div class="ttdeci">bool shouldTransformSignedTruncationCheck(EVT XVT, unsigned KeptBits) const override</div><div class="ttdoc">Should we tranform the IR-optimal check for whether given truncation down into KeptBits would be trun...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00813">AArch64ISelLowering.h:813</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a365f29ab21721393fe82ff3ae4554e5e"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a365f29ab21721393fe82ff3ae4554e5e">llvm::AArch64TargetLowering::getNumInterleavedAccesses</a></div><div class="ttdeci">unsigned getNumInterleavedAccesses(VectorType *VecTy, const DataLayout &amp;DL, bool UseScalable) const</div><div class="ttdoc">Returns the number of interleaved accesses that will be generated when lowering accesses of the given...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14312">AArch64ISelLowering.cpp:14312</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_aba40628328a660c78a9d73cc209f5e84"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#aba40628328a660c78a9d73cc209f5e84">llvm::TargetLoweringBase::AtomicExpansionKind</a></div><div class="ttdeci">AtomicExpansionKind</div><div class="ttdoc">Enum that specifies what an atomic load/AtomicRMWInst is expanded to, if at all.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00250">TargetLowering.h:250</a></div></div>
<div class="ttc" id="aclassuint16__t_html"><div class="ttname"><a href="classuint16__t.html">uint16_t</a></div></div>
<div class="ttc" id="aCallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a9140f89a634da6fe469d0faa0843a976"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a9140f89a634da6fe469d0faa0843a976">llvm::AArch64TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdoc">Return true if any actual instruction that defines a value of type FromTy implicitly zero-extends the...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13686">AArch64ISelLowering.cpp:13686</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7749b66ee4fb30ffb40a30f5ef67b46f">llvm::AArch64ISD::CSNEG</a></div><div class="ttdeci">@ CSNEG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00084">AArch64ISelLowering.h:84</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AMDGPU_1_1SendMsg_html_a8594419a4ddfad2c9a79279c490e466d"><div class="ttname"><a href="namespacellvm_1_1AMDGPU_1_1SendMsg.html#a8594419a4ddfad2c9a79279c490e466d">llvm::AMDGPU::SendMsg::Op</a></div><div class="ttdeci">Op</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00357">SIDefines.h:357</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad4cde0015d3454bacad2b4d1669608f0">llvm::AArch64ISD::STZG</a></div><div class="ttdeci">@ STZG</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00473">AArch64ISelLowering.h:473</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad96eeee7eab7d3e204af2c4cc2f3f28a">llvm::AArch64ISD::UDOT</a></div><div class="ttdeci">@ UDOT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00259">AArch64ISelLowering.h:259</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19adc79ed255f1706e125f05ac99a7341c4">llvm::AArch64ISD::CALL_BTI</a></div><div class="ttdeci">@ CALL_BTI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00059">AArch64ISelLowering.h:59</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a205e757ebb66d5477f9ec152d6adcf8b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a205e757ebb66d5477f9ec152d6adcf8b">llvm::AArch64TargetLowering::getVaListSizeInBits</a></div><div class="ttdeci">unsigned getVaListSizeInBits(const DataLayout &amp;DL) const override</div><div class="ttdoc">Returns the size of the platform's va_list object.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23092">AArch64ISelLowering.cpp:23092</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a02e94d994c40b37bc4cf95827982393d">llvm::AArch64ISD::FMOV</a></div><div class="ttdeci">@ FMOV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00184">AArch64ISelLowering.h:184</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04630">TargetLowering.h:4630</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af881f3ff352fcf2103ed1f1e8df2eea7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af881f3ff352fcf2103ed1f1e8df2eea7">llvm::AArch64TargetLowering::supportKCFIBundles</a></div><div class="ttdeci">bool supportKCFIBundles() const override</div><div class="ttdoc">Return true if the target supports kcfi operand bundles.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00856">AArch64ISelLowering.h:856</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a8368d7899d9217339a7e13fa3b7dc29e">llvm::AArch64ISD::UADDV_PRED</a></div><div class="ttdeci">@ UADDV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00270">AArch64ISelLowering.h:270</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a1885796ae6d5528e9544ad558881e46b"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a1885796ae6d5528e9544ad558881e46b">llvm::AArch64TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">TargetLoweringBase::LegalizeTypeAction getPreferredVectorAction(MVT VT) const override</div><div class="ttdoc">Return the preferred vector type legalization action.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22579">AArch64ISelLowering.cpp:22579</a></div></div>
<div class="ttc" id="aclassllvm_1_1TypeSize_html"><div class="ttname"><a href="classllvm_1_1TypeSize.html">llvm::TypeSize</a></div><div class="ttdef"><b>Definition:</b> <a href="TypeSize_8h_source.html#l00314">TypeSize.h:314</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_add09df38070887ea74972930f1c9ce83"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#add09df38070887ea74972930f1c9ce83">llvm::AArch64TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr &amp;MI, MachineBasicBlock *MBB) const override</div><div class="ttdoc">This method should be implemented by targets that mark instructions with the 'usesCustomInserter' fla...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02770">AArch64ISelLowering.cpp:2770</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e506b3ba0ddd0fc4041cdd4656dee37">llvm::AArch64ISD::NEG_MERGE_PASSTHRU</a></div><div class="ttdeci">@ NEG_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00149">AArch64ISelLowering.h:149</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4a963d58bfd84cd339df4a7c57f8764e">llvm::AArch64ISD::CSINC</a></div><div class="ttdeci">@ CSINC</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00085">AArch64ISelLowering.h:85</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa9468a8cff4e6e8565df6264690cd325">llvm::AArch64ISD::GLDFF1S_SXTW_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_SXTW_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00405">AArch64ISelLowering.h:405</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4cd6678c26ce1ff7c0b0fab8b53707c9">llvm::AArch64ISD::TBL</a></div><div class="ttdeci">@ TBL</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00327">AArch64ISelLowering.h:327</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346a04cca8bc12888d0a7238f55a6c550ad0">llvm::MVT::i32</a></div><div class="ttdeci">@ i32</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00048">MachineValueType.h:48</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a15bcdc727d8a841f1bc89a276b7eab72"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a15bcdc727d8a841f1bc89a276b7eab72">llvm::AArch64TargetLowering::initializeSplitCSR</a></div><div class="ttdeci">void initializeSplitCSR(MachineBasicBlock *Entry) const override</div><div class="ttdoc">Perform necessary initialization to handle a subset of CSRs explicitly via copies.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23014">AArch64ISelLowering.cpp:23014</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a35dc101b509721ffbfb58aba316de681"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a35dc101b509721ffbfb58aba316de681">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdoc">This enum indicates whether a types are legal for a target, and if not, what action should be used to...</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00206">TargetLowering.h:206</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdoc">Provides information about what library functions are available for the current target.</div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00234">TargetLibraryInfo.h:234</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a558ddabda114cddf991cf8052babf0da">llvm::AArch64ISD::GLD1S_SXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_SXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00385">AArch64ISelLowering.h:385</a></div></div>
<div class="ttc" id="aclassllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdoc">Unlike LLVM values, Selection DAG nodes may return multiple values as the result of a computation.</div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00145">SelectionDAGNodes.h:145</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab6a60676cdf39d45ae2ec66a7ea4aada"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab6a60676cdf39d45ae2ec66a7ea4aada">llvm::AArch64TargetLowering::EmitF128CSEL</a></div><div class="ttdeci">MachineBasicBlock * EmitF128CSEL(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02630">AArch64ISelLowering.cpp:2630</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a740628cb5637cb8afc89ee4fe2cbaf7a">llvm::AArch64ISD::SVE_LD3_MERGE_ZERO</a></div><div class="ttdeci">@ SVE_LD3_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00369">AArch64ISelLowering.h:369</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af744ee43acb71c6a7b2792a4bc7e0b">llvm::AArch64ISD::FP_EXTEND_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FP_EXTEND_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00141">AArch64ISelLowering.h:141</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa631fe3aedf8ad98d00b72a60a83331b">llvm::AArch64ISD::GLDFF1S_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00400">AArch64ISelLowering.h:400</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a98a5a7a00d7d117c9560524236a559d0"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a98a5a7a00d7d117c9560524236a559d0">llvm::AArch64TargetLowering::getSafeStackPointerLocation</a></div><div class="ttdeci">Value * getSafeStackPointerLocation(IRBuilderBase &amp;IRB) const override</div><div class="ttdoc">If the target has a standard location for the unsafe stack pointer, returns the address of that locat...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22963">AArch64ISelLowering.cpp:22963</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a634352ae2c68d37dcc22dd318404b3ba"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a634352ae2c68d37dcc22dd318404b3ba">llvm::AArch64TargetLowering::EmitZAInstr</a></div><div class="ttdeci">MachineBasicBlock * EmitZAInstr(unsigned Opc, unsigned BaseReg, MachineInstr &amp;MI, MachineBasicBlock *BB, bool HasTile) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02732">AArch64ISelLowering.cpp:2732</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa2e9d9d7c30818fd5ba551f8d3f0af34">llvm::AArch64ISD::ADRP</a></div><div class="ttdeci">@ ADRP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00075">AArch64ISelLowering.h:75</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ffcbbcb6e2951b44a89f04a89507a0c">llvm::AArch64ISD::FCMEQz</a></div><div class="ttdeci">@ FCMEQz</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00241">AArch64ISelLowering.h:241</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a626e899c69c3bfdbdbb094dd1c43bcc5">llvm::AArch64ISD::DUPLANE64</a></div><div class="ttdeci">@ DUPLANE64</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00176">AArch64ISelLowering.h:176</a></div></div>
<div class="ttc" id="anamespacellvm_1_1RISCVMatInt_html_a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c"><div class="ttname"><a href="namespacellvm_1_1RISCVMatInt.html#a3c9bceaea514f7c01e87dcb184d3c972a3b5b9d77cc1b7c08af3a3cdba0c6736c">llvm::RISCVMatInt::Imm</a></div><div class="ttdeci">@ Imm</div><div class="ttdef"><b>Definition:</b> <a href="RISCVMatInt_8h_source.html#l00023">RISCVMatInt.h:23</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a293600b79057550d0e087a9aa8be097d">llvm::AArch64ISD::ST2G</a></div><div class="ttdeci">@ ST2G</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00474">AArch64ISelLowering.h:474</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a63629e520272560bfaa91072ced436db">llvm::AArch64ISD::SST1_SXTW_PRED</a></div><div class="ttdeci">@ SST1_SXTW_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00420">AArch64ISelLowering.h:420</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05dd7344f5aef716731bf261a43f218c">llvm::AArch64ISD::FSUB_PRED</a></div><div class="ttdeci">@ FSUB_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00104">AArch64ISelLowering.h:104</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a4ed0e25160d3a3323c87794e593b364a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a4ed0e25160d3a3323c87794e593b364a">llvm::AArch64TargetLowering::CCAssignFnForReturn</a></div><div class="ttdeci">CCAssignFn * CCAssignFnForReturn(CallingConv::ID CC) const</div><div class="ttdoc">Selects the correct CCAssignFn for a given CallingConvention value.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l06278">AArch64ISelLowering.cpp:6278</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa4502ed00aa357af2b923730584885d7"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa4502ed00aa357af2b923730584885d7">llvm::AArch64TargetLowering::getRedZoneSize</a></div><div class="ttdeci">unsigned getRedZoneSize(const Function &amp;F) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00896">AArch64ISelLowering.h:896</a></div></div>
<div class="ttc" id="aclassllvm_1_1ShuffleVectorInst_html"><div class="ttname"><a href="classllvm_1_1ShuffleVectorInst.html">llvm::ShuffleVectorInst</a></div><div class="ttdoc">This instruction constructs a fixed permutation of two input vectors.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l02017">Instructions.h:2017</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineFrameInfo_html"><div class="ttname"><a href="classllvm_1_1MachineFrameInfo.html">llvm::MachineFrameInfo</a></div><div class="ttdoc">The MachineFrameInfo class represents an abstract stack frame until prolog/epilog code is inserted.</div><div class="ttdef"><b>Definition:</b> <a href="MachineFrameInfo_8h_source.html#l00106">MachineFrameInfo.h:106</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_af86f6febc25487d02d7904252e2a107d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#af86f6febc25487d02d7904252e2a107d">llvm::AArch64TargetLowering::shouldExpandGetActiveLaneMask</a></div><div class="ttdeci">bool shouldExpandGetActiveLaneMask(EVT VT, EVT OpVT) const override</div><div class="ttdoc">Return true if the @llvm.get.active.lane.mask intrinsic should be expanded using generic code in Sele...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l01684">AArch64ISelLowering.cpp:1684</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a6ee026906ebb33819f0452450d5bc4ef">llvm::AArch64ISD::REINTERPRET_CAST</a></div><div class="ttdeci">@ REINTERPRET_CAST</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00352">AArch64ISelLowering.h:352</a></div></div>
<div class="ttc" id="anamespacellvm_html_aa6d856e4879bb775617f8c3634773b7a"><div class="ttname"><a href="namespacellvm.html#aa6d856e4879bb775617f8c3634773b7a">llvm::CombineLevel</a></div><div class="ttdeci">CombineLevel</div><div class="ttdef"><b>Definition:</b> <a href="DAGCombine_8h_source.html#l00015">DAGCombine.h:15</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9fb341bd2a710ddf055b0545efc68fc0">llvm::AArch64ISD::FTRUNC_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FTRUNC_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00139">AArch64ISelLowering.h:139</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ab7ba1399d23ed2bdf2123d00db72cee2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ab7ba1399d23ed2bdf2123d00db72cee2">llvm::AArch64TargetLowering::shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd</a></div><div class="ttdeci">bool shouldProduceAndByConstByHoistingConstFromShiftsLHSOfAnd(SDValue X, ConstantSDNode *XC, ConstantSDNode *CC, SDValue Y, unsigned OldShiftOpcode, unsigned NewShiftOpcode, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Given the pattern (X &amp; (C l&gt;&gt;/&lt;&lt; Y)) ==/!= 0 return true if it should be transformed into: ((X &lt;&lt;/l&gt;&gt;...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22992">AArch64ISelLowering.cpp:22992</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afae32e400e4bc01cc4673f48e856472d">llvm::AArch64ISD::REV16</a></div><div class="ttdeci">@ REV16</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00203">AArch64ISelLowering.h:203</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2af2841f081fa05b7343e785ac360633">llvm::AArch64ISD::LS64_BUILD</a></div><div class="ttdeci">@ LS64_BUILD</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00355">AArch64ISelLowering.h:355</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a9aa08fb3daa6c8e29cf934b549439944"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a9aa08fb3daa6c8e29cf934b549439944">llvm::AArch64::RoundingBitsPos</a></div><div class="ttdeci">const unsigned RoundingBitsPos</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00505">AArch64ISelLowering.h:505</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afa65635052abba7d2eb891eb24706af9">llvm::AArch64ISD::GLD1_UXTW_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_UXTW_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00375">AArch64ISelLowering.h:375</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a433c4e85025f39985b0e259cbf6f95ed">llvm::AArch64ISD::UADDV</a></div><div class="ttdeci">@ UADDV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00250">AArch64ISelLowering.h:250</a></div></div>
<div class="ttc" id="anamespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdoc">FIRST_TARGET_MEMORY_OPCODE - Target-specific pre-isel operations which do not reference a specific me...</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l01323">ISDOpcodes.h:1323</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a406599321c7231224a41d58cbe973b15"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a406599321c7231224a41d58cbe973b15">llvm::AArch64TargetLowering::shouldConvertFpToSat</a></div><div class="ttdeci">bool shouldConvertFpToSat(unsigned Op, EVT FPVT, EVT VT) const override</div><div class="ttdoc">Should we generate fp_to_si_sat and fp_to_ui_sat from type FPVT to type VT from min(max(fptoi)) satur...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23078">AArch64ISelLowering.cpp:23078</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa15ed7ca8d8275ec7a500744af929f25"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa15ed7ca8d8275ec7a500744af929f25">llvm::AArch64TargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz(Type *) const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00778">AArch64ISelLowering.h:778</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af368614239dc9c9128bd40dd311092b8">llvm::AArch64ISD::UMAXV_PRED</a></div><div class="ttdeci">@ UMAXV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00272">AArch64ISelLowering.h:272</a></div></div>
<div class="ttc" id="aregcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a23379b95ff6faf89e6fad047bfb0ac1b">llvm::AArch64ISD::ABS_MERGE_PASSTHRU</a></div><div class="ttdeci">@ ABS_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00148">AArch64ISelLowering.h:148</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ac8f6f034b1c865aa8e77ccaebda32218">llvm::AArch64ISD::GLD1_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00374">AArch64ISelLowering.h:374</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a08ec19f37da502bfd936951a14f678c4">llvm::AArch64ISD::ST2LANEpost</a></div><div class="ttdeci">@ ST2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00468">AArch64ISelLowering.h:468</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1267fa1fba459cdc29d3291f477f2050">llvm::AArch64ISD::UMAXV</a></div><div class="ttdeci">@ UMAXV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00267">AArch64ISelLowering.h:267</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLowering_html_a81c2ce31f2561bc76682f4a76f1ba0f0"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a81c2ce31f2561bc76682f4a76f1ba0f0">llvm::TargetLowering::getInlineAsmMemConstraint</a></div><div class="ttdeci">virtual unsigned getInlineAsmMemConstraint(StringRef ConstraintCode) const</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l04722">TargetLowering.h:4722</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9be68046aad6ca20ef30d451f3ab9eb5">llvm::AArch64ISD::GLD1S_MERGE_ZERO</a></div><div class="ttdeci">@ GLD1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00382">AArch64ISelLowering.h:382</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa7d178f513996b738fea26d693c54e9a">llvm::AArch64ISD::TBZ</a></div><div class="ttdeci">@ TBZ</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00285">AArch64ISelLowering.h:285</a></div></div>
<div class="ttc" id="anamespacellvm_1_1MipsISD_html_a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a422daf9aa810935178671306b651d69bad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdeci">@ Ins</div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00160">MipsISelLowering.h:160</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19af6319439dbf716e743039fae1f75a4fc">llvm::AArch64ISD::FCCMP</a></div><div class="ttdeci">@ FCCMP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00163">AArch64ISelLowering.h:163</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a798a85d56b9dc609e615130607563819"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a798a85d56b9dc609e615130607563819">llvm::AArch64TargetLowering::getTgtMemIntrinsic</a></div><div class="ttdeci">bool getTgtMemIntrinsic(IntrinsicInfo &amp;Info, const CallInst &amp;I, MachineFunction &amp;MF, unsigned Intrinsic) const override</div><div class="ttdoc">getTgtMemIntrinsic - Represent NEON load and store intrinsics as MemIntrinsicNodes.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13465">AArch64ISelLowering.cpp:13465</a></div></div>
<div class="ttc" id="aclassllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdoc">This class consists of common code factored out of the SmallVector class to reduce code duplication b...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00042">APFloat.h:42</a></div></div>
<div class="ttc" id="aLVLGen_8cpp_html_a0a198e38a5def54ba58bebc655eda8e7"><div class="ttname"><a href="LVLGen_8cpp.html#a0a198e38a5def54ba58bebc655eda8e7">RegName</a></div><div class="ttdeci">#define RegName(no)</div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a71ac0cbadf54f77ae050dba63b365acc"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a71ac0cbadf54f77ae050dba63b365acc">llvm::AArch64TargetLowering::shouldSinkOperands</a></div><div class="ttdeci">bool shouldSinkOperands(Instruction *I, SmallVectorImpl&lt; Use * &gt; &amp;Ops) const override</div><div class="ttdoc">Check if sinking I's operands to I's basic block is profitable, because the operands can be folded in...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l13869">AArch64ISelLowering.cpp:13869</a></div></div>
<div class="ttc" id="aPassBuilderBindings_8cpp_html_ab76052bb166c65901edb603a3e1f03ab"><div class="ttname"><a href="PassBuilderBindings_8cpp.html#ab76052bb166c65901edb603a3e1f03ab">TM</a></div><div class="ttdeci">const char LLVMTargetMachineRef TM</div><div class="ttdef"><b>Definition:</b> <a href="PassBuilderBindings_8cpp_source.html#l00047">PassBuilderBindings.cpp:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1TargetLoweringBase_html_a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a0cbb26a6b04c9a328e0e0966881da33fa8e243db2e3806dcf4997c408a355ddfc">llvm::TargetLoweringBase::Enabled</a></div><div class="ttdeci">@ Enabled</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00532">TargetLowering.h:532</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683"><div class="ttname"><a href="classllvm_1_1MVT.html#a330aea6151cae3adaf5e179dcfe87346ab3be25b50efa0289a3c86fd50454b683">llvm::MVT::i16</a></div><div class="ttdeci">@ i16</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00047">MachineValueType.h:47</a></div></div>
<div class="ttc" id="aclassllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdoc">This class represents a function call, abstracting a target machine's calling convention.</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01485">Instructions.h:1485</a></div></div>
<div class="ttc" id="alib_2CodeGen_2README_8txt_html_a09776db24cf586ec9f1e18f3bae14099"><div class="ttname"><a href="lib_2CodeGen_2README_8txt.html#a09776db24cf586ec9f1e18f3bae14099">BB</a></div><div class="ttdeci">Common register allocation spilling lr str ldr sxth r3 ldr mla r4 can lr mov lr str ldr sxth r3 mla r4 and then merge mul and lr str ldr sxth r3 mla r4 It also increase the likelihood the store may become dead bb27 Successors according to LLVM BB</div><div class="ttdef"><b>Definition:</b> <a href="lib_2CodeGen_2README_8txt_source.html#l00039">README.txt:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1CodeGenOpt_html_ad7e52174abb1cfb84238ad1ac475ee36"><div class="ttname"><a href="namespacellvm_1_1CodeGenOpt.html#ad7e52174abb1cfb84238ad1ac475ee36">llvm::CodeGenOpt::Level</a></div><div class="ttdeci">Level</div><div class="ttdoc">Code generation optimization level.</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00057">CodeGen.h:57</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2ca380dca8a9dd681808096bfdd62695">llvm::AArch64ISD::BSWAP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ BSWAP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00343">AArch64ISelLowering.h:343</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19afe73a33ffb540dcae45e6c1fcf2ae167">llvm::AArch64ISD::INSR</a></div><div class="ttdeci">@ INSR</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00337">AArch64ISelLowering.h:337</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acffc300e996f001cf3bbbf1e25c7b974">llvm::AArch64ISD::LD2LANEpost</a></div><div class="ttdeci">@ LD2LANEpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00465">AArch64ISelLowering.h:465</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a71296993893d456da697d6a6e1c5c81b">llvm::AArch64ISD::LASTA</a></div><div class="ttdeci">@ LASTA</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00325">AArch64ISelLowering.h:325</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a6249d1435318ffc44640d1b46f4ac294"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a6249d1435318ffc44640d1b46f4ac294">llvm::AArch64TargetLowering::preferIncOfAddToSubOfNot</a></div><div class="ttdeci">bool preferIncOfAddToSubOfNot(EVT VT) const override</div><div class="ttdoc">These two forms are equivalent: sub y, (xor x, -1) add (add x, 1), y The variant with two add's is IR...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l23073">AArch64ISelLowering.cpp:23073</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1a8fa2bbc5e58ecdb4d5405c52165959">llvm::AArch64ISD::ST4post</a></div><div class="ttdeci">@ ST4post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00453">AArch64ISelLowering.h:453</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5b1de6bb4e7f7e0cf389ba2f258066e2">llvm::AArch64ISD::ST1x3post</a></div><div class="ttdeci">@ ST1x3post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00458">AArch64ISelLowering.h:458</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a2bac403076acbbf971d9213895e49c4f">llvm::AArch64ISD::WrapperLarge</a></div><div class="ttdeci">@ WrapperLarge</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00052">AArch64ISelLowering.h:52</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64Subtarget_html"><div class="ttname"><a href="classllvm_1_1AArch64Subtarget.html">llvm::AArch64Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64Subtarget_8h_source.html#l00038">AArch64Subtarget.h:38</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_ae854a8e8c09efe0960eaae718304b77d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#ae854a8e8c09efe0960eaae718304b77d">llvm::AArch64TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const DataLayout &amp;DL, const AddrMode &amp;AM, Type *Ty, unsigned AS, Instruction *I=nullptr) const override</div><div class="ttdoc">Return true if the addressing mode represented by AM is legal for this target, for a load/store of th...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l14859">AArch64ISelLowering.cpp:14859</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html">llvm::AArch64TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00515">AArch64ISelLowering.h:515</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa11502fbc6bf582057507658bd9682a9"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa11502fbc6bf582057507658bd9682a9">llvm::AArch64TargetLowering::getPointerTy</a></div><div class="ttdeci">MVT getPointerTy(const DataLayout &amp;DL, uint32_t AS=0) const override</div><div class="ttdoc">Return the pointer type for the given address space, defaults to the pointer type from the data layou...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00538">AArch64ISelLowering.h:538</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab074f130ca724f3a3e0bdc8191cb6f04">llvm::AArch64ISD::MOPS_MEMCOPY</a></div><div class="ttdeci">@ MOPS_MEMCOPY</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00487">AArch64ISelLowering.h:487</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a9d12cf233445b196a30a2cb5e339b6dc">llvm::AArch64ISD::LD4DUPpost</a></div><div class="ttdeci">@ LD4DUPpost</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00463">AArch64ISelLowering.h:463</a></div></div>
<div class="ttc" id="aMachineFunction_8h_html"><div class="ttname"><a href="MachineFunction_8h.html">MachineFunction.h</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a55a346ec47012d131cd5068a91bfd35e">llvm::AArch64ISD::PTEST_ANY</a></div><div class="ttdeci">@ PTEST_ANY</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00339">AArch64ISelLowering.h:339</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19abb58d2b22e1e4205262ef9b7a6a08e61">llvm::AArch64ISD::BIT</a></div><div class="ttdeci">@ BIT</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00280">AArch64ISelLowering.h:280</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1dd8fc0bc13596b74da85b07a1ee5dd2">llvm::AArch64ISD::BRCOND</a></div><div class="ttdeci">@ BRCOND</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00081">AArch64ISelLowering.h:81</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ad97a96707d208382bc33f77bbe9f9edd">llvm::AArch64ISD::SUNPKHI</a></div><div class="ttdeci">@ SUNPKHI</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00318">AArch64ISelLowering.h:318</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a859081e342a8a97b3648873ae3df252d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a859081e342a8a97b3648873ae3df252d">llvm::AArch64TargetLowering::insertSSPDeclarations</a></div><div class="ttdeci">void insertSSPDeclarations(Module &amp;M) const override</div><div class="ttdoc">Inserts necessary declarations for SSP (stack protection) purpose.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22928">AArch64ISelLowering.cpp:22928</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a45614e13bc7af6996cacd17ad8a0e829">llvm::AArch64ISD::UINT_TO_FP_MERGE_PASSTHRU</a></div><div class="ttdeci">@ UINT_TO_FP_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00142">AArch64ISelLowering.h:142</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a685ce754a67e5cb56d1ef4093e6bf4fe">llvm::AArch64ISD::FNEARBYINT_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FNEARBYINT_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00132">AArch64ISelLowering.h:132</a></div></div>
<div class="ttc" id="aclassllvm_1_1MachineMemOperand_html_aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6"><div class="ttname"><a href="classllvm_1_1MachineMemOperand.html#aaa2020e47e35179234b9ea27d555b2ddac2989bebe46c9b9fcb7a92e5ade8dde6">llvm::MachineMemOperand::MONone</a></div><div class="ttdeci">@ MONone</div><div class="ttdef"><b>Definition:</b> <a href="MachineMemOperand_8h_source.html#l00132">MachineMemOperand.h:132</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a0d5ecaf42b919f021d7f90a1b17d3d4e">llvm::AArch64ISD::GLDFF1_SCALED_MERGE_ZERO</a></div><div class="ttdeci">@ GLDFF1_SCALED_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00392">AArch64ISelLowering.h:392</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a16eb7e7dd4fd476ad2fa83cfb84c068d"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a16eb7e7dd4fd476ad2fa83cfb84c068d">llvm::AArch64TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, KnownBits &amp;Known, const APInt &amp;DemandedElts, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdoc">Determine which of the bits specified in Mask are known to be either zero or one and return them in t...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02144">AArch64ISelLowering.cpp:2144</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a4e18ab55d69c25d612218c79b2085610">llvm::AArch64ISD::SMINV</a></div><div class="ttdeci">@ SMINV</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00264">AArch64ISelLowering.h:264</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_aa69a30633eb175372a93a42bfc5d89f2"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#aa69a30633eb175372a93a42bfc5d89f2">llvm::AArch64TargetLowering::hasAndNot</a></div><div class="ttdeci">bool hasAndNot(SDValue Y) const override</div><div class="ttdoc">Return true if the target has a bitwise and-not operation: X = ~A &amp; B This can be used to simplify se...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00793">AArch64ISelLowering.h:793</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a94b0ff91bd18235291da52ddf1e7cc1a"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a94b0ff91bd18235291da52ddf1e7cc1a">llvm::AArch64TargetLowering::EmitZero</a></div><div class="ttdeci">MachineBasicBlock * EmitZero(MachineInstr &amp;MI, MachineBasicBlock *BB) const</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l02754">AArch64ISelLowering.cpp:2754</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79b964a205e8af1c7d40c1c7ea27cbeb">llvm::AArch64ISD::FADD_PRED</a></div><div class="ttdeci">@ FADD_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00096">AArch64ISelLowering.h:96</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19ab094a6a98cc4e55bec227f809503a184">llvm::AArch64ISD::ST2post</a></div><div class="ttdeci">@ ST2post</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00451">AArch64ISelLowering.h:451</a></div></div>
<div class="ttc" id="aclassllvm_1_1Value_html"><div class="ttname"><a href="classllvm_1_1Value.html">llvm::Value</a></div><div class="ttdoc">LLVM Value Representation.</div><div class="ttdef"><b>Definition:</b> <a href="Value_8h_source.html#l00074">Value.h:74</a></div></div>
<div class="ttc" id="aclassllvm_1_1AtomicCmpXchgInst_html"><div class="ttname"><a href="classllvm_1_1AtomicCmpXchgInst.html">llvm::AtomicCmpXchgInst</a></div><div class="ttdoc">An instruction that atomically checks whether a specified value is in a memory location,...</div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l00513">Instructions.h:513</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a181674aa31d76fa8a08b53eed4d5d10c"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a181674aa31d76fa8a08b53eed4d5d10c">llvm::AArch64TargetLowering::getExceptionSelectorRegister</a></div><div class="ttdeci">Register getExceptionSelectorRegister(const Constant *PersonalityFn) const override</div><div class="ttdoc">If a physical register, this returns the register that receives the exception typeid on entry to a la...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00759">AArch64ISelLowering.h:759</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19aa98c8308b08e86e1e953f273207b0528">llvm::AArch64ISD::LD1S_MERGE_ZERO</a></div><div class="ttdeci">@ LD1S_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00359">AArch64ISelLowering.h:359</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a05487d4f8bc52d52005b9f3ccfe9556d">llvm::AArch64ISD::STP</a></div><div class="ttdeci">@ STP</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00480">AArch64ISelLowering.h:480</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a1280ffb064fa61a167776c1714f8c115">llvm::AArch64ISD::FMIN_PRED</a></div><div class="ttdeci">@ FMIN_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00101">AArch64ISelLowering.h:101</a></div></div>
<div class="ttc" id="aclassllvm_1_1AArch64TargetLowering_html_a85b96f315b961f037b6aedfca25133c5"><div class="ttname"><a href="classllvm_1_1AArch64TargetLowering.html#a85b96f315b961f037b6aedfca25133c5">llvm::AArch64TargetLowering::functionArgumentNeedsConsecutiveRegisters</a></div><div class="ttdeci">bool functionArgumentNeedsConsecutiveRegisters(Type *Ty, CallingConv::ID CallConv, bool isVarArg, const DataLayout &amp;DL) const override</div><div class="ttdoc">For some targets, an LLVM struct type must be broken down into multiple simple types,...</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8cpp_source.html#l22884">AArch64ISelLowering.cpp:22884</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a658fff45ec5b54f450348d849379d5e7">llvm::AArch64ISD::GLDNT1_INDEX_MERGE_ZERO</a></div><div class="ttdeci">@ GLDNT1_INDEX_MERGE_ZERO</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00410">AArch64ISelLowering.h:410</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a5d3f342d733ac020d495e08094c201bb">llvm::AArch64ISD::DUPLANE32</a></div><div class="ttdeci">@ DUPLANE32</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00175">AArch64ISelLowering.h:175</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a236b6f5a3fa768b9338169585b94d31e">llvm::AArch64ISD::FDIV_PRED</a></div><div class="ttdeci">@ FDIV_PRED</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00097">AArch64ISelLowering.h:97</a></div></div>
<div class="ttc" id="aclassllvm_1_1MVT_html_aded931e298cfa08b5038ca2b63c06bb8"><div class="ttname"><a href="classllvm_1_1MVT.html#aded931e298cfa08b5038ca2b63c06bb8">llvm::MVT::getIntegerVT</a></div><div class="ttdeci">static MVT getIntegerVT(unsigned BitWidth)</div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l01246">MachineValueType.h:1246</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a7c0da9722d4fb6b68c096e15b50bdbac">llvm::AArch64ISD::FROUND_MERGE_PASSTHRU</a></div><div class="ttdeci">@ FROUND_MERGE_PASSTHRU</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00136">AArch64ISelLowering.h:136</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64_html_a2a1421dcee7067c8a9c69752bd8ec566"><div class="ttname"><a href="namespacellvm_1_1AArch64.html#a2a1421dcee7067c8a9c69752bd8ec566">llvm::AArch64::Rounding</a></div><div class="ttdeci">Rounding</div><div class="ttdoc">Possible values of current rounding mode, which is specified in bits 23:22 of FPCR.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00496">AArch64ISelLowering.h:496</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19a79512f79cb3d87ff14fd966207218ca5">llvm::AArch64ISD::NVCAST</a></div><div class="ttdeci">@ NVCAST</div><div class="ttdoc">Natural vector cast.</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00303">AArch64ISelLowering.h:303</a></div></div>
<div class="ttc" id="aclassllvm_1_1LLT_html"><div class="ttname"><a href="classllvm_1_1LLT.html">llvm::LLT</a></div><div class="ttdef"><b>Definition:</b> <a href="LowLevelTypeImpl_8h_source.html#l00039">LowLevelTypeImpl.h:39</a></div></div>
<div class="ttc" id="anamespacellvm_1_1AArch64ISD_html_a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff"><div class="ttname"><a href="namespacellvm_1_1AArch64ISD.html#a35ad1b8db0dfad0b69c9185c5fe24e19acdc788ad7d0ba7ecc3806c90b39b46ff">llvm::AArch64ISD::SUBS</a></div><div class="ttdeci">@ SUBS</div><div class="ttdef"><b>Definition:</b> <a href="AArch64ISelLowering_8h_source.html#l00155">AArch64ISelLowering.h:155</a></div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:08:53 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
