Vivado Simulator 2015.2
Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2015.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_needlemanWunsch_top -prj needlemanWunsch.prj --lib ieee_proposed=./ieee_proposed -s needlemanWunsch 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/AESL_autobram_read_r.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_autobram_read_r
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/AESL_axi_slave_AXILiteS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_AXILiteS
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/AESL_axi_s_ref_genome.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_ref_genome
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/needlemanWunsch.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_needlemanWunsch_top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/needlemanWunsch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module needlemanWunsch
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/needlemanWunsch_AXILiteS_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module needlemanWunsch_AXILiteS_s_axi
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/needlemanWunsch_orig1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module needlemanWunsch_orig1_ram
INFO: [VRFC 10-311] analyzing module needlemanWunsch_orig1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Nathaniel2/hls1121/solution2/sim/verilog/needlemanWunsch_score1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module needlemanWunsch_score1_ram
INFO: [VRFC 10-311] analyzing module needlemanWunsch_score1
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.needlemanWunsch_AXILiteS_s_axi(C...
Compiling module xil_defaultlib.needlemanWunsch_score1_ram
Compiling module xil_defaultlib.needlemanWunsch_score1(DataWidth...
Compiling module xil_defaultlib.needlemanWunsch_orig1_ram
Compiling module xil_defaultlib.needlemanWunsch_orig1(DataWidth=...
Compiling module xil_defaultlib.needlemanWunsch_default
Compiling module xil_defaultlib.AESL_autobram_read_r
Compiling module xil_defaultlib.AESL_axi_s_ref_genome
Compiling module xil_defaultlib.AESL_axi_slave_AXILiteS
Compiling module xil_defaultlib.apatb_needlemanWunsch_top
Waiting for 5 sub-compilation(s) to finish...
Built simulation snapshot needlemanWunsch
