// Seed: 2241804219
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input tri id_2,
    input uwire id_3,
    input wor id_4,
    output tri0 id_5,
    output wand id_6,
    input wire id_7,
    input wire id_8,
    input uwire id_9,
    input tri0 id_10,
    input wire id_11,
    input tri0 id_12,
    output uwire id_13,
    input supply0 id_14,
    input wor id_15
);
  logic id_17;
endmodule
module module_1 (
    input supply0 id_0,
    output wand id_1,
    input wor id_2,
    input wor id_3,
    output wand id_4,
    output supply1 id_5,
    output tri1 id_6,
    output uwire id_7,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input supply0 id_11,
    output supply1 id_12
);
  assign id_4 = 1;
  module_0 modCall_1 (
      id_11,
      id_11,
      id_8,
      id_3,
      id_11,
      id_12,
      id_7,
      id_9,
      id_11,
      id_8,
      id_2,
      id_0,
      id_2,
      id_5,
      id_8,
      id_0
  );
  assign modCall_1.id_9 = 0;
endmodule
