

================================================================
== Vivado HLS Report for 'mat_vec_multiply'
================================================================
* Date:           Tue Apr 25 20:59:54 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        mat_vec_mul_hls
* Solution:       solution1_default
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.035 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       98|       98| 0.980 us | 0.980 us |   98|   98|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- dot_prod_row           |       56|       56|        14|          -|          -|     4|    no    |
        | + dot_prod_column       |       12|       12|         3|          -|          -|     4|    no    |
        |- diagonal_vec_loop      |       40|       40|        10|          -|          -|     4|    no    |
        | + element_process_loop  |        8|        8|         2|          -|          -|     4|    no    |
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      3|       0|     205|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        0|      -|      64|       8|    0|
|Multiplexer      |        -|      -|       -|     110|    -|
|Register         |        -|      -|      78|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      3|     142|     323|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     2060|   2800|  607200|  303600|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |        Module        | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |dot_prod_U  |mat_vec_multiply_bkb  |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                      |        0|  64|   8|    0|    16|   32|     1|          512|
    +------------+----------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+-------+---+----+------------+------------+
    |mul_ln13_fu_210_p2     |     *    |      3|  0|  20|          32|          32|
    |accumulator_d0         |     +    |      0|  0|  39|          32|          32|
    |add_ln13_fu_200_p2     |     +    |      0|  0|  15|           6|           6|
    |add_ln20_1_fu_275_p2   |     +    |      0|  0|  13|           4|           4|
    |add_ln20_3_fu_302_p2   |     +    |      0|  0|  15|           6|           6|
    |add_ln20_fu_250_p2     |     +    |      0|  0|  12|           3|           3|
    |i_1_fu_222_p2          |     +    |      0|  0|  12|           3|           1|
    |i_fu_161_p2            |     +    |      0|  0|  12|           3|           1|
    |j_1_fu_244_p2          |     +    |      0|  0|  12|           3|           1|
    |j_fu_185_p2            |     +    |      0|  0|  12|           3|           1|
    |icmp_ln11_fu_155_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln12_fu_179_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln18_fu_216_p2    |   icmp   |      0|  0|   9|           3|           4|
    |icmp_ln19_fu_238_p2    |   icmp   |      0|  0|   9|           3|           4|
    |select_ln20_fu_264_p3  |  select  |      0|  0|   3|           1|           3|
    |xor_ln20_fu_228_p2     |    xor   |      0|  0|   4|           3|           4|
    +-----------------------+----------+-------+---+----+------------+------------+
    |Total                  |          |      3|  0| 205|         111|         110|
    +-----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |accumulator_address0  |  15|          3|    2|          6|
    |ap_NS_fsm             |  44|          9|    1|          9|
    |dot_prod_address0     |  15|          3|    4|         12|
    |i1_0_reg_132          |   9|          2|    3|          6|
    |i_0_reg_110           |   9|          2|    3|          6|
    |j2_0_reg_144          |   9|          2|    3|          6|
    |j_0_reg_121           |   9|          2|    3|          6|
    +----------------------+----+-----------+-----+-----------+
    |Total                 | 110|         23|   19|         51|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |accumulator_addr_reg_387  |   2|   0|    2|          0|
    |ap_CS_fsm                 |   8|   0|    8|          0|
    |i1_0_reg_132              |   3|   0|    3|          0|
    |i_0_reg_110               |   3|   0|    3|          0|
    |i_1_reg_364               |   3|   0|    3|          0|
    |i_reg_323                 |   3|   0|    3|          0|
    |j2_0_reg_144              |   3|   0|    3|          0|
    |j_0_reg_121               |   3|   0|    3|          0|
    |j_1_reg_377               |   3|   0|    3|          0|
    |j_reg_336                 |   3|   0|    3|          0|
    |mul_ln13_reg_356          |  32|   0|   32|          0|
    |xor_ln20_reg_369          |   3|   0|    3|          0|
    |zext_ln12_reg_328         |   3|   0|    6|          3|
    |zext_ln13_2_reg_341       |   6|   0|   64|         58|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  78|   0|  139|         61|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+----------------------+-----+-----+------------+------------------+--------------+
|ap_clk                |  in |    1| ap_ctrl_hs | mat_vec_multiply | return value |
|ap_rst                |  in |    1| ap_ctrl_hs | mat_vec_multiply | return value |
|ap_start              |  in |    1| ap_ctrl_hs | mat_vec_multiply | return value |
|ap_done               | out |    1| ap_ctrl_hs | mat_vec_multiply | return value |
|ap_idle               | out |    1| ap_ctrl_hs | mat_vec_multiply | return value |
|ap_ready              | out |    1| ap_ctrl_hs | mat_vec_multiply | return value |
|mat_in_address0       | out |    4|  ap_memory |      mat_in      |     array    |
|mat_in_ce0            | out |    1|  ap_memory |      mat_in      |     array    |
|mat_in_q0             |  in |   32|  ap_memory |      mat_in      |     array    |
|vec_in_address0       | out |    2|  ap_memory |      vec_in      |     array    |
|vec_in_ce0            | out |    1|  ap_memory |      vec_in      |     array    |
|vec_in_q0             |  in |   32|  ap_memory |      vec_in      |     array    |
|accumulator_address0  | out |    2|  ap_memory |    accumulator   |     array    |
|accumulator_ce0       | out |    1|  ap_memory |    accumulator   |     array    |
|accumulator_we0       | out |    1|  ap_memory |    accumulator   |     array    |
|accumulator_d0        | out |   32|  ap_memory |    accumulator   |     array    |
|accumulator_q0        |  in |   32|  ap_memory |    accumulator   |     array    |
+----------------------+-----+-----+------------+------------------+--------------+

