

================================================================
== Vitis HLS Report for 'fft_Pipeline_butterfly'
================================================================
* Date:           Fri Oct 21 22:25:56 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        hls_FFT_hardware
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  2.730 us|  2.730 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+
        |- butterfly  |      271|      271|        17|          1|          1|   256|       yes|
        +-------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 17


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 17
* Pipeline : 1
  Pipeline-0 : II = 1, D = 17, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.31>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 20 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 21 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_I_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_3, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_2, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_1, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %OUT_R_0, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln0 = store i10 0, i10 %i"   --->   Operation 30 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 512, i11 %j"   --->   Operation 31 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i27"   --->   Operation 32 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%i_4 = load i10 %i"   --->   Operation 33 'load' 'i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 34 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i10.i32, i10 %i_4, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 35 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256"   --->   Operation 36 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln205 = br i1 %tmp, void %for.inc.i27.split, void %_Z14fft_stage_lastPfS_S_S_.exit.exitStub" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 37 'br' 'br_ln205' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%j_load = load i11 %j"   --->   Operation 38 'load' 'j_load' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%empty_16 = trunc i10 %i_4"   --->   Operation 39 'trunc' 'empty_16' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%i_4_cast26 = zext i10 %i_4"   --->   Operation 40 'zext' 'i_4_cast26' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%empty_17 = trunc i10 %i_4"   --->   Operation 41 'trunc' 'empty_17' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%empty_18 = trunc i11 %j_load"   --->   Operation 42 'trunc' 'empty_18' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%W_real_addr = getelementptr i32 %W_real, i64 0, i64 %i_4_cast26" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 43 'getelementptr' 'W_real_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 44 [2/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 44 'load' 'c2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %i_4_cast26" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:209]   --->   Operation 45 'getelementptr' 'W_imag_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 46 [2/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:209]   --->   Operation 46 'load' 's2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%lshr_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i11.i32.i32, i11 %j_load, i32 2, i32 9" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 47 'partselect' 'lshr_ln3' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln211 = zext i8 %lshr_ln3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 48 'zext' 'zext_ln211' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%Stage9_R_0_addr = getelementptr i32 %Stage9_R_0, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 49 'getelementptr' 'Stage9_R_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%Stage9_R_2_addr = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 50 'getelementptr' 'Stage9_R_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 51 [2/2] (3.25ns)   --->   "%Stage9_R_0_load = load i8 %Stage9_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 51 'load' 'Stage9_R_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 52 [2/2] (3.25ns)   --->   "%Stage9_R_2_load = load i8 %Stage9_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 52 'load' 'Stage9_R_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%Stage9_I_0_addr = getelementptr i32 %Stage9_I_0, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 53 'getelementptr' 'Stage9_I_0_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%Stage9_I_2_addr = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 54 'getelementptr' 'Stage9_I_2_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (3.25ns)   --->   "%Stage9_I_0_load = load i8 %Stage9_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 55 'load' 'Stage9_I_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 56 [2/2] (3.25ns)   --->   "%Stage9_I_2_load = load i8 %Stage9_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 56 'load' 'Stage9_I_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%lshr_ln4 = partselect i7 @_ssdm_op_PartSelect.i7.i10.i32.i32, i10 %i_4, i32 2, i32 8" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 57 'partselect' 'lshr_ln4' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.95ns)   --->   "%icmp_ln214 = icmp_eq  i2 %empty_18, i2 0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 58 'icmp' 'icmp_ln214' <Predicate = (!tmp)> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %arrayidx23.i6.case.2, void %arrayidx23.i6.case.0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 59 'br' 'br_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%or_ln205 = or i9 %empty_16, i9 1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 60 'or' 'or_ln205' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln208 = zext i9 %or_ln205" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 61 'zext' 'zext_ln208' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%W_real_addr_1 = getelementptr i32 %W_real, i64 0, i64 %zext_ln208" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 62 'getelementptr' 'W_real_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 63 [2/2] (3.25ns)   --->   "%c2_1 = load i9 %W_real_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 63 'load' 'c2_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%W_imag_addr_1 = getelementptr i32 %W_imag, i64 0, i64 %zext_ln208" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:209]   --->   Operation 64 'getelementptr' 'W_imag_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 65 [2/2] (3.25ns)   --->   "%s2_1 = load i9 %W_imag_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:209]   --->   Operation 65 'load' 's2_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%Stage9_R_1_addr = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 66 'getelementptr' 'Stage9_R_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%Stage9_R_3_addr = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 67 'getelementptr' 'Stage9_R_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 68 [2/2] (3.25ns)   --->   "%Stage9_R_1_load = load i8 %Stage9_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 68 'load' 'Stage9_R_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 69 [2/2] (3.25ns)   --->   "%Stage9_R_3_load = load i8 %Stage9_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 69 'load' 'Stage9_R_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%Stage9_I_1_addr = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 70 'getelementptr' 'Stage9_I_1_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%Stage9_I_3_addr = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 71 'getelementptr' 'Stage9_I_3_addr' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 72 [2/2] (3.25ns)   --->   "%Stage9_I_1_load = load i8 %Stage9_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 72 'load' 'Stage9_I_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 73 [2/2] (3.25ns)   --->   "%Stage9_I_3_load = load i8 %Stage9_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 73 'load' 'Stage9_I_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln214 = br i1 %icmp_ln214, void %arrayidx23.1.i10.case.3, void %arrayidx23.1.i10.case.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 74 'br' 'br_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%j_load_1 = load i11 %j" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:219]   --->   Operation 75 'load' 'j_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (1.63ns)   --->   "%add_ln219 = add i11 %j_load_1, i11 2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:219]   --->   Operation 76 'add' 'add_ln219' <Predicate = (!tmp)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 77 [1/1] (1.73ns)   --->   "%add_ln205 = add i10 %i_4, i10 2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 77 'add' 'add_ln205' <Predicate = (!tmp)> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 78 [1/1] (1.58ns)   --->   "%store_ln205 = store i10 %add_ln205, i10 %i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 78 'store' 'store_ln205' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 79 [1/1] (1.58ns)   --->   "%store_ln205 = store i11 %add_ln219, i11 %j" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 79 'store' 'store_ln205' <Predicate = (!tmp)> <Delay = 1.58>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln205 = br void %for.inc.i27" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:205]   --->   Operation 80 'br' 'br_ln205' <Predicate = (!tmp)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 81 [1/2] (3.25ns)   --->   "%c2 = load i9 %W_real_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 81 'load' 'c2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 82 [1/2] (3.25ns)   --->   "%s2 = load i9 %W_imag_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:209]   --->   Operation 82 'load' 's2' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 83 [1/2] (3.25ns)   --->   "%Stage9_R_0_load = load i8 %Stage9_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 83 'load' 'Stage9_R_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 84 [1/2] (3.25ns)   --->   "%Stage9_R_2_load = load i8 %Stage9_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 84 'load' 'Stage9_R_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 85 [1/1] (1.70ns)   --->   "%tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_0_load, i32 <undef>, i32 %Stage9_R_2_load, i2 %empty_18" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 85 'mux' 'tmp_3' <Predicate = (!tmp)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 86 [1/2] (3.25ns)   --->   "%Stage9_I_0_load = load i8 %Stage9_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 86 'load' 'Stage9_I_0_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 87 [1/2] (3.25ns)   --->   "%Stage9_I_2_load = load i8 %Stage9_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 87 'load' 'Stage9_I_2_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 88 [1/1] (1.70ns)   --->   "%tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_0_load, i32 <undef>, i32 %Stage9_I_2_load, i2 %empty_18" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 88 'mux' 'tmp_2' <Predicate = (!tmp)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/2] (3.25ns)   --->   "%c2_1 = load i9 %W_real_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:208]   --->   Operation 89 'load' 'c2_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 90 [1/2] (3.25ns)   --->   "%s2_1 = load i9 %W_imag_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:209]   --->   Operation 90 'load' 's2_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 512> <ROM>
ST_2 : Operation 91 [1/2] (3.25ns)   --->   "%Stage9_R_1_load = load i8 %Stage9_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 91 'load' 'Stage9_R_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 92 [1/2] (3.25ns)   --->   "%Stage9_R_3_load = load i8 %Stage9_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 92 'load' 'Stage9_R_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 93 [1/1] (1.70ns)   --->   "%tmp_8 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_1_load, i32 <undef>, i32 %Stage9_R_3_load, i2 %empty_18" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 93 'mux' 'tmp_8' <Predicate = (!tmp)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 94 [1/2] (3.25ns)   --->   "%Stage9_I_1_load = load i8 %Stage9_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 94 'load' 'Stage9_I_1_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 95 [1/2] (3.25ns)   --->   "%Stage9_I_3_load = load i8 %Stage9_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 95 'load' 'Stage9_I_3_load' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 96 [1/1] (1.70ns)   --->   "%tmp_9 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_1_load, i32 <undef>, i32 %Stage9_I_3_load, i2 %empty_18" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 96 'mux' 'tmp_9' <Predicate = (!tmp)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.70>
ST_3 : Operation 97 [4/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp_3, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 97 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 98 [4/4] (5.70ns)   --->   "%mul7_i = fmul i32 %tmp_2, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 98 'fmul' 'mul7_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 99 [4/4] (5.70ns)   --->   "%mul10_i = fmul i32 %tmp_2, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 99 'fmul' 'mul10_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [4/4] (5.70ns)   --->   "%mul13_i = fmul i32 %tmp_3, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 100 'fmul' 'mul13_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 101 [4/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %tmp_8, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 101 'fmul' 'mul_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 102 [4/4] (5.70ns)   --->   "%mul7_1_i = fmul i32 %tmp_9, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 102 'fmul' 'mul7_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 103 [4/4] (5.70ns)   --->   "%mul10_1_i = fmul i32 %tmp_9, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 103 'fmul' 'mul10_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 104 [4/4] (5.70ns)   --->   "%mul13_1_i = fmul i32 %tmp_8, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 104 'fmul' 'mul13_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.70>
ST_4 : Operation 105 [3/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp_3, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 105 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [3/4] (5.70ns)   --->   "%mul7_i = fmul i32 %tmp_2, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 106 'fmul' 'mul7_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 107 [3/4] (5.70ns)   --->   "%mul10_i = fmul i32 %tmp_2, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 107 'fmul' 'mul10_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [3/4] (5.70ns)   --->   "%mul13_i = fmul i32 %tmp_3, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 108 'fmul' 'mul13_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 109 [3/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %tmp_8, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 109 'fmul' 'mul_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [3/4] (5.70ns)   --->   "%mul7_1_i = fmul i32 %tmp_9, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 110 'fmul' 'mul7_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 111 [3/4] (5.70ns)   --->   "%mul10_1_i = fmul i32 %tmp_9, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 111 'fmul' 'mul10_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 112 [3/4] (5.70ns)   --->   "%mul13_1_i = fmul i32 %tmp_8, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 112 'fmul' 'mul13_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 5.70>
ST_5 : Operation 113 [2/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp_3, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 113 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 114 [2/4] (5.70ns)   --->   "%mul7_i = fmul i32 %tmp_2, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 114 'fmul' 'mul7_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 115 [2/4] (5.70ns)   --->   "%mul10_i = fmul i32 %tmp_2, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 115 'fmul' 'mul10_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [2/4] (5.70ns)   --->   "%mul13_i = fmul i32 %tmp_3, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 116 'fmul' 'mul13_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [2/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %tmp_8, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 117 'fmul' 'mul_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [2/4] (5.70ns)   --->   "%mul7_1_i = fmul i32 %tmp_9, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 118 'fmul' 'mul7_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [2/4] (5.70ns)   --->   "%mul10_1_i = fmul i32 %tmp_9, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 119 'fmul' 'mul10_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [2/4] (5.70ns)   --->   "%mul13_1_i = fmul i32 %tmp_8, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 120 'fmul' 'mul13_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.70>
ST_6 : Operation 121 [1/4] (5.70ns)   --->   "%mul_i = fmul i32 %tmp_3, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 121 'fmul' 'mul_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 122 [1/4] (5.70ns)   --->   "%mul7_i = fmul i32 %tmp_2, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 122 'fmul' 'mul7_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 123 [1/4] (5.70ns)   --->   "%mul10_i = fmul i32 %tmp_2, i32 %c2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 123 'fmul' 'mul10_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 124 [1/4] (5.70ns)   --->   "%mul13_i = fmul i32 %tmp_3, i32 %s2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 124 'fmul' 'mul13_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 125 [1/4] (5.70ns)   --->   "%mul_1_i = fmul i32 %tmp_8, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 125 'fmul' 'mul_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 126 [1/4] (5.70ns)   --->   "%mul7_1_i = fmul i32 %tmp_9, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 126 'fmul' 'mul7_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 127 [1/4] (5.70ns)   --->   "%mul10_1_i = fmul i32 %tmp_9, i32 %c2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 127 'fmul' 'mul10_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 128 [1/4] (5.70ns)   --->   "%mul13_1_i = fmul i32 %tmp_8, i32 %s2_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 128 'fmul' 'mul13_1_i' <Predicate = (!tmp)> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.25>
ST_7 : Operation 129 [5/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul_i, i32 %mul7_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 129 'fsub' 'temp_R' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 130 [5/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul10_i, i32 %mul13_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 130 'fadd' 'temp_I' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 131 [5/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 131 'fsub' 'temp_R_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 132 [5/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 132 'fadd' 'temp_I_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.25>
ST_8 : Operation 133 [4/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul_i, i32 %mul7_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 133 'fsub' 'temp_R' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 134 [4/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul10_i, i32 %mul13_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 134 'fadd' 'temp_I' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 135 [4/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 135 'fsub' 'temp_R_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 136 [4/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 136 'fadd' 'temp_I_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.25>
ST_9 : Operation 137 [3/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul_i, i32 %mul7_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 137 'fsub' 'temp_R' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [3/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul10_i, i32 %mul13_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 138 'fadd' 'temp_I' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 139 [3/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 139 'fsub' 'temp_R_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 140 [3/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 140 'fadd' 'temp_I_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.25>
ST_10 : Operation 141 [2/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul_i, i32 %mul7_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 141 'fsub' 'temp_R' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [2/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul10_i, i32 %mul13_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 142 'fadd' 'temp_I' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln214 = zext i7 %lshr_ln4" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 143 'zext' 'zext_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 144 [1/1] (0.00ns)   --->   "%Stage9_R_0_addr_1 = getelementptr i32 %Stage9_R_0, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 144 'getelementptr' 'Stage9_R_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 145 [1/1] (0.00ns)   --->   "%Stage9_R_2_addr_1 = getelementptr i32 %Stage9_R_2, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 145 'getelementptr' 'Stage9_R_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 146 [2/2] (3.25ns)   --->   "%Stage9_R_0_load_1 = load i8 %Stage9_R_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 146 'load' 'Stage9_R_0_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 147 [2/2] (3.25ns)   --->   "%Stage9_R_2_load_1 = load i8 %Stage9_R_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 147 'load' 'Stage9_R_2_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "%Stage9_I_0_addr_1 = getelementptr i32 %Stage9_I_0, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 148 'getelementptr' 'Stage9_I_0_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 149 [1/1] (0.00ns)   --->   "%Stage9_I_2_addr_1 = getelementptr i32 %Stage9_I_2, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 149 'getelementptr' 'Stage9_I_2_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 150 [2/2] (3.25ns)   --->   "%Stage9_I_0_load_2 = load i8 %Stage9_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 150 'load' 'Stage9_I_0_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 151 [2/2] (3.25ns)   --->   "%Stage9_I_2_load_2 = load i8 %Stage9_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 151 'load' 'Stage9_I_2_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 152 [2/2] (3.25ns)   --->   "%Stage9_I_0_load_1 = load i8 %Stage9_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 152 'load' 'Stage9_I_0_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 153 [2/2] (3.25ns)   --->   "%Stage9_I_2_load_1 = load i8 %Stage9_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 153 'load' 'Stage9_I_2_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 154 [2/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 154 'fsub' 'temp_R_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 155 [2/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 155 'fadd' 'temp_I_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 156 [1/1] (0.00ns)   --->   "%Stage9_R_1_addr_1 = getelementptr i32 %Stage9_R_1, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 156 'getelementptr' 'Stage9_R_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 157 [1/1] (0.00ns)   --->   "%Stage9_R_3_addr_1 = getelementptr i32 %Stage9_R_3, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 157 'getelementptr' 'Stage9_R_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 158 [2/2] (3.25ns)   --->   "%Stage9_R_1_load_1 = load i8 %Stage9_R_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 158 'load' 'Stage9_R_1_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 159 [2/2] (3.25ns)   --->   "%Stage9_R_3_load_1 = load i8 %Stage9_R_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 159 'load' 'Stage9_R_3_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 160 [1/1] (0.00ns)   --->   "%Stage9_I_1_addr_1 = getelementptr i32 %Stage9_I_1, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 160 'getelementptr' 'Stage9_I_1_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 161 [1/1] (0.00ns)   --->   "%Stage9_I_3_addr_1 = getelementptr i32 %Stage9_I_3, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 161 'getelementptr' 'Stage9_I_3_addr_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_10 : Operation 162 [2/2] (3.25ns)   --->   "%Stage9_I_1_load_2 = load i8 %Stage9_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 162 'load' 'Stage9_I_1_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 163 [2/2] (3.25ns)   --->   "%Stage9_I_3_load_2 = load i8 %Stage9_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 163 'load' 'Stage9_I_3_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 164 [2/2] (3.25ns)   --->   "%Stage9_I_1_load_1 = load i8 %Stage9_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 164 'load' 'Stage9_I_1_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_10 : Operation 165 [2/2] (3.25ns)   --->   "%Stage9_I_3_load_1 = load i8 %Stage9_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 165 'load' 'Stage9_I_3_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 11 <SV = 10> <Delay = 7.25>
ST_11 : Operation 166 [1/5] (7.25ns)   --->   "%temp_R = fsub i32 %mul_i, i32 %mul7_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 166 'fsub' 'temp_R' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 167 [1/5] (7.25ns)   --->   "%temp_I = fadd i32 %mul10_i, i32 %mul13_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 167 'fadd' 'temp_I' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 168 [1/2] (3.25ns)   --->   "%Stage9_R_0_load_1 = load i8 %Stage9_R_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 168 'load' 'Stage9_R_0_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 169 [1/2] (3.25ns)   --->   "%Stage9_R_2_load_1 = load i8 %Stage9_R_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 169 'load' 'Stage9_R_2_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 170 [1/1] (1.70ns)   --->   "%tmp_5 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_0_load_1, i32 <undef>, i32 %Stage9_R_2_load_1, i2 %empty_17" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 170 'mux' 'tmp_5' <Predicate = (!tmp)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 171 [1/2] (3.25ns)   --->   "%Stage9_I_0_load_2 = load i8 %Stage9_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 171 'load' 'Stage9_I_0_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 172 [1/2] (3.25ns)   --->   "%Stage9_I_2_load_2 = load i8 %Stage9_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 172 'load' 'Stage9_I_2_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 173 [1/1] (1.70ns)   --->   "%tmp_7 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_0_load_2, i32 <undef>, i32 %Stage9_I_2_load_2, i2 %empty_17" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 173 'mux' 'tmp_7' <Predicate = (!tmp & !icmp_ln214)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 174 [1/1] (1.58ns)   --->   "%br_ln215 = br void %arrayidx23.i6.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 174 'br' 'br_ln215' <Predicate = (!tmp & !icmp_ln214)> <Delay = 1.58>
ST_11 : Operation 175 [1/2] (3.25ns)   --->   "%Stage9_I_0_load_1 = load i8 %Stage9_I_0_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 175 'load' 'Stage9_I_0_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 176 [1/2] (3.25ns)   --->   "%Stage9_I_2_load_1 = load i8 %Stage9_I_2_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 176 'load' 'Stage9_I_2_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 177 [1/1] (1.70ns)   --->   "%tmp_6 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_0_load_1, i32 <undef>, i32 %Stage9_I_2_load_1, i2 %empty_17" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 177 'mux' 'tmp_6' <Predicate = (!tmp & icmp_ln214)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 178 [1/1] (1.58ns)   --->   "%br_ln215 = br void %arrayidx23.i6.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 178 'br' 'br_ln215' <Predicate = (!tmp & icmp_ln214)> <Delay = 1.58>
ST_11 : Operation 179 [1/1] (0.95ns)   --->   "%icmp_ln216 = icmp_eq  i2 %empty_17, i2 0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 179 'icmp' 'icmp_ln216' <Predicate = true> <Delay = 0.95> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 180 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %arrayidx33.i8.case.2, void %arrayidx33.i8.case.0" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 180 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 181 [1/5] (7.25ns)   --->   "%temp_R_1 = fsub i32 %mul_1_i, i32 %mul7_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:211]   --->   Operation 181 'fsub' 'temp_R_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 182 [1/5] (7.25ns)   --->   "%temp_I_1 = fadd i32 %mul10_1_i, i32 %mul13_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:212]   --->   Operation 182 'fadd' 'temp_I_1' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 183 [1/2] (3.25ns)   --->   "%Stage9_R_1_load_1 = load i8 %Stage9_R_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 183 'load' 'Stage9_R_1_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 184 [1/2] (3.25ns)   --->   "%Stage9_R_3_load_1 = load i8 %Stage9_R_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 184 'load' 'Stage9_R_3_load_1' <Predicate = (!tmp)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 185 [1/1] (1.70ns)   --->   "%tmp_s = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_R_1_load_1, i32 <undef>, i32 %Stage9_R_3_load_1, i2 %empty_17" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 185 'mux' 'tmp_s' <Predicate = (!tmp)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 186 [1/2] (3.25ns)   --->   "%Stage9_I_1_load_2 = load i8 %Stage9_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 186 'load' 'Stage9_I_1_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 187 [1/2] (3.25ns)   --->   "%Stage9_I_3_load_2 = load i8 %Stage9_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 187 'load' 'Stage9_I_3_load_2' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 188 [1/1] (1.70ns)   --->   "%tmp_4 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_1_load_2, i32 <undef>, i32 %Stage9_I_3_load_2, i2 %empty_17" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 188 'mux' 'tmp_4' <Predicate = (!tmp & !icmp_ln214)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 189 [1/1] (1.58ns)   --->   "%br_ln215 = br void %arrayidx23.1.i10.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 189 'br' 'br_ln215' <Predicate = (!tmp & !icmp_ln214)> <Delay = 1.58>
ST_11 : Operation 190 [1/2] (3.25ns)   --->   "%Stage9_I_1_load_1 = load i8 %Stage9_I_1_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 190 'load' 'Stage9_I_1_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 191 [1/2] (3.25ns)   --->   "%Stage9_I_3_load_1 = load i8 %Stage9_I_3_addr_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 191 'load' 'Stage9_I_3_load_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_11 : Operation 192 [1/1] (1.70ns)   --->   "%tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.3float.i2, i32 %Stage9_I_1_load_1, i32 <undef>, i32 %Stage9_I_3_load_1, i2 %empty_17" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 192 'mux' 'tmp_1' <Predicate = (!tmp & icmp_ln214)> <Delay = 1.70> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.70> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 193 [1/1] (1.58ns)   --->   "%br_ln215 = br void %arrayidx23.1.i10.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 193 'br' 'br_ln215' <Predicate = (!tmp & icmp_ln214)> <Delay = 1.58>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%br_ln216 = br i1 %icmp_ln216, void %arrayidx33.1.i12.case.3, void %arrayidx33.1.i12.case.1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 194 'br' 'br_ln216' <Predicate = true> <Delay = 0.00>

State 12 <SV = 11> <Delay = 7.25>
ST_12 : Operation 195 [5/5] (7.25ns)   --->   "%sub16_i = fsub i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 195 'fsub' 'sub16_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 196 [5/5] (7.25ns)   --->   "%sub21_i = fsub i32 %tmp_7, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 196 'fsub' 'sub21_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 197 [5/5] (7.25ns)   --->   "%sub21_i1 = fsub i32 %tmp_6, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 197 'fsub' 'sub21_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 198 [1/1] (0.00ns)   --->   "%empty_15 = phi i32 %tmp_6, void %arrayidx23.i6.case.0, i32 %tmp_7, void %arrayidx23.i6.case.2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 198 'phi' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 199 [5/5] (7.25ns)   --->   "%add26_i = fadd i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 199 'fadd' 'add26_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 200 [5/5] (7.25ns)   --->   "%add31_i = fadd i32 %empty_15, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 200 'fadd' 'add31_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 201 [5/5] (7.25ns)   --->   "%sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 201 'fsub' 'sub16_1_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 202 [5/5] (7.25ns)   --->   "%sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 202 'fsub' 'sub21_1_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 203 [5/5] (7.25ns)   --->   "%sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 203 'fsub' 'sub21_1_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 204 [1/1] (0.00ns)   --->   "%empty_14 = phi i32 %tmp_1, void %arrayidx23.1.i10.case.1, i32 %tmp_4, void %arrayidx23.1.i10.case.3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 204 'phi' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 205 [5/5] (7.25ns)   --->   "%add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 205 'fadd' 'add26_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [5/5] (7.25ns)   --->   "%add31_1_i = fadd i32 %empty_14, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 206 'fadd' 'add31_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 207 [4/5] (7.25ns)   --->   "%sub16_i = fsub i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 207 'fsub' 'sub16_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 208 [4/5] (7.25ns)   --->   "%sub21_i = fsub i32 %tmp_7, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 208 'fsub' 'sub21_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 209 [4/5] (7.25ns)   --->   "%sub21_i1 = fsub i32 %tmp_6, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 209 'fsub' 'sub21_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 210 [4/5] (7.25ns)   --->   "%add26_i = fadd i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 210 'fadd' 'add26_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 211 [4/5] (7.25ns)   --->   "%add31_i = fadd i32 %empty_15, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 211 'fadd' 'add31_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 212 [4/5] (7.25ns)   --->   "%sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 212 'fsub' 'sub16_1_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 213 [4/5] (7.25ns)   --->   "%sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 213 'fsub' 'sub21_1_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 214 [4/5] (7.25ns)   --->   "%sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 214 'fsub' 'sub21_1_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 215 [4/5] (7.25ns)   --->   "%add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 215 'fadd' 'add26_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 216 [4/5] (7.25ns)   --->   "%add31_1_i = fadd i32 %empty_14, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 216 'fadd' 'add31_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 217 [3/5] (7.25ns)   --->   "%sub16_i = fsub i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 217 'fsub' 'sub16_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 218 [3/5] (7.25ns)   --->   "%sub21_i = fsub i32 %tmp_7, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 218 'fsub' 'sub21_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 219 [3/5] (7.25ns)   --->   "%sub21_i1 = fsub i32 %tmp_6, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 219 'fsub' 'sub21_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [3/5] (7.25ns)   --->   "%add26_i = fadd i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 220 'fadd' 'add26_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 221 [3/5] (7.25ns)   --->   "%add31_i = fadd i32 %empty_15, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 221 'fadd' 'add31_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [3/5] (7.25ns)   --->   "%sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 222 'fsub' 'sub16_1_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 223 [3/5] (7.25ns)   --->   "%sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 223 'fsub' 'sub21_1_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 224 [3/5] (7.25ns)   --->   "%sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 224 'fsub' 'sub21_1_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 225 [3/5] (7.25ns)   --->   "%add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 225 'fadd' 'add26_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 226 [3/5] (7.25ns)   --->   "%add31_1_i = fadd i32 %empty_14, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 226 'fadd' 'add31_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 227 [2/5] (7.25ns)   --->   "%sub16_i = fsub i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 227 'fsub' 'sub16_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 228 [2/5] (7.25ns)   --->   "%sub21_i = fsub i32 %tmp_7, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 228 'fsub' 'sub21_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 229 [2/5] (7.25ns)   --->   "%sub21_i1 = fsub i32 %tmp_6, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 229 'fsub' 'sub21_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 230 [2/5] (7.25ns)   --->   "%add26_i = fadd i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 230 'fadd' 'add26_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 231 [2/5] (7.25ns)   --->   "%add31_i = fadd i32 %empty_15, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 231 'fadd' 'add31_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 232 [2/5] (7.25ns)   --->   "%sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 232 'fsub' 'sub16_1_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 233 [2/5] (7.25ns)   --->   "%sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 233 'fsub' 'sub21_1_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 234 [2/5] (7.25ns)   --->   "%sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 234 'fsub' 'sub21_1_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 235 [2/5] (7.25ns)   --->   "%add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 235 'fadd' 'add26_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 236 [2/5] (7.25ns)   --->   "%add31_1_i = fadd i32 %empty_14, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 236 'fadd' 'add31_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 237 [1/1] (0.00ns)   --->   "%specloopname_ln197 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:197]   --->   Operation 237 'specloopname' 'specloopname_ln197' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 238 [1/5] (7.25ns)   --->   "%sub16_i = fsub i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 238 'fsub' 'sub16_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 239 [1/1] (0.00ns)   --->   "%bitcast_ln214 = bitcast i32 %sub16_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 239 'bitcast' 'bitcast_ln214' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 240 [1/5] (7.25ns)   --->   "%sub21_i = fsub i32 %tmp_7, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 240 'fsub' 'sub21_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 241 [1/5] (7.25ns)   --->   "%sub21_i1 = fsub i32 %tmp_6, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 241 'fsub' 'sub21_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 242 [1/5] (7.25ns)   --->   "%add26_i = fadd i32 %tmp_5, i32 %temp_R" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 242 'fadd' 'add26_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 243 [1/5] (7.25ns)   --->   "%add31_i = fadd i32 %empty_15, i32 %temp_I" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 243 'fadd' 'add31_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 244 [1/1] (0.00ns)   --->   "%bitcast_ln216 = bitcast i32 %add26_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 244 'bitcast' 'bitcast_ln216' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 245 [1/1] (0.00ns)   --->   "%bitcast_ln217 = bitcast i32 %add31_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 245 'bitcast' 'bitcast_ln217' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 246 [1/5] (7.25ns)   --->   "%sub16_1_i = fsub i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 246 'fsub' 'sub16_1_i' <Predicate = (!tmp)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 247 [1/1] (0.00ns)   --->   "%bitcast_ln214_1 = bitcast i32 %sub16_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 247 'bitcast' 'bitcast_ln214_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_16 : Operation 248 [1/5] (7.25ns)   --->   "%sub21_1_i = fsub i32 %tmp_4, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 248 'fsub' 'sub21_1_i' <Predicate = (!tmp & !icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 249 [1/5] (7.25ns)   --->   "%sub21_1_i1 = fsub i32 %tmp_1, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 249 'fsub' 'sub21_1_i1' <Predicate = (!tmp & icmp_ln214)> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 250 [1/5] (7.25ns)   --->   "%add26_1_i = fadd i32 %tmp_s, i32 %temp_R_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 250 'fadd' 'add26_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 251 [1/5] (7.25ns)   --->   "%add31_1_i = fadd i32 %empty_14, i32 %temp_I_1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 251 'fadd' 'add31_1_i' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln216_1 = bitcast i32 %add26_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 252 'bitcast' 'bitcast_ln216_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 253 [1/1] (0.00ns)   --->   "%bitcast_ln217_1 = bitcast i32 %add31_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 253 'bitcast' 'bitcast_ln217_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 294 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 294 'ret' 'ret_ln0' <Predicate = (tmp)> <Delay = 0.00>

State 17 <SV = 16> <Delay = 3.25>
ST_17 : Operation 254 [1/1] (0.00ns)   --->   "%OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 254 'getelementptr' 'OUT_R_2_addr' <Predicate = (!tmp & !icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 255 [1/1] (3.25ns)   --->   "%store_ln214 = store i32 %bitcast_ln214, i8 %OUT_R_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 255 'store' 'store_ln214' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 256 [1/1] (0.00ns)   --->   "%bitcast_ln215_1 = bitcast i32 %sub21_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 256 'bitcast' 'bitcast_ln215_1' <Predicate = (!tmp & !icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 257 [1/1] (0.00ns)   --->   "%OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 257 'getelementptr' 'OUT_I_2_addr' <Predicate = (!tmp & !icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 258 [1/1] (3.25ns)   --->   "%store_ln215 = store i32 %bitcast_ln215_1, i8 %OUT_I_2_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 258 'store' 'store_ln215' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 259 [1/1] (0.00ns)   --->   "%OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 259 'getelementptr' 'OUT_R_0_addr' <Predicate = (!tmp & icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 260 [1/1] (3.25ns)   --->   "%store_ln214 = store i32 %bitcast_ln214, i8 %OUT_R_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 260 'store' 'store_ln214' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 261 [1/1] (0.00ns)   --->   "%bitcast_ln215 = bitcast i32 %sub21_i1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 261 'bitcast' 'bitcast_ln215' <Predicate = (!tmp & icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 262 [1/1] (0.00ns)   --->   "%OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 262 'getelementptr' 'OUT_I_0_addr' <Predicate = (!tmp & icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 263 [1/1] (3.25ns)   --->   "%store_ln215 = store i32 %bitcast_ln215, i8 %OUT_I_0_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 263 'store' 'store_ln215' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 264 [1/1] (0.00ns)   --->   "%OUT_R_2_addr_2 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 264 'getelementptr' 'OUT_R_2_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 265 [1/1] (3.25ns)   --->   "%store_ln216 = store i32 %bitcast_ln216, i8 %OUT_R_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 265 'store' 'store_ln216' <Predicate = (!icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 266 [1/1] (0.00ns)   --->   "%OUT_I_2_addr_2 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 266 'getelementptr' 'OUT_I_2_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 267 [1/1] (3.25ns)   --->   "%store_ln217 = store i32 %bitcast_ln217, i8 %OUT_I_2_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 267 'store' 'store_ln217' <Predicate = (!icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 268 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx33.i8.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 268 'br' 'br_ln217' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 269 [1/1] (0.00ns)   --->   "%OUT_R_0_addr_2 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 269 'getelementptr' 'OUT_R_0_addr_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 270 [1/1] (3.25ns)   --->   "%store_ln216 = store i32 %bitcast_ln216, i8 %OUT_R_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 270 'store' 'store_ln216' <Predicate = (icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 271 [1/1] (0.00ns)   --->   "%OUT_I_0_addr_2 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 271 'getelementptr' 'OUT_I_0_addr_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 272 [1/1] (3.25ns)   --->   "%store_ln217 = store i32 %bitcast_ln217, i8 %OUT_I_0_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 272 'store' 'store_ln217' <Predicate = (icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 273 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx33.i8.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 273 'br' 'br_ln217' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 274 [1/1] (0.00ns)   --->   "%OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 274 'getelementptr' 'OUT_R_3_addr' <Predicate = (!tmp & !icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 275 [1/1] (3.25ns)   --->   "%store_ln214 = store i32 %bitcast_ln214_1, i8 %OUT_R_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 275 'store' 'store_ln214' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 276 [1/1] (0.00ns)   --->   "%bitcast_ln215_3 = bitcast i32 %sub21_1_i" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 276 'bitcast' 'bitcast_ln215_3' <Predicate = (!tmp & !icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 277 [1/1] (0.00ns)   --->   "%OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 277 'getelementptr' 'OUT_I_3_addr' <Predicate = (!tmp & !icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 278 [1/1] (3.25ns)   --->   "%store_ln215 = store i32 %bitcast_ln215_3, i8 %OUT_I_3_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 278 'store' 'store_ln215' <Predicate = (!tmp & !icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 279 [1/1] (0.00ns)   --->   "%OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 279 'getelementptr' 'OUT_R_1_addr' <Predicate = (!tmp & icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 280 [1/1] (3.25ns)   --->   "%store_ln214 = store i32 %bitcast_ln214_1, i8 %OUT_R_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:214]   --->   Operation 280 'store' 'store_ln214' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln215_2 = bitcast i32 %sub21_1_i1" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 281 'bitcast' 'bitcast_ln215_2' <Predicate = (!tmp & icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 282 [1/1] (0.00ns)   --->   "%OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln211" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 282 'getelementptr' 'OUT_I_1_addr' <Predicate = (!tmp & icmp_ln214)> <Delay = 0.00>
ST_17 : Operation 283 [1/1] (3.25ns)   --->   "%store_ln215 = store i32 %bitcast_ln215_2, i8 %OUT_I_1_addr" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:215]   --->   Operation 283 'store' 'store_ln215' <Predicate = (!tmp & icmp_ln214)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 284 [1/1] (0.00ns)   --->   "%OUT_R_3_addr_2 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 284 'getelementptr' 'OUT_R_3_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 285 [1/1] (3.25ns)   --->   "%store_ln216 = store i32 %bitcast_ln216_1, i8 %OUT_R_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 285 'store' 'store_ln216' <Predicate = (!icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 286 [1/1] (0.00ns)   --->   "%OUT_I_3_addr_2 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 286 'getelementptr' 'OUT_I_3_addr_2' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 287 [1/1] (3.25ns)   --->   "%store_ln217 = store i32 %bitcast_ln217_1, i8 %OUT_I_3_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 287 'store' 'store_ln217' <Predicate = (!icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 288 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx33.1.i12.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 288 'br' 'br_ln217' <Predicate = (!icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 289 [1/1] (0.00ns)   --->   "%OUT_R_1_addr_2 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 289 'getelementptr' 'OUT_R_1_addr_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 290 [1/1] (3.25ns)   --->   "%store_ln216 = store i32 %bitcast_ln216_1, i8 %OUT_R_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:216]   --->   Operation 290 'store' 'store_ln216' <Predicate = (icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 291 [1/1] (0.00ns)   --->   "%OUT_I_1_addr_2 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln214" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 291 'getelementptr' 'OUT_I_1_addr_2' <Predicate = (icmp_ln216)> <Delay = 0.00>
ST_17 : Operation 292 [1/1] (3.25ns)   --->   "%store_ln217 = store i32 %bitcast_ln217_1, i8 %OUT_I_1_addr_2" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 292 'store' 'store_ln217' <Predicate = (icmp_ln216)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_17 : Operation 293 [1/1] (0.00ns)   --->   "%br_ln217 = br void %arrayidx33.1.i12.exit" [../FFT/FFT/HLS/2_Skeleton_Restructured/fft.cpp:217]   --->   Operation 293 'br' 'br_ln217' <Predicate = (icmp_ln216)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ OUT_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ Stage9_R_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ Stage9_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ OUT_R_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_R_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ W_real]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ W_imag]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                  (alloca           ) [ 010000000000000000]
i                  (alloca           ) [ 010000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
specinterface_ln0  (specinterface    ) [ 000000000000000000]
store_ln0          (store            ) [ 000000000000000000]
store_ln0          (store            ) [ 000000000000000000]
br_ln0             (br               ) [ 000000000000000000]
i_4                (load             ) [ 000000000000000000]
specpipeline_ln0   (specpipeline     ) [ 000000000000000000]
tmp                (bitselect        ) [ 011111111111111111]
empty              (speclooptripcount) [ 000000000000000000]
br_ln205           (br               ) [ 000000000000000000]
j_load             (load             ) [ 000000000000000000]
empty_16           (trunc            ) [ 000000000000000000]
i_4_cast26         (zext             ) [ 000000000000000000]
empty_17           (trunc            ) [ 011111111111000000]
empty_18           (trunc            ) [ 011000000000000000]
W_real_addr        (getelementptr    ) [ 011000000000000000]
W_imag_addr        (getelementptr    ) [ 011000000000000000]
lshr_ln3           (partselect       ) [ 000000000000000000]
zext_ln211         (zext             ) [ 011111111111111111]
Stage9_R_0_addr    (getelementptr    ) [ 011000000000000000]
Stage9_R_2_addr    (getelementptr    ) [ 011000000000000000]
Stage9_I_0_addr    (getelementptr    ) [ 011000000000000000]
Stage9_I_2_addr    (getelementptr    ) [ 011000000000000000]
lshr_ln4           (partselect       ) [ 011111111110000000]
icmp_ln214         (icmp             ) [ 011111111111111111]
br_ln214           (br               ) [ 000000000000000000]
or_ln205           (or               ) [ 000000000000000000]
zext_ln208         (zext             ) [ 000000000000000000]
W_real_addr_1      (getelementptr    ) [ 011000000000000000]
W_imag_addr_1      (getelementptr    ) [ 011000000000000000]
Stage9_R_1_addr    (getelementptr    ) [ 011000000000000000]
Stage9_R_3_addr    (getelementptr    ) [ 011000000000000000]
Stage9_I_1_addr    (getelementptr    ) [ 011000000000000000]
Stage9_I_3_addr    (getelementptr    ) [ 011000000000000000]
br_ln214           (br               ) [ 000000000000000000]
j_load_1           (load             ) [ 000000000000000000]
add_ln219          (add              ) [ 000000000000000000]
add_ln205          (add              ) [ 000000000000000000]
store_ln205        (store            ) [ 000000000000000000]
store_ln205        (store            ) [ 000000000000000000]
br_ln205           (br               ) [ 000000000000000000]
c2                 (load             ) [ 010111100000000000]
s2                 (load             ) [ 010111100000000000]
Stage9_R_0_load    (load             ) [ 000000000000000000]
Stage9_R_2_load    (load             ) [ 000000000000000000]
tmp_3              (mux              ) [ 010111100000000000]
Stage9_I_0_load    (load             ) [ 000000000000000000]
Stage9_I_2_load    (load             ) [ 000000000000000000]
tmp_2              (mux              ) [ 010111100000000000]
c2_1               (load             ) [ 010111100000000000]
s2_1               (load             ) [ 010111100000000000]
Stage9_R_1_load    (load             ) [ 000000000000000000]
Stage9_R_3_load    (load             ) [ 000000000000000000]
tmp_8              (mux              ) [ 010111100000000000]
Stage9_I_1_load    (load             ) [ 000000000000000000]
Stage9_I_3_load    (load             ) [ 000000000000000000]
tmp_9              (mux              ) [ 010111100000000000]
mul_i              (fmul             ) [ 010000011111000000]
mul7_i             (fmul             ) [ 010000011111000000]
mul10_i            (fmul             ) [ 010000011111000000]
mul13_i            (fmul             ) [ 010000011111000000]
mul_1_i            (fmul             ) [ 010000011111000000]
mul7_1_i           (fmul             ) [ 010000011111000000]
mul10_1_i          (fmul             ) [ 010000011111000000]
mul13_1_i          (fmul             ) [ 010000011111000000]
zext_ln214         (zext             ) [ 010000000001111111]
Stage9_R_0_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_R_2_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_I_0_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_I_2_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_R_1_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_R_3_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_I_1_addr_1  (getelementptr    ) [ 010000000001000000]
Stage9_I_3_addr_1  (getelementptr    ) [ 010000000001000000]
temp_R             (fsub             ) [ 010000000000111110]
temp_I             (fadd             ) [ 010000000000111110]
Stage9_R_0_load_1  (load             ) [ 000000000000000000]
Stage9_R_2_load_1  (load             ) [ 000000000000000000]
tmp_5              (mux              ) [ 010000000000111110]
Stage9_I_0_load_2  (load             ) [ 000000000000000000]
Stage9_I_2_load_2  (load             ) [ 000000000000000000]
tmp_7              (mux              ) [ 010000000001111110]
br_ln215           (br               ) [ 010000000001100000]
Stage9_I_0_load_1  (load             ) [ 000000000000000000]
Stage9_I_2_load_1  (load             ) [ 000000000000000000]
tmp_6              (mux              ) [ 010000000001111110]
br_ln215           (br               ) [ 010000000001100000]
icmp_ln216         (icmp             ) [ 010000000000111111]
br_ln216           (br               ) [ 000000000000000000]
temp_R_1           (fsub             ) [ 010000000000111110]
temp_I_1           (fadd             ) [ 010000000000111110]
Stage9_R_1_load_1  (load             ) [ 000000000000000000]
Stage9_R_3_load_1  (load             ) [ 000000000000000000]
tmp_s              (mux              ) [ 010000000000111110]
Stage9_I_1_load_2  (load             ) [ 000000000000000000]
Stage9_I_3_load_2  (load             ) [ 000000000000000000]
tmp_4              (mux              ) [ 010000000001111110]
br_ln215           (br               ) [ 010000000001100000]
Stage9_I_1_load_1  (load             ) [ 000000000000000000]
Stage9_I_3_load_1  (load             ) [ 000000000000000000]
tmp_1              (mux              ) [ 010000000001111110]
br_ln215           (br               ) [ 010000000001100000]
br_ln216           (br               ) [ 000000000000000000]
empty_15           (phi              ) [ 010000000000111110]
empty_14           (phi              ) [ 010000000000111110]
specloopname_ln197 (specloopname     ) [ 000000000000000000]
sub16_i            (fsub             ) [ 000000000000000000]
bitcast_ln214      (bitcast          ) [ 010000000000000001]
sub21_i            (fsub             ) [ 010000000000000001]
sub21_i1           (fsub             ) [ 010000000000000001]
add26_i            (fadd             ) [ 000000000000000000]
add31_i            (fadd             ) [ 000000000000000000]
bitcast_ln216      (bitcast          ) [ 010000000000000001]
bitcast_ln217      (bitcast          ) [ 010000000000000001]
sub16_1_i          (fsub             ) [ 000000000000000000]
bitcast_ln214_1    (bitcast          ) [ 010000000000000001]
sub21_1_i          (fsub             ) [ 010000000000000001]
sub21_1_i1         (fsub             ) [ 010000000000000001]
add26_1_i          (fadd             ) [ 000000000000000000]
add31_1_i          (fadd             ) [ 000000000000000000]
bitcast_ln216_1    (bitcast          ) [ 010000000000000001]
bitcast_ln217_1    (bitcast          ) [ 010000000000000001]
OUT_R_2_addr       (getelementptr    ) [ 000000000000000000]
store_ln214        (store            ) [ 000000000000000000]
bitcast_ln215_1    (bitcast          ) [ 000000000000000000]
OUT_I_2_addr       (getelementptr    ) [ 000000000000000000]
store_ln215        (store            ) [ 000000000000000000]
OUT_R_0_addr       (getelementptr    ) [ 000000000000000000]
store_ln214        (store            ) [ 000000000000000000]
bitcast_ln215      (bitcast          ) [ 000000000000000000]
OUT_I_0_addr       (getelementptr    ) [ 000000000000000000]
store_ln215        (store            ) [ 000000000000000000]
OUT_R_2_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln216        (store            ) [ 000000000000000000]
OUT_I_2_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln217        (store            ) [ 000000000000000000]
br_ln217           (br               ) [ 000000000000000000]
OUT_R_0_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln216        (store            ) [ 000000000000000000]
OUT_I_0_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln217        (store            ) [ 000000000000000000]
br_ln217           (br               ) [ 000000000000000000]
OUT_R_3_addr       (getelementptr    ) [ 000000000000000000]
store_ln214        (store            ) [ 000000000000000000]
bitcast_ln215_3    (bitcast          ) [ 000000000000000000]
OUT_I_3_addr       (getelementptr    ) [ 000000000000000000]
store_ln215        (store            ) [ 000000000000000000]
OUT_R_1_addr       (getelementptr    ) [ 000000000000000000]
store_ln214        (store            ) [ 000000000000000000]
bitcast_ln215_2    (bitcast          ) [ 000000000000000000]
OUT_I_1_addr       (getelementptr    ) [ 000000000000000000]
store_ln215        (store            ) [ 000000000000000000]
OUT_R_3_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln216        (store            ) [ 000000000000000000]
OUT_I_3_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln217        (store            ) [ 000000000000000000]
br_ln217           (br               ) [ 000000000000000000]
OUT_R_1_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln216        (store            ) [ 000000000000000000]
OUT_I_1_addr_2     (getelementptr    ) [ 000000000000000000]
store_ln217        (store            ) [ 000000000000000000]
br_ln217           (br               ) [ 000000000000000000]
ret_ln0            (ret              ) [ 000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="OUT_R_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="OUT_I_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_1"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Stage9_R_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="Stage9_R_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="Stage9_I_1">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_1"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="Stage9_I_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_3"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="OUT_R_0">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="OUT_I_0">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_0"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="Stage9_R_0">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="Stage9_R_2">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_R_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="Stage9_I_0">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_0"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="Stage9_I_2">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Stage9_I_2"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="OUT_R_2">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="OUT_I_2">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_2"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="OUT_R_3">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="OUT_I_3">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_3"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="W_real">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_real"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="W_imag">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="W_imag"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i11.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.3float.i2"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="W_real_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="32" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr/1 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="9" slack="0"/>
<pin id="107" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="32" slack="1"/>
<pin id="113" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c2/1 c2_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="W_imag_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="10" slack="0"/>
<pin id="119" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="9" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="32" slack="1"/>
<pin id="130" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="s2/1 s2_1/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="Stage9_R_0_addr_gep_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="32" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="0" index="2" bw="8" slack="0"/>
<pin id="136" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_0_addr/1 "/>
</bind>
</comp>

<comp id="139" class="1004" name="Stage9_R_2_addr_gep_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="32" slack="0"/>
<pin id="141" dir="0" index="1" bw="1" slack="0"/>
<pin id="142" dir="0" index="2" bw="8" slack="0"/>
<pin id="143" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_2_addr/1 "/>
</bind>
</comp>

<comp id="146" class="1004" name="grp_access_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="8" slack="0"/>
<pin id="148" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="0" slack="0"/>
<pin id="151" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="152" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="153" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="3" bw="32" slack="0"/>
<pin id="154" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_0_load/1 Stage9_R_0_load_1/10 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_access_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="8" slack="0"/>
<pin id="158" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="159" dir="0" index="2" bw="0" slack="0"/>
<pin id="161" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="162" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="163" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="160" dir="1" index="3" bw="32" slack="0"/>
<pin id="164" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_2_load/1 Stage9_R_2_load_1/10 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Stage9_I_0_addr_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="32" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="8" slack="0"/>
<pin id="170" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_0_addr/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="Stage9_I_2_addr_gep_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="0" index="1" bw="1" slack="0"/>
<pin id="176" dir="0" index="2" bw="8" slack="0"/>
<pin id="177" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_2_addr/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="8" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="0" slack="0"/>
<pin id="185" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="187" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="184" dir="1" index="3" bw="32" slack="0"/>
<pin id="188" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_0_load/1 Stage9_I_0_load_2/10 Stage9_I_0_load_1/10 "/>
</bind>
</comp>

<comp id="190" class="1004" name="grp_access_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="8" slack="0"/>
<pin id="192" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="193" dir="0" index="2" bw="0" slack="0"/>
<pin id="195" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="196" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="197" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="194" dir="1" index="3" bw="32" slack="0"/>
<pin id="198" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_2_load/1 Stage9_I_2_load_2/10 Stage9_I_2_load_1/10 "/>
</bind>
</comp>

<comp id="200" class="1004" name="W_real_addr_1_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="9" slack="0"/>
<pin id="204" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_real_addr_1/1 "/>
</bind>
</comp>

<comp id="208" class="1004" name="W_imag_addr_1_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="32" slack="0"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="9" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="W_imag_addr_1/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="Stage9_R_1_addr_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="8" slack="0"/>
<pin id="220" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_1_addr/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="Stage9_R_3_addr_gep_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="0"/>
<pin id="225" dir="0" index="1" bw="1" slack="0"/>
<pin id="226" dir="0" index="2" bw="8" slack="0"/>
<pin id="227" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_3_addr/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="grp_access_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="8" slack="0"/>
<pin id="232" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="233" dir="0" index="2" bw="0" slack="0"/>
<pin id="235" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="236" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="237" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="234" dir="1" index="3" bw="32" slack="0"/>
<pin id="238" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_1_load/1 Stage9_R_1_load_1/10 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_access_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="0" slack="0"/>
<pin id="245" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="247" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="244" dir="1" index="3" bw="32" slack="0"/>
<pin id="248" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_R_3_load/1 Stage9_R_3_load_1/10 "/>
</bind>
</comp>

<comp id="250" class="1004" name="Stage9_I_1_addr_gep_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="32" slack="0"/>
<pin id="252" dir="0" index="1" bw="1" slack="0"/>
<pin id="253" dir="0" index="2" bw="8" slack="0"/>
<pin id="254" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_1_addr/1 "/>
</bind>
</comp>

<comp id="257" class="1004" name="Stage9_I_3_addr_gep_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="0"/>
<pin id="259" dir="0" index="1" bw="1" slack="0"/>
<pin id="260" dir="0" index="2" bw="8" slack="0"/>
<pin id="261" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_3_addr/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="8" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="0"/>
<pin id="269" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="270" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="271" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
<pin id="272" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_1_load/1 Stage9_I_1_load_2/10 Stage9_I_1_load_1/10 "/>
</bind>
</comp>

<comp id="274" class="1004" name="grp_access_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="8" slack="0"/>
<pin id="276" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="2" bw="0" slack="0"/>
<pin id="279" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="280" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="281" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="278" dir="1" index="3" bw="32" slack="0"/>
<pin id="282" dir="1" index="7" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="Stage9_I_3_load/1 Stage9_I_3_load_2/10 Stage9_I_3_load_1/10 "/>
</bind>
</comp>

<comp id="284" class="1004" name="Stage9_R_0_addr_1_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="0"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_0_addr_1/10 "/>
</bind>
</comp>

<comp id="291" class="1004" name="Stage9_R_2_addr_1_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_2_addr_1/10 "/>
</bind>
</comp>

<comp id="300" class="1004" name="Stage9_I_0_addr_1_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_0_addr_1/10 "/>
</bind>
</comp>

<comp id="307" class="1004" name="Stage9_I_2_addr_1_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_2_addr_1/10 "/>
</bind>
</comp>

<comp id="316" class="1004" name="Stage9_R_1_addr_1_gep_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="32" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="0" index="2" bw="7" slack="0"/>
<pin id="320" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_1_addr_1/10 "/>
</bind>
</comp>

<comp id="323" class="1004" name="Stage9_R_3_addr_1_gep_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="32" slack="0"/>
<pin id="325" dir="0" index="1" bw="1" slack="0"/>
<pin id="326" dir="0" index="2" bw="7" slack="0"/>
<pin id="327" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_R_3_addr_1/10 "/>
</bind>
</comp>

<comp id="332" class="1004" name="Stage9_I_1_addr_1_gep_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="32" slack="0"/>
<pin id="334" dir="0" index="1" bw="1" slack="0"/>
<pin id="335" dir="0" index="2" bw="7" slack="0"/>
<pin id="336" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_1_addr_1/10 "/>
</bind>
</comp>

<comp id="339" class="1004" name="Stage9_I_3_addr_1_gep_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="32" slack="0"/>
<pin id="341" dir="0" index="1" bw="1" slack="0"/>
<pin id="342" dir="0" index="2" bw="7" slack="0"/>
<pin id="343" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Stage9_I_3_addr_1/10 "/>
</bind>
</comp>

<comp id="348" class="1004" name="OUT_R_2_addr_gep_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="32" slack="0"/>
<pin id="350" dir="0" index="1" bw="1" slack="0"/>
<pin id="351" dir="0" index="2" bw="8" slack="16"/>
<pin id="352" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr/17 "/>
</bind>
</comp>

<comp id="355" class="1004" name="grp_access_fu_355">
<pin_list>
<pin id="356" dir="0" index="0" bw="8" slack="0"/>
<pin id="357" dir="0" index="1" bw="32" slack="1"/>
<pin id="358" dir="0" index="2" bw="0" slack="0"/>
<pin id="360" dir="0" index="4" bw="8" slack="1"/>
<pin id="361" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="362" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="359" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="363" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/17 store_ln216/17 "/>
</bind>
</comp>

<comp id="365" class="1004" name="OUT_I_2_addr_gep_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="32" slack="0"/>
<pin id="367" dir="0" index="1" bw="1" slack="0"/>
<pin id="368" dir="0" index="2" bw="8" slack="16"/>
<pin id="369" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr/17 "/>
</bind>
</comp>

<comp id="372" class="1004" name="grp_access_fu_372">
<pin_list>
<pin id="373" dir="0" index="0" bw="8" slack="0"/>
<pin id="374" dir="0" index="1" bw="32" slack="1"/>
<pin id="375" dir="0" index="2" bw="0" slack="0"/>
<pin id="377" dir="0" index="4" bw="8" slack="0"/>
<pin id="378" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="379" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="376" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="380" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/17 store_ln217/17 "/>
</bind>
</comp>

<comp id="382" class="1004" name="OUT_R_0_addr_gep_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="32" slack="0"/>
<pin id="384" dir="0" index="1" bw="1" slack="0"/>
<pin id="385" dir="0" index="2" bw="8" slack="16"/>
<pin id="386" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr/17 "/>
</bind>
</comp>

<comp id="389" class="1004" name="grp_access_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="8" slack="0"/>
<pin id="391" dir="0" index="1" bw="32" slack="1"/>
<pin id="392" dir="0" index="2" bw="0" slack="0"/>
<pin id="394" dir="0" index="4" bw="8" slack="1"/>
<pin id="395" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="396" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="393" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="397" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/17 store_ln216/17 "/>
</bind>
</comp>

<comp id="399" class="1004" name="OUT_I_0_addr_gep_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="32" slack="0"/>
<pin id="401" dir="0" index="1" bw="1" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="16"/>
<pin id="403" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr/17 "/>
</bind>
</comp>

<comp id="406" class="1004" name="grp_access_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="8" slack="0"/>
<pin id="408" dir="0" index="1" bw="32" slack="1"/>
<pin id="409" dir="0" index="2" bw="0" slack="0"/>
<pin id="411" dir="0" index="4" bw="8" slack="0"/>
<pin id="412" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="413" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="410" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="414" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/17 store_ln217/17 "/>
</bind>
</comp>

<comp id="416" class="1004" name="OUT_R_2_addr_2_gep_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="32" slack="0"/>
<pin id="418" dir="0" index="1" bw="1" slack="0"/>
<pin id="419" dir="0" index="2" bw="7" slack="7"/>
<pin id="420" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_2_addr_2/17 "/>
</bind>
</comp>

<comp id="424" class="1004" name="OUT_I_2_addr_2_gep_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="32" slack="0"/>
<pin id="426" dir="0" index="1" bw="1" slack="0"/>
<pin id="427" dir="0" index="2" bw="7" slack="7"/>
<pin id="428" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_2_addr_2/17 "/>
</bind>
</comp>

<comp id="432" class="1004" name="OUT_R_0_addr_2_gep_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="32" slack="0"/>
<pin id="434" dir="0" index="1" bw="1" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="7"/>
<pin id="436" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_0_addr_2/17 "/>
</bind>
</comp>

<comp id="440" class="1004" name="OUT_I_0_addr_2_gep_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="32" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="7"/>
<pin id="444" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_0_addr_2/17 "/>
</bind>
</comp>

<comp id="448" class="1004" name="OUT_R_3_addr_gep_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="32" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="8" slack="16"/>
<pin id="452" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr/17 "/>
</bind>
</comp>

<comp id="455" class="1004" name="grp_access_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="8" slack="0"/>
<pin id="457" dir="0" index="1" bw="32" slack="1"/>
<pin id="458" dir="0" index="2" bw="0" slack="0"/>
<pin id="460" dir="0" index="4" bw="8" slack="1"/>
<pin id="461" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="462" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="459" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="463" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/17 store_ln216/17 "/>
</bind>
</comp>

<comp id="465" class="1004" name="OUT_I_3_addr_gep_fu_465">
<pin_list>
<pin id="466" dir="0" index="0" bw="32" slack="0"/>
<pin id="467" dir="0" index="1" bw="1" slack="0"/>
<pin id="468" dir="0" index="2" bw="8" slack="16"/>
<pin id="469" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr/17 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="8" slack="0"/>
<pin id="474" dir="0" index="1" bw="32" slack="1"/>
<pin id="475" dir="0" index="2" bw="0" slack="0"/>
<pin id="477" dir="0" index="4" bw="8" slack="0"/>
<pin id="478" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="480" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/17 store_ln217/17 "/>
</bind>
</comp>

<comp id="482" class="1004" name="OUT_R_1_addr_gep_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="32" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="8" slack="16"/>
<pin id="486" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr/17 "/>
</bind>
</comp>

<comp id="489" class="1004" name="grp_access_fu_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="0"/>
<pin id="491" dir="0" index="1" bw="32" slack="1"/>
<pin id="492" dir="0" index="2" bw="0" slack="0"/>
<pin id="494" dir="0" index="4" bw="8" slack="1"/>
<pin id="495" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="496" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="493" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="497" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln214/17 store_ln216/17 "/>
</bind>
</comp>

<comp id="499" class="1004" name="OUT_I_1_addr_gep_fu_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="32" slack="0"/>
<pin id="501" dir="0" index="1" bw="1" slack="0"/>
<pin id="502" dir="0" index="2" bw="8" slack="16"/>
<pin id="503" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr/17 "/>
</bind>
</comp>

<comp id="506" class="1004" name="grp_access_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="8" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="1"/>
<pin id="509" dir="0" index="2" bw="0" slack="0"/>
<pin id="511" dir="0" index="4" bw="8" slack="0"/>
<pin id="512" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="513" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="510" dir="1" index="3" bw="32" slack="2147483647"/>
<pin id="514" dir="1" index="7" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln215/17 store_ln217/17 "/>
</bind>
</comp>

<comp id="516" class="1004" name="OUT_R_3_addr_2_gep_fu_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="32" slack="0"/>
<pin id="518" dir="0" index="1" bw="1" slack="0"/>
<pin id="519" dir="0" index="2" bw="7" slack="7"/>
<pin id="520" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_3_addr_2/17 "/>
</bind>
</comp>

<comp id="524" class="1004" name="OUT_I_3_addr_2_gep_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="32" slack="0"/>
<pin id="526" dir="0" index="1" bw="1" slack="0"/>
<pin id="527" dir="0" index="2" bw="7" slack="7"/>
<pin id="528" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_3_addr_2/17 "/>
</bind>
</comp>

<comp id="532" class="1004" name="OUT_R_1_addr_2_gep_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="32" slack="0"/>
<pin id="534" dir="0" index="1" bw="1" slack="0"/>
<pin id="535" dir="0" index="2" bw="7" slack="7"/>
<pin id="536" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_R_1_addr_2/17 "/>
</bind>
</comp>

<comp id="540" class="1004" name="OUT_I_1_addr_2_gep_fu_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="32" slack="0"/>
<pin id="542" dir="0" index="1" bw="1" slack="0"/>
<pin id="543" dir="0" index="2" bw="7" slack="7"/>
<pin id="544" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="OUT_I_1_addr_2/17 "/>
</bind>
</comp>

<comp id="548" class="1005" name="empty_15_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="32" slack="1"/>
<pin id="550" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_15 (phireg) "/>
</bind>
</comp>

<comp id="551" class="1004" name="empty_15_phi_fu_551">
<pin_list>
<pin id="552" dir="0" index="0" bw="32" slack="1"/>
<pin id="553" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="554" dir="0" index="2" bw="32" slack="1"/>
<pin id="555" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_15/12 "/>
</bind>
</comp>

<comp id="558" class="1005" name="empty_14_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="32" slack="1"/>
<pin id="560" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opset="empty_14 (phireg) "/>
</bind>
</comp>

<comp id="561" class="1004" name="empty_14_phi_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="32" slack="1"/>
<pin id="563" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="564" dir="0" index="2" bw="32" slack="1"/>
<pin id="565" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="empty_14/12 "/>
</bind>
</comp>

<comp id="568" class="1004" name="grp_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="1"/>
<pin id="570" dir="0" index="1" bw="32" slack="1"/>
<pin id="571" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R/7 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="1"/>
<pin id="574" dir="0" index="1" bw="32" slack="1"/>
<pin id="575" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I/7 "/>
</bind>
</comp>

<comp id="576" class="1004" name="grp_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="0" index="1" bw="32" slack="1"/>
<pin id="579" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="temp_R_1/7 "/>
</bind>
</comp>

<comp id="580" class="1004" name="grp_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="32" slack="1"/>
<pin id="582" dir="0" index="1" bw="32" slack="1"/>
<pin id="583" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="temp_I_1/7 "/>
</bind>
</comp>

<comp id="584" class="1004" name="grp_fu_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="32" slack="1"/>
<pin id="586" dir="0" index="1" bw="32" slack="1"/>
<pin id="587" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub16_i/12 "/>
</bind>
</comp>

<comp id="588" class="1004" name="grp_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="32" slack="1"/>
<pin id="590" dir="0" index="1" bw="32" slack="1"/>
<pin id="591" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub21_i/12 sub21_i1/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="32" slack="1"/>
<pin id="594" dir="0" index="1" bw="32" slack="1"/>
<pin id="595" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add26_i/12 "/>
</bind>
</comp>

<comp id="596" class="1004" name="grp_fu_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="32" slack="0"/>
<pin id="598" dir="0" index="1" bw="32" slack="1"/>
<pin id="599" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add31_i/12 "/>
</bind>
</comp>

<comp id="601" class="1004" name="grp_fu_601">
<pin_list>
<pin id="602" dir="0" index="0" bw="32" slack="1"/>
<pin id="603" dir="0" index="1" bw="32" slack="1"/>
<pin id="604" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub16_1_i/12 "/>
</bind>
</comp>

<comp id="605" class="1004" name="grp_fu_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="32" slack="1"/>
<pin id="607" dir="0" index="1" bw="32" slack="1"/>
<pin id="608" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fsub(11) " fcode="fadd"/>
<opset="sub21_1_i/12 sub21_1_i1/12 "/>
</bind>
</comp>

<comp id="609" class="1004" name="grp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="32" slack="1"/>
<pin id="611" dir="0" index="1" bw="32" slack="1"/>
<pin id="612" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add26_1_i/12 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="0" index="1" bw="32" slack="1"/>
<pin id="616" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add31_1_i/12 "/>
</bind>
</comp>

<comp id="618" class="1004" name="grp_fu_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="32" slack="1"/>
<pin id="620" dir="0" index="1" bw="32" slack="1"/>
<pin id="621" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_i/3 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="32" slack="1"/>
<pin id="624" dir="0" index="1" bw="32" slack="1"/>
<pin id="625" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7_i/3 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="32" slack="1"/>
<pin id="628" dir="0" index="1" bw="32" slack="1"/>
<pin id="629" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10_i/3 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="32" slack="1"/>
<pin id="632" dir="0" index="1" bw="32" slack="1"/>
<pin id="633" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_i/3 "/>
</bind>
</comp>

<comp id="634" class="1004" name="grp_fu_634">
<pin_list>
<pin id="635" dir="0" index="0" bw="32" slack="1"/>
<pin id="636" dir="0" index="1" bw="32" slack="1"/>
<pin id="637" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul_1_i/3 "/>
</bind>
</comp>

<comp id="638" class="1004" name="grp_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="1"/>
<pin id="640" dir="0" index="1" bw="32" slack="1"/>
<pin id="641" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul7_1_i/3 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="1"/>
<pin id="644" dir="0" index="1" bw="32" slack="1"/>
<pin id="645" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul10_1_i/3 "/>
</bind>
</comp>

<comp id="646" class="1004" name="grp_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="32" slack="1"/>
<pin id="648" dir="0" index="1" bw="32" slack="1"/>
<pin id="649" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fmul(13) " fcode="fmul"/>
<opset="mul13_1_i/3 "/>
</bind>
</comp>

<comp id="650" class="1004" name="grp_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="32" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="32" slack="0"/>
<pin id="654" dir="0" index="3" bw="32" slack="0"/>
<pin id="655" dir="0" index="4" bw="2" slack="10"/>
<pin id="656" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_7/11 tmp_6/11 "/>
</bind>
</comp>

<comp id="661" class="1004" name="grp_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="32" slack="0"/>
<pin id="663" dir="0" index="1" bw="32" slack="0"/>
<pin id="664" dir="0" index="2" bw="32" slack="0"/>
<pin id="665" dir="0" index="3" bw="32" slack="0"/>
<pin id="666" dir="0" index="4" bw="2" slack="10"/>
<pin id="667" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_4/11 tmp_1/11 "/>
</bind>
</comp>

<comp id="672" class="1005" name="reg_672">
<pin_list>
<pin id="673" dir="0" index="0" bw="32" slack="1"/>
<pin id="674" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_7 tmp_6 "/>
</bind>
</comp>

<comp id="679" class="1005" name="reg_679">
<pin_list>
<pin id="680" dir="0" index="0" bw="32" slack="1"/>
<pin id="681" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_4 tmp_1 "/>
</bind>
</comp>

<comp id="686" class="1005" name="reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="32" slack="1"/>
<pin id="688" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub21_i sub21_i1 "/>
</bind>
</comp>

<comp id="690" class="1005" name="reg_690">
<pin_list>
<pin id="691" dir="0" index="0" bw="32" slack="1"/>
<pin id="692" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub21_1_i sub21_1_i1 "/>
</bind>
</comp>

<comp id="694" class="1004" name="store_ln0_store_fu_694">
<pin_list>
<pin id="695" dir="0" index="0" bw="1" slack="0"/>
<pin id="696" dir="0" index="1" bw="10" slack="0"/>
<pin id="697" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="699" class="1004" name="store_ln0_store_fu_699">
<pin_list>
<pin id="700" dir="0" index="0" bw="11" slack="0"/>
<pin id="701" dir="0" index="1" bw="11" slack="0"/>
<pin id="702" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="704" class="1004" name="i_4_load_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="10" slack="0"/>
<pin id="706" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_4/1 "/>
</bind>
</comp>

<comp id="707" class="1004" name="tmp_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="1" slack="0"/>
<pin id="709" dir="0" index="1" bw="10" slack="0"/>
<pin id="710" dir="0" index="2" bw="5" slack="0"/>
<pin id="711" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="715" class="1004" name="j_load_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="11" slack="0"/>
<pin id="717" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="718" class="1004" name="empty_16_fu_718">
<pin_list>
<pin id="719" dir="0" index="0" bw="10" slack="0"/>
<pin id="720" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_16/1 "/>
</bind>
</comp>

<comp id="722" class="1004" name="i_4_cast26_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="10" slack="0"/>
<pin id="724" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_4_cast26/1 "/>
</bind>
</comp>

<comp id="728" class="1004" name="empty_17_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="10" slack="0"/>
<pin id="730" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_17/1 "/>
</bind>
</comp>

<comp id="732" class="1004" name="empty_18_fu_732">
<pin_list>
<pin id="733" dir="0" index="0" bw="11" slack="0"/>
<pin id="734" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_18/1 "/>
</bind>
</comp>

<comp id="736" class="1004" name="lshr_ln3_fu_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="8" slack="0"/>
<pin id="738" dir="0" index="1" bw="11" slack="0"/>
<pin id="739" dir="0" index="2" bw="3" slack="0"/>
<pin id="740" dir="0" index="3" bw="5" slack="0"/>
<pin id="741" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln3/1 "/>
</bind>
</comp>

<comp id="746" class="1004" name="zext_ln211_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="8" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln211/1 "/>
</bind>
</comp>

<comp id="758" class="1004" name="lshr_ln4_fu_758">
<pin_list>
<pin id="759" dir="0" index="0" bw="7" slack="0"/>
<pin id="760" dir="0" index="1" bw="10" slack="0"/>
<pin id="761" dir="0" index="2" bw="3" slack="0"/>
<pin id="762" dir="0" index="3" bw="5" slack="0"/>
<pin id="763" dir="1" index="4" bw="7" slack="9"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln4/1 "/>
</bind>
</comp>

<comp id="768" class="1004" name="icmp_ln214_fu_768">
<pin_list>
<pin id="769" dir="0" index="0" bw="2" slack="0"/>
<pin id="770" dir="0" index="1" bw="1" slack="0"/>
<pin id="771" dir="1" index="2" bw="1" slack="9"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln214/1 "/>
</bind>
</comp>

<comp id="774" class="1004" name="or_ln205_fu_774">
<pin_list>
<pin id="775" dir="0" index="0" bw="9" slack="0"/>
<pin id="776" dir="0" index="1" bw="1" slack="0"/>
<pin id="777" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln205/1 "/>
</bind>
</comp>

<comp id="780" class="1004" name="zext_ln208_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="9" slack="0"/>
<pin id="782" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln208/1 "/>
</bind>
</comp>

<comp id="786" class="1004" name="j_load_1_load_fu_786">
<pin_list>
<pin id="787" dir="0" index="0" bw="11" slack="0"/>
<pin id="788" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load_1/1 "/>
</bind>
</comp>

<comp id="789" class="1004" name="add_ln219_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="11" slack="0"/>
<pin id="791" dir="0" index="1" bw="3" slack="0"/>
<pin id="792" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln219/1 "/>
</bind>
</comp>

<comp id="795" class="1004" name="add_ln205_fu_795">
<pin_list>
<pin id="796" dir="0" index="0" bw="10" slack="0"/>
<pin id="797" dir="0" index="1" bw="3" slack="0"/>
<pin id="798" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln205/1 "/>
</bind>
</comp>

<comp id="801" class="1004" name="store_ln205_store_fu_801">
<pin_list>
<pin id="802" dir="0" index="0" bw="10" slack="0"/>
<pin id="803" dir="0" index="1" bw="10" slack="0"/>
<pin id="804" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/1 "/>
</bind>
</comp>

<comp id="806" class="1004" name="store_ln205_store_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="11" slack="0"/>
<pin id="808" dir="0" index="1" bw="11" slack="0"/>
<pin id="809" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln205/1 "/>
</bind>
</comp>

<comp id="811" class="1004" name="tmp_3_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="32" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="32" slack="0"/>
<pin id="815" dir="0" index="3" bw="32" slack="0"/>
<pin id="816" dir="0" index="4" bw="2" slack="1"/>
<pin id="817" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="822" class="1004" name="tmp_2_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="0"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="0" index="2" bw="32" slack="0"/>
<pin id="826" dir="0" index="3" bw="32" slack="0"/>
<pin id="827" dir="0" index="4" bw="2" slack="1"/>
<pin id="828" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="tmp_8_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="0" index="2" bw="32" slack="0"/>
<pin id="837" dir="0" index="3" bw="32" slack="0"/>
<pin id="838" dir="0" index="4" bw="2" slack="1"/>
<pin id="839" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="844" class="1004" name="tmp_9_fu_844">
<pin_list>
<pin id="845" dir="0" index="0" bw="32" slack="0"/>
<pin id="846" dir="0" index="1" bw="32" slack="0"/>
<pin id="847" dir="0" index="2" bw="32" slack="0"/>
<pin id="848" dir="0" index="3" bw="32" slack="0"/>
<pin id="849" dir="0" index="4" bw="2" slack="1"/>
<pin id="850" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_9/2 "/>
</bind>
</comp>

<comp id="855" class="1004" name="zext_ln214_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="7" slack="9"/>
<pin id="857" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln214/10 "/>
</bind>
</comp>

<comp id="866" class="1004" name="tmp_5_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="32" slack="0"/>
<pin id="868" dir="0" index="1" bw="32" slack="0"/>
<pin id="869" dir="0" index="2" bw="32" slack="0"/>
<pin id="870" dir="0" index="3" bw="32" slack="0"/>
<pin id="871" dir="0" index="4" bw="2" slack="10"/>
<pin id="872" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_5/11 "/>
</bind>
</comp>

<comp id="877" class="1004" name="icmp_ln216_fu_877">
<pin_list>
<pin id="878" dir="0" index="0" bw="2" slack="10"/>
<pin id="879" dir="0" index="1" bw="1" slack="0"/>
<pin id="880" dir="1" index="2" bw="1" slack="6"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln216/11 "/>
</bind>
</comp>

<comp id="882" class="1004" name="tmp_s_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="32" slack="0"/>
<pin id="884" dir="0" index="1" bw="32" slack="0"/>
<pin id="885" dir="0" index="2" bw="32" slack="0"/>
<pin id="886" dir="0" index="3" bw="32" slack="0"/>
<pin id="887" dir="0" index="4" bw="2" slack="10"/>
<pin id="888" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_s/11 "/>
</bind>
</comp>

<comp id="893" class="1004" name="bitcast_ln214_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="32" slack="0"/>
<pin id="895" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln214/16 "/>
</bind>
</comp>

<comp id="897" class="1004" name="bitcast_ln216_fu_897">
<pin_list>
<pin id="898" dir="0" index="0" bw="32" slack="0"/>
<pin id="899" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln216/16 "/>
</bind>
</comp>

<comp id="901" class="1004" name="bitcast_ln217_fu_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="32" slack="0"/>
<pin id="903" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln217/16 "/>
</bind>
</comp>

<comp id="905" class="1004" name="bitcast_ln214_1_fu_905">
<pin_list>
<pin id="906" dir="0" index="0" bw="32" slack="0"/>
<pin id="907" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln214_1/16 "/>
</bind>
</comp>

<comp id="909" class="1004" name="bitcast_ln216_1_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="32" slack="0"/>
<pin id="911" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln216_1/16 "/>
</bind>
</comp>

<comp id="913" class="1004" name="bitcast_ln217_1_fu_913">
<pin_list>
<pin id="914" dir="0" index="0" bw="32" slack="0"/>
<pin id="915" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln217_1/16 "/>
</bind>
</comp>

<comp id="917" class="1004" name="bitcast_ln215_1_fu_917">
<pin_list>
<pin id="918" dir="0" index="0" bw="32" slack="1"/>
<pin id="919" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln215_1/17 "/>
</bind>
</comp>

<comp id="922" class="1004" name="bitcast_ln215_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="32" slack="1"/>
<pin id="924" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln215/17 "/>
</bind>
</comp>

<comp id="927" class="1004" name="bitcast_ln215_3_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="32" slack="1"/>
<pin id="929" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln215_3/17 "/>
</bind>
</comp>

<comp id="932" class="1004" name="bitcast_ln215_2_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="32" slack="1"/>
<pin id="934" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln215_2/17 "/>
</bind>
</comp>

<comp id="937" class="1005" name="j_reg_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="11" slack="0"/>
<pin id="939" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="945" class="1005" name="i_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="10" slack="0"/>
<pin id="947" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="952" class="1005" name="tmp_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="1" slack="1"/>
<pin id="954" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="956" class="1005" name="empty_17_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="2" slack="10"/>
<pin id="958" dir="1" index="1" bw="2" slack="10"/>
</pin_list>
<bind>
<opset="empty_17 "/>
</bind>
</comp>

<comp id="965" class="1005" name="empty_18_reg_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="2" slack="1"/>
<pin id="967" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="empty_18 "/>
</bind>
</comp>

<comp id="973" class="1005" name="W_real_addr_reg_973">
<pin_list>
<pin id="974" dir="0" index="0" bw="9" slack="1"/>
<pin id="975" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr "/>
</bind>
</comp>

<comp id="978" class="1005" name="W_imag_addr_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="9" slack="1"/>
<pin id="980" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr "/>
</bind>
</comp>

<comp id="983" class="1005" name="zext_ln211_reg_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="64" slack="16"/>
<pin id="985" dir="1" index="1" bw="64" slack="16"/>
</pin_list>
<bind>
<opset="zext_ln211 "/>
</bind>
</comp>

<comp id="995" class="1005" name="Stage9_R_0_addr_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="8" slack="1"/>
<pin id="997" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_0_addr "/>
</bind>
</comp>

<comp id="1000" class="1005" name="Stage9_R_2_addr_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="8" slack="1"/>
<pin id="1002" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_2_addr "/>
</bind>
</comp>

<comp id="1005" class="1005" name="Stage9_I_0_addr_reg_1005">
<pin_list>
<pin id="1006" dir="0" index="0" bw="8" slack="1"/>
<pin id="1007" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_0_addr "/>
</bind>
</comp>

<comp id="1010" class="1005" name="Stage9_I_2_addr_reg_1010">
<pin_list>
<pin id="1011" dir="0" index="0" bw="8" slack="1"/>
<pin id="1012" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_2_addr "/>
</bind>
</comp>

<comp id="1015" class="1005" name="lshr_ln4_reg_1015">
<pin_list>
<pin id="1016" dir="0" index="0" bw="7" slack="9"/>
<pin id="1017" dir="1" index="1" bw="7" slack="9"/>
</pin_list>
<bind>
<opset="lshr_ln4 "/>
</bind>
</comp>

<comp id="1020" class="1005" name="icmp_ln214_reg_1020">
<pin_list>
<pin id="1021" dir="0" index="0" bw="1" slack="9"/>
<pin id="1022" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln214 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="W_real_addr_1_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="9" slack="1"/>
<pin id="1026" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_real_addr_1 "/>
</bind>
</comp>

<comp id="1029" class="1005" name="W_imag_addr_1_reg_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="9" slack="1"/>
<pin id="1031" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="W_imag_addr_1 "/>
</bind>
</comp>

<comp id="1034" class="1005" name="Stage9_R_1_addr_reg_1034">
<pin_list>
<pin id="1035" dir="0" index="0" bw="8" slack="1"/>
<pin id="1036" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_1_addr "/>
</bind>
</comp>

<comp id="1039" class="1005" name="Stage9_R_3_addr_reg_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="8" slack="1"/>
<pin id="1041" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_3_addr "/>
</bind>
</comp>

<comp id="1044" class="1005" name="Stage9_I_1_addr_reg_1044">
<pin_list>
<pin id="1045" dir="0" index="0" bw="8" slack="1"/>
<pin id="1046" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_1_addr "/>
</bind>
</comp>

<comp id="1049" class="1005" name="Stage9_I_3_addr_reg_1049">
<pin_list>
<pin id="1050" dir="0" index="0" bw="8" slack="1"/>
<pin id="1051" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_3_addr "/>
</bind>
</comp>

<comp id="1054" class="1005" name="c2_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="32" slack="1"/>
<pin id="1056" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="s2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="32" slack="1"/>
<pin id="1062" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2 "/>
</bind>
</comp>

<comp id="1066" class="1005" name="tmp_3_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="32" slack="1"/>
<pin id="1068" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="1072" class="1005" name="tmp_2_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="32" slack="1"/>
<pin id="1074" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_2 "/>
</bind>
</comp>

<comp id="1078" class="1005" name="c2_1_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="32" slack="1"/>
<pin id="1080" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="c2_1 "/>
</bind>
</comp>

<comp id="1084" class="1005" name="s2_1_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="32" slack="1"/>
<pin id="1086" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="s2_1 "/>
</bind>
</comp>

<comp id="1090" class="1005" name="tmp_8_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="32" slack="1"/>
<pin id="1092" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_8 "/>
</bind>
</comp>

<comp id="1096" class="1005" name="tmp_9_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="32" slack="1"/>
<pin id="1098" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_9 "/>
</bind>
</comp>

<comp id="1102" class="1005" name="mul_i_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="32" slack="1"/>
<pin id="1104" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_i "/>
</bind>
</comp>

<comp id="1107" class="1005" name="mul7_i_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="32" slack="1"/>
<pin id="1109" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_i "/>
</bind>
</comp>

<comp id="1112" class="1005" name="mul10_i_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="32" slack="1"/>
<pin id="1114" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10_i "/>
</bind>
</comp>

<comp id="1117" class="1005" name="mul13_i_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="32" slack="1"/>
<pin id="1119" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_i "/>
</bind>
</comp>

<comp id="1122" class="1005" name="mul_1_i_reg_1122">
<pin_list>
<pin id="1123" dir="0" index="0" bw="32" slack="1"/>
<pin id="1124" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_1_i "/>
</bind>
</comp>

<comp id="1127" class="1005" name="mul7_1_i_reg_1127">
<pin_list>
<pin id="1128" dir="0" index="0" bw="32" slack="1"/>
<pin id="1129" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul7_1_i "/>
</bind>
</comp>

<comp id="1132" class="1005" name="mul10_1_i_reg_1132">
<pin_list>
<pin id="1133" dir="0" index="0" bw="32" slack="1"/>
<pin id="1134" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul10_1_i "/>
</bind>
</comp>

<comp id="1137" class="1005" name="mul13_1_i_reg_1137">
<pin_list>
<pin id="1138" dir="0" index="0" bw="32" slack="1"/>
<pin id="1139" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul13_1_i "/>
</bind>
</comp>

<comp id="1142" class="1005" name="zext_ln214_reg_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="64" slack="7"/>
<pin id="1144" dir="1" index="1" bw="64" slack="7"/>
</pin_list>
<bind>
<opset="zext_ln214 "/>
</bind>
</comp>

<comp id="1154" class="1005" name="Stage9_R_0_addr_1_reg_1154">
<pin_list>
<pin id="1155" dir="0" index="0" bw="8" slack="1"/>
<pin id="1156" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_0_addr_1 "/>
</bind>
</comp>

<comp id="1159" class="1005" name="Stage9_R_2_addr_1_reg_1159">
<pin_list>
<pin id="1160" dir="0" index="0" bw="8" slack="1"/>
<pin id="1161" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_2_addr_1 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="Stage9_I_0_addr_1_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="8" slack="1"/>
<pin id="1166" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_0_addr_1 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="Stage9_I_2_addr_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="8" slack="1"/>
<pin id="1171" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_2_addr_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="Stage9_R_1_addr_1_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="8" slack="1"/>
<pin id="1176" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_1_addr_1 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="Stage9_R_3_addr_1_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="8" slack="1"/>
<pin id="1181" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_R_3_addr_1 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="Stage9_I_1_addr_1_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="8" slack="1"/>
<pin id="1186" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_1_addr_1 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="Stage9_I_3_addr_1_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="8" slack="1"/>
<pin id="1191" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Stage9_I_3_addr_1 "/>
</bind>
</comp>

<comp id="1194" class="1005" name="temp_R_reg_1194">
<pin_list>
<pin id="1195" dir="0" index="0" bw="32" slack="1"/>
<pin id="1196" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R "/>
</bind>
</comp>

<comp id="1200" class="1005" name="temp_I_reg_1200">
<pin_list>
<pin id="1201" dir="0" index="0" bw="32" slack="1"/>
<pin id="1202" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I "/>
</bind>
</comp>

<comp id="1206" class="1005" name="tmp_5_reg_1206">
<pin_list>
<pin id="1207" dir="0" index="0" bw="32" slack="1"/>
<pin id="1208" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1212" class="1005" name="icmp_ln216_reg_1212">
<pin_list>
<pin id="1213" dir="0" index="0" bw="1" slack="6"/>
<pin id="1214" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln216 "/>
</bind>
</comp>

<comp id="1216" class="1005" name="temp_R_1_reg_1216">
<pin_list>
<pin id="1217" dir="0" index="0" bw="32" slack="1"/>
<pin id="1218" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_R_1 "/>
</bind>
</comp>

<comp id="1222" class="1005" name="temp_I_1_reg_1222">
<pin_list>
<pin id="1223" dir="0" index="0" bw="32" slack="1"/>
<pin id="1224" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="temp_I_1 "/>
</bind>
</comp>

<comp id="1228" class="1005" name="tmp_s_reg_1228">
<pin_list>
<pin id="1229" dir="0" index="0" bw="32" slack="1"/>
<pin id="1230" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="1234" class="1005" name="bitcast_ln214_reg_1234">
<pin_list>
<pin id="1235" dir="0" index="0" bw="32" slack="1"/>
<pin id="1236" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln214 "/>
</bind>
</comp>

<comp id="1240" class="1005" name="bitcast_ln216_reg_1240">
<pin_list>
<pin id="1241" dir="0" index="0" bw="32" slack="1"/>
<pin id="1242" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln216 "/>
</bind>
</comp>

<comp id="1246" class="1005" name="bitcast_ln217_reg_1246">
<pin_list>
<pin id="1247" dir="0" index="0" bw="32" slack="1"/>
<pin id="1248" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln217 "/>
</bind>
</comp>

<comp id="1252" class="1005" name="bitcast_ln214_1_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="32" slack="1"/>
<pin id="1254" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln214_1 "/>
</bind>
</comp>

<comp id="1258" class="1005" name="bitcast_ln216_1_reg_1258">
<pin_list>
<pin id="1259" dir="0" index="0" bw="32" slack="1"/>
<pin id="1260" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln216_1 "/>
</bind>
</comp>

<comp id="1264" class="1005" name="bitcast_ln217_1_reg_1264">
<pin_list>
<pin id="1265" dir="0" index="0" bw="32" slack="1"/>
<pin id="1266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln217_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="36" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="36" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="64" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="34" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="137"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="138"><net_src comp="64" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="144"><net_src comp="18" pin="0"/><net_sink comp="139" pin=0"/></net>

<net id="145"><net_src comp="64" pin="0"/><net_sink comp="139" pin=1"/></net>

<net id="155"><net_src comp="132" pin="3"/><net_sink comp="146" pin=2"/></net>

<net id="165"><net_src comp="139" pin="3"/><net_sink comp="156" pin=2"/></net>

<net id="171"><net_src comp="20" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="64" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="22" pin="0"/><net_sink comp="173" pin=0"/></net>

<net id="179"><net_src comp="64" pin="0"/><net_sink comp="173" pin=1"/></net>

<net id="189"><net_src comp="166" pin="3"/><net_sink comp="180" pin=2"/></net>

<net id="199"><net_src comp="173" pin="3"/><net_sink comp="190" pin=2"/></net>

<net id="205"><net_src comp="32" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="64" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="207"><net_src comp="200" pin="3"/><net_sink comp="105" pin=0"/></net>

<net id="213"><net_src comp="34" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="214"><net_src comp="64" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="215"><net_src comp="208" pin="3"/><net_sink comp="122" pin=0"/></net>

<net id="221"><net_src comp="4" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="228"><net_src comp="6" pin="0"/><net_sink comp="223" pin=0"/></net>

<net id="229"><net_src comp="64" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="239"><net_src comp="216" pin="3"/><net_sink comp="230" pin=2"/></net>

<net id="249"><net_src comp="223" pin="3"/><net_sink comp="240" pin=2"/></net>

<net id="255"><net_src comp="8" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="256"><net_src comp="64" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="262"><net_src comp="10" pin="0"/><net_sink comp="257" pin=0"/></net>

<net id="263"><net_src comp="64" pin="0"/><net_sink comp="257" pin=1"/></net>

<net id="273"><net_src comp="250" pin="3"/><net_sink comp="264" pin=2"/></net>

<net id="283"><net_src comp="257" pin="3"/><net_sink comp="274" pin=2"/></net>

<net id="289"><net_src comp="16" pin="0"/><net_sink comp="284" pin=0"/></net>

<net id="290"><net_src comp="64" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="296"><net_src comp="18" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="64" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="298"><net_src comp="284" pin="3"/><net_sink comp="146" pin=0"/></net>

<net id="299"><net_src comp="291" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="305"><net_src comp="20" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="64" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="22" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="64" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="314"><net_src comp="300" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="315"><net_src comp="307" pin="3"/><net_sink comp="190" pin=0"/></net>

<net id="321"><net_src comp="4" pin="0"/><net_sink comp="316" pin=0"/></net>

<net id="322"><net_src comp="64" pin="0"/><net_sink comp="316" pin=1"/></net>

<net id="328"><net_src comp="6" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="329"><net_src comp="64" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="330"><net_src comp="316" pin="3"/><net_sink comp="230" pin=0"/></net>

<net id="331"><net_src comp="323" pin="3"/><net_sink comp="240" pin=0"/></net>

<net id="337"><net_src comp="8" pin="0"/><net_sink comp="332" pin=0"/></net>

<net id="338"><net_src comp="64" pin="0"/><net_sink comp="332" pin=1"/></net>

<net id="344"><net_src comp="10" pin="0"/><net_sink comp="339" pin=0"/></net>

<net id="345"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="346"><net_src comp="332" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="347"><net_src comp="339" pin="3"/><net_sink comp="274" pin=0"/></net>

<net id="353"><net_src comp="24" pin="0"/><net_sink comp="348" pin=0"/></net>

<net id="354"><net_src comp="64" pin="0"/><net_sink comp="348" pin=1"/></net>

<net id="364"><net_src comp="348" pin="3"/><net_sink comp="355" pin=2"/></net>

<net id="370"><net_src comp="26" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="371"><net_src comp="64" pin="0"/><net_sink comp="365" pin=1"/></net>

<net id="381"><net_src comp="365" pin="3"/><net_sink comp="372" pin=2"/></net>

<net id="387"><net_src comp="12" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="64" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="398"><net_src comp="382" pin="3"/><net_sink comp="389" pin=2"/></net>

<net id="404"><net_src comp="14" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="64" pin="0"/><net_sink comp="399" pin=1"/></net>

<net id="415"><net_src comp="399" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="421"><net_src comp="24" pin="0"/><net_sink comp="416" pin=0"/></net>

<net id="422"><net_src comp="64" pin="0"/><net_sink comp="416" pin=1"/></net>

<net id="423"><net_src comp="416" pin="3"/><net_sink comp="355" pin=0"/></net>

<net id="429"><net_src comp="26" pin="0"/><net_sink comp="424" pin=0"/></net>

<net id="430"><net_src comp="64" pin="0"/><net_sink comp="424" pin=1"/></net>

<net id="431"><net_src comp="424" pin="3"/><net_sink comp="372" pin=0"/></net>

<net id="437"><net_src comp="12" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="64" pin="0"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="432" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="445"><net_src comp="14" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="446"><net_src comp="64" pin="0"/><net_sink comp="440" pin=1"/></net>

<net id="447"><net_src comp="440" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="453"><net_src comp="28" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="454"><net_src comp="64" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="464"><net_src comp="448" pin="3"/><net_sink comp="455" pin=2"/></net>

<net id="470"><net_src comp="30" pin="0"/><net_sink comp="465" pin=0"/></net>

<net id="471"><net_src comp="64" pin="0"/><net_sink comp="465" pin=1"/></net>

<net id="481"><net_src comp="465" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="487"><net_src comp="0" pin="0"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="64" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="498"><net_src comp="482" pin="3"/><net_sink comp="489" pin=2"/></net>

<net id="504"><net_src comp="2" pin="0"/><net_sink comp="499" pin=0"/></net>

<net id="505"><net_src comp="64" pin="0"/><net_sink comp="499" pin=1"/></net>

<net id="515"><net_src comp="499" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="521"><net_src comp="28" pin="0"/><net_sink comp="516" pin=0"/></net>

<net id="522"><net_src comp="64" pin="0"/><net_sink comp="516" pin=1"/></net>

<net id="523"><net_src comp="516" pin="3"/><net_sink comp="455" pin=0"/></net>

<net id="529"><net_src comp="30" pin="0"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="64" pin="0"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="524" pin="3"/><net_sink comp="472" pin=0"/></net>

<net id="537"><net_src comp="0" pin="0"/><net_sink comp="532" pin=0"/></net>

<net id="538"><net_src comp="64" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="539"><net_src comp="532" pin="3"/><net_sink comp="489" pin=0"/></net>

<net id="545"><net_src comp="2" pin="0"/><net_sink comp="540" pin=0"/></net>

<net id="546"><net_src comp="64" pin="0"/><net_sink comp="540" pin=1"/></net>

<net id="547"><net_src comp="540" pin="3"/><net_sink comp="506" pin=0"/></net>

<net id="557"><net_src comp="551" pin="4"/><net_sink comp="548" pin=0"/></net>

<net id="567"><net_src comp="561" pin="4"/><net_sink comp="558" pin=0"/></net>

<net id="600"><net_src comp="551" pin="4"/><net_sink comp="596" pin=0"/></net>

<net id="617"><net_src comp="561" pin="4"/><net_sink comp="613" pin=0"/></net>

<net id="657"><net_src comp="82" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="658"><net_src comp="180" pin="3"/><net_sink comp="650" pin=1"/></net>

<net id="659"><net_src comp="84" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="660"><net_src comp="190" pin="3"/><net_sink comp="650" pin=3"/></net>

<net id="668"><net_src comp="82" pin="0"/><net_sink comp="661" pin=0"/></net>

<net id="669"><net_src comp="264" pin="3"/><net_sink comp="661" pin=1"/></net>

<net id="670"><net_src comp="84" pin="0"/><net_sink comp="661" pin=2"/></net>

<net id="671"><net_src comp="274" pin="3"/><net_sink comp="661" pin=3"/></net>

<net id="675"><net_src comp="650" pin="5"/><net_sink comp="672" pin=0"/></net>

<net id="676"><net_src comp="672" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="677"><net_src comp="672" pin="1"/><net_sink comp="551" pin=2"/></net>

<net id="678"><net_src comp="672" pin="1"/><net_sink comp="551" pin=0"/></net>

<net id="682"><net_src comp="661" pin="5"/><net_sink comp="679" pin=0"/></net>

<net id="683"><net_src comp="679" pin="1"/><net_sink comp="605" pin=0"/></net>

<net id="684"><net_src comp="679" pin="1"/><net_sink comp="561" pin=2"/></net>

<net id="685"><net_src comp="679" pin="1"/><net_sink comp="561" pin=0"/></net>

<net id="689"><net_src comp="588" pin="2"/><net_sink comp="686" pin=0"/></net>

<net id="693"><net_src comp="605" pin="2"/><net_sink comp="690" pin=0"/></net>

<net id="698"><net_src comp="48" pin="0"/><net_sink comp="694" pin=0"/></net>

<net id="703"><net_src comp="50" pin="0"/><net_sink comp="699" pin=0"/></net>

<net id="712"><net_src comp="56" pin="0"/><net_sink comp="707" pin=0"/></net>

<net id="713"><net_src comp="704" pin="1"/><net_sink comp="707" pin=1"/></net>

<net id="714"><net_src comp="58" pin="0"/><net_sink comp="707" pin=2"/></net>

<net id="721"><net_src comp="704" pin="1"/><net_sink comp="718" pin=0"/></net>

<net id="725"><net_src comp="704" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="726"><net_src comp="722" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="727"><net_src comp="722" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="731"><net_src comp="704" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="735"><net_src comp="715" pin="1"/><net_sink comp="732" pin=0"/></net>

<net id="742"><net_src comp="66" pin="0"/><net_sink comp="736" pin=0"/></net>

<net id="743"><net_src comp="715" pin="1"/><net_sink comp="736" pin=1"/></net>

<net id="744"><net_src comp="68" pin="0"/><net_sink comp="736" pin=2"/></net>

<net id="745"><net_src comp="58" pin="0"/><net_sink comp="736" pin=3"/></net>

<net id="749"><net_src comp="736" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="132" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="139" pin=2"/></net>

<net id="752"><net_src comp="746" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="753"><net_src comp="746" pin="1"/><net_sink comp="173" pin=2"/></net>

<net id="754"><net_src comp="746" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="755"><net_src comp="746" pin="1"/><net_sink comp="223" pin=2"/></net>

<net id="756"><net_src comp="746" pin="1"/><net_sink comp="250" pin=2"/></net>

<net id="757"><net_src comp="746" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="764"><net_src comp="70" pin="0"/><net_sink comp="758" pin=0"/></net>

<net id="765"><net_src comp="704" pin="1"/><net_sink comp="758" pin=1"/></net>

<net id="766"><net_src comp="68" pin="0"/><net_sink comp="758" pin=2"/></net>

<net id="767"><net_src comp="72" pin="0"/><net_sink comp="758" pin=3"/></net>

<net id="772"><net_src comp="732" pin="1"/><net_sink comp="768" pin=0"/></net>

<net id="773"><net_src comp="74" pin="0"/><net_sink comp="768" pin=1"/></net>

<net id="778"><net_src comp="718" pin="1"/><net_sink comp="774" pin=0"/></net>

<net id="779"><net_src comp="76" pin="0"/><net_sink comp="774" pin=1"/></net>

<net id="783"><net_src comp="774" pin="2"/><net_sink comp="780" pin=0"/></net>

<net id="784"><net_src comp="780" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="785"><net_src comp="780" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="793"><net_src comp="786" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="794"><net_src comp="78" pin="0"/><net_sink comp="789" pin=1"/></net>

<net id="799"><net_src comp="704" pin="1"/><net_sink comp="795" pin=0"/></net>

<net id="800"><net_src comp="80" pin="0"/><net_sink comp="795" pin=1"/></net>

<net id="805"><net_src comp="795" pin="2"/><net_sink comp="801" pin=0"/></net>

<net id="810"><net_src comp="789" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="818"><net_src comp="82" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="819"><net_src comp="146" pin="7"/><net_sink comp="811" pin=1"/></net>

<net id="820"><net_src comp="84" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="821"><net_src comp="156" pin="7"/><net_sink comp="811" pin=3"/></net>

<net id="829"><net_src comp="82" pin="0"/><net_sink comp="822" pin=0"/></net>

<net id="830"><net_src comp="180" pin="7"/><net_sink comp="822" pin=1"/></net>

<net id="831"><net_src comp="84" pin="0"/><net_sink comp="822" pin=2"/></net>

<net id="832"><net_src comp="190" pin="7"/><net_sink comp="822" pin=3"/></net>

<net id="840"><net_src comp="82" pin="0"/><net_sink comp="833" pin=0"/></net>

<net id="841"><net_src comp="230" pin="7"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="84" pin="0"/><net_sink comp="833" pin=2"/></net>

<net id="843"><net_src comp="240" pin="7"/><net_sink comp="833" pin=3"/></net>

<net id="851"><net_src comp="82" pin="0"/><net_sink comp="844" pin=0"/></net>

<net id="852"><net_src comp="264" pin="7"/><net_sink comp="844" pin=1"/></net>

<net id="853"><net_src comp="84" pin="0"/><net_sink comp="844" pin=2"/></net>

<net id="854"><net_src comp="274" pin="7"/><net_sink comp="844" pin=3"/></net>

<net id="858"><net_src comp="855" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="859"><net_src comp="855" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="860"><net_src comp="855" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="861"><net_src comp="855" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="862"><net_src comp="855" pin="1"/><net_sink comp="316" pin=2"/></net>

<net id="863"><net_src comp="855" pin="1"/><net_sink comp="323" pin=2"/></net>

<net id="864"><net_src comp="855" pin="1"/><net_sink comp="332" pin=2"/></net>

<net id="865"><net_src comp="855" pin="1"/><net_sink comp="339" pin=2"/></net>

<net id="873"><net_src comp="82" pin="0"/><net_sink comp="866" pin=0"/></net>

<net id="874"><net_src comp="146" pin="3"/><net_sink comp="866" pin=1"/></net>

<net id="875"><net_src comp="84" pin="0"/><net_sink comp="866" pin=2"/></net>

<net id="876"><net_src comp="156" pin="3"/><net_sink comp="866" pin=3"/></net>

<net id="881"><net_src comp="74" pin="0"/><net_sink comp="877" pin=1"/></net>

<net id="889"><net_src comp="82" pin="0"/><net_sink comp="882" pin=0"/></net>

<net id="890"><net_src comp="230" pin="3"/><net_sink comp="882" pin=1"/></net>

<net id="891"><net_src comp="84" pin="0"/><net_sink comp="882" pin=2"/></net>

<net id="892"><net_src comp="240" pin="3"/><net_sink comp="882" pin=3"/></net>

<net id="896"><net_src comp="584" pin="2"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="592" pin="2"/><net_sink comp="897" pin=0"/></net>

<net id="904"><net_src comp="596" pin="2"/><net_sink comp="901" pin=0"/></net>

<net id="908"><net_src comp="601" pin="2"/><net_sink comp="905" pin=0"/></net>

<net id="912"><net_src comp="609" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="916"><net_src comp="613" pin="2"/><net_sink comp="913" pin=0"/></net>

<net id="920"><net_src comp="686" pin="1"/><net_sink comp="917" pin=0"/></net>

<net id="921"><net_src comp="917" pin="1"/><net_sink comp="372" pin=4"/></net>

<net id="925"><net_src comp="686" pin="1"/><net_sink comp="922" pin=0"/></net>

<net id="926"><net_src comp="922" pin="1"/><net_sink comp="406" pin=4"/></net>

<net id="930"><net_src comp="690" pin="1"/><net_sink comp="927" pin=0"/></net>

<net id="931"><net_src comp="927" pin="1"/><net_sink comp="472" pin=4"/></net>

<net id="935"><net_src comp="690" pin="1"/><net_sink comp="932" pin=0"/></net>

<net id="936"><net_src comp="932" pin="1"/><net_sink comp="506" pin=4"/></net>

<net id="940"><net_src comp="90" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="941"><net_src comp="937" pin="1"/><net_sink comp="699" pin=1"/></net>

<net id="942"><net_src comp="937" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="943"><net_src comp="937" pin="1"/><net_sink comp="786" pin=0"/></net>

<net id="944"><net_src comp="937" pin="1"/><net_sink comp="806" pin=1"/></net>

<net id="948"><net_src comp="94" pin="1"/><net_sink comp="945" pin=0"/></net>

<net id="949"><net_src comp="945" pin="1"/><net_sink comp="694" pin=1"/></net>

<net id="950"><net_src comp="945" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="951"><net_src comp="945" pin="1"/><net_sink comp="801" pin=1"/></net>

<net id="955"><net_src comp="707" pin="3"/><net_sink comp="952" pin=0"/></net>

<net id="959"><net_src comp="728" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="866" pin=4"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="650" pin=4"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="877" pin=0"/></net>

<net id="963"><net_src comp="956" pin="1"/><net_sink comp="882" pin=4"/></net>

<net id="964"><net_src comp="956" pin="1"/><net_sink comp="661" pin=4"/></net>

<net id="968"><net_src comp="732" pin="1"/><net_sink comp="965" pin=0"/></net>

<net id="969"><net_src comp="965" pin="1"/><net_sink comp="811" pin=4"/></net>

<net id="970"><net_src comp="965" pin="1"/><net_sink comp="822" pin=4"/></net>

<net id="971"><net_src comp="965" pin="1"/><net_sink comp="833" pin=4"/></net>

<net id="972"><net_src comp="965" pin="1"/><net_sink comp="844" pin=4"/></net>

<net id="976"><net_src comp="98" pin="3"/><net_sink comp="973" pin=0"/></net>

<net id="977"><net_src comp="973" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="981"><net_src comp="115" pin="3"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="986"><net_src comp="746" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="987"><net_src comp="983" pin="1"/><net_sink comp="348" pin=2"/></net>

<net id="988"><net_src comp="983" pin="1"/><net_sink comp="365" pin=2"/></net>

<net id="989"><net_src comp="983" pin="1"/><net_sink comp="382" pin=2"/></net>

<net id="990"><net_src comp="983" pin="1"/><net_sink comp="399" pin=2"/></net>

<net id="991"><net_src comp="983" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="992"><net_src comp="983" pin="1"/><net_sink comp="465" pin=2"/></net>

<net id="993"><net_src comp="983" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="994"><net_src comp="983" pin="1"/><net_sink comp="499" pin=2"/></net>

<net id="998"><net_src comp="132" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="1003"><net_src comp="139" pin="3"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="1008"><net_src comp="166" pin="3"/><net_sink comp="1005" pin=0"/></net>

<net id="1009"><net_src comp="1005" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="1013"><net_src comp="173" pin="3"/><net_sink comp="1010" pin=0"/></net>

<net id="1014"><net_src comp="1010" pin="1"/><net_sink comp="190" pin=2"/></net>

<net id="1018"><net_src comp="758" pin="4"/><net_sink comp="1015" pin=0"/></net>

<net id="1019"><net_src comp="1015" pin="1"/><net_sink comp="855" pin=0"/></net>

<net id="1023"><net_src comp="768" pin="2"/><net_sink comp="1020" pin=0"/></net>

<net id="1027"><net_src comp="200" pin="3"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="1032"><net_src comp="208" pin="3"/><net_sink comp="1029" pin=0"/></net>

<net id="1033"><net_src comp="1029" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="1037"><net_src comp="216" pin="3"/><net_sink comp="1034" pin=0"/></net>

<net id="1038"><net_src comp="1034" pin="1"/><net_sink comp="230" pin=2"/></net>

<net id="1042"><net_src comp="223" pin="3"/><net_sink comp="1039" pin=0"/></net>

<net id="1043"><net_src comp="1039" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="1047"><net_src comp="250" pin="3"/><net_sink comp="1044" pin=0"/></net>

<net id="1048"><net_src comp="1044" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="1052"><net_src comp="257" pin="3"/><net_sink comp="1049" pin=0"/></net>

<net id="1053"><net_src comp="1049" pin="1"/><net_sink comp="274" pin=2"/></net>

<net id="1057"><net_src comp="105" pin="7"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="618" pin=1"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1063"><net_src comp="122" pin="7"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="630" pin=1"/></net>

<net id="1069"><net_src comp="811" pin="5"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="630" pin=0"/></net>

<net id="1075"><net_src comp="822" pin="5"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1081"><net_src comp="105" pin="3"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="634" pin=1"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="1087"><net_src comp="122" pin="3"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="638" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="646" pin=1"/></net>

<net id="1093"><net_src comp="833" pin="5"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="634" pin=0"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="1099"><net_src comp="844" pin="5"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="638" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="642" pin=0"/></net>

<net id="1105"><net_src comp="618" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="568" pin=0"/></net>

<net id="1110"><net_src comp="622" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="568" pin=1"/></net>

<net id="1115"><net_src comp="626" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="572" pin=0"/></net>

<net id="1120"><net_src comp="630" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="1125"><net_src comp="634" pin="2"/><net_sink comp="1122" pin=0"/></net>

<net id="1126"><net_src comp="1122" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="1130"><net_src comp="638" pin="2"/><net_sink comp="1127" pin=0"/></net>

<net id="1131"><net_src comp="1127" pin="1"/><net_sink comp="576" pin=1"/></net>

<net id="1135"><net_src comp="642" pin="2"/><net_sink comp="1132" pin=0"/></net>

<net id="1136"><net_src comp="1132" pin="1"/><net_sink comp="580" pin=0"/></net>

<net id="1140"><net_src comp="646" pin="2"/><net_sink comp="1137" pin=0"/></net>

<net id="1141"><net_src comp="1137" pin="1"/><net_sink comp="580" pin=1"/></net>

<net id="1145"><net_src comp="855" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="416" pin=2"/></net>

<net id="1147"><net_src comp="1142" pin="1"/><net_sink comp="424" pin=2"/></net>

<net id="1148"><net_src comp="1142" pin="1"/><net_sink comp="432" pin=2"/></net>

<net id="1149"><net_src comp="1142" pin="1"/><net_sink comp="440" pin=2"/></net>

<net id="1150"><net_src comp="1142" pin="1"/><net_sink comp="516" pin=2"/></net>

<net id="1151"><net_src comp="1142" pin="1"/><net_sink comp="524" pin=2"/></net>

<net id="1152"><net_src comp="1142" pin="1"/><net_sink comp="532" pin=2"/></net>

<net id="1153"><net_src comp="1142" pin="1"/><net_sink comp="540" pin=2"/></net>

<net id="1157"><net_src comp="284" pin="3"/><net_sink comp="1154" pin=0"/></net>

<net id="1158"><net_src comp="1154" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="1162"><net_src comp="291" pin="3"/><net_sink comp="1159" pin=0"/></net>

<net id="1163"><net_src comp="1159" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="1167"><net_src comp="300" pin="3"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="1172"><net_src comp="307" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="1177"><net_src comp="316" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="230" pin=0"/></net>

<net id="1182"><net_src comp="323" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="1187"><net_src comp="332" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="1192"><net_src comp="339" pin="3"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="1197"><net_src comp="568" pin="2"/><net_sink comp="1194" pin=0"/></net>

<net id="1198"><net_src comp="1194" pin="1"/><net_sink comp="584" pin=1"/></net>

<net id="1199"><net_src comp="1194" pin="1"/><net_sink comp="592" pin=1"/></net>

<net id="1203"><net_src comp="572" pin="2"/><net_sink comp="1200" pin=0"/></net>

<net id="1204"><net_src comp="1200" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1205"><net_src comp="1200" pin="1"/><net_sink comp="596" pin=1"/></net>

<net id="1209"><net_src comp="866" pin="5"/><net_sink comp="1206" pin=0"/></net>

<net id="1210"><net_src comp="1206" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="1211"><net_src comp="1206" pin="1"/><net_sink comp="592" pin=0"/></net>

<net id="1215"><net_src comp="877" pin="2"/><net_sink comp="1212" pin=0"/></net>

<net id="1219"><net_src comp="576" pin="2"/><net_sink comp="1216" pin=0"/></net>

<net id="1220"><net_src comp="1216" pin="1"/><net_sink comp="601" pin=1"/></net>

<net id="1221"><net_src comp="1216" pin="1"/><net_sink comp="609" pin=1"/></net>

<net id="1225"><net_src comp="580" pin="2"/><net_sink comp="1222" pin=0"/></net>

<net id="1226"><net_src comp="1222" pin="1"/><net_sink comp="605" pin=1"/></net>

<net id="1227"><net_src comp="1222" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1231"><net_src comp="882" pin="5"/><net_sink comp="1228" pin=0"/></net>

<net id="1232"><net_src comp="1228" pin="1"/><net_sink comp="601" pin=0"/></net>

<net id="1233"><net_src comp="1228" pin="1"/><net_sink comp="609" pin=0"/></net>

<net id="1237"><net_src comp="893" pin="1"/><net_sink comp="1234" pin=0"/></net>

<net id="1238"><net_src comp="1234" pin="1"/><net_sink comp="355" pin=4"/></net>

<net id="1239"><net_src comp="1234" pin="1"/><net_sink comp="389" pin=4"/></net>

<net id="1243"><net_src comp="897" pin="1"/><net_sink comp="1240" pin=0"/></net>

<net id="1244"><net_src comp="1240" pin="1"/><net_sink comp="355" pin=1"/></net>

<net id="1245"><net_src comp="1240" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="1249"><net_src comp="901" pin="1"/><net_sink comp="1246" pin=0"/></net>

<net id="1250"><net_src comp="1246" pin="1"/><net_sink comp="372" pin=1"/></net>

<net id="1251"><net_src comp="1246" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="1255"><net_src comp="905" pin="1"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="455" pin=4"/></net>

<net id="1257"><net_src comp="1252" pin="1"/><net_sink comp="489" pin=4"/></net>

<net id="1261"><net_src comp="909" pin="1"/><net_sink comp="1258" pin=0"/></net>

<net id="1262"><net_src comp="1258" pin="1"/><net_sink comp="455" pin=1"/></net>

<net id="1263"><net_src comp="1258" pin="1"/><net_sink comp="489" pin=1"/></net>

<net id="1267"><net_src comp="913" pin="1"/><net_sink comp="1264" pin=0"/></net>

<net id="1268"><net_src comp="1264" pin="1"/><net_sink comp="472" pin=1"/></net>

<net id="1269"><net_src comp="1264" pin="1"/><net_sink comp="506" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_1 | {17 }
	Port: OUT_I_1 | {17 }
	Port: OUT_R_0 | {17 }
	Port: OUT_I_0 | {17 }
	Port: OUT_R_2 | {17 }
	Port: OUT_I_2 | {17 }
	Port: OUT_R_3 | {17 }
	Port: OUT_I_3 | {17 }
 - Input state : 
	Port: fft_Pipeline_butterfly : Stage9_R_1 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_R_3 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_I_1 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_I_3 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_R_0 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_R_2 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_I_0 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : Stage9_I_2 | {1 2 10 11 }
	Port: fft_Pipeline_butterfly : W_real | {1 2 }
	Port: fft_Pipeline_butterfly : W_imag | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		i_4 : 1
		tmp : 2
		br_ln205 : 3
		j_load : 1
		empty_16 : 2
		i_4_cast26 : 2
		empty_17 : 2
		empty_18 : 2
		W_real_addr : 3
		c2 : 4
		W_imag_addr : 3
		s2 : 4
		lshr_ln3 : 2
		zext_ln211 : 3
		Stage9_R_0_addr : 4
		Stage9_R_2_addr : 4
		Stage9_R_0_load : 5
		Stage9_R_2_load : 5
		Stage9_I_0_addr : 4
		Stage9_I_2_addr : 4
		Stage9_I_0_load : 5
		Stage9_I_2_load : 5
		lshr_ln4 : 2
		icmp_ln214 : 3
		br_ln214 : 4
		or_ln205 : 3
		zext_ln208 : 3
		W_real_addr_1 : 4
		c2_1 : 5
		W_imag_addr_1 : 4
		s2_1 : 5
		Stage9_R_1_addr : 4
		Stage9_R_3_addr : 4
		Stage9_R_1_load : 5
		Stage9_R_3_load : 5
		Stage9_I_1_addr : 4
		Stage9_I_3_addr : 4
		Stage9_I_1_load : 5
		Stage9_I_3_load : 5
		br_ln214 : 4
		j_load_1 : 1
		add_ln219 : 2
		add_ln205 : 2
		store_ln205 : 3
		store_ln205 : 3
	State 2
		tmp_3 : 1
		tmp_2 : 1
		tmp_8 : 1
		tmp_9 : 1
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
		Stage9_R_0_addr_1 : 1
		Stage9_R_2_addr_1 : 1
		Stage9_R_0_load_1 : 2
		Stage9_R_2_load_1 : 2
		Stage9_I_0_addr_1 : 1
		Stage9_I_2_addr_1 : 1
		Stage9_I_0_load_2 : 2
		Stage9_I_2_load_2 : 2
		Stage9_I_0_load_1 : 2
		Stage9_I_2_load_1 : 2
		Stage9_R_1_addr_1 : 1
		Stage9_R_3_addr_1 : 1
		Stage9_R_1_load_1 : 2
		Stage9_R_3_load_1 : 2
		Stage9_I_1_addr_1 : 1
		Stage9_I_3_addr_1 : 1
		Stage9_I_1_load_2 : 2
		Stage9_I_3_load_2 : 2
		Stage9_I_1_load_1 : 2
		Stage9_I_3_load_1 : 2
	State 11
		tmp_5 : 1
		tmp_7 : 1
		tmp_6 : 1
		br_ln216 : 1
		tmp_s : 1
		tmp_4 : 1
		tmp_1 : 1
		br_ln216 : 1
	State 12
		add31_i : 1
		add31_1_i : 1
	State 13
	State 14
	State 15
	State 16
		bitcast_ln214 : 1
		bitcast_ln216 : 1
		bitcast_ln217 : 1
		bitcast_ln214_1 : 1
		bitcast_ln216_1 : 1
		bitcast_ln217_1 : 1
	State 17
		store_ln214 : 1
		store_ln215 : 1
		store_ln214 : 1
		store_ln215 : 1
		store_ln216 : 1
		store_ln217 : 1
		store_ln216 : 1
		store_ln217 : 1
		store_ln214 : 1
		store_ln215 : 1
		store_ln214 : 1
		store_ln215 : 1
		store_ln216 : 1
		store_ln217 : 1
		store_ln216 : 1
		store_ln217 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|---------|
| Operation|  Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_568    |    2    |   205   |   390   |
|          |     grp_fu_572    |    2    |   205   |   390   |
|          |     grp_fu_576    |    2    |   205   |   390   |
|          |     grp_fu_580    |    2    |   205   |   390   |
|          |     grp_fu_584    |    2    |   205   |   390   |
|   fadd   |     grp_fu_588    |    2    |   205   |   390   |
|          |     grp_fu_592    |    2    |   205   |   390   |
|          |     grp_fu_596    |    2    |   205   |   390   |
|          |     grp_fu_601    |    2    |   205   |   390   |
|          |     grp_fu_605    |    2    |   205   |   390   |
|          |     grp_fu_609    |    2    |   205   |   390   |
|          |     grp_fu_613    |    2    |   205   |   390   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_618    |    3    |   143   |   321   |
|          |     grp_fu_622    |    3    |   143   |   321   |
|          |     grp_fu_626    |    3    |   143   |   321   |
|   fmul   |     grp_fu_630    |    3    |   143   |   321   |
|          |     grp_fu_634    |    3    |   143   |   321   |
|          |     grp_fu_638    |    3    |   143   |   321   |
|          |     grp_fu_642    |    3    |   143   |   321   |
|          |     grp_fu_646    |    3    |   143   |   321   |
|----------|-------------------|---------|---------|---------|
|          |     grp_fu_650    |    0    |    0    |    14   |
|          |     grp_fu_661    |    0    |    0    |    14   |
|          |    tmp_3_fu_811   |    0    |    0    |    14   |
|    mux   |    tmp_2_fu_822   |    0    |    0    |    14   |
|          |    tmp_8_fu_833   |    0    |    0    |    14   |
|          |    tmp_9_fu_844   |    0    |    0    |    14   |
|          |    tmp_5_fu_866   |    0    |    0    |    14   |
|          |    tmp_s_fu_882   |    0    |    0    |    14   |
|----------|-------------------|---------|---------|---------|
|    add   |  add_ln219_fu_789 |    0    |    0    |    12   |
|          |  add_ln205_fu_795 |    0    |    0    |    13   |
|----------|-------------------|---------|---------|---------|
|   icmp   | icmp_ln214_fu_768 |    0    |    0    |    8    |
|          | icmp_ln216_fu_877 |    0    |    0    |    8    |
|----------|-------------------|---------|---------|---------|
| bitselect|     tmp_fu_707    |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          |  empty_16_fu_718  |    0    |    0    |    0    |
|   trunc  |  empty_17_fu_728  |    0    |    0    |    0    |
|          |  empty_18_fu_732  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|          | i_4_cast26_fu_722 |    0    |    0    |    0    |
|   zext   | zext_ln211_fu_746 |    0    |    0    |    0    |
|          | zext_ln208_fu_780 |    0    |    0    |    0    |
|          | zext_ln214_fu_855 |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|partselect|  lshr_ln3_fu_736  |    0    |    0    |    0    |
|          |  lshr_ln4_fu_758  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|    or    |  or_ln205_fu_774  |    0    |    0    |    0    |
|----------|-------------------|---------|---------|---------|
|   Total  |                   |    48   |   3604  |   7401  |
|----------|-------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|Stage9_I_0_addr_1_reg_1164|    8   |
| Stage9_I_0_addr_reg_1005 |    8   |
|Stage9_I_1_addr_1_reg_1184|    8   |
| Stage9_I_1_addr_reg_1044 |    8   |
|Stage9_I_2_addr_1_reg_1169|    8   |
| Stage9_I_2_addr_reg_1010 |    8   |
|Stage9_I_3_addr_1_reg_1189|    8   |
| Stage9_I_3_addr_reg_1049 |    8   |
|Stage9_R_0_addr_1_reg_1154|    8   |
|  Stage9_R_0_addr_reg_995 |    8   |
|Stage9_R_1_addr_1_reg_1174|    8   |
| Stage9_R_1_addr_reg_1034 |    8   |
|Stage9_R_2_addr_1_reg_1159|    8   |
| Stage9_R_2_addr_reg_1000 |    8   |
|Stage9_R_3_addr_1_reg_1179|    8   |
| Stage9_R_3_addr_reg_1039 |    8   |
|  W_imag_addr_1_reg_1029  |    9   |
|    W_imag_addr_reg_978   |    9   |
|  W_real_addr_1_reg_1024  |    9   |
|    W_real_addr_reg_973   |    9   |
| bitcast_ln214_1_reg_1252 |   32   |
|  bitcast_ln214_reg_1234  |   32   |
| bitcast_ln216_1_reg_1258 |   32   |
|  bitcast_ln216_reg_1240  |   32   |
| bitcast_ln217_1_reg_1264 |   32   |
|  bitcast_ln217_reg_1246  |   32   |
|       c2_1_reg_1078      |   32   |
|        c2_reg_1054       |   32   |
|     empty_14_reg_558     |   32   |
|     empty_15_reg_548     |   32   |
|     empty_17_reg_956     |    2   |
|     empty_18_reg_965     |    2   |
|         i_reg_945        |   10   |
|    icmp_ln214_reg_1020   |    1   |
|    icmp_ln216_reg_1212   |    1   |
|         j_reg_937        |   11   |
|     lshr_ln4_reg_1015    |    7   |
|    mul10_1_i_reg_1132    |   32   |
|     mul10_i_reg_1112     |   32   |
|    mul13_1_i_reg_1137    |   32   |
|     mul13_i_reg_1117     |   32   |
|     mul7_1_i_reg_1127    |   32   |
|      mul7_i_reg_1107     |   32   |
|     mul_1_i_reg_1122     |   32   |
|      mul_i_reg_1102      |   32   |
|          reg_672         |   32   |
|          reg_679         |   32   |
|          reg_686         |   32   |
|          reg_690         |   32   |
|       s2_1_reg_1084      |   32   |
|        s2_reg_1060       |   32   |
|     temp_I_1_reg_1222    |   32   |
|      temp_I_reg_1200     |   32   |
|     temp_R_1_reg_1216    |   32   |
|      temp_R_reg_1194     |   32   |
|      tmp_2_reg_1072      |   32   |
|      tmp_3_reg_1066      |   32   |
|      tmp_5_reg_1206      |   32   |
|      tmp_8_reg_1090      |   32   |
|      tmp_9_reg_1096      |   32   |
|        tmp_reg_952       |    1   |
|      tmp_s_reg_1228      |   32   |
|    zext_ln211_reg_983    |   64   |
|    zext_ln214_reg_1142   |   64   |
+--------------------------+--------+
|           Total          |  1415  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_105 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_146 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_146 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_156 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_156 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_180 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_180 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_190 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_190 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_230 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_230 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_240 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_240 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_264 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_264 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_274 |  p0  |   2  |   8  |   16   ||    9    |
| grp_access_fu_274 |  p2  |   2  |   0  |    0   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   164  ||  31.76  ||   180   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   48   |    -   |  3604  |  7401  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   31   |    -   |   180  |
|  Register |    -   |    -   |  1415  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   48   |   31   |  5019  |  7581  |
+-----------+--------+--------+--------+--------+
