module axi_protocol_converter_2(
  input aclk,
  input aresetn,
  input [39:0] s_axi_awaddr,
  input [7:0] s_axi_awlen,
  input [2:0] s_axi_awsize,
  input [1:0] s_axi_awburst,
  input [0:0] s_axi_awlock,
  input [3:0] s_axi_awcache,
  input [2:0] s_axi_awprot,
  input [3:0] s_axi_awregion,
  input [3:0] s_axi_awqos,
  input s_axi_awvalid,
  output s_axi_awready,
  input [31:0] s_axi_wdata,
  input [3:0] s_axi_wstrb,
  input s_axi_wlast,
  input s_axi_wvalid,
  output s_axi_wready,
  output [1:0] s_axi_bresp,
  output s_axi_bvalid,
  input s_axi_bready,
  input [39:0] s_axi_araddr,
  input [7:0] s_axi_arlen,
  input [2:0] s_axi_arsize,
  input [1:0] s_axi_arburst,
  input [0:0] s_axi_arlock,
  input [3:0] s_axi_arcache,
  input [2:0] s_axi_arprot,
  input [3:0] s_axi_arregion,
  input [3:0] s_axi_arqos,
  input s_axi_arvalid,
  output s_axi_arready,
  output [31:0] s_axi_rdata,
  output [1:0] s_axi_rresp,
  output s_axi_rlast,
  output s_axi_rvalid,
  input s_axi_rready,
  output [39:0] m_axi_awaddr,
  output [2:0] m_axi_awprot,
  output m_axi_awvalid,
  input m_axi_awready,
  output [31:0] m_axi_wdata,
  output [3:0] m_axi_wstrb,
  output m_axi_wvalid,
  input m_axi_wready,
  input [1:0] m_axi_bresp,
  input m_axi_bvalid,
  output m_axi_bready,
  output [39:0] m_axi_araddr,
  output [2:0] m_axi_arprot,
  output m_axi_arvalid,
  input m_axi_arready,
  input [31:0] m_axi_rdata,
  input [1:0] m_axi_rresp,
  input m_axi_rvalid,
  output m_axi_rready
);
  
  // Internal signals
  reg s_axi_awready_reg, s_axi_wready_reg, s_axi_bvalid_reg, s_axi_arready_reg, s_axi_rvalid_reg;
  reg [1:0] s_axi_bresp_reg, s_axi_rresp_reg;
  reg [31:0] s_axi_rdata_reg;
  reg s_axi_rlast_reg;

  // Assignments
  assign s_axi_awready = s_axi_awready_reg;
  assign s_axi_wready = s_axi_wready_reg;
  assign s_axi_bvalid = s_axi_bvalid_reg;
  assign s_axi_bresp = s_axi_bresp_reg;
  assign s_axi_arready = s_axi_arready_reg;
  assign s_axi_rvalid = s_axi_rvalid_reg;
  assign s_axi_rdata = s_axi_rdata_reg;
  assign s_axi_rresp = s_axi_rresp_reg;
  assign s_axi_rlast = s_axi_rlast_reg;

  // Simplified protocol conversion logic (assuming simple handshaking)
  always @(posedge aclk or negedge aresetn) begin
    if (!aresetn) begin
      s_axi_awready_reg <= 0;
      s_axi_wready_reg <= 0;
      s_axi_bvalid_reg <= 0;
      s_axi_bresp_reg <= 2'b0;
      s_axi_arready_reg <= 0;
      s_axi_rvalid_reg <= 0;
      s_axi_rdata_reg <= 32'b0;
      s_axi_rresp_reg <= 2'b0;
      s_axi_rlast_reg <= 0;
    end else begin
      // write address channel
      if (s_axi_awvalid && !s_axi_awready_reg) begin
        s_axi_awready_reg <= 1;
      end else begin
        s_axi_awready_reg <= 0;
      end

      // write data channel
      if (s_axi_wvalid && !s_axi_wready_reg) begin
        s_axi_wready_reg <= 1;
      end else begin
        s_axi_wready_reg <= 0;
      end

      // write response channel
      if (s_axi_wlast && s_axi_bready && !s_axi_bvalid_reg) begin
        s_axi_bvalid_reg <= 1;
        s_axi_bresp_reg <= 2'b0; // OKAY response
      end else if (s_axi_bready) begin
        s_axi_bvalid_reg <= 0;
      end

      // read address channel
      if (s_axi_arvalid && !s_axi_arready_reg) begin
        s_axi_arready_reg <= 1;
      end else begin
        s_axi_arready_reg <= 0;
      end

      // read data channel
      if (s_axi_rready && !s_axi_rvalid_reg) begin
        s_axi_rvalid_reg <= 1;
        s_axi_rdata_reg <= 32'hDEADBEEF; // example data
        s_axi_rresp_reg <= 2'b0; // OKAY response
        s_axi_rlast_reg <= 1;
      end else if (s_axi_rready) begin
        s_axi_rvalid_reg <= 0;
        s_axi_rlast_reg <= 0;
      end
    end
  end

  // Connect Master side signals to the appropriate logic (simplified)
  assign m_axi_awaddr = s_axi_awaddr;
  assign m_axi_awprot = s_axi_awprot;
  assign m_axi_awvalid = s_axi_awvalid;
  assign m_axi_wdata = s_axi_wdata;
  assign m_axi_wstrb = s_axi_wstrb;
  assign m_axi_wvalid = s_axi_wvalid;
  assign m_axi_bready = s_axi_bready;
  assign m_axi_araddr = s_axi_araddr;
  assign m_axi_arprot = s_axi_arprot;
  assign m_axi_arvalid = s_axi_arvalid;
  assign m_axi_rready = s_axi_rready;

endmodule