<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6067
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9739.90 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6463.48 --|
|-- Mem Ch  2: Reads (MB/s):    36.99 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    15.69 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    36.99 --||-- NODE 1 Mem Read (MB/s) :  9739.90 --|
|-- NODE 0 Mem Write(MB/s) :    15.69 --||-- NODE 1 Mem Write(MB/s) :  6463.48 --|
|-- NODE 0 P. Write (T/s):      31155 --||-- NODE 1 P. Write (T/s):     161957 --|
|-- NODE 0 Memory (MB/s):       52.68 --||-- NODE 1 Memory (MB/s):    16203.38 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9776.89                --|
            |--                System Write Throughput(MB/s):       6479.17                --|
            |--               System Memory Throughput(MB/s):      16256.06                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 619c
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8316          12    4510 K  1553 K    252       0     684  
 1      58 M      5736      17 M   131 M     56 M     0     623 K
-----------------------------------------------------------------------
 *      58 M      5748      21 M   132 M     56 M     0     624 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.83        Core1: 168.80        
Core2: 25.87        Core3: 167.37        
Core4: 22.82        Core5: 167.72        
Core6: 25.06        Core7: 141.14        
Core8: 25.88        Core9: 71.67        
Core10: 23.61        Core11: 197.43        
Core12: 11.83        Core13: 198.74        
Core14: 18.92        Core15: 192.36        
Core16: 19.57        Core17: 138.14        
Core18: 20.52        Core19: 141.77        
Core20: 27.16        Core21: 146.82        
Core22: 23.29        Core23: 143.06        
Core24: 22.44        Core25: 136.93        
Core26: 23.55        Core27: 192.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.76
Socket1: 165.96
DDR read Latency(ns)
Socket0: 78367.20
Socket1: 230.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.04        Core1: 170.96        
Core2: 25.38        Core3: 169.77        
Core4: 22.47        Core5: 168.81        
Core6: 22.70        Core7: 144.31        
Core8: 23.15        Core9: 69.29        
Core10: 10.54        Core11: 197.82        
Core12: 25.43        Core13: 198.80        
Core14: 20.15        Core15: 193.50        
Core16: 19.38        Core17: 141.33        
Core18: 19.88        Core19: 145.15        
Core20: 18.53        Core21: 148.13        
Core22: 21.67        Core23: 146.51        
Core24: 22.37        Core25: 130.23        
Core26: 22.50        Core27: 193.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.93
Socket1: 167.03
DDR read Latency(ns)
Socket0: 76443.97
Socket1: 232.04
irq_total: 141884.498758052
cpu_total: 45.73
cpu_0: 1.06
cpu_1: 100.00
cpu_2: 0.47
cpu_3: 100.00
cpu_4: 0.33
cpu_5: 100.00
cpu_6: 0.27
cpu_7: 94.54
cpu_8: 0.33
cpu_9: 17.76
cpu_10: 5.06
cpu_11: 100.00
cpu_12: 1.06
cpu_13: 100.00
cpu_14: 1.00
cpu_15: 100.00
cpu_16: 0.60
cpu_17: 90.88
cpu_18: 1.00
cpu_19: 88.36
cpu_20: 0.47
cpu_21: 88.36
cpu_22: 0.73
cpu_23: 92.75
cpu_24: 0.60
cpu_25: 94.15
cpu_26: 0.47
cpu_27: 100.00
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3679487972
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3679487972
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 435802
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 435802
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3403159665
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3403159665
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3683192813
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3683192813
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 429299
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 429299
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3380658782
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3380658782
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 435810
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 435810
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 458971
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 458971


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.66        Core1: 168.16        
Core2: 24.34        Core3: 169.36        
Core4: 23.16        Core5: 167.61        
Core6: 22.08        Core7: 139.25        
Core8: 15.05        Core9: 69.06        
Core10: 14.27        Core11: 197.23        
Core12: 20.27        Core13: 198.32        
Core14: 17.26        Core15: 193.86        
Core16: 17.91        Core17: 140.29        
Core18: 25.32        Core19: 140.45        
Core20: 19.36        Core21: 146.76        
Core22: 22.31        Core23: 147.51        
Core24: 20.66        Core25: 131.21        
Core26: 20.63        Core27: 193.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.34
Socket1: 165.90
DDR read Latency(ns)
Socket0: 69665.17
Socket1: 230.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.71        Core1: 171.06        
Core2: 21.07        Core3: 170.29        
Core4: 24.12        Core5: 168.37        
Core6: 22.21        Core7: 139.56        
Core8: 20.87        Core9: 70.48        
Core10: 20.27        Core11: 197.08        
Core12: 22.56        Core13: 198.64        
Core14: 10.18        Core15: 195.22        
Core16: 19.09        Core17: 141.15        
Core18: 19.76        Core19: 142.46        
Core20: 17.89        Core21: 146.29        
Core22: 21.92        Core23: 143.80        
Core24: 22.12        Core25: 135.55        
Core26: 20.86        Core27: 191.82        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.88
Socket1: 166.57
DDR read Latency(ns)
Socket0: 75022.71
Socket1: 233.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.15        Core1: 167.45        
Core2: 21.10        Core3: 168.61        
Core4: 23.70        Core5: 168.66        
Core6: 22.27        Core7: 141.18        
Core8: 22.04        Core9: 70.92        
Core10: 20.40        Core11: 196.96        
Core12: 20.03        Core13: 198.21        
Core14: 12.30        Core15: 195.58        
Core16: 18.12        Core17: 138.34        
Core18: 10.46        Core19: 144.89        
Core20: 22.69        Core21: 150.22        
Core22: 21.91        Core23: 146.24        
Core24: 22.68        Core25: 134.41        
Core26: 22.92        Core27: 192.23        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.05
Socket1: 166.77
DDR read Latency(ns)
Socket0: 76303.74
Socket1: 232.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.02        Core1: 170.52        
Core2: 23.37        Core3: 169.73        
Core4: 22.58        Core5: 168.42        
Core6: 25.63        Core7: 141.85        
Core8: 23.57        Core9: 70.21        
Core10: 20.23        Core11: 197.98        
Core12: 24.24        Core13: 199.32        
Core14: 9.89        Core15: 196.06        
Core16: 19.87        Core17: 140.38        
Core18: 12.56        Core19: 143.17        
Core20: 18.21        Core21: 149.49        
Core22: 21.32        Core23: 147.69        
Core24: 22.72        Core25: 135.25        
Core26: 19.88        Core27: 193.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.33
Socket1: 167.54
DDR read Latency(ns)
Socket0: 75634.98
Socket1: 232.72
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0

PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 25624
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14424102418; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14424115526; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7212061000; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7212061000; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7212148709; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7212148709; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6010099443; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4030640; Consumed Joules: 246.01; Watts: 40.94; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 679579; Consumed DRAM Joules: 10.40; DRAM Watts: 1.73
S1P0; QPIClocks: 14424186930; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14424192242; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7212162572; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7212162572; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7212109256; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7212109256; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6012732693; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7365331; Consumed Joules: 449.54; Watts: 74.81; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1731669; Consumed DRAM Joules: 26.49; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 654e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.46   0.01    0.60     137 K    963 K    0.86    0.10    0.00    0.02     2520        6        2     70
   1    1     0.05   0.04   1.20    1.20      29 M     36 M    0.17    0.26    0.06    0.07     3024     4106       62     55
   2    0     0.00   0.63   0.01    0.60      68 K    540 K    0.87    0.13    0.00    0.01     1176        2        0     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.26    0.06    0.07     1288     3674        5     54
   4    0     0.00   0.46   0.00    0.60      33 K    227 K    0.85    0.22    0.00    0.02     1680        4        0     70
   5    1     0.06   0.05   1.20    1.20      29 M     36 M    0.18    0.27    0.05    0.06     3080     4191        1     55
   6    0     0.00   0.42   0.00    0.60      29 K    293 K    0.90    0.13    0.00    0.02      168        1        0     70
   7    1     0.06   0.05   1.14    1.20      24 M     31 M    0.21    0.27    0.04    0.06     3248     4473        2     54
   8    0     0.00   0.35   0.00    0.60      13 K    152 K    0.91    0.18    0.00    0.02      616        1        0     69
   9    1     0.06   0.41   0.15    0.60    1816 K   3136 K    0.42    0.34    0.00    0.01      112      164        9     56
  10    0     0.00   0.37   0.00    0.60    7187      119 K    0.94    0.21    0.00    0.01      392        1        0     69
  11    1     0.04   0.03   1.20    1.20      34 M     39 M    0.14    0.22    0.09    0.10     1624     2918        0     53
  12    0     0.03   1.62   0.02    0.98      35 K    442 K    0.92    0.53    0.00    0.00     5936        8        1     70
  13    1     0.02   0.02   1.20    1.20      35 M     41 M    0.13    0.19    0.14    0.16     2128     3285        2     53
  14    0     0.06   1.74   0.03    0.97      49 K    701 K    0.93    0.57    0.00    0.00     7056        9        2     70
  15    1     0.03   0.03   1.20    1.20      34 M     39 M    0.14    0.23    0.10    0.12      504     2183        2     53
  16    0     0.01   1.62   0.01    0.73      44 K    295 K    0.85    0.37    0.00    0.00     2072        4        0     70
  17    1     0.04   0.04   1.09    1.20      24 M     30 M    0.21    0.24    0.06    0.07     3808     4409        1     54
  18    0     0.02   1.29   0.02    0.92      35 K    448 K    0.92    0.52    0.00    0.00     5432        6        1     70
  19    1     0.04   0.04   1.06    1.20      23 M     29 M    0.21    0.24    0.06    0.08     3976     4499        0     55
  20    0     0.00   0.65   0.00    0.60      18 K    211 K    0.91    0.30    0.00    0.01      672        1        0     70
  21    1     0.05   0.04   1.06    1.20      23 M     29 M    0.21    0.24    0.05    0.07     1960     3701        1     54
  22    0     0.00   0.53   0.00    0.60      11 K    155 K    0.93    0.27    0.00    0.01       56        0        0     70
  23    1     0.06   0.05   1.11    1.20      24 M     30 M    0.20    0.26    0.04    0.05     1960     4751       99     55
  24    0     0.00   0.51   0.00    0.60      13 K    160 K    0.92    0.29    0.00    0.01      336        0        0     71
  25    1     0.05   0.04   1.13    1.20      24 M     31 M    0.21    0.27    0.05    0.07     3584     4645        0     54
  26    0     0.01   0.47   0.02    0.60     216 K   1947 K    0.89    0.06    0.00    0.03      728        7        3     70
  27    1     0.04   0.03   1.20    1.20      33 M     39 M    0.15    0.24    0.09    0.10     2296     2808        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     714 K   6659 K    0.89    0.29    0.00    0.00    28840       50        9     61
 SKT    1     0.05   0.04   1.08    1.19     375 M    456 M    0.18    0.25    0.06    0.07    32592    49807      186     49
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.18     376 M    463 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8005 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.14 %

 C1 core residency: 6.74 %; C3 core residency: 0.26 %; C6 core residency: 46.87 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.30 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5007 M   5005 M   |    5%     5%   
 SKT    1     4959 M   4961 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.19     0.09     205.00       8.65         194.09
 SKT   1    49.07    32.54     379.31      22.26         400.63
---------------------------------------------------------------------------------------------------------------
       *    49.26    32.63     584.31      30.91         401.82
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6725
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9729.08 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6452.35 --|
|-- Mem Ch  2: Reads (MB/s):    44.67 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    22.11 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    44.67 --||-- NODE 1 Mem Read (MB/s) :  9729.08 --|
|-- NODE 0 Mem Write(MB/s) :    22.11 --||-- NODE 1 Mem Write(MB/s) :  6452.35 --|
|-- NODE 0 P. Write (T/s):      31133 --||-- NODE 1 P. Write (T/s):     160523 --|
|-- NODE 0 Memory (MB/s):       66.78 --||-- NODE 1 Memory (MB/s):    16181.42 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9773.75                --|
            |--                System Write Throughput(MB/s):       6474.46                --|
            |--               System Memory Throughput(MB/s):      16248.20                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 685a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8148          48    3141 K  1911 K    516      36     516  
 1      59 M        11 K    17 M   135 M     52 M    36     546 K
-----------------------------------------------------------------------
 *      59 M        11 K    20 M   137 M     52 M    72     547 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.48        Core1: 168.81        
Core2: 18.76        Core3: 170.09        
Core4: 24.57        Core5: 161.92        
Core6: 8.39        Core7: 134.07        
Core8: 26.07        Core9: 70.25        
Core10: 21.06        Core11: 195.75        
Core12: 20.57        Core13: 193.58        
Core14: 18.70        Core15: 192.00        
Core16: 21.77        Core17: 145.04        
Core18: 16.34        Core19: 139.35        
Core20: 26.19        Core21: 144.61        
Core22: 28.08        Core23: 130.84        
Core24: 26.68        Core25: 132.14        
Core26: 19.36        Core27: 178.96        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.34
Socket1: 162.79
DDR read Latency(ns)
Socket0: 62065.90
Socket1: 226.84


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.77        Core1: 166.94        
Core2: 19.62        Core3: 167.89        
Core4: 24.02        Core5: 164.35        
Core6: 21.18        Core7: 138.00        
Core8: 21.11        Core9: 73.86        
Core10: 22.14        Core11: 196.46        
Core12: 20.37        Core13: 193.25        
Core14: 19.88        Core15: 191.09        
Core16: 21.91        Core17: 144.48        
Core18: 12.95        Core19: 142.73        
Core20: 18.38        Core21: 143.39        
Core22: 20.42        Core23: 131.11        
Core24: 20.78        Core25: 133.87        
Core26: 22.67        Core27: 179.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.43
Socket1: 163.32
DDR read Latency(ns)
Socket0: 65420.44
Socket1: 234.58
irq_total: 136720.967589067
cpu_total: 45.26
cpu_0: 1.33
cpu_1: 100.00
cpu_2: 1.00
cpu_3: 100.00
cpu_4: 1.40
cpu_5: 100.00
cpu_6: 1.26
cpu_7: 90.69
cpu_8: 0.40
cpu_9: 4.26
cpu_10: 0.73
cpu_11: 100.00
cpu_12: 0.40
cpu_13: 100.00
cpu_14: 0.47
cpu_15: 100.00
cpu_16: 0.20
cpu_17: 84.17
cpu_18: 0.60
cpu_19: 90.42
cpu_20: 0.27
cpu_21: 89.35
cpu_22: 0.73
cpu_23: 95.34
cpu_24: 3.26
cpu_25: 99.60
cpu_26: 1.33
cpu_27: 100.00
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3709572710
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3709572710
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3396081601
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3396081601
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 461031
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 461031
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3705872980
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3705872980
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 431615
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 431615
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 442937
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 442937
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 442936
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 442936
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3418538555
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3418538555


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.05        Core1: 164.43        
Core2: 21.48        Core3: 169.88        
Core4: 18.51        Core5: 161.59        
Core6: 12.36        Core7: 138.28        
Core8: 17.43        Core9: 72.49        
Core10: 19.31        Core11: 195.36        
Core12: 18.10        Core13: 194.11        
Core14: 20.35        Core15: 190.52        
Core16: 20.89        Core17: 142.62        
Core18: 22.27        Core19: 142.90        
Core20: 22.76        Core21: 143.73        
Core22: 23.27        Core23: 129.52        
Core24: 23.39        Core25: 133.19        
Core26: 10.57        Core27: 177.07        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.37
Socket1: 162.52
DDR read Latency(ns)
Socket0: 57348.83
Socket1: 233.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 20.57        Core1: 171.06        
Core2: 19.31        Core3: 171.12        
Core4: 19.35        Core5: 166.42        
Core6: 21.30        Core7: 134.12        
Core8: 23.40        Core9: 71.77        
Core10: 21.41        Core11: 198.76        
Core12: 20.74        Core13: 194.80        
Core14: 20.75        Core15: 195.17        
Core16: 20.86        Core17: 146.21        
Core18: 23.48        Core19: 144.00        
Core20: 23.60        Core21: 148.28        
Core22: 19.33        Core23: 132.40        
Core24: 23.39        Core25: 135.48        
Core26: 10.54        Core27: 181.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.63
Socket1: 165.19
DDR read Latency(ns)
Socket0: 67756.19
Socket1: 233.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 12.01        Core1: 171.27        
Core2: 21.83        Core3: 171.48        
Core4: 19.37        Core5: 163.86        
Core6: 17.56        Core7: 138.87        
Core8: 17.22        Core9: 73.08        
Core10: 18.18        Core11: 197.75        
Core12: 17.61        Core13: 194.69        
Core14: 20.62        Core15: 194.26        
Core16: 20.87        Core17: 144.91        
Core18: 23.80        Core19: 143.26        
Core20: 23.96        Core21: 144.73        
Core22: 22.42        Core23: 131.53        
Core24: 22.11        Core25: 132.64        
Core26: 11.66        Core27: 178.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.95
Socket1: 164.46
DDR read Latency(ns)
Socket0: 65410.30
Socket1: 233.47


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.48        Core1: 166.95        
Core2: 22.27        Core3: 167.81        
Core4: 20.85        Core5: 163.25        
Core6: 19.68        Core7: 134.81        
Core8: 18.86        Core9: 73.23        
Core10: 24.29        Core11: 195.18        
Core12: 25.75        Core13: 191.96        
Core14: 20.78        Core15: 191.42        
Core16: 22.20        Core17: 142.14        
Core18: 23.40        Core19: 140.73        
Core20: 27.33        Core21: 142.51        
Core22: 27.95        Core23: 131.10        
Core24: 26.92        Core25: 128.43        
Core26: 25.62        Core27: 179.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.37
Socket1: 161.95
DDR read Latency(ns)
Socket0: 66976.79
Socket1: 234.19
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 27351
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6003 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14445764434; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14445777166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7222891108; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7222891108; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7222970319; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7222970319; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019085273; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4041396; Consumed Joules: 246.67; Watts: 41.09; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 691227; Consumed DRAM Joules: 10.58; DRAM Watts: 1.76
S1P0; QPIClocks: 14445644902; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14445647358; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7222912960; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7222912960; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7222829639; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7222829639; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6003907174; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7342011; Consumed Joules: 448.12; Watts: 74.65; Thermal headroom below TjMax: 49
S1; Consumed DRAM energy units: 1730305; Consumed DRAM Joules: 26.47; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6c0c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     111 K    800 K    0.86    0.09    0.00    0.02     4928        3        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.26    0.06    0.07     2128     4036       47     55
   2    0     0.06   1.67   0.03    0.94     107 K    875 K    0.88    0.51    0.00    0.00     8624        7        6     69
   3    1     0.04   0.04   1.20    1.20      30 M     37 M    0.17    0.25    0.07    0.09     1568     4183       12     54
   4    0     0.05   1.59   0.03    1.00      40 K    680 K    0.94    0.57    0.00    0.00     7952        8        2     71
   5    1     0.08   0.07   1.20    1.20      29 M     35 M    0.18    0.29    0.04    0.04     1680     3668        2     55
   6    0     0.00   0.66   0.00    0.60      23 K    252 K    0.91    0.30    0.00    0.01     1008       15        0     70
   7    1     0.04   0.04   1.10    1.20      24 M     30 M    0.22    0.24    0.06    0.08     3080     4543        1     54
   8    0     0.00   0.80   0.01    0.60      32 K    311 K    0.89    0.34    0.00    0.01      504        1        0     68
   9    1     0.01   0.27   0.05    0.60     443 K   1105 K    0.60    0.10    0.00    0.01      112      102        1     56
  10    0     0.00   0.71   0.00    0.60      20 K    230 K    0.91    0.31    0.00    0.01      224        5        0     68
  11    1     0.02   0.02   1.20    1.20      36 M     41 M    0.13    0.19    0.16    0.18     1848     2875        0     54
  12    0     0.01   1.68   0.01    0.76      23 K    238 K    0.90    0.37    0.00    0.00      560        1        0     70
  13    1     0.03   0.03   1.20    1.20      35 M     40 M    0.14    0.21    0.11    0.12     1680     2953        4     53
  14    0     0.00   0.57   0.00    0.60      35 K    392 K    0.91    0.20    0.00    0.01      560        2        1     70
  15    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.21    0.12    0.13     2128     3083        1     53
  16    0     0.01   0.57   0.01    0.60     121 K   1160 K    0.90    0.12    0.00    0.02      560        4        4     70
  17    1     0.03   0.03   1.01    1.20      23 M     29 M    0.18    0.22    0.08    0.10     3136     4118        1     54
  18    0     0.00   0.55   0.01    0.60      53 K    545 K    0.90    0.11    0.00    0.02      504        1        2     71
  19    1     0.05   0.05   1.10    1.20      24 M     30 M    0.21    0.26    0.05    0.06     3920     4457        1     55
  20    0     0.00   0.47   0.01    0.60      90 K    930 K    0.90    0.08    0.00    0.03      224        2        7     70
  21    1     0.06   0.05   1.08    1.20      23 M     29 M    0.20    0.27    0.04    0.05     2016     3599        2     55
  22    0     0.00   0.43   0.00    0.60    9471      123 K    0.92    0.11    0.00    0.02      168        1        0     71
  23    1     0.05   0.05   1.15    1.20      25 M     32 M    0.23    0.26    0.05    0.06     3192     4815       63     55
  24    0     0.00   0.39   0.00    0.60      19 K    229 K    0.91    0.15    0.00    0.02      448        0        1     71
  25    1     0.08   0.07   1.20    1.20      25 M     33 M    0.23    0.29    0.03    0.04     3920     4768        2     54
  26    0     0.00   0.32   0.00    0.60    7421      128 K    0.94    0.18    0.00    0.01     2464        2        1     70
  27    1     0.06   0.05   1.20    1.20      31 M     38 M    0.16    0.27    0.05    0.06     1344     2609       13     55
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     697 K   6900 K    0.90    0.29    0.00    0.00    28728       52       23     61
 SKT    1     0.05   0.04   1.08    1.20     375 M    458 M    0.18    0.25    0.06    0.07    31752    49809      150     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     376 M    465 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8053 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.61 %

 C1 core residency: 6.74 %; C3 core residency: 0.71 %; C6 core residency: 46.94 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.32 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.71 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5002 M   5002 M   |    5%     5%   
 SKT    1     4949 M   4951 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.10     206.43       8.82         218.35
 SKT   1    49.06    32.58     378.63      22.22         397.84
---------------------------------------------------------------------------------------------------------------
       *    49.28    32.68     585.07      31.04         398.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6de4
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9769.52 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6435.84 --|
|-- Mem Ch  2: Reads (MB/s):    40.68 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.46 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    40.68 --||-- NODE 1 Mem Read (MB/s) :  9769.52 --|
|-- NODE 0 Mem Write(MB/s) :    18.46 --||-- NODE 1 Mem Write(MB/s) :  6435.84 --|
|-- NODE 0 P. Write (T/s):      31150 --||-- NODE 1 P. Write (T/s):     162990 --|
|-- NODE 0 Memory (MB/s):       59.14 --||-- NODE 1 Memory (MB/s):    16205.36 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9810.20                --|
            |--                System Write Throughput(MB/s):       6454.30                --|
            |--               System Memory Throughput(MB/s):      16264.49                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 6f1a
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8640          24    4357 K  4156 K    288       0     840  
 1      57 M        17 K    17 M   127 M     54 M     0     642 K
-----------------------------------------------------------------------
 *      57 M        17 K    22 M   131 M     54 M     0     643 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 171.61        
Core2: 15.64        Core3: 173.09        
Core4: 19.86        Core5: 168.26        
Core6: 17.04        Core7: 138.26        
Core8: 19.30        Core9: 79.27        
Core10: 20.21        Core11: 196.08        
Core12: 21.27        Core13: 186.22        
Core14: 19.24        Core15: 194.42        
Core16: 19.17        Core17: 141.79        
Core18: 23.15        Core19: 140.36        
Core20: 22.68        Core21: 151.32        
Core22: 22.52        Core23: 139.03        
Core24: 21.56        Core25: 148.54        
Core26: 10.55        Core27: 191.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 166.88
DDR read Latency(ns)
Socket0: 63554.24
Socket1: 227.68


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.33        Core1: 171.44        
Core2: 10.00        Core3: 171.75        
Core4: 18.59        Core5: 168.17        
Core6: 20.33        Core7: 142.38        
Core8: 18.13        Core9: 82.77        
Core10: 17.19        Core11: 193.12        
Core12: 20.80        Core13: 183.97        
Core14: 19.45        Core15: 193.86        
Core16: 20.85        Core17: 137.71        
Core18: 22.99        Core19: 140.39        
Core20: 21.74        Core21: 149.13        
Core22: 19.83        Core23: 137.12        
Core24: 20.24        Core25: 143.48        
Core26: 12.34        Core27: 190.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.25
Socket1: 165.68
DDR read Latency(ns)
Socket0: 69898.18
Socket1: 235.01
irq_total: 139109.133582882
cpu_total: 45.30
cpu_0: 2.79
cpu_1: 100.00
cpu_2: 3.06
cpu_3: 100.00
cpu_4: 1.06
cpu_5: 100.00
cpu_6: 0.86
cpu_7: 95.87
cpu_8: 0.47
cpu_9: 12.38
cpu_10: 0.40
cpu_11: 100.00
cpu_12: 0.53
cpu_13: 100.00
cpu_14: 0.33
cpu_15: 100.00
cpu_16: 0.40
cpu_17: 87.36
cpu_18: 0.27
cpu_19: 93.15
cpu_20: 1.06
cpu_21: 86.23
cpu_22: 0.27
cpu_23: 90.22
cpu_24: 0.53
cpu_25: 89.95
cpu_26: 1.20
cpu_27: 100.00
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 424387
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 424387
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3561955876
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3561955876
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 424383
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 424383
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 444101
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 444101
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 414716
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 414716
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3268157874
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3268157874
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3558436447
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3558436447
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3247761477
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3247761477


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.76        Core1: 172.37        
Core2: 10.95        Core3: 172.83        
Core4: 19.04        Core5: 168.02        
Core6: 15.37        Core7: 140.14        
Core8: 17.90        Core9: 81.34        
Core10: 19.41        Core11: 194.24        
Core12: 20.75        Core13: 182.36        
Core14: 20.60        Core15: 193.93        
Core16: 20.19        Core17: 139.94        
Core18: 20.82        Core19: 140.65        
Core20: 22.88        Core21: 148.15        
Core22: 22.05        Core23: 135.05        
Core24: 19.02        Core25: 142.26        
Core26: 21.53        Core27: 190.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.56
Socket1: 165.34
DDR read Latency(ns)
Socket0: 67602.22
Socket1: 234.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.21        Core1: 171.99        
Core2: 12.90        Core3: 174.01        
Core4: 18.14        Core5: 168.54        
Core6: 17.70        Core7: 139.63        
Core8: 18.61        Core9: 78.30        
Core10: 20.46        Core11: 195.44        
Core12: 20.46        Core13: 183.42        
Core14: 20.85        Core15: 195.80        
Core16: 20.73        Core17: 140.05        
Core18: 22.46        Core19: 138.36        
Core20: 21.87        Core21: 149.65        
Core22: 19.80        Core23: 138.27        
Core24: 18.80        Core25: 147.41        
Core26: 9.96        Core27: 190.87        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.24
Socket1: 166.25
DDR read Latency(ns)
Socket0: 72250.36
Socket1: 236.52


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.29        Core1: 172.24        
Core2: 24.93        Core3: 173.24        
Core4: 24.48        Core5: 168.39        
Core6: 19.45        Core7: 140.08        
Core8: 18.94        Core9: 80.34        
Core10: 19.14        Core11: 194.84        
Core12: 21.35        Core13: 184.88        
Core14: 20.72        Core15: 194.13        
Core16: 20.38        Core17: 135.94        
Core18: 21.98        Core19: 139.07        
Core20: 24.87        Core21: 148.77        
Core22: 25.20        Core23: 135.63        
Core24: 24.65        Core25: 147.51        
Core26: 12.82        Core27: 190.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.62
Socket1: 165.74
DDR read Latency(ns)
Socket0: 74479.82
Socket1: 236.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.64        Core1: 172.12        
Core2: 22.02        Core3: 173.71        
Core4: 10.85        Core5: 169.21        
Core6: 18.38        Core7: 139.83        
Core8: 21.69        Core9: 80.33        
Core10: 19.05        Core11: 195.18        
Core12: 20.73        Core13: 185.20        
Core14: 19.04        Core15: 194.48        
Core16: 25.20        Core17: 141.54        
Core18: 24.27        Core19: 141.61        
Core20: 23.50        Core21: 148.11        
Core22: 23.39        Core23: 137.43        
Core24: 23.56        Core25: 142.69        
Core26: 25.98        Core27: 191.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.75
Socket1: 166.35
DDR read Latency(ns)
Socket0: 71590.27
Socket1: 236.86
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 29059
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6006 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14431783166; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14431790534; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7215898493; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7215898493; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7215976154; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7215976154; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6013313407; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4041298; Consumed Joules: 246.66; Watts: 41.07; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684541; Consumed DRAM Joules: 10.47; DRAM Watts: 1.74
S1P0; QPIClocks: 14431810490; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14431813342; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7215996933; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7215996933; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7215913608; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7215913608; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011783836; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7339522; Consumed Joules: 447.97; Watts: 74.59; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1736504; Consumed DRAM Joules: 26.57; DRAM Watts: 4.42
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 72bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     141 K    895 K    0.84    0.11    0.00    0.02     2128        3        2     69
   1    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.24    0.06    0.07     2128     3887        0     55
   2    0     0.05   1.63   0.03    1.01      67 K    813 K    0.92    0.53    0.00    0.00     5376        7        2     68
   3    1     0.04   0.03   1.20    1.20      30 M     36 M    0.17    0.24    0.08    0.10     1960     4370       15     54
   4    0     0.03   1.61   0.02    0.97      41 K    467 K    0.91    0.53    0.00    0.00     4704       10        1     70
   5    1     0.05   0.04   1.20    1.20      30 M     36 M    0.18    0.27    0.06    0.07      896     3728        0     55
   6    0     0.03   1.59   0.02    0.97      47 K    547 K    0.91    0.51    0.00    0.00     6328       30        0     70
   7    1     0.06   0.06   1.15    1.20      24 M     31 M    0.21    0.26    0.04    0.05     3080     4678       41     54
   8    0     0.00   0.82   0.00    0.60      57 K    254 K    0.77    0.38    0.00    0.01     1176        5        0     69
   9    1     0.04   0.36   0.11    0.61    1160 K   2035 K    0.43    0.35    0.00    0.00      280      110        1     56
  10    0     0.00   0.77   0.00    0.60      16 K    198 K    0.92    0.36    0.00    0.01      616        6        3     68
  11    1     0.04   0.03   1.20    1.20      34 M     39 M    0.14    0.21    0.09    0.10     1344     2820        2     54
  12    0     0.00   0.68   0.00    0.60      14 K    150 K    0.90    0.33    0.00    0.01      728        1        0     70
  13    1     0.06   0.05   1.20    1.20      32 M     39 M    0.16    0.22    0.05    0.06     1792     2864        7     53
  14    0     0.01   0.54   0.01    0.60     183 K   1753 K    0.90    0.12    0.00    0.02      392        5       10     70
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.23    0.09    0.11     1960     2806        2     54
  16    0     0.01   0.61   0.01    0.60     106 K   1033 K    0.90    0.13    0.00    0.02     1232        4        6     70
  17    1     0.04   0.03   1.05    1.20      23 M     29 M    0.19    0.23    0.07    0.08     4088     4795        2     55
  18    0     0.00   0.52   0.00    0.60      21 K    261 K    0.92    0.12    0.00    0.02      168        1        0     71
  19    1     0.05   0.05   1.12    1.20      24 M     30 M    0.21    0.27    0.04    0.06     3528     4771       17     56
  20    0     0.00   0.46   0.00    0.60      15 K    148 K    0.89    0.13    0.00    0.01      168        0        1     71
  21    1     0.05   0.05   1.05    1.20      23 M     29 M    0.20    0.25    0.05    0.06     2072     3892        2     55
  22    0     0.00   0.45   0.00    0.60      11 K    149 K    0.92    0.23    0.00    0.01     1008        1        0     71
  23    1     0.04   0.04   1.09    1.20      23 M     30 M    0.21    0.24    0.06    0.07     3024     5177        2     55
  24    0     0.03   1.64   0.02    1.00      27 K    408 K    0.93    0.53    0.00    0.00     7112        8        2     71
  25    1     0.06   0.05   1.08    1.20      23 M     29 M    0.20    0.26    0.04    0.05     3528     4576        1     55
  26    0     0.00   0.71   0.00    0.60      18 K    209 K    0.91    0.30    0.00    0.01     1568        4        0     70
  27    1     0.05   0.04   1.20    1.20      32 M     38 M    0.14    0.26    0.07    0.08     1848     2702        5     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.23   0.01    0.79     772 K   7292 K    0.89    0.32    0.00    0.00    32704       85       27     62
 SKT    1     0.05   0.04   1.07    1.19     369 M    449 M    0.18    0.25    0.06    0.07    31528    51176       97     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     370 M    456 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8504 M ; Active cycles:  153 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.73 %

 C1 core residency: 6.89 %; C3 core residency: 0.35 %; C6 core residency: 47.03 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.39 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5017 M   5010 M   |    5%     5%   
 SKT    1     4961 M   4963 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.10     207.73       8.87         202.97
 SKT   1    49.26    32.48     378.33      22.26         406.04
---------------------------------------------------------------------------------------------------------------
       *    49.47    32.58     586.06      31.13         405.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 74a8
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9721.43 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6455.79 --|
|-- Mem Ch  2: Reads (MB/s):    43.32 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.55 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    43.32 --||-- NODE 1 Mem Read (MB/s) :  9721.43 --|
|-- NODE 0 Mem Write(MB/s) :    20.55 --||-- NODE 1 Mem Write(MB/s) :  6455.79 --|
|-- NODE 0 P. Write (T/s):      31134 --||-- NODE 1 P. Write (T/s):     163378 --|
|-- NODE 0 Memory (MB/s):       63.87 --||-- NODE 1 Memory (MB/s):    16177.22 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9764.74                --|
            |--                System Write Throughput(MB/s):       6476.35                --|
            |--               System Memory Throughput(MB/s):      16241.09                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 75dd
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9480          24    2808 K  5267 K   3408       0     780  
 1      59 M      8184      16 M   131 M     53 M     0     667 K
-----------------------------------------------------------------------
 *      59 M      8208      19 M   136 M     53 M     0     667 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.73        Core1: 155.01        
Core2: 24.56        Core3: 167.14        
Core4: 10.76        Core5: 162.73        
Core6: 17.99        Core7: 140.69        
Core8: 17.73        Core9: 78.87        
Core10: 12.78        Core11: 191.99        
Core12: 17.11        Core13: 190.15        
Core14: 20.03        Core15: 192.27        
Core16: 19.43        Core17: 126.86        
Core18: 23.88        Core19: 134.31        
Core20: 22.57        Core21: 142.68        
Core22: 21.33        Core23: 118.86        
Core24: 22.42        Core25: 136.04        
Core26: 24.06        Core27: 183.27        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.95
Socket1: 159.34
DDR read Latency(ns)
Socket0: 61079.97
Socket1: 227.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 157.79        
Core2: 10.27        Core3: 165.93        
Core4: 12.31        Core5: 165.59        
Core6: 19.52        Core7: 142.07        
Core8: 20.18        Core9: 78.91        
Core10: 19.52        Core11: 192.26        
Core12: 21.20        Core13: 190.35        
Core14: 22.09        Core15: 192.21        
Core16: 21.64        Core17: 126.20        
Core18: 24.01        Core19: 132.87        
Core20: 22.47        Core21: 143.07        
Core22: 22.34        Core23: 117.29        
Core24: 21.82        Core25: 138.32        
Core26: 19.85        Core27: 183.88        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 159.76
DDR read Latency(ns)
Socket0: 64338.41
Socket1: 230.39
irq_total: 135510.29378239
cpu_total: 44.92
cpu_0: 2.46
cpu_1: 100.00
cpu_2: 2.06
cpu_3: 100.00
cpu_4: 2.33
cpu_5: 100.00
cpu_6: 1.20
cpu_7: 89.02
cpu_8: 0.67
cpu_9: 7.45
cpu_10: 0.53
cpu_11: 100.00
cpu_12: 0.47
cpu_13: 100.00
cpu_14: 0.27
cpu_15: 100.00
cpu_16: 0.53
cpu_17: 88.16
cpu_18: 0.80
cpu_19: 87.03
cpu_20: 0.60
cpu_21: 85.10
cpu_22: 0.27
cpu_23: 99.87
cpu_24: 0.53
cpu_25: 88.09
cpu_26: 0.33
cpu_27: 100.00
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3746022495
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3746022495
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3420437841
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3420437841
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3442381020
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3442381020
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3742368037
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3742368037
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 436288
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 436288
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 450716
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 450716
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 450709
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 450709
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 466428
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 466428


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.79        Core1: 158.34        
Core2: 12.25        Core3: 166.84        
Core4: 19.41        Core5: 164.04        
Core6: 19.30        Core7: 143.01        
Core8: 16.24        Core9: 80.89        
Core10: 18.43        Core11: 193.59        
Core12: 19.69        Core13: 190.74        
Core14: 19.43        Core15: 193.50        
Core16: 21.83        Core17: 126.03        
Core18: 24.05        Core19: 134.72        
Core20: 22.18        Core21: 138.78        
Core22: 22.48        Core23: 122.11        
Core24: 11.21        Core25: 142.47        
Core26: 20.43        Core27: 187.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.22
Socket1: 160.91
DDR read Latency(ns)
Socket0: 61473.33
Socket1: 233.57


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.28        Core1: 158.73        
Core2: 22.83        Core3: 164.61        
Core4: 24.16        Core5: 163.41        
Core6: 22.28        Core7: 140.42        
Core8: 21.94        Core9: 78.85        
Core10: 25.85        Core11: 192.88        
Core12: 25.43        Core13: 190.61        
Core14: 24.63        Core15: 192.70        
Core16: 20.46        Core17: 124.05        
Core18: 23.47        Core19: 135.92        
Core20: 23.51        Core21: 141.69        
Core22: 22.33        Core23: 116.99        
Core24: 13.33        Core25: 141.47        
Core26: 22.10        Core27: 181.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.81
Socket1: 159.48
DDR read Latency(ns)
Socket0: 67918.77
Socket1: 234.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.67        Core1: 156.65        
Core2: 21.77        Core3: 166.20        
Core4: 22.78        Core5: 163.97        
Core6: 9.95        Core7: 140.78        
Core8: 21.03        Core9: 76.49        
Core10: 18.21        Core11: 193.18        
Core12: 20.19        Core13: 190.68        
Core14: 19.07        Core15: 193.09        
Core16: 21.93        Core17: 128.77        
Core18: 24.09        Core19: 134.33        
Core20: 23.42        Core21: 142.78        
Core22: 22.30        Core23: 119.67        
Core24: 21.67        Core25: 136.80        
Core26: 22.39        Core27: 183.62        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 159.96
DDR read Latency(ns)
Socket0: 68937.14
Socket1: 234.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]
Cleaning up

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.63        Core1: 153.23        
Core2: 10.53        Core3: 164.83        
Core4: 22.26        Core5: 160.29        
Core6: 13.08        Core7: 136.93        
Core8: 20.88        Core9: 77.64        
Core10: 18.98        Core11: 189.86        
Core12: 16.35        Core13: 188.02        
Core14: 21.85        Core15: 189.73        
Core16: 20.06        Core17: 126.68        
Core18: 24.33        Core19: 133.55        
Core20: 23.25        Core21: 139.62        
Core22: 22.38        Core23: 116.01        
Core24: 20.75        Core25: 136.77        
Core26: 22.14        Core27: 179.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 157.19
DDR read Latency(ns)
Socket0: 64786.45
Socket1: 234.77
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 30791
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6010 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14461067194; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14461071466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7230539616; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7230539616; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7230639402; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7230639402; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6025540515; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4041302; Consumed Joules: 246.66; Watts: 41.04; Thermal headroom below TjMax: 61
S0; Consumed DRAM energy units: 687567; Consumed DRAM Joules: 10.52; DRAM Watts: 1.75
S1P0; QPIClocks: 14461165278; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14461172478; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7230696901; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7230696901; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7230604802; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7230604802; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011914947; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7333515; Consumed Joules: 447.60; Watts: 74.48; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1733681; Consumed DRAM Joules: 26.53; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 797c
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.07   1.65   0.04    0.93     139 K   1318 K    0.89    0.43    0.00    0.00    13160       11        3     70
   1    1     0.09   0.07   1.20    1.20      29 M     36 M    0.18    0.30    0.03    0.04     1736     3824       30     56
   2    0     0.00   0.59   0.01    0.60      73 K    595 K    0.88    0.15    0.00    0.01     1288        4        0     69
   3    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.07    0.08     3528     3895        5     54
   4    0     0.00   0.54   0.00    0.60      41 K    357 K    0.88    0.16    0.00    0.01      784        2        0     70
   5    1     0.05   0.04   1.20    1.20      31 M     37 M    0.16    0.25    0.07    0.08     1848     4090       16     55
   6    0     0.06   1.73   0.03    1.01      41 K    683 K    0.94    0.57    0.00    0.00     7840       16        2     69
   7    1     0.07   0.06   1.09    1.20      24 M     30 M    0.21    0.28    0.04    0.05     2856     3829       59     55
   8    0     0.01   0.86   0.01    0.60      36 K    285 K    0.87    0.36    0.00    0.01      168        0        1     69
   9    1     0.02   0.32   0.07    0.61     771 K   1546 K    0.50    0.24    0.00    0.01        0       88        4     56
  10    0     0.00   0.72   0.00    0.60      20 K    213 K    0.90    0.31    0.00    0.01      392        4        0     68
  11    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.20    0.14    0.16     1960     3097        0     54
  12    0     0.00   0.68   0.00    0.60      19 K    197 K    0.90    0.31    0.00    0.01      392        1        0     70
  13    1     0.04   0.04   1.20    1.20      35 M     40 M    0.14    0.22    0.08    0.10     1400     3021        8     53
  14    0     0.00   0.49   0.00    0.60      11 K    136 K    0.92    0.27    0.00    0.01      504        1        0     70
  15    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.21    0.13    0.15     2352     3184        1     54
  16    0     0.00   0.78   0.00    0.60      16 K    149 K    0.89    0.29    0.00    0.00      840        1        0     70
  17    1     0.04   0.04   1.06    1.20      23 M     30 M    0.21    0.26    0.06    0.08     3808     4178        2     54
  18    0     0.00   0.35   0.00    0.60      10 K    112 K    0.91    0.18    0.00    0.02      336        0        1     70
  19    1     0.04   0.04   1.04    1.20      23 M     30 M    0.22    0.25    0.06    0.07     3024     4088        0     55
  20    0     0.00   0.41   0.00    0.60      13 K    148 K    0.91    0.21    0.00    0.01      616        0        1     71
  21    1     0.03   0.03   1.01    1.20      23 M     29 M    0.20    0.23    0.07    0.09     2128     3519        1     55
  22    0     0.00   0.38   0.00    0.60    9131      134 K    0.93    0.22    0.00    0.01      336        1        0     71
  23    1     0.09   0.08   1.20    1.20      26 M     35 M    0.26    0.31    0.03    0.04     3696     4603        0     55
  24    0     0.00   0.51   0.00    0.60      45 K    224 K    0.80    0.30    0.00    0.01     3080        4        2     71
  25    1     0.05   0.05   1.06    1.20      24 M     30 M    0.20    0.27    0.05    0.06     2352     4143        2     55
  26    0     0.01   0.49   0.01    0.60     215 K   1963 K    0.89    0.06    0.00    0.03     1568        2        3     70
  27    1     0.06   0.05   1.20    1.20      33 M     39 M    0.15    0.24    0.05    0.06     1736     2848        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.20   0.01    0.76     695 K   6519 K    0.89    0.30    0.00    0.00    31304       47       11     62
 SKT    1     0.05   0.05   1.07    1.19     380 M    464 M    0.18    0.25    0.06    0.07    32424    48407      130     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     381 M    471 M    0.19    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8553 M ; Active cycles:  151 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.27 %

 C1 core residency: 7.21 %; C3 core residency: 0.69 %; C6 core residency: 46.83 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.42 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.76 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4982 M   4977 M   |    5%     5%   
 SKT    1     4928 M   4929 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.22     0.10     205.43       8.77         198.49
 SKT   1    48.74    32.32     375.54      22.08         399.07
---------------------------------------------------------------------------------------------------------------
       *    48.96    32.41     580.97      30.85         398.93
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7b68
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9781.48 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6452.50 --|
|-- Mem Ch  2: Reads (MB/s):    42.74 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    19.95 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    42.74 --||-- NODE 1 Mem Read (MB/s) :  9781.48 --|
|-- NODE 0 Mem Write(MB/s) :    19.95 --||-- NODE 1 Mem Write(MB/s) :  6452.50 --|
|-- NODE 0 P. Write (T/s):      31196 --||-- NODE 1 P. Write (T/s):     165479 --|
|-- NODE 0 Memory (MB/s):       62.69 --||-- NODE 1 Memory (MB/s):    16233.98 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9824.22                --|
            |--                System Write Throughput(MB/s):       6472.45                --|
            |--               System Memory Throughput(MB/s):      16296.67                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7ca5
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8112          72    2817 K  1685 K   3024     144     852  
 1      59 M        17 K    18 M   134 M     52 M     0     678 K
-----------------------------------------------------------------------
 *      59 M        17 K    20 M   135 M     52 M   144     678 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.76        Core1: 170.80        
Core2: 14.25        Core3: 165.46        
Core4: 21.87        Core5: 155.77        
Core6: 10.67        Core7: 138.44        
Core8: 19.11        Core9: 94.98        
Core10: 19.48        Core11: 193.17        
Core12: 20.92        Core13: 197.99        
Core14: 19.69        Core15: 189.43        
Core16: 20.84        Core17: 147.99        
Core18: 23.32        Core19: 132.75        
Core20: 21.99        Core21: 144.77        
Core22: 20.99        Core23: 129.53        
Core24: 20.41        Core25: 134.64        
Core26: 21.92        Core27: 179.68        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 162.13
DDR read Latency(ns)
Socket0: 61638.24
Socket1: 228.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.74        Core1: 169.19        
Core2: 19.53        Core3: 159.81        
Core4: 23.37        Core5: 152.89        
Core6: 14.59        Core7: 133.64        
Core8: 18.05        Core9: 91.33        
Core10: 18.92        Core11: 188.86        
Core12: 20.82        Core13: 194.04        
Core14: 19.70        Core15: 185.13        
Core16: 20.68        Core17: 142.84        
Core18: 23.83        Core19: 126.09        
Core20: 24.68        Core21: 143.69        
Core22: 21.01        Core23: 122.80        
Core24: 18.75        Core25: 130.12        
Core26: 21.58        Core27: 175.44        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.23
Socket1: 157.74
DDR read Latency(ns)
Socket0: 63066.67
Socket1: 233.22
irq_total: 146250.64679339
cpu_total: 45.60
cpu_0: 2.33
cpu_1: 100.00
cpu_2: 1.46
cpu_3: 100.00
cpu_4: 2.00
cpu_5: 100.00
cpu_6: 1.26
cpu_7: 90.15
cpu_8: 1.33
cpu_9: 10.78
cpu_10: 1.00
cpu_11: 100.00
cpu_12: 0.40
cpu_13: 100.00
cpu_14: 0.33
cpu_15: 100.00
cpu_16: 0.33
cpu_17: 81.77
cpu_18: 0.60
cpu_19: 97.34
cpu_20: 0.27
cpu_21: 86.16
cpu_22: 0.40
cpu_23: 99.14
cpu_24: 0.33
cpu_25: 97.74
cpu_26: 1.60
cpu_27: 100.00
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 432522
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 432522
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3713237306
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3713237306
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 446835
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 446835
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3346377912
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3346377912
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3709866704
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3709866704
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 446846
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 446846
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3367327785
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3367327785
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 460940
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 460940


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.45        Core1: 169.00        
Core2: 21.53        Core3: 163.85        
Core4: 22.42        Core5: 154.51        
Core6: 22.25        Core7: 142.22        
Core8: 16.37        Core9: 104.85        
Core10: 19.86        Core11: 192.35        
Core12: 22.36        Core13: 197.56        
Core14: 21.60        Core15: 188.50        
Core16: 19.47        Core17: 146.23        
Core18: 23.97        Core19: 132.39        
Core20: 22.39        Core21: 142.61        
Core22: 23.35        Core23: 130.48        
Core24: 25.34        Core25: 133.49        
Core26: 22.23        Core27: 180.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.28
Socket1: 161.65
DDR read Latency(ns)
Socket0: 64883.59
Socket1: 235.60


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.16        Core1: 168.54        
Core2: 21.83        Core3: 163.22        
Core4: 24.45        Core5: 152.79        
Core6: 20.96        Core7: 136.76        
Core8: 22.20        Core9: 98.23        
Core10: 10.71        Core11: 192.05        
Core12: 21.61        Core13: 197.32        
Core14: 21.00        Core15: 188.82        
Core16: 23.26        Core17: 146.10        
Core18: 24.53        Core19: 133.18        
Core20: 22.18        Core21: 144.04        
Core22: 18.45        Core23: 125.53        
Core24: 20.70        Core25: 132.91        
Core26: 19.85        Core27: 180.12        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.86
Socket1: 160.70
DDR read Latency(ns)
Socket0: 67296.29
Socket1: 235.55


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.47        Core1: 169.78        
Core2: 21.62        Core3: 163.53        
Core4: 22.67        Core5: 155.77        
Core6: 19.44        Core7: 139.32        
Core8: 19.89        Core9: 97.98        
Core10: 12.44        Core11: 192.61        
Core12: 20.77        Core13: 197.76        
Core14: 20.20        Core15: 189.75        
Core16: 18.70        Core17: 147.25        
Core18: 20.44        Core19: 132.54        
Core20: 22.41        Core21: 145.56        
Core22: 20.56        Core23: 129.29        
Core24: 20.59        Core25: 135.87        
Core26: 10.94        Core27: 179.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 162.00
DDR read Latency(ns)
Socket0: 67075.38
Socket1: 235.42


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.58        Core1: 167.94        
Core2: 21.76        Core3: 158.38        
Core4: 22.11        Core5: 151.15        
Core6: 21.55        Core7: 131.33        
Core8: 20.22        Core9: 89.73        
Core10: 20.51        Core11: 188.77        
Core12: 19.72        Core13: 191.87        
Core14: 19.45        Core15: 183.20        
Core16: 22.54        Core17: 143.85        
Core18: 23.00        Core19: 122.18        
Core20: 23.28        Core21: 143.34        
Core22: 24.32        Core23: 120.92        
Core24: 9.92        Core25: 125.09        
Core26: 12.94        Core27: 174.35        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.03
Socket1: 155.83
DDR read Latency(ns)
Socket0: 62446.00
Socket1: 233.78
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 32526
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6007 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14420424270; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14420431146; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7210218453; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7210218453; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7210289807; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7210289807; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6008540268; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4028677; Consumed Joules: 245.89; Watts: 40.93; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684111; Consumed DRAM Joules: 10.47; DRAM Watts: 1.74
S1P0; QPIClocks: 14420345114; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14420347402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7210258792; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7210258792; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7210177618; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7210177618; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008057362; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7340767; Consumed Joules: 448.04; Watts: 74.59; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1732294; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 173
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.48   0.01    0.60     101 K    800 K    0.87    0.12    0.00    0.02     1568        2        2     70
   1    1     0.04   0.03   1.20    1.20      32 M     38 M    0.16    0.24    0.08    0.10     3528     3782        0     55
   2    0     0.03   1.49   0.02    0.92      72 K    699 K    0.90    0.43    0.00    0.00     4088        6        2     69
   3    1     0.07   0.06   1.20    1.20      30 M     36 M    0.18    0.28    0.05    0.05     2016     3511       24     54
   4    0     0.00   0.72   0.01    0.60      29 K    311 K    0.90    0.27    0.00    0.01      168        1        0     70
   5    1     0.09   0.08   1.20    1.20      28 M     35 M    0.20    0.28    0.03    0.04     3080     3437        2     55
   6    0     0.00   0.71   0.00    0.60      21 K    215 K    0.90    0.32    0.00    0.01      672       18        0     70
   7    1     0.04   0.04   1.08    1.20      24 M     31 M    0.21    0.24    0.06    0.07     2128     4470        1     55
   8    0     0.02   1.37   0.01    1.06      21 K    320 K    0.93    0.55    0.00    0.00     5600        6        0     69
   9    1     0.03   0.37   0.09    0.61     942 K   1661 K    0.43    0.23    0.00    0.00       56      166        0     56
  10    0     0.01   0.51   0.01    0.60     136 K   1321 K    0.90    0.10    0.00    0.02      504        4        2     68
  11    1     0.03   0.03   1.20    1.20      36 M     41 M    0.13    0.21    0.11    0.13     2408     3060        2     53
  12    0     0.01   0.49   0.01    0.60     143 K   1438 K    0.90    0.11    0.00    0.03      616        4        2     70
  13    1     0.03   0.02   1.20    1.20      36 M     42 M    0.13    0.18    0.14    0.16     1792     2785       11     54
  14    0     0.00   0.57   0.00    0.60      29 K    336 K    0.91    0.19    0.00    0.01      616        3        0     70
  15    1     0.03   0.03   1.20    1.20      35 M     41 M    0.14    0.21    0.11    0.12     2240     3005        4     54
  16    0     0.00   0.76   0.00    0.60      35 K    266 K    0.87    0.31    0.00    0.01     1736        6        0     70
  17    1     0.04   0.04   0.98    1.20      23 M     28 M    0.19    0.23    0.06    0.08     2184     3990       58     55
  18    0     0.00   0.54   0.00    0.60      23 K    170 K    0.86    0.21    0.00    0.01     1400        3        1     70
  19    1     0.07   0.06   1.18    1.20      25 M     32 M    0.22    0.30    0.04    0.05     3248     4259        3     55
  20    0     0.00   0.45   0.00    0.60      14 K    182 K    0.92    0.21    0.00    0.01      896        1        0     70
  21    1     0.04   0.04   1.05    1.20      24 M     30 M    0.20    0.23    0.06    0.08     2688     3713        3     55
  22    0     0.03   1.63   0.02    0.92      26 K    407 K    0.93    0.53    0.00    0.00     6160        7        1     71
  23    1     0.07   0.06   1.19    1.20      25 M     32 M    0.24    0.30    0.04    0.05     4200     4419       40     55
  24    0     0.00   0.62   0.00    0.60      17 K    202 K    0.92    0.26    0.00    0.01      672        1        0     71
  25    1     0.07   0.06   1.18    1.20      25 M     32 M    0.22    0.29    0.04    0.05     1848     4368        1     55
  26    0     0.04   1.81   0.02    0.97      35 K    463 K    0.92    0.54    0.00    0.00     6664        9        1     70
  27    1     0.06   0.05   1.20    1.20      33 M     39 M    0.16    0.24    0.05    0.06     1232     2470        3     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.76     709 K   7138 K    0.90    0.29    0.00    0.00    31360       71       11     62
 SKT    1     0.05   0.05   1.08    1.19     382 M    467 M    0.18    0.25    0.05    0.07    32648    47435      152     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.06   0.54    1.19     383 M    474 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8722 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.83 %

 C1 core residency: 6.96 %; C3 core residency: 0.48 %; C6 core residency: 46.73 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.06 => corresponds to 1.41 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.77 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5054 M   5052 M   |    5%     5%   
 SKT    1     5002 M   5003 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     208.81       8.91         190.35
 SKT   1    49.68    32.72     381.90      22.44         400.98
---------------------------------------------------------------------------------------------------------------
       *    49.89    32.83     590.71      31.35         401.66
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 357
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9773.23 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6423.82 --|
|-- Mem Ch  2: Reads (MB/s):    39.81 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.08 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    39.81 --||-- NODE 1 Mem Read (MB/s) :  9773.23 --|
|-- NODE 0 Mem Write(MB/s) :    18.08 --||-- NODE 1 Mem Write(MB/s) :  6423.82 --|
|-- NODE 0 P. Write (T/s):      31138 --||-- NODE 1 P. Write (T/s):     162140 --|
|-- NODE 0 Memory (MB/s):       57.89 --||-- NODE 1 Memory (MB/s):    16197.04 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9813.03                --|
            |--                System Write Throughput(MB/s):       6441.90                --|
            |--               System Memory Throughput(MB/s):      16254.93                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 4b4
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8340          36    2211 K  1233 K      0       0     948  
 1      55 M        13 K    17 M   128 M     51 M     0     652 K
-----------------------------------------------------------------------
 *      55 M        13 K    19 M   130 M     51 M     0     653 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 11.68        Core1: 173.93        
Core2: 21.88        Core3: 177.42        
Core4: 19.75        Core5: 171.97        
Core6: 19.20        Core7: 155.33        
Core8: 19.99        Core9: 55.83        
Core10: 16.70        Core11: 194.84        
Core12: 19.60        Core13: 192.02        
Core14: 21.02        Core15: 191.56        
Core16: 20.78        Core17: 138.93        
Core18: 23.16        Core19: 150.94        
Core20: 21.60        Core21: 156.27        
Core22: 14.04        Core23: 139.19        
Core24: 19.26        Core25: 137.92        
Core26: 17.64        Core27: 197.24        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.16
Socket1: 167.92
DDR read Latency(ns)
Socket0: 71227.79
Socket1: 228.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 15.37        Core1: 173.80        
Core2: 22.41        Core3: 178.33        
Core4: 20.06        Core5: 173.54        
Core6: 19.91        Core7: 153.77        
Core8: 19.73        Core9: 55.01        
Core10: 24.23        Core11: 196.70        
Core12: 25.37        Core13: 194.49        
Core14: 21.32        Core15: 197.19        
Core16: 21.01        Core17: 139.48        
Core18: 22.45        Core19: 151.73        
Core20: 22.20        Core21: 159.00        
Core22: 25.43        Core23: 138.86        
Core24: 28.14        Core25: 140.90        
Core26: 24.87        Core27: 198.92        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.31
Socket1: 169.33
DDR read Latency(ns)
Socket0: 74688.64
Socket1: 232.94
irq_total: 138834.761991149
cpu_total: 45.62
cpu_0: 2.40
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 100.00
cpu_4: 0.93
cpu_5: 100.00
cpu_6: 0.80
cpu_7: 86.36
cpu_8: 1.80
cpu_9: 25.48
cpu_10: 0.47
cpu_11: 100.00
cpu_12: 0.86
cpu_13: 100.00
cpu_14: 1.53
cpu_15: 100.00
cpu_16: 0.80
cpu_17: 89.49
cpu_18: 0.40
cpu_19: 87.56
cpu_20: 0.27
cpu_21: 85.23
cpu_22: 1.20
cpu_23: 92.08
cpu_24: 0.86
cpu_25: 97.21
cpu_26: 0.93
cpu_27: 100.00
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3192788981
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3192788981
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3550108206
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3550108206
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 419020
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 419020
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3212827743
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3212827743
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 441740
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 441740
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 414784
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 414784
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 419038
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 419038
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3546759680
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3546759680


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.83        Core1: 171.76        
Core2: 22.24        Core3: 174.81        
Core4: 15.35        Core5: 167.94        
Core6: 20.81        Core7: 153.12        
Core8: 19.68        Core9: 55.96        
Core10: 18.03        Core11: 192.68        
Core12: 17.80        Core13: 190.44        
Core14: 20.41        Core15: 190.94        
Core16: 21.09        Core17: 138.71        
Core18: 25.45        Core19: 149.25        
Core20: 21.72        Core21: 152.67        
Core22: 22.59        Core23: 137.49        
Core24: 19.83        Core25: 134.16        
Core26: 9.60        Core27: 196.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 165.92
DDR read Latency(ns)
Socket0: 70454.71
Socket1: 233.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.41        Core1: 175.58        
Core2: 21.20        Core3: 177.38        
Core4: 10.15        Core5: 171.47        
Core6: 18.76        Core7: 155.41        
Core8: 18.04        Core9: 53.74        
Core10: 17.42        Core11: 195.74        
Core12: 18.48        Core13: 192.90        
Core14: 20.89        Core15: 193.76        
Core16: 21.12        Core17: 138.00        
Core18: 22.48        Core19: 153.08        
Core20: 23.40        Core21: 154.90        
Core22: 22.37        Core23: 137.26        
Core24: 20.57        Core25: 136.01        
Core26: 13.00        Core27: 197.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.74
Socket1: 167.84
DDR read Latency(ns)
Socket0: 76037.31
Socket1: 235.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.68        Core1: 173.35        
Core2: 10.03        Core3: 174.07        
Core4: 12.91        Core5: 167.79        
Core6: 20.48        Core7: 152.21        
Core8: 17.42        Core9: 54.02        
Core10: 18.59        Core11: 193.76        
Core12: 18.67        Core13: 188.77        
Core14: 18.29        Core15: 192.34        
Core16: 20.92        Core17: 136.40        
Core18: 21.32        Core19: 147.17        
Core20: 22.38        Core21: 154.16        
Core22: 24.24        Core23: 136.50        
Core24: 21.67        Core25: 135.19        
Core26: 21.84        Core27: 193.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.50
Socket1: 165.45
DDR read Latency(ns)
Socket0: 73459.91
Socket1: 236.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.32        Core1: 171.95        
Core2: 15.24        Core3: 174.42        
Core4: 21.04        Core5: 168.39        
Core6: 19.31        Core7: 150.64        
Core8: 10.52        Core9: 54.41        
Core10: 18.67        Core11: 193.61        
Core12: 21.28        Core13: 188.83        
Core14: 20.07        Core15: 190.42        
Core16: 21.64        Core17: 138.04        
Core18: 21.41        Core19: 148.22        
Core20: 20.27        Core21: 153.71        
Core22: 21.47        Core23: 138.99        
Core24: 30.27        Core25: 136.57        
Core26: 22.41        Core27: 194.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.13
Socket1: 165.72
DDR read Latency(ns)
Socket0: 72263.07
Socket1: 233.51
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1842
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14442797622; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14442809570; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7221410510; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7221410510; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7221492256; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7221492256; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6017916816; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4041296; Consumed Joules: 246.66; Watts: 41.06; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 686423; Consumed DRAM Joules: 10.50; DRAM Watts: 1.75
S1P0; QPIClocks: 14442861298; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14442867850; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7221534752; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7221534752; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7221444989; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7221444989; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6009848397; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7333365; Consumed Joules: 447.59; Watts: 74.50; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1732655; Consumed DRAM Joules: 26.51; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 876
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.02   1.05   0.02    0.87     151 K   1037 K    0.85    0.30    0.00    0.01     8008       11        1     70
   1    1     0.04   0.04   1.20    1.20      29 M     35 M    0.16    0.25    0.07    0.08     1680     4273        1     55
   2    0     0.04   1.76   0.02    0.88      65 K    636 K    0.90    0.48    0.00    0.00     6888        9        1     69
   3    1     0.04   0.03   1.20    1.20      30 M     36 M    0.17    0.23    0.08    0.10     2688     4138       10     55
   4    0     0.00   0.82   0.00    0.60      25 K    239 K    0.89    0.36    0.00    0.01     1904        3        1     70
   5    1     0.06   0.05   1.20    1.20      29 M     35 M    0.18    0.26    0.05    0.06     1512     3624        1     55
   6    0     0.01   0.56   0.01    0.60     135 K   1233 K    0.89    0.10    0.00    0.02     1008       10        4     69
   7    1     0.05   0.05   1.05    1.20      23 M     28 M    0.19    0.25    0.05    0.06     3304     4322        1     54
   8    0     0.03   1.62   0.02    0.93      36 K    495 K    0.93    0.51    0.00    0.00     4760        7        2     69
   9    1     0.09   0.46   0.19    0.63    3114 K   5928 K    0.47    0.28    0.00    0.01      112      172        1     56
  10    0     0.00   0.59   0.00    0.60      25 K    257 K    0.90    0.19    0.00    0.01      952        3        1     68
  11    1     0.04   0.03   1.20    1.20      33 M     38 M    0.15    0.24    0.09    0.10     1904     2844       10     54
  12    0     0.00   0.77   0.00    0.60      32 K    337 K    0.90    0.28    0.00    0.01      448        1        0     70
  13    1     0.05   0.04   1.20    1.20      31 M     37 M    0.15    0.24    0.06    0.07     1904     2367        7     54
  14    0     0.00   0.73   0.00    0.60      20 K    193 K    0.90    0.32    0.00    0.01      896        2        0     70
  15    1     0.05   0.04   1.20    1.20      32 M     37 M    0.14    0.24    0.07    0.08     1736     2344        2     54
  16    0     0.00   0.76   0.00    0.60      14 K    153 K    0.90    0.27    0.00    0.01      728        1        0     70
  17    1     0.04   0.04   1.08    1.20      23 M     29 M    0.20    0.24    0.06    0.08     2408     4334        1     55
  18    0     0.01   0.53   0.01    0.60     123 K   1203 K    0.90    0.08    0.00    0.02      392        6        2     70
  19    1     0.05   0.05   1.06    1.20      22 M     28 M    0.21    0.25    0.05    0.06     3248     4367       59     55
  20    0     0.00   0.47   0.00    0.60      23 K    278 K    0.92    0.13    0.00    0.02      392        3        0     71
  21    1     0.05   0.05   1.03    1.20      22 M     27 M    0.19    0.24    0.05    0.06     1848     3742        0     55
  22    0     0.00   0.39   0.00    0.60    9412      120 K    0.92    0.19    0.00    0.01       56        1        0     71
  23    1     0.04   0.04   1.11    1.20      24 M     30 M    0.22    0.24    0.06    0.07     3920     4765        1     55
  24    0     0.00   0.48   0.00    0.60      20 K    231 K    0.91    0.13    0.00    0.02      504        0        1     71
  25    1     0.05   0.05   1.16    1.20      24 M     31 M    0.21    0.28    0.05    0.06     3528     4539        1     54
  26    0     0.03   1.69   0.02    0.98      29 K    394 K    0.92    0.53    0.00    0.00     4592        8        1     70
  27    1     0.03   0.03   1.20    1.20      33 M     39 M    0.14    0.23    0.10    0.11     2912     3690       35     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.19   0.01    0.76     715 K   6814 K    0.90    0.29    0.00    0.00    31528       65       12     62
 SKT    1     0.05   0.04   1.08    1.19     365 M    444 M    0.18    0.24    0.05    0.07    32704    49521      130     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.18     366 M    451 M    0.19    0.25    0.04    0.05     N/A     N/A     N/A      N/A

 Instructions retired: 8281 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.97 %

 C1 core residency: 6.38 %; C3 core residency: 0.21 %; C6 core residency: 47.45 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4933 M   4926 M   |    5%     5%   
 SKT    1     4879 M   4883 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.20     0.09     205.22       8.76         192.78
 SKT   1    48.90    32.13     374.62      22.07         409.31
---------------------------------------------------------------------------------------------------------------
       *    49.10    32.23     579.84      30.83         409.30
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: a51
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9755.60 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6436.28 --|
|-- Mem Ch  2: Reads (MB/s):    37.48 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    18.13 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    37.48 --||-- NODE 1 Mem Read (MB/s) :  9755.60 --|
|-- NODE 0 Mem Write(MB/s) :    18.13 --||-- NODE 1 Mem Write(MB/s) :  6436.28 --|
|-- NODE 0 P. Write (T/s):      31140 --||-- NODE 1 P. Write (T/s):     161068 --|
|-- NODE 0 Memory (MB/s):       55.60 --||-- NODE 1 Memory (MB/s):    16191.88 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9793.07                --|
            |--                System Write Throughput(MB/s):       6454.41                --|
            |--               System Memory Throughput(MB/s):      16247.48                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: b86
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8100          48     610 K   579 K    252       0      36  
 1      58 M        10 K    18 M   130 M     53 M    12     656 K
-----------------------------------------------------------------------
 *      58 M        10 K    19 M   131 M     53 M    12     656 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.68        Core1: 177.36        
Core2: 24.34        Core3: 169.11        
Core4: 24.11        Core5: 176.73        
Core6: 25.87        Core7: 146.96        
Core8: 25.03        Core9: 79.81        
Core10: 23.84        Core11: 203.20        
Core12: 20.98        Core13: 200.55        
Core14: 13.91        Core15: 199.52        
Core16: 20.00        Core17: 145.32        
Core18: 18.94        Core19: 144.75        
Core20: 18.67        Core21: 145.44        
Core22: 25.05        Core23: 147.67        
Core24: 22.12        Core25: 147.32        
Core26: 23.17        Core27: 201.98        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.73
Socket1: 171.73
DDR read Latency(ns)
Socket0: 76868.33
Socket1: 228.11


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.25        Core1: 175.70        
Core2: 22.40        Core3: 165.51        
Core4: 19.75        Core5: 172.94        
Core6: 25.11        Core7: 145.47        
Core8: 24.57        Core9: 77.93        
Core10: 18.95        Core11: 201.55        
Core12: 10.79        Core13: 199.63        
Core14: 26.87        Core15: 197.06        
Core16: 22.54        Core17: 145.05        
Core18: 19.40        Core19: 142.90        
Core20: 17.61        Core21: 143.75        
Core22: 22.68        Core23: 147.16        
Core24: 21.75        Core25: 148.30        
Core26: 21.43        Core27: 200.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.95
Socket1: 170.10
DDR read Latency(ns)
Socket0: 79437.00
Socket1: 230.36
irq_total: 139282.86708839
cpu_total: 46.05
cpu_0: 1.80
cpu_1: 100.00
cpu_2: 1.13
cpu_3: 100.00
cpu_4: 0.60
cpu_5: 100.00
cpu_6: 0.93
cpu_7: 94.94
cpu_8: 0.47
cpu_9: 13.04
cpu_10: 0.40
cpu_11: 100.00
cpu_12: 0.80
cpu_13: 100.00
cpu_14: 0.40
cpu_15: 100.00
cpu_16: 0.33
cpu_17: 96.21
cpu_18: 0.20
cpu_19: 91.02
cpu_20: 0.33
cpu_21: 97.27
cpu_22: 0.27
cpu_23: 96.07
cpu_24: 0.73
cpu_25: 89.22
cpu_26: 2.99
cpu_27: 100.00
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 449860
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 449860
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 433074
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 433074
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 433089
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 433089
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3323795379
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3323795379
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3301848047
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3301848047
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3607501488
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3607501488
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 421017
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 421017
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3611194326
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3611194326


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.53        Core1: 179.10        
Core2: 23.14        Core3: 169.45        
Core4: 15.91        Core5: 176.18        
Core6: 22.84        Core7: 145.83        
Core8: 21.57        Core9: 92.99        
Core10: 18.79        Core11: 202.05        
Core12: 11.91        Core13: 201.42        
Core14: 17.25        Core15: 199.61        
Core16: 20.08        Core17: 143.89        
Core18: 19.38        Core19: 144.12        
Core20: 10.24        Core21: 143.84        
Core22: 19.08        Core23: 147.07        
Core24: 22.12        Core25: 149.52        
Core26: 19.67        Core27: 201.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.47
Socket1: 171.79
DDR read Latency(ns)
Socket0: 73847.46
Socket1: 234.02


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.70        Core1: 174.31        
Core2: 19.18        Core3: 165.50        
Core4: 10.47        Core5: 174.09        
Core6: 22.43        Core7: 145.24        
Core8: 24.82        Core9: 103.85        
Core10: 24.86        Core11: 200.53        
Core12: 23.62        Core13: 197.51        
Core14: 20.96        Core15: 194.83        
Core16: 21.19        Core17: 141.65        
Core18: 10.17        Core19: 145.01        
Core20: 11.95        Core21: 140.43        
Core22: 18.38        Core23: 142.28        
Core24: 21.60        Core25: 145.84        
Core26: 18.32        Core27: 197.06        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.32
Socket1: 168.79
DDR read Latency(ns)
Socket0: 78589.94
Socket1: 234.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.50        Core1: 173.66        
Core2: 21.55        Core3: 164.66        
Core4: 19.41        Core5: 172.54        
Core6: 19.34        Core7: 145.98        
Core8: 24.39        Core9: 98.98        
Core10: 21.70        Core11: 199.02        
Core12: 23.40        Core13: 196.82        
Core14: 19.47        Core15: 193.51        
Core16: 9.58        Core17: 140.85        
Core18: 11.99        Core19: 142.22        
Core20: 18.37        Core21: 141.38        
Core22: 17.62        Core23: 146.61        
Core24: 21.95        Core25: 145.79        
Core26: 17.97        Core27: 196.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.32
Socket1: 168.45
DDR read Latency(ns)
Socket0: 74095.99
Socket1: 232.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.99        Core1: 173.35        
Core2: 22.91        Core3: 168.66        
Core4: 20.54        Core5: 174.44        
Core6: 22.17        Core7: 145.00        
Core8: 26.87        Core9: 101.15        
Core10: 22.85        Core11: 200.55        
Core12: 23.83        Core13: 200.21        
Core14: 25.31        Core15: 197.33        
Core16: 13.73        Core17: 142.63        
Core18: 10.59        Core19: 144.11        
Core20: 17.73        Core21: 141.52        
Core22: 18.70        Core23: 144.74        
Core24: 21.24        Core25: 148.12        
Core26: 20.86        Core27: 199.15        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 169.96
DDR read Latency(ns)
Socket0: 83000.72
Socket1: 233.17
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every 
-1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 3586
Program exited with status 0
----------------------------------------------------------------------------------------------
Cleaning upTime elapsed: 6008 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14456195402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14456204806; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7228106820; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7228106820; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7228192444; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7228192444; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6023508581; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4044159; Consumed Joules: 246.84; Watts: 41.08; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 688696; Consumed DRAM Joules: 10.54; DRAM Watts: 1.75
S1P0; QPIClocks: 14456284630; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14456287818; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7228230212; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7228230212; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7228149766; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7228149766; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6011587679; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7377583; Consumed Joules: 450.29; Watts: 74.95; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1732316; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------

 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: f3e
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.45   0.01    0.60      95 K    755 K    0.87    0.14    0.00    0.02     3752        1        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.26    0.06    0.07     2464     4050        2     55
   2    0     0.01   0.50   0.02    0.60     226 K   2110 K    0.89    0.07    0.00    0.03      224        3        6     69
   3    1     0.09   0.07   1.20    1.20      27 M     34 M    0.19    0.29    0.03    0.04     1568     3921        3     55
   4    0     0.00   0.59   0.00    0.60      30 K    353 K    0.91    0.18    0.00    0.01     1736        1        1     70
   5    1     0.04   0.04   1.20    1.20      30 M     36 M    0.16    0.24    0.07    0.08     2408     4209        1     55
   6    0     0.00   0.72   0.00    0.60      12 K    138 K    0.91    0.18    0.00    0.01     1624        1        1     70
   7    1     0.05   0.04   1.15    1.20      24 M     30 M    0.20    0.26    0.05    0.06     3304     4883        1     54
   8    0     0.00   0.52   0.00    0.60      11 K    124 K    0.90    0.23    0.00    0.01      224        0        0     69
   9    1     0.03   0.36   0.09    0.61     905 K   1642 K    0.45    0.22    0.00    0.00       56      153        1     56
  10    0     0.00   0.36   0.00    0.60    8066      125 K    0.94    0.20    0.00    0.01      448        0        0     68
  11    1     0.03   0.03   1.20    1.20      34 M     39 M    0.14    0.22    0.11    0.13     2128     3110       20     54
  12    0     0.00   0.40   0.00    0.60    8131      124 K    0.93    0.22    0.00    0.01      672        1        0     70
  13    1     0.04   0.03   1.20    1.20      33 M     38 M    0.14    0.22    0.09    0.11     1512     2963        2     54
  14    0     0.00   0.44   0.00    0.60    8896      126 K    0.93    0.26    0.00    0.01      784        1        0     70
  15    1     0.04   0.03   1.20    1.20      32 M     37 M    0.15    0.24    0.08    0.10     1680     2663       20     54
  16    0     0.08   1.79   0.05    1.07      42 K    875 K    0.95    0.60    0.00    0.00     8960        8        3     70
  17    1     0.06   0.05   1.16    1.20      25 M     31 M    0.20    0.26    0.04    0.05     3472     4898       59     54
  18    0     0.00   0.77   0.01    0.60      29 K    269 K    0.89    0.35    0.00    0.01     4144        5        1     70
  19    1     0.04   0.03   1.09    1.20      23 M     30 M    0.21    0.23    0.06    0.08     3416     4867        1     55
  20    0     0.00   0.66   0.00    0.60      14 K    191 K    0.93    0.33    0.00    0.01      728        1        0     70
  21    1     0.05   0.05   1.17    1.20      25 M     31 M    0.21    0.27    0.05    0.06     3136     4432        3     54
  22    0     0.03   1.57   0.02    0.90      40 K    479 K    0.92    0.52    0.00    0.00     6104        7        1     71
  23    1     0.06   0.05   1.16    1.20      25 M     31 M    0.21    0.26    0.04    0.06     2912     5268       69     55
  24    0     0.00   0.76   0.00    0.60      21 K    245 K    0.91    0.36    0.00    0.01      672        1        0     71
  25    1     0.04   0.04   1.08    1.20      24 M     30 M    0.19    0.25    0.06    0.07     3528     4914        1     54
  26    0     0.00   0.54   0.01    0.60      88 K    912 K    0.90    0.12    0.00    0.02     1624        2        1     70
  27    1     0.03   0.02   1.20    1.20      34 M     39 M    0.13    0.22    0.12    0.14     1680     3151        1     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.14   0.01    0.75     639 K   6833 K    0.91    0.30    0.00    0.00    31696       32       14     62
 SKT    1     0.05   0.04   1.09    1.19     371 M    450 M    0.18    0.25    0.06    0.07    33264    53482      184     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.19     372 M    457 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 7987 M ; Active cycles:  156 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.37 %

 C1 core residency: 7.79 %; C3 core residency: 0.24 %; C6 core residency: 45.60 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.28 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.70 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5037 M   5044 M   |    5%     5%   
 SKT    1     4994 M   4993 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.18     0.08     208.81       8.83         197.71
 SKT   1    49.54    32.64     383.01      22.45         403.00
---------------------------------------------------------------------------------------------------------------
       *    49.72    32.72     591.82      31.28         403.29
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1142
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9749.88 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6441.85 --|
|-- Mem Ch  2: Reads (MB/s):    40.97 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    16.67 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    40.97 --||-- NODE 1 Mem Read (MB/s) :  9749.88 --|
|-- NODE 0 Mem Write(MB/s) :    16.67 --||-- NODE 1 Mem Write(MB/s) :  6441.85 --|
|-- NODE 0 P. Write (T/s):      31129 --||-- NODE 1 P. Write (T/s):     161737 --|
|-- NODE 0 Memory (MB/s):       57.65 --||-- NODE 1 Memory (MB/s):    16191.74 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9790.86                --|
            |--                System Write Throughput(MB/s):       6458.53                --|
            |--               System Memory Throughput(MB/s):      16249.39                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1277
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    9576         420    5917 K  2370 K    300       0     732  
 1      58 M        11 K    18 M   137 M     55 M    12     635 K
-----------------------------------------------------------------------
 *      58 M        11 K    24 M   139 M     55 M    12     636 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.95        Core1: 165.29        
Core2: 21.58        Core3: 167.16        
Core4: 22.76        Core5: 162.60        
Core6: 22.32        Core7: 148.39        
Core8: 21.87        Core9: 75.90        
Core10: 21.97        Core11: 181.43        
Core12: 19.10        Core13: 191.43        
Core14: 21.40        Core15: 183.91        
Core16: 22.57        Core17: 136.54        
Core18: 10.21        Core19: 122.71        
Core20: 18.94        Core21: 142.26        
Core22: 21.56        Core23: 120.20        
Core24: 24.85        Core25: 128.23        
Core26: 21.74        Core27: 185.04        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 158.51
DDR read Latency(ns)
Socket0: 62860.30
Socket1: 225.34


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.07        Core1: 168.96        
Core2: 19.62        Core3: 170.93        
Core4: 22.17        Core5: 165.57        
Core6: 20.71        Core7: 149.33        
Core8: 23.60        Core9: 79.21        
Core10: 20.65        Core11: 186.34        
Core12: 21.89        Core13: 193.64        
Core14: 22.56        Core15: 185.66        
Core16: 22.87        Core17: 136.87        
Core18: 12.67        Core19: 127.58        
Core20: 22.58        Core21: 146.88        
Core22: 11.03        Core23: 123.18        
Core24: 19.01        Core25: 132.04        
Core26: 18.20        Core27: 188.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.07
Socket1: 161.62
DDR read Latency(ns)
Socket0: 70089.11
Socket1: 233.07
irq_total: 139526.279446566
cpu_total: 44.94
cpu_0: 1.13
cpu_1: 100.00
cpu_2: 0.93
cpu_3: 100.00
cpu_4: 1.33
cpu_5: 100.00
cpu_6: 0.47
cpu_7: 78.38
cpu_8: 0.33
cpu_9: 8.85
cpu_10: 0.27
cpu_11: 100.00
cpu_12: 0.33
cpu_13: 100.00
cpu_14: 0.73
cpu_15: 100.00
cpu_16: 3.59
cpu_17: 88.29
cpu_18: 1.46
cpu_19: 90.75
cpu_20: 1.00
cpu_21: 82.44
cpu_22: 0.86
cpu_23: 96.47
cpu_24: 0.40
cpu_25: 99.87
cpu_26: 0.40
cpu_27: 100.00
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 439501
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 439501
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 463661
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 463661
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 463655
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 463655
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 472696
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 472696
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3498896460
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3498896460
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3766947656
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3766947656
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3475911152
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3475911152
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3770942656
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3770942656


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.20        Core1: 168.81        
Core2: 25.78        Core3: 168.17        
Core4: 22.12        Core5: 164.50        
Core6: 22.10        Core7: 148.24        
Core8: 16.04        Core9: 76.80        
Core10: 20.52        Core11: 183.61        
Core12: 19.97        Core13: 193.53        
Core14: 19.21        Core15: 184.01        
Core16: 10.60        Core17: 135.04        
Core18: 21.05        Core19: 126.66        
Core20: 21.93        Core21: 144.82        
Core22: 12.42        Core23: 125.29        
Core24: 17.97        Core25: 131.50        
Core26: 19.35        Core27: 187.78        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.78
Socket1: 160.69
DDR read Latency(ns)
Socket0: 65251.85
Socket1: 231.90


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.10        Core1: 165.61        
Core2: 23.69        Core3: 165.49        
Core4: 21.88        Core5: 160.62        
Core6: 21.63        Core7: 147.14        
Core8: 22.36        Core9: 74.66        
Core10: 21.22        Core11: 181.28        
Core12: 19.98        Core13: 190.90        
Core14: 21.20        Core15: 183.15        
Core16: 12.14        Core17: 135.16        
Core18: 20.95        Core19: 125.01        
Core20: 8.97        Core21: 142.17        
Core22: 18.76        Core23: 121.02        
Core24: 16.97        Core25: 127.97        
Core26: 18.39        Core27: 186.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.37
Socket1: 158.37
DDR read Latency(ns)
Socket0: 71834.55
Socket1: 232.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 164.90        
Core2: 23.12        Core3: 167.02        
Core4: 22.00        Core5: 162.73        
Core6: 20.86        Core7: 148.24        
Core8: 24.84        Core9: 75.87        
Core10: 20.89        Core11: 183.93        
Core12: 19.87        Core13: 191.55        
Core14: 22.63        Core15: 185.20        
Core16: 19.16        Core17: 136.01        
Core18: 10.69        Core19: 124.55        
Core20: 12.31        Core21: 144.50        
Core22: 17.44        Core23: 121.96        
Core24: 18.57        Core25: 129.68        
Core26: 18.55        Core27: 185.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.82
Socket1: 159.38
DDR read Latency(ns)
Socket0: 70524.20
Socket1: 230.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 165.36        
Core2: 25.57        Core3: 168.37        
Core4: 21.80        Core5: 160.85        
Core6: 21.69        Core7: 146.36        
Core8: 25.21        Core9: 73.88        
Core10: 22.48        Core11: 183.37        
Core12: 22.25        Core13: 191.85        
Core14: 27.75        Core15: 184.47        
Core16: 28.49        Core17: 132.00        
Core18: 12.86        Core19: 122.77        
Core20: 22.05        Core21: 143.67        
Core22: 21.75        Core23: 119.89        
Core24: 21.17        Core25: 128.63        
Core26: 22.30        Core27: 186.64        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.84
Socket1: 158.46
DDR read Latency(ns)
Socket0: 71345.00
Socket1: 230.83
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0

Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 5400
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14439637518; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14439644378; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7219823770; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7219823770; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7219905527; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7219905527; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6016579989; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4033078; Consumed Joules: 246.16; Watts: 40.99; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684027; Consumed DRAM Joules: 10.47; DRAM Watts: 1.74
S1P0; QPIClocks: 14439633034; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14439634274; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7219906052; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7219906052; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7219821148; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7219821148; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008661462; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7338841; Consumed Joules: 447.93; Watts: 74.59; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1728856; Consumed DRAM Joules: 26.45; DRAM Watts: 4.40
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1651
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.41   0.01    0.60     105 K    761 K    0.86    0.14    0.00    0.02     4816       11        1     70
   1    1     0.05   0.04   1.20    1.20      31 M     38 M    0.17    0.25    0.06    0.08     3360     4312       46     55
   2    0     0.02   1.35   0.01    0.67      85 K    562 K    0.85    0.25    0.00    0.00     1904        3        1     70
   3    1     0.04   0.03   1.20    1.20      33 M     39 M    0.16    0.24    0.08    0.10     2016     4193        1     54
   4    0     0.00   0.70   0.00    0.60      28 K    229 K    0.88    0.28    0.00    0.01      336        0        0     70
   5    1     0.07   0.06   1.20    1.20      30 M     36 M    0.18    0.28    0.04    0.05     2408     3697       14     55
   6    0     0.00   0.66   0.00    0.60      22 K    191 K    0.88    0.21    0.00    0.01     1568        4        1     70
   7    1     0.03   0.03   0.95    1.20      22 M     28 M    0.20    0.22    0.07    0.09     2520     4102        1     55
   8    0     0.00   0.40   0.00    0.60      14 K    144 K    0.90    0.12    0.00    0.02      112        0        0     69
   9    1     0.03   0.35   0.08    0.60     752 K   1498 K    0.50    0.26    0.00    0.01      224      116        1     56
  10    0     0.00   0.33   0.00    0.60      10 K    146 K    0.93    0.20    0.00    0.01      448        0        1     68
  11    1     0.05   0.04   1.20    1.20      34 M     40 M    0.15    0.24    0.07    0.08     1792     2988       12     54
  12    0     0.00   0.44   0.00    0.60      11 K    138 K    0.92    0.24    0.00    0.01      168        0        0     70
  13    1     0.03   0.02   1.20    1.20      37 M     42 M    0.13    0.20    0.14    0.17     1904     3158        1     54
  14    0     0.01   0.49   0.01    0.60     162 K   1483 K    0.89    0.11    0.00    0.03      448        2        2     70
  15    1     0.06   0.05   1.20    1.20      34 M     39 M    0.14    0.25    0.06    0.07     1400     2821        1     54
  16    0     0.03   1.57   0.02    0.94      54 K    589 K    0.91    0.45    0.00    0.00     5936        9        1     70
  17    1     0.06   0.05   1.06    1.20      24 M     30 M    0.20    0.28    0.04    0.05     3472     4068       40     54
  18    0     0.03   1.41   0.02    0.84      94 K   1067 K    0.91    0.32    0.00    0.00     7560       12        3     70
  19    1     0.04   0.04   1.09    1.20      23 M     31 M    0.23    0.26    0.05    0.07     2576     4356        1     56
  20    0     0.00   0.58   0.00    0.60      27 K    270 K    0.90    0.20    0.00    0.01     1568        4        1     71
  21    1     0.03   0.04   0.99    1.20      23 M     29 M    0.20    0.23    0.07    0.08     2128     3707        1     55
  22    0     0.05   1.56   0.03    1.04      41 K    667 K    0.94    0.56    0.00    0.00     5096        5        2     70
  23    1     0.06   0.05   1.16    1.20      25 M     32 M    0.23    0.29    0.04    0.06     3920     4564        1     55
  24    0     0.00   0.73   0.00    0.60      22 K    223 K    0.90    0.33    0.00    0.01      504        1        0     71
  25    1     0.10   0.08   1.20    1.20      27 M     35 M    0.24    0.33    0.03    0.04     2912     4530        2     54
  26    0     0.00   0.72   0.00    0.60      22 K    234 K    0.90    0.32    0.00    0.01      616        0        1     70
  27    1     0.04   0.03   1.20    1.20      35 M     41 M    0.14    0.24    0.09    0.11     1792     3030        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.13   0.01    0.75     702 K   6711 K    0.90    0.30    0.00    0.00    31080       51       14     62
 SKT    1     0.05   0.05   1.07    1.19     383 M    468 M    0.18    0.25    0.06    0.07    32424    49642      124     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.54    1.19     384 M    474 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8386 M ; Active cycles:  152 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 45.23 %

 C1 core residency: 7.31 %; C3 core residency: 0.57 %; C6 core residency: 46.89 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.74 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5048 M   5046 M   |    5%     5%   
 SKT    1     4992 M   4995 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   20 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.09     208.03       8.81         194.09
 SKT   1    49.46    32.71     380.80      22.41         396.58
---------------------------------------------------------------------------------------------------------------
       *    49.67    32.80     588.83      31.23         396.95
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 182b
Program exited with status 0
|---------------------------------------||---------------------------------------|
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9762.46 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6448.38 --|
|-- Mem Ch  2: Reads (MB/s):    39.78 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    19.22 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    39.78 --||-- NODE 1 Mem Read (MB/s) :  9762.46 --|
|-- NODE 0 Mem Write(MB/s) :    19.22 --||-- NODE 1 Mem Write(MB/s) :  6448.38 --|
|-- NODE 0 P. Write (T/s):      31160 --||-- NODE 1 P. Write (T/s):     160604 --|
|-- NODE 0 Memory (MB/s):       59.01 --||-- NODE 1 Memory (MB/s):    16210.84 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9802.24                --|
            |--                System Write Throughput(MB/s):       6467.61                --|
            |--               System Memory Throughput(MB/s):      16269.85                --|
            |---------------------------------------||---------------------------------------|
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1960
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8316          36    4661 K    11 M    312       0     624  
 1      57 M      8436      19 M   132 M     52 M    12     624 K
-----------------------------------------------------------------------
 *      57 M      8472      23 M   143 M     52 M    12     624 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
 This utility measures Latency information


Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.44        Core1: 172.38        
Core2: 20.19        Core3: 168.14        
Core4: 22.49        Core5: 174.00        
Core6: 20.20        Core7: 137.60        
Core8: 23.94        Core9: 69.42        
Core10: 23.06        Core11: 194.99        
Core12: 22.14        Core13: 187.53        
Core14: 21.55        Core15: 192.67        
Core16: 22.62        Core17: 138.40        
Core18: 23.02        Core19: 146.08        
Core20: 11.30        Core21: 139.34        
Core22: 18.99        Core23: 136.83        
Core24: 21.77        Core25: 134.41        
Core26: 19.81        Core27: 195.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.42
Socket1: 164.86
DDR read Latency(ns)
Socket0: 70271.56
Socket1: 229.79


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.80        Core1: 171.34        
Core2: 21.13        Core3: 166.36        
Core4: 19.28        Core5: 174.03        
Core6: 19.98        Core7: 138.96        
Core8: 22.87        Core9: 69.47        
Core10: 20.32        Core11: 195.22        
Core12: 22.20        Core13: 189.90        
Core14: 22.17        Core15: 193.13        
Core16: 10.51        Core17: 139.60        
Core18: 19.50        Core19: 146.31        
Core20: 12.63        Core21: 138.87        
Core22: 20.76        Core23: 140.22        
Core24: 21.41        Core25: 136.17        
Core26: 21.10        Core27: 195.38        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.90
Socket1: 165.52
DDR read Latency(ns)
Socket0: 73788.94
Socket1: 232.49
irq_total: 144854.198105168
cpu_total: 45.93
cpu_0: 1.46
cpu_1: 100.00
cpu_2: 0.60
cpu_3: 100.00
cpu_4: 0.47
cpu_5: 100.00
cpu_6: 0.33
cpu_7: 97.80
cpu_8: 0.13
cpu_9: 4.52
cpu_10: 0.40
cpu_11: 100.00
cpu_12: 0.27
cpu_13: 100.00
cpu_14: 0.53
cpu_15: 100.00
cpu_16: 2.79
cpu_17: 98.54
cpu_18: 1.00
cpu_19: 85.10
cpu_20: 1.86
cpu_21: 91.95
cpu_22: 1.86
cpu_23: 96.61
cpu_24: 0.93
cpu_25: 98.27
cpu_26: 0.53
cpu_27: 100.00
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3653356231
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3653356231
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3350071575
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3350071575
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 440083
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 440083
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 440074
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 440074
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3372138644
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3372138644
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3657050489
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3657050489
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 426234
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 426234
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 455772
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 455772


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.79        Core1: 170.43        
Core2: 20.67        Core3: 167.03        
Core4: 16.82        Core5: 173.48        
Core6: 20.07        Core7: 138.52        
Core8: 23.49        Core9: 68.71        
Core10: 16.19        Core11: 194.72        
Core12: 18.53        Core13: 185.23        
Core14: 19.19        Core15: 191.86        
Core16: 13.12        Core17: 137.93        
Core18: 19.39        Core19: 148.11        
Core20: 18.15        Core21: 140.81        
Core22: 21.23        Core23: 141.11        
Core24: 10.50        Core25: 136.19        
Core26: 20.73        Core27: 194.51        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.66
Socket1: 164.94
DDR read Latency(ns)
Socket0: 67989.11
Socket1: 231.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.90        Core1: 171.55        
Core2: 21.38        Core3: 172.02        
Core4: 12.79        Core5: 174.88        
Core6: 16.73        Core7: 138.41        
Core8: 18.58        Core9: 68.19        
Core10: 18.59        Core11: 196.29        
Core12: 23.67        Core13: 189.59        
Core14: 20.84        Core15: 194.81        
Core16: 18.76        Core17: 142.33        
Core18: 20.80        Core19: 147.30        
Core20: 9.22        Core21: 135.73        
Core22: 19.72        Core23: 139.74        
Core24: 18.34        Core25: 135.73        
Core26: 17.95        Core27: 196.14        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.22
Socket1: 166.15
DDR read Latency(ns)
Socket0: 74542.80
Socket1: 231.75


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.66        Core1: 171.87        
Core2: 20.87        Core3: 169.16        
Core4: 21.99        Core5: 172.28        
Core6: 18.91        Core7: 141.43        
Core8: 23.53        Core9: 68.01        
Core10: 23.19        Core11: 195.61        
Core12: 22.42        Core13: 189.84        
Core14: 23.63        Core15: 191.17        
Core16: 24.56        Core17: 137.43        
Core18: 23.31        Core19: 146.97        
Core20: 13.28        Core21: 136.01        
Core22: 20.92        Core23: 139.23        
Core24: 19.98        Core25: 138.97        
Core26: 19.21        Core27: 195.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.60
Socket1: 165.49
DDR read Latency(ns)
Socket0: 74996.65
Socket1: 233.17


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.17        Core1: 170.13        
Core2: 21.43        Core3: 168.42        
Core4: 19.14        Core5: 173.89        
Core6: 25.00        Core7: 139.54        
Core8: 25.70        Core9: 71.21        
Core10: 22.12        Core11: 193.87        
Core12: 20.20        Core13: 187.59        
Core14: 21.76        Core15: 190.40        
Core16: 23.53        Core17: 137.34        
Core18: 9.86        Core19: 149.58        
Core20: 21.69        Core21: 140.26        
Core22: 20.78        Core23: 139.75        
Core24: 23.25        Core25: 138.61        
Core26: 21.92        Core27: 195.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.72
Socket1: 165.41
DDR read Latency(ns)
Socket0: 71386.65
Socket1: 231.07
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.


MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 

Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 7114
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6005 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14449467838; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14449479218; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7224745160; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7224745160; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7224835266; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7224835266; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6020672114; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4042539; Consumed Joules: 246.74; Watts: 41.09; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 685366; Consumed DRAM Joules: 10.49; DRAM Watts: 1.75
S1P0; QPIClocks: 14449460310; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14449466402; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7224838234; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7224838234; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7224750658; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7224750658; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6008031085; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7382070; Consumed Joules: 450.57; Watts: 75.03; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1731835; Consumed DRAM Joules: 26.50; DRAM Watts: 4.41
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1d07
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.44   0.01    0.60     118 K    845 K    0.86    0.09    0.00    0.02     2688        3        2     70
   1    1     0.06   0.05   1.20    1.20      30 M     37 M    0.18    0.26    0.05    0.07     2912     3811       41     55
   2    0     0.00   0.64   0.01    0.60      49 K    492 K    0.90    0.18    0.00    0.01      448        1        1     69
   3    1     0.05   0.04   1.20    1.20      30 M     36 M    0.17    0.27    0.06    0.07     3080     3601        5     55
   4    0     0.03   1.63   0.02    0.92      32 K    462 K    0.93    0.52    0.00    0.00     4536        7        1     70
   5    1     0.04   0.03   1.20    1.20      31 M     38 M    0.16    0.23    0.09    0.11     2016     3849       14     55
   6    0     0.00   0.77   0.00    0.60      34 K    242 K    0.86    0.26    0.00    0.01     1904       11        1     70
   7    1     0.06   0.05   1.17    1.20      25 M     32 M    0.21    0.28    0.04    0.05     3192     4094       37     54
   8    0     0.00   0.62   0.00    0.60      12 K    134 K    0.91    0.23    0.00    0.01      168        0        1     69
   9    1     0.02   0.26   0.06    0.62     418 K   1249 K    0.66    0.09    0.00    0.01       56      103        0     56
  10    0     0.00   0.53   0.00    0.60      14 K    194 K    0.92    0.26    0.00    0.01      448        2        0     69
  11    1     0.04   0.04   1.20    1.20      33 M     39 M    0.14    0.22    0.08    0.09     1848     2992        2     54
  12    0     0.00   0.44   0.00    0.60      10 K    150 K    0.93    0.23    0.00    0.01      336        3        0     70
  13    1     0.05   0.04   1.20    1.20      32 M     38 M    0.15    0.26    0.06    0.07     1792     2617        9     54
  14    0     0.00   0.44   0.00    0.60    9049      140 K    0.94    0.26    0.00    0.01      560        0        0     70
  15    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.24    0.09    0.10     1568     2775        3     54
  16    0     0.05   1.64   0.03    1.05      35 K    606 K    0.94    0.58    0.00    0.00     7504       10        1     70
  17    1     0.08   0.07   1.19    1.20      25 M     32 M    0.22    0.29    0.03    0.04     3136     4067       53     54
  18    0     0.03   1.63   0.02    0.91      35 K    456 K    0.92    0.53    0.00    0.00     5936        7        2     70
  19    1     0.04   0.04   1.02    1.20      23 M     29 M    0.20    0.23    0.06    0.08     2072     4056        1     55
  20    0     0.03   1.59   0.02    0.95      32 K    471 K    0.93    0.52    0.00    0.00     5768        6        1     70
  21    1     0.04   0.04   1.10    1.20      24 M     31 M    0.22    0.24    0.06    0.08     2128     3692       18     55
  22    0     0.01   0.67   0.01    0.60      92 K    953 K    0.90    0.15    0.00    0.02      504        0        3     71
  23    1     0.06   0.06   1.16    1.20      25 M     32 M    0.22    0.27    0.04    0.05     3864     4421       79     55
  24    0     0.01   0.59   0.01    0.60     130 K   1172 K    0.89    0.11    0.00    0.02     1232        3        2     71
  25    1     0.06   0.05   1.18    1.20      25 M     31 M    0.20    0.29    0.04    0.05     3192     4363        0     54
  26    0     0.01   0.56   0.01    0.60     133 K   1426 K    0.91    0.10    0.00    0.02      784        1        4     70
  27    1     0.03   0.02   1.20    1.20      35 M     40 M    0.13    0.21    0.13    0.14     1848     3739        9     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.18   0.01    0.77     741 K   7748 K    0.90    0.30    0.00    0.00    32816       54       19     62
 SKT    1     0.05   0.04   1.09    1.20     378 M    460 M    0.18    0.25    0.06    0.07    32704    48180      271     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.19     378 M    468 M    0.19    0.25    0.04    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8453 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.29 %

 C1 core residency: 6.38 %; C3 core residency: 0.66 %; C6 core residency: 46.66 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.36 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     5004 M   5003 M   |    5%     5%   
 SKT    1     4951 M   4951 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.10     206.01       8.74         207.67
 SKT   1    49.01    32.31     378.81      22.13         401.08
---------------------------------------------------------------------------------------------------------------
       *    49.22    32.41     584.82      30.87         400.99
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
<Results/membwl/dimm1/tcp_bi_s1_nL_p1/4.14.0-unsafe>
 in collect mem bw
perl: warning: Setting locale failed.
perl: warning: Please check that your locale settings:
	LANGUAGE = "en_US:en,",
	LC_ALL = (unset),
	LC_PAPER = "he_IL.UTF-8",
	LC_ADDRESS = "he_IL.UTF-8",
	LC_MONETARY = "he_IL.UTF-8",
	LC_NUMERIC = "C",
	LC_TELEPHONE = "he_IL.UTF-8",
	LC_IDENTIFICATION = "he_IL.UTF-8",
	LC_COLLATE = "C",
	LC_MEASUREMENT = "he_IL.UTF-8",
	LC_CTYPE = "en_US.UTF-8",
	LC_NAME = "he_IL.UTF-8",
	LANG = "en_US.UTF-8"
    are supported and installed on your system.
perl: warning: Falling back to a fallback locale ("en_US.UTF-8").

 Processor Counter Monitor: Memory Bandwidth Monitoring Utility  ($Format:%ci ID=%h$)

 This utility measures memory bandwidth per channel or per DIMM rank in real-time

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
keys on reference is experimental at DataCollector/collect_net_cpu.pl line 37.
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 1ee9
Program exited with status 0
|---------------------------------------||---------------------------------------|
Cleaning up
|--             Socket  0             --||--             Socket  1             --|
|---------------------------------------||---------------------------------------|
|--     Memory Channel Monitoring     --||--     Memory Channel Monitoring     --|
|---------------------------------------||---------------------------------------|
|-- Mem Ch  0: Reads (MB/s):    -1.00 --||-- Mem Ch  0: Reads (MB/s):  9758.21 --|
|--            Writes(MB/s):    -1.00 --||--            Writes(MB/s):  6458.64 --|
|-- Mem Ch  2: Reads (MB/s):    40.19 --||-- Mem Ch  2: Reads (MB/s):    -1.00 --|
|--            Writes(MB/s):    20.51 --||--            Writes(MB/s):    -1.00 --|
|-- NODE 0 Mem Read (MB/s) :    40.19 --||-- NODE 1 Mem Read (MB/s) :  9758.21 --|
|-- NODE 0 Mem Write(MB/s) :    20.51 --||-- NODE 1 Mem Write(MB/s) :  6458.64 --|
|-- NODE 0 P. Write (T/s):      31178 --||-- NODE 1 P. Write (T/s):     163262 --|
|-- NODE 0 Memory (MB/s):       60.70 --||-- NODE 1 Memory (MB/s):    16216.85 --|
|---------------------------------------||---------------------------------------|
            |---------------------------------------||---------------------------------------|
            |--                 System Read Throughput(MB/s):       9798.40                --|
            |--                System Write Throughput(MB/s):       6479.15                --|
            |--               System Memory Throughput(MB/s):      16277.55                --|
            |---------------------------------------||---------------------------------------|
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect mem bw
 in collect pcm

 Processor Counter Monitor: PCIe Bandwidth Monitoring Utility 
 This utility measures PCIe bandwidth in real-time

 PCIe event definitions (each event counts as a transfer): 
   PCIe read events (PCI devices reading from memory - application writes to disk/network/PCIe device):
     PCIePRd   - PCIe UC read transfer (partial cache line)
     PCIeRdCur* - PCIe read current transfer (full cache line)
         On Haswell Server PCIeRdCur counts both full/partial cache lines
     RFO*      - Demand Data RFO
     CRd*      - Demand Code Read
     DRd       - Demand Data Read
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
   PCIe write events (PCI devices writing to memory - application reads from disk/network/PCIe device):
     PCIeWiLF  - PCIe Write transfer (non-allocating) (full cache line)
     PCIeItoM  - PCIe Write transfer (allocating) (full cache line)
     PCIeNSWr  - PCIe Non-snoop write transfer (partial cache line)
     PCIeNSWrF - PCIe Non-snoop write transfer (full cache line)
     ItoM      - PCIe write full cache line
     RFO       - PCIe parial Write
   CPU MMIO events (CPU reading/writing to PCIe devices):
     PRd       - MMIO Read [Haswell Server only] (Partial Cache Line)
     WiL       - MMIO Write (Full/Partial)

 * - NOTE: Depending on the configuration of your BIOS, this tool may report '0' if the message
           has not been selected.

IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e
Update every 1.0 seconds
delay_ms: 54

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 201f
Program exited with status 0
Skt | PCIeRdCur |  RFO  |  CRd  |  DRd  |  ItoM  |  PRd  |  WiL
 0    8196          36    2908 K  1687 K    300       0     888  
 1      56 M        12 K    17 M   137 M     54 M    12     686 K
-----------------------------------------------------------------------
 *      56 M        12 K    20 M   139 M     54 M    12     687 K

Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.

 Processor Counter Monitor  ($Format:%ci ID=%h$)
 Zeroed PMU registers
Trying to use Linux perf events...

 This utility measures Latency information

Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.40        Core1: 170.76        
Core2: 22.62        Core3: 169.28        
Core4: 20.38        Core5: 171.59        
Core6: 21.63        Core7: 133.77        
Core8: 23.16        Core9: 87.62        
Core10: 20.92        Core11: 197.50        
Core12: 22.02        Core13: 190.82        
Core14: 21.95        Core15: 195.27        
Core16: 22.26        Core17: 137.54        
Core18: 10.05        Core19: 139.07        
Core20: 13.98        Core21: 146.00        
Core22: 19.93        Core23: 142.48        
Core24: 18.06        Core25: 138.37        
Core26: 17.98        Core27: 188.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.47
Socket1: 165.14
DDR read Latency(ns)
Socket0: 66613.51
Socket1: 229.94


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.29        Core1: 169.93        
Core2: 22.60        Core3: 170.03        
Core4: 21.62        Core5: 172.11        
Core6: 19.76        Core7: 133.67        
Core8: 24.92        Core9: 84.06        
Core10: 20.96        Core11: 197.36        
Core12: 22.13        Core13: 191.99        
Core14: 21.68        Core15: 195.82        
Core16: 19.23        Core17: 131.65        
Core18: 13.00        Core19: 133.30        
Core20: 10.12        Core21: 145.97        
Core22: 19.47        Core23: 142.84        
Core24: 17.64        Core25: 136.34        
Core26: 18.55        Core27: 189.17        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 164.18
DDR read Latency(ns)
Socket0: 68701.88
Socket1: 231.78
irq_total: 140447.266716381
cpu_total: 45.84
cpu_0: 1.00
cpu_1: 100.00
cpu_2: 0.73
cpu_3: 100.00
cpu_4: 0.40
cpu_5: 100.00
cpu_6: 0.33
cpu_7: 100.00
cpu_8: 0.20
cpu_9: 11.91
cpu_10: 1.33
cpu_11: 100.00
cpu_12: 0.53
cpu_13: 100.00
cpu_14: 0.33
cpu_15: 100.00
cpu_16: 0.73
cpu_17: 91.35
cpu_18: 1.06
cpu_19: 97.34
cpu_20: 2.99
cpu_21: 91.42
cpu_22: 0.93
cpu_23: 86.23
cpu_24: 1.53
cpu_25: 92.22
cpu_26: 1.00
cpu_27: 100.00
enp130s0f0_rx_packets_phy: 0
enp130s0f1_rx_packets_phy: 444248
enp4s0f0_rx_packets_phy: 0
enp4s0f1_rx_packets_phy: 0
Total_rx_packets_phy: 444248
enp130s0f0_tx_bytes: 0
enp130s0f1_tx_bytes: 3709315854
enp4s0f0_tx_bytes: 0
enp4s0f1_tx_bytes: 0
Total_tx_bytes: 3709315854
enp130s0f0_tx_packets: 0
enp130s0f1_tx_packets: 432972
enp4s0f0_tx_packets: 0
enp4s0f1_tx_packets: 0
Total_tx_packets: 432972
enp130s0f0_tx_packets_phy: 0
enp130s0f1_tx_packets_phy: 463564
enp4s0f0_tx_packets_phy: 0
enp4s0f1_tx_packets_phy: 0
Total_tx_packets_phy: 463564
enp130s0f0_rx_packets: 0
enp130s0f1_rx_packets: 444227
enp4s0f0_rx_packets: 0
enp4s0f1_rx_packets: 0
Total_rx_packets: 444227
enp130s0f0_tx_bytes_phy: 0
enp130s0f1_tx_bytes_phy: 3713015780
enp4s0f0_tx_bytes_phy: 0
enp4s0f1_tx_bytes_phy: 0
Total_tx_bytes_phy: 3713015780
enp130s0f0_rx_bytes_phy: 0
enp130s0f1_rx_bytes_phy: 3419136267
enp4s0f0_rx_bytes_phy: 0
enp4s0f1_rx_bytes_phy: 0
Total_rx_bytes_phy: 3419136267
enp130s0f0_rx_bytes: 0
enp130s0f1_rx_bytes: 3397375368
enp4s0f0_rx_bytes: 0
enp4s0f1_rx_bytes: 0
Total_rx_bytes: 3397375368


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.74        Core1: 168.71        
Core2: 22.23        Core3: 167.61        
Core4: 18.23        Core5: 167.93        
Core6: 19.36        Core7: 133.24        
Core8: 24.38        Core9: 85.17        
Core10: 20.88        Core11: 195.12        
Core12: 22.02        Core13: 187.39        
Core14: 21.36        Core15: 193.41        
Core16: 18.32        Core17: 135.18        
Core18: 16.57        Core19: 133.96        
Core20: 13.57        Core21: 142.56        
Core22: 11.08        Core23: 140.10        
Core24: 17.73        Core25: 134.06        
Core26: 19.70        Core27: 187.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.43
Socket1: 162.39
DDR read Latency(ns)
Socket0: 66326.60
Socket1: 234.50


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.98        Core1: 167.83        
Core2: 22.44        Core3: 166.02        
Core4: 25.36        Core5: 169.12        
Core6: 20.94        Core7: 134.50        
Core8: 25.34        Core9: 90.44        
Core10: 20.88        Core11: 194.08        
Core12: 22.15        Core13: 188.46        
Core14: 22.76        Core15: 192.86        
Core16: 24.56        Core17: 128.89        
Core18: 25.01        Core19: 133.51        
Core20: 25.85        Core21: 145.17        
Core22: 12.42        Core23: 140.58        
Core24: 17.80        Core25: 135.07        
Core26: 19.45        Core27: 187.89        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.79
Socket1: 162.23
DDR read Latency(ns)
Socket0: 74562.30
Socket1: 234.46


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.49        Core1: 166.09        
Core2: 21.81        Core3: 167.10        
Core4: 17.85        Core5: 168.88        
Core6: 24.09        Core7: 131.53        
Core8: 24.22        Core9: 94.46        
Core10: 20.76        Core11: 194.95        
Core12: 21.38        Core13: 188.11        
Core14: 22.83        Core15: 193.00        
Core16: 21.13        Core17: 132.16        
Core18: 20.53        Core19: 131.75        
Core20: 20.29        Core21: 144.84        
Core22: 11.18        Core23: 141.61        
Core24: 20.43        Core25: 134.89        
Core26: 19.56        Core27: 186.29        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.69
Socket1: 162.08
DDR read Latency(ns)
Socket0: 69128.18
Socket1: 233.63
Cleaning up


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.20        Core1: 171.25        
Core2: 21.48        Core3: 172.90        
Core4: 23.02        Core5: 172.59        
Core6: 20.71        Core7: 134.42        
Core8: 23.51        Core9: 91.12        
Core10: 20.82        Core11: 199.12        
Core12: 21.27        Core13: 193.24        
Core14: 21.83        Core15: 197.14        
Core16: 23.72        Core17: 137.49        
Core18: 10.55        Core19: 138.24        
Core20: 23.87        Core21: 145.68        
Core22: 13.71        Core23: 142.89        
Core24: 19.60        Core25: 140.85        
Core26: 20.33        Core27: 187.58        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.23
Socket1: 166.13
DDR read Latency(ns)
Socket0: 67836.00
Socket1: 235.96
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 Power Monitoring Utility
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.



MC counter group: 0
PCU counter group: 0
Freq bands [0/1/2]: 1200 MHz; 2000 MHz; 4000 MHz; 
Update every -1.00 seconds

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 8838
Program exited with status 0
----------------------------------------------------------------------------------------------
Time elapsed: 6009 ms
Called sleep function for 1000 ms
S0P0; QPIClocks: 14446568466; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0P1; QPIClocks: 14446580690; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S0CH0; DRAMClocks: 7223295408; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH0; DRAMClocks: 7223295408; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH2; DRAMClocks: 7223440559; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH2; DRAMClocks: 7223440559; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S0CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S0; PCUClocks: 6019475607; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S0; Consumed energy units: 4038531; Consumed Joules: 246.49; Watts: 41.02; Thermal headroom below TjMax: 62
S0; Consumed DRAM energy units: 684965; Consumed DRAM Joules: 10.48; DRAM Watts: 1.74
S1P0; QPIClocks: 14446581314; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1P1; QPIClocks: 14446587926; L0p Tx Cycles: 0.00%; L1 Cycles: 0.00%
S1CH0; DRAMClocks: 7223390982; Rank0 CKE Off Residency: 0.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH0; DRAMClocks: 7223390982; Rank1 CKE Off Residency: 0.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH1; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH2; DRAMClocks: 7223307011; Rank0 CKE Off Residency: 100.00%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH2; DRAMClocks: 7223307011; Rank1 CKE Off Residency: 100.00%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank0 CKE Off Residency: -nan%; Rank0 CKE Off Average Cycles: -1; Rank0 Cycles per transition: -1
S1CH3; DRAMClocks: 0; Rank1 CKE Off Residency: -nan%; Rank1 CKE Off Average Cycles: -1; Rank1 Cycles per transition: -1
S1; PCUClocks: 6015595325; Freq band 0/1/2 cycles: 0.00%; 0.00%; 0.00%
S1; Consumed energy units: 7377919; Consumed Joules: 450.31; Watts: 74.94; Thermal headroom below TjMax: 50
S1; Consumed DRAM energy units: 1738354; Consumed DRAM Joules: 26.60; DRAM Watts: 4.43
----------------------------------------------------------------------------------------------
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs

 Processor Counter Monitor  ($Format:%ci ID=%h$)


IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
Number of physical cores: 28
Number of logical cores: 28
Number of online logical cores: 28
Threads (logical cores) per physical core: 1
Num sockets: 2
Physical cores per socket: 14
Core PMU (perfmon) version: 3
Number of core PMU generic (programmable) counters: 8
Width of generic (programmable) counters: 48 bits
Number of core PMU fixed counters: 3
Width of fixed counters: 48 bits
Nominal core frequency: 2000000000 Hz
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no
Package thermal spec power: 105 Watt; Package minimum power: 55 Watt; Package maximum power: 210 Watt; 
Socket 0: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Socket 1: 2 memory controllers detected with total number of 4 channels. 2 QPI ports detected. 0 M2M (mesh to memory) blocks detected.
Trying to use Linux perf events...
Successfully programmed on-core PMU using Linux perf
Socket 0
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)
Socket 1
Max QPI link 0 speed: 19.2 GBytes/second (9.6 GT/second)
Max QPI link 1 speed: 19.2 GBytes/second (9.6 GT/second)

Detected Intel(R) Xeon(R) CPU E5-2660 v4 @ 2.00GHz "Intel(r) microarchitecture codename Broadwell-EP/EX" stepping 1 microcode level 0xb00002e

Executing "sleep" command:
DEBUG: caught signal to interrupt (Child exited).
Program sleep launched with PID: 23bc
Program exited with status 0

 EXEC  : instructions per nominal CPU cycle
 IPC   : instructions per CPU cycle
 FREQ  : relation to nominal CPU frequency='unhalted clock ticks'/'invariant timer ticks' (includes Intel Turbo Boost)
 AFREQ : relation to nominal CPU frequency while in active state (not in power-saving C state)='unhalted clock ticks'/'invariant timer ticks while in C0-state'  (includes Intel Turbo Boost)
 L3MISS: L3 (read) cache misses 
 L2MISS: L2 (read) cache misses (including other core's L2 cache *hits*) 
 L3HIT : L3 (read) cache hit ratio (0.00-1.00)
 L2HIT : L2 cache hit ratio (0.00-1.00)
 L3MPI : number of L3 (read) cache misses per instruction
 L2MPI : number of L2 (read) cache misses per instruction
 READ  : bytes read from main memory controller (in GBytes)
 WRITE : bytes written to main memory controller (in GBytes)
LLCRDMISSLAT: average latency of last level cache miss for reads and prefetches (in ns)
 L3OCC : L3 occupancy (in KBytes)
 LMB   : L3 cache external bandwidth satisfied by local memory (in MBytes)
 RMB   : L3 cache external bandwidth satisfied by remote memory (in MBytes)
 TEMP  : Temperature reading in 1 degree Celsius relative to the TjMax temperature (thermal headroom): 0 corresponds to the max temperature
 energy: Energy in Joules


 Core (SKT) | EXEC | IPC  | FREQ  | AFREQ | L3MISS | L2MISS | L3HIT | L2HIT | L3MPI | L2MPI |   L3OCC |   LMB  |   RMB  | TEMP

   0    0     0.00   0.49   0.01    0.60     123 K    779 K    0.84    0.18    0.00    0.02     6160        8        1     70
   1    1     0.05   0.04   1.20    1.20      30 M     37 M    0.18    0.26    0.06    0.07     2352     3731       35     55
   2    0     0.00   0.65   0.01    0.60      55 K    456 K    0.88    0.22    0.00    0.01      504        1        0     70
   3    1     0.05   0.05   1.20    1.20      30 M     36 M    0.17    0.26    0.06    0.07     1512     3843        3     55
   4    0     0.00   0.71   0.00    0.60      20 K    220 K    0.91    0.30    0.00    0.01      392        0        1     70
   5    1     0.04   0.03   1.20    1.20      31 M     38 M    0.16    0.23    0.09    0.10     2016     4022        1     55
   6    0     0.00   0.80   0.00    0.60      20 K    187 K    0.89    0.26    0.00    0.01     1568        8        0     70
   7    1     0.09   0.08   1.20    1.20      26 M     33 M    0.21    0.27    0.03    0.04     3416     4207       54     54
   8    0     0.00   0.45   0.00    0.60      21 K    112 K    0.81    0.16    0.00    0.01      448        3        0     69
   9    1     0.04   0.37   0.11    0.61    1163 K   2121 K    0.45    0.24    0.00    0.01      560      151        2     56
  10    0     0.00   0.37   0.00    0.60      11 K    126 K    0.91    0.18    0.00    0.02      392        0        1     69
  11    1     0.03   0.02   1.20    1.20      36 M     41 M    0.13    0.19    0.13    0.15     1568     2786        1     54
  12    0     0.00   0.51   0.01    0.60     122 K   1201 K    0.90    0.11    0.00    0.02      448        2        4     70
  13    1     0.06   0.05   1.20    1.20      33 M     39 M    0.15    0.23    0.06    0.07     1344     2585        4     53
  14    0     0.00   0.50   0.01    0.60     129 K   1246 K    0.90    0.10    0.00    0.03      336        1        5     70
  15    1     0.02   0.02   1.20    1.20      35 M     41 M    0.13    0.21    0.14    0.16     1848     3341        1     54
  16    0     0.01   0.34   0.02    0.87      35 K    393 K    0.91    0.17    0.00    0.01      952        1        0     70
  17    1     0.05   0.04   1.10    1.20      24 M     31 M    0.21    0.26    0.05    0.07     2856     4114       58     54
  18    0     0.00   0.43   0.00    0.60      11 K    158 K    0.93    0.18    0.00    0.01     1120        5        0     71
  19    1     0.06   0.05   1.17    1.20      25 M     32 M    0.22    0.27    0.04    0.05     3864     4206        0     55
  20    0     0.06   1.77   0.03    1.04      47 K    630 K    0.93    0.59    0.00    0.00     7280       10        1     70
  21    1     0.06   0.06   1.10    1.20      24 M     30 M    0.21    0.27    0.04    0.05     1792     3495        0     55
  22    0     0.03   1.60   0.02    0.92      44 K    479 K    0.91    0.53    0.00    0.00     5376        5        1     71
  23    1     0.04   0.04   1.04    1.20      23 M     29 M    0.21    0.23    0.06    0.08     3416     4286        0     55
  24    0     0.00   0.69   0.00    0.60      24 K    226 K    0.89    0.33    0.00    0.01      448        1        0     71
  25    1     0.05   0.04   1.11    1.20      24 M     31 M    0.21    0.27    0.05    0.07     3864     4104        4     55
  26    0     0.03   1.58   0.02    0.89      39 K    494 K    0.92    0.52    0.00    0.00     6720        8        0     70
  27    1     0.04   0.03   1.20    1.20      33 M     39 M    0.14    0.25    0.08    0.09     2128     2850        2     56
---------------------------------------------------------------------------------------------------------------
 SKT    0     0.01   1.09   0.01    0.77     705 K   6715 K    0.89    0.31    0.00    0.00    32144       53       13     62
 SKT    1     0.05   0.04   1.09    1.19     382 M    464 M    0.18    0.24    0.06    0.07    32536    47721      164     50
---------------------------------------------------------------------------------------------------------------
 TOTAL  *     0.03   0.05   0.55    1.19     382 M    471 M    0.19    0.25    0.05    0.06     N/A     N/A     N/A      N/A

 Instructions retired: 8426 M ; Active cycles:  154 G ; Time (TSC):   10 Gticks ; C0 (active,non-halted) core residency: 46.32 %

 C1 core residency: 6.56 %; C3 core residency: 0.32 %; C6 core residency: 46.81 %; C7 core residency: 0.00 %;
 C2 package residency: 0.00 %; C3 package residency: 0.00 %; C6 package residency: 0.00 %; C7 package residency: 0.00 %;

 PHYSICAL CORE IPC                 : 0.05 => corresponds to 1.37 % utilization for cores in active state
 Instructions per nominal CPU cycle: 0.03 => corresponds to 0.75 % core utilization over time interval
 SMI count: 0
---------------------------------------------------------------------------------------------------------------

Intel(r) QPI traffic estimation in bytes (data and non-data traffic outgoing from CPU/socket through QPI links):

               QPI0     QPI1    |  QPI0   QPI1  
---------------------------------------------------------------------------------------------------------------
 SKT    0     4983 M   4980 M   |    5%     5%   
 SKT    1     4933 M   4936 M   |    5%     5%   
---------------------------------------------------------------------------------------------------------------
Total QPI outgoing data and non-data traffic:   19 G
MEM (GB)->|  READ |  WRITE | CPU energy | DIMM energy | LLCRDMISSLAT (ns)
---------------------------------------------------------------------------------------------------------------
 SKT   0     0.21     0.11     205.55       8.70         192.21
 SKT   1    48.88    32.24     376.63      22.16         402.53
---------------------------------------------------------------------------------------------------------------
       *    49.09    32.34     582.18      30.86         402.26
Cleaning up
 Zeroed uncore PMU registers
 Freeing up all RMIDs
 out collect pcm
Data collected
