Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Mar  7 00:38:17 2019
| Host         : KomputerUtama running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CNN_top_module_wrapper_timing_summary_routed.rpt -pb CNN_top_module_wrapper_timing_summary_routed.pb -rpx CNN_top_module_wrapper_timing_summary_routed.rpx
| Design       : CNN_top_module_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.146       -0.193                      5                24439        0.041        0.000                      0                24439        4.020        0.000                       0                  7796  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         -0.146       -0.193                      5                24439        0.041        0.000                      0                24439        4.020        0.000                       0                  7796  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            5  Failing Endpoints,  Worst Slack       -0.146ns,  Total Violation       -0.193ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.041ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.146ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__3/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.273ns  (logic 0.952ns (10.266%)  route 8.321ns (89.734%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.817ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 15.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.669     2.977    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X27Y12         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y12         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__3/Q
                         net (fo=116, routed)         1.755     5.188    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_127__5
    SLICE_X3Y17          LUT6 (Prop_lut6_I2_O)        0.124     5.312 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_232__2/O
                         net (fo=10, routed)          1.796     7.108    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_142
    SLICE_X16Y27         LUT6 (Prop_lut6_I3_O)        0.124     7.232 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_79__30/O
                         net (fo=3, routed)           0.915     8.148    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/counter_reg[3]_rep__21_9
    SLICE_X13Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.272 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_50__38/O
                         net (fo=1, routed)           1.514     9.786    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_50__38_n_0
    SLICE_X10Y51         LUT2 (Prop_lut2_I0_O)        0.124     9.910 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_15__19/O
                         net (fo=1, routed)           2.340    12.250    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_15__19_n_0
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.578    15.678    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/processedClock
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/CLK
                         clock pessimism              0.116    15.794    
                         clock uncertainty           -0.154    15.640    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    12.104    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem
  -------------------------------------------------------------------
                         required time                         12.104    
                         arrival time                         -12.250    
  -------------------------------------------------------------------
                         slack                                 -0.146    

Slack (VIOLATED) :        -0.021ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.168ns  (logic 0.952ns (10.384%)  route 8.216ns (89.616%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.700ns = ( 15.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.670     2.978    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X21Y11         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/Q
                         net (fo=117, routed)         2.149     5.583    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem_i_116__15
    SLICE_X5Y31          LUT6 (Prop_lut6_I4_O)        0.124     5.707 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem_i_369__1/O
                         net (fo=8, routed)           1.278     6.985    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_75__24_1
    SLICE_X16Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.109 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_219__0/O
                         net (fo=3, routed)           0.969     8.077    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/counter_reg[3]_rep__22_10
    SLICE_X20Y31         LUT6 (Prop_lut6_I0_O)        0.124     8.201 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_49__40/O
                         net (fo=1, routed)           1.457     9.659    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_49__40_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.124     9.783 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_14__21/O
                         net (fo=1, routed)           2.363    12.146    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem_i_14__21_n_0
    DSP48_X0Y18          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.600    15.700    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/processedClock
    DSP48_X0Y18          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem/CLK
                         clock pessimism              0.116    15.816    
                         clock uncertainty           -0.154    15.662    
    DSP48_X0Y18          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.536    12.126    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult41/outMem
  -------------------------------------------------------------------
                         required time                         12.126    
                         arrival time                         -12.146    
  -------------------------------------------------------------------
                         slack                                 -0.021    

Slack (VIOLATED) :        -0.018ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.943ns  (logic 0.981ns (10.970%)  route 7.962ns (89.030%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 15.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.669     2.977    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X18Y13         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y13         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__2/Q
                         net (fo=117, routed)         2.099     5.532    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_129__6
    SLICE_X2Y29          LUT6 (Prop_lut6_I4_O)        0.124     5.656 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_223__1/O
                         net (fo=8, routed)           1.504     7.160    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_144
    SLICE_X18Y29         LUT6 (Prop_lut6_I3_O)        0.124     7.284 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_76__28/O
                         net (fo=3, routed)           0.646     7.930    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/counter_reg[3]_rep__22_13
    SLICE_X21Y29         LUT6 (Prop_lut6_I3_O)        0.124     8.054 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_49__39/O
                         net (fo=1, routed)           1.558     9.612    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_49__39_n_0
    SLICE_X10Y48         LUT2 (Prop_lut2_I0_O)        0.153     9.765 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_14__20/O
                         net (fo=1, routed)           2.155    11.920    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_14__20_n_0
    DSP48_X0Y21          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.683    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/processedClock
    DSP48_X0Y21          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/CLK
                         clock pessimism              0.116    15.799    
                         clock uncertainty           -0.154    15.645    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -3.743    11.902    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                         -11.920    
  -------------------------------------------------------------------
                         slack                                 -0.018    

Slack (VIOLATED) :        -0.007ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.832ns  (logic 0.947ns (10.722%)  route 7.885ns (89.278%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.723ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.669ns = ( 15.669 - 10.000 ) 
    Source Clock Delay      (SCD):    3.062ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.754     3.062    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X41Y43         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     3.518 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__8/Q
                         net (fo=116, routed)         1.807     5.325    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_124__6
    SLICE_X41Y26         LUT6 (Prop_lut6_I2_O)        0.124     5.449 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_168__4/O
                         net (fo=8, routed)           1.069     6.518    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult46/outMem_90
    SLICE_X36Y29         LUT6 (Prop_lut6_I3_O)        0.124     6.642 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult46/outMem_i_59__39/O
                         net (fo=3, routed)           1.051     7.693    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_66
    SLICE_X33Y30         LUT6 (Prop_lut6_I3_O)        0.124     7.817 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_25__13/O
                         net (fo=1, routed)           1.688     9.504    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_25__13_n_0
    SLICE_X33Y68         LUT2 (Prop_lut2_I0_O)        0.119     9.623 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_8__36/O
                         net (fo=1, routed)           2.271    11.894    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem_i_8__36_n_0
    DSP48_X1Y26          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.569    15.669    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/processedClock
    DSP48_X1Y26          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem/CLK
                         clock pessimism              0.116    15.785    
                         clock uncertainty           -0.154    15.631    
    DSP48_X1Y26          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.744    11.887    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult62/outMem
  -------------------------------------------------------------------
                         required time                         11.887    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                 -0.007    

Slack (VIOLATED) :        -0.001ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__7/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/B[2]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 0.952ns (10.423%)  route 8.181ns (89.576%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.822ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 15.683 - 10.000 ) 
    Source Clock Delay      (SCD):    2.977ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.669     2.977    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X18Y14         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y14         FDRE (Prop_fdre_C_Q)         0.456     3.433 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[1]_rep__7/Q
                         net (fo=116, routed)         1.937     5.370    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_152__4
    SLICE_X3Y19          LUT6 (Prop_lut6_I2_O)        0.124     5.494 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult50/outMem_i_233__1/O
                         net (fo=8, routed)           1.675     7.169    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_152
    SLICE_X19Y20         LUT6 (Prop_lut6_I3_O)        0.124     7.293 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_79__29/O
                         net (fo=3, routed)           0.611     7.904    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/counter_reg[3]_rep__22_9
    SLICE_X20Y22         LUT6 (Prop_lut6_I3_O)        0.124     8.028 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_50__39/O
                         net (fo=1, routed)           1.924     9.953    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_50__39_n_0
    SLICE_X14Y50         LUT2 (Prop_lut2_I0_O)        0.124    10.077 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_15__20/O
                         net (fo=1, routed)           2.033    12.110    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem_i_15__20_n_0
    DSP48_X0Y21          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/B[2]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.683    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/processedClock
    DSP48_X0Y21          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem/CLK
                         clock pessimism              0.116    15.799    
                         clock uncertainty           -0.154    15.645    
    DSP48_X0Y21          DSP48E1 (Setup_dsp48e1_CLK_B[2])
                                                     -3.536    12.109    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult42/outMem
  -------------------------------------------------------------------
                         required time                         12.109    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                 -0.001    

Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/B[5]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.937ns  (logic 0.946ns (10.585%)  route 7.991ns (89.415%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.838ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.700ns = ( 15.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.978ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.670     2.978    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X21Y11         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y11         FDRE (Prop_fdre_C_Q)         0.456     3.434 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__4/Q
                         net (fo=117, routed)         1.958     5.392    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem_i_116__15
    SLICE_X28Y2          LUT6 (Prop_lut6_I4_O)        0.124     5.516 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult49/outMem_i_208__4/O
                         net (fo=8, routed)           1.326     6.842    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_116
    SLICE_X26Y8          LUT6 (Prop_lut6_I3_O)        0.124     6.966 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_71__31/O
                         net (fo=3, routed)           0.598     7.563    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/counter_reg[3]_rep__2_20
    SLICE_X26Y10         LUT6 (Prop_lut6_I1_O)        0.124     7.687 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_47__36/O
                         net (fo=1, routed)           1.781     9.468    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_47__36_n_0
    SLICE_X17Y43         LUT2 (Prop_lut2_I0_O)        0.118     9.586 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_12__17/O
                         net (fo=1, routed)           2.329    11.915    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem_i_12__17_n_0
    DSP48_X0Y17          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/B[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.600    15.700    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/processedClock
    DSP48_X0Y17          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
                         clock pessimism              0.116    15.816    
                         clock uncertainty           -0.154    15.662    
    DSP48_X0Y17          DSP48E1 (Setup_dsp48e1_CLK_B[5])
                                                     -3.738    11.924    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem
  -------------------------------------------------------------------
                         required time                         11.924    
                         arrival time                         -11.915    
  -------------------------------------------------------------------
                         slack                                  0.009    

Slack (MET) :             0.010ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.899ns  (logic 1.453ns (16.328%)  route 7.446ns (83.672%))
  Logic Levels:           5  (LUT2=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 15.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.672     2.980    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X20Y8          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.518     3.498 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/Q
                         net (fo=117, routed)         2.129     5.627    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_154__3
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.751 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_170__5/O
                         net (fo=10, routed)          1.346     7.098    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_51__8_1
    SLICE_X28Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.222 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_101__0/O
                         net (fo=1, routed)           0.000     7.222    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_101__0_n_0
    SLICE_X28Y29         MUXF7 (Prop_muxf7_I0_O)      0.241     7.463 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_51__8/O
                         net (fo=1, routed)           0.000     7.463    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_51__8_n_0
    SLICE_X28Y29         MUXF8 (Prop_muxf8_I0_O)      0.098     7.561 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_26__0/O
                         net (fo=1, routed)           1.790     9.351    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_26__0_n_0
    SLICE_X33Y71         LUT2 (Prop_lut2_I0_O)        0.348     9.699 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_9__37/O
                         net (fo=1, routed)           2.180    11.879    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem_i_9__37_n_0
    DSP48_X1Y32          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.566    15.666    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/processedClock
    DSP48_X1Y32          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
                         clock pessimism              0.116    15.782    
                         clock uncertainty           -0.154    15.628    
    DSP48_X1Y32          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.739    11.889    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem
  -------------------------------------------------------------------
                         required time                         11.889    
                         arrival time                         -11.879    
  -------------------------------------------------------------------
                         slack                                  0.010    

Slack (MET) :             0.022ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/reg49_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.845ns  (logic 1.008ns (11.396%)  route 7.837ns (88.604%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.759ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.683ns = ( 15.683 - 10.000 ) 
    Source Clock Delay      (SCD):    3.040ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.732     3.040    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X38Y24         FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/reg49_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y24         FDRE (Prop_fdre_C_Q)         0.518     3.558 r  CNN_top_module_i/axi_cnn_0/inst/reg49_reg[9]/Q
                         net (fo=6, routed)           2.000     5.558    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/p_64_in[9]
    SLICE_X24Y33         LUT6 (Prop_lut6_I5_O)        0.124     5.682 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_146__17/O
                         net (fo=10, routed)          1.095     6.776    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/reg52_reg[9]
    SLICE_X28Y32         LUT6 (Prop_lut6_I5_O)        0.124     6.900 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_84__34/O
                         net (fo=3, routed)           0.864     7.765    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/counter_reg[3]_rep__18_18
    SLICE_X27Y32         LUT6 (Prop_lut6_I5_O)        0.124     7.889 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_43__33/O
                         net (fo=1, routed)           1.426     9.315    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_43__33_n_0
    SLICE_X23Y53         LUT2 (Prop_lut2_I0_O)        0.118     9.433 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_8__14/O
                         net (fo=1, routed)           2.452    11.885    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem_i_8__14_n_0
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.583    15.683    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/processedClock
    DSP48_X0Y22          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem/CLK
                         clock pessimism              0.116    15.799    
                         clock uncertainty           -0.154    15.645    
    DSP48_X0Y22          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -3.738    11.907    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult48/outMem
  -------------------------------------------------------------------
                         required time                         11.907    
                         arrival time                         -11.885    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.035ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.865ns  (logic 1.007ns (11.359%)  route 7.858ns (88.641%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.814ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.678ns = ( 15.678 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.672     2.980    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X20Y8          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.518     3.498 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/Q
                         net (fo=117, routed)         2.129     5.627    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_154__3
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.751 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_170__5/O
                         net (fo=10, routed)          1.690     7.441    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_92
    SLICE_X22Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_61__36/O
                         net (fo=3, routed)           0.885     8.450    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/counter_reg[3]_rep__21_33
    SLICE_X23Y33         LUT6 (Prop_lut6_I3_O)        0.124     8.574 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_44__38/O
                         net (fo=1, routed)           1.208     9.782    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_44__38_n_0
    SLICE_X16Y54         LUT2 (Prop_lut2_I0_O)        0.117     9.899 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_9__19/O
                         net (fo=1, routed)           1.946    11.845    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_9__19_n_0
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.578    15.678    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/processedClock
    DSP48_X0Y25          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem/CLK
                         clock pessimism              0.116    15.794    
                         clock uncertainty           -0.154    15.640    
    DSP48_X0Y25          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.760    11.880    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem
  -------------------------------------------------------------------
                         required time                         11.880    
                         arrival time                         -11.845    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (required time - arrival time)
  Source:                 CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.076ns  (logic 1.014ns (11.173%)  route 8.062ns (88.827%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        2.802ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.666ns = ( 15.666 - 10.000 ) 
    Source Clock Delay      (SCD):    2.980ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.101     1.308 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        1.672     2.980    CNN_top_module_i/axi_cnn_0/inst/coreInstance/aclk
    SLICE_X20Y8          FDRE                                         r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y8          FDRE (Prop_fdre_C_Q)         0.518     3.498 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/counter_reg[0]_rep__6/Q
                         net (fo=117, routed)         2.129     5.627    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_154__3
    SLICE_X40Y20         LUT6 (Prop_lut6_I4_O)        0.124     5.751 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult51/outMem_i_170__5/O
                         net (fo=10, routed)          1.690     7.441    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_92
    SLICE_X22Y30         LUT6 (Prop_lut6_I0_O)        0.124     7.565 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult43/outMem_i_61__36/O
                         net (fo=3, routed)           0.973     8.538    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_46
    SLICE_X39Y30         LUT6 (Prop_lut6_I5_O)        0.124     8.662 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_26__10/O
                         net (fo=1, routed)           1.722    10.385    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_26__10_n_0
    SLICE_X30Y72         LUT2 (Prop_lut2_I0_O)        0.124    10.509 r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_9__33/O
                         net (fo=1, routed)           1.547    12.056    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem_i_9__33_n_0
    DSP48_X1Y27          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.091    11.192 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        2.025    13.218    CNN_top_module_i/axi_cnn_0/inst/aclk
    SLICE_X21Y50         LUT2 (Prop_lut2_I1_O)        0.120    13.338 r  CNN_top_module_i/axi_cnn_0/inst/outq[35]_i_12/O
                         net (fo=1, routed)           0.503    13.841    CNN_top_module_i/axi_cnn_0/inst_n_37
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.259    14.100 r  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/O
                         net (fo=2832, routed)        1.566    15.666    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/processedClock
    DSP48_X1Y27          DSP48E1                                      r  CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/CLK
                         clock pessimism              0.116    15.782    
                         clock uncertainty           -0.154    15.628    
    DSP48_X1Y27          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -3.536    12.092    CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem
  -------------------------------------------------------------------
                         required time                         12.092    
                         arrival time                         -12.056    
  -------------------------------------------------------------------
                         slack                                  0.036    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.164ns (45.113%)  route 0.200ns (54.887%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X0Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[59]/Q
                         net (fo=1, routed)           0.200     1.288    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[29]
    SLICE_X1Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X1Y52          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y52          FDRE (Hold_fdre_C_D)         0.055     1.247    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.247    
                         arrival time                           1.288    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.651%)  route 0.255ns (64.349%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.567     0.908    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
    SLICE_X7Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y48          FDRE (Prop_fdre_C_Q)         0.141     1.049 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[50]/Q
                         net (fo=1, routed)           0.255     1.303    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[11]_1[20]
    SLICE_X6Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.834     1.204    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X6Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X6Y51          FDRE (Hold_fdre_C_D)         0.086     1.261    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.303    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.329%)  route 0.224ns (54.671%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.202ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.562     0.903    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y50         FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y50         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg[39]/Q
                         net (fo=1, routed)           0.224     1.268    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/skid_buffer_reg_n_0_[39]
    SLICE_X14Y48         LUT3 (Prop_lut3_I2_O)        0.045     1.313 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0/O
                         net (fo=1, routed)           0.000     1.313    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i[39]_i_1__0_n_0
    SLICE_X14Y48         FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.832     1.202    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
    SLICE_X14Y48         FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]/C
                         clock pessimism             -0.029     1.173    
    SLICE_X14Y48         FDRE (Hold_fdre_C_D)         0.092     1.265    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.265    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.220ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.582     0.923    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X1Y40          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y40          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_rlast_r_reg/Q
                         net (fo=1, routed)           0.056     1.119    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[0]
    SLICE_X0Y40          SRLC32E                                      r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.850     1.220    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X0Y40          SRLC32E                                      r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
                         clock pessimism             -0.284     0.936    
    SLICE_X0Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.053    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.186ns (43.802%)  route 0.239ns (56.198%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.586     0.927    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[45]/Q
                         net (fo=1, routed)           0.239     1.306    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[45]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.351 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[45]_i_1__1/O
                         net (fo=1, routed)           0.000     1.351    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[45]_i_1__1_n_0
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.092     1.284    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[45]
  -------------------------------------------------------------------
                         required time                         -1.284    
                         arrival time                           1.351    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.141ns (36.549%)  route 0.245ns (63.451%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/Q
                         net (fo=1, routed)           0.245     1.310    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BRESP[1]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BRESP[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BRESP[1])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.310    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.209ns (44.518%)  route 0.260ns (55.482%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.908ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.567     0.908    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y49          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y49          FDRE (Prop_fdre_C_Q)         0.164     1.072 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg[6]/Q
                         net (fo=1, routed)           0.260     1.332    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/wrap_boundary_axaddr_r_reg_n_0_[6]
    SLICE_X8Y51          LUT6 (Prop_lut6_I4_O)        0.045     1.377 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0/O
                         net (fo=1, routed)           0.000     1.377    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap[6]_i_1__0_n_0
    SLICE_X8Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.834     1.204    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/aclk
    SLICE_X8Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]/C
                         clock pessimism             -0.029     1.175    
    SLICE_X8Y51          FDRE (Hold_fdre_C_D)         0.120     1.295    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.295    
                         arrival time                           1.377    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.807%)  route 0.253ns (64.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.253     1.318    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[8]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[8])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.318    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.186ns (41.615%)  route 0.261ns (58.385%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.586     0.927    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X5Y48          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.261     1.328    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X1Y50          LUT3 (Prop_lut3_I2_O)        0.045     1.373 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2/O
                         net (fo=1, routed)           0.000     1.373    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i[1]_i_1__2_n_0
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.851     1.221    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.029     1.192    
    SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.091     1.283    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.373    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.221%)  route 0.259ns (64.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.026     0.341 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.584     0.925    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X5Y51          FDRE                                         r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[8]/Q
                         net (fo=1, routed)           0.259     1.325    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_BID[6]
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    CNN_top_module_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y15       BUFG (Prop_bufg_I_O)         0.029     0.370 r  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4964, routed)        0.893     1.263    CNN_top_module_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  CNN_top_module_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[6])
                                                      0.000     1.234    CNN_top_module_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.325    
  -------------------------------------------------------------------
                         slack                                  0.091    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CNN_top_module_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CNN_top_module_i/axi_cnn_0/outq_reg[35]_i_3/I
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y15  CNN_top_module_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y1      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult18/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y13     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult22/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y12     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult27/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y5      CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult31/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y22     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult36/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y27     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult59/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X1Y32     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult63/outMem/CLK
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y17     CNN_top_module_i/axi_cnn_0/inst/coreInstance/multxPrime/mult45/outMem/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y50     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y47     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y45    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y45    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X16Y47    CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y45     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X4Y49     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y40     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X0Y38     CNN_top_module_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32/CLK



