#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001f6bfbee440 .scope module, "cpu_tb" "cpu_tb" 2 10;
 .timescale -9 -12;
v000001f6bfc4d9f0_0 .net "alu_result", 15 0, L_000001f6bfbdb2c0;  1 drivers
v000001f6bfc4dbd0_0 .var "clk", 0 0;
v000001f6bfc4dc70_0 .net "halt", 0 0, v000001f6bfbdb7e0_0;  1 drivers
v000001f6bfc4d1d0_0 .net "pc_out", 15 0, v000001f6bfc4ad70_0;  1 drivers
v000001f6bfc4c730_0 .var "reset", 0 0;
S_000001f6bfb94650 .scope module, "cpu" "cpu_top" 2 20, 3 14 0, S_000001f6bfbee440;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "halt";
    .port_info 3 /OUTPUT 16 "pc_out";
    .port_info 4 /OUTPUT 16 "alu_result";
L_000001f6bfbda840 .functor BUFZ 16, L_000001f6bfbdae60, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6bfbdb2c0 .functor BUFZ 16, v000001f6bfbdc320_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6bfc60088 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v000001f6bfc4cb90_0 .net/2u *"_ivl_10", 7 0, L_000001f6bfc60088;  1 drivers
v000001f6bfc4c410_0 .net "alu_latch", 0 0, v000001f6bfbdc460_0;  1 drivers
v000001f6bfc4d450_0 .net "alu_op", 3 0, v000001f6bfbdc640_0;  1 drivers
v000001f6bfc4c230_0 .net "alu_operand_b", 15 0, L_000001f6bfbda840;  1 drivers
v000001f6bfc4cc30_0 .net "alu_out", 15 0, v000001f6bfbdc320_0;  1 drivers
v000001f6bfc4c2d0_0 .net "alu_result", 15 0, L_000001f6bfbdb2c0;  alias, 1 drivers
v000001f6bfc4e0d0_0 .var "alu_result_reg", 15 0;
v000001f6bfc4d8b0_0 .net "clk", 0 0, v000001f6bfc4dbd0_0;  1 drivers
v000001f6bfc4dd10_0 .net "halt", 0 0, v000001f6bfbdb7e0_0;  alias, 1 drivers
v000001f6bfc4cf50_0 .net "imm", 7 0, L_000001f6bfc4de50;  1 drivers
v000001f6bfc4ca50_0 .net "imm_extended", 15 0, L_000001f6bfc4ceb0;  1 drivers
v000001f6bfc4c4b0_0 .net "instruction", 15 0, v000001f6bfc4df90_0;  1 drivers
v000001f6bfc4ccd0_0 .net "instruction_from_mem", 15 0, L_000001f6bfbdb480;  1 drivers
v000001f6bfc4df90_0 .var "instruction_reg", 15 0;
v000001f6bfc4d090_0 .net "ir_load", 0 0, v000001f6bfbdb9c0_0;  1 drivers
v000001f6bfc4ddb0_0 .net "mem_read_data", 15 0, L_000001f6bfbda920;  1 drivers
v000001f6bfc4d770_0 .net "mem_to_reg", 0 0, v000001f6bfc4b450_0;  1 drivers
v000001f6bfc4c550_0 .net "mem_write", 0 0, v000001f6bfc4b1d0_0;  1 drivers
v000001f6bfc4d4f0_0 .net "opcode", 3 0, L_000001f6bfc4cd70;  1 drivers
v000001f6bfc4d810_0 .net "pc_enable", 0 0, v000001f6bfc49c90_0;  1 drivers
v000001f6bfc4d950_0 .net "pc_load", 0 0, v000001f6bfc4b590_0;  1 drivers
v000001f6bfc4d590_0 .net "pc_out", 15 0, v000001f6bfc4ad70_0;  alias, 1 drivers
v000001f6bfc4c370_0 .net "rd", 1 0, L_000001f6bfc4d130;  1 drivers
v000001f6bfc4c5f0_0 .net "reg_data1", 15 0, L_000001f6bfbdb1e0;  1 drivers
v000001f6bfc4da90_0 .net "reg_data2", 15 0, L_000001f6bfbdae60;  1 drivers
v000001f6bfc4d630_0 .net "reg_write", 0 0, v000001f6bfc4af50_0;  1 drivers
v000001f6bfc4ce10_0 .net "reset", 0 0, v000001f6bfc4c730_0;  1 drivers
v000001f6bfc4d6d0_0 .net "rs", 1 0, L_000001f6bfc4c7d0;  1 drivers
v000001f6bfc4c690_0 .net "use_imm", 0 0, v000001f6bfc49e70_0;  1 drivers
v000001f6bfc4db30_0 .var "write_back_data", 15 0;
v000001f6bfc4d270_0 .net "zero_flag", 0 0, L_000001f6bfca9d00;  1 drivers
E_000001f6bfb8bf00/0 .event anyedge, v000001f6bfc4b450_0, v000001f6bfc4aeb0_0, v000001f6bfc49e70_0, v000001f6bfc4b090_0;
E_000001f6bfb8bf00/1 .event anyedge, v000001f6bfc4e0d0_0;
E_000001f6bfb8bf00 .event/or E_000001f6bfb8bf00/0, E_000001f6bfb8bf00/1;
L_000001f6bfc4cd70 .part v000001f6bfc4df90_0, 12, 4;
L_000001f6bfc4d130 .part v000001f6bfc4df90_0, 10, 2;
L_000001f6bfc4c7d0 .part v000001f6bfc4df90_0, 8, 2;
L_000001f6bfc4de50 .part v000001f6bfc4df90_0, 0, 8;
L_000001f6bfc4ceb0 .concat [ 8 8 0 0], L_000001f6bfc4de50, L_000001f6bfc60088;
S_000001f6bfbed320 .scope module, "alu_inst" "alu" 3 119, 4 8 0, S_000001f6bfb94650;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "operand_a";
    .port_info 1 /INPUT 16 "operand_b";
    .port_info 2 /INPUT 4 "alu_op";
    .port_info 3 /OUTPUT 16 "result";
    .port_info 4 /OUTPUT 1 "zero_flag";
P_000001f6bfbf1240 .param/l "ALU_ADD" 1 4 17, C4<0001>;
P_000001f6bfbf1278 .param/l "ALU_AND" 1 4 19, C4<0011>;
P_000001f6bfbf12b0 .param/l "ALU_MOV" 1 4 25, C4<1111>;
P_000001f6bfbf12e8 .param/l "ALU_NOT" 1 4 22, C4<0110>;
P_000001f6bfbf1320 .param/l "ALU_OR" 1 4 20, C4<0100>;
P_000001f6bfbf1358 .param/l "ALU_SHL" 1 4 23, C4<0111>;
P_000001f6bfbf1390 .param/l "ALU_SHR" 1 4 24, C4<1000>;
P_000001f6bfbf13c8 .param/l "ALU_SUB" 1 4 18, C4<0010>;
P_000001f6bfbf1400 .param/l "ALU_XOR" 1 4 21, C4<0101>;
L_000001f6bfc601a8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001f6bfbdbba0_0 .net/2u *"_ivl_0", 15 0, L_000001f6bfc601a8;  1 drivers
v000001f6bfbdc5a0_0 .net "alu_op", 3 0, v000001f6bfbdc640_0;  alias, 1 drivers
v000001f6bfbdbb00_0 .net "operand_a", 15 0, L_000001f6bfbdb1e0;  alias, 1 drivers
v000001f6bfbdc1e0_0 .net "operand_b", 15 0, L_000001f6bfbda840;  alias, 1 drivers
v000001f6bfbdc320_0 .var "result", 15 0;
v000001f6bfbdc3c0_0 .net "zero_flag", 0 0, L_000001f6bfca9d00;  alias, 1 drivers
E_000001f6bfb8c400 .event anyedge, v000001f6bfbdc5a0_0, v000001f6bfbdbb00_0, v000001f6bfbdc1e0_0;
L_000001f6bfca9d00 .cmp/eq 16, v000001f6bfbdc320_0, L_000001f6bfc601a8;
S_000001f6bfbf1440 .scope module, "ctrl_inst" "control_unit" 3 137, 5 14 0, S_000001f6bfb94650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 16 "instruction";
    .port_info 3 /INPUT 1 "zero_flag";
    .port_info 4 /OUTPUT 1 "pc_enable";
    .port_info 5 /OUTPUT 1 "pc_load";
    .port_info 6 /OUTPUT 1 "reg_write";
    .port_info 7 /OUTPUT 1 "mem_write";
    .port_info 8 /OUTPUT 1 "mem_to_reg";
    .port_info 9 /OUTPUT 1 "use_imm";
    .port_info 10 /OUTPUT 1 "ir_load";
    .port_info 11 /OUTPUT 1 "alu_latch";
    .port_info 12 /OUTPUT 4 "alu_op";
    .port_info 13 /OUTPUT 1 "halt";
P_000001f6bfc494e0 .param/l "OP_ADD" 1 5 35, C4<0001>;
P_000001f6bfc49518 .param/l "OP_AND" 1 5 37, C4<0011>;
P_000001f6bfc49550 .param/l "OP_HLT" 1 5 48, C4<1110>;
P_000001f6bfc49588 .param/l "OP_JMP" 1 5 46, C4<1100>;
P_000001f6bfc495c0 .param/l "OP_JZ" 1 5 47, C4<1101>;
P_000001f6bfc495f8 .param/l "OP_LD" 1 5 44, C4<1010>;
P_000001f6bfc49630 .param/l "OP_LDI" 1 5 43, C4<1001>;
P_000001f6bfc49668 .param/l "OP_MOV" 1 5 49, C4<1111>;
P_000001f6bfc496a0 .param/l "OP_NOP" 1 5 34, C4<0000>;
P_000001f6bfc496d8 .param/l "OP_NOT" 1 5 40, C4<0110>;
P_000001f6bfc49710 .param/l "OP_OR" 1 5 38, C4<0100>;
P_000001f6bfc49748 .param/l "OP_SHL" 1 5 41, C4<0111>;
P_000001f6bfc49780 .param/l "OP_SHR" 1 5 42, C4<1000>;
P_000001f6bfc497b8 .param/l "OP_ST" 1 5 45, C4<1011>;
P_000001f6bfc497f0 .param/l "OP_SUB" 1 5 36, C4<0010>;
P_000001f6bfc49828 .param/l "OP_XOR" 1 5 39, C4<0101>;
P_000001f6bfc49860 .param/l "STATE_DECODE" 1 5 53, C4<001>;
P_000001f6bfc49898 .param/l "STATE_EXECUTE" 1 5 54, C4<010>;
P_000001f6bfc498d0 .param/l "STATE_FETCH" 1 5 52, C4<000>;
P_000001f6bfc49908 .param/l "STATE_HALT" 1 5 57, C4<101>;
P_000001f6bfc49940 .param/l "STATE_MEMORY" 1 5 55, C4<011>;
P_000001f6bfc49978 .param/l "STATE_WRITEBACK" 1 5 56, C4<100>;
v000001f6bfbdc460_0 .var "alu_latch", 0 0;
v000001f6bfbdc640_0 .var "alu_op", 3 0;
v000001f6bfbdc6e0_0 .net "clk", 0 0, v000001f6bfc4dbd0_0;  alias, 1 drivers
v000001f6bfbdb7e0_0 .var "halt", 0 0;
v000001f6bfbdb920_0 .net "instruction", 15 0, v000001f6bfc4df90_0;  alias, 1 drivers
v000001f6bfbdb9c0_0 .var "ir_load", 0 0;
v000001f6bfc4b450_0 .var "mem_to_reg", 0 0;
v000001f6bfc4b1d0_0 .var "mem_write", 0 0;
v000001f6bfc4aaf0_0 .var "next_state", 2 0;
v000001f6bfc4a0f0_0 .net "opcode", 3 0, L_000001f6bfca85e0;  1 drivers
v000001f6bfc4b270_0 .var "opcode_reg", 3 0;
v000001f6bfc49c90_0 .var "pc_enable", 0 0;
v000001f6bfc4b590_0 .var "pc_load", 0 0;
v000001f6bfc4af50_0 .var "reg_write", 0 0;
v000001f6bfc4b4f0_0 .net "reset", 0 0, v000001f6bfc4c730_0;  alias, 1 drivers
v000001f6bfc4a190_0 .var "state", 2 0;
v000001f6bfc49e70_0 .var "use_imm", 0 0;
v000001f6bfc4acd0_0 .net "zero_flag", 0 0, L_000001f6bfca9d00;  alias, 1 drivers
E_000001f6bfb8c080 .event anyedge, v000001f6bfc4a190_0, v000001f6bfc4a0f0_0, v000001f6bfc4b270_0, v000001f6bfbdc3c0_0;
E_000001f6bfb8c7c0 .event anyedge, v000001f6bfc4a190_0, v000001f6bfc4a0f0_0, v000001f6bfc4b270_0;
E_000001f6bfb8c0c0 .event posedge, v000001f6bfc4b4f0_0, v000001f6bfbdc6e0_0;
L_000001f6bfca85e0 .part v000001f6bfc4df90_0, 12, 4;
S_000001f6bfb9cd20 .scope module, "dmem_inst" "data_memory" 3 128, 6 8 0, S_000001f6bfb94650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "write_enable";
    .port_info 2 /INPUT 16 "address";
    .port_info 3 /INPUT 16 "write_data";
    .port_info 4 /OUTPUT 16 "read_data";
L_000001f6bfbda920 .functor BUFZ 16, L_000001f6bfca93a0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6bfc4a910_0 .net *"_ivl_0", 15 0, L_000001f6bfca93a0;  1 drivers
v000001f6bfc49ab0_0 .net *"_ivl_3", 7 0, L_000001f6bfca9940;  1 drivers
v000001f6bfc4ae10_0 .net *"_ivl_4", 9 0, L_000001f6bfca9580;  1 drivers
L_000001f6bfc601f0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6bfc4a870_0 .net *"_ivl_7", 1 0, L_000001f6bfc601f0;  1 drivers
v000001f6bfc4a370_0 .net "address", 15 0, L_000001f6bfbdae60;  alias, 1 drivers
v000001f6bfc49d30_0 .net "clk", 0 0, v000001f6bfc4dbd0_0;  alias, 1 drivers
v000001f6bfc4b630_0 .var/i "i", 31 0;
v000001f6bfc4b310 .array "memory", 255 0, 15 0;
v000001f6bfc4aeb0_0 .net "read_data", 15 0, L_000001f6bfbda920;  alias, 1 drivers
v000001f6bfc4a9b0_0 .net "write_data", 15 0, L_000001f6bfbdb1e0;  alias, 1 drivers
v000001f6bfc4b3b0_0 .net "write_enable", 0 0, v000001f6bfc4b1d0_0;  alias, 1 drivers
E_000001f6bfb8bb00 .event posedge, v000001f6bfbdc6e0_0;
L_000001f6bfca93a0 .array/port v000001f6bfc4b310, L_000001f6bfca9580;
L_000001f6bfca9940 .part L_000001f6bfbdae60, 0, 8;
L_000001f6bfca9580 .concat [ 8 2 0 0], L_000001f6bfca9940, L_000001f6bfc601f0;
S_000001f6bfba10c0 .scope module, "imem_inst" "instruction_memory" 3 100, 7 14 0, S_000001f6bfb94650;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "address";
    .port_info 1 /OUTPUT 16 "instruction";
L_000001f6bfbdb480 .functor BUFZ 16, L_000001f6bfc4cff0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6bfc49dd0_0 .net *"_ivl_0", 15 0, L_000001f6bfc4cff0;  1 drivers
v000001f6bfc4b6d0_0 .net *"_ivl_3", 7 0, L_000001f6bfc4c870;  1 drivers
v000001f6bfc4aff0_0 .net *"_ivl_4", 9 0, L_000001f6bfc4c910;  1 drivers
L_000001f6bfc600d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6bfc4a2d0_0 .net *"_ivl_7", 1 0, L_000001f6bfc600d0;  1 drivers
v000001f6bfc4a230_0 .net "address", 15 0, v000001f6bfc4ad70_0;  alias, 1 drivers
v000001f6bfc4ab90_0 .net "instruction", 15 0, L_000001f6bfbdb480;  alias, 1 drivers
v000001f6bfc4b810 .array "memory", 255 0, 15 0;
L_000001f6bfc4cff0 .array/port v000001f6bfc4b810, L_000001f6bfc4c910;
L_000001f6bfc4c870 .part v000001f6bfc4ad70_0, 0, 8;
L_000001f6bfc4c910 .concat [ 8 2 0 0], L_000001f6bfc4c870, L_000001f6bfc600d0;
S_000001f6bfba1250 .scope module, "pc_inst" "program_counter" 3 90, 8 8 0, S_000001f6bfb94650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "pc_enable";
    .port_info 3 /INPUT 1 "pc_load";
    .port_info 4 /INPUT 16 "pc_in";
    .port_info 5 /OUTPUT 16 "pc_out";
v000001f6bfc49f10_0 .net "clk", 0 0, v000001f6bfc4dbd0_0;  alias, 1 drivers
v000001f6bfc4a410_0 .net "pc_enable", 0 0, v000001f6bfc49c90_0;  alias, 1 drivers
v000001f6bfc4b090_0 .net "pc_in", 15 0, L_000001f6bfc4ceb0;  alias, 1 drivers
v000001f6bfc4ac30_0 .net "pc_load", 0 0, v000001f6bfc4b590_0;  alias, 1 drivers
v000001f6bfc4ad70_0 .var "pc_out", 15 0;
v000001f6bfc49b50_0 .net "reset", 0 0, v000001f6bfc4c730_0;  alias, 1 drivers
S_000001f6bfba30e0 .scope module, "regfile_inst" "register_file" 3 106, 9 8 0, S_000001f6bfb94650;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "write_enable";
    .port_info 3 /INPUT 2 "read_addr1";
    .port_info 4 /INPUT 2 "read_addr2";
    .port_info 5 /INPUT 2 "write_addr";
    .port_info 6 /INPUT 16 "write_data";
    .port_info 7 /OUTPUT 16 "read_data1";
    .port_info 8 /OUTPUT 16 "read_data2";
L_000001f6bfbdb1e0 .functor BUFZ 16, L_000001f6bfc4c9b0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_000001f6bfbdae60 .functor BUFZ 16, L_000001f6bfca9f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v000001f6bfc4a5f0_0 .net *"_ivl_0", 15 0, L_000001f6bfc4c9b0;  1 drivers
v000001f6bfc4a690_0 .net *"_ivl_10", 3 0, L_000001f6bfca8860;  1 drivers
L_000001f6bfc60160 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6bfc49a10_0 .net *"_ivl_13", 1 0, L_000001f6bfc60160;  1 drivers
v000001f6bfc4b770_0 .net *"_ivl_2", 3 0, L_000001f6bfc4def0;  1 drivers
L_000001f6bfc60118 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001f6bfc49fb0_0 .net *"_ivl_5", 1 0, L_000001f6bfc60118;  1 drivers
v000001f6bfc4b8b0_0 .net *"_ivl_8", 15 0, L_000001f6bfca9f80;  1 drivers
v000001f6bfc4a550_0 .net "clk", 0 0, v000001f6bfc4dbd0_0;  alias, 1 drivers
v000001f6bfc49bf0_0 .var/i "i", 31 0;
v000001f6bfc4a050_0 .net "read_addr1", 1 0, L_000001f6bfc4d130;  alias, 1 drivers
v000001f6bfc4a4b0_0 .net "read_addr2", 1 0, L_000001f6bfc4c7d0;  alias, 1 drivers
v000001f6bfc4a730_0 .net "read_data1", 15 0, L_000001f6bfbdb1e0;  alias, 1 drivers
v000001f6bfc4a7d0_0 .net "read_data2", 15 0, L_000001f6bfbdae60;  alias, 1 drivers
v000001f6bfc4aa50 .array "registers", 3 0, 15 0;
v000001f6bfc4d310_0 .net "reset", 0 0, v000001f6bfc4c730_0;  alias, 1 drivers
v000001f6bfc4caf0_0 .net "write_addr", 1 0, L_000001f6bfc4d130;  alias, 1 drivers
v000001f6bfc4d3b0_0 .net "write_data", 15 0, v000001f6bfc4db30_0;  1 drivers
v000001f6bfc4e030_0 .net "write_enable", 0 0, v000001f6bfc4af50_0;  alias, 1 drivers
L_000001f6bfc4c9b0 .array/port v000001f6bfc4aa50, L_000001f6bfc4def0;
L_000001f6bfc4def0 .concat [ 2 2 0 0], L_000001f6bfc4d130, L_000001f6bfc60118;
L_000001f6bfca9f80 .array/port v000001f6bfc4aa50, L_000001f6bfca8860;
L_000001f6bfca8860 .concat [ 2 2 0 0], L_000001f6bfc4c7d0, L_000001f6bfc60160;
    .scope S_000001f6bfba1250;
T_0 ;
    %wait E_000001f6bfb8c0c0;
    %load/vec4 v000001f6bfc49b50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6bfc4ad70_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001f6bfc4a410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v000001f6bfc4ac30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001f6bfc4b090_0;
    %assign/vec4 v000001f6bfc4ad70_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v000001f6bfc4ad70_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001f6bfc4ad70_0, 0;
T_0.5 ;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001f6bfba10c0;
T_1 ;
    %pushi/vec4 36869, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 37891, 0, 16;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 4352, 0, 16;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 38914, 0, 16;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 8704, 0, 16;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 39936, 0, 16;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 45824, 0, 16;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %pushi/vec4 57344, 0, 16;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001f6bfc4b810, 4, 0;
    %end;
    .thread T_1;
    .scope S_000001f6bfba30e0;
T_2 ;
    %wait E_000001f6bfb8c0c0;
    %load/vec4 v000001f6bfc4d310_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6bfc49bf0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001f6bfc49bf0_0;
    %cmpi/s 4, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v000001f6bfc49bf0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6bfc4aa50, 0, 4;
    %load/vec4 v000001f6bfc49bf0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6bfc49bf0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001f6bfc4e030_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001f6bfc4d3b0_0;
    %load/vec4 v000001f6bfc4caf0_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6bfc4aa50, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001f6bfbed320;
T_3 ;
    %wait E_000001f6bfb8c400;
    %load/vec4 v000001f6bfbdc5a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.0 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %load/vec4 v000001f6bfbdc1e0_0;
    %add;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.1 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %load/vec4 v000001f6bfbdc1e0_0;
    %sub;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.2 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %load/vec4 v000001f6bfbdc1e0_0;
    %and;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.3 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %load/vec4 v000001f6bfbdc1e0_0;
    %or;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.4 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %load/vec4 v000001f6bfbdc1e0_0;
    %xor;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.5 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %inv;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.6 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.7 ;
    %load/vec4 v000001f6bfbdbb00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.8 ;
    %load/vec4 v000001f6bfbdc1e0_0;
    %store/vec4 v000001f6bfbdc320_0, 0, 16;
    %jmp T_3.10;
T_3.10 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001f6bfb9cd20;
T_4 ;
    %wait E_000001f6bfb8bb00;
    %load/vec4 v000001f6bfc4b3b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v000001f6bfc4a9b0_0;
    %load/vec4 v000001f6bfc4a370_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001f6bfc4b310, 0, 4;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001f6bfb9cd20;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001f6bfc4b630_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001f6bfc4b630_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 4, v000001f6bfc4b630_0;
    %store/vec4a v000001f6bfc4b310, 4, 0;
    %load/vec4 v000001f6bfc4b630_0;
    %addi 1, 0, 32;
    %store/vec4 v000001f6bfc4b630_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001f6bfbf1440;
T_6 ;
    %wait E_000001f6bfb8c0c0;
    %load/vec4 v000001f6bfc4b4f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001f6bfc4a190_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001f6bfc4b270_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v000001f6bfc4aaf0_0;
    %assign/vec4 v000001f6bfc4a190_0, 0;
    %load/vec4 v000001f6bfc4a190_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v000001f6bfc4a0f0_0;
    %assign/vec4 v000001f6bfc4b270_0, 0;
T_6.2 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_000001f6bfbf1440;
T_7 ;
    %wait E_000001f6bfb8c7c0;
    %load/vec4 v000001f6bfc4a190_0;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %load/vec4 v000001f6bfc4a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.7;
T_7.0 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.7;
T_7.1 ;
    %load/vec4 v000001f6bfc4a0f0_0;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.7;
T_7.2 ;
    %load/vec4 v000001f6bfc4b270_0;
    %cmpi/e 10, 0, 4;
    %jmp/1 T_7.13, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001f6bfc4b270_0;
    %cmpi/e 11, 0, 4;
    %flag_or 4, 8;
T_7.13;
    %jmp/0xz  T_7.11, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.12;
T_7.11 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
T_7.12 ;
    %jmp T_7.7;
T_7.3 ;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.7;
T_7.4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.7;
T_7.5 ;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001f6bfc4aaf0_0, 0, 3;
    %jmp T_7.7;
T_7.7 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001f6bfbf1440;
T_8 ;
    %wait E_000001f6bfb8c080;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc49c90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc4b590_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc4af50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc4b1d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc4b450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc49e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfbdb9c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfbdc460_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001f6bfbdc640_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfbdb7e0_0, 0, 1;
    %load/vec4 v000001f6bfc4a190_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %jmp T_8.6;
T_8.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfbdb9c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc49c90_0, 0, 1;
    %jmp T_8.6;
T_8.1 ;
    %load/vec4 v000001f6bfc4a0f0_0;
    %store/vec4 v000001f6bfbdc640_0, 0, 4;
    %jmp T_8.6;
T_8.2 ;
    %load/vec4 v000001f6bfc4b270_0;
    %store/vec4 v000001f6bfbdc640_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfbdc460_0, 0, 1;
    %load/vec4 v000001f6bfc4b270_0;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.8, 6;
    %jmp T_8.10;
T_8.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4b590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc49c90_0, 0, 1;
    %jmp T_8.10;
T_8.8 ;
    %load/vec4 v000001f6bfc4acd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4b590_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc49c90_0, 0, 1;
T_8.11 ;
    %jmp T_8.10;
T_8.10 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.3 ;
    %load/vec4 v000001f6bfc4b270_0;
    %cmpi/e 11, 0, 4;
    %jmp/0xz  T_8.13, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4b1d0_0, 0, 1;
T_8.13 ;
    %jmp T_8.6;
T_8.4 ;
    %load/vec4 v000001f6bfc4b270_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_8.15, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_8.16, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_8.17, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_8.18, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_8.19, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_8.20, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4af50_0, 0, 1;
    %jmp T_8.22;
T_8.15 ;
    %jmp T_8.22;
T_8.16 ;
    %jmp T_8.22;
T_8.17 ;
    %jmp T_8.22;
T_8.18 ;
    %jmp T_8.22;
T_8.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4b450_0, 0, 1;
    %jmp T_8.22;
T_8.20 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4af50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc49e70_0, 0, 1;
    %jmp T_8.22;
T_8.22 ;
    %pop/vec4 1;
    %jmp T_8.6;
T_8.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfbdb7e0_0, 0, 1;
    %jmp T_8.6;
T_8.6 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000001f6bfb94650;
T_9 ;
    %wait E_000001f6bfb8c0c0;
    %load/vec4 v000001f6bfc4ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6bfc4df90_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001f6bfc4d090_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v000001f6bfc4ccd0_0;
    %assign/vec4 v000001f6bfc4df90_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001f6bfb94650;
T_10 ;
    %wait E_000001f6bfb8c0c0;
    %load/vec4 v000001f6bfc4ce10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001f6bfc4e0d0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001f6bfc4c410_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001f6bfc4cc30_0;
    %assign/vec4 v000001f6bfc4e0d0_0, 0;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001f6bfb94650;
T_11 ;
    %wait E_000001f6bfb8bf00;
    %load/vec4 v000001f6bfc4d770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v000001f6bfc4ddb0_0;
    %store/vec4 v000001f6bfc4db30_0, 0, 16;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v000001f6bfc4c690_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v000001f6bfc4ca50_0;
    %store/vec4 v000001f6bfc4db30_0, 0, 16;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v000001f6bfc4e0d0_0;
    %store/vec4 v000001f6bfc4db30_0, 0, 16;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001f6bfbee440;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc4dbd0_0, 0, 1;
T_12.0 ;
    %delay 5000, 0;
    %load/vec4 v000001f6bfc4dbd0_0;
    %inv;
    %store/vec4 v000001f6bfc4dbd0_0, 0, 1;
    %jmp T_12.0;
    %end;
    .thread T_12;
    .scope S_000001f6bfbee440;
T_13 ;
    %vpi_call 2 36 "$dumpfile", "cpu_waveform.vcd" {0 0 0};
    %vpi_call 2 37 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001f6bfbee440 {0 0 0};
    %end;
    .thread T_13;
    .scope S_000001f6bfbee440;
T_14 ;
    %vpi_call 2 42 "$display", "========================================" {0 0 0};
    %vpi_call 2 43 "$display", "  16-bit RISC CPU Simulation" {0 0 0};
    %vpi_call 2 44 "$display", "  ADLD & CO Project" {0 0 0};
    %vpi_call 2 45 "$display", "========================================" {0 0 0};
    %vpi_call 2 46 "$display", "\000" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001f6bfc4c730_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001f6bfc4c730_0, 0, 1;
    %vpi_call 2 53 "$display", "Time\011PC\011Instruction\011\011R0\011R1\011R2\011R3\011ALU Out\011State" {0 0 0};
    %vpi_call 2 54 "$display", "----\011--\011-----------\011\011--\011--\011--\011--\011-------\011-----" {0 0 0};
    %pushi/vec4 100, 0, 32;
T_14.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_14.1, 5;
    %jmp/1 T_14.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_000001f6bfb8bb00;
    %delay 1000, 0;
    %load/vec4 v000001f6bfc4d1d0_0;
    %parti/s 8, 0, 2;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v000001f6bfc4b810, 4;
    %vpi_call 2 61 "$display", "%0t\011%d\011%b\011%d\011%d\011%d\011%d\011%d\011%d", $time, v000001f6bfc4d1d0_0, S<0,vec4,u16>, &A<v000001f6bfc4aa50, 0>, &A<v000001f6bfc4aa50, 1>, &A<v000001f6bfc4aa50, 2>, &A<v000001f6bfc4aa50, 3>, v000001f6bfc4d9f0_0, v000001f6bfc4a190_0 {1 0 0};
    %load/vec4 v000001f6bfc4dc70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 75 "$display", "\000" {0 0 0};
    %vpi_call 2 76 "$display", "========================================" {0 0 0};
    %vpi_call 2 77 "$display", "  CPU HALTED" {0 0 0};
    %vpi_call 2 78 "$display", "========================================" {0 0 0};
    %vpi_call 2 79 "$display", "\000" {0 0 0};
    %vpi_call 2 80 "$display", "Final Register Values:" {0 0 0};
    %vpi_call 2 81 "$display", "  R0 = %d (expected: 6)", &A<v000001f6bfc4aa50, 0> {0 0 0};
    %vpi_call 2 82 "$display", "  R1 = %d (expected: 3)", &A<v000001f6bfc4aa50, 1> {0 0 0};
    %vpi_call 2 83 "$display", "  R2 = %d (expected: 2)", &A<v000001f6bfc4aa50, 2> {0 0 0};
    %vpi_call 2 84 "$display", "  R3 = %d (expected: 0)", &A<v000001f6bfc4aa50, 3> {0 0 0};
    %vpi_call 2 85 "$display", "\000" {0 0 0};
    %vpi_call 2 86 "$display", "Data Memory[0] = %d (expected: 6)", &A<v000001f6bfc4b310, 0> {0 0 0};
    %vpi_call 2 87 "$display", "\000" {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f6bfc4aa50, 4;
    %pad/u 32;
    %cmpi/e 6, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_14.6, 4;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v000001f6bfc4b310, 4;
    %pad/u 32;
    %pushi/vec4 6, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_14.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.4, 8;
    %vpi_call 2 92 "$display", "*** TEST PASSED ***" {0 0 0};
    %jmp T_14.5;
T_14.4 ;
    %vpi_call 2 94 "$display", "*** TEST FAILED ***" {0 0 0};
T_14.5 ;
    %vpi_call 2 97 "$finish" {0 0 0};
T_14.2 ;
    %jmp T_14.0;
T_14.1 ;
    %pop/vec4 1;
    %vpi_call 2 101 "$display", "Simulation timeout - CPU did not halt" {0 0 0};
    %vpi_call 2 102 "$finish" {0 0 0};
    %end;
    .thread T_14;
# The file index is used to find the file name in the following table.
:file_names 10;
    "N/A";
    "<interactive>";
    "testbench\cpu_tb.v";
    "src\cpu_top.v";
    "src\alu.v";
    "src\control_unit.v";
    "src\data_memory.v";
    "src\instruction_mem.v";
    "src\program_counter.v";
    "src\register_file.v";
