Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Apr 10 18:11:41 2023
| Host         : LAPTOP-QJDTSDBT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file testbench_timing_summary_routed.rpt -pb testbench_timing_summary_routed.pb -rpx testbench_timing_summary_routed.rpx -warn_on_violation
| Design       : testbench
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (35)
6. checking no_output_delay (39)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (35)
-------------------------------
 There are 35 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (39)
--------------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.344        0.000                      0                 8525        0.085        0.000                      0                 8525        9.166        0.000                       0                  2122  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk                   {0.000 41.665}     83.330          12.000          
  clk_out1_clk_wiz_0  {0.000 10.416}     20.833          48.002          
  clkfbout_clk_wiz_0  {0.000 41.665}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                    16.670        0.000                       0                     1  
  clk_out1_clk_wiz_0        4.344        0.000                      0                 8525        0.085        0.000                      0                 8525        9.166        0.000                       0                  2118  
  clkfbout_clk_wiz_0                                                                                                                                                   16.670        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.665      31.665     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        4.344ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.166ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.344ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.173ns  (logic 4.791ns (29.624%)  route 11.382ns (70.376%))
  Logic Levels:           19  (CARRY4=4 LUT2=3 LUT3=2 LUT4=1 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 19.294 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.561     6.004    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.128 r  rsrc1/rsrcregfile/reg0[9]_i_14/O
                         net (fo=1, routed)           0.000     6.128    rsrc1/rsrcregfile/reg0[9]_i_14_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     6.373 r  rsrc1/rsrcregfile/reg0_reg[9]_i_8/O
                         net (fo=1, routed)           0.796     7.169    rsrc1/rsrcregfile/reg0_reg[9]_i_8_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.298     7.467 r  rsrc1/rsrcregfile/reg0[9]_i_6/O
                         net (fo=1, routed)           0.941     8.407    rsrc1/rsrcirreg/reg0[9]_i_2_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  rsrc1/rsrcirreg/reg0[9]_i_4/O
                         net (fo=1, routed)           0.635     9.166    rsrc1/rsrcirreg/reg0[9]_i_4_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.149     9.315 r  rsrc1/rsrcirreg/reg0[9]_i_2/O
                         net (fo=1, routed)           0.430     9.745    rsrc1/rsrcirreg/reg0[9]_i_2_n_0
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.332    10.077 r  rsrc1/rsrcirreg/reg0[9]_i_1/O
                         net (fo=50, routed)          0.000    10.077    rsrc1/rsrcalu/D[8]
    SLICE_X49Y47         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    10.609 r  rsrc1/rsrcalu/c_reg[16]_i_32/CO[3]
                         net (fo=1, routed)           0.000    10.609    rsrc1/rsrcalu/c_reg[16]_i_32_n_0
    SLICE_X49Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.723 r  rsrc1/rsrcalu/c_reg[16]_i_22/CO[3]
                         net (fo=1, routed)           0.000    10.723    rsrc1/rsrcalu/c_reg[16]_i_22_n_0
    SLICE_X49Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.837 r  rsrc1/rsrcalu/c_reg[20]_i_12/CO[3]
                         net (fo=1, routed)           0.001    10.838    rsrc1/rsrcalu/c_reg[20]_i_12_n_0
    SLICE_X49Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    11.151 r  rsrc1/rsrcalu/c_reg[22]_i_15/O[3]
                         net (fo=1, routed)           0.590    11.740    rsrc1/rsrcalu/data3[24]
    SLICE_X48Y51         LUT3 (Prop_lut3_I0_O)        0.332    12.072 r  rsrc1/rsrcalu/c[24]_i_14/O
                         net (fo=1, routed)           0.531    12.603    rsrc1/rsrcirreg/c[24]_i_11_0
    SLICE_X47Y52         LUT6 (Prop_lut6_I5_O)        0.326    12.929 r  rsrc1/rsrcirreg/c[24]_i_13/O
                         net (fo=1, routed)           0.566    13.496    rsrc1/rsrcirreg/c[24]_i_13_n_0
    SLICE_X45Y52         LUT3 (Prop_lut3_I2_O)        0.150    13.646 r  rsrc1/rsrcirreg/c[24]_i_11/O
                         net (fo=1, routed)           0.588    14.234    rsrc1/rsrcirreg/c[24]_i_11_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I2_O)        0.326    14.560 r  rsrc1/rsrcirreg/c[24]_i_4/O
                         net (fo=1, routed)           0.567    15.127    rsrc1/rsrcirreg/c[24]_i_4_n_0
    SLICE_X42Y51         LUT6 (Prop_lut6_I5_O)        0.124    15.251 r  rsrc1/rsrcirreg/c[24]_i_1/O
                         net (fo=1, routed)           0.000    15.251    rsrc1/rsrccreg/D[24]
    SLICE_X42Y51         FDRE                                         r  rsrc1/rsrccreg/c_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.438    19.294    rsrc1/rsrccreg/clk_out1
    SLICE_X42Y51         FDRE                                         r  rsrc1/rsrccreg/c_reg[24]/C
                         clock pessimism              0.483    19.777    
                         clock uncertainty           -0.263    19.514    
    SLICE_X42Y51         FDRE (Setup_fdre_C_D)        0.081    19.595    rsrc1/rsrccreg/c_reg[24]
  -------------------------------------------------------------------
                         required time                         19.595    
                         arrival time                         -15.251    
  -------------------------------------------------------------------
                         slack                                  4.344    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        16.163ns  (logic 4.563ns (28.231%)  route 11.600ns (71.769%))
  Logic Levels:           17  (CARRY4=3 LUT2=3 LUT3=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 19.303 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.159     5.602    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.726 f  rsrc1/rsrcregfile/reg0[0]_i_12/O
                         net (fo=1, routed)           0.000     5.726    rsrc1/rsrcregfile/reg0[0]_i_12_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.943 f  rsrc1/rsrcregfile/reg0_reg[0]_i_7/O
                         net (fo=1, routed)           0.877     6.820    rsrc1/rsrcregfile/reg0_reg[0]_i_7_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.119 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.829     7.948    rsrc1/rsrcirreg/reg0[0]_i_2_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I2_O)        0.118     8.066 f  rsrc1/rsrcirreg/reg0[0]_i_5/O
                         net (fo=1, routed)           0.436     8.503    rsrc1/rsrcirreg/reg0[0]_i_5_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.326     8.829 f  rsrc1/rsrcirreg/reg0[0]_i_2/O
                         net (fo=1, routed)           0.263     9.092    rsrc1/rsrcirreg/reg0[0]_i_2_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.216 f  rsrc1/rsrcirreg/reg0[0]_i_1/O
                         net (fo=57, routed)          1.166    10.382    rsrc1/rsrcirreg/data3[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.532 r  rsrc1/rsrcirreg/c[2]_i_11/O
                         net (fo=1, routed)           0.388    10.920    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X44Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.702 r  rsrc1/rsrcalu/c_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsrc1/rsrcalu/c_reg[2]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsrc1/rsrcalu/c_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsrc1/rsrcalu/c_reg[5]_i_8_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.150 r  rsrc1/rsrcalu/c_reg[11]_i_18/O[1]
                         net (fo=1, routed)           0.963    13.113    rsrc1/rsrcirreg/c_reg[31][8]
    SLICE_X45Y52         LUT3 (Prop_lut3_I2_O)        0.331    13.444 f  rsrc1/rsrcirreg/c[9]_i_12/O
                         net (fo=1, routed)           0.646    14.090    rsrc1/rsrcirreg/c[9]_i_12_n_0
    SLICE_X37Y55         LUT6 (Prop_lut6_I5_O)        0.332    14.422 r  rsrc1/rsrcirreg/c[9]_i_5/O
                         net (fo=1, routed)           0.695    15.117    rsrc1/rsrcirreg/c[9]_i_5_n_0
    SLICE_X37Y49         LUT6 (Prop_lut6_I4_O)        0.124    15.241 r  rsrc1/rsrcirreg/c[9]_i_1/O
                         net (fo=1, routed)           0.000    15.241    rsrc1/rsrccreg/D[9]
    SLICE_X37Y49         FDRE                                         r  rsrc1/rsrccreg/c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.446    19.303    rsrc1/rsrccreg/clk_out1
    SLICE_X37Y49         FDRE                                         r  rsrc1/rsrccreg/c_reg[9]/C
                         clock pessimism              0.563    19.866    
                         clock uncertainty           -0.263    19.603    
    SLICE_X37Y49         FDRE (Setup_fdre_C_D)        0.031    19.634    rsrc1/rsrccreg/c_reg[9]
  -------------------------------------------------------------------
                         required time                         19.634    
                         arrival time                         -15.241    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.651ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.905ns  (logic 4.296ns (27.011%)  route 11.609ns (72.989%))
  Logic Levels:           16  (CARRY4=1 LUT2=4 LUT3=1 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 19.303 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.159     5.602    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.726 f  rsrc1/rsrcregfile/reg0[0]_i_12/O
                         net (fo=1, routed)           0.000     5.726    rsrc1/rsrcregfile/reg0[0]_i_12_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.943 f  rsrc1/rsrcregfile/reg0_reg[0]_i_7/O
                         net (fo=1, routed)           0.877     6.820    rsrc1/rsrcregfile/reg0_reg[0]_i_7_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.119 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.829     7.948    rsrc1/rsrcirreg/reg0[0]_i_2_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I2_O)        0.118     8.066 f  rsrc1/rsrcirreg/reg0[0]_i_5/O
                         net (fo=1, routed)           0.436     8.503    rsrc1/rsrcirreg/reg0[0]_i_5_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.326     8.829 f  rsrc1/rsrcirreg/reg0[0]_i_2/O
                         net (fo=1, routed)           0.263     9.092    rsrc1/rsrcirreg/reg0[0]_i_2_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.216 f  rsrc1/rsrcirreg/reg0[0]_i_1/O
                         net (fo=57, routed)          1.166    10.382    rsrc1/rsrcirreg/data3[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.532 r  rsrc1/rsrcirreg/c[2]_i_11/O
                         net (fo=1, routed)           0.388    10.920    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X44Y46         CARRY4 (Prop_carry4_CYINIT_O[3])
                                                      0.844    11.764 r  rsrc1/rsrcalu/c_reg[2]_i_8/O[3]
                         net (fo=1, routed)           0.917    12.681    rsrc1/rsrcalu/data0[3]
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.332    13.013 r  rsrc1/rsrcalu/c[3]_i_10/O
                         net (fo=1, routed)           0.575    13.588    rsrc1/rsrcirreg/c[3]_i_2_0
    SLICE_X41Y48         LUT6 (Prop_lut6_I5_O)        0.326    13.914 r  rsrc1/rsrcirreg/c[3]_i_5/O
                         net (fo=1, routed)           0.313    14.227    rsrc1/rsrcirreg/c[3]_i_5_n_0
    SLICE_X38Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.351 r  rsrc1/rsrcirreg/c[3]_i_2/O
                         net (fo=1, routed)           0.508    14.859    rsrc1/rsrcirreg/c[3]_i_2_n_0
    SLICE_X39Y48         LUT6 (Prop_lut6_I2_O)        0.124    14.983 r  rsrc1/rsrcirreg/c[3]_i_1/O
                         net (fo=1, routed)           0.000    14.983    rsrc1/rsrccreg/D[3]
    SLICE_X39Y48         FDRE                                         r  rsrc1/rsrccreg/c_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.446    19.303    rsrc1/rsrccreg/clk_out1
    SLICE_X39Y48         FDRE                                         r  rsrc1/rsrccreg/c_reg[3]/C
                         clock pessimism              0.563    19.866    
                         clock uncertainty           -0.263    19.603    
    SLICE_X39Y48         FDRE (Setup_fdre_C_D)        0.031    19.634    rsrc1/rsrccreg/c_reg[3]
  -------------------------------------------------------------------
                         required time                         19.634    
                         arrival time                         -14.983    
  -------------------------------------------------------------------
                         slack                                  4.651    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.677ns  (logic 3.394ns (21.650%)  route 12.283ns (78.350%))
  Logic Levels:           14  (LUT2=3 LUT4=2 LUT5=1 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 19.294 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.639     6.082    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X36Y45         LUT6 (Prop_lut6_I2_O)        0.124     6.206 r  rsrc1/rsrcregfile/reg0[26]_i_11/O
                         net (fo=1, routed)           0.000     6.206    rsrc1/rsrcregfile/reg0[26]_i_11_n_0
    SLICE_X36Y45         MUXF7 (Prop_muxf7_I0_O)      0.212     6.418 r  rsrc1/rsrcregfile/reg0_reg[26]_i_7/O
                         net (fo=1, routed)           0.990     7.408    rsrc1/rsrcregfile/reg0_reg[26]_i_7_n_0
    SLICE_X44Y44         LUT6 (Prop_lut6_I0_O)        0.299     7.707 r  rsrc1/rsrcregfile/reg0[26]_i_6/O
                         net (fo=1, routed)           0.597     8.303    rsrc1/rsrcirreg/reg0[26]_i_2_0
    SLICE_X48Y47         LUT6 (Prop_lut6_I0_O)        0.124     8.427 r  rsrc1/rsrcirreg/reg0[26]_i_4/O
                         net (fo=1, routed)           0.974     9.402    rsrc1/rsrcirreg/reg0[26]_i_4_n_0
    SLICE_X48Y51         LUT2 (Prop_lut2_I0_O)        0.149     9.551 r  rsrc1/rsrcirreg/reg0[26]_i_2/O
                         net (fo=1, routed)           0.460    10.011    rsrc1/rsrcirreg/reg0[26]_i_2_n_0
    SLICE_X49Y51         LUT2 (Prop_lut2_I0_O)        0.332    10.343 r  rsrc1/rsrcirreg/reg0[26]_i_1/O
                         net (fo=50, routed)          1.018    11.361    rsrc1/rsrcirreg/reg0[31]_i_10_0[25]
    SLICE_X36Y53         LUT6 (Prop_lut6_I5_O)        0.124    11.485 r  rsrc1/rsrcirreg/c[10]_i_9/O
                         net (fo=12, routed)          0.786    12.271    rsrc1/rsrcirreg/c[10]_i_9_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.150    12.421 r  rsrc1/rsrcirreg/c[22]_i_5/O
                         net (fo=3, routed)           0.826    13.247    rsrc1/rsrcirreg/c[22]_i_5_n_0
    SLICE_X40Y51         LUT4 (Prop_lut4_I2_O)        0.360    13.607 f  rsrc1/rsrcirreg/c[6]_i_3/O
                         net (fo=1, routed)           0.816    14.423    rsrc1/rsrcirreg/c[6]_i_3_n_0
    SLICE_X40Y50         LUT6 (Prop_lut6_I3_O)        0.332    14.755 r  rsrc1/rsrcirreg/c[6]_i_1/O
                         net (fo=1, routed)           0.000    14.755    rsrc1/rsrccreg/D[6]
    SLICE_X40Y50         FDRE                                         r  rsrc1/rsrccreg/c_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.438    19.294    rsrc1/rsrccreg/clk_out1
    SLICE_X40Y50         FDRE                                         r  rsrc1/rsrccreg/c_reg[6]/C
                         clock pessimism              0.483    19.777    
                         clock uncertainty           -0.263    19.514    
    SLICE_X40Y50         FDRE (Setup_fdre_C_D)        0.031    19.545    rsrc1/rsrccreg/c_reg[6]
  -------------------------------------------------------------------
                         required time                         19.545    
                         arrival time                         -14.755    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.798ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.667ns  (logic 4.469ns (28.525%)  route 11.198ns (71.475%))
  Logic Levels:           19  (CARRY4=4 LUT2=4 LUT3=1 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 19.294 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.159     5.602    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.726 f  rsrc1/rsrcregfile/reg0[0]_i_12/O
                         net (fo=1, routed)           0.000     5.726    rsrc1/rsrcregfile/reg0[0]_i_12_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.943 f  rsrc1/rsrcregfile/reg0_reg[0]_i_7/O
                         net (fo=1, routed)           0.877     6.820    rsrc1/rsrcregfile/reg0_reg[0]_i_7_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.119 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.829     7.948    rsrc1/rsrcirreg/reg0[0]_i_2_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I2_O)        0.118     8.066 f  rsrc1/rsrcirreg/reg0[0]_i_5/O
                         net (fo=1, routed)           0.436     8.503    rsrc1/rsrcirreg/reg0[0]_i_5_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.326     8.829 f  rsrc1/rsrcirreg/reg0[0]_i_2/O
                         net (fo=1, routed)           0.263     9.092    rsrc1/rsrcirreg/reg0[0]_i_2_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.216 f  rsrc1/rsrcirreg/reg0[0]_i_1/O
                         net (fo=57, routed)          1.166    10.382    rsrc1/rsrcirreg/data3[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.532 r  rsrc1/rsrcirreg/c[2]_i_11/O
                         net (fo=1, routed)           0.388    10.920    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X44Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.702 r  rsrc1/rsrcalu/c_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsrc1/rsrcalu/c_reg[2]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsrc1/rsrcalu/c_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsrc1/rsrcalu/c_reg[5]_i_8_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsrc1/rsrcalu/c_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsrc1/rsrcalu/c_reg[11]_i_18_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.169 r  rsrc1/rsrcalu/c_reg[19]_i_15/O[2]
                         net (fo=1, routed)           0.418    12.587    rsrc1/rsrcalu/data0[14]
    SLICE_X41Y49         LUT2 (Prop_lut2_I0_O)        0.302    12.889 r  rsrc1/rsrcalu/c[14]_i_11/O
                         net (fo=1, routed)           0.597    13.486    rsrc1/rsrcirreg/c[14]_i_5_0
    SLICE_X41Y51         LUT6 (Prop_lut6_I4_O)        0.124    13.610 r  rsrc1/rsrcirreg/c[14]_i_8/O
                         net (fo=1, routed)           0.486    14.096    rsrc1/rsrcirreg/c[14]_i_8_n_0
    SLICE_X41Y53         LUT6 (Prop_lut6_I4_O)        0.124    14.220 f  rsrc1/rsrcirreg/c[14]_i_5/O
                         net (fo=1, routed)           0.401    14.621    rsrc1/rsrcirreg/c[14]_i_5_n_0
    SLICE_X41Y52         LUT6 (Prop_lut6_I5_O)        0.124    14.745 r  rsrc1/rsrcirreg/c[14]_i_1/O
                         net (fo=1, routed)           0.000    14.745    rsrc1/rsrccreg/D[14]
    SLICE_X41Y52         FDRE                                         r  rsrc1/rsrccreg/c_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.438    19.294    rsrc1/rsrccreg/clk_out1
    SLICE_X41Y52         FDRE                                         r  rsrc1/rsrccreg/c_reg[14]/C
                         clock pessimism              0.483    19.777    
                         clock uncertainty           -0.263    19.514    
    SLICE_X41Y52         FDRE (Setup_fdre_C_D)        0.029    19.543    rsrc1/rsrccreg/c_reg[14]
  -------------------------------------------------------------------
                         required time                         19.543    
                         arrival time                         -14.745    
  -------------------------------------------------------------------
                         slack                                  4.798    

Slack (MET) :             4.815ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.739ns  (logic 3.152ns (20.027%)  route 12.587ns (79.973%))
  Logic Levels:           14  (LUT2=3 LUT4=2 LUT6=8 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 19.303 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.472     4.305    rsrc1/rsrcirreg/gra
    SLICE_X55Y41         LUT6 (Prop_lut6_I1_O)        0.124     4.429 r  rsrc1/rsrcirreg/reg0[31]_i_6/O
                         net (fo=288, routed)         1.393     5.822    rsrc1/rsrcregfile/mux_out[0]
    SLICE_X38Y35         LUT6 (Prop_lut6_I4_O)        0.124     5.946 r  rsrc1/rsrcregfile/reg0[12]_i_16/O
                         net (fo=1, routed)           0.000     5.946    rsrc1/rsrcregfile/reg0[12]_i_16_n_0
    SLICE_X38Y35         MUXF7 (Prop_muxf7_I1_O)      0.214     6.160 r  rsrc1/rsrcregfile/reg0_reg[12]_i_9/O
                         net (fo=1, routed)           0.921     7.081    rsrc1/rsrcregfile/reg0_reg[12]_i_9_n_0
    SLICE_X40Y37         LUT6 (Prop_lut6_I3_O)        0.297     7.378 r  rsrc1/rsrcregfile/reg0[12]_i_6/O
                         net (fo=1, routed)           1.024     8.402    rsrc1/rsrcirreg/reg0[12]_i_2_0
    SLICE_X53Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.526 r  rsrc1/rsrcirreg/reg0[12]_i_4/O
                         net (fo=1, routed)           0.637     9.162    rsrc1/rsrcirreg/reg0[12]_i_4_n_0
    SLICE_X53Y47         LUT2 (Prop_lut2_I0_O)        0.149     9.311 r  rsrc1/rsrcirreg/reg0[12]_i_2/O
                         net (fo=1, routed)           0.549     9.860    rsrc1/rsrcirreg/reg0[12]_i_2_n_0
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.332    10.192 r  rsrc1/rsrcirreg/reg0[12]_i_1/O
                         net (fo=51, routed)          1.391    11.583    rsrc1/rsrcirreg/reg0[31]_i_10_0[11]
    SLICE_X36Y54         LUT6 (Prop_lut6_I0_O)        0.124    11.707 r  rsrc1/rsrcirreg/c[31]_i_37/O
                         net (fo=4, routed)           0.815    12.522    rsrc1/rsrcirreg/c[31]_i_37_n_0
    SLICE_X38Y54         LUT6 (Prop_lut6_I1_O)        0.124    12.646 r  rsrc1/rsrcirreg/c[23]_i_9/O
                         net (fo=2, routed)           0.807    13.454    rsrc1/rsrcirreg/c[23]_i_9_n_0
    SLICE_X36Y49         LUT4 (Prop_lut4_I1_O)        0.150    13.604 r  rsrc1/rsrcirreg/c[7]_i_3/O
                         net (fo=1, routed)           0.887    14.491    rsrc1/rsrcirreg/c[7]_i_3_n_0
    SLICE_X37Y48         LUT6 (Prop_lut6_I1_O)        0.326    14.817 r  rsrc1/rsrcirreg/c[7]_i_1/O
                         net (fo=1, routed)           0.000    14.817    rsrc1/rsrccreg/D[7]
    SLICE_X37Y48         FDRE                                         r  rsrc1/rsrccreg/c_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.446    19.303    rsrc1/rsrccreg/clk_out1
    SLICE_X37Y48         FDRE                                         r  rsrc1/rsrccreg/c_reg[7]/C
                         clock pessimism              0.563    19.866    
                         clock uncertainty           -0.263    19.603    
    SLICE_X37Y48         FDRE (Setup_fdre_C_D)        0.029    19.632    rsrc1/rsrccreg/c_reg[7]
  -------------------------------------------------------------------
                         required time                         19.632    
                         arrival time                         -14.817    
  -------------------------------------------------------------------
                         slack                                  4.815    

Slack (MET) :             4.816ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.649ns  (logic 4.669ns (29.836%)  route 10.980ns (70.164%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.136ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 19.292 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.159     5.602    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.726 f  rsrc1/rsrcregfile/reg0[0]_i_12/O
                         net (fo=1, routed)           0.000     5.726    rsrc1/rsrcregfile/reg0[0]_i_12_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.943 f  rsrc1/rsrcregfile/reg0_reg[0]_i_7/O
                         net (fo=1, routed)           0.877     6.820    rsrc1/rsrcregfile/reg0_reg[0]_i_7_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.119 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.829     7.948    rsrc1/rsrcirreg/reg0[0]_i_2_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I2_O)        0.118     8.066 f  rsrc1/rsrcirreg/reg0[0]_i_5/O
                         net (fo=1, routed)           0.436     8.503    rsrc1/rsrcirreg/reg0[0]_i_5_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.326     8.829 f  rsrc1/rsrcirreg/reg0[0]_i_2/O
                         net (fo=1, routed)           0.263     9.092    rsrc1/rsrcirreg/reg0[0]_i_2_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.216 f  rsrc1/rsrcirreg/reg0[0]_i_1/O
                         net (fo=57, routed)          1.166    10.382    rsrc1/rsrcirreg/data3[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.532 r  rsrc1/rsrcirreg/c[2]_i_11/O
                         net (fo=1, routed)           0.388    10.920    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X44Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.702 r  rsrc1/rsrcalu/c_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsrc1/rsrcalu/c_reg[2]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsrc1/rsrcalu/c_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsrc1/rsrcalu/c_reg[5]_i_8_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsrc1/rsrcalu/c_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsrc1/rsrcalu/c_reg[11]_i_18_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  rsrc1/rsrcalu/c_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.045    rsrc1/rsrcalu/c_reg[19]_i_15_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsrc1/rsrcalu/c_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsrc1/rsrcalu/c_reg[19]_i_10_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.493 r  rsrc1/rsrcalu/c_reg[26]_i_14/O[1]
                         net (fo=1, routed)           0.805    13.299    rsrc1/rsrcirreg/c_reg[31][19]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.303    13.602 r  rsrc1/rsrcirreg/c[21]_i_11/O
                         net (fo=1, routed)           0.585    14.187    rsrc1/rsrcirreg/c[21]_i_11_n_0
    SLICE_X37Y52         LUT6 (Prop_lut6_I3_O)        0.124    14.311 r  rsrc1/rsrcirreg/c[21]_i_4/O
                         net (fo=1, routed)           0.292    14.603    rsrc1/rsrcirreg/c[21]_i_4_n_0
    SLICE_X37Y51         LUT6 (Prop_lut6_I4_O)        0.124    14.727 r  rsrc1/rsrcirreg/c[21]_i_1/O
                         net (fo=1, routed)           0.000    14.727    rsrc1/rsrccreg/D[21]
    SLICE_X37Y51         FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.436    19.292    rsrc1/rsrccreg/clk_out1
    SLICE_X37Y51         FDRE                                         r  rsrc1/rsrccreg/c_reg[21]/C
                         clock pessimism              0.483    19.775    
                         clock uncertainty           -0.263    19.512    
    SLICE_X37Y51         FDRE (Setup_fdre_C_D)        0.031    19.543    rsrc1/rsrccreg/c_reg[21]
  -------------------------------------------------------------------
                         required time                         19.543    
                         arrival time                         -14.727    
  -------------------------------------------------------------------
                         slack                                  4.816    

Slack (MET) :             4.838ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.718ns  (logic 4.651ns (29.590%)  route 11.067ns (70.410%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=2 LUT4=2 LUT5=2 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.530ns = ( 19.303 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.159     5.602    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.726 f  rsrc1/rsrcregfile/reg0[0]_i_12/O
                         net (fo=1, routed)           0.000     5.726    rsrc1/rsrcregfile/reg0[0]_i_12_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.943 f  rsrc1/rsrcregfile/reg0_reg[0]_i_7/O
                         net (fo=1, routed)           0.877     6.820    rsrc1/rsrcregfile/reg0_reg[0]_i_7_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.119 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.829     7.948    rsrc1/rsrcirreg/reg0[0]_i_2_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I2_O)        0.118     8.066 f  rsrc1/rsrcirreg/reg0[0]_i_5/O
                         net (fo=1, routed)           0.436     8.503    rsrc1/rsrcirreg/reg0[0]_i_5_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.326     8.829 f  rsrc1/rsrcirreg/reg0[0]_i_2/O
                         net (fo=1, routed)           0.263     9.092    rsrc1/rsrcirreg/reg0[0]_i_2_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.216 f  rsrc1/rsrcirreg/reg0[0]_i_1/O
                         net (fo=57, routed)          1.166    10.382    rsrc1/rsrcirreg/data3[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.532 r  rsrc1/rsrcirreg/c[2]_i_11/O
                         net (fo=1, routed)           0.388    10.920    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X44Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.702 r  rsrc1/rsrcalu/c_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsrc1/rsrcalu/c_reg[2]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsrc1/rsrcalu/c_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsrc1/rsrcalu/c_reg[5]_i_8_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsrc1/rsrcalu/c_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsrc1/rsrcalu/c_reg[11]_i_18_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  rsrc1/rsrcalu/c_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.045    rsrc1/rsrcalu/c_reg[19]_i_15_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsrc1/rsrcalu/c_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsrc1/rsrcalu/c_reg[19]_i_10_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.472 r  rsrc1/rsrcalu/c_reg[26]_i_14/O[3]
                         net (fo=1, routed)           0.579    13.051    rsrc1/rsrcirreg/c_reg[31][21]
    SLICE_X45Y52         LUT3 (Prop_lut3_I1_O)        0.306    13.357 r  rsrc1/rsrcirreg/c[23]_i_6/O
                         net (fo=1, routed)           0.626    13.983    rsrc1/rsrcirreg/c[23]_i_6_n_0
    SLICE_X37Y52         LUT5 (Prop_lut5_I2_O)        0.124    14.107 r  rsrc1/rsrcirreg/c[23]_i_2/O
                         net (fo=1, routed)           0.565    14.672    rsrc1/rsrcirreg/c[23]_i_2_n_0
    SLICE_X36Y49         LUT5 (Prop_lut5_I2_O)        0.124    14.796 r  rsrc1/rsrcirreg/c[23]_i_1/O
                         net (fo=1, routed)           0.000    14.796    rsrc1/rsrccreg/D[23]
    SLICE_X36Y49         FDRE                                         r  rsrc1/rsrccreg/c_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.446    19.303    rsrc1/rsrccreg/clk_out1
    SLICE_X36Y49         FDRE                                         r  rsrc1/rsrccreg/c_reg[23]/C
                         clock pessimism              0.563    19.866    
                         clock uncertainty           -0.263    19.603    
    SLICE_X36Y49         FDRE (Setup_fdre_C_D)        0.031    19.634    rsrc1/rsrccreg/c_reg[23]
  -------------------------------------------------------------------
                         required time                         19.634    
                         arrival time                         -14.796    
  -------------------------------------------------------------------
                         slack                                  4.838    

Slack (MET) :             4.877ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.587ns  (logic 3.418ns (21.928%)  route 12.169ns (78.072%))
  Logic Levels:           14  (LUT2=3 LUT3=1 LUT4=2 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.135ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.539ns = ( 19.293 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.561     6.004    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X41Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.128 r  rsrc1/rsrcregfile/reg0[9]_i_14/O
                         net (fo=1, routed)           0.000     6.128    rsrc1/rsrcregfile/reg0[9]_i_14_n_0
    SLICE_X41Y35         MUXF7 (Prop_muxf7_I1_O)      0.245     6.373 r  rsrc1/rsrcregfile/reg0_reg[9]_i_8/O
                         net (fo=1, routed)           0.796     7.169    rsrc1/rsrcregfile/reg0_reg[9]_i_8_n_0
    SLICE_X42Y36         LUT6 (Prop_lut6_I1_O)        0.298     7.467 r  rsrc1/rsrcregfile/reg0[9]_i_6/O
                         net (fo=1, routed)           0.941     8.407    rsrc1/rsrcirreg/reg0[9]_i_2_0
    SLICE_X51Y46         LUT6 (Prop_lut6_I0_O)        0.124     8.531 r  rsrc1/rsrcirreg/reg0[9]_i_4/O
                         net (fo=1, routed)           0.635     9.166    rsrc1/rsrcirreg/reg0[9]_i_4_n_0
    SLICE_X51Y46         LUT2 (Prop_lut2_I0_O)        0.149     9.315 r  rsrc1/rsrcirreg/reg0[9]_i_2/O
                         net (fo=1, routed)           0.430     9.745    rsrc1/rsrcirreg/reg0[9]_i_2_n_0
    SLICE_X49Y47         LUT2 (Prop_lut2_I0_O)        0.332    10.077 r  rsrc1/rsrcirreg/reg0[9]_i_1/O
                         net (fo=50, routed)          1.120    11.197    rsrc1/rsrcirreg/reg0[31]_i_10_0[8]
    SLICE_X40Y56         LUT6 (Prop_lut6_I3_O)        0.124    11.321 r  rsrc1/rsrcirreg/c[30]_i_18/O
                         net (fo=6, routed)           0.986    12.307    rsrc1/rsrcirreg/c[30]_i_18_n_0
    SLICE_X42Y54         LUT3 (Prop_lut3_I0_O)        0.148    12.455 r  rsrc1/rsrcirreg/c[30]_i_7/O
                         net (fo=4, routed)           0.734    13.190    rsrc1/rsrcirreg/c[30]_i_7_n_0
    SLICE_X41Y52         LUT4 (Prop_lut4_I0_O)        0.354    13.544 r  rsrc1/rsrcirreg/c[30]_i_3/O
                         net (fo=1, routed)           0.790    14.334    rsrc1/rsrcirreg/c[30]_i_3_n_0
    SLICE_X41Y54         LUT6 (Prop_lut6_I1_O)        0.332    14.666 r  rsrc1/rsrcirreg/c[30]_i_1/O
                         net (fo=1, routed)           0.000    14.666    rsrc1/rsrccreg/D[30]
    SLICE_X41Y54         FDRE                                         r  rsrc1/rsrccreg/c_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.437    19.293    rsrc1/rsrccreg/clk_out1
    SLICE_X41Y54         FDRE                                         r  rsrc1/rsrccreg/c_reg[30]/C
                         clock pessimism              0.483    19.776    
                         clock uncertainty           -0.263    19.513    
    SLICE_X41Y54         FDRE (Setup_fdre_C_D)        0.029    19.542    rsrc1/rsrccreg/c_reg[30]
  -------------------------------------------------------------------
                         required time                         19.542    
                         arrival time                         -14.666    
  -------------------------------------------------------------------
                         slack                                  4.877    

Slack (MET) :             5.060ns  (required time - arrival time)
  Source:                 rsrc1/rsrcirreg/ir_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            rsrc1/rsrccreg/c_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.833ns  (clk_out1_clk_wiz_0 rise@20.833ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        15.405ns  (logic 4.573ns (29.686%)  route 10.832ns (70.314%))
  Logic Levels:           20  (CARRY4=6 LUT2=3 LUT3=1 LUT4=2 LUT5=3 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 19.294 - 20.833 ) 
    Source Clock Delay      (SCD):    -0.922ns
    Clock Pessimism Removal (CPR):    0.483ns
  Clock Uncertainty:      0.263ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.521ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.571    -0.922    rsrc1/rsrcirreg/clk_out1
    SLICE_X48Y49         FDRE                                         r  rsrc1/rsrcirreg/ir_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y49         FDRE (Prop_fdre_C_Q)         0.456    -0.466 f  rsrc1/rsrcirreg/ir_reg[29]/Q
                         net (fo=58, routed)          1.653     1.187    rsrc1/rsrcirreg/ir[29]
    SLICE_X47Y57         LUT4 (Prop_lut4_I3_O)        0.152     1.339 f  rsrc1/rsrcirreg/reg0[31]_i_11/O
                         net (fo=1, routed)           0.851     2.190    rsrc1/rsrcirreg/reg0[31]_i_11_n_0
    SLICE_X47Y57         LUT6 (Prop_lut6_I3_O)        0.332     2.522 r  rsrc1/rsrcirreg/reg0[31]_i_3/O
                         net (fo=33, routed)          1.187     3.709    rsrc1/rsrcirreg/r_in
    SLICE_X55Y44         LUT2 (Prop_lut2_I1_O)        0.124     3.833 r  rsrc1/rsrcirreg/reg0[31]_i_12/O
                         net (fo=5, routed)           0.486     4.319    rsrc1/rsrcirreg/gra
    SLICE_X57Y42         LUT6 (Prop_lut6_I1_O)        0.124     4.443 r  rsrc1/rsrcirreg/reg0[31]_i_7/O
                         net (fo=288, routed)         1.159     5.602    rsrc1/rsrcregfile/mux_out[1]
    SLICE_X62Y41         LUT6 (Prop_lut6_I2_O)        0.124     5.726 f  rsrc1/rsrcregfile/reg0[0]_i_12/O
                         net (fo=1, routed)           0.000     5.726    rsrc1/rsrcregfile/reg0[0]_i_12_n_0
    SLICE_X62Y41         MUXF7 (Prop_muxf7_I1_O)      0.217     5.943 f  rsrc1/rsrcregfile/reg0_reg[0]_i_7/O
                         net (fo=1, routed)           0.877     6.820    rsrc1/rsrcregfile/reg0_reg[0]_i_7_n_0
    SLICE_X61Y38         LUT6 (Prop_lut6_I0_O)        0.299     7.119 f  rsrc1/rsrcregfile/reg0[0]_i_6/O
                         net (fo=1, routed)           0.829     7.948    rsrc1/rsrcirreg/reg0[0]_i_2_0
    SLICE_X55Y42         LUT4 (Prop_lut4_I2_O)        0.118     8.066 f  rsrc1/rsrcirreg/reg0[0]_i_5/O
                         net (fo=1, routed)           0.436     8.503    rsrc1/rsrcirreg/reg0[0]_i_5_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I1_O)        0.326     8.829 f  rsrc1/rsrcirreg/reg0[0]_i_2/O
                         net (fo=1, routed)           0.263     9.092    rsrc1/rsrcirreg/reg0[0]_i_2_n_0
    SLICE_X55Y42         LUT2 (Prop_lut2_I0_O)        0.124     9.216 f  rsrc1/rsrcirreg/reg0[0]_i_1/O
                         net (fo=57, routed)          1.166    10.382    rsrc1/rsrcirreg/data3[0]
    SLICE_X45Y46         LUT3 (Prop_lut3_I1_O)        0.150    10.532 r  rsrc1/rsrcirreg/c[2]_i_11/O
                         net (fo=1, routed)           0.388    10.920    rsrc1/rsrcalu/p_0_out[0]
    SLICE_X44Y46         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.782    11.702 r  rsrc1/rsrcalu/c_reg[2]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.702    rsrc1/rsrcalu/c_reg[2]_i_8_n_0
    SLICE_X44Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.816 r  rsrc1/rsrcalu/c_reg[5]_i_8/CO[3]
                         net (fo=1, routed)           0.000    11.816    rsrc1/rsrcalu/c_reg[5]_i_8_n_0
    SLICE_X44Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    11.930 r  rsrc1/rsrcalu/c_reg[11]_i_18/CO[3]
                         net (fo=1, routed)           0.000    11.930    rsrc1/rsrcalu/c_reg[11]_i_18_n_0
    SLICE_X44Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.044 r  rsrc1/rsrcalu/c_reg[19]_i_15/CO[3]
                         net (fo=1, routed)           0.001    12.045    rsrc1/rsrcalu/c_reg[19]_i_15_n_0
    SLICE_X44Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.159 r  rsrc1/rsrcalu/c_reg[19]_i_10/CO[3]
                         net (fo=1, routed)           0.000    12.159    rsrc1/rsrcalu/c_reg[19]_i_10_n_0
    SLICE_X44Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.398 r  rsrc1/rsrcalu/c_reg[26]_i_14/O[2]
                         net (fo=1, routed)           0.550    12.948    rsrc1/rsrcirreg/c_reg[31][20]
    SLICE_X45Y53         LUT5 (Prop_lut5_I1_O)        0.302    13.250 r  rsrc1/rsrcirreg/c[22]_i_8/O
                         net (fo=1, routed)           0.568    13.818    rsrc1/rsrcirreg/c[22]_i_8_n_0
    SLICE_X40Y52         LUT5 (Prop_lut5_I2_O)        0.124    13.942 r  rsrc1/rsrcirreg/c[22]_i_3/O
                         net (fo=1, routed)           0.417    14.359    rsrc1/rsrcirreg/c[22]_i_3_n_0
    SLICE_X40Y51         LUT5 (Prop_lut5_I3_O)        0.124    14.483 r  rsrc1/rsrcirreg/c[22]_i_1/O
                         net (fo=1, routed)           0.000    14.483    rsrc1/rsrccreg/D[22]
    SLICE_X40Y51         FDRE                                         r  rsrc1/rsrccreg/c_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.833    20.833 r  
    L17                                               0.000    20.833 r  clk (IN)
                         net (fo=0)                   0.000    20.833    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406    22.238 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    23.400    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    16.178 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    17.766    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    17.857 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        1.438    19.294    rsrc1/rsrccreg/clk_out1
    SLICE_X40Y51         FDRE                                         r  rsrc1/rsrccreg/c_reg[22]/C
                         clock pessimism              0.483    19.777    
                         clock uncertainty           -0.263    19.514    
    SLICE_X40Y51         FDRE (Setup_fdre_C_D)        0.029    19.543    rsrc1/rsrccreg/c_reg[22]
  -------------------------------------------------------------------
                         required time                         19.543    
                         arrival time                         -14.483    
  -------------------------------------------------------------------
                         slack                                  5.060    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_22_22/RAMS64E_A/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.606%)  route 0.456ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.564    -0.600    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y53         FDRE                                         r  rsrc1/rsrcmareg/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rsrc1/rsrcmareg/address_reg[5]/Q
                         net (fo=534, routed)         0.456    -0.002    sram1/myarray_reg_512_767_22_22/A3
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_A/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.836    -0.835    sram1/myarray_reg_512_767_22_22/WCLK
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_A/CLK
                         clock pessimism              0.507    -0.328    
    SLICE_X54Y42         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.088    sram1/myarray_reg_512_767_22_22/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_22_22/RAMS64E_B/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.606%)  route 0.456ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.564    -0.600    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y53         FDRE                                         r  rsrc1/rsrcmareg/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rsrc1/rsrcmareg/address_reg[5]/Q
                         net (fo=534, routed)         0.456    -0.002    sram1/myarray_reg_512_767_22_22/A3
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_B/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.836    -0.835    sram1/myarray_reg_512_767_22_22/WCLK
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_B/CLK
                         clock pessimism              0.507    -0.328    
    SLICE_X54Y42         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.088    sram1/myarray_reg_512_767_22_22/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_22_22/RAMS64E_C/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.606%)  route 0.456ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.564    -0.600    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y53         FDRE                                         r  rsrc1/rsrcmareg/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rsrc1/rsrcmareg/address_reg[5]/Q
                         net (fo=534, routed)         0.456    -0.002    sram1/myarray_reg_512_767_22_22/A3
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_C/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.836    -0.835    sram1/myarray_reg_512_767_22_22/WCLK
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_C/CLK
                         clock pessimism              0.507    -0.328    
    SLICE_X54Y42         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.088    sram1/myarray_reg_512_767_22_22/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_22_22/RAMS64E_D/ADR3
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.597ns  (logic 0.141ns (23.606%)  route 0.456ns (76.394%))
  Logic Levels:           0  
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.600ns
    Clock Pessimism Removal (CPR):    -0.507ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.564    -0.600    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y53         FDRE                                         r  rsrc1/rsrcmareg/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y53         FDRE (Prop_fdre_C_Q)         0.141    -0.459 r  rsrc1/rsrcmareg/address_reg[5]/Q
                         net (fo=534, routed)         0.456    -0.002    sram1/myarray_reg_512_767_22_22/A3
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_D/ADR3
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.836    -0.835    sram1/myarray_reg_512_767_22_22/WCLK
    SLICE_X54Y42         RAMS64E                                      r  sram1/myarray_reg_512_767_22_22/RAMS64E_D/CLK
                         clock pessimism              0.507    -0.328    
    SLICE_X54Y42         RAMS64E (Hold_rams64e_CLK_ADR3)
                                                      0.240    -0.088    sram1/myarray_reg_512_767_22_22/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                          -0.002    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_A/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.565    -0.599    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y52         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rsrc1/rsrcmareg/address_reg[4]/Q
                         net (fo=534, routed)         0.250    -0.208    sram1/myarray_reg_512_767_30_30/A2
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_A/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.835    -0.835    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_A/CLK
                         clock pessimism              0.273    -0.562    
    SLICE_X50Y51         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.308    sram1/myarray_reg_512_767_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_B/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.565    -0.599    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y52         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rsrc1/rsrcmareg/address_reg[4]/Q
                         net (fo=534, routed)         0.250    -0.208    sram1/myarray_reg_512_767_30_30/A2
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_B/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.835    -0.835    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_B/CLK
                         clock pessimism              0.273    -0.562    
    SLICE_X50Y51         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.308    sram1/myarray_reg_512_767_30_30/RAMS64E_B
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_C/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.565    -0.599    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y52         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rsrc1/rsrcmareg/address_reg[4]/Q
                         net (fo=534, routed)         0.250    -0.208    sram1/myarray_reg_512_767_30_30/A2
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_C/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.835    -0.835    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_C/CLK
                         clock pessimism              0.273    -0.562    
    SLICE_X50Y51         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.308    sram1/myarray_reg_512_767_30_30/RAMS64E_C
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_D/ADR2
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.141ns (36.100%)  route 0.250ns (63.900%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.565    -0.599    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y52         FDRE                                         r  rsrc1/rsrcmareg/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rsrc1/rsrcmareg/address_reg[4]/Q
                         net (fo=534, routed)         0.250    -0.208    sram1/myarray_reg_512_767_30_30/A2
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_D/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.835    -0.835    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_D/CLK
                         clock pessimism              0.273    -0.562    
    SLICE_X50Y51         RAMS64E (Hold_rams64e_CLK_ADR2)
                                                      0.254    -0.308    sram1/myarray_reg_512_767_30_30/RAMS64E_D
  -------------------------------------------------------------------
                         required time                          0.308    
                         arrival time                          -0.208    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 uart1/rx_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.141ns (28.219%)  route 0.359ns (71.781%))
  Logic Levels:           0  
  Clock Path Skew:        0.078ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.804ns
    Source Clock Delay      (SCD):    -0.609ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.555    -0.609    uart1/clk_out1
    SLICE_X47Y68         FDRE                                         r  uart1/rx_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.468 r  uart1/rx_data_reg[0]/Q
                         net (fo=2, routed)           0.359    -0.109    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[0]
    RAMB36_X1Y13         RAMB36E1                                     r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.867    -0.804    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clk
    RAMB36_X1Y13         RAMB36E1                                     r  uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.273    -0.530    
    RAMB36_X1Y13         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296    -0.234    uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.234    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 rsrc1/rsrcmareg/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Destination:            sram1/myarray_reg_512_767_30_30/RAMS64E_A/ADR4
                            (rising edge-triggered cell RAMS64E clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.416ns period=20.833ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.141ns (38.807%)  route 0.222ns (61.193%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.599ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.565    -0.599    rsrc1/rsrcmareg/clk_out1
    SLICE_X49Y52         FDRE                                         r  rsrc1/rsrcmareg/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y52         FDRE (Prop_fdre_C_Q)         0.141    -0.458 r  rsrc1/rsrcmareg/address_reg[6]/Q
                         net (fo=514, routed)         0.222    -0.235    sram1/myarray_reg_512_767_30_30/A4
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_A/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    mydcm1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  mydcm1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    mydcm1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  mydcm1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    mydcm1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  mydcm1/inst/clkout1_buf/O
                         net (fo=2116, routed)        0.835    -0.835    sram1/myarray_reg_512_767_30_30/WCLK
    SLICE_X50Y51         RAMS64E                                      r  sram1/myarray_reg_512_767_30_30/RAMS64E_A/CLK
                         clock pessimism              0.273    -0.562    
    SLICE_X50Y51         RAMS64E (Hold_rams64e_CLK_ADR4)
                                                      0.200    -0.362    sram1/myarray_reg_512_767_30_30/RAMS64E_A
  -------------------------------------------------------------------
                         required time                          0.362    
                         arrival time                          -0.235    
  -------------------------------------------------------------------
                         slack                                  0.126    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.416 }
Period(ns):         20.833
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         20.833      16.832     XADC_X0Y0        xadc1/myxadcwiz/U0/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB36_X1Y13     uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB36_X1Y13     uart1/myuartfifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y20     resv_reg[31]_i_29/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         20.833      18.257     RAMB18_X2Y20     resv_reg[31]_i_29/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         20.833      18.677     BUFGCTRL_X0Y0    mydcm1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.833      19.583     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X59Y65     i2c1/ack_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X39Y57     rsrc1/rsrcmareg/address_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.833      19.833     SLICE_X38Y57     rsrc1/rsrcmareg/address_reg[15]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.833      192.527    MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X46Y54     sram1/myarray_reg_512_767_4_4/RAMS64E_A/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X46Y54     sram1/myarray_reg_512_767_4_4/RAMS64E_B/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X46Y54     sram1/myarray_reg_512_767_4_4/RAMS64E_C/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X46Y54     sram1/myarray_reg_512_767_4_4/RAMS64E_D/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y48     sram1/myarray_reg_768_1023_26_26/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y48     sram1/myarray_reg_768_1023_26_26/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y45     sram1/myarray_reg_256_511_21_21/RAMS64E_A/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y45     sram1/myarray_reg_256_511_21_21/RAMS64E_B/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y45     sram1/myarray_reg_256_511_21_21/RAMS64E_C/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y45     sram1/myarray_reg_256_511_21_21/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y51     sram1/myarray_reg_256_511_19_19/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X56Y51     sram1/myarray_reg_256_511_19_19/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y53     sram1/myarray_reg_256_511_1_1/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y53     sram1/myarray_reg_256_511_1_1/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y53     sram1/myarray_reg_256_511_1_1/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y53     sram1/myarray_reg_256_511_1_1/RAMS64E_D/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y54     sram1/myarray_reg_512_767_11_11/RAMS64E_A/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y54     sram1/myarray_reg_512_767_11_11/RAMS64E_B/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y54     sram1/myarray_reg_512_767_11_11/RAMS64E_C/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.416      9.166      SLICE_X54Y54     sram1/myarray_reg_512_767_11_11/RAMS64E_D/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.670ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.665 }
Period(ns):         83.330
Sources:            { mydcm1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1    mydcm1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.330      82.081     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.330      16.670     MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.330      130.030    MMCME2_ADV_X0Y0  mydcm1/inst/mmcm_adv_inst/CLKFBOUT



