# dstate
Derived State Machines for Verilog HDL from sequential code
