0.7
2020.2
Oct 13 2023
20:47:58
C:/Users/maxgr/Documents/ECE3300L/example1/example1.sim/sim_1/behav/xsim/glbl.v,1697210495,verilog,,,,glbl,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sim_1/new/Sim_fourBitAdder.v,1738620751,verilog,,,,Sim_fourBitAdder,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sim_1/new/lab1_sim.v,1738186499,verilog,,,,lab1_sim,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sim_1/new/lab2_sim.v,1738625364,verilog,,,,lab2_sim,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sources_1/new/adder_4bit.v,1738616913,verilog,,C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sources_1/new/full_adder.v,,adder_4bit,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sources_1/new/decoder3to8.v,1738186257,verilog,,C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sim_1/new/lab1_sim.v,,decoder3to8,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sources_1/new/full_adder.v,1738019327,verilog,,C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sim_1/new/Sim_fourBitAdder.v,,full_adder,,,,,,,,
C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sources_1/new/mux8to1.v,1738625106,verilog,,C:/Users/maxgr/Documents/ECE3300L/example1/example1.srcs/sim_1/new/lab2_sim.v,,mux8to1,,,,,,,,
