// Seed: 1581681402
module module_0 (
    output wor id_0,
    output uwire id_1,
    output supply1 id_2,
    input wire id_3,
    input uwire id_4,
    input supply0 id_5,
    input wire id_6,
    output wand id_7
);
  always disable id_9;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    input tri0 id_0,
    output uwire id_1,
    output tri1 id_2,
    input tri id_3,
    input tri id_4,
    input supply0 id_5,
    output wor id_6
    , id_10,
    output tri0 id_7,
    output tri1 id_8
);
  module_0(
      id_6, id_7, id_1, id_4, id_4, id_5, id_0, id_1
  );
  wire id_11;
endmodule
