xmvhdl(64): 21.03-s002: (c) Copyright 1995-2021 Cadence Design Systems, Inc.
/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/v_smpte_uhdsdi_tx_v1_0/hdl/cross_clk_reg.vhd:
	errors: 0, warnings: 0
/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/v_smpte_uhdsdi_tx_v1_0/hdl/cross_clk_bus.vhd:
	errors: 0, warnings: 0
/tools/Xilinx/Vivado/2022.1/data/ip/xilinx/v_smpte_uhdsdi_tx_v1_0/hdl/map_pulse.vhd:
	errors: 0, warnings: 0
V_SMPTE_UHDSDI_TX_V1_0_1.CROSS_CLK_REG (entity):
	streams: 10, words: 2261
V_SMPTE_UHDSDI_TX_V1_0_1.CROSS_CLK_REG:RTL (architecture):
	streams: 1, words: 5248
V_SMPTE_UHDSDI_TX_V1_0_1.CROSS_CLK_BUS (entity):
	streams: 9, words: 1991
V_SMPTE_UHDSDI_TX_V1_0_1.CROSS_CLK_BUS:RTL (architecture):
	streams: 1, words: 4690
V_SMPTE_UHDSDI_TX_V1_0_1.MAP_PULSE (entity):
	streams: 6, words: 171
V_SMPTE_UHDSDI_TX_V1_0_1.MAP_PULSE:STRUCT (architecture):
	streams: 1, words: 2050
