{"top":"global.gaussian",
"namespaces":{
  "global":{
    "modules":{
      "aff__U1":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U10":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U11":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U9":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U4":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U6":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U8":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "mul_d0__U3":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U5":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U7":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["add_all__U9.out","add_all__U10.in0"],
          ["mul_d2__U7.out","add_all__U10.in1"],
          ["add_all__U11.in0","add_all__U10.out"],
          ["const_term_U8.out","add_all__U11.in1"],
          ["self.out","add_all__U11.out"],
          ["mul_d0__U3.out","add_all__U9.in0"],
          ["mul_d1__U5.out","add_all__U9.in1"],
          ["mul_d0__U3.in0","coeff_0_U2.out"],
          ["mul_d1__U5.in0","coeff_1_U4.out"],
          ["mul_d2__U7.in0","coeff_2_U6.out"],
          ["self.d.0","mul_d0__U3.in1"],
          ["self.d.1","mul_d1__U5.in1"],
          ["self.d.2","mul_d2__U7.in1"]
        ]
      },
      "aff__U101":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U109":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U110":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U111":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U102":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U104":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U106":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U108":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0091"]}
          },
          "mul_d0__U103":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U105":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U107":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U103.out","add_all__U109.in0"],
          ["mul_d1__U105.out","add_all__U109.in1"],
          ["add_all__U110.in0","add_all__U109.out"],
          ["mul_d2__U107.out","add_all__U110.in1"],
          ["add_all__U111.in0","add_all__U110.out"],
          ["const_term_U108.out","add_all__U111.in1"],
          ["self.out","add_all__U111.out"],
          ["mul_d0__U103.in0","coeff_0_U102.out"],
          ["mul_d1__U105.in0","coeff_1_U104.out"],
          ["mul_d2__U107.in0","coeff_2_U106.out"],
          ["self.d.0","mul_d0__U103.in1"],
          ["self.d.1","mul_d1__U105.in1"],
          ["self.d.2","mul_d2__U107.in1"]
        ]
      },
      "aff__U158":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U162":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U159":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U161":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U160":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U160.out","add_all__U162.in0"],
          ["const_term_U161.out","add_all__U162.in1"],
          ["self.out","add_all__U162.out"],
          ["mul_d0__U160.in0","coeff_0_U159.out"],
          ["self.d.0","mul_d0__U160.in1"]
        ]
      },
      "aff__U166":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U170":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U167":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U169":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U168":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U168.out","add_all__U170.in0"],
          ["const_term_U169.out","add_all__U170.in1"],
          ["self.out","add_all__U170.out"],
          ["mul_d0__U168.in0","coeff_0_U167.out"],
          ["self.d.0","mul_d0__U168.in1"]
        ]
      },
      "aff__U173":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U177":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U174":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U176":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U175":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U175.out","add_all__U177.in0"],
          ["const_term_U176.out","add_all__U177.in1"],
          ["self.out","add_all__U177.out"],
          ["mul_d0__U175.in0","coeff_0_U174.out"],
          ["self.d.0","mul_d0__U175.in1"]
        ]
      },
      "aff__U181":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U185":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U182":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U184":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U183":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U183.out","add_all__U185.in0"],
          ["const_term_U184.out","add_all__U185.in1"],
          ["self.out","add_all__U185.out"],
          ["mul_d0__U183.in0","coeff_0_U182.out"],
          ["self.d.0","mul_d0__U183.in1"]
        ]
      },
      "aff__U197":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U201":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U198":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U200":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U199":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U199.out","add_all__U201.in0"],
          ["const_term_U200.out","add_all__U201.in1"],
          ["self.out","add_all__U201.out"],
          ["mul_d0__U199.in0","coeff_0_U198.out"],
          ["self.d.0","mul_d0__U199.in1"]
        ]
      },
      "aff__U205":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U209":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U206":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U208":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "mul_d0__U207":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U207.out","add_all__U209.in0"],
          ["const_term_U208.out","add_all__U209.in1"],
          ["self.out","add_all__U209.out"],
          ["mul_d0__U207.in0","coeff_0_U206.out"],
          ["self.d.0","mul_d0__U207.in1"]
        ]
      },
      "aff__U212":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U216":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U213":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U215":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U214":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U214.out","add_all__U216.in0"],
          ["const_term_U215.out","add_all__U216.in1"],
          ["self.out","add_all__U216.out"],
          ["mul_d0__U214.in0","coeff_0_U213.out"],
          ["self.d.0","mul_d0__U214.in1"]
        ]
      },
      "aff__U220":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U224":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U221":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U223":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "mul_d0__U222":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U222.out","add_all__U224.in0"],
          ["const_term_U223.out","add_all__U224.in1"],
          ["self.out","add_all__U224.out"],
          ["mul_d0__U222.in0","coeff_0_U221.out"],
          ["self.d.0","mul_d0__U222.in1"]
        ]
      },
      "aff__U26":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U34":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U35":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U36":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U27":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U29":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U31":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U33":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0086"]}
          },
          "mul_d0__U28":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U30":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U32":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U28.out","add_all__U34.in0"],
          ["mul_d1__U30.out","add_all__U34.in1"],
          ["add_all__U35.in0","add_all__U34.out"],
          ["mul_d2__U32.out","add_all__U35.in1"],
          ["add_all__U36.in0","add_all__U35.out"],
          ["const_term_U33.out","add_all__U36.in1"],
          ["self.out","add_all__U36.out"],
          ["mul_d0__U28.in0","coeff_0_U27.out"],
          ["mul_d1__U30.in0","coeff_1_U29.out"],
          ["mul_d2__U32.in0","coeff_2_U31.out"],
          ["self.d.0","mul_d0__U28.in1"],
          ["self.d.1","mul_d1__U30.in1"],
          ["self.d.2","mul_d2__U32.in1"]
        ]
      },
      "aff__U51":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U59":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U60":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U61":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U52":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U54":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U56":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U58":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0089"]}
          },
          "mul_d0__U53":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U55":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U57":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U53.out","add_all__U59.in0"],
          ["mul_d1__U55.out","add_all__U59.in1"],
          ["add_all__U60.in0","add_all__U59.out"],
          ["mul_d2__U57.out","add_all__U60.in1"],
          ["add_all__U61.in0","add_all__U60.out"],
          ["const_term_U58.out","add_all__U61.in1"],
          ["self.out","add_all__U61.out"],
          ["mul_d0__U53.in0","coeff_0_U52.out"],
          ["mul_d1__U55.in0","coeff_1_U54.out"],
          ["mul_d2__U57.in0","coeff_2_U56.out"],
          ["self.d.0","mul_d0__U53.in1"],
          ["self.d.1","mul_d1__U55.in1"],
          ["self.d.2","mul_d2__U57.in1"]
        ]
      },
      "aff__U76":{
        "type":["Record",[
          ["out",["Array",16,"Bit"]],
          ["d",["Array",3,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_all__U84":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U85":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_all__U86":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "coeff_0_U77":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "coeff_1_U79":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0040"]}
          },
          "coeff_2_U81":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "const_term_U83":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h008d"]}
          },
          "mul_d0__U78":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d1__U80":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_d2__U82":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_d0__U78.out","add_all__U84.in0"],
          ["mul_d1__U80.out","add_all__U84.in1"],
          ["add_all__U85.in0","add_all__U84.out"],
          ["mul_d2__U82.out","add_all__U85.in1"],
          ["add_all__U86.in0","add_all__U85.out"],
          ["const_term_U83.out","add_all__U86.in1"],
          ["self.out","add_all__U86.out"],
          ["mul_d0__U78.in0","coeff_0_U77.out"],
          ["mul_d1__U80.in0","coeff_1_U79.out"],
          ["mul_d2__U82.in0","coeff_2_U81.out"],
          ["self.d.0","mul_d0__U78.in1"],
          ["self.d.1","mul_d1__U80.in1"],
          ["self.d.2","mul_d2__U82.in1"]
        ]
      },
      "affine_controller__U0":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U12":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U13":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U1"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U14":{
            "modref":"corebit.and"
          },
          "d_0_am__U15":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U16":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003f"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U12.out"],
          ["d_1_inc.in1","_U12.out"],
          ["d_2_inc.in1","_U12.out"],
          ["inc_time.in1","_U12.out"],
          ["cmp_time.in1","_U13.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U14.in0"],
          ["d_1_at_max.out","d_0_am__U14.in1"],
          ["d_0_am__U15.in0","d_0_am__U14.out"],
          ["d_2_at_max.out","d_0_am__U15.in1"],
          ["d_0_next_value.sel","d_0_am__U15.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U16.in0"],
          ["d_2_at_max.out","d_1_am__U16.in1"],
          ["d_1_next_value.sel","d_1_am__U16.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U100":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U112":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U113":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U101"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U114":{
            "modref":"corebit.and"
          },
          "d_0_am__U115":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U116":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U112.out"],
          ["d_1_inc.in1","_U112.out"],
          ["d_2_inc.in1","_U112.out"],
          ["inc_time.in1","_U112.out"],
          ["cmp_time.in1","_U113.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U114.in0"],
          ["d_1_at_max.out","d_0_am__U114.in1"],
          ["d_0_am__U115.in0","d_0_am__U114.out"],
          ["d_2_at_max.out","d_0_am__U115.in1"],
          ["d_0_next_value.sel","d_0_am__U115.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U116.in0"],
          ["d_2_at_max.out","d_1_am__U116.in1"],
          ["d_1_next_value.sel","d_1_am__U116.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U157":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U163":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U164":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U158"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U163.out"],
          ["inc_time.in1","_U163.out"],
          ["cmp_time.in1","_U164.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U172":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U178":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U179":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U173"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U178.out"],
          ["inc_time.in1","_U178.out"],
          ["cmp_time.in1","_U179.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U196":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U202":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U203":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U197"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U202.out"],
          ["inc_time.in1","_U202.out"],
          ["cmp_time.in1","_U203.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U211":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U217":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U218":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U212"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'hffff"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U217.out"],
          ["inc_time.in1","_U217.out"],
          ["cmp_time.in1","_U218.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["true.out","d_0_next_value.sel"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"]
        ]
      },
      "affine_controller__U25":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U37":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U38":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U26"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U39":{
            "modref":"corebit.and"
          },
          "d_0_am__U40":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U41":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U37.out"],
          ["d_1_inc.in1","_U37.out"],
          ["d_2_inc.in1","_U37.out"],
          ["inc_time.in1","_U37.out"],
          ["cmp_time.in1","_U38.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U39.in0"],
          ["d_1_at_max.out","d_0_am__U39.in1"],
          ["d_0_am__U40.in0","d_0_am__U39.out"],
          ["d_2_at_max.out","d_0_am__U40.in1"],
          ["d_0_next_value.sel","d_0_am__U40.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U41.in0"],
          ["d_2_at_max.out","d_1_am__U41.in1"],
          ["d_1_next_value.sel","d_1_am__U41.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U50":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U62":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U63":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U51"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U64":{
            "modref":"corebit.and"
          },
          "d_0_am__U65":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U66":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U62.out"],
          ["d_1_inc.in1","_U62.out"],
          ["d_2_inc.in1","_U62.out"],
          ["inc_time.in1","_U62.out"],
          ["cmp_time.in1","_U63.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U64.in0"],
          ["d_1_at_max.out","d_0_am__U64.in1"],
          ["d_0_am__U65.in0","d_0_am__U64.out"],
          ["d_2_at_max.out","d_0_am__U65.in1"],
          ["d_0_next_value.sel","d_0_am__U65.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U66.in0"],
          ["d_2_at_max.out","d_1_am__U66.in1"],
          ["d_1_next_value.sel","d_1_am__U66.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "affine_controller__U75":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid","Bit"],
          ["d",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U87":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0001"]}
          },
          "_U88":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "affine_func":{
            "modref":"global.aff__U76"
          },
          "cmp_time":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "cycle_time":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_0_am__U89":{
            "modref":"corebit.and"
          },
          "d_0_am__U90":{
            "modref":"corebit.and"
          },
          "d_0_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_0_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_0_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_0_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_0_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_1_am__U91":{
            "modref":"corebit.and"
          },
          "d_1_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_1_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_1_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_1_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_1_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_1_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "d_2_at_max":{
            "genref":"coreir.eq",
            "genargs":{"width":["Int",16]}
          },
          "d_2_inc":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "d_2_max":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h003d"]}
          },
          "d_2_min":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "d_2_next_value":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_next_value_at_max":{
            "genref":"coreir.mux",
            "genargs":{"width":["Int",16]}
          },
          "d_2_reg":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",true], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "inc_time":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "time_diff":{
            "genref":"coreir.sub",
            "genargs":{"width":["Int",16]}
          },
          "true":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          }
        },
        "connections":[
          ["d_0_inc.in1","_U87.out"],
          ["d_1_inc.in1","_U87.out"],
          ["d_2_inc.in1","_U87.out"],
          ["inc_time.in1","_U87.out"],
          ["cmp_time.in1","_U88.out"],
          ["d_0_reg.out","affine_func.d.0"],
          ["d_1_reg.out","affine_func.d.1"],
          ["d_2_reg.out","affine_func.d.2"],
          ["time_diff.in0","affine_func.out"],
          ["time_diff.out","cmp_time.in0"],
          ["d_0_reg.en","cmp_time.out"],
          ["d_1_reg.en","cmp_time.out"],
          ["d_2_reg.en","cmp_time.out"],
          ["self.valid","cmp_time.out"],
          ["self.clk","cycle_time.clk"],
          ["inc_time.out","cycle_time.in"],
          ["inc_time.in0","cycle_time.out"],
          ["time_diff.in1","cycle_time.out"],
          ["true.out","d_0_am__U89.in0"],
          ["d_1_at_max.out","d_0_am__U89.in1"],
          ["d_0_am__U90.in0","d_0_am__U89.out"],
          ["d_2_at_max.out","d_0_am__U90.in1"],
          ["d_0_next_value.sel","d_0_am__U90.out"],
          ["d_0_reg.out","d_0_at_max.in0"],
          ["d_0_max.out","d_0_at_max.in1"],
          ["d_0_next_value_at_max.sel","d_0_at_max.out"],
          ["d_0_reg.out","d_0_inc.in0"],
          ["d_0_next_value_at_max.in0","d_0_inc.out"],
          ["d_0_next_value_at_max.in1","d_0_min.out"],
          ["d_0_reg.out","d_0_next_value.in0"],
          ["d_0_next_value_at_max.out","d_0_next_value.in1"],
          ["d_0_reg.in","d_0_next_value.out"],
          ["self.clk","d_0_reg.clk"],
          ["self.d.0","d_0_reg.out"],
          ["true.out","d_1_am__U91.in0"],
          ["d_2_at_max.out","d_1_am__U91.in1"],
          ["d_1_next_value.sel","d_1_am__U91.out"],
          ["d_1_reg.out","d_1_at_max.in0"],
          ["d_1_max.out","d_1_at_max.in1"],
          ["d_1_next_value_at_max.sel","d_1_at_max.out"],
          ["d_1_reg.out","d_1_inc.in0"],
          ["d_1_next_value_at_max.in0","d_1_inc.out"],
          ["d_1_next_value_at_max.in1","d_1_min.out"],
          ["d_1_reg.out","d_1_next_value.in0"],
          ["d_1_next_value_at_max.out","d_1_next_value.in1"],
          ["d_1_reg.in","d_1_next_value.out"],
          ["self.clk","d_1_reg.clk"],
          ["self.d.1","d_1_reg.out"],
          ["d_2_reg.out","d_2_at_max.in0"],
          ["d_2_max.out","d_2_at_max.in1"],
          ["d_2_next_value_at_max.sel","d_2_at_max.out"],
          ["d_2_reg.out","d_2_inc.in0"],
          ["d_2_next_value_at_max.in0","d_2_inc.out"],
          ["d_2_next_value_at_max.in1","d_2_min.out"],
          ["d_2_reg.out","d_2_next_value.in0"],
          ["d_2_next_value_at_max.out","d_2_next_value.in1"],
          ["d_2_reg.in","d_2_next_value.out"],
          ["true.out","d_2_next_value.sel"],
          ["self.clk","d_2_reg.clk"],
          ["self.d.2","d_2_reg.out"]
        ]
      },
      "array_delay_U117":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U118":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U119":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U120":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U118.clk"],
          ["self.in.0","_U118.in"],
          ["self.out.0","_U118.out"],
          ["self.clk","_U119.clk"],
          ["self.in.1","_U119.in"],
          ["self.out.1","_U119.out"],
          ["self.clk","_U120.clk"],
          ["self.in.2","_U120.in"],
          ["self.out.2","_U120.out"]
        ]
      },
      "array_delay_U121":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U122":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U123":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U124":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U122.clk"],
          ["self.in.0","_U122.in"],
          ["self.out.0","_U122.out"],
          ["self.clk","_U123.clk"],
          ["self.in.1","_U123.in"],
          ["self.out.1","_U123.out"],
          ["self.clk","_U124.clk"],
          ["self.in.2","_U124.in"],
          ["self.out.2","_U124.out"]
        ]
      },
      "array_delay_U17":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U18":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U19":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U20":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U18.clk"],
          ["self.in.0","_U18.in"],
          ["self.out.0","_U18.out"],
          ["self.clk","_U19.clk"],
          ["self.in.1","_U19.in"],
          ["self.out.1","_U19.out"],
          ["self.clk","_U20.clk"],
          ["self.in.2","_U20.in"],
          ["self.out.2","_U20.out"]
        ]
      },
      "array_delay_U21":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U22":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U23":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U24":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U22.clk"],
          ["self.in.0","_U22.in"],
          ["self.out.0","_U22.out"],
          ["self.clk","_U23.clk"],
          ["self.in.1","_U23.in"],
          ["self.out.1","_U23.out"],
          ["self.clk","_U24.clk"],
          ["self.in.2","_U24.in"],
          ["self.out.2","_U24.out"]
        ]
      },
      "array_delay_U42":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U43":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U44":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U45":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U43.clk"],
          ["self.in.0","_U43.in"],
          ["self.out.0","_U43.out"],
          ["self.clk","_U44.clk"],
          ["self.in.1","_U44.in"],
          ["self.out.1","_U44.out"],
          ["self.clk","_U45.clk"],
          ["self.in.2","_U45.in"],
          ["self.out.2","_U45.out"]
        ]
      },
      "array_delay_U46":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U47":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U48":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U49":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U47.clk"],
          ["self.in.0","_U47.in"],
          ["self.out.0","_U47.out"],
          ["self.clk","_U48.clk"],
          ["self.in.1","_U48.in"],
          ["self.out.1","_U48.out"],
          ["self.clk","_U49.clk"],
          ["self.in.2","_U49.in"],
          ["self.out.2","_U49.out"]
        ]
      },
      "array_delay_U67":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U68":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U69":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U70":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U68.clk"],
          ["self.in.0","_U68.in"],
          ["self.out.0","_U68.out"],
          ["self.clk","_U69.clk"],
          ["self.in.1","_U69.in"],
          ["self.out.1","_U69.out"],
          ["self.clk","_U70.clk"],
          ["self.in.2","_U70.in"],
          ["self.out.2","_U70.out"]
        ]
      },
      "array_delay_U71":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U72":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U73":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U74":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U72.clk"],
          ["self.in.0","_U72.in"],
          ["self.out.0","_U72.out"],
          ["self.clk","_U73.clk"],
          ["self.in.1","_U73.in"],
          ["self.out.1","_U73.out"],
          ["self.clk","_U74.clk"],
          ["self.in.2","_U74.in"],
          ["self.out.2","_U74.out"]
        ]
      },
      "array_delay_U92":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U93":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U94":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U95":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U93.clk"],
          ["self.in.0","_U93.in"],
          ["self.out.0","_U93.out"],
          ["self.clk","_U94.clk"],
          ["self.in.1","_U94.in"],
          ["self.out.1","_U94.out"],
          ["self.clk","_U95.clk"],
          ["self.in.2","_U95.in"],
          ["self.out.2","_U95.out"]
        ]
      },
      "array_delay_U96":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["in",["Array",3,["Array",16,"BitIn"]]],
          ["out",["Array",3,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U97":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U98":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U99":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U97.clk"],
          ["self.in.0","_U97.in"],
          ["self.out.0","_U97.out"],
          ["self.clk","_U98.clk"],
          ["self.in.1","_U98.in"],
          ["self.out.1","_U98.out"],
          ["self.clk","_U99.clk"],
          ["self.in.2","_U99.in"],
          ["self.out.2","_U99.out"]
        ]
      },
      "blur_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_blur_stencil_write_wen","BitIn"],
          ["op_hcompute_blur_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read_ren","BitIn"],
          ["op_hcompute_hw_output_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "delay_sr_U130":{
            "modref":"global.delay__U125"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U130.clk"],
          ["self.flush","delay_sr_U130.flush"],
          ["self.op_hcompute_hw_output_stencil_read.0","delay_sr_U130.rdata"],
          ["self.rst_n","delay_sr_U130.rst_n"],
          ["self.op_hcompute_blur_stencil_write.0","delay_sr_U130.wdata"]
        ]
      },
      "blur_unnormalized_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ren","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_write_wen","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U141":{
            "modref":"global.delay__U137"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U141.clk"],
          ["self.flush","delay_sr_U141.flush"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.0","delay_sr_U141.rdata"],
          ["self.rst_n","delay_sr_U141.rst_n"],
          ["self.op_hcompute_blur_unnormalized_stencil_write.0","delay_sr_U141.wdata"]
        ]
      },
      "blur_unnormalized_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_blur_stencil_read_ren","BitIn"],
          ["op_hcompute_blur_stencil_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_write_wen","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U136":{
            "modref":"global.delay__U131"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U136.clk"],
          ["self.flush","delay_sr_U136.flush"],
          ["self.op_hcompute_blur_stencil_read.0","delay_sr_U136.rdata"],
          ["self.rst_n","delay_sr_U136.rst_n"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_write.0","delay_sr_U136.wdata"]
        ]
      },
      "cu_op_hcompute_blur_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_unnormalized_stencil_op_hcompute_blur_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["blur_stencil_op_hcompute_blur_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_stencil"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_op_hcompute_blur_stencil_read.0","inner_compute.in0_blur_unnormalized_stencil.0"],
          ["self.blur_stencil_op_hcompute_blur_stencil_write.0","inner_compute.out_blur_stencil"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_unnormalized_stencil_clkwrk_dsa0_op_hcompute_blur_unnormalized_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_unnormalized_stencil"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_clkwrk_dsa0_op_hcompute_blur_unnormalized_stencil_write.0","inner_compute.out_blur_unnormalized_stencil"]
        ]
      },
      "cu_op_hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_unnormalized_stencil_clkwrk_dsa0_op_hcompute_blur_unnormalized_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read",["Array",9,["Array",16,"BitIn"]]],
          ["blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_blur_unnormalized_stencil_1"
          }
        },
        "connections":[
          ["self.blur_unnormalized_stencil_clkwrk_dsa0_op_hcompute_blur_unnormalized_stencil_1_read.0","inner_compute.in0_blur_unnormalized_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.0","inner_compute.in1_hw_input_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.1","inner_compute.in1_hw_input_stencil.1"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.2","inner_compute.in1_hw_input_stencil.2"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.3","inner_compute.in1_hw_input_stencil.3"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.4","inner_compute.in1_hw_input_stencil.4"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.5","inner_compute.in1_hw_input_stencil.5"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.6","inner_compute.in1_hw_input_stencil.6"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.7","inner_compute.in1_hw_input_stencil.7"],
          ["self.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read.8","inner_compute.in1_hw_input_stencil.8"],
          ["self.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write.0","inner_compute.out_blur_unnormalized_stencil"]
        ]
      },
      "cu_op_hcompute_hw_input_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_stencil_op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_input_stencil"
          }
        },
        "connections":[
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","inner_compute.in0_input_copy_stencil.0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_stencil_write.0","inner_compute.out_hw_input_stencil"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["blur_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute":{
            "modref":"global.hcompute_hw_output_stencil"
          }
        },
        "connections":[
          ["self.blur_stencil_op_hcompute_hw_output_stencil_read.0","inner_compute.in0_blur_stencil.0"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","inner_compute.out_hw_output_stencil"]
        ]
      },
      "delay__U125":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U126":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U127":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U128":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U129":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U126.clk"],
          ["self.wdata","_U126.in"],
          ["_U127.in","_U126.out"],
          ["self.clk","_U127.clk"],
          ["_U128.in","_U127.out"],
          ["self.clk","_U128.clk"],
          ["_U129.in","_U128.out"],
          ["self.clk","_U129.clk"],
          ["self.rdata","_U129.out"]
        ]
      },
      "delay__U131":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U132":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U133":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U134":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U135":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U132.clk"],
          ["self.wdata","_U132.in"],
          ["_U133.in","_U132.out"],
          ["self.clk","_U133.clk"],
          ["_U134.in","_U133.out"],
          ["self.clk","_U134.clk"],
          ["_U135.in","_U134.out"],
          ["self.clk","_U135.clk"],
          ["self.rdata","_U135.out"]
        ]
      },
      "delay__U137":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U138":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U139":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U140":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U138.clk"],
          ["self.wdata","_U138.in"],
          ["_U139.in","_U138.out"],
          ["self.clk","_U139.clk"],
          ["_U140.in","_U139.out"],
          ["self.clk","_U140.clk"],
          ["self.rdata","_U140.out"]
        ]
      },
      "delay__U142":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U143":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U144":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U145":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U146":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U147":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "_U148":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U143.clk"],
          ["self.wdata","_U143.in"],
          ["_U144.in","_U143.out"],
          ["self.clk","_U144.clk"],
          ["_U145.in","_U144.out"],
          ["self.clk","_U145.clk"],
          ["_U146.in","_U145.out"],
          ["self.clk","_U146.clk"],
          ["_U147.in","_U146.out"],
          ["self.clk","_U147.clk"],
          ["_U148.in","_U147.out"],
          ["self.clk","_U148.clk"],
          ["self.rdata","_U148.out"]
        ]
      },
      "delay__U150":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U151":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U151.clk"],
          ["self.wdata","_U151.in"],
          ["self.rdata","_U151.out"]
        ]
      },
      "delay__U153":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U154":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U154.clk"],
          ["self.wdata","_U154.in"],
          ["self.rdata","_U154.out"]
        ]
      },
      "delay__U189":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U190":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U190.clk"],
          ["self.wdata","_U190.in"],
          ["self.rdata","_U190.out"]
        ]
      },
      "delay__U192":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U193":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U193.clk"],
          ["self.wdata","_U193.in"],
          ["self.rdata","_U193.out"]
        ]
      },
      "delay__U228":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U229":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U229.clk"],
          ["self.wdata","_U229.in"],
          ["self.rdata","_U229.out"]
        ]
      },
      "delay__U231":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "_U232":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.clk","_U232.clk"],
          ["self.wdata","_U232.in"],
          ["self.rdata","_U232.out"]
        ]
      },
      "gaussian":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_en","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","Bit"],
          ["input_copy_stencil_op_hcompute_hw_input_stencil_read",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "_U234":{
            "genref":"mantle.reg",
            "genargs":{"has_clr":["Bool",false], "has_en":["Bool",false], "has_rst":["Bool",false], "width":["Int",16]},
            "modargs":{"init":[["BitVector",16],"16'h0000"]}
          },
          "blur_stencil":{
            "modref":"global.blur_stencil_ub"
          },
          "blur_unnormalized_stencil":{
            "modref":"global.blur_unnormalized_stencil_ub"
          },
          "blur_unnormalized_stencil_clkwrk_dsa0":{
            "modref":"global.blur_unnormalized_stencil_clkwrk_dsa0_ub"
          },
          "hw_input_stencil":{
            "modref":"global.hw_input_stencil_ub"
          },
          "op_hcompute_blur_stencil":{
            "modref":"global.cu_op_hcompute_blur_stencil"
          },
          "op_hcompute_blur_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_blur_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U96"
          },
          "op_hcompute_blur_stencil_port_controller":{
            "modref":"global.affine_controller__U75"
          },
          "op_hcompute_blur_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U92"
          },
          "op_hcompute_blur_unnormalized_stencil":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil"
          },
          "op_hcompute_blur_unnormalized_stencil_1":{
            "modref":"global.cu_op_hcompute_blur_unnormalized_stencil_1"
          },
          "op_hcompute_blur_unnormalized_stencil_1_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_blur_unnormalized_stencil_1_exe_start_control_vars":{
            "modref":"global.array_delay_U71"
          },
          "op_hcompute_blur_unnormalized_stencil_1_port_controller":{
            "modref":"global.affine_controller__U50"
          },
          "op_hcompute_blur_unnormalized_stencil_1_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_1_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars":{
            "modref":"global.array_delay_U67"
          },
          "op_hcompute_blur_unnormalized_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_blur_unnormalized_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U46"
          },
          "op_hcompute_blur_unnormalized_stencil_port_controller":{
            "modref":"global.affine_controller__U25"
          },
          "op_hcompute_blur_unnormalized_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_blur_unnormalized_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U42"
          },
          "op_hcompute_hw_input_stencil":{
            "modref":"global.cu_op_hcompute_hw_input_stencil"
          },
          "op_hcompute_hw_input_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_input_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U21"
          },
          "op_hcompute_hw_input_stencil_port_controller":{
            "modref":"global.affine_controller__U0"
          },
          "op_hcompute_hw_input_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_input_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U17"
          },
          "op_hcompute_hw_output_stencil":{
            "modref":"global.cu_op_hcompute_hw_output_stencil"
          },
          "op_hcompute_hw_output_stencil_exe_start":{
            "modref":"corebit.reg",
            "modargs":{"clk_posedge":["Bool",true], "init":["Bool",false]}
          },
          "op_hcompute_hw_output_stencil_exe_start_control_vars":{
            "modref":"global.array_delay_U121"
          },
          "op_hcompute_hw_output_stencil_port_controller":{
            "modref":"global.affine_controller__U100"
          },
          "op_hcompute_hw_output_stencil_read_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start":{
            "modref":"corebit.wire"
          },
          "op_hcompute_hw_output_stencil_write_start_control_vars":{
            "modref":"global.array_delay_U117"
          }
        },
        "connections":[
          ["self.clk","_U234.clk"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U234.in"],
          ["op_hcompute_hw_input_stencil.input_copy_stencil_op_hcompute_hw_input_stencil_read.0","_U234.out"],
          ["self.clk","blur_stencil.clk"],
          ["self.flush","blur_stencil.flush"],
          ["op_hcompute_blur_stencil.blur_stencil_op_hcompute_blur_stencil_write","blur_stencil.op_hcompute_blur_stencil_write"],
          ["op_hcompute_blur_stencil_write_start_control_vars.out","blur_stencil.op_hcompute_blur_stencil_write_ctrl_vars"],
          ["op_hcompute_blur_stencil_write_start.out","blur_stencil.op_hcompute_blur_stencil_write_wen"],
          ["op_hcompute_hw_output_stencil.blur_stencil_op_hcompute_hw_output_stencil_read","blur_stencil.op_hcompute_hw_output_stencil_read"],
          ["op_hcompute_hw_output_stencil_port_controller.d","blur_stencil.op_hcompute_hw_output_stencil_read_ctrl_vars"],
          ["op_hcompute_hw_output_stencil_read_start.out","blur_stencil.op_hcompute_hw_output_stencil_read_ren"],
          ["self.rst_n","blur_stencil.rst_n"],
          ["self.clk","blur_unnormalized_stencil.clk"],
          ["self.flush","blur_unnormalized_stencil.flush"],
          ["op_hcompute_blur_stencil.blur_unnormalized_stencil_op_hcompute_blur_stencil_read","blur_unnormalized_stencil.op_hcompute_blur_stencil_read"],
          ["op_hcompute_blur_stencil_port_controller.d","blur_unnormalized_stencil.op_hcompute_blur_stencil_read_ctrl_vars"],
          ["op_hcompute_blur_stencil_read_start.out","blur_unnormalized_stencil.op_hcompute_blur_stencil_read_ren"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_op_hcompute_blur_unnormalized_stencil_1_write","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start.out","blur_unnormalized_stencil.op_hcompute_blur_unnormalized_stencil_1_write_wen"],
          ["self.rst_n","blur_unnormalized_stencil.rst_n"],
          ["self.clk","blur_unnormalized_stencil_clkwrk_dsa0.clk"],
          ["self.flush","blur_unnormalized_stencil_clkwrk_dsa0.flush"],
          ["op_hcompute_blur_unnormalized_stencil_1.blur_unnormalized_stencil_clkwrk_dsa0_op_hcompute_blur_unnormalized_stencil_1_read","blur_unnormalized_stencil_clkwrk_dsa0.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.d","blur_unnormalized_stencil_clkwrk_dsa0.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_start.out","blur_unnormalized_stencil_clkwrk_dsa0.op_hcompute_blur_unnormalized_stencil_1_read_ren"],
          ["op_hcompute_blur_unnormalized_stencil.blur_unnormalized_stencil_clkwrk_dsa0_op_hcompute_blur_unnormalized_stencil_write","blur_unnormalized_stencil_clkwrk_dsa0.op_hcompute_blur_unnormalized_stencil_write"],
          ["op_hcompute_blur_unnormalized_stencil_write_start_control_vars.out","blur_unnormalized_stencil_clkwrk_dsa0.op_hcompute_blur_unnormalized_stencil_write_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_write_start.out","blur_unnormalized_stencil_clkwrk_dsa0.op_hcompute_blur_unnormalized_stencil_write_wen"],
          ["self.rst_n","blur_unnormalized_stencil_clkwrk_dsa0.rst_n"],
          ["self.clk","hw_input_stencil.clk"],
          ["self.flush","hw_input_stencil.flush"],
          ["op_hcompute_blur_unnormalized_stencil_1.hw_input_stencil_op_hcompute_blur_unnormalized_stencil_1_read","hw_input_stencil.op_hcompute_blur_unnormalized_stencil_1_read"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.d","hw_input_stencil.op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_start.out","hw_input_stencil.op_hcompute_blur_unnormalized_stencil_1_read_ren"],
          ["op_hcompute_hw_input_stencil.hw_input_stencil_op_hcompute_hw_input_stencil_write","hw_input_stencil.op_hcompute_hw_input_stencil_write"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_ctrl_vars"],
          ["op_hcompute_hw_input_stencil_write_start.out","hw_input_stencil.op_hcompute_hw_input_stencil_write_wen"],
          ["self.rst_n","hw_input_stencil.rst_n"],
          ["self.clk","op_hcompute_blur_stencil.clk"],
          ["self.clk","op_hcompute_blur_stencil_exe_start.clk"],
          ["op_hcompute_blur_stencil_port_controller.valid","op_hcompute_blur_stencil_exe_start.in"],
          ["op_hcompute_blur_stencil_write_start.in","op_hcompute_blur_stencil_exe_start.out"],
          ["self.clk","op_hcompute_blur_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_blur_stencil_port_controller.d","op_hcompute_blur_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_blur_stencil_port_controller.clk"],
          ["op_hcompute_blur_stencil_write_start_control_vars.in","op_hcompute_blur_stencil_port_controller.d"],
          ["op_hcompute_blur_stencil_read_start.in","op_hcompute_blur_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_blur_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_exe_start.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.valid","op_hcompute_blur_unnormalized_stencil_1_exe_start.in"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start.in","op_hcompute_blur_unnormalized_stencil_1_exe_start.out"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_exe_start_control_vars.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1_port_controller.d","op_hcompute_blur_unnormalized_stencil_1_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_port_controller.clk"],
          ["op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars.in","op_hcompute_blur_unnormalized_stencil_1_port_controller.d"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_start.in","op_hcompute_blur_unnormalized_stencil_1_port_controller.valid"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_1_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_exe_start.clk"],
          ["op_hcompute_blur_unnormalized_stencil_port_controller.valid","op_hcompute_blur_unnormalized_stencil_exe_start.in"],
          ["op_hcompute_blur_unnormalized_stencil_write_start.in","op_hcompute_blur_unnormalized_stencil_exe_start.out"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_blur_unnormalized_stencil_port_controller.d","op_hcompute_blur_unnormalized_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_port_controller.clk"],
          ["op_hcompute_blur_unnormalized_stencil_write_start_control_vars.in","op_hcompute_blur_unnormalized_stencil_port_controller.d"],
          ["op_hcompute_blur_unnormalized_stencil_read_start.in","op_hcompute_blur_unnormalized_stencil_port_controller.valid"],
          ["self.clk","op_hcompute_blur_unnormalized_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_input_stencil.clk"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.valid","op_hcompute_hw_input_stencil_exe_start.in"],
          ["op_hcompute_hw_input_stencil_write_start.in","op_hcompute_hw_input_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_input_stencil_port_controller.d","op_hcompute_hw_input_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_input_stencil_port_controller.clk"],
          ["op_hcompute_hw_input_stencil_write_start_control_vars.in","op_hcompute_hw_input_stencil_port_controller.d"],
          ["op_hcompute_hw_input_stencil_read_start.in","op_hcompute_hw_input_stencil_port_controller.valid"],
          ["self.input_copy_stencil_op_hcompute_hw_input_stencil_read_valid","op_hcompute_hw_input_stencil_read_start.out"],
          ["self.clk","op_hcompute_hw_input_stencil_write_start_control_vars.clk"],
          ["self.clk","op_hcompute_hw_output_stencil.clk"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write","op_hcompute_hw_output_stencil.hw_output_stencil_op_hcompute_hw_output_stencil_write"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.valid","op_hcompute_hw_output_stencil_exe_start.in"],
          ["op_hcompute_hw_output_stencil_write_start.in","op_hcompute_hw_output_stencil_exe_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_exe_start_control_vars.clk"],
          ["op_hcompute_hw_output_stencil_port_controller.d","op_hcompute_hw_output_stencil_exe_start_control_vars.in"],
          ["self.clk","op_hcompute_hw_output_stencil_port_controller.clk"],
          ["op_hcompute_hw_output_stencil_write_start_control_vars.in","op_hcompute_hw_output_stencil_port_controller.d"],
          ["op_hcompute_hw_output_stencil_read_start.in","op_hcompute_hw_output_stencil_port_controller.valid"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_en","op_hcompute_hw_output_stencil_write_start.out"],
          ["self.clk","op_hcompute_hw_output_stencil_write_start_control_vars.clk"]
        ]
      },
      "hcompute_blur_stencil":{
        "type":["Record",[
          ["out_blur_stencil",["Array",16,"Bit"]],
          ["in0_blur_unnormalized_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "const8__339":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0008"]}
          },
          "lshr_blur_unnormalized_stencil_2_339_340":{
            "genref":"coreir.lshr",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["lshr_blur_unnormalized_stencil_2_339_340.in1","const8__339.out"],
          ["self.in0_blur_unnormalized_stencil.0","lshr_blur_unnormalized_stencil_2_339_340.in0"],
          ["self.out_blur_stencil","lshr_blur_unnormalized_stencil_2_339_340.out"]
        ]
      },
      "hcompute_blur_unnormalized_stencil":{
        "type":["Record",[
          ["out_blur_unnormalized_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_blur_unnormalized_stencil","const0__258.out"]
        ]
      },
      "hcompute_blur_unnormalized_stencil_1":{
        "type":["Record",[
          ["out_blur_unnormalized_stencil",["Array",16,"Bit"]],
          ["in0_blur_unnormalized_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_stencil",["Array",9,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_282_300_301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_284_298_299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_285_297_298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_286_296_297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_288_295_296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_289_294_295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_290_293_294":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_291_292_293":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_blur_unnormalized_stencil_1_299_300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const24__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "const24__281$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "const24__281$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "const24__281$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0018"]}
          },
          "const30__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const30__283$1":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const30__283$2":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const30__283$3":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h001e"]}
          },
          "const37__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0025"]}
          },
          "mul_hw_input_stencil_1_281_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_2_283_284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_3_281_285":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_4_283_286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_5_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_6_283_289":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_7_281_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_8_281_291":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_stencil_9_283_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_stencil_1_281_282.out","add_282_300_301.in0"],
          ["add_blur_unnormalized_stencil_1_299_300.out","add_282_300_301.in1"],
          ["self.out_blur_unnormalized_stencil","add_282_300_301.out"],
          ["mul_hw_input_stencil_2_283_284.out","add_284_298_299.in0"],
          ["add_285_297_298.out","add_284_298_299.in1"],
          ["add_blur_unnormalized_stencil_1_299_300.in1","add_284_298_299.out"],
          ["mul_hw_input_stencil_3_281_285.out","add_285_297_298.in0"],
          ["add_286_296_297.out","add_285_297_298.in1"],
          ["mul_hw_input_stencil_4_283_286.out","add_286_296_297.in0"],
          ["add_288_295_296.out","add_286_296_297.in1"],
          ["mul_hw_input_stencil_5_287_288.out","add_288_295_296.in0"],
          ["add_289_294_295.out","add_288_295_296.in1"],
          ["mul_hw_input_stencil_6_283_289.out","add_289_294_295.in0"],
          ["add_290_293_294.out","add_289_294_295.in1"],
          ["mul_hw_input_stencil_7_281_290.out","add_290_293_294.in0"],
          ["add_291_292_293.out","add_290_293_294.in1"],
          ["mul_hw_input_stencil_8_281_291.out","add_291_292_293.in0"],
          ["mul_hw_input_stencil_9_283_292.out","add_291_292_293.in1"],
          ["self.in0_blur_unnormalized_stencil.0","add_blur_unnormalized_stencil_1_299_300.in0"],
          ["mul_hw_input_stencil_3_281_285.in1","const24__281$1.out"],
          ["mul_hw_input_stencil_7_281_290.in1","const24__281$2.out"],
          ["mul_hw_input_stencil_8_281_291.in1","const24__281$3.out"],
          ["mul_hw_input_stencil_1_281_282.in1","const24__281.out"],
          ["mul_hw_input_stencil_4_283_286.in1","const30__283$1.out"],
          ["mul_hw_input_stencil_6_283_289.in1","const30__283$2.out"],
          ["mul_hw_input_stencil_9_283_292.in1","const30__283$3.out"],
          ["mul_hw_input_stencil_2_283_284.in1","const30__283.out"],
          ["mul_hw_input_stencil_5_287_288.in1","const37__287.out"],
          ["self.in1_hw_input_stencil.0","mul_hw_input_stencil_1_281_282.in0"],
          ["self.in1_hw_input_stencil.1","mul_hw_input_stencil_2_283_284.in0"],
          ["self.in1_hw_input_stencil.2","mul_hw_input_stencil_3_281_285.in0"],
          ["self.in1_hw_input_stencil.3","mul_hw_input_stencil_4_283_286.in0"],
          ["self.in1_hw_input_stencil.4","mul_hw_input_stencil_5_287_288.in0"],
          ["self.in1_hw_input_stencil.5","mul_hw_input_stencil_6_283_289.in0"],
          ["self.in1_hw_input_stencil.6","mul_hw_input_stencil_7_281_290.in0"],
          ["self.in1_hw_input_stencil.7","mul_hw_input_stencil_8_281_291.in0"],
          ["self.in1_hw_input_stencil.8","mul_hw_input_stencil_9_283_292.in0"]
        ]
      },
      "hcompute_hw_input_stencil":{
        "type":["Record",[
          ["out_hw_input_stencil",["Array",16,"Bit"]],
          ["in0_input_copy_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_stencil","self.in0_input_copy_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_blur_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_blur_stencil.0"]
        ]
      },
      "hw_input_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ren","BitIn"],
          ["op_hcompute_blur_unnormalized_stencil_1_read_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_blur_unnormalized_stencil_1_read",["Array",9,["Array",16,"Bit"]]],
          ["op_hcompute_hw_input_stencil_write_wen","BitIn"],
          ["op_hcompute_hw_input_stencil_write_ctrl_vars",["Array",3,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_stencil_write",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "delay_sr_U149":{
            "modref":"global.delay__U142"
          },
          "delay_sr_U152":{
            "modref":"global.delay__U150"
          },
          "delay_sr_U155":{
            "modref":"global.delay__U153"
          },
          "delay_sr_U188":{
            "modref":"global.memtile_long_delay__U156"
          },
          "delay_sr_U191":{
            "modref":"global.delay__U189"
          },
          "delay_sr_U194":{
            "modref":"global.delay__U192"
          },
          "delay_sr_U227":{
            "modref":"global.memtile_long_delay__U195"
          },
          "delay_sr_U230":{
            "modref":"global.delay__U228"
          },
          "delay_sr_U233":{
            "modref":"global.delay__U231"
          }
        },
        "connections":[
          ["self.clk","delay_sr_U149.clk"],
          ["self.flush","delay_sr_U149.flush"],
          ["delay_sr_U152.wdata","delay_sr_U149.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.7","delay_sr_U149.rdata"],
          ["self.rst_n","delay_sr_U149.rst_n"],
          ["self.op_hcompute_hw_input_stencil_write.0","delay_sr_U149.wdata"],
          ["self.clk","delay_sr_U152.clk"],
          ["self.flush","delay_sr_U152.flush"],
          ["delay_sr_U155.wdata","delay_sr_U152.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.8","delay_sr_U152.rdata"],
          ["self.rst_n","delay_sr_U152.rst_n"],
          ["self.clk","delay_sr_U155.clk"],
          ["self.flush","delay_sr_U155.flush"],
          ["delay_sr_U188.wdata","delay_sr_U155.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.6","delay_sr_U155.rdata"],
          ["self.rst_n","delay_sr_U155.rst_n"],
          ["self.clk","delay_sr_U188.clk"],
          ["self.flush","delay_sr_U188.flush"],
          ["delay_sr_U191.wdata","delay_sr_U188.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.5","delay_sr_U188.rdata"],
          ["self.rst_n","delay_sr_U188.rst_n"],
          ["self.clk","delay_sr_U191.clk"],
          ["self.flush","delay_sr_U191.flush"],
          ["delay_sr_U194.wdata","delay_sr_U191.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.4","delay_sr_U191.rdata"],
          ["self.rst_n","delay_sr_U191.rst_n"],
          ["self.clk","delay_sr_U194.clk"],
          ["self.flush","delay_sr_U194.flush"],
          ["delay_sr_U227.wdata","delay_sr_U194.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.3","delay_sr_U194.rdata"],
          ["self.rst_n","delay_sr_U194.rst_n"],
          ["self.clk","delay_sr_U227.clk"],
          ["self.flush","delay_sr_U227.flush"],
          ["delay_sr_U230.wdata","delay_sr_U227.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.2","delay_sr_U227.rdata"],
          ["self.rst_n","delay_sr_U227.rst_n"],
          ["self.clk","delay_sr_U230.clk"],
          ["self.flush","delay_sr_U230.flush"],
          ["delay_sr_U233.wdata","delay_sr_U230.rdata"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.1","delay_sr_U230.rdata"],
          ["self.rst_n","delay_sr_U230.rst_n"],
          ["self.clk","delay_sr_U233.clk"],
          ["self.flush","delay_sr_U233.flush"],
          ["self.op_hcompute_blur_unnormalized_stencil_1_read.0","delay_sr_U233.rdata"],
          ["self.rst_n","delay_sr_U233.rst_n"]
        ]
      },
      "inner_sram__U187":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "inner_sram__U226":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"],
          ["ren_in","BitIn"],
          ["wen_in","BitIn"],
          ["waddr",["Array",16,"BitIn"]],
          ["raddr",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["wdata",["Array",16,"BitIn"]]
        ]]
      },
      "memtile_long_delay__U156":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U171":{
            "modref":"global.aff__U166"
          },
          "addrgen__U186":{
            "modref":"global.aff__U181"
          },
          "ctrl__U165":{
            "modref":"global.affine_controller__U157"
          },
          "ctrl__U180":{
            "modref":"global.affine_controller__U172"
          },
          "inner_sram__U187_bank":{
            "modref":"global.inner_sram__U187"
          }
        },
        "connections":[
          ["ctrl__U165.d","addrgen__U171.d"],
          ["inner_sram__U187_bank.waddr","addrgen__U171.out"],
          ["ctrl__U180.d","addrgen__U186.d"],
          ["inner_sram__U187_bank.raddr","addrgen__U186.out"],
          ["self.clk","ctrl__U165.clk"],
          ["inner_sram__U187_bank.wen_in","ctrl__U165.valid"],
          ["self.clk","ctrl__U180.clk"],
          ["inner_sram__U187_bank.ren_in","ctrl__U180.valid"],
          ["self.clk","inner_sram__U187_bank.clk"],
          ["self.flush","inner_sram__U187_bank.flush"],
          ["self.rdata","inner_sram__U187_bank.rdata"],
          ["self.rst_n","inner_sram__U187_bank.rst_n"],
          ["self.wdata","inner_sram__U187_bank.wdata"]
        ]
      },
      "memtile_long_delay__U195":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["wdata",["Array",16,"BitIn"]],
          ["rdata",["Array",16,"Bit"]],
          ["rst_n","BitIn"],
          ["flush","BitIn"]
        ]],
        "instances":{
          "addrgen__U210":{
            "modref":"global.aff__U205"
          },
          "addrgen__U225":{
            "modref":"global.aff__U220"
          },
          "ctrl__U204":{
            "modref":"global.affine_controller__U196"
          },
          "ctrl__U219":{
            "modref":"global.affine_controller__U211"
          },
          "inner_sram__U226_bank":{
            "modref":"global.inner_sram__U226"
          }
        },
        "connections":[
          ["ctrl__U204.d","addrgen__U210.d"],
          ["inner_sram__U226_bank.waddr","addrgen__U210.out"],
          ["ctrl__U219.d","addrgen__U225.d"],
          ["inner_sram__U226_bank.raddr","addrgen__U225.out"],
          ["self.clk","ctrl__U204.clk"],
          ["inner_sram__U226_bank.wen_in","ctrl__U204.valid"],
          ["self.clk","ctrl__U219.clk"],
          ["inner_sram__U226_bank.ren_in","ctrl__U219.valid"],
          ["self.clk","inner_sram__U226_bank.clk"],
          ["self.flush","inner_sram__U226_bank.flush"],
          ["self.rdata","inner_sram__U226_bank.rdata"],
          ["self.rst_n","inner_sram__U226_bank.rst_n"],
          ["self.wdata","inner_sram__U226_bank.wdata"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
