/***************************************************************************
 *     Copyright (c) 1999-2009, Broadcom Corporation
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * but WITHOUT ANY WARRANTY; without even the implied warranty of
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
 * GNU General Public License for more details.
 *
 * You should have received a copy of the GNU General Public License
 * along with this program; if not, write to the Free Software
 * Foundation, Inc., 59 Temple Place - Suite 330, Boston, MA 02111-1307, USA.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Mon May  4 16:15:27 2009
 *                 MD5 Checksum         b743556f540fc33e887e9441f1671587
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7340/rdb/a0/bchp_clkgen.h $
 * 
 * Hydra_Software_Devel/3   5/4/09 7:16p albertl
 * PR54806: Updated to match RDB.
 *
 ***************************************************************************/

#ifndef BCHP_CLKGEN_H__
#define BCHP_CLKGEN_H__

/***************************************************************************
 *CLKGEN - Clkgen registers
 ***************************************************************************/
#define BCHP_CLKGEN_PWRDN_CTRL_0                 0x00040000 /* Power Down Control Register #0 */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0         0x00040004 /* Power down 216/108 clocks in the chip */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1         0x00040008 /* Power down 216/108 clocks in the chip */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS 0x0004000c /* Power down special moca clocks in the chip */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS 0x00040010 /* Power down special genet clocks in the chip */
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS       0x00040014 /* Power down misc clocks in the chip */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS 0x00040018 /* Power down special power management clocks in the chip */
#define BCHP_CLKGEN_PAD_CLOCK                    0x0004001c /* PAD Clock Control Register */
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS           0x00040028 /* Misc clock selects in chip. */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL              0x0004002c /* D2CDIFF no_AC control */
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL            0x00040030 /* DIFFOSC_TEST_CTRL Control Register */
#define BCHP_CLKGEN_PLL_TEST_CTRL                0x00040034 /* PLL_TEST_CTRL Control Register */
#define BCHP_CLKGEN_LOCK                         0x00040040 /* PLL lock status */
#define BCHP_CLKGEN_LOCK_CNTR_RESET              0x00040050 /* VCXO Lock Counter Reset */
#define BCHP_CLKGEN_MOCA_LOCK_CNT                0x00040054 /* MOCA PLL Lock Counter */
#define BCHP_CLKGEN_AVD_LOCK_CNT                 0x00040058 /* AVD PLL Lock Counter */
#define BCHP_CLKGEN_CPU_LOCK_CNT                 0x0004005c /* CPU PLL Lock Counter */
#define BCHP_CLKGEN_MAIN_LOCK_CNT                0x00040060 /* MAIN PLL Lock Counter */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL      0x00040070 /* PLL_MAIN PM Register */
#define BCHP_CLKGEN_PLLMAIN_CTRL                 0x00040074 /* PLL_MAIN Reset Status & DLY */
#define BCHP_CLKGEN_MIPS_PLL_CTRL                0x00040078 /* Mips PLL Control Register */
#define BCHP_CLKGEN_PLLMOCA_CONTROL_HIGH_CTRL    0x0004007c /* Upper 14-bits of the 38-bit PLL control word */
#define BCHP_CLKGEN_PLLMOCA_CONTROL_LOW_CTRL     0x00040080 /* Lower 24-bits of the 38-bit PLL control word */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL           0x00040084 /* PLL_MOCA Misc register 0 */
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL           0x00040088 /* PLL_MOCA Misc register 1 */
#define BCHP_CLKGEN_PLLAVD_CTRL                  0x0004008c /* PLLAVD Register */
#define BCHP_CLKGEN_PLL_TIMER_SELECT             0x00040090 /* Select the delay after reset before using PLL */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL             0x00040094 /* Program the PLLs to be alive in standby */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL   0x00040098 /* Program the 216/108 clocks to be alive in standby */
#define BCHP_CLKGEN_SCRATCH_REG                  0x0004009c /* Scratch Register */
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL         0x000400a0 /* SMARTCARD_CLOCK_CTRL Register */

/***************************************************************************
 *PWRDN_CTRL_0 - Power Down Control Register #0
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_0 :: reserved0 [31:29] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved0_MASK                    0xe0000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_reserved0_SHIFT                   29

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_VCXO_CG [28:28] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_VCXO_CG_MASK       0x10000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_VCXO_CG_SHIFT      28

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_CG [27:27] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_CG_MASK            0x08000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_CG_SHIFT           27

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_PM_UHFR_CG [26:26] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_PM_UHFR_CG_MASK    0x04000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_PM_UHFR_CG_SHIFT   26

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_PM_CG [25:25] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_PM_CG_MASK         0x02000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_PM_CG_SHIFT        25

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_33_CG [24:24] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_33_CG_MASK            0x01000000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_33_CG_SHIFT           24

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_40P5_CG [23:23] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40P5_CG_MASK          0x00800000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40P5_CG_SHIFT         23

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54_CG [22:22] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_MASK            0x00400000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_SHIFT           22

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54X_UHF_CG [21:21] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54X_UHF_CG_MASK       0x00200000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54X_UHF_CG_SHIFT      21

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54X_UHFR2_CG [20:20] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54X_UHFR2_CG_MASK     0x00100000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54X_UHFR2_CG_SHIFT    20

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54X_UHFR1_CG [19:19] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54X_UHFR1_CG_MASK     0x00080000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54X_UHFR1_CG_SHIFT    19

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_81_CG [18:18] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_81_CG_MASK            0x00040000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_81_CG_SHIFT           18

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLK_27_CODEC_MCLOCK_CG_PAD [17:17] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLK_27_CODEC_MCLOCK_CG_PAD_MASK 0x00020000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLK_27_CODEC_MCLOCK_CG_PAD_SHIFT 17

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_VCXO_CG_PAD [16:16] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_VCXO_CG_PAD_MASK   0x00010000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_VCXO_CG_PAD_SHIFT  16

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_33_27_PCI_CG_PAD [15:15] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_33_27_PCI_CG_PAD_MASK 0x00008000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_33_27_PCI_CG_PAD_SHIFT 15

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54_40P5_ACC_CG_PAD [14:14] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_40P5_ACC_CG_PAD_MASK 0x00004000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_40P5_ACC_CG_PAD_SHIFT 14

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_20P25_CG_XPT [13:13] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_20P25_CG_XPT_MASK     0x00002000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_20P25_CG_XPT_SHIFT    13

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_25_CG_GENET [12:12] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_25_CG_GENET_MASK      0x00001000
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_25_CG_GENET_SHIFT     12

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_CG_XPT [11:11] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_CG_XPT_MASK        0x00000800
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_CG_XPT_SHIFT       11

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_SM_CG_SUN [10:10] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_SM_CG_SUN_MASK     0x00000400
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_SM_CG_SUN_SHIFT    10

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_27_PM_IIC_CG_DVPHT [09:09] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_PM_IIC_CG_DVPHT_MASK 0x00000200
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_27_PM_IIC_CG_DVPHT_SHIFT 9

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_32P4_DAA_CG_SUN [08:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_32P4_DAA_CG_SUN_MASK  0x00000100
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_32P4_DAA_CG_SUN_SHIFT 8

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_40_27_SC2_CG_SUN [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40_27_SC2_CG_SUN_MASK 0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40_27_SC2_CG_SUN_SHIFT 7

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_40_27_SC1_CG_SUN [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40_27_SC1_CG_SUN_MASK 0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40_27_SC1_CG_SUN_SHIFT 6

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_40P5_CG_XPT [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40P5_CG_XPT_MASK      0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_40P5_CG_XPT_SHIFT     5

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54_CG_XPT [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_XPT_MASK        0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_XPT_SHIFT       4

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54_CG_MOCA [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_MOCA_MASK       0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_MOCA_SHIFT      3

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_54_CG_GENET [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_GENET_MASK      0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_54_CG_GENET_SHIFT     2

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_81_CG_XPT [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_81_CG_XPT_MASK        0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_81_CG_XPT_SHIFT       1

/* CLKGEN :: PWRDN_CTRL_0 :: PWRDN_CLOCK_216_CG_MOCA [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_MOCA_MASK      0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_0_PWRDN_CLOCK_216_CG_MOCA_SHIFT     0

/***************************************************************************
 *PWRDN_CTRL_216_108_0 - Power down 216/108 clocks in the chip
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_216_108_0 :: reserved0 [31:26] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_reserved0_MASK            0xfc000000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_reserved0_SHIFT           26

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_CPU [25:25] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_CPU_MASK 0x02000000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_CPU_SHIFT 25

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_QPSK [24:24] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_QPSK_MASK 0x01000000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_QPSK_SHIFT 24

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_QPSK [23:23] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_QPSK_MASK 0x00800000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_QPSK_SHIFT 23

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_HIF [22:22] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_HIF_MASK 0x00400000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_HIF_SHIFT 22

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_HIF [21:21] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_HIF_MASK 0x00200000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_HIF_SHIFT 21

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_GFX [20:20] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_GFX_MASK 0x00100000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_GFX_SHIFT 20

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_GFX [19:19] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_GFX_MASK 0x00080000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_GFX_SHIFT 19

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_FTM [18:18] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_FTM_MASK 0x00040000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_FTM_SHIFT 18

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_FTM [17:17] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_FTM_MASK 0x00020000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_FTM_SHIFT 17

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_ENET [16:16] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_ENET_MASK 0x00010000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_ENET_SHIFT 16

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_ENET [15:15] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_ENET_MASK 0x00008000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_ENET_SHIFT 15

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_ALTERNATE_CG_DVPHT [14:14] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_ALTERNATE_CG_DVPHT_MASK 0x00004000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_ALTERNATE_CG_DVPHT_SHIFT 14

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_DVPHT [13:13] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_DVPHT_MASK 0x00002000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_DVPHT_SHIFT 13

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_DVPHT [12:12] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_DVPHT_MASK 0x00001000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_DVPHT_SHIFT 12

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_DDR23APHY [11:11] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_DDR23APHY_MASK 0x00000800
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_DDR23APHY_SHIFT 11

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_DDR23APHY [10:10] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_DDR23APHY_MASK 0x00000400
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_DDR23APHY_SHIFT 10

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_CGM [09:09] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_CGM_MASK 0x00000200
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_CGM_SHIFT 9

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_CGM [08:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_CGM_MASK 0x00000100
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_CGM_SHIFT 8

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_CG [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_CG_MASK 0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_CG_SHIFT 7

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_CG [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_CG_MASK 0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_CG_SHIFT 6

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_BVN [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_BVN_MASK 0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_BVN_SHIFT 5

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_BVN [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_BVN_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_BVN_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_AVD [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_AVD_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_AVD_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_AVD [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_AVD_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_AVD_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_108_CG_AIO [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_AIO_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_108_CG_AIO_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_216_108_0 :: PWRDN_CLOCK_216_CG_AIO [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_AIO_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_0_PWRDN_CLOCK_216_CG_AIO_SHIFT 0

/***************************************************************************
 *PWRDN_CTRL_216_108_1 - Power down 216/108 clocks in the chip
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_216_108_1 :: reserved0 [31:26] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_reserved0_MASK            0xfc000000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_reserved0_SHIFT           26

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_XPT [25:25] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_XPT_MASK 0x02000000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_XPT_SHIFT 25

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_XPT [24:24] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_XPT_MASK 0x01000000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_XPT_SHIFT 24

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_TDAC1_CG_VEC [23:23] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_TDAC1_CG_VEC_MASK 0x00800000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_TDAC1_CG_VEC_SHIFT 23

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_TDAC0_CG_VEC [22:22] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_TDAC0_CG_VEC_MASK 0x00400000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_TDAC0_CG_VEC_SHIFT 22

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_ALTERNATE_3D_OTP_CG_VEC [21:21] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_ALTERNATE_3D_OTP_CG_VEC_MASK 0x00200000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_ALTERNATE_3D_OTP_CG_VEC_SHIFT 21

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_VEC [20:20] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_VEC_MASK 0x00100000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_VEC_SHIFT 20

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_VEC [19:19] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_VEC_MASK 0x00080000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_VEC_SHIFT 19

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_VCXO [18:18] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_VCXO_MASK 0x00040000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_VCXO_SHIFT 18

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_VCXO [17:17] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_VCXO_MASK 0x00020000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_VCXO_SHIFT 17

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_USB [16:16] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_USB_MASK 0x00010000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_USB_SHIFT 16

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_USB [15:15] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_USB_MASK 0x00008000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_USB_SHIFT 15

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_STFEC [14:14] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_STFEC_MASK 0x00004000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_STFEC_SHIFT 14

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_STFEC [13:13] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_STFEC_MASK 0x00002000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_STFEC_SHIFT 13

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_SRCTN [12:12] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SRCTN_MASK 0x00001000
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SRCTN_SHIFT 12

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_SRCTN [11:11] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SRCTN_MASK 0x00000800
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SRCTN_SHIFT 11

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_SUN [10:10] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SUN_MASK 0x00000400
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SUN_SHIFT 10

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_SUN [09:09] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SUN_MASK 0x00000200
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SUN_SHIFT 9

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_SECTOP [08:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SECTOP_MASK 0x00000100
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SECTOP_SHIFT 8

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_ALTERNATE_CG_SECTOP [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_ALTERNATE_CG_SECTOP_MASK 0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_ALTERNATE_CG_SECTOP_SHIFT 7

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_SECTOP [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SECTOP_MASK 0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SECTOP_SHIFT 6

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_SAFEC [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SAFEC_MASK 0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_SAFEC_SHIFT 5

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_SAFEC [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SAFEC_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_SAFEC_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_MOCA [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_MOCA_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_MOCA_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_MOCA [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_MOCA_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_MOCA_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_108_CG_MEMC [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_MEMC_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_108_CG_MEMC_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_216_108_1 :: PWRDN_CLOCK_216_CG_MEMC [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_MEMC_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_216_108_1_PWRDN_CLOCK_216_CG_MEMC_SHIFT 0

/***************************************************************************
 *PWRDN_CTRL_SPECIAL_MOCA_CLOCKS - Power down special moca clocks in the chip
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: reserved0 [31:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_reserved0_MASK  0xffffff80
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_reserved0_SHIFT 7

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_250_CG_MOCA [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_250_CG_MOCA_MASK 0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_250_CG_MOCA_SHIFT 6

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_UNIMAC_SYS_RX_CG_MOCA [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_RX_CG_MOCA_MASK 0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_RX_CG_MOCA_SHIFT 5

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_UNIMAC_SYS_TX_CG_MOCA [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_TX_CG_MOCA_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_TX_CG_MOCA_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_ISDMA_CG_MOCA [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_ISDMA_CG_MOCA_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_ISDMA_CG_MOCA_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_L2_INTR_CG_MOCA [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_L2_INTR_CG_MOCA_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_L2_INTR_CG_MOCA_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_HFB_CG_MOCA [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_HFB_CG_MOCA_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_HFB_CG_MOCA_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_SPECIAL_MOCA_CLOCKS :: PWRDN_CLOCK_GMII_CG_MOCA [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_GMII_CG_MOCA_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_MOCA_CLOCKS_PWRDN_CLOCK_GMII_CG_MOCA_SHIFT 0

/***************************************************************************
 *PWRDN_CTRL_SPECIAL_GENET_CLOCKS - Power down special genet clocks in the chip
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: reserved0 [31:08] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_reserved0_MASK 0xffffff00
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_reserved0_SHIFT 8

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_250_CG_GENET [07:07] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_250_CG_GENET_MASK 0x00000080
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_250_CG_GENET_SHIFT 7

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_25_CG_GENET [06:06] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_25_CG_GENET_MASK 0x00000040
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_25_CG_GENET_SHIFT 6

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_UNIMAC_SYS_RX_CG_GENET [05:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_RX_CG_GENET_MASK 0x00000020
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_RX_CG_GENET_SHIFT 5

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_UNIMAC_SYS_TX_CG_GENET [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_TX_CG_GENET_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_UNIMAC_SYS_TX_CG_GENET_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_ISDMA_CG_GENET [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_ISDMA_CG_GENET_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_ISDMA_CG_GENET_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_L2_INTR_CG_GENET [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_L2_INTR_CG_GENET_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_L2_INTR_CG_GENET_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_HFB_CG_GENET [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_HFB_CG_GENET_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_HFB_CG_GENET_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_SPECIAL_GENET_CLOCKS :: PWRDN_CLOCK_GMII_CG_GENET [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_GMII_CG_GENET_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_GENET_CLOCKS_PWRDN_CLOCK_GMII_CG_GENET_SHIFT 0

/***************************************************************************
 *PWRDN_CTRL_MISC_CLOCKS - Power down misc clocks in the chip
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_MISC_CLOCKS :: reserved0 [31:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_reserved0_MASK          0xfffffff0
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_reserved0_SHIFT         4

/* CLKGEN :: PWRDN_CTRL_MISC_CLOCKS :: PWRDN_CLOCK_108_CG_PINMUX [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_108_CG_PINMUX_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_108_CG_PINMUX_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_MISC_CLOCKS :: PWRDN_CLOCK_250P71_CG_RPTD [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_250P71_CG_RPTD_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_250P71_CG_RPTD_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_MISC_CLOCKS :: PWRDN_CLOCK_250P71_CG_AVD [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_250P71_CG_AVD_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_250P71_CG_AVD_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_MISC_CLOCKS :: PWRDN_CLOCK_CPU_CG_CGM [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_CPU_CG_CGM_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_MISC_CLOCKS_PWRDN_CLOCK_CPU_CG_CGM_SHIFT 0

/***************************************************************************
 *PWRDN_CTRL_SPECIAL_PM_CLOCKS - Power down special power management clocks in the chip
 ***************************************************************************/
/* CLKGEN :: PWRDN_CTRL_SPECIAL_PM_CLOCKS :: reserved0 [31:05] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_reserved0_MASK    0xffffffe0
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_reserved0_SHIFT   5

/* CLKGEN :: PWRDN_CTRL_SPECIAL_PM_CLOCKS :: PWRDN_CLOCK_27_PM_CG_MOCA [04:04] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_MOCA_MASK 0x00000010
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_MOCA_SHIFT 4

/* CLKGEN :: PWRDN_CTRL_SPECIAL_PM_CLOCKS :: PWRDN_CLOCK_27_PM_CG_GENET [03:03] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_GENET_MASK 0x00000008
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_GENET_SHIFT 3

/* CLKGEN :: PWRDN_CTRL_SPECIAL_PM_CLOCKS :: PWRDN_CLOCK_27_PM_CG_SECTOP [02:02] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_SECTOP_MASK 0x00000004
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_SECTOP_SHIFT 2

/* CLKGEN :: PWRDN_CTRL_SPECIAL_PM_CLOCKS :: PWRDN_CLOCK_27_PM_CG_DVPHT [01:01] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_DVPHT_MASK 0x00000002
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_DVPHT_SHIFT 1

/* CLKGEN :: PWRDN_CTRL_SPECIAL_PM_CLOCKS :: PWRDN_CLOCK_27_PM_CG_SUN [00:00] */
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_SUN_MASK 0x00000001
#define BCHP_CLKGEN_PWRDN_CTRL_SPECIAL_PM_CLOCKS_PWRDN_CLOCK_27_PM_CG_SUN_SHIFT 0

/***************************************************************************
 *PAD_CLOCK - PAD Clock Control Register
 ***************************************************************************/
/* CLKGEN :: PAD_CLOCK :: reserved0 [31:10] */
#define BCHP_CLKGEN_PAD_CLOCK_reserved0_MASK                       0xfffffc00
#define BCHP_CLKGEN_PAD_CLOCK_reserved0_SHIFT                      10

/* CLKGEN :: PAD_CLOCK :: CLOCK_ACC_TEST_SEL [09:05] */
#define BCHP_CLKGEN_PAD_CLOCK_CLOCK_ACC_TEST_SEL_MASK              0x000003e0
#define BCHP_CLKGEN_PAD_CLOCK_CLOCK_ACC_TEST_SEL_SHIFT             5

/* CLKGEN :: PAD_CLOCK :: CLOCK_ACC_TEST_DIVIDE_EN [04:04] */
#define BCHP_CLKGEN_PAD_CLOCK_CLOCK_ACC_TEST_DIVIDE_EN_MASK        0x00000010
#define BCHP_CLKGEN_PAD_CLOCK_CLOCK_ACC_TEST_DIVIDE_EN_SHIFT       4

/* CLKGEN :: PAD_CLOCK :: CLOCK_ACC_TEST_MODE [03:03] */
#define BCHP_CLKGEN_PAD_CLOCK_CLOCK_ACC_TEST_MODE_MASK             0x00000008
#define BCHP_CLKGEN_PAD_CLOCK_CLOCK_ACC_TEST_MODE_SHIFT            3

/* CLKGEN :: PAD_CLOCK :: ACC_PAD_CLOCK_SEL [02:02] */
#define BCHP_CLKGEN_PAD_CLOCK_ACC_PAD_CLOCK_SEL_MASK               0x00000004
#define BCHP_CLKGEN_PAD_CLOCK_ACC_PAD_CLOCK_SEL_SHIFT              2

/* CLKGEN :: PAD_CLOCK :: PCI_PAD_CLOCK_SEL [01:01] */
#define BCHP_CLKGEN_PAD_CLOCK_PCI_PAD_CLOCK_SEL_MASK               0x00000002
#define BCHP_CLKGEN_PAD_CLOCK_PCI_PAD_CLOCK_SEL_SHIFT              1

/* CLKGEN :: PAD_CLOCK :: VCXO_27_PAD_CLOCK_INV [00:00] */
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27_PAD_CLOCK_INV_MASK           0x00000001
#define BCHP_CLKGEN_PAD_CLOCK_VCXO_27_PAD_CLOCK_INV_SHIFT          0

/***************************************************************************
 *MISC_CLOCK_SELECTS - Misc clock selects in chip.
 ***************************************************************************/
/* CLKGEN :: MISC_CLOCK_SELECTS :: reserved0 [31:04] */
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_reserved0_MASK              0xfffffff0
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_reserved0_SHIFT             4

/* CLKGEN :: MISC_CLOCK_SELECTS :: CLOCK_SEL_ENET_CG_MOCA [03:03] */
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_ENET_CG_MOCA_MASK 0x00000008
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_ENET_CG_MOCA_SHIFT 3

/* CLKGEN :: MISC_CLOCK_SELECTS :: CLOCK_SEL_GMII_CG_MOCA [02:02] */
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_GMII_CG_MOCA_MASK 0x00000004
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_GMII_CG_MOCA_SHIFT 2

/* CLKGEN :: MISC_CLOCK_SELECTS :: CLOCK_SEL_CG_GENET [01:01] */
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_CG_GENET_MASK     0x00000002
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_CG_GENET_SHIFT    1

/* CLKGEN :: MISC_CLOCK_SELECTS :: CLOCK_SEL_GMII_CG_GENET [00:00] */
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_GMII_CG_GENET_MASK 0x00000001
#define BCHP_CLKGEN_MISC_CLOCK_SELECTS_CLOCK_SEL_GMII_CG_GENET_SHIFT 0

/***************************************************************************
 *D2CDIFF_AC_CTRL - D2CDIFF no_AC control
 ***************************************************************************/
/* CLKGEN :: D2CDIFF_AC_CTRL :: reserved0 [31:14] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_reserved0_MASK                 0xffffc000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_reserved0_SHIFT                14

/* CLKGEN :: D2CDIFF_AC_CTRL :: CMLRPTRPTD_XOR [13:13] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTRPTD_XOR_MASK            0x00002000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTRPTD_XOR_SHIFT           13

/* CLKGEN :: D2CDIFF_AC_CTRL :: CMLRPTMAIN_XOR [12:12] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTMAIN_XOR_MASK            0x00001000
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTMAIN_XOR_SHIFT           12

/* CLKGEN :: D2CDIFF_AC_CTRL :: MOCA_XOR [11:11] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MOCA_XOR_MASK                  0x00000800
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MOCA_XOR_SHIFT                 11

/* CLKGEN :: D2CDIFF_AC_CTRL :: MAIN_XOR [10:10] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_XOR_MASK                  0x00000400
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_XOR_SHIFT                 10

/* CLKGEN :: D2CDIFF_AC_CTRL :: MIPS_XOR [09:09] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_XOR_MASK                  0x00000200
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_XOR_SHIFT                 9

/* CLKGEN :: D2CDIFF_AC_CTRL :: AVD_XOR [08:08] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_XOR_MASK                   0x00000100
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_XOR_SHIFT                  8

/* CLKGEN :: D2CDIFF_AC_CTRL :: RPTD_XOR [07:07] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_XOR_MASK                  0x00000080
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_XOR_SHIFT                 7

/* CLKGEN :: D2CDIFF_AC_CTRL :: CMLRPTRPTD_STATUS [06:06] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTRPTD_STATUS_MASK         0x00000040
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTRPTD_STATUS_SHIFT        6

/* CLKGEN :: D2CDIFF_AC_CTRL :: CMLRPTMAIN_STATUS [05:05] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTMAIN_STATUS_MASK         0x00000020
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_CMLRPTMAIN_STATUS_SHIFT        5

/* CLKGEN :: D2CDIFF_AC_CTRL :: MOCA_STATUS [04:04] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MOCA_STATUS_MASK               0x00000010
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MOCA_STATUS_SHIFT              4

/* CLKGEN :: D2CDIFF_AC_CTRL :: MAIN_STATUS [03:03] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_STATUS_MASK               0x00000008
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MAIN_STATUS_SHIFT              3

/* CLKGEN :: D2CDIFF_AC_CTRL :: MIPS_STATUS [02:02] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_STATUS_MASK               0x00000004
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_MIPS_STATUS_SHIFT              2

/* CLKGEN :: D2CDIFF_AC_CTRL :: AVD_STATUS [01:01] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_STATUS_MASK                0x00000002
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_AVD_STATUS_SHIFT               1

/* CLKGEN :: D2CDIFF_AC_CTRL :: RPTD_STATUS [00:00] */
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_STATUS_MASK               0x00000001
#define BCHP_CLKGEN_D2CDIFF_AC_CTRL_RPTD_STATUS_SHIFT              0

/***************************************************************************
 *DIFFOSC_TEST_CTRL - DIFFOSC_TEST_CTRL Control Register
 ***************************************************************************/
/* CLKGEN :: DIFFOSC_TEST_CTRL :: reserved0 [31:03] */
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_reserved0_MASK               0xfffffff8
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_reserved0_SHIFT              3

/* CLKGEN :: DIFFOSC_TEST_CTRL :: LIMITER_EN_DIFFOSC [02:02] */
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_LIMITER_EN_DIFFOSC_MASK      0x00000004
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_LIMITER_EN_DIFFOSC_SHIFT     2

/* CLKGEN :: DIFFOSC_TEST_CTRL :: TEST_EN_DIFFOSC [01:01] */
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_TEST_EN_DIFFOSC_MASK         0x00000002
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_TEST_EN_DIFFOSC_SHIFT        1

/* CLKGEN :: DIFFOSC_TEST_CTRL :: FREQ_DOUBLER_PWRDN [00:00] */
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_FREQ_DOUBLER_PWRDN_MASK      0x00000001
#define BCHP_CLKGEN_DIFFOSC_TEST_CTRL_FREQ_DOUBLER_PWRDN_SHIFT     0

/***************************************************************************
 *PLL_TEST_CTRL - PLL_TEST_CTRL Control Register
 ***************************************************************************/
/* CLKGEN :: PLL_TEST_CTRL :: reserved0 [31:21] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_reserved0_MASK                   0xffe00000
#define BCHP_CLKGEN_PLL_TEST_CTRL_reserved0_SHIFT                  21

/* CLKGEN :: PLL_TEST_CTRL :: SDS_SEL [20:18] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_SDS_SEL_MASK                     0x001c0000
#define BCHP_CLKGEN_PLL_TEST_CTRL_SDS_SEL_SHIFT                    18

/* CLKGEN :: PLL_TEST_CTRL :: SDS_ENA [17:17] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_SDS_ENA_MASK                     0x00020000
#define BCHP_CLKGEN_PLL_TEST_CTRL_SDS_ENA_SHIFT                    17

/* CLKGEN :: PLL_TEST_CTRL :: VCXO_AUDIO_SC_SEL [16:14] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_VCXO_AUDIO_SC_SEL_MASK           0x0001c000
#define BCHP_CLKGEN_PLL_TEST_CTRL_VCXO_AUDIO_SC_SEL_SHIFT          14

/* CLKGEN :: PLL_TEST_CTRL :: SC_ENA [13:13] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_SC_ENA_MASK                      0x00002000
#define BCHP_CLKGEN_PLL_TEST_CTRL_SC_ENA_SHIFT                     13

/* CLKGEN :: PLL_TEST_CTRL :: AUDIO_ENA [12:12] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_AUDIO_ENA_MASK                   0x00001000
#define BCHP_CLKGEN_PLL_TEST_CTRL_AUDIO_ENA_SHIFT                  12

/* CLKGEN :: PLL_TEST_CTRL :: VCXO_ENA [11:11] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_VCXO_ENA_MASK                    0x00000800
#define BCHP_CLKGEN_PLL_TEST_CTRL_VCXO_ENA_SHIFT                   11

/* CLKGEN :: PLL_TEST_CTRL :: MOCA_ENA [10:10] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_MOCA_ENA_MASK                    0x00000400
#define BCHP_CLKGEN_PLL_TEST_CTRL_MOCA_ENA_SHIFT                   10

/* CLKGEN :: PLL_TEST_CTRL :: MIPS_AND_MOCA_SEL [09:07] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_MIPS_AND_MOCA_SEL_MASK           0x00000380
#define BCHP_CLKGEN_PLL_TEST_CTRL_MIPS_AND_MOCA_SEL_SHIFT          7

/* CLKGEN :: PLL_TEST_CTRL :: MIPS_ENA [06:06] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_MIPS_ENA_MASK                    0x00000040
#define BCHP_CLKGEN_PLL_TEST_CTRL_MIPS_ENA_SHIFT                   6

/* CLKGEN :: PLL_TEST_CTRL :: MAIN_AVD_SEL [05:02] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_MAIN_AVD_SEL_MASK                0x0000003c
#define BCHP_CLKGEN_PLL_TEST_CTRL_MAIN_AVD_SEL_SHIFT               2

/* CLKGEN :: PLL_TEST_CTRL :: AVD_ENA [01:01] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_AVD_ENA_MASK                     0x00000002
#define BCHP_CLKGEN_PLL_TEST_CTRL_AVD_ENA_SHIFT                    1

/* CLKGEN :: PLL_TEST_CTRL :: MAIN_ENA [00:00] */
#define BCHP_CLKGEN_PLL_TEST_CTRL_MAIN_ENA_MASK                    0x00000001
#define BCHP_CLKGEN_PLL_TEST_CTRL_MAIN_ENA_SHIFT                   0

/***************************************************************************
 *LOCK - PLL lock status
 ***************************************************************************/
/* CLKGEN :: LOCK :: reserved0 [31:04] */
#define BCHP_CLKGEN_LOCK_reserved0_MASK                            0xfffffff0
#define BCHP_CLKGEN_LOCK_reserved0_SHIFT                           4

/* CLKGEN :: LOCK :: MOCA [03:03] */
#define BCHP_CLKGEN_LOCK_MOCA_MASK                                 0x00000008
#define BCHP_CLKGEN_LOCK_MOCA_SHIFT                                3

/* CLKGEN :: LOCK :: AVD [02:02] */
#define BCHP_CLKGEN_LOCK_AVD_MASK                                  0x00000004
#define BCHP_CLKGEN_LOCK_AVD_SHIFT                                 2

/* CLKGEN :: LOCK :: CPU [01:01] */
#define BCHP_CLKGEN_LOCK_CPU_MASK                                  0x00000002
#define BCHP_CLKGEN_LOCK_CPU_SHIFT                                 1

/* CLKGEN :: LOCK :: MAIN [00:00] */
#define BCHP_CLKGEN_LOCK_MAIN_MASK                                 0x00000001
#define BCHP_CLKGEN_LOCK_MAIN_SHIFT                                0

/***************************************************************************
 *LOCK_CNTR_RESET - VCXO Lock Counter Reset
 ***************************************************************************/
/* CLKGEN :: LOCK_CNTR_RESET :: reserved0 [31:04] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_reserved0_MASK                 0xfffffff0
#define BCHP_CLKGEN_LOCK_CNTR_RESET_reserved0_SHIFT                4

/* CLKGEN :: LOCK_CNTR_RESET :: MOCA [03:03] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_MOCA_MASK                      0x00000008
#define BCHP_CLKGEN_LOCK_CNTR_RESET_MOCA_SHIFT                     3

/* CLKGEN :: LOCK_CNTR_RESET :: AVD [02:02] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_AVD_MASK                       0x00000004
#define BCHP_CLKGEN_LOCK_CNTR_RESET_AVD_SHIFT                      2

/* CLKGEN :: LOCK_CNTR_RESET :: CPU [01:01] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_CPU_MASK                       0x00000002
#define BCHP_CLKGEN_LOCK_CNTR_RESET_CPU_SHIFT                      1

/* CLKGEN :: LOCK_CNTR_RESET :: MAIN [00:00] */
#define BCHP_CLKGEN_LOCK_CNTR_RESET_MAIN_MASK                      0x00000001
#define BCHP_CLKGEN_LOCK_CNTR_RESET_MAIN_SHIFT                     0

/***************************************************************************
 *MOCA_LOCK_CNT - MOCA PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: MOCA_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_MOCA_LOCK_CNT_reserved0_MASK                   0xfffff000
#define BCHP_CLKGEN_MOCA_LOCK_CNT_reserved0_SHIFT                  12

/* CLKGEN :: MOCA_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_MOCA_LOCK_CNT_COUNT_MASK                       0x00000fff
#define BCHP_CLKGEN_MOCA_LOCK_CNT_COUNT_SHIFT                      0

/***************************************************************************
 *AVD_LOCK_CNT - AVD PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: AVD_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_AVD_LOCK_CNT_reserved0_MASK                    0xfffff000
#define BCHP_CLKGEN_AVD_LOCK_CNT_reserved0_SHIFT                   12

/* CLKGEN :: AVD_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_AVD_LOCK_CNT_COUNT_MASK                        0x00000fff
#define BCHP_CLKGEN_AVD_LOCK_CNT_COUNT_SHIFT                       0

/***************************************************************************
 *CPU_LOCK_CNT - CPU PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: CPU_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_CPU_LOCK_CNT_reserved0_MASK                    0xfffff000
#define BCHP_CLKGEN_CPU_LOCK_CNT_reserved0_SHIFT                   12

/* CLKGEN :: CPU_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_CPU_LOCK_CNT_COUNT_MASK                        0x00000fff
#define BCHP_CLKGEN_CPU_LOCK_CNT_COUNT_SHIFT                       0

/***************************************************************************
 *MAIN_LOCK_CNT - MAIN PLL Lock Counter
 ***************************************************************************/
/* CLKGEN :: MAIN_LOCK_CNT :: reserved0 [31:12] */
#define BCHP_CLKGEN_MAIN_LOCK_CNT_reserved0_MASK                   0xfffff000
#define BCHP_CLKGEN_MAIN_LOCK_CNT_reserved0_SHIFT                  12

/* CLKGEN :: MAIN_LOCK_CNT :: COUNT [11:00] */
#define BCHP_CLKGEN_MAIN_LOCK_CNT_COUNT_MASK                       0x00000fff
#define BCHP_CLKGEN_MAIN_LOCK_CNT_COUNT_SHIFT                      0

/***************************************************************************
 *PLLMAIN_CHANNEL_PM_CTRL - PLL_MAIN PM Register
 ***************************************************************************/
/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: reserved0 [31:06] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_reserved0_MASK         0xffffffc0
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_reserved0_SHIFT        6

/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: ENB_CLOCKOUT_PLLAVD [05:05] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_ENB_CLOCKOUT_PLLAVD_MASK 0x00000020
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_ENB_CLOCKOUT_PLLAVD_SHIFT 5

/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: PWRDN_CH6_PLLMAIN [04:04] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH6_PLLMAIN_MASK 0x00000010
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH6_PLLMAIN_SHIFT 4

/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: PWRDN_CH5_PLLMAIN [03:03] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH5_PLLMAIN_MASK 0x00000008
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH5_PLLMAIN_SHIFT 3

/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: PWRDN_CH4_PLLMAIN [02:02] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH4_PLLMAIN_MASK 0x00000004
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH4_PLLMAIN_SHIFT 2

/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: PWRDN_CH2_PLLMAIN [01:01] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH2_PLLMAIN_MASK 0x00000002
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_CH2_PLLMAIN_SHIFT 1

/* CLKGEN :: PLLMAIN_CHANNEL_PM_CTRL :: PWRDN_PLL [00:00] */
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_PLL_MASK         0x00000001
#define BCHP_CLKGEN_PLLMAIN_CHANNEL_PM_CTRL_PWRDN_PLL_SHIFT        0

/***************************************************************************
 *PLLMAIN_CTRL - PLL_MAIN Reset Status & DLY
 ***************************************************************************/
/* CLKGEN :: PLLMAIN_CTRL :: reserved0 [31:07] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_reserved0_MASK                    0xffffff80
#define BCHP_CLKGEN_PLLMAIN_CTRL_reserved0_SHIFT                   7

/* CLKGEN :: PLLMAIN_CTRL :: PLL_MAIN_DLY_CH6 [06:06] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH6_MASK             0x00000040
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH6_SHIFT            6

/* CLKGEN :: PLLMAIN_CTRL :: PLL_MAIN_DLY_CH5 [05:05] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH5_MASK             0x00000020
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH5_SHIFT            5

/* CLKGEN :: PLLMAIN_CTRL :: PLL_MAIN_DLY_CH4 [04:04] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH4_MASK             0x00000010
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH4_SHIFT            4

/* CLKGEN :: PLLMAIN_CTRL :: PLL_MAIN_DLY_CH3 [03:03] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH3_MASK             0x00000008
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH3_SHIFT            3

/* CLKGEN :: PLLMAIN_CTRL :: PLL_MAIN_DLY_CH2 [02:02] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH2_MASK             0x00000004
#define BCHP_CLKGEN_PLLMAIN_CTRL_PLL_MAIN_DLY_CH2_SHIFT            2

/* CLKGEN :: PLLMAIN_CTRL :: DLY_CH1_PLLMAIN [01:01] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_DLY_CH1_PLLMAIN_MASK              0x00000002
#define BCHP_CLKGEN_PLLMAIN_CTRL_DLY_CH1_PLLMAIN_SHIFT             1

/* CLKGEN :: PLLMAIN_CTRL :: RST_STATUS [00:00] */
#define BCHP_CLKGEN_PLLMAIN_CTRL_RST_STATUS_MASK                   0x00000001
#define BCHP_CLKGEN_PLLMAIN_CTRL_RST_STATUS_SHIFT                  0

/***************************************************************************
 *MIPS_PLL_CTRL - Mips PLL Control Register
 ***************************************************************************/
/* CLKGEN :: MIPS_PLL_CTRL :: reserved0 [31:02] */
#define BCHP_CLKGEN_MIPS_PLL_CTRL_reserved0_MASK                   0xfffffffc
#define BCHP_CLKGEN_MIPS_PLL_CTRL_reserved0_SHIFT                  2

/* CLKGEN :: MIPS_PLL_CTRL :: LDO_CTRL [01:00] */
#define BCHP_CLKGEN_MIPS_PLL_CTRL_LDO_CTRL_MASK                    0x00000003
#define BCHP_CLKGEN_MIPS_PLL_CTRL_LDO_CTRL_SHIFT                   0

/***************************************************************************
 *PLLMOCA_CONTROL_HIGH_CTRL - Upper 14-bits of the 38-bit PLL control word
 ***************************************************************************/
/* CLKGEN :: PLLMOCA_CONTROL_HIGH_CTRL :: reserved0 [31:14] */
#define BCHP_CLKGEN_PLLMOCA_CONTROL_HIGH_CTRL_reserved0_MASK       0xffffc000
#define BCHP_CLKGEN_PLLMOCA_CONTROL_HIGH_CTRL_reserved0_SHIFT      14

/* CLKGEN :: PLLMOCA_CONTROL_HIGH_CTRL :: CONTROL_HIGH [13:00] */
#define BCHP_CLKGEN_PLLMOCA_CONTROL_HIGH_CTRL_CONTROL_HIGH_MASK    0x00003fff
#define BCHP_CLKGEN_PLLMOCA_CONTROL_HIGH_CTRL_CONTROL_HIGH_SHIFT   0

/***************************************************************************
 *PLLMOCA_CONTROL_LOW_CTRL - Lower 24-bits of the 38-bit PLL control word
 ***************************************************************************/
/* CLKGEN :: PLLMOCA_CONTROL_LOW_CTRL :: reserved0 [31:24] */
#define BCHP_CLKGEN_PLLMOCA_CONTROL_LOW_CTRL_reserved0_MASK        0xff000000
#define BCHP_CLKGEN_PLLMOCA_CONTROL_LOW_CTRL_reserved0_SHIFT       24

/* CLKGEN :: PLLMOCA_CONTROL_LOW_CTRL :: CONTROL_LOW [23:00] */
#define BCHP_CLKGEN_PLLMOCA_CONTROL_LOW_CTRL_CONTROL_LOW_MASK      0x00ffffff
#define BCHP_CLKGEN_PLLMOCA_CONTROL_LOW_CTRL_CONTROL_LOW_SHIFT     0

/***************************************************************************
 *PLLMOCA_MISC0_CTRL - PLL_MOCA Misc register 0
 ***************************************************************************/
/* CLKGEN :: PLLMOCA_MISC0_CTRL :: reserved0 [31:29] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_reserved0_MASK              0xe0000000
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_reserved0_SHIFT             29

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: M1DIV_PLLMOCA [28:21] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_M1DIV_PLLMOCA_MASK          0x1fe00000
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_M1DIV_PLLMOCA_SHIFT         21

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: EN_CMLBUF_CH3_PLLMOCA [20:20] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_EN_CMLBUF_CH3_PLLMOCA_MASK  0x00100000
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_EN_CMLBUF_CH3_PLLMOCA_SHIFT 20

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: EN_CMLBUF_CH2_PLLMOCA [19:19] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_EN_CMLBUF_CH2_PLLMOCA_MASK  0x00080000
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_EN_CMLBUF_CH2_PLLMOCA_SHIFT 19

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: EN_CMLBUF_CH1_PLLMOCA [18:18] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_EN_CMLBUF_CH1_PLLMOCA_MASK  0x00040000
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_EN_CMLBUF_CH1_PLLMOCA_SHIFT 18

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: PWRDN_CH_PLLMOCA [17:12] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_PWRDN_CH_PLLMOCA_MASK       0x0003f000
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_PWRDN_CH_PLLMOCA_SHIFT      12

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: LDO_CTRL_PLLMOCA [11:10] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_LDO_CTRL_PLLMOCA_MASK       0x00000c00
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_LDO_CTRL_PLLMOCA_SHIFT      10

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: PWRDN_LDO_PLLMOCA [09:09] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_PWRDN_LDO_PLLMOCA_MASK      0x00000200
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_PWRDN_LDO_PLLMOCA_SHIFT     9

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: ENB_CLOCKOUT_CH_PLLMOCA [08:03] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_ENB_CLOCKOUT_CH_PLLMOCA_MASK 0x000001f8
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_ENB_CLOCKOUT_CH_PLLMOCA_SHIFT 3

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: PWRDN_PLLMOCA [02:02] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_PWRDN_PLLMOCA_MASK          0x00000004
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_PWRDN_PLLMOCA_SHIFT         2

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: DRESET_PLLMOCA [01:01] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_DRESET_PLLMOCA_MASK         0x00000002
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_DRESET_PLLMOCA_SHIFT        1

/* CLKGEN :: PLLMOCA_MISC0_CTRL :: ARESET_PLLMOCA [00:00] */
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_ARESET_PLLMOCA_MASK         0x00000001
#define BCHP_CLKGEN_PLLMOCA_MISC0_CTRL_ARESET_PLLMOCA_SHIFT        0

/***************************************************************************
 *PLLMOCA_MISC1_CTRL - PLL_MOCA Misc register 1
 ***************************************************************************/
/* CLKGEN :: PLLMOCA_MISC1_CTRL :: M6DIV_PLLMOCA [31:24] */
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M6DIV_PLLMOCA_MASK          0xff000000
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M6DIV_PLLMOCA_SHIFT         24

/* CLKGEN :: PLLMOCA_MISC1_CTRL :: M4DIV_PLLMOCA [23:16] */
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M4DIV_PLLMOCA_MASK          0x00ff0000
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M4DIV_PLLMOCA_SHIFT         16

/* CLKGEN :: PLLMOCA_MISC1_CTRL :: M3DIV_PLLMOCA [15:08] */
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M3DIV_PLLMOCA_MASK          0x0000ff00
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M3DIV_PLLMOCA_SHIFT         8

/* CLKGEN :: PLLMOCA_MISC1_CTRL :: M2DIV_PLLMOCA [07:00] */
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M2DIV_PLLMOCA_MASK          0x000000ff
#define BCHP_CLKGEN_PLLMOCA_MISC1_CTRL_M2DIV_PLLMOCA_SHIFT         0

/***************************************************************************
 *PLLAVD_CTRL - PLLAVD Register
 ***************************************************************************/
/* CLKGEN :: PLLAVD_CTRL :: reserved0 [31:29] */
#define BCHP_CLKGEN_PLLAVD_CTRL_reserved0_MASK                     0xe0000000
#define BCHP_CLKGEN_PLLAVD_CTRL_reserved0_SHIFT                    29

/* CLKGEN :: PLLAVD_CTRL :: NDIV_INT_PLLAVD [28:20] */
#define BCHP_CLKGEN_PLLAVD_CTRL_NDIV_INT_PLLAVD_MASK               0x1ff00000
#define BCHP_CLKGEN_PLLAVD_CTRL_NDIV_INT_PLLAVD_SHIFT              20

/* CLKGEN :: PLLAVD_CTRL :: M3DIV_PLLAVD_BITS_1_0 [19:18] */
#define BCHP_CLKGEN_PLLAVD_CTRL_M3DIV_PLLAVD_BITS_1_0_MASK         0x000c0000
#define BCHP_CLKGEN_PLLAVD_CTRL_M3DIV_PLLAVD_BITS_1_0_SHIFT        18

/* CLKGEN :: PLLAVD_CTRL :: M1DIV_PLLAVD [17:10] */
#define BCHP_CLKGEN_PLLAVD_CTRL_M1DIV_PLLAVD_MASK                  0x0003fc00
#define BCHP_CLKGEN_PLLAVD_CTRL_M1DIV_PLLAVD_SHIFT                 10

/* CLKGEN :: PLLAVD_CTRL :: VCO_RNG_PLLAVD [09:08] */
#define BCHP_CLKGEN_PLLAVD_CTRL_VCO_RNG_PLLAVD_MASK                0x00000300
#define BCHP_CLKGEN_PLLAVD_CTRL_VCO_RNG_PLLAVD_SHIFT               8

/* CLKGEN :: PLLAVD_CTRL :: EN_CMLBUF_CH3_PLLAVD [07:07] */
#define BCHP_CLKGEN_PLLAVD_CTRL_EN_CMLBUF_CH3_PLLAVD_MASK          0x00000080
#define BCHP_CLKGEN_PLLAVD_CTRL_EN_CMLBUF_CH3_PLLAVD_SHIFT         7

/* CLKGEN :: PLLAVD_CTRL :: EN_CMLBUF_CH1_PLLAVD [06:06] */
#define BCHP_CLKGEN_PLLAVD_CTRL_EN_CMLBUF_CH1_PLLAVD_MASK          0x00000040
#define BCHP_CLKGEN_PLLAVD_CTRL_EN_CMLBUF_CH1_PLLAVD_SHIFT         6

/* CLKGEN :: PLLAVD_CTRL :: PWRDN_CH3_PLLAVD [05:05] */
#define BCHP_CLKGEN_PLLAVD_CTRL_PWRDN_CH3_PLLAVD_MASK              0x00000020
#define BCHP_CLKGEN_PLLAVD_CTRL_PWRDN_CH3_PLLAVD_SHIFT             5

/* CLKGEN :: PLLAVD_CTRL :: PWRDN_CH1_PLLAVD [04:04] */
#define BCHP_CLKGEN_PLLAVD_CTRL_PWRDN_CH1_PLLAVD_MASK              0x00000010
#define BCHP_CLKGEN_PLLAVD_CTRL_PWRDN_CH1_PLLAVD_SHIFT             4

/* CLKGEN :: PLLAVD_CTRL :: ENB_CLOCKOUT_PLLAVD [03:03] */
#define BCHP_CLKGEN_PLLAVD_CTRL_ENB_CLOCKOUT_PLLAVD_MASK           0x00000008
#define BCHP_CLKGEN_PLLAVD_CTRL_ENB_CLOCKOUT_PLLAVD_SHIFT          3

/* CLKGEN :: PLLAVD_CTRL :: PWRDN_PLLAVD [02:02] */
#define BCHP_CLKGEN_PLLAVD_CTRL_PWRDN_PLLAVD_MASK                  0x00000004
#define BCHP_CLKGEN_PLLAVD_CTRL_PWRDN_PLLAVD_SHIFT                 2

/* CLKGEN :: PLLAVD_CTRL :: DRESET_PLLAVD [01:01] */
#define BCHP_CLKGEN_PLLAVD_CTRL_DRESET_PLLAVD_MASK                 0x00000002
#define BCHP_CLKGEN_PLLAVD_CTRL_DRESET_PLLAVD_SHIFT                1

/* CLKGEN :: PLLAVD_CTRL :: ARESET_PLLAVD [00:00] */
#define BCHP_CLKGEN_PLLAVD_CTRL_ARESET_PLLAVD_MASK                 0x00000001
#define BCHP_CLKGEN_PLLAVD_CTRL_ARESET_PLLAVD_SHIFT                0

/***************************************************************************
 *PLL_TIMER_SELECT - Select the delay after reset before using PLL
 ***************************************************************************/
/* CLKGEN :: PLL_TIMER_SELECT :: reserved0 [31:02] */
#define BCHP_CLKGEN_PLL_TIMER_SELECT_reserved0_MASK                0xfffffffc
#define BCHP_CLKGEN_PLL_TIMER_SELECT_reserved0_SHIFT               2

/* CLKGEN :: PLL_TIMER_SELECT :: TIMER [01:00] */
#define BCHP_CLKGEN_PLL_TIMER_SELECT_TIMER_MASK                    0x00000003
#define BCHP_CLKGEN_PLL_TIMER_SELECT_TIMER_SHIFT                   0

/***************************************************************************
 *PM_PLL_ALIVE_SEL - Program the PLLs to be alive in standby
 ***************************************************************************/
/* CLKGEN :: PM_PLL_ALIVE_SEL :: reserved0 [31:03] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_reserved0_MASK                0xfffffff8
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_reserved0_SHIFT               3

/* CLKGEN :: PM_PLL_ALIVE_SEL :: DDR_PLL [02:02] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_DDR_PLL_MASK                  0x00000004
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_DDR_PLL_SHIFT                 2

/* CLKGEN :: PM_PLL_ALIVE_SEL :: MIPS_PLL [01:01] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_MIPS_PLL_MASK                 0x00000002
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_MIPS_PLL_SHIFT                1

/* CLKGEN :: PM_PLL_ALIVE_SEL :: MAIN_PLL [00:00] */
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_MAIN_PLL_MASK                 0x00000001
#define BCHP_CLKGEN_PM_PLL_ALIVE_SEL_MAIN_PLL_SHIFT                0

/***************************************************************************
 *PM_CLOCK_216_108_ALIVE_SEL - Program the 216/108 clocks to be alive in standby
 ***************************************************************************/
/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: reserved0 [31:12] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_reserved0_MASK      0xfffff000
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_reserved0_SHIFT     12

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_108_CG_FTM [11:11] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_FTM_MASK 0x00000800
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_FTM_SHIFT 11

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_216_CG_FTM [10:10] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_FTM_MASK 0x00000400
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_FTM_SHIFT 10

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_108_CG_QPSK [09:09] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_QPSK_MASK 0x00000200
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_QPSK_SHIFT 9

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_216_CG_QPSK [08:08] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_QPSK_MASK 0x00000100
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_QPSK_SHIFT 8

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_108_CG_STFEC [07:07] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_STFEC_MASK 0x00000080
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_STFEC_SHIFT 7

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_216_CG_STFEC [06:06] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_STFEC_MASK 0x00000040
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_STFEC_SHIFT 6

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_108_CG_SRCTN [05:05] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_SRCTN_MASK 0x00000020
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_SRCTN_SHIFT 5

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_216_CG_SRCTN [04:04] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_SRCTN_MASK 0x00000010
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_SRCTN_SHIFT 4

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_108_CG_SAFEC [03:03] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_SAFEC_MASK 0x00000008
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_SAFEC_SHIFT 3

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_216_CG_SAFEC [02:02] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_SAFEC_MASK 0x00000004
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_SAFEC_SHIFT 2

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_108_CG_XPT [01:01] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_XPT_MASK 0x00000002
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_108_CG_XPT_SHIFT 1

/* CLKGEN :: PM_CLOCK_216_108_ALIVE_SEL :: CLOCK_216_CG_XPT [00:00] */
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_XPT_MASK 0x00000001
#define BCHP_CLKGEN_PM_CLOCK_216_108_ALIVE_SEL_CLOCK_216_CG_XPT_SHIFT 0

/***************************************************************************
 *SCRATCH_REG - Scratch Register
 ***************************************************************************/
/* CLKGEN :: SCRATCH_REG :: VALUE [31:00] */
#define BCHP_CLKGEN_SCRATCH_REG_VALUE_MASK                         0xffffffff
#define BCHP_CLKGEN_SCRATCH_REG_VALUE_SHIFT                        0

/***************************************************************************
 *SMARTCARD_CLOCK_CTRL - SMARTCARD_CLOCK_CTRL Register
 ***************************************************************************/
/* CLKGEN :: SMARTCARD_CLOCK_CTRL :: reserved0 [31:05] */
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_reserved0_MASK            0xffffffe0
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_reserved0_SHIFT           5

/* CLKGEN :: SMARTCARD_CLOCK_CTRL :: SMARTCARD_PLL_REFERENCE_CLK_SEL [04:04] */
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_SMARTCARD_PLL_REFERENCE_CLK_SEL_MASK 0x00000010
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_SMARTCARD_PLL_REFERENCE_CLK_SEL_SHIFT 4

/* CLKGEN :: SMARTCARD_CLOCK_CTRL :: SMARTCARD_CLOCK_2_SOURCE_SEL [03:02] */
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_SMARTCARD_CLOCK_2_SOURCE_SEL_MASK 0x0000000c
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_SMARTCARD_CLOCK_2_SOURCE_SEL_SHIFT 2

/* CLKGEN :: SMARTCARD_CLOCK_CTRL :: SMARTCARD_CLOCK_1_SOURCE_SEL [01:00] */
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_SMARTCARD_CLOCK_1_SOURCE_SEL_MASK 0x00000003
#define BCHP_CLKGEN_SMARTCARD_CLOCK_CTRL_SMARTCARD_CLOCK_1_SOURCE_SEL_SHIFT 0

#endif /* #ifndef BCHP_CLKGEN_H__ */

/* End of File */
