#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Nov 19 11:46:49 2018
# Process ID: 10372
# Current directory: C:/Users/zhang/Desktop/manage_ip/managed_ip_project
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10560 C:\Users\zhang\Desktop\manage_ip\managed_ip_project\managed_ip_project.xpr
# Log file: C:/Users/zhang/Desktop/manage_ip/managed_ip_project/vivado.log
# Journal file: C:/Users/zhang/Desktop/manage_ip/managed_ip_project\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.xpr
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {131072} CONFIG.Read_Width_A {1} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name flag_insert0_ram -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Component_Name {flag_insert0_ram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {1} CONFIG.Write_Depth_A {131072} CONFIG.Read_Width_A {1} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {1} CONFIG.Read_Width_B {1} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {true}] [get_ips flag_insert0_ram]
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci]
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci]
catch { config_ip_cache -export [get_ips -all flag_insert0_ram] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci]
launch_runs -jobs 6 flag_insert0_ram_synth_1
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.EN_SAFETY_CKT {false}] [get_ips flag_insert0_ram]
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci]
catch { config_ip_cache -export [get_ips -all flag_insert0_ram] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci] -no_script -sync -force -quiet
reset_run flag_insert0_ram_synth_1
launch_runs -jobs 6 flag_insert0_ram_synth_1
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/flag_insert0_ram/flag_insert0_ram.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name insert0_ram -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Component_Name {insert0_ram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {512} CONFIG.Read_Width_A {8} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips insert0_ram]
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/insert0_ram/insert0_ram.xci]
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/insert0_ram/insert0_ram.xci]
catch { config_ip_cache -export [get_ips -all insert0_ram] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/insert0_ram/insert0_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/insert0_ram/insert0_ram.xci]
launch_runs -jobs 6 insert0_ram_synth_1
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/insert0_ram/insert0_ram.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {256} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
catch { config_ip_cache -export [get_ips -all blk_mem_gen_0] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
launch_runs -jobs 6 blk_mem_gen_0_synth_1
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  -fileset blk_mem_gen_0 c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name blk_mem_gen_0 -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {256} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips blk_mem_gen_0]
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci]
export_ip_user_files -of_objects  [get_files c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci] -no_script -reset -force -quiet
remove_files  c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0/blk_mem_gen_0.xci
file delete -force c:/Users/zhang/Desktop/manage_ip/blk_mem_gen_0
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name hdlc_tx_ram -dir c:/Users/zhang/Desktop/manage_ip
set_property -dict [list CONFIG.Component_Name {hdlc_tx_ram} CONFIG.Memory_Type {Simple_Dual_Port_RAM} CONFIG.Write_Depth_A {256} CONFIG.Operating_Mode_A {NO_CHANGE} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8} CONFIG.Enable_B {Use_ENB_Pin} CONFIG.Register_PortA_Output_of_Memory_Primitives {false} CONFIG.Register_PortB_Output_of_Memory_Primitives {true} CONFIG.Use_RSTB_Pin {true} CONFIG.Port_B_Clock {100} CONFIG.Port_B_Enable_Rate {100} CONFIG.EN_SAFETY_CKT {false}] [get_ips hdlc_tx_ram]
generate_target {instantiation_template} [get_files c:/Users/zhang/Desktop/manage_ip/hdlc_tx_ram/hdlc_tx_ram.xci]
generate_target all [get_files  c:/Users/zhang/Desktop/manage_ip/hdlc_tx_ram/hdlc_tx_ram.xci]
catch { config_ip_cache -export [get_ips -all hdlc_tx_ram] }
export_ip_user_files -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/hdlc_tx_ram/hdlc_tx_ram.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/zhang/Desktop/manage_ip/hdlc_tx_ram/hdlc_tx_ram.xci]
launch_runs -jobs 6 hdlc_tx_ram_synth_1
export_simulation -of_objects [get_files c:/Users/zhang/Desktop/manage_ip/hdlc_tx_ram/hdlc_tx_ram.xci] -directory C:/Users/zhang/Desktop/manage_ip/ip_user_files/sim_scripts -ip_user_files_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files -ipstatic_source_dir C:/Users/zhang/Desktop/manage_ip/ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/modelsim} {questa=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/questa} {riviera=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/riviera} {activehdl=C:/Users/zhang/Desktop/manage_ip/managed_ip_project/managed_ip_project.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
