#include <stdio.h>
#include <string.h>

#include "stm32f0xx_i2c_cpal.h"

#include "board.h"
#include "firmware.h"
#include "host_interface.h"
#include "dw1000.h"

#define BUFFER_SIZE 128
uint8_t rxBuffer[BUFFER_SIZE];
uint8_t txBuffer[BUFFER_SIZE];


/* CPAL local transfer structures */
CPAL_TransferTypeDef rxStructure;
CPAL_TransferTypeDef txStructure;

// Just pre-set the INFO response packet.
// Last byte is the version. Set to 1 for now
uint8_t INFO_PKT[3] = {0xb0, 0x1a, 1};
// If we are not ready.
uint8_t NULL_PKT[3] = {0xaa, 0xaa, 0};

// Keep track of why we interrupted the host
interrupt_reason_e _interrupt_reason;
uint8_t* _interrupt_buffer;
// Also need to keep track of other state for certain interrupt reasons
uint8_t _interrupt_ranges_count;

// Internal state on whether the I2C interface is OK for the MCU to go
// to sleep
static bool _can_sleep = TRUE;


uint32_t host_interface_init () {

	// Enabled the Interrupt pin
	GPIO_InitTypeDef  GPIO_InitStructure;
	RCC_AHBPeriphClockCmd(INTERRUPT_CLK, ENABLE);

	GPIO_InitStructure.GPIO_Pin = INTERRUPT_PIN;
	GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
	GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	GPIO_InitStructure.GPIO_Speed = GPIO_Speed_50MHz;
	GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	GPIO_Init(INTERRUPT_PORT, &GPIO_InitStructure);
	INTERRUPT_PORT->BRR = INTERRUPT_PIN; // clear


	/* Start CPAL communication configuration ***********************************/
	/* Initialize local Reception structures */
	rxStructure.wNumData = BUFFER_SIZE;   /* Maximum Number of data to be received */
	rxStructure.pbBuffer = rxBuffer;      /* Common Rx buffer for all received data */
	rxStructure.wAddr1 = 0;               /* Not needed */
	rxStructure.wAddr2 = 0;               /* Not needed */

	/* Initialize local Transmission structures */
	txStructure.wNumData = BUFFER_SIZE;   /* Maximum Number of data to be received */
	txStructure.pbBuffer = txBuffer;      /* Common Rx buffer for all received data */
	txStructure.wAddr1 = (I2C_OWN_ADDRESS << 1); /* The own board address */
	txStructure.wAddr2 = 0;               /* Not needed */

	/* Set SYSCLK as I2C clock source */
	// RCC_I2CCLKConfig(RCC_I2C1CLK_SYSCLK);
	RCC_I2CCLKConfig(RCC_I2C1CLK_HSI);

	/* Enable PWR APB clock */
  RCC_APB1PeriphClockCmd(RCC_APB1Periph_PWR, ENABLE);

	/* Configure the device structure */
	CPAL_I2C_StructInit(&I2C1_DevStructure);      /* Set all fields to default values */
	I2C1_DevStructure.CPAL_Dev = 0;
	I2C1_DevStructure.CPAL_Direction = CPAL_DIRECTION_TXRX;
	I2C1_DevStructure.CPAL_Mode = CPAL_MODE_SLAVE;
	I2C1_DevStructure.CPAL_State = CPAL_STATE_READY;
	I2C1_DevStructure.wCPAL_Timeout = 6;
	// I2C1_DevStructure.wCPAL_Options =  CPAL_OPT_NO_MEM_ADDR | CPAL_OPT_DMATX_TCIT | CPAL_OPT_DMARX_TCIT;
	I2C1_DevStructure.wCPAL_Options =  CPAL_OPT_NO_MEM_ADDR | CPAL_OPT_I2C_WAKEUP_STOP;
	// I2C1_DevStructure.wCPAL_Options =  0;
	I2C1_DevStructure.CPAL_ProgModel = CPAL_PROGMODEL_INTERRUPT;
	I2C1_DevStructure.pCPAL_I2C_Struct->I2C_Timing = I2C_TIMING;
	I2C1_DevStructure.pCPAL_I2C_Struct->I2C_OwnAddress1 = (I2C_OWN_ADDRESS << 1);
	I2C1_DevStructure.pCPAL_TransferRx = &rxStructure;
	I2C1_DevStructure.pCPAL_TransferTx = &txStructure;

	/* Initialize CPAL device with the selected parameters */
	return CPAL_I2C_Init(&I2C1_DevStructure);

}

static void interrupt_host_set () {
	GPIO_WriteBit(INTERRUPT_PORT, INTERRUPT_PIN, Bit_SET);
}

static void interrupt_host_clear () {
	GPIO_WriteBit(INTERRUPT_PORT, INTERRUPT_PIN, Bit_RESET);
}

// Send to the tag the ranges.
void host_interface_notify_ranges (uint8_t* anchor_ids_ranges, uint8_t num_anchor_ranges) {

	// TODO: this should be in an atomic block

	// Save the relevant state for when the host asks for it
	_interrupt_reason = HOST_IFACE_INTERRUPT_RANGES;
	_interrupt_buffer = anchor_ids_ranges;
	_interrupt_ranges_count = num_anchor_ranges;

	// Let the host know it should ask
	interrupt_host_set();
}

// Allow this module to determine if the overall system can enter sleep
// mode or not.
bool host_interface_can_sleep () {
	return _can_sleep;
}

// Doesn't block, but waits for an I2C master to initiate a WRITE.
uint32_t host_interface_wait () {
	uint32_t ret;

	// Setup the buffer to receive the contents of the WRITE in
	rxStructure.wNumData = BUFFER_SIZE;     // Maximum Number of data to be received
	rxStructure.pbBuffer = rxBuffer;        // Common Rx buffer for all received data

	// Device is ready, not clear if this is needed
	I2C1_DevStructure.CPAL_State = CPAL_STATE_READY;

	// We are just waiting for a new message, it is OK for the MCU
	// to sleep.
	_can_sleep = TRUE;

	// Now wait for something to happen in slave mode.
	// Start waiting for data to be received in slave mode.
	ret = CPAL_I2C_Read(&I2C1_DevStructure);

	return ret;
}

// Wait for a READ from the master. Setup the buffers
uint32_t host_interface_respond (uint8_t length) {
	uint32_t ret;

	if (length > BUFFER_SIZE) {
		return CPAL_FAIL;
	}

	// Setup outgoing data
	txStructure.wNumData = length;
	txStructure.pbBuffer = txBuffer;

	// Device is ready, not clear if this is needed
	I2C1_DevStructure.CPAL_State = CPAL_STATE_READY;

	// We are expecting a quick read from the host, do not sleep.
	_can_sleep = FALSE;

	// Now wait for something to happen in slave mode.
	// Start waiting for data to be received in slave mode.
	ret = CPAL_I2C_Write(&I2C1_DevStructure);

	return ret;
}


// Called when the I2C interface receives a WRITE message on the bus.
// Based on what was received, either act or setup a response
void host_interface_rx_fired () {
	uint8_t opcode;

	// First byte of every correct WRITE packet is the opcode of the
	// packet.
	opcode = rxBuffer[0];
	switch (opcode) {

		/**********************************************************************/
		// Configure the TriPoint. This can be called multiple times to change the setup.
		/**********************************************************************/
		case HOST_CMD_CONFIG: {

			// Just go back to waiting for a WRITE after a config message
			host_interface_wait();

			// This packet configures the TriPoint module and
			// is what kicks off using it.
			uint8_t config_main = rxBuffer[1];
			dw1000_role_e my_role;

			// Check if this module should be an anchor or tag
			if ((config_main & HOST_PKT_CONFIG_MAIN_ANCTAG_MASK) == HOST_PKT_CONFIG_MAIN_ANCTAG_ANCHOR) {
				my_role = ANCHOR;
			} else {
				my_role = TAG;
			}

			// Now that we know what this module is going to be, we can
			// interpret the remainder of the packet.
			if (my_role == TAG) {
				uint8_t config_tag = rxBuffer[2];
				uint8_t config_tur = rxBuffer[3];
				dw1000_report_mode_e report_mode;
				dw1000_update_mode_e update_mode;
				bool sleep_mode;

				report_mode = (config_tag & HOST_PKT_CONFIG_TAG_RMODE_MASK) >> HOST_PKT_CONFIG_TAG_RMODE_SHIFT;
				update_mode = (config_tag & HOST_PKT_CONFIG_TAG_UMODE_MASK) >> HOST_PKT_CONFIG_TAG_UMODE_SHIFT;
				sleep_mode  = (config_tag & HOST_PKT_CONFIG_TAG_SLEEP_MASK) >> HOST_PKT_CONFIG_TAG_SLEEP_SHIFT;

				// Now that we know how we should operate,
				// call the main tag function to get things rollin'.
				app_configure_tag(report_mode, update_mode, sleep_mode, config_tur);
				app_start();

			} else if (my_role == ANCHOR) {
				// TODO: setup this node as an anchor
				app_configure_anchor();
				app_start();
			}
			break;
		}


		/**********************************************************************/
		// Tell the TriPoint that it should take a range/location measurement
		/**********************************************************************/
		case HOST_CMD_DO_RANGE:

			// Just need to go back to waiting for the host to write more
			// after getting a sleep command
			host_interface_wait();

			// Tell the application to perform a range
			app_tag_do_range();
			break;

		/**********************************************************************/
		// Put the TriPoint to sleep.
		/**********************************************************************/
		case HOST_CMD_SLEEP:

			// Just need to go back to waiting for the host to write more
			// after getting a sleep command
			host_interface_wait();

			// Tell the application to stop the dw1000 chip
			app_stop();
			break;

		/**********************************************************************/
		// Resume the application.
		/**********************************************************************/
		case HOST_CMD_RESUME:
			// Keep listening for the next command.
			host_interface_wait();

			// And we just have to start the application.
			app_start();
			break;

		/**********************************************************************/
		// These are handled from the interrupt context.
		/**********************************************************************/
		case HOST_CMD_INFO:
		case HOST_CMD_READ_INTERRUPT:
			break;


		default:
			break;
	}


}

// Called after a READ message from the master.
// We don't need to do anything after the master reads from us, except
// to go back to waiting for a WRITE.
void host_interface_tx_fired () {
	host_interface_wait();
}

// Called after timeout
void host_interface_timeout_fired () {
}


/**
  * @brief  User callback that manages the Timeout error
  * @param  pDevInitStruct
  * @retval None.
  */
uint32_t CPAL_TIMEOUT_UserCallback(CPAL_InitTypeDef* pDevInitStruct) {
	// Handle this interrupt on the main thread
	mark_interrupt(INTERRUPT_I2C_TIMEOUT);

	return CPAL_PASS;
}


/**
  * @brief  Manages the End of Rx transfer event.
  * @param  pDevInitStruct
  * @retval None
  */
void CPAL_I2C_RXTC_UserCallback(CPAL_InitTypeDef* pDevInitStruct) {
	uint8_t opcode;

	// We need to do some of the handling for the I2C here, because if
	// we wait to handle it on the main thread sometimes there is too much
	// delay and the I2C stops working.


	// First byte of every correct WRITE packet is the opcode of the
	// packet.
	opcode = rxBuffer[0];
	switch (opcode) {
		/**********************************************************************/
		// Return the INFO array
		/**********************************************************************/
		case HOST_CMD_INFO:
			// Check what status the main application is in. If it has contacted
			// the DW1000, then it will be ready and we return the correct
			// info string. If it is not ready, we return the null string
			// that says that I2C is working but that we are not ready for
			// prime time yet.
			if (app_ready()) {
				// Info packet is a good way to check that I2C is working.
				memcpy(txBuffer, INFO_PKT, 3);
			} else {
				memcpy(txBuffer, NULL_PKT, 3);
			}
			host_interface_respond(3);
			break;

		/**********************************************************************/
		// Ask the TriPoint why it asserted the interrupt line.
		/**********************************************************************/
		case HOST_CMD_READ_INTERRUPT: {
			// Prepare a packet to send back to the host

			// What the packet looks like depends on which type it is
			switch (_interrupt_reason) {
				case HOST_IFACE_INTERRUPT_RANGES:
					// Start by clearing the interrupt
					interrupt_host_clear();

					// Need a packet that looks like:
					//    <length>
					//    HOST_IFACE_INTERRUPT_RANGES
					//    <number of anchor,range pairs>
					//    <array of pairs>
					txBuffer[0] = 2 + (_interrupt_ranges_count*(EUI_LEN+sizeof(int32_t)));
					txBuffer[1] = HOST_IFACE_INTERRUPT_RANGES;
					txBuffer[2] = _interrupt_ranges_count;
					memcpy(txBuffer+3, _interrupt_buffer, _interrupt_ranges_count*(EUI_LEN+sizeof(int32_t)));
					host_interface_respond(txBuffer[0]+1);
					break;

				default:
					break;
			}

			break;
		}

		/**********************************************************************/
		// All of the following do not require a response and can be handled
		// on the main thread.
		/**********************************************************************/
		case HOST_CMD_CONFIG:
		case HOST_CMD_DO_RANGE:
		case HOST_CMD_SLEEP:
		case HOST_CMD_RESUME:

			// Just go back to waiting for a WRITE after a config message
			host_interface_wait();

			// Handle the rest on the main thread
			break;

		default:
			break;
	}

	// Handle this interrupt on the main thread
	mark_interrupt(INTERRUPT_I2C_RX);
}

/**
  * @brief  Manages the End of Tx transfer event.
  * @param  pDevInitStruct
  * @retval None
  */
void CPAL_I2C_TXTC_UserCallback(CPAL_InitTypeDef* pDevInitStruct) {
	mark_interrupt(INTERRUPT_I2C_TX);
	host_interface_wait();
}

/**
  * @brief  User callback that manages the I2C device errors.
  * @note   Make sure that the define USE_SINGLE_ERROR_CALLBACK is uncommented in
  *         the cpal_conf.h file, otherwise this callback will not be functional.
  * @param  pDevInitStruct.
  * @param  DeviceError.
  * @retval None
  */
void CPAL_I2C_ERR_UserCallback(CPAL_DevTypeDef pDevInstance, uint32_t DeviceError) {

}
