Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto e9f7f63b356b404bbc12faf9093ef50c --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot forwarder_testbench_behav xil_defaultlib.forwarder_testbench -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <rs> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:11]
ERROR: [VRFC 10-718] formal port <rd> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:12]
ERROR: [VRFC 10-718] formal port <rt> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:13]
ERROR: [VRFC 10-718] formal port <A> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:19]
ERROR: [VRFC 10-718] formal port <B> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:20]
ERROR: [VRFC 10-718] formal port <alu_data> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:25]
ERROR: [VRFC 10-718] formal port <forwarded_A> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:32]
ERROR: [VRFC 10-718] formal port <forwarded_B> does not exist in entity <forwarder>.  Please compare the definition of block <forwarder> to its component declaration and its instantion to detect the mismatch. [C:/Users/user/Mips Processor/Mips Processor.srcs/sim_forwarder/new/forwarder_testbench.vhd:33]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit forwarder_testbench in library work failed.
