Vivado Simulator 2017.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.3/bin/unwrapped/lnx64.o/xelab -wto 9d9605624e7c4df58bdff09efcd2ba44 --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_selector_behav xil_defaultlib.tb_selector xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.selector_select
Compiling module xil_defaultlib.selector
Compiling module xil_defaultlib.selector_0
Compiling module xil_defaultlib.top_selector
Compiling module xil_defaultlib.tb_selector
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_selector_behav
