ARM GAS  /tmp/ccirveuY.s 			page 1


   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 1
   4              		.eabi_attribute 28, 1
   5              		.fpu fpv4-sp-d16
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.thumb
  16              		.syntax unified
  17              		.file	"X-NUCLEO-53L0A1.c"
  18              		.text
  19              	.Ltext0:
  20              		.cfi_sections	.debug_frame
  21              		.section	.text._I2cFailRecover,"ax",%progbits
  22              		.align	2
  23              		.thumb
  24              		.thumb_func
  26              	_I2cFailRecover:
  27              	.LFB112:
  28              		.file 1 "../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c"
   1:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
   2:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @file X-NUCLEO-53L0A1.c
   3:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
   4:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * implement X-NUCLEO-53L0A1 Nucleo BSP
   5:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
   6:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
   7:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
   8:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #include <string.h>
   9:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #include  "X-NUCLEO-53L0A1.h"
  10:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  11:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #include "stm32xxx_hal.h"
  12:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  13:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #ifndef HAL_I2C_MODULE_ENABLED
  14:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define HAL_I2C_MODULE_ENABLED
  15:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #pragma message("hal conf should enable i2c")
  16:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
  17:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  18:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /* when not customized by application define dummy one */
  19:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #ifndef XNUCLEO53L0A1_GetI2cBus
  20:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
  21:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * macro that can be overloaded by user to enforce i2c sharing in RTOS context
  22:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
  23:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define XNUCLEO53L0A1_GetI2cBus(...) (void)0
  24:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
  25:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  26:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #ifndef XNUCLEO53L0A1_PutI2cBus
  27:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** macro can be overloaded by user to enforce i2c sharing in RTOS context
  28:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
  29:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #   define XNUCLEO53L0A1_PutI2cBus(...) (void)0
  30:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
ARM GAS  /tmp/ccirveuY.s 			page 2


  31:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  32:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
  33:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *@mainpage
  34:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *@image html VL53L0A1_board.jpg "X-NUCLEO-53L0A1 Expansion Board"
  35:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  36:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   @section Quick BSP links
  37:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   - @ref XNUCLEO53L0A1_Interface
  38:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   - Board information and configuration @ref XNUCLEO53L0A1_Board
  39:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   - Go to Modules panes
  40:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  41:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  42:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   @section XNUCLEO53L0A1_usage How to use X-NUCLEO-53L0A1 BSP ?
  43:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   ## Multiple family project ##
  44:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****    X-NUCLEO-53L0A1 BSP supports multiple STM32 families through unique "stm32xxx_hal.h".
  45:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****    This file redirects to the targeted stm32 HAL.
  46:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****    @note This file can also be used to place any customization defines
  47:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  48:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   @section XNUCLEO53L0A1_conf  How to configure X-NUCLEO-53L0A1 BSP ?
  49:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   ## configuration ##
  50:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     see @ref VL53L0A1_config
  51:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  52:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****   ### MSP implementation ###
  53:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****    @li @ref MSP_implement
  54:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****      @li @ref MSP_implement_common
  55:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****      @li @ref MSP_implement_STM32x4
  56:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  57:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** */
  58:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  59:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  60:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
  61:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @defgroup XNUCLEO53L0A1_Board X-NUCLEO-53L0A1 Expansion Board
  62:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @{
  63:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
  64:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  65:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
  66:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @defgroup VL53L0A1_GPIO1_MAP    VL53L0A1 Sensor to MCU interrupt mapping
  67:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  68:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * # GPIO mapping ##
  69:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Various options can be used to map the 3 VL53L0X interrupt lines to MCU. By default, the expansi
  70:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Center on-board vl53l0x mode which means only the center device can be used in interrupt mode. T
  71:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * in interrupt mode, it is necessary to adapt the board configuration as described below.
  72:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ## One interrupt line shared by all sensors ##
  73:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * All VL53L0x GPIO1 pins (open collector outputs) are connected together on the expansion board
  74:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * and level shifter input drives single shared interrupt line to MCU.\n
  75:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Solder options to operate in this mode:
  76:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U7 and U8 are fitted  (connect GPIO all together before level shifter)
  77:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U10, U11, U15 and U18 are not soldered. (disconnect all level shifted option to arduino conn
  78:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U14/U17 to select  PA4/PC1  => EXTI4_15_IRQn / EXTI0_1_IRQn (final selection option)
  79:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  80:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * see @a #VL53L0A1_GPIO1_C_OPTION for interrupt line selection
  81:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  82:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @note requires @a #VL53L0A1_GPIO1_SHARED to be set (to 1)
  83:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  84:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ##  One interrupt per sensor  ##
  85:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * To use one interrupt per device :\n
  86:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Do not define @a #VL53L0A1_GPIO1_SHARED  or set to 0
  87:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U7 and U8 must not be soldered (disconnect L and R GPIO from C before level shifter)
ARM GAS  /tmp/ccirveuY.s 			page 3


  88:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  89:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### Center on-board vl53l0x  ###
  90:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U14 (fitted by default)  CN8#3    PA4
  91:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U17 (*option)         	CN8#5    PC1
  92:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  93:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * see @ref VL53L0A1_GPIO1_C_OPTION
  94:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  95:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### Left satellite ###
  96:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U10 (not fitted by default)  CN5#2    PC7
  97:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U11 (*option)         		CN5#1    PA9
  98:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
  99:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * see @a #VL53L0A1_GPIO1_L_OPTION
 100:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 101:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### Right satellite ###
 102:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U18 (not fitted by default)  CN9#3    PA10
 103:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li U15 (*option)       			CN9#5    PB5
 104:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 105:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 106:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * see @a #VL53L0A1_GPIO1_R_OPTION
 107:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 108:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### Interrupt vectors F401 and L476 ###
 109:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Center PA4 / PC1  => Extit4 / Exti 1
 110:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Left PC7 / PA9 => Extit9_5 / Extit9_5
 111:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Right PA10 / PB5 => Extit15_10 / Extit9_5
 112:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 113:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @warning When selecting alternate option for both sensor L/R interrupt line will shared same vec
 114:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 115:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### L053 ###
 116:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Center PA4 / PC1  => EXTI4_15_IRQn / EXTI0_1_IRQn
 117:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Left PC7 / PA9  => EXTI4_15_IRQn / EXTI4_15_IRQn
 118:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Right PA10 /  PB5 => EXTI4_15_IRQn / EXTI4_15_IRQn
 119:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 120:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @warning R and L have shared vector use, and will also share C vector if alternate option is sel
 121:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 122:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 123:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 124:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @defgroup  XNUCLEO53L0A1_I2CExpanders I2C expender mapping
 125:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ## I2C Expanders address and i/o ##
 126:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Digit 1 2 3 and 4 below are numbered left to right "1234" on see on display
 127:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### Expander 0 ###
 128:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * U21 A[2-0]= 001 => i2c address[7..1] 0x43 ([7..0] 0x86 )
 129:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Digit#1  gpio 0 to 6
 130:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Digit#2  gpio 7 to 13
 131:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li xshut_l  gpio 14
 132:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li xshut_r  gpio 15
 133:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 134:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * ### Expander 1 ###
 135:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * U19 A[2-0]= 000 => i2c address[7..1] 0x42 ([7..0] 0x84 )
 136:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Digit#3  gpio 0 to 6
 137:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li Digit#4  gpio 7 to 13
 138:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li PB1      gpio 14
 139:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @li xshut    gpio 15
 140:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 141:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @note The 0/1  assignment is "digit" order logical don't look for any sense as  per device addre
 142:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @{
 143:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 144:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
ARM GAS  /tmp/ccirveuY.s 			page 4


 145:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 146:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Expander 0 i2c address[7..0] format
 147:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 148:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define I2cExpAddr0 ((int)(0x43*2))
 149:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 150:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Expander 1 i2c address[7..0] format
 151:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 152:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define I2cExpAddr1 ((int)(0x42*2))
 153:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** @} XNUCLEO53L0A1_I2CExpanders*/
 154:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 155:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 156:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 157:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * GPIO monitor pin state register
 158:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * 16 bit register LSB at lowest offset (little endian)
 159:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 160:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define GPMR    0x10
 161:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 162:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * STMPE1600 GPIO set pin state register
 163:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * 16 bit register LSB at lowest offset (little endian)
 164:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 165:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define GPSR    0x12
 166:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 167:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * STMPE1600 GPIO set pin direction register
 168:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * 16 bit register LSB at lowest offset
 169:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 170:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define GPDR    0x14
 171:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 172:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 173:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** @} */ /* defgroup  XNUCLEO53L0A1_Board */
 174:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 175:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 176:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /****************************************************
 177:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *@defgroup  XNUCLEO53L0A1_globals
 178:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *@{
 179:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 180:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 181:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 182:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  i2c handle to be  use of all i2c access
 183:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * end user shall provide it to
 184:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * can be @a XNUCLEO53L0A1_I2C1Configure() @sa XNUCLEO53L0A1_usage
 185:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @warning do not use any XNUCLEO53L0A1_xxx prior to a first init with valid i2c handle
 186:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 187:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** I2C_HandleTypeDef  XNUCLEO53L0A1_hi2c;
 188:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 189:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 190:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 191:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * cache the full set of expanded GPIO values to avoid i2c reading
 192:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 193:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static union CurIOVal_u {
 194:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint8_t bytes[4];   /*!<  4 bytes array i/o view */
 195:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint32_t u32;       /*!<  single dword i/o view */
 196:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 197:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** cache the extended IO values */
 198:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** CurIOVal;
 199:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 200:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 201:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * lookup table for for digit  to bit position in @a CurIOVal u32
ARM GAS  /tmp/ccirveuY.s 			page 5


 202:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 203:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int  DisplayBitPos[4]={0, 7, 16, 16+7};
 204:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 205:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** @} XNUCLEO53L0A1_globals*/
 206:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 207:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /* Forward definition of private function */
 208:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 209:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int _ExpanderRd(int I2cExpAddr, int index, uint8_t *data, int n_data);
 210:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int _ExpanderWR(int I2cExpAddr, int index, uint8_t *data, int n_data);
 211:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int _ExpandersSetAllIO(void);
 212:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 213:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 214:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Expansion board i2c bus recovery
 215:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 216:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * We may get reset in middle of an i2c access (h/w reset button, debug or f/w load)
 217:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * hence some agent on bus may be in middle of a transaction and can create issue or even prevent s
 218:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * this routine does use gpio to manipulate and recover i2c bus line in all cases.
 219:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 220:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static void _I2cFailRecover(){
  29              		.loc 1 220 0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 24
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33 0000 70B5     		push	{r4, r5, r6, lr}
  34              	.LCFI0:
  35              		.cfi_def_cfa_offset 16
  36              		.cfi_offset 4, -16
  37              		.cfi_offset 5, -12
  38              		.cfi_offset 6, -8
  39              		.cfi_offset 14, -4
  40 0002 86B0     		sub	sp, sp, #24
  41              	.LCFI1:
  42              		.cfi_def_cfa_offset 40
  43              	.LVL0:
 221:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 222:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int i, nRetry=0;
 223:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 224:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 225:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     // We can't assume bus state based on SDA and SCL state (we may be in a data or NAK bit so SCL=
 226:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     // by setting SDA high and toggling SCL at least 10 time we ensure whatever agent and state
 227:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     // all agent should end up seeing a "stop" and bus get back to an known idle i2c  bus state
 228:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 229:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     // Enable I/O
 230:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     __GPIOB_CLK_ENABLE();
  44              		.loc 1 230 0
  45 0004 3D4A     		ldr	r2, .L10
  46 0006 136B     		ldr	r3, [r2, #48]
  47 0008 43F00203 		orr	r3, r3, #2
  48 000c 1363     		str	r3, [r2, #48]
 231:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
  49              		.loc 1 231 0
  50 000e 3C4C     		ldr	r4, .L10+4
  51 0010 0122     		movs	r2, #1
  52 0012 4FF48071 		mov	r1, #256
  53 0016 2046     		mov	r0, r4
  54 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
  55              	.LVL1:
ARM GAS  /tmp/ccirveuY.s 			page 6


 232:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     HAL_GPIO_WritePin(GPIOB, GPIO_PIN_9, GPIO_PIN_SET);
  56              		.loc 1 232 0
  57 001c 0122     		movs	r2, #1
  58 001e 4FF40071 		mov	r1, #512
  59 0022 2046     		mov	r0, r4
  60 0024 FFF7FEFF 		bl	HAL_GPIO_WritePin
  61              	.LVL2:
 233:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9 ;
  62              		.loc 1 233 0
  63 0028 4FF44073 		mov	r3, #768
  64 002c 0193     		str	r3, [sp, #4]
 234:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_OD;
  65              		.loc 1 234 0
  66 002e 1123     		movs	r3, #17
  67 0030 0293     		str	r3, [sp, #8]
 235:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pull = GPIO_PULLUP;
  68              		.loc 1 235 0
  69 0032 0123     		movs	r3, #1
  70 0034 0393     		str	r3, [sp, #12]
 236:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
  71              		.loc 1 236 0
  72 0036 01A9     		add	r1, sp, #4
  73 0038 2046     		mov	r0, r4
  74 003a FFF7FEFF 		bl	HAL_GPIO_Init
  75              	.LVL3:
 222:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
  76              		.loc 1 222 0
  77 003e 0026     		movs	r6, #0
  78 0040 00E0     		b	.L5
  79              	.LVL4:
  80              	.L8:
 237:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     //TODO we could do this faster by not using HAL delay 1ms for clk timing
 238:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     do{
 239:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         for( i=0; i<10; i++){
 240:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 241:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(1);
 242:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
 243:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(1);
 244:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }
 245:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //        if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
 246:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //            static int RetryRecover;
 247:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //            RetryRecover++;
 248:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //        }
 249:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }while(HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 && nRetry++<7);
  81              		.loc 1 249 0
  82 0042 1E46     		mov	r6, r3
  83              	.LVL5:
  84              	.L5:
 239:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
  85              		.loc 1 239 0
  86 0044 0024     		movs	r4, #0
  87 0046 13E0     		b	.L2
  88              	.LVL6:
  89              	.L3:
 240:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(1);
  90              		.loc 1 240 0 discriminator 3
  91 0048 2D4D     		ldr	r5, .L10+4
ARM GAS  /tmp/ccirveuY.s 			page 7


  92 004a 0022     		movs	r2, #0
  93 004c 4FF48071 		mov	r1, #256
  94 0050 2846     		mov	r0, r5
  95 0052 FFF7FEFF 		bl	HAL_GPIO_WritePin
  96              	.LVL7:
 241:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);
  97              		.loc 1 241 0 discriminator 3
  98 0056 0120     		movs	r0, #1
  99 0058 FFF7FEFF 		bl	HAL_Delay
 100              	.LVL8:
 242:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(1);
 101              		.loc 1 242 0 discriminator 3
 102 005c 0122     		movs	r2, #1
 103 005e 4FF48071 		mov	r1, #256
 104 0062 2846     		mov	r0, r5
 105 0064 FFF7FEFF 		bl	HAL_GPIO_WritePin
 106              	.LVL9:
 243:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }
 107              		.loc 1 243 0 discriminator 3
 108 0068 0120     		movs	r0, #1
 109 006a FFF7FEFF 		bl	HAL_Delay
 110              	.LVL10:
 239:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 111              		.loc 1 239 0 discriminator 3
 112 006e 0134     		adds	r4, r4, #1
 113              	.LVL11:
 114              	.L2:
 239:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);
 115              		.loc 1 239 0 is_stmt 0 discriminator 1
 116 0070 092C     		cmp	r4, #9
 117 0072 E9DD     		ble	.L3
 118              		.loc 1 249 0 is_stmt 1
 119 0074 4FF40071 		mov	r1, #512
 120 0078 2148     		ldr	r0, .L10+4
 121 007a FFF7FEFF 		bl	HAL_GPIO_ReadPin
 122              	.LVL12:
 123 007e 10B9     		cbnz	r0, .L4
 124              		.loc 1 249 0 is_stmt 0 discriminator 1
 125 0080 731C     		adds	r3, r6, #1
 126              	.LVL13:
 127 0082 062E     		cmp	r6, #6
 128 0084 DDDD     		ble	.L8
 129              	.LVL14:
 130              	.L4:
 250:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 251:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_9) == 0 ){
 131              		.loc 1 251 0 is_stmt 1
 132 0086 4FF40071 		mov	r1, #512
 133 008a 1D48     		ldr	r0, .L10+4
 134 008c FFF7FEFF 		bl	HAL_GPIO_ReadPin
 135              	.LVL15:
 136 0090 88BB     		cbnz	r0, .L1
 252:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __GPIOA_CLK_ENABLE();
 137              		.loc 1 252 0
 138 0092 1A4A     		ldr	r2, .L10
 139 0094 136B     		ldr	r3, [r2, #48]
 140 0096 43F00103 		orr	r3, r3, #1
ARM GAS  /tmp/ccirveuY.s 			page 8


 141 009a 1363     		str	r3, [r2, #48]
 253:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         //We are still in bad i2c state warm user by blinking led but stay here
 254:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pin = GPIO_PIN_5 ;
 142              		.loc 1 254 0
 143 009c 2023     		movs	r3, #32
 144 009e 0193     		str	r3, [sp, #4]
 255:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 145              		.loc 1 255 0
 146 00a0 0123     		movs	r3, #1
 147 00a2 0293     		str	r3, [sp, #8]
 256:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pull = GPIO_NOPULL;
 148              		.loc 1 256 0
 149 00a4 0023     		movs	r3, #0
 150 00a6 0393     		str	r3, [sp, #12]
 257:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 151              		.loc 1 257 0
 152 00a8 01A9     		add	r1, sp, #4
 153 00aa 1648     		ldr	r0, .L10+8
 154 00ac FFF7FEFF 		bl	HAL_GPIO_Init
 155              	.LVL16:
 156              	.L7:
 258:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         do{
 259:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 157              		.loc 1 259 0 discriminator 1
 158 00b0 144C     		ldr	r4, .L10+8
 159 00b2 0122     		movs	r2, #1
 160 00b4 2021     		movs	r1, #32
 161 00b6 2046     		mov	r0, r4
 162 00b8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 163              	.LVL17:
 260:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(33);
 164              		.loc 1 260 0 discriminator 1
 165 00bc 2120     		movs	r0, #33
 166 00be FFF7FEFF 		bl	HAL_Delay
 167              	.LVL18:
 261:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 168              		.loc 1 261 0 discriminator 1
 169 00c2 0022     		movs	r2, #0
 170 00c4 2021     		movs	r1, #32
 171 00c6 2046     		mov	r0, r4
 172 00c8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 173              	.LVL19:
 262:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(33);
 174              		.loc 1 262 0 discriminator 1
 175 00cc 2120     		movs	r0, #33
 176 00ce FFF7FEFF 		bl	HAL_Delay
 177              	.LVL20:
 263:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_SET);
 178              		.loc 1 263 0 discriminator 1
 179 00d2 0122     		movs	r2, #1
 180 00d4 2021     		movs	r1, #32
 181 00d6 2046     		mov	r0, r4
 182 00d8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 183              	.LVL21:
 264:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(33);
 184              		.loc 1 264 0 discriminator 1
 185 00dc 2120     		movs	r0, #33
ARM GAS  /tmp/ccirveuY.s 			page 9


 186 00de FFF7FEFF 		bl	HAL_Delay
 187              	.LVL22:
 265:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5, GPIO_PIN_RESET);
 188              		.loc 1 265 0 discriminator 1
 189 00e2 0022     		movs	r2, #0
 190 00e4 2021     		movs	r1, #32
 191 00e6 2046     		mov	r0, r4
 192 00e8 FFF7FEFF 		bl	HAL_GPIO_WritePin
 193              	.LVL23:
 266:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             HAL_Delay(33*20);
 194              		.loc 1 266 0 discriminator 1
 195 00ec 4FF42570 		mov	r0, #660
 196 00f0 FFF7FEFF 		bl	HAL_Delay
 197              	.LVL24:
 198 00f4 DCE7     		b	.L7
 199              	.LVL25:
 200              	.L1:
 267:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }while(1);
 268:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 269:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 201              		.loc 1 269 0
 202 00f6 06B0     		add	sp, sp, #24
 203              	.LCFI2:
 204              		.cfi_def_cfa_offset 16
 205              		@ sp needed
 206 00f8 70BD     		pop	{r4, r5, r6, pc}
 207              	.LVL26:
 208              	.L11:
 209 00fa 00BF     		.align	2
 210              	.L10:
 211 00fc 00380240 		.word	1073887232
 212 0100 00040240 		.word	1073873920
 213 0104 00000240 		.word	1073872896
 214              		.cfi_endproc
 215              	.LFE112:
 217              		.section	.text._ExpanderRd,"ax",%progbits
 218              		.align	2
 219              		.thumb
 220              		.thumb_func
 222              	_ExpanderRd:
 223              	.LFB121:
 270:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 271:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 272:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 273:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** int XNUCLEO53L0A1_I2C1Configure() {
 274:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 275:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 276:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 277:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     _I2cFailRecover();
 278:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 279:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /* Peripheral clock enable */
 280:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     __GPIOB_CLK_ENABLE();
 281:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     __I2C1_CLK_ENABLE();
 282:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 283:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /**I2C1 GPIO Configuration\n
 284:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****      PB8     ------> I2C1_SCL\n
 285:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****      PB9     ------> I2C1_SDA
ARM GAS  /tmp/ccirveuY.s 			page 10


 286:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****      */
 287:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9;
 288:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 289:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 290:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 291:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 292:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 293:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 294:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Instance = I2C1;
 295:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #ifdef __STM32F4xx_HAL_H
 296:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.ClockSpeed = 400000;
 297:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 298:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #else
 299:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /* STM32L4xx and L053 */
 300:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.Timing = 0x00300F38; /* set 400KHz fast mode i2c*/
 301:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
 302:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.OwnAddress1 = 0;
 303:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 304:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 305:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.OwnAddress2 = 0;
 306:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 307:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 308:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = HAL_I2C_Init(&XNUCLEO53L0A1_hi2c);
 309:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 310:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 311:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 312:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** int XNUCLEO53L0A1_SetIntrStateId(int EnableIntr, int DevNo){
 313:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 314:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     IRQn_Type IntrNo;
 315:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int IntrPin;
 316:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 317:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     switch( DevNo ){
 318:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER :
 319:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'c' :
 320:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrNo = VL53L0A1_GPIO1_C_INTx;
 321:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrPin= VL53L0A1_GPIO1_C_GPIO_PIN;
 322:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status = 0;
 323:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 324:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #if ! VL53L0A1_GPIO1_SHARED
 325:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_LEFT :
 326:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'l' :
 327:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrNo = VL53L0A1_GPIO1_L_INTx;
 328:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrPin= VL53L0A1_GPIO1_L_GPIO_PIN;
 329:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( VL53L0A1_GPIO1_L_INTx == VL53L0A1_GPIO1_R_INTx || VL53L0A1_GPIO1_L_INTx == VL53L0A1_GPI
 330:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             XNUCLEO53L0A1_ErrLog("Conflicting Exti for %d",DevNo);
 331:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             status = 1;
 332:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             // for treating as error un-comment
 333:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             //goto done;
 334:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }
 335:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         else{
 336:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             status =0;
 337:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }
 338:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 339:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'r' :
 340:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_RIGHT :
 341:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrNo = VL53L0A1_GPIO1_R_INTx;
 342:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrPin= VL53L0A1_GPIO1_R_GPIO_PIN;
ARM GAS  /tmp/ccirveuY.s 			page 11


 343:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( VL53L0A1_GPIO1_L_INTx == VL53L0A1_GPIO1_R_INTx || VL53L0A1_GPIO1_R_INTx == VL53L0A1_GPI
 344:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             XNUCLEO53L0A1_ErrLog("Conflicting Exti for %d",DevNo);
 345:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             status = 1;
 346:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             // for treating as error un-comment
 347:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             //goto done;
 348:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }
 349:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         else{
 350:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             status =0;
 351:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         }
 352:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 353:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 354:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
 355:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     default:
 356:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Invalid DevNo %d",DevNo);
 357:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status = -1;
 358:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done;
 359:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 360:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 361:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( EnableIntr ){
 362:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 363:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 364:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_EnableIRQ(IntrNo);
 365:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         /**
 366:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****          * @note  When enabling interrupt end user shall check actual state of the line and soft tr
 367:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****          * Alternatively user can use API and device feature to clear device Interrupt status to po
 368:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****          * on shared pin configuration this must be repeated for all device.
 369:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****          * The same shall be done after clearing a condition in device and interrupt remain active.
 370:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****          */
 371:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 372:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     else{
 373:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_DisableIRQ(IntrNo);
 374:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 375:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 376:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 377:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 378:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 379:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** done:
 380:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 381:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 382:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 383:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 384:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** int XNUCLEO53L0A1_Init(void) {
 385:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 386:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint8_t ExpanderData[2];
 387:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_USART2_UART_Init();
 388:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_I2C1Configure();
 389:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 390:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderRd( I2cExpAddr0, 0, ExpanderData, 2);
 391:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 392:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 393:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done_err;
 394:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 395:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 396:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderRd( I2cExpAddr1, 0, ExpanderData, 2);
 397:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 398:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 399:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done_err;
ARM GAS  /tmp/ccirveuY.s 			page 12


 400:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 401:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 402:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     CurIOVal.u32=0x0;
 403:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /* setup expender   i/o direction  all output but exp1 bit 14*/
 404:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     ExpanderData[0] = 0xFF;
 405:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     ExpanderData[1] = 0xFF;
 406:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPDR, ExpanderData, 2);
 407:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status) {
 408:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr0);
 409:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done_err;
 410:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 411:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     ExpanderData[0] = 0xFF;
 412:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     ExpanderData[1] = 0xBF; // all but bit 14-15 that is pb1 and xhurt
 413:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPDR, ExpanderData, 2);
 414:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status) {
 415:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr1);
 416:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done_err;
 417:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 418:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /* shut down all segment and all device */
 419:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     CurIOVal.u32=0x7F + (0x7F<<7) + (0x7F<<16)+(0x7F<<(16+7));
 420:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status= _ExpandersSetAllIO();
 421:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status ){
 422:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Set initial i/o ");
 423:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 424:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 425:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** done_err:
 426:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 427:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 428:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 429:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 430:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** int XNUCLEO53L0A1_GetPB1(int *state) {
 431:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 432:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint8_t  PortValue;
 433:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status= _ExpanderRd(I2cExpAddr1, GPMR+1, &PortValue,1);
 434:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status == 0){
 435:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( PortValue&=0x40 )
 436:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             PortValue=1;
 437:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         else
 438:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             PortValue=0;
 439:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 440:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     else{
 441:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("i/o error");
 442:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 443:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     *state = PortValue;
 444:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 445:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 446:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 447:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** int XNUCLEO53L0A1_ResetId(int DevNo, int state) {
 448:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 449:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     switch( DevNo ){
 450:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER :
 451:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'c' :
 452:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         CurIOVal.bytes[3]&=~0x80; /* bit 15 expender 1  => byte #3 */
 453:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( state )
 454:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             CurIOVal.bytes[3]|=0x80; /* bit 15 expender 1  => byte #3 */
 455:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status= _ExpanderWR(I2cExpAddr1, GPSR+1, &CurIOVal.bytes[3], 1);
 456:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
ARM GAS  /tmp/ccirveuY.s 			page 13


 457:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_LEFT :
 458:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'l' :
 459:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         CurIOVal.bytes[1]&=~0x40; /* bit 14 expender 0 => byte #1*/
 460:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( state )
 461:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             CurIOVal.bytes[1]|=0x40; /* bit 14 expender 0 => byte #1*/
 462:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 463:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 464:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'r' :
 465:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_RIGHT :
 466:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         CurIOVal.bytes[1]&=~0x80; /* bit 15 expender 0  => byte #1 */
 467:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( state )
 468:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             CurIOVal.bytes[1]|=0x80; /* bit 15 expender 0 => byte #1*/
 469:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 470:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 471:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     default:
 472:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Invalid DevNo %d",DevNo);
 473:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status = -1;
 474:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done;
 475:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 476:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //error with valid id
 477:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status ){
 478:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("expander i/o error for DevNo %d state %d ",DevNo, state);
 479:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 480:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** done:
 481:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 482:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 483:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 484:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 485:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** void VL53L0A1_EXTI_IOConfigure(int DevNo, int  IntPriority, int SubPriority){
 486:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 487:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 488:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 489:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pull = VL53L0A1_INTR_PIN_PUPD;
 490:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 491:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     switch (DevNo ) {
 492:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER:
 493:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'c':
 494:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         VL53L0A1_GPIO1_C_CLK_ENABLE();
 495:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         /*Configure GPIO pin : PA4 */
 496:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pin = VL53L0A1_GPIO1_C_GPIO_PIN;
 497:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 498:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_CENTER);
 499:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(VL53L0A1_GPIO1_C_GPIO_PORT, &GPIO_InitStruct);
 500:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_SetPriority((IRQn_Type)VL53L0A1_GPIO1_C_GPIO_PIN, IntPriority, SubPriority);
 501:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 502:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 503:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #if VL53L0A1_GPIO1_SHARED == 0
 504:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_LEFT:
 505:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'l':
 506:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         VL53L0A1_GPIO1_L_CLK_ENABLE();
 507:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_LEFT);
 508:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pin = VL53L0A1_GPIO1_L_GPIO_PIN;
 509:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(VL53L0A1_GPIO1_L_GPIO_PORT, &GPIO_InitStruct);
 510:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_SetPriority(VL53L0A1_GPIO1_L_INTx, IntPriority, SubPriority);
 511:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 512:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 513:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_RIGHT:
ARM GAS  /tmp/ccirveuY.s 			page 14


 514:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         VL53L0A1_GPIO1_R_CLK_ENABLE();
 515:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_RIGHT);
 516:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pin = VL53L0A1_GPIO1_R_GPIO_PIN;
 517:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(VL53L0A1_GPIO1_R_GPIO_PORT, &GPIO_InitStruct);
 518:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 519:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         /* note that L and R are shared group on l053 i/o as interrupt*/
 520:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_SetPriority(VL53L0A1_GPIO1_R_INTx, IntPriority, SubPriority);
 521:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 522:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
 523:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 524:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 525:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 526:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** void VL53L0A1_EXTI_IOUnconfigure(int DevNo){
 527:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     switch (DevNo ) {
 528:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER:
 529:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'c':
 530:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         //XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_TOP);
 531:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_DeInit(VL53L0A1_GPIO1_C_GPIO_PORT, VL53L0A1_GPIO1_C_GPIO_PIN);
 532:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L0A1_GPIO1_C_GPIO_PIN);
 533:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 534:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 535:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #if VL53L0A1_GPIO1_SHARED == 0
 536:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_LEFT:
 537:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'l':
 538:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****        // XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_LEFT);
 539:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_DeInit(VL53L0A1_GPIO1_L_GPIO_PORT, VL53L0A1_GPIO1_L_GPIO_PIN);
 540:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L0A1_GPIO1_L_GPIO_PIN);
 541:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 542:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 543:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_RIGHT:
 544:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'r':
 545:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_DeInit(VL53L0A1_GPIO1_R_GPIO_PORT, VL53L0A1_GPIO1_R_GPIO_PIN);
 546:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L0A1_GPIO1_R_GPIO_PIN);
 547:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         //XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_RIGHT);
 548:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 549:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #endif
 550:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 551:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 552:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 553:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Set all i2c expended gpio in one go
 554:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @return i/o operation status
 555:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 556:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int _ExpandersSetAllIO(void){
 557:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 558:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPSR, &CurIOVal.bytes[0], 2);
 559:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status ){
 560:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done_err;
 561:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 562:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPSR, &CurIOVal.bytes[2], 2);
 563:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** done_err:
 564:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 565:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 566:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 567:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 568:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * STMPE1600  i2c Expender register read
 569:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param I2cExpAddr Expender address
 570:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param index      register index
ARM GAS  /tmp/ccirveuY.s 			page 15


 571:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param data       read data buffer
 572:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param n_data     number of byte to read
 573:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @return           of if ok else i2c I/O operation status
 574:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 575:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int _ExpanderRd(int I2cExpAddr, int index, uint8_t *data, int n_data) {
 224              		.loc 1 575 0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 8
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              	.LVL27:
 229 0000 70B5     		push	{r4, r5, r6, lr}
 230              	.LCFI3:
 231              		.cfi_def_cfa_offset 16
 232              		.cfi_offset 4, -16
 233              		.cfi_offset 5, -12
 234              		.cfi_offset 6, -8
 235              		.cfi_offset 14, -4
 236 0002 84B0     		sub	sp, sp, #16
 237              	.LCFI4:
 238              		.cfi_def_cfa_offset 32
 239 0004 1646     		mov	r6, r2
 240 0006 1D46     		mov	r5, r3
 576:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 577:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 578:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint8_t RegAddr;
 579:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     RegAddr = index;
 241              		.loc 1 579 0
 242 0008 04AA     		add	r2, sp, #16
 243              	.LVL28:
 244 000a 02F8011D 		strb	r1, [r2, #-1]!
 580:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_GetI2cBus();
 581:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     do {
 582:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status = HAL_I2C_Master_Transmit(&XNUCLEO53L0A1_hi2c, I2cExpAddr, &RegAddr, 1, 100);
 245              		.loc 1 582 0
 246 000e 84B2     		uxth	r4, r0
 247 0010 6423     		movs	r3, #100
 248              	.LVL29:
 249 0012 0093     		str	r3, [sp]
 250 0014 0123     		movs	r3, #1
 251 0016 2146     		mov	r1, r4
 252              	.LVL30:
 253 0018 0748     		ldr	r0, .L15
 254              	.LVL31:
 255 001a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 256              	.LVL32:
 583:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if (status)
 257              		.loc 1 583 0
 258 001e 48B9     		cbnz	r0, .L13
 584:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             break;
 585:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status = HAL_I2C_Master_Receive(&XNUCLEO53L0A1_hi2c, I2cExpAddr, data, n_data, n_data * 100
 259              		.loc 1 585 0
 260 0020 6423     		movs	r3, #100
 261 0022 03FB05F3 		mul	r3, r3, r5
 262 0026 0093     		str	r3, [sp]
 263 0028 ABB2     		uxth	r3, r5
 264 002a 3246     		mov	r2, r6
 265 002c 2146     		mov	r1, r4
ARM GAS  /tmp/ccirveuY.s 			page 16


 266 002e 0248     		ldr	r0, .L15
 267              	.LVL33:
 268 0030 FFF7FEFF 		bl	HAL_I2C_Master_Receive
 269              	.LVL34:
 270              	.L13:
 586:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     } while (0);
 587:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_PutI2cBus();
 588:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 589:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 271              		.loc 1 589 0
 272 0034 04B0     		add	sp, sp, #16
 273              	.LCFI5:
 274              		.cfi_def_cfa_offset 16
 275              		@ sp needed
 276 0036 70BD     		pop	{r4, r5, r6, pc}
 277              	.LVL35:
 278              	.L16:
 279              		.align	2
 280              	.L15:
 281 0038 00000000 		.word	XNUCLEO53L0A1_hi2c
 282              		.cfi_endproc
 283              	.LFE121:
 285              		.section	.text._ExpanderWR,"ax",%progbits
 286              		.align	2
 287              		.thumb
 288              		.thumb_func
 290              	_ExpanderWR:
 291              	.LFB122:
 590:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 591:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 592:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * STMPE1600 i2c Expender register write
 593:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param I2cExpAddr Expender address
 594:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param index      register index
 595:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param data       data buffer
 596:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param n_data     number of byte to write
 597:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @return           of if ok else i2c I/O operation status
 598:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 599:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static int _ExpanderWR(int I2cExpAddr, int index, uint8_t *data, int n_data) {
 292              		.loc 1 599 0
 293              		.cfi_startproc
 294              		@ args = 0, pretend = 0, frame = 16
 295              		@ frame_needed = 0, uses_anonymous_args = 0
 296              	.LVL36:
 297 0000 70B5     		push	{r4, r5, r6, lr}
 298              	.LCFI6:
 299              		.cfi_def_cfa_offset 16
 300              		.cfi_offset 4, -16
 301              		.cfi_offset 5, -12
 302              		.cfi_offset 6, -8
 303              		.cfi_offset 14, -4
 304 0002 86B0     		sub	sp, sp, #24
 305              	.LCFI7:
 306              		.cfi_def_cfa_offset 40
 307 0004 0646     		mov	r6, r0
 308 0006 1046     		mov	r0, r2
 309              	.LVL37:
 310 0008 1C46     		mov	r4, r3
ARM GAS  /tmp/ccirveuY.s 			page 17


 600:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 601:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 602:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint8_t RegAddr[0x10];
 603:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     RegAddr[0] = index;
 311              		.loc 1 603 0
 312 000a 06AD     		add	r5, sp, #24
 313 000c 05F8101D 		strb	r1, [r5, #-16]!
 604:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     memcpy(RegAddr + 1, data, n_data);
 314              		.loc 1 604 0
 315 0010 1A46     		mov	r2, r3
 316              	.LVL38:
 317 0012 0146     		mov	r1, r0
 318              	.LVL39:
 319 0014 0DF10900 		add	r0, sp, #9
 320              	.LVL40:
 321 0018 FFF7FEFF 		bl	memcpy
 322              	.LVL41:
 605:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_GetI2cBus();
 606:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = HAL_I2C_Master_Transmit(&XNUCLEO53L0A1_hi2c, I2cExpAddr, RegAddr, n_data + 1, 100);
 323              		.loc 1 606 0
 324 001c 631C     		adds	r3, r4, #1
 325 001e 6422     		movs	r2, #100
 326 0020 0092     		str	r2, [sp]
 327 0022 9BB2     		uxth	r3, r3
 328 0024 2A46     		mov	r2, r5
 329 0026 B1B2     		uxth	r1, r6
 330 0028 0248     		ldr	r0, .L19
 331 002a FFF7FEFF 		bl	HAL_I2C_Master_Transmit
 332              	.LVL42:
 607:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_PutI2cBus();
 608:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 609:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 333              		.loc 1 609 0
 334 002e 06B0     		add	sp, sp, #24
 335              	.LCFI8:
 336              		.cfi_def_cfa_offset 16
 337              		@ sp needed
 338 0030 70BD     		pop	{r4, r5, r6, pc}
 339              	.LVL43:
 340              	.L20:
 341 0032 00BF     		.align	2
 342              	.L19:
 343 0034 00000000 		.word	XNUCLEO53L0A1_hi2c
 344              		.cfi_endproc
 345              	.LFE122:
 347              		.section	.text._ExpandersSetAllIO,"ax",%progbits
 348              		.align	2
 349              		.thumb
 350              		.thumb_func
 352              	_ExpandersSetAllIO:
 353              	.LFB120:
 556:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 354              		.loc 1 556 0
 355              		.cfi_startproc
 356              		@ args = 0, pretend = 0, frame = 0
 357              		@ frame_needed = 0, uses_anonymous_args = 0
 358 0000 08B5     		push	{r3, lr}
ARM GAS  /tmp/ccirveuY.s 			page 18


 359              	.LCFI9:
 360              		.cfi_def_cfa_offset 8
 361              		.cfi_offset 3, -8
 362              		.cfi_offset 14, -4
 558:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status ){
 363              		.loc 1 558 0
 364 0002 0223     		movs	r3, #2
 365 0004 074A     		ldr	r2, .L24
 366 0006 1221     		movs	r1, #18
 367 0008 8620     		movs	r0, #134
 368 000a FFF7FEFF 		bl	_ExpanderWR
 369              	.LVL44:
 559:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done_err;
 370              		.loc 1 559 0
 371 000e 0346     		mov	r3, r0
 372 0010 30B9     		cbnz	r0, .L22
 562:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** done_err:
 373              		.loc 1 562 0
 374 0012 0223     		movs	r3, #2
 375 0014 044A     		ldr	r2, .L24+4
 376 0016 1221     		movs	r1, #18
 377 0018 8420     		movs	r0, #132
 378              	.LVL45:
 379 001a FFF7FEFF 		bl	_ExpanderWR
 380              	.LVL46:
 381 001e 0346     		mov	r3, r0
 382              	.LVL47:
 383              	.L22:
 565:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 384              		.loc 1 565 0
 385 0020 1846     		mov	r0, r3
 386 0022 08BD     		pop	{r3, pc}
 387              	.L25:
 388              		.align	2
 389              	.L24:
 390 0024 00000000 		.word	.LANCHOR0
 391 0028 02000000 		.word	.LANCHOR0+2
 392              		.cfi_endproc
 393              	.LFE120:
 395              		.section	.text.XNUCLEO53L0A1_I2C1Configure,"ax",%progbits
 396              		.align	2
 397              		.global	XNUCLEO53L0A1_I2C1Configure
 398              		.thumb
 399              		.thumb_func
 401              	XNUCLEO53L0A1_I2C1Configure:
 402              	.LFB113:
 273:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 403              		.loc 1 273 0
 404              		.cfi_startproc
 405              		@ args = 0, pretend = 0, frame = 24
 406              		@ frame_needed = 0, uses_anonymous_args = 0
 407 0000 10B5     		push	{r4, lr}
 408              	.LCFI10:
 409              		.cfi_def_cfa_offset 8
 410              		.cfi_offset 4, -8
 411              		.cfi_offset 14, -4
 412 0002 86B0     		sub	sp, sp, #24
ARM GAS  /tmp/ccirveuY.s 			page 19


 413              	.LCFI11:
 414              		.cfi_def_cfa_offset 32
 277:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 415              		.loc 1 277 0
 416 0004 FFF7FEFF 		bl	_I2cFailRecover
 417              	.LVL48:
 280:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     __I2C1_CLK_ENABLE();
 418              		.loc 1 280 0
 419 0008 144B     		ldr	r3, .L28
 420 000a 1A6B     		ldr	r2, [r3, #48]
 421 000c 42F00202 		orr	r2, r2, #2
 422 0010 1A63     		str	r2, [r3, #48]
 281:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 423              		.loc 1 281 0
 424 0012 1A6C     		ldr	r2, [r3, #64]
 425 0014 42F40012 		orr	r2, r2, #2097152
 426 0018 1A64     		str	r2, [r3, #64]
 287:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 427              		.loc 1 287 0
 428 001a 4FF44073 		mov	r3, #768
 429 001e 0193     		str	r3, [sp, #4]
 288:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 430              		.loc 1 288 0
 431 0020 1223     		movs	r3, #18
 432 0022 0293     		str	r3, [sp, #8]
 289:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_LOW;
 433              		.loc 1 289 0
 434 0024 0024     		movs	r4, #0
 435 0026 0394     		str	r4, [sp, #12]
 290:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 436              		.loc 1 290 0
 437 0028 0494     		str	r4, [sp, #16]
 291:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 438              		.loc 1 291 0
 439 002a 0423     		movs	r3, #4
 440 002c 0593     		str	r3, [sp, #20]
 292:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 441              		.loc 1 292 0
 442 002e 0DEB0301 		add	r1, sp, r3
 443 0032 0B48     		ldr	r0, .L28+4
 444 0034 FFF7FEFF 		bl	HAL_GPIO_Init
 445              	.LVL49:
 294:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #ifdef __STM32F4xx_HAL_H
 446              		.loc 1 294 0
 447 0038 0A48     		ldr	r0, .L28+8
 448 003a 0B4B     		ldr	r3, .L28+12
 449 003c 0360     		str	r3, [r0]
 296:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.DutyCycle = I2C_DUTYCYCLE_2;
 450              		.loc 1 296 0
 451 003e 0B4B     		ldr	r3, .L28+16
 452 0040 4360     		str	r3, [r0, #4]
 297:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #else
 453              		.loc 1 297 0
 454 0042 8460     		str	r4, [r0, #8]
 302:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 455              		.loc 1 302 0
 456 0044 C460     		str	r4, [r0, #12]
ARM GAS  /tmp/ccirveuY.s 			page 20


 303:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.DualAddressMode = I2C_DUALADDRESS_DISABLED;
 457              		.loc 1 303 0
 458 0046 4FF48043 		mov	r3, #16384
 459 004a 0361     		str	r3, [r0, #16]
 304:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.OwnAddress2 = 0;
 460              		.loc 1 304 0
 461 004c 4461     		str	r4, [r0, #20]
 305:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.GeneralCallMode = I2C_GENERALCALL_DISABLED;
 462              		.loc 1 305 0
 463 004e 8461     		str	r4, [r0, #24]
 306:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     XNUCLEO53L0A1_hi2c.Init.NoStretchMode = I2C_NOSTRETCH_DISABLED;
 464              		.loc 1 306 0
 465 0050 C461     		str	r4, [r0, #28]
 307:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = HAL_I2C_Init(&XNUCLEO53L0A1_hi2c);
 466              		.loc 1 307 0
 467 0052 0462     		str	r4, [r0, #32]
 308:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 468              		.loc 1 308 0
 469 0054 FFF7FEFF 		bl	HAL_I2C_Init
 470              	.LVL50:
 310:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 471              		.loc 1 310 0
 472 0058 06B0     		add	sp, sp, #24
 473              	.LCFI12:
 474              		.cfi_def_cfa_offset 8
 475              		@ sp needed
 476 005a 10BD     		pop	{r4, pc}
 477              	.L29:
 478              		.align	2
 479              	.L28:
 480 005c 00380240 		.word	1073887232
 481 0060 00040240 		.word	1073873920
 482 0064 00000000 		.word	XNUCLEO53L0A1_hi2c
 483 0068 00540040 		.word	1073763328
 484 006c 801A0600 		.word	400000
 485              		.cfi_endproc
 486              	.LFE113:
 488              		.section	.text.XNUCLEO53L0A1_SetIntrStateId,"ax",%progbits
 489              		.align	2
 490              		.global	XNUCLEO53L0A1_SetIntrStateId
 491              		.thumb
 492              		.thumb_func
 494              	XNUCLEO53L0A1_SetIntrStateId:
 495              	.LFB114:
 312:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 496              		.loc 1 312 0
 497              		.cfi_startproc
 498              		@ args = 0, pretend = 0, frame = 0
 499              		@ frame_needed = 0, uses_anonymous_args = 0
 500              	.LVL51:
 501 0000 38B5     		push	{r3, r4, r5, lr}
 502              	.LCFI13:
 503              		.cfi_def_cfa_offset 16
 504              		.cfi_offset 3, -16
 505              		.cfi_offset 4, -12
 506              		.cfi_offset 5, -8
 507              		.cfi_offset 14, -4
ARM GAS  /tmp/ccirveuY.s 			page 21


 317:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER :
 508              		.loc 1 317 0
 509 0002 0229     		cmp	r1, #2
 510 0004 0DD0     		beq	.L32
 511 0006 03DC     		bgt	.L33
 512 0008 79B1     		cbz	r1, .L38
 513 000a 0129     		cmp	r1, #1
 514 000c 06D0     		beq	.L35
 515 000e 30E0     		b	.L37
 516              	.L33:
 517 0010 6C29     		cmp	r1, #108
 518 0012 0AD0     		beq	.L38
 519 0014 7229     		cmp	r1, #114
 520 0016 04D0     		beq	.L32
 521 0018 6329     		cmp	r1, #99
 522 001a 2AD1     		bne	.L37
 523              	.L35:
 321:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status = 0;
 524              		.loc 1 321 0
 525 001c 1025     		movs	r5, #16
 320:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrPin= VL53L0A1_GPIO1_C_GPIO_PIN;
 526              		.loc 1 320 0
 527 001e 0A24     		movs	r4, #10
 528 0020 05E0     		b	.L34
 529              	.L32:
 530              	.LVL52:
 342:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( VL53L0A1_GPIO1_L_INTx == VL53L0A1_GPIO1_R_INTx || VL53L0A1_GPIO1_R_INTx == VL53L0A1_GPI
 531              		.loc 1 342 0
 532 0022 4FF48065 		mov	r5, #1024
 341:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrPin= VL53L0A1_GPIO1_R_GPIO_PIN;
 533              		.loc 1 341 0
 534 0026 2824     		movs	r4, #40
 535 0028 01E0     		b	.L34
 536              	.LVL53:
 537              	.L38:
 328:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( VL53L0A1_GPIO1_L_INTx == VL53L0A1_GPIO1_R_INTx || VL53L0A1_GPIO1_L_INTx == VL53L0A1_GPI
 538              		.loc 1 328 0
 539 002a 8025     		movs	r5, #128
 327:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         IntrPin= VL53L0A1_GPIO1_L_GPIO_PIN;
 540              		.loc 1 327 0
 541 002c 1724     		movs	r4, #23
 542              	.L34:
 543              	.LVL54:
 361:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 544              		.loc 1 361 0
 545 002e 78B1     		cbz	r0, .L36
 362:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 546              		.loc 1 362 0
 547 0030 114B     		ldr	r3, .L40
 548 0032 5D61     		str	r5, [r3, #20]
 549              	.LVL55:
 550              	.LBB6:
 551              	.LBB7:
 552              		.file 2 "../Drivers/CMSIS/Include/core_cm4.h"
   1:../Drivers/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:../Drivers/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:../Drivers/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
ARM GAS  /tmp/ccirveuY.s 			page 22


   4:../Drivers/CMSIS/Include/core_cm4.h ****  * @version  V3.20
   5:../Drivers/CMSIS/Include/core_cm4.h ****  * @date     25. February 2013
   6:../Drivers/CMSIS/Include/core_cm4.h ****  *
   7:../Drivers/CMSIS/Include/core_cm4.h ****  * @note
   8:../Drivers/CMSIS/Include/core_cm4.h ****  *
   9:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  10:../Drivers/CMSIS/Include/core_cm4.h **** /* Copyright (c) 2009 - 2013 ARM LIMITED
  11:../Drivers/CMSIS/Include/core_cm4.h **** 
  12:../Drivers/CMSIS/Include/core_cm4.h ****    All rights reserved.
  13:../Drivers/CMSIS/Include/core_cm4.h ****    Redistribution and use in source and binary forms, with or without
  14:../Drivers/CMSIS/Include/core_cm4.h ****    modification, are permitted provided that the following conditions are met:
  15:../Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions of source code must retain the above copyright
  16:../Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer.
  17:../Drivers/CMSIS/Include/core_cm4.h ****    - Redistributions in binary form must reproduce the above copyright
  18:../Drivers/CMSIS/Include/core_cm4.h ****      notice, this list of conditions and the following disclaimer in the
  19:../Drivers/CMSIS/Include/core_cm4.h ****      documentation and/or other materials provided with the distribution.
  20:../Drivers/CMSIS/Include/core_cm4.h ****    - Neither the name of ARM nor the names of its contributors may be used
  21:../Drivers/CMSIS/Include/core_cm4.h ****      to endorse or promote products derived from this software without
  22:../Drivers/CMSIS/Include/core_cm4.h ****      specific prior written permission.
  23:../Drivers/CMSIS/Include/core_cm4.h ****    *
  24:../Drivers/CMSIS/Include/core_cm4.h ****    THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
  25:../Drivers/CMSIS/Include/core_cm4.h ****    AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
  26:../Drivers/CMSIS/Include/core_cm4.h ****    IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
  27:../Drivers/CMSIS/Include/core_cm4.h ****    ARE DISCLAIMED. IN NO EVENT SHALL COPYRIGHT HOLDERS AND CONTRIBUTORS BE
  28:../Drivers/CMSIS/Include/core_cm4.h ****    LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
  29:../Drivers/CMSIS/Include/core_cm4.h ****    CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
  30:../Drivers/CMSIS/Include/core_cm4.h ****    SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
  31:../Drivers/CMSIS/Include/core_cm4.h ****    INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
  32:../Drivers/CMSIS/Include/core_cm4.h ****    CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
  33:../Drivers/CMSIS/Include/core_cm4.h ****    ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
  34:../Drivers/CMSIS/Include/core_cm4.h ****    POSSIBILITY OF SUCH DAMAGE.
  35:../Drivers/CMSIS/Include/core_cm4.h ****    ---------------------------------------------------------------------------*/
  36:../Drivers/CMSIS/Include/core_cm4.h **** 
  37:../Drivers/CMSIS/Include/core_cm4.h **** 
  38:../Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  39:../Drivers/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  40:../Drivers/CMSIS/Include/core_cm4.h **** #endif
  41:../Drivers/CMSIS/Include/core_cm4.h **** 
  42:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  43:../Drivers/CMSIS/Include/core_cm4.h ****  extern "C" {
  44:../Drivers/CMSIS/Include/core_cm4.h **** #endif
  45:../Drivers/CMSIS/Include/core_cm4.h **** 
  46:../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  47:../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  48:../Drivers/CMSIS/Include/core_cm4.h **** 
  49:../Drivers/CMSIS/Include/core_cm4.h **** /** \page CMSIS_MISRA_Exceptions  MISRA-C:2004 Compliance Exceptions
  50:../Drivers/CMSIS/Include/core_cm4.h ****   CMSIS violates the following MISRA-C:2004 rules:
  51:../Drivers/CMSIS/Include/core_cm4.h **** 
  52:../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 8.5, object/function definition in header file.<br>
  53:../Drivers/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'.
  54:../Drivers/CMSIS/Include/core_cm4.h **** 
  55:../Drivers/CMSIS/Include/core_cm4.h ****    \li Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
  56:../Drivers/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:../Drivers/CMSIS/Include/core_cm4.h **** 
  58:../Drivers/CMSIS/Include/core_cm4.h ****    \li Advisory Rule 19.7, Function-like macro defined.<br>
  59:../Drivers/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code.
  60:../Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccirveuY.s 			page 23


  61:../Drivers/CMSIS/Include/core_cm4.h **** 
  62:../Drivers/CMSIS/Include/core_cm4.h **** 
  63:../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  64:../Drivers/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  65:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  66:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup Cortex_M4
  67:../Drivers/CMSIS/Include/core_cm4.h ****   @{
  68:../Drivers/CMSIS/Include/core_cm4.h ****  */
  69:../Drivers/CMSIS/Include/core_cm4.h **** 
  70:../Drivers/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  71:../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x03)                                   /*!< [31:16] CMSIS HAL m
  72:../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x20)                                   /*!< [15:0]  CMSIS HAL s
  73:../Drivers/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | \
  74:../Drivers/CMSIS/Include/core_cm4.h ****                                     __CM4_CMSIS_VERSION_SUB          )     /*!< CMSIS HAL version n
  75:../Drivers/CMSIS/Include/core_cm4.h **** 
  76:../Drivers/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                   /*!< Cortex-M Core      
  77:../Drivers/CMSIS/Include/core_cm4.h **** 
  78:../Drivers/CMSIS/Include/core_cm4.h **** 
  79:../Drivers/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  80:../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  81:../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  82:../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static __inline
  83:../Drivers/CMSIS/Include/core_cm4.h **** 
  84:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  85:../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for IAR Comp
  86:../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for IAR C
  87:../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  88:../Drivers/CMSIS/Include/core_cm4.h **** 
  89:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
  90:../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TI CCS C
  91:../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  92:../Drivers/CMSIS/Include/core_cm4.h **** 
  93:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  94:../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  95:../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  96:../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
  97:../Drivers/CMSIS/Include/core_cm4.h **** 
  98:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  99:../Drivers/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
 100:../Drivers/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
 101:../Drivers/CMSIS/Include/core_cm4.h ****   #define __STATIC_INLINE  static inline
 102:../Drivers/CMSIS/Include/core_cm4.h **** 
 103:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 104:../Drivers/CMSIS/Include/core_cm4.h **** 
 105:../Drivers/CMSIS/Include/core_cm4.h **** /** __FPU_USED indicates whether an FPU is used or not. For this, __FPU_PRESENT has to be checked p
 106:../Drivers/CMSIS/Include/core_cm4.h **** */
 107:../Drivers/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 108:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 109:../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 110:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 111:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 112:../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 113:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 114:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 115:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 116:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 117:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
ARM GAS  /tmp/ccirveuY.s 			page 24


 118:../Drivers/CMSIS/Include/core_cm4.h **** 
 119:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 120:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 121:../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 122:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 123:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 124:../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 125:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 126:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 127:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 128:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 129:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 130:../Drivers/CMSIS/Include/core_cm4.h **** 
 131:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TMS470__ )
 132:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __TI_VFP_SUPPORT__
 133:../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 134:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 135:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 136:../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 137:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 138:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 139:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 140:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 142:../Drivers/CMSIS/Include/core_cm4.h **** 
 143:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 144:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 145:../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 146:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 147:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 148:../Drivers/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 149:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 150:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 151:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 152:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 153:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 154:../Drivers/CMSIS/Include/core_cm4.h **** 
 155:../Drivers/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 156:../Drivers/CMSIS/Include/core_cm4.h ****   #if defined __FPU_VFP__
 157:../Drivers/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 158:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 159:../Drivers/CMSIS/Include/core_cm4.h ****     #else
 160:../Drivers/CMSIS/Include/core_cm4.h ****       #error "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)
 161:../Drivers/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 162:../Drivers/CMSIS/Include/core_cm4.h ****     #endif
 163:../Drivers/CMSIS/Include/core_cm4.h ****   #else
 164:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 165:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 166:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 167:../Drivers/CMSIS/Include/core_cm4.h **** 
 168:../Drivers/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /* standard types definitions                      */
 169:../Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /* Core Instruction Access                         */
 170:../Drivers/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /* Core Function Access                            */
 171:../Drivers/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /* Compiler specific SIMD Intrinsics               */
 172:../Drivers/CMSIS/Include/core_cm4.h **** 
 173:../Drivers/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 174:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 25


 175:../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 176:../Drivers/CMSIS/Include/core_cm4.h **** 
 177:../Drivers/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 178:../Drivers/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 179:../Drivers/CMSIS/Include/core_cm4.h **** 
 180:../Drivers/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 181:../Drivers/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 182:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 183:../Drivers/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 184:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 185:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 186:../Drivers/CMSIS/Include/core_cm4.h **** 
 187:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 188:../Drivers/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 189:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 190:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 191:../Drivers/CMSIS/Include/core_cm4.h **** 
 192:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 193:../Drivers/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 194:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 195:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 196:../Drivers/CMSIS/Include/core_cm4.h **** 
 197:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 198:../Drivers/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 199:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 200:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 201:../Drivers/CMSIS/Include/core_cm4.h **** 
 202:../Drivers/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 203:../Drivers/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 204:../Drivers/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 205:../Drivers/CMSIS/Include/core_cm4.h ****   #endif
 206:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 207:../Drivers/CMSIS/Include/core_cm4.h **** 
 208:../Drivers/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 209:../Drivers/CMSIS/Include/core_cm4.h **** /**
 210:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_glob_defs CMSIS Global Defines
 211:../Drivers/CMSIS/Include/core_cm4.h **** 
 212:../Drivers/CMSIS/Include/core_cm4.h ****     <strong>IO Type Qualifiers</strong> are used
 213:../Drivers/CMSIS/Include/core_cm4.h ****     \li to specify the access to peripheral variables.
 214:../Drivers/CMSIS/Include/core_cm4.h ****     \li for automatic generation of peripheral register debug information.
 215:../Drivers/CMSIS/Include/core_cm4.h **** */
 216:../Drivers/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 217:../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< Defines 'read only' permissions                 */
 218:../Drivers/CMSIS/Include/core_cm4.h **** #else
 219:../Drivers/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< Defines 'read only' permissions                 */
 220:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 221:../Drivers/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< Defines 'write only' permissions                */
 222:../Drivers/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< Defines 'read / write' permissions              */
 223:../Drivers/CMSIS/Include/core_cm4.h **** 
 224:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group Cortex_M4 */
 225:../Drivers/CMSIS/Include/core_cm4.h **** 
 226:../Drivers/CMSIS/Include/core_cm4.h **** 
 227:../Drivers/CMSIS/Include/core_cm4.h **** 
 228:../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 229:../Drivers/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 230:../Drivers/CMSIS/Include/core_cm4.h ****   Core Register contain:
 231:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register
ARM GAS  /tmp/ccirveuY.s 			page 26


 232:../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 233:../Drivers/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 234:../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 235:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 236:../Drivers/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 237:../Drivers/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 238:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 239:../Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register Defines and Type Definitions
 240:../Drivers/CMSIS/Include/core_cm4.h ****     \brief Type definitions and defines for Cortex-M processor based devices.
 241:../Drivers/CMSIS/Include/core_cm4.h **** */
 242:../Drivers/CMSIS/Include/core_cm4.h **** 
 243:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 244:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_CORE  Status and Control Registers
 245:../Drivers/CMSIS/Include/core_cm4.h ****     \brief  Core Register type definitions.
 246:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 247:../Drivers/CMSIS/Include/core_cm4.h ****  */
 248:../Drivers/CMSIS/Include/core_cm4.h **** 
 249:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 250:../Drivers/CMSIS/Include/core_cm4.h ****  */
 251:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 252:../Drivers/CMSIS/Include/core_cm4.h **** {
 253:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 254:../Drivers/CMSIS/Include/core_cm4.h ****   {
 255:../Drivers/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 256:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 257:../Drivers/CMSIS/Include/core_cm4.h **** #else
 258:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 259:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 260:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 261:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 262:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 263:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 264:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 265:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 266:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 267:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 268:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 269:../Drivers/CMSIS/Include/core_cm4.h **** } APSR_Type;
 270:../Drivers/CMSIS/Include/core_cm4.h **** 
 271:../Drivers/CMSIS/Include/core_cm4.h **** 
 272:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 273:../Drivers/CMSIS/Include/core_cm4.h ****  */
 274:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 275:../Drivers/CMSIS/Include/core_cm4.h **** {
 276:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 277:../Drivers/CMSIS/Include/core_cm4.h ****   {
 278:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 279:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 280:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 281:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 282:../Drivers/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 283:../Drivers/CMSIS/Include/core_cm4.h **** 
 284:../Drivers/CMSIS/Include/core_cm4.h **** 
 285:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 286:../Drivers/CMSIS/Include/core_cm4.h ****  */
 287:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 288:../Drivers/CMSIS/Include/core_cm4.h **** {
ARM GAS  /tmp/ccirveuY.s 			page 27


 289:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 290:../Drivers/CMSIS/Include/core_cm4.h ****   {
 291:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 292:../Drivers/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 293:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 294:../Drivers/CMSIS/Include/core_cm4.h **** #else
 295:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 296:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 297:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 298:../Drivers/CMSIS/Include/core_cm4.h **** #endif
 299:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 300:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 301:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 302:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 303:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 304:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 305:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 306:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 307:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 308:../Drivers/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 309:../Drivers/CMSIS/Include/core_cm4.h **** 
 310:../Drivers/CMSIS/Include/core_cm4.h **** 
 311:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 312:../Drivers/CMSIS/Include/core_cm4.h ****  */
 313:../Drivers/CMSIS/Include/core_cm4.h **** typedef union
 314:../Drivers/CMSIS/Include/core_cm4.h **** {
 315:../Drivers/CMSIS/Include/core_cm4.h ****   struct
 316:../Drivers/CMSIS/Include/core_cm4.h ****   {
 317:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 318:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 319:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 320:../Drivers/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 321:../Drivers/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 322:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 323:../Drivers/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 324:../Drivers/CMSIS/Include/core_cm4.h **** 
 325:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 326:../Drivers/CMSIS/Include/core_cm4.h **** 
 327:../Drivers/CMSIS/Include/core_cm4.h **** 
 328:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
 329:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_NVIC  Nested Vectored Interrupt Controller (NVIC)
 330:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the NVIC Registers
 331:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 332:../Drivers/CMSIS/Include/core_cm4.h ****  */
 333:../Drivers/CMSIS/Include/core_cm4.h **** 
 334:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 335:../Drivers/CMSIS/Include/core_cm4.h ****  */
 336:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 337:../Drivers/CMSIS/Include/core_cm4.h **** {
 338:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 339:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 340:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 341:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 342:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 343:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 344:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 345:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
ARM GAS  /tmp/ccirveuY.s 			page 28


 346:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 347:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 348:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 349:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 350:../Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 351:../Drivers/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 352:../Drivers/CMSIS/Include/core_cm4.h **** 
 353:../Drivers/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 354:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 355:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 356:../Drivers/CMSIS/Include/core_cm4.h **** 
 357:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 358:../Drivers/CMSIS/Include/core_cm4.h **** 
 359:../Drivers/CMSIS/Include/core_cm4.h **** 
 360:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 361:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB     System Control Block (SCB)
 362:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control Block Registers
 363:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 364:../Drivers/CMSIS/Include/core_cm4.h ****  */
 365:../Drivers/CMSIS/Include/core_cm4.h **** 
 366:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 367:../Drivers/CMSIS/Include/core_cm4.h ****  */
 368:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 369:../Drivers/CMSIS/Include/core_cm4.h **** {
 370:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 371:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 372:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 373:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 374:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 375:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 376:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 377:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 378:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 379:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 380:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 381:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 382:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 383:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 384:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 385:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 386:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 387:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 388:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 389:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 390:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 391:../Drivers/CMSIS/Include/core_cm4.h **** } SCB_Type;
 392:../Drivers/CMSIS/Include/core_cm4.h **** 
 393:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 394:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 395:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 396:../Drivers/CMSIS/Include/core_cm4.h **** 
 397:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 398:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 399:../Drivers/CMSIS/Include/core_cm4.h **** 
 400:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 401:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 402:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 29


 403:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 404:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 405:../Drivers/CMSIS/Include/core_cm4.h **** 
 406:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 407:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 408:../Drivers/CMSIS/Include/core_cm4.h **** 
 409:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 410:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 411:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 412:../Drivers/CMSIS/Include/core_cm4.h **** 
 413:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 414:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 415:../Drivers/CMSIS/Include/core_cm4.h **** 
 416:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 417:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 418:../Drivers/CMSIS/Include/core_cm4.h **** 
 419:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 420:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 421:../Drivers/CMSIS/Include/core_cm4.h **** 
 422:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 423:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 424:../Drivers/CMSIS/Include/core_cm4.h **** 
 425:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 426:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 427:../Drivers/CMSIS/Include/core_cm4.h **** 
 428:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 429:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 430:../Drivers/CMSIS/Include/core_cm4.h **** 
 431:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 432:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 433:../Drivers/CMSIS/Include/core_cm4.h **** 
 434:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 435:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 436:../Drivers/CMSIS/Include/core_cm4.h **** 
 437:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 438:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 439:../Drivers/CMSIS/Include/core_cm4.h **** 
 440:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 441:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 442:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 443:../Drivers/CMSIS/Include/core_cm4.h **** 
 444:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 445:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 446:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 447:../Drivers/CMSIS/Include/core_cm4.h **** 
 448:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 449:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 450:../Drivers/CMSIS/Include/core_cm4.h **** 
 451:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 452:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 453:../Drivers/CMSIS/Include/core_cm4.h **** 
 454:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 455:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 456:../Drivers/CMSIS/Include/core_cm4.h **** 
 457:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 458:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 459:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 30


 460:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 461:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 462:../Drivers/CMSIS/Include/core_cm4.h **** 
 463:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 464:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 465:../Drivers/CMSIS/Include/core_cm4.h **** 
 466:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 467:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 468:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 469:../Drivers/CMSIS/Include/core_cm4.h **** 
 470:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 471:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 472:../Drivers/CMSIS/Include/core_cm4.h **** 
 473:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 474:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 475:../Drivers/CMSIS/Include/core_cm4.h **** 
 476:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 477:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 478:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 479:../Drivers/CMSIS/Include/core_cm4.h **** 
 480:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 481:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 482:../Drivers/CMSIS/Include/core_cm4.h **** 
 483:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 484:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 485:../Drivers/CMSIS/Include/core_cm4.h **** 
 486:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 487:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 488:../Drivers/CMSIS/Include/core_cm4.h **** 
 489:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 490:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 491:../Drivers/CMSIS/Include/core_cm4.h **** 
 492:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 493:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 494:../Drivers/CMSIS/Include/core_cm4.h **** 
 495:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 496:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 497:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 498:../Drivers/CMSIS/Include/core_cm4.h **** 
 499:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 500:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 501:../Drivers/CMSIS/Include/core_cm4.h **** 
 502:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 503:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 504:../Drivers/CMSIS/Include/core_cm4.h **** 
 505:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 506:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 507:../Drivers/CMSIS/Include/core_cm4.h **** 
 508:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 509:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 510:../Drivers/CMSIS/Include/core_cm4.h **** 
 511:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 512:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 513:../Drivers/CMSIS/Include/core_cm4.h **** 
 514:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 515:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 516:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 31


 517:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 518:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 519:../Drivers/CMSIS/Include/core_cm4.h **** 
 520:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 521:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 522:../Drivers/CMSIS/Include/core_cm4.h **** 
 523:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 524:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 525:../Drivers/CMSIS/Include/core_cm4.h **** 
 526:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 527:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 528:../Drivers/CMSIS/Include/core_cm4.h **** 
 529:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 530:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 531:../Drivers/CMSIS/Include/core_cm4.h **** 
 532:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 533:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 534:../Drivers/CMSIS/Include/core_cm4.h **** 
 535:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 536:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 537:../Drivers/CMSIS/Include/core_cm4.h **** 
 538:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 539:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 540:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 541:../Drivers/CMSIS/Include/core_cm4.h **** 
 542:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 543:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 544:../Drivers/CMSIS/Include/core_cm4.h **** 
 545:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 546:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 547:../Drivers/CMSIS/Include/core_cm4.h **** 
 548:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 549:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 550:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 551:../Drivers/CMSIS/Include/core_cm4.h **** 
 552:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 553:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 554:../Drivers/CMSIS/Include/core_cm4.h **** 
 555:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 556:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 557:../Drivers/CMSIS/Include/core_cm4.h **** 
 558:../Drivers/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 559:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 560:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 561:../Drivers/CMSIS/Include/core_cm4.h **** 
 562:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 563:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 564:../Drivers/CMSIS/Include/core_cm4.h **** 
 565:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 566:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 567:../Drivers/CMSIS/Include/core_cm4.h **** 
 568:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 569:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 570:../Drivers/CMSIS/Include/core_cm4.h **** 
 571:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 572:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 573:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 32


 574:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 575:../Drivers/CMSIS/Include/core_cm4.h **** 
 576:../Drivers/CMSIS/Include/core_cm4.h **** 
 577:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 578:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB System Controls not in SCB (SCnSCB)
 579:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Control and ID Register not in the SCB
 580:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 581:../Drivers/CMSIS/Include/core_cm4.h ****  */
 582:../Drivers/CMSIS/Include/core_cm4.h **** 
 583:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 584:../Drivers/CMSIS/Include/core_cm4.h ****  */
 585:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 586:../Drivers/CMSIS/Include/core_cm4.h **** {
 587:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 588:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 589:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 590:../Drivers/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 591:../Drivers/CMSIS/Include/core_cm4.h **** 
 592:../Drivers/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 593:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 594:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 595:../Drivers/CMSIS/Include/core_cm4.h **** 
 596:../Drivers/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 597:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 598:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 599:../Drivers/CMSIS/Include/core_cm4.h **** 
 600:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 601:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 602:../Drivers/CMSIS/Include/core_cm4.h **** 
 603:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 604:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 605:../Drivers/CMSIS/Include/core_cm4.h **** 
 606:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 607:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 608:../Drivers/CMSIS/Include/core_cm4.h **** 
 609:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 610:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 611:../Drivers/CMSIS/Include/core_cm4.h **** 
 612:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 613:../Drivers/CMSIS/Include/core_cm4.h **** 
 614:../Drivers/CMSIS/Include/core_cm4.h **** 
 615:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 616:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick     System Tick Timer (SysTick)
 617:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the System Timer Registers.
 618:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 619:../Drivers/CMSIS/Include/core_cm4.h ****  */
 620:../Drivers/CMSIS/Include/core_cm4.h **** 
 621:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 622:../Drivers/CMSIS/Include/core_cm4.h ****  */
 623:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 624:../Drivers/CMSIS/Include/core_cm4.h **** {
 625:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 626:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 627:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 628:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 629:../Drivers/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 630:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 33


 631:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 632:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 633:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 634:../Drivers/CMSIS/Include/core_cm4.h **** 
 635:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 636:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 637:../Drivers/CMSIS/Include/core_cm4.h **** 
 638:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 639:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 640:../Drivers/CMSIS/Include/core_cm4.h **** 
 641:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 642:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 643:../Drivers/CMSIS/Include/core_cm4.h **** 
 644:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 645:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 646:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 647:../Drivers/CMSIS/Include/core_cm4.h **** 
 648:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 649:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 650:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 651:../Drivers/CMSIS/Include/core_cm4.h **** 
 652:../Drivers/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 653:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 654:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 655:../Drivers/CMSIS/Include/core_cm4.h **** 
 656:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 657:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 658:../Drivers/CMSIS/Include/core_cm4.h **** 
 659:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 660:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 661:../Drivers/CMSIS/Include/core_cm4.h **** 
 662:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 663:../Drivers/CMSIS/Include/core_cm4.h **** 
 664:../Drivers/CMSIS/Include/core_cm4.h **** 
 665:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 666:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM     Instrumentation Trace Macrocell (ITM)
 667:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Instrumentation Trace Macrocell (ITM)
 668:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 669:../Drivers/CMSIS/Include/core_cm4.h ****  */
 670:../Drivers/CMSIS/Include/core_cm4.h **** 
 671:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 672:../Drivers/CMSIS/Include/core_cm4.h ****  */
 673:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 674:../Drivers/CMSIS/Include/core_cm4.h **** {
 675:../Drivers/CMSIS/Include/core_cm4.h ****   __O  union
 676:../Drivers/CMSIS/Include/core_cm4.h ****   {
 677:../Drivers/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 678:../Drivers/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 679:../Drivers/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 680:../Drivers/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 681:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 682:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 683:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 684:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 685:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 686:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 687:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[29];
ARM GAS  /tmp/ccirveuY.s 			page 34


 688:../Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t IWR;                     /*!< Offset: 0xEF8 ( /W)  ITM Integration Write Register  
 689:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t IRR;                     /*!< Offset: 0xEFC (R/ )  ITM Integration Read Register   
 690:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t IMCR;                    /*!< Offset: 0xF00 (R/W)  ITM Integration Mode Control Reg
 691:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[43];
 692:../Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t LAR;                     /*!< Offset: 0xFB0 ( /W)  ITM Lock Access Register        
 693:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t LSR;                     /*!< Offset: 0xFB4 (R/ )  ITM Lock Status Register        
 694:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[6];
 695:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID4;                    /*!< Offset: 0xFD0 (R/ )  ITM Peripheral Identification Re
 696:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID5;                    /*!< Offset: 0xFD4 (R/ )  ITM Peripheral Identification Re
 697:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID6;                    /*!< Offset: 0xFD8 (R/ )  ITM Peripheral Identification Re
 698:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID7;                    /*!< Offset: 0xFDC (R/ )  ITM Peripheral Identification Re
 699:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID0;                    /*!< Offset: 0xFE0 (R/ )  ITM Peripheral Identification Re
 700:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID1;                    /*!< Offset: 0xFE4 (R/ )  ITM Peripheral Identification Re
 701:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID2;                    /*!< Offset: 0xFE8 (R/ )  ITM Peripheral Identification Re
 702:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PID3;                    /*!< Offset: 0xFEC (R/ )  ITM Peripheral Identification Re
 703:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID0;                    /*!< Offset: 0xFF0 (R/ )  ITM Component  Identification Re
 704:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID1;                    /*!< Offset: 0xFF4 (R/ )  ITM Component  Identification Re
 705:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID2;                    /*!< Offset: 0xFF8 (R/ )  ITM Component  Identification Re
 706:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t CID3;                    /*!< Offset: 0xFFC (R/ )  ITM Component  Identification Re
 707:../Drivers/CMSIS/Include/core_cm4.h **** } ITM_Type;
 708:../Drivers/CMSIS/Include/core_cm4.h **** 
 709:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 710:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                             /*!< ITM 
 711:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)                /*!< ITM 
 712:../Drivers/CMSIS/Include/core_cm4.h **** 
 713:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 714:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                             /*!< ITM 
 715:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                      /*!< ITM 
 716:../Drivers/CMSIS/Include/core_cm4.h **** 
 717:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                             /*!< ITM 
 718:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)             /*!< ITM 
 719:../Drivers/CMSIS/Include/core_cm4.h **** 
 720:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                             /*!< ITM 
 721:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                   /*!< ITM 
 722:../Drivers/CMSIS/Include/core_cm4.h **** 
 723:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                             /*!< ITM 
 724:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)                /*!< ITM 
 725:../Drivers/CMSIS/Include/core_cm4.h **** 
 726:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                             /*!< ITM 
 727:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                    /*!< ITM 
 728:../Drivers/CMSIS/Include/core_cm4.h **** 
 729:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Pos                  3                                             /*!< ITM 
 730:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_DWTENA_Msk                 (1UL << ITM_TCR_DWTENA_Pos)                    /*!< ITM 
 731:../Drivers/CMSIS/Include/core_cm4.h **** 
 732:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                             /*!< ITM 
 733:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                   /*!< ITM 
 734:../Drivers/CMSIS/Include/core_cm4.h **** 
 735:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                             /*!< ITM 
 736:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                     /*!< ITM 
 737:../Drivers/CMSIS/Include/core_cm4.h **** 
 738:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                             /*!< ITM 
 739:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                    /*!< ITM 
 740:../Drivers/CMSIS/Include/core_cm4.h **** 
 741:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Write Register Definitions */
 742:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Pos                0                                             /*!< ITM 
 743:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IWR_ATVALIDM_Msk               (1UL << ITM_IWR_ATVALIDM_Pos)                  /*!< ITM 
 744:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 35


 745:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Read Register Definitions */
 746:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Pos                0                                             /*!< ITM 
 747:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IRR_ATREADYM_Msk               (1UL << ITM_IRR_ATREADYM_Pos)                  /*!< ITM 
 748:../Drivers/CMSIS/Include/core_cm4.h **** 
 749:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Integration Mode Control Register Definitions */
 750:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Pos            0                                             /*!< ITM 
 751:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_IMCR_INTEGRATION_Msk           (1UL << ITM_IMCR_INTEGRATION_Pos)              /*!< ITM 
 752:../Drivers/CMSIS/Include/core_cm4.h **** 
 753:../Drivers/CMSIS/Include/core_cm4.h **** /* ITM Lock Status Register Definitions */
 754:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Pos                 2                                             /*!< ITM 
 755:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_ByteAcc_Msk                (1UL << ITM_LSR_ByteAcc_Pos)                   /*!< ITM 
 756:../Drivers/CMSIS/Include/core_cm4.h **** 
 757:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Pos                  1                                             /*!< ITM 
 758:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Access_Msk                 (1UL << ITM_LSR_Access_Pos)                    /*!< ITM 
 759:../Drivers/CMSIS/Include/core_cm4.h **** 
 760:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Pos                 0                                             /*!< ITM 
 761:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_LSR_Present_Msk                (1UL << ITM_LSR_Present_Pos)                   /*!< ITM 
 762:../Drivers/CMSIS/Include/core_cm4.h **** 
 763:../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 764:../Drivers/CMSIS/Include/core_cm4.h **** 
 765:../Drivers/CMSIS/Include/core_cm4.h **** 
 766:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 767:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_DWT     Data Watchpoint and Trace (DWT)
 768:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Data Watchpoint and Trace (DWT)
 769:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 770:../Drivers/CMSIS/Include/core_cm4.h ****  */
 771:../Drivers/CMSIS/Include/core_cm4.h **** 
 772:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Data Watchpoint and Trace Register (DWT).
 773:../Drivers/CMSIS/Include/core_cm4.h ****  */
 774:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 775:../Drivers/CMSIS/Include/core_cm4.h **** {
 776:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  Control Register                
 777:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CYCCNT;                  /*!< Offset: 0x004 (R/W)  Cycle Count Register            
 778:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPICNT;                  /*!< Offset: 0x008 (R/W)  CPI Count Register              
 779:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t EXCCNT;                  /*!< Offset: 0x00C (R/W)  Exception Overhead Count Registe
 780:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SLEEPCNT;                /*!< Offset: 0x010 (R/W)  Sleep Count Register            
 781:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t LSUCNT;                  /*!< Offset: 0x014 (R/W)  LSU Count Register              
 782:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FOLDCNT;                 /*!< Offset: 0x018 (R/W)  Folded-instruction Count Registe
 783:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t PCSR;                    /*!< Offset: 0x01C (R/ )  Program Counter Sample Register 
 784:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP0;                   /*!< Offset: 0x020 (R/W)  Comparator Register 0           
 785:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK0;                   /*!< Offset: 0x024 (R/W)  Mask Register 0                 
 786:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION0;               /*!< Offset: 0x028 (R/W)  Function Register 0             
 787:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 788:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP1;                   /*!< Offset: 0x030 (R/W)  Comparator Register 1           
 789:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK1;                   /*!< Offset: 0x034 (R/W)  Mask Register 1                 
 790:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION1;               /*!< Offset: 0x038 (R/W)  Function Register 1             
 791:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[1];
 792:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP2;                   /*!< Offset: 0x040 (R/W)  Comparator Register 2           
 793:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK2;                   /*!< Offset: 0x044 (R/W)  Mask Register 2                 
 794:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION2;               /*!< Offset: 0x048 (R/W)  Function Register 2             
 795:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[1];
 796:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t COMP3;                   /*!< Offset: 0x050 (R/W)  Comparator Register 3           
 797:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t MASK3;                   /*!< Offset: 0x054 (R/W)  Mask Register 3                 
 798:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FUNCTION3;               /*!< Offset: 0x058 (R/W)  Function Register 3             
 799:../Drivers/CMSIS/Include/core_cm4.h **** } DWT_Type;
 800:../Drivers/CMSIS/Include/core_cm4.h **** 
 801:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Control Register Definitions */
ARM GAS  /tmp/ccirveuY.s 			page 36


 802:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Pos               28                                          /*!< DWT CTR
 803:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NUMCOMP_Msk               (0xFUL << DWT_CTRL_NUMCOMP_Pos)             /*!< DWT CTR
 804:../Drivers/CMSIS/Include/core_cm4.h **** 
 805:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Pos              27                                          /*!< DWT CTR
 806:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOTRCPKT_Msk              (0x1UL << DWT_CTRL_NOTRCPKT_Pos)            /*!< DWT CTR
 807:../Drivers/CMSIS/Include/core_cm4.h **** 
 808:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Pos             26                                          /*!< DWT CTR
 809:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOEXTTRIG_Msk             (0x1UL << DWT_CTRL_NOEXTTRIG_Pos)           /*!< DWT CTR
 810:../Drivers/CMSIS/Include/core_cm4.h **** 
 811:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Pos              25                                          /*!< DWT CTR
 812:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOCYCCNT_Msk              (0x1UL << DWT_CTRL_NOCYCCNT_Pos)            /*!< DWT CTR
 813:../Drivers/CMSIS/Include/core_cm4.h **** 
 814:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Pos              24                                          /*!< DWT CTR
 815:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_NOPRFCNT_Msk              (0x1UL << DWT_CTRL_NOPRFCNT_Pos)            /*!< DWT CTR
 816:../Drivers/CMSIS/Include/core_cm4.h **** 
 817:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Pos             22                                          /*!< DWT CTR
 818:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCEVTENA_Msk             (0x1UL << DWT_CTRL_CYCEVTENA_Pos)           /*!< DWT CTR
 819:../Drivers/CMSIS/Include/core_cm4.h **** 
 820:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Pos            21                                          /*!< DWT CTR
 821:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_FOLDEVTENA_Msk            (0x1UL << DWT_CTRL_FOLDEVTENA_Pos)          /*!< DWT CTR
 822:../Drivers/CMSIS/Include/core_cm4.h **** 
 823:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Pos             20                                          /*!< DWT CTR
 824:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_LSUEVTENA_Msk             (0x1UL << DWT_CTRL_LSUEVTENA_Pos)           /*!< DWT CTR
 825:../Drivers/CMSIS/Include/core_cm4.h **** 
 826:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Pos           19                                          /*!< DWT CTR
 827:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SLEEPEVTENA_Msk           (0x1UL << DWT_CTRL_SLEEPEVTENA_Pos)         /*!< DWT CTR
 828:../Drivers/CMSIS/Include/core_cm4.h **** 
 829:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Pos             18                                          /*!< DWT CTR
 830:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCEVTENA_Msk             (0x1UL << DWT_CTRL_EXCEVTENA_Pos)           /*!< DWT CTR
 831:../Drivers/CMSIS/Include/core_cm4.h **** 
 832:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Pos             17                                          /*!< DWT CTR
 833:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CPIEVTENA_Msk             (0x1UL << DWT_CTRL_CPIEVTENA_Pos)           /*!< DWT CTR
 834:../Drivers/CMSIS/Include/core_cm4.h **** 
 835:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Pos             16                                          /*!< DWT CTR
 836:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_EXCTRCENA_Msk             (0x1UL << DWT_CTRL_EXCTRCENA_Pos)           /*!< DWT CTR
 837:../Drivers/CMSIS/Include/core_cm4.h **** 
 838:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Pos            12                                          /*!< DWT CTR
 839:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_PCSAMPLENA_Msk            (0x1UL << DWT_CTRL_PCSAMPLENA_Pos)          /*!< DWT CTR
 840:../Drivers/CMSIS/Include/core_cm4.h **** 
 841:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Pos               10                                          /*!< DWT CTR
 842:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_SYNCTAP_Msk               (0x3UL << DWT_CTRL_SYNCTAP_Pos)             /*!< DWT CTR
 843:../Drivers/CMSIS/Include/core_cm4.h **** 
 844:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Pos                 9                                          /*!< DWT CTR
 845:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCTAP_Msk                (0x1UL << DWT_CTRL_CYCTAP_Pos)              /*!< DWT CTR
 846:../Drivers/CMSIS/Include/core_cm4.h **** 
 847:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Pos               5                                          /*!< DWT CTR
 848:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTINIT_Msk              (0xFUL << DWT_CTRL_POSTINIT_Pos)            /*!< DWT CTR
 849:../Drivers/CMSIS/Include/core_cm4.h **** 
 850:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Pos             1                                          /*!< DWT CTR
 851:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_POSTPRESET_Msk            (0xFUL << DWT_CTRL_POSTPRESET_Pos)          /*!< DWT CTR
 852:../Drivers/CMSIS/Include/core_cm4.h **** 
 853:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Pos              0                                          /*!< DWT CTR
 854:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CTRL_CYCCNTENA_Msk             (0x1UL << DWT_CTRL_CYCCNTENA_Pos)           /*!< DWT CTR
 855:../Drivers/CMSIS/Include/core_cm4.h **** 
 856:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT CPI Count Register Definitions */
 857:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Pos               0                                          /*!< DWT CPI
 858:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_CPICNT_CPICNT_Msk              (0xFFUL << DWT_CPICNT_CPICNT_Pos)           /*!< DWT CPI
ARM GAS  /tmp/ccirveuY.s 			page 37


 859:../Drivers/CMSIS/Include/core_cm4.h **** 
 860:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Exception Overhead Count Register Definitions */
 861:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Pos               0                                          /*!< DWT EXC
 862:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_EXCCNT_EXCCNT_Msk              (0xFFUL << DWT_EXCCNT_EXCCNT_Pos)           /*!< DWT EXC
 863:../Drivers/CMSIS/Include/core_cm4.h **** 
 864:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Sleep Count Register Definitions */
 865:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Pos           0                                          /*!< DWT SLE
 866:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_SLEEPCNT_SLEEPCNT_Msk          (0xFFUL << DWT_SLEEPCNT_SLEEPCNT_Pos)       /*!< DWT SLE
 867:../Drivers/CMSIS/Include/core_cm4.h **** 
 868:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT LSU Count Register Definitions */
 869:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Pos               0                                          /*!< DWT LSU
 870:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_LSUCNT_LSUCNT_Msk              (0xFFUL << DWT_LSUCNT_LSUCNT_Pos)           /*!< DWT LSU
 871:../Drivers/CMSIS/Include/core_cm4.h **** 
 872:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Folded-instruction Count Register Definitions */
 873:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Pos             0                                          /*!< DWT FOL
 874:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FOLDCNT_FOLDCNT_Msk            (0xFFUL << DWT_FOLDCNT_FOLDCNT_Pos)         /*!< DWT FOL
 875:../Drivers/CMSIS/Include/core_cm4.h **** 
 876:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Mask Register Definitions */
 877:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Pos                   0                                          /*!< DWT MAS
 878:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_MASK_MASK_Msk                  (0x1FUL << DWT_MASK_MASK_Pos)               /*!< DWT MAS
 879:../Drivers/CMSIS/Include/core_cm4.h **** 
 880:../Drivers/CMSIS/Include/core_cm4.h **** /* DWT Comparator Function Register Definitions */
 881:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Pos           24                                          /*!< DWT FUN
 882:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_MATCHED_Msk           (0x1UL << DWT_FUNCTION_MATCHED_Pos)         /*!< DWT FUN
 883:../Drivers/CMSIS/Include/core_cm4.h **** 
 884:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Pos        16                                          /*!< DWT FUN
 885:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR1_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR1_Pos)      /*!< DWT FUN
 886:../Drivers/CMSIS/Include/core_cm4.h **** 
 887:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Pos        12                                          /*!< DWT FUN
 888:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVADDR0_Msk        (0xFUL << DWT_FUNCTION_DATAVADDR0_Pos)      /*!< DWT FUN
 889:../Drivers/CMSIS/Include/core_cm4.h **** 
 890:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Pos         10                                          /*!< DWT FUN
 891:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVSIZE_Msk         (0x3UL << DWT_FUNCTION_DATAVSIZE_Pos)       /*!< DWT FUN
 892:../Drivers/CMSIS/Include/core_cm4.h **** 
 893:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Pos            9                                          /*!< DWT FUN
 894:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_LNK1ENA_Msk           (0x1UL << DWT_FUNCTION_LNK1ENA_Pos)         /*!< DWT FUN
 895:../Drivers/CMSIS/Include/core_cm4.h **** 
 896:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Pos         8                                          /*!< DWT FUN
 897:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_DATAVMATCH_Msk        (0x1UL << DWT_FUNCTION_DATAVMATCH_Pos)      /*!< DWT FUN
 898:../Drivers/CMSIS/Include/core_cm4.h **** 
 899:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Pos           7                                          /*!< DWT FUN
 900:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_CYCMATCH_Msk          (0x1UL << DWT_FUNCTION_CYCMATCH_Pos)        /*!< DWT FUN
 901:../Drivers/CMSIS/Include/core_cm4.h **** 
 902:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Pos          5                                          /*!< DWT FUN
 903:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_EMITRANGE_Msk         (0x1UL << DWT_FUNCTION_EMITRANGE_Pos)       /*!< DWT FUN
 904:../Drivers/CMSIS/Include/core_cm4.h **** 
 905:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Pos           0                                          /*!< DWT FUN
 906:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_FUNCTION_FUNCTION_Msk          (0xFUL << DWT_FUNCTION_FUNCTION_Pos)        /*!< DWT FUN
 907:../Drivers/CMSIS/Include/core_cm4.h **** 
 908:../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_DWT */
 909:../Drivers/CMSIS/Include/core_cm4.h **** 
 910:../Drivers/CMSIS/Include/core_cm4.h **** 
 911:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 912:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_TPI     Trace Port Interface (TPI)
 913:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Trace Port Interface (TPI)
 914:../Drivers/CMSIS/Include/core_cm4.h ****   @{
 915:../Drivers/CMSIS/Include/core_cm4.h ****  */
ARM GAS  /tmp/ccirveuY.s 			page 38


 916:../Drivers/CMSIS/Include/core_cm4.h **** 
 917:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Trace Port Interface Register (TPI).
 918:../Drivers/CMSIS/Include/core_cm4.h ****  */
 919:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
 920:../Drivers/CMSIS/Include/core_cm4.h **** {
 921:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SSPSR;                   /*!< Offset: 0x000 (R/ )  Supported Parallel Port Size Reg
 922:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CSPSR;                   /*!< Offset: 0x004 (R/W)  Current Parallel Port Size Regis
 923:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[2];
 924:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACPR;                    /*!< Offset: 0x010 (R/W)  Asynchronous Clock Prescaler Reg
 925:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[55];
 926:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t SPPR;                    /*!< Offset: 0x0F0 (R/W)  Selected Pin Protocol Register *
 927:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[131];
 928:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FFSR;                    /*!< Offset: 0x300 (R/ )  Formatter and Flush Status Regis
 929:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FFCR;                    /*!< Offset: 0x304 (R/W)  Formatter and Flush Control Regi
 930:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FSCR;                    /*!< Offset: 0x308 (R/ )  Formatter Synchronization Counte
 931:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[759];
 932:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TRIGGER;                 /*!< Offset: 0xEE8 (R/ )  TRIGGER */
 933:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO0;                   /*!< Offset: 0xEEC (R/ )  Integration ETM Data */
 934:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR2;               /*!< Offset: 0xEF0 (R/ )  ITATBCTR2 */
 935:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[1];
 936:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t ITATBCTR0;               /*!< Offset: 0xEF8 (R/ )  ITATBCTR0 */
 937:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t FIFO1;                   /*!< Offset: 0xEFC (R/ )  Integration ITM Data */
 938:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t ITCTRL;                  /*!< Offset: 0xF00 (R/W)  Integration Mode Control */
 939:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[39];
 940:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMSET;                /*!< Offset: 0xFA0 (R/W)  Claim tag set */
 941:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CLAIMCLR;                /*!< Offset: 0xFA4 (R/W)  Claim tag clear */
 942:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED7[8];
 943:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVID;                   /*!< Offset: 0xFC8 (R/ )  TPIU_DEVID */
 944:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t DEVTYPE;                 /*!< Offset: 0xFCC (R/ )  TPIU_DEVTYPE */
 945:../Drivers/CMSIS/Include/core_cm4.h **** } TPI_Type;
 946:../Drivers/CMSIS/Include/core_cm4.h **** 
 947:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Asynchronous Clock Prescaler Register Definitions */
 948:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Pos              0                                          /*!< TPI ACP
 949:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ACPR_PRESCALER_Msk             (0x1FFFUL << TPI_ACPR_PRESCALER_Pos)        /*!< TPI ACP
 950:../Drivers/CMSIS/Include/core_cm4.h **** 
 951:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Selected Pin Protocol Register Definitions */
 952:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Pos                 0                                          /*!< TPI SPP
 953:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_SPPR_TXMODE_Msk                (0x3UL << TPI_SPPR_TXMODE_Pos)              /*!< TPI SPP
 954:../Drivers/CMSIS/Include/core_cm4.h **** 
 955:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Status Register Definitions */
 956:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Pos              3                                          /*!< TPI FFS
 957:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtNonStop_Msk             (0x1UL << TPI_FFSR_FtNonStop_Pos)           /*!< TPI FFS
 958:../Drivers/CMSIS/Include/core_cm4.h **** 
 959:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Pos              2                                          /*!< TPI FFS
 960:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_TCPresent_Msk             (0x1UL << TPI_FFSR_TCPresent_Pos)           /*!< TPI FFS
 961:../Drivers/CMSIS/Include/core_cm4.h **** 
 962:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Pos              1                                          /*!< TPI FFS
 963:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FtStopped_Msk             (0x1UL << TPI_FFSR_FtStopped_Pos)           /*!< TPI FFS
 964:../Drivers/CMSIS/Include/core_cm4.h **** 
 965:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Pos               0                                          /*!< TPI FFS
 966:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFSR_FlInProg_Msk              (0x1UL << TPI_FFSR_FlInProg_Pos)            /*!< TPI FFS
 967:../Drivers/CMSIS/Include/core_cm4.h **** 
 968:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Formatter and Flush Control Register Definitions */
 969:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Pos                 8                                          /*!< TPI FFC
 970:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_TrigIn_Msk                (0x1UL << TPI_FFCR_TrigIn_Pos)              /*!< TPI FFC
 971:../Drivers/CMSIS/Include/core_cm4.h **** 
 972:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Pos                1                                          /*!< TPI FFC
ARM GAS  /tmp/ccirveuY.s 			page 39


 973:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FFCR_EnFCont_Msk               (0x1UL << TPI_FFCR_EnFCont_Pos)             /*!< TPI FFC
 974:../Drivers/CMSIS/Include/core_cm4.h **** 
 975:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI TRIGGER Register Definitions */
 976:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Pos             0                                          /*!< TPI TRI
 977:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_TRIGGER_TRIGGER_Msk            (0x1UL << TPI_TRIGGER_TRIGGER_Pos)          /*!< TPI TRI
 978:../Drivers/CMSIS/Include/core_cm4.h **** 
 979:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ETM Data Register Definitions (FIFO0) */
 980:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
 981:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ITM_ATVALID_Pos)        /*!< TPI FIF
 982:../Drivers/CMSIS/Include/core_cm4.h **** 
 983:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Pos        27                                          /*!< TPI FIF
 984:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ITM_bytecount_Msk        (0x3UL << TPI_FIFO0_ITM_bytecount_Pos)      /*!< TPI FIF
 985:../Drivers/CMSIS/Include/core_cm4.h **** 
 986:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
 987:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO0_ETM_ATVALID_Pos)        /*!< TPI FIF
 988:../Drivers/CMSIS/Include/core_cm4.h **** 
 989:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Pos        24                                          /*!< TPI FIF
 990:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM_bytecount_Msk        (0x3UL << TPI_FIFO0_ETM_bytecount_Pos)      /*!< TPI FIF
 991:../Drivers/CMSIS/Include/core_cm4.h **** 
 992:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Pos                 16                                          /*!< TPI FIF
 993:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM2_Msk                 (0xFFUL << TPI_FIFO0_ETM2_Pos)              /*!< TPI FIF
 994:../Drivers/CMSIS/Include/core_cm4.h **** 
 995:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Pos                  8                                          /*!< TPI FIF
 996:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM1_Msk                 (0xFFUL << TPI_FIFO0_ETM1_Pos)              /*!< TPI FIF
 997:../Drivers/CMSIS/Include/core_cm4.h **** 
 998:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Pos                  0                                          /*!< TPI FIF
 999:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO0_ETM0_Msk                 (0xFFUL << TPI_FIFO0_ETM0_Pos)              /*!< TPI FIF
1000:../Drivers/CMSIS/Include/core_cm4.h **** 
1001:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR2 Register Definitions */
1002:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Pos           0                                          /*!< TPI ITA
1003:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR2_ATREADY_Msk          (0x1UL << TPI_ITATBCTR2_ATREADY_Pos)        /*!< TPI ITA
1004:../Drivers/CMSIS/Include/core_cm4.h **** 
1005:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration ITM Data Register Definitions (FIFO1) */
1006:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Pos          29                                          /*!< TPI FIF
1007:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ITM_ATVALID_Pos)        /*!< TPI FIF
1008:../Drivers/CMSIS/Include/core_cm4.h **** 
1009:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Pos        27                                          /*!< TPI FIF
1010:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM_bytecount_Msk        (0x3UL << TPI_FIFO1_ITM_bytecount_Pos)      /*!< TPI FIF
1011:../Drivers/CMSIS/Include/core_cm4.h **** 
1012:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Pos          26                                          /*!< TPI FIF
1013:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_ATVALID_Msk          (0x3UL << TPI_FIFO1_ETM_ATVALID_Pos)        /*!< TPI FIF
1014:../Drivers/CMSIS/Include/core_cm4.h **** 
1015:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Pos        24                                          /*!< TPI FIF
1016:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ETM_bytecount_Msk        (0x3UL << TPI_FIFO1_ETM_bytecount_Pos)      /*!< TPI FIF
1017:../Drivers/CMSIS/Include/core_cm4.h **** 
1018:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Pos                 16                                          /*!< TPI FIF
1019:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM2_Msk                 (0xFFUL << TPI_FIFO1_ITM2_Pos)              /*!< TPI FIF
1020:../Drivers/CMSIS/Include/core_cm4.h **** 
1021:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Pos                  8                                          /*!< TPI FIF
1022:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM1_Msk                 (0xFFUL << TPI_FIFO1_ITM1_Pos)              /*!< TPI FIF
1023:../Drivers/CMSIS/Include/core_cm4.h **** 
1024:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Pos                  0                                          /*!< TPI FIF
1025:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_FIFO1_ITM0_Msk                 (0xFFUL << TPI_FIFO1_ITM0_Pos)              /*!< TPI FIF
1026:../Drivers/CMSIS/Include/core_cm4.h **** 
1027:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI ITATBCTR0 Register Definitions */
1028:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Pos           0                                          /*!< TPI ITA
1029:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITATBCTR0_ATREADY_Msk          (0x1UL << TPI_ITATBCTR0_ATREADY_Pos)        /*!< TPI ITA
ARM GAS  /tmp/ccirveuY.s 			page 40


1030:../Drivers/CMSIS/Include/core_cm4.h **** 
1031:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI Integration Mode Control Register Definitions */
1032:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Pos                 0                                          /*!< TPI ITC
1033:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_ITCTRL_Mode_Msk                (0x1UL << TPI_ITCTRL_Mode_Pos)              /*!< TPI ITC
1034:../Drivers/CMSIS/Include/core_cm4.h **** 
1035:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVID Register Definitions */
1036:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Pos             11                                          /*!< TPI DEV
1037:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NRZVALID_Msk             (0x1UL << TPI_DEVID_NRZVALID_Pos)           /*!< TPI DEV
1038:../Drivers/CMSIS/Include/core_cm4.h **** 
1039:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Pos            10                                          /*!< TPI DEV
1040:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MANCVALID_Msk            (0x1UL << TPI_DEVID_MANCVALID_Pos)          /*!< TPI DEV
1041:../Drivers/CMSIS/Include/core_cm4.h **** 
1042:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Pos             9                                          /*!< TPI DEV
1043:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_PTINVALID_Msk            (0x1UL << TPI_DEVID_PTINVALID_Pos)          /*!< TPI DEV
1044:../Drivers/CMSIS/Include/core_cm4.h **** 
1045:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Pos              6                                          /*!< TPI DEV
1046:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_MinBufSz_Msk             (0x7UL << TPI_DEVID_MinBufSz_Pos)           /*!< TPI DEV
1047:../Drivers/CMSIS/Include/core_cm4.h **** 
1048:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Pos             5                                          /*!< TPI DEV
1049:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_AsynClkIn_Msk            (0x1UL << TPI_DEVID_AsynClkIn_Pos)          /*!< TPI DEV
1050:../Drivers/CMSIS/Include/core_cm4.h **** 
1051:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Pos          0                                          /*!< TPI DEV
1052:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVID_NrTraceInput_Msk         (0x1FUL << TPI_DEVID_NrTraceInput_Pos)      /*!< TPI DEV
1053:../Drivers/CMSIS/Include/core_cm4.h **** 
1054:../Drivers/CMSIS/Include/core_cm4.h **** /* TPI DEVTYPE Register Definitions */
1055:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Pos             0                                          /*!< TPI DEV
1056:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_SubType_Msk            (0xFUL << TPI_DEVTYPE_SubType_Pos)          /*!< TPI DEV
1057:../Drivers/CMSIS/Include/core_cm4.h **** 
1058:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Pos           4                                          /*!< TPI DEV
1059:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_DEVTYPE_MajorType_Msk          (0xFUL << TPI_DEVTYPE_MajorType_Pos)        /*!< TPI DEV
1060:../Drivers/CMSIS/Include/core_cm4.h **** 
1061:../Drivers/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_TPI */
1062:../Drivers/CMSIS/Include/core_cm4.h **** 
1063:../Drivers/CMSIS/Include/core_cm4.h **** 
1064:../Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1065:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1066:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU     Memory Protection Unit (MPU)
1067:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Memory Protection Unit (MPU)
1068:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1069:../Drivers/CMSIS/Include/core_cm4.h ****  */
1070:../Drivers/CMSIS/Include/core_cm4.h **** 
1071:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
1072:../Drivers/CMSIS/Include/core_cm4.h ****  */
1073:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1074:../Drivers/CMSIS/Include/core_cm4.h **** {
1075:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
1076:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
1077:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
1078:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
1079:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
1080:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
1081:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
1082:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
1083:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
1084:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
1085:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
1086:../Drivers/CMSIS/Include/core_cm4.h **** } MPU_Type;
ARM GAS  /tmp/ccirveuY.s 			page 41


1087:../Drivers/CMSIS/Include/core_cm4.h **** 
1088:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
1089:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
1090:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
1091:../Drivers/CMSIS/Include/core_cm4.h **** 
1092:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
1093:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
1094:../Drivers/CMSIS/Include/core_cm4.h **** 
1095:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
1096:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
1097:../Drivers/CMSIS/Include/core_cm4.h **** 
1098:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
1099:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
1100:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
1101:../Drivers/CMSIS/Include/core_cm4.h **** 
1102:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
1103:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
1104:../Drivers/CMSIS/Include/core_cm4.h **** 
1105:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
1106:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
1107:../Drivers/CMSIS/Include/core_cm4.h **** 
1108:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
1109:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
1110:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
1111:../Drivers/CMSIS/Include/core_cm4.h **** 
1112:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
1113:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
1114:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
1115:../Drivers/CMSIS/Include/core_cm4.h **** 
1116:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
1117:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
1118:../Drivers/CMSIS/Include/core_cm4.h **** 
1119:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
1120:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
1121:../Drivers/CMSIS/Include/core_cm4.h **** 
1122:../Drivers/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
1123:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
1124:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
1125:../Drivers/CMSIS/Include/core_cm4.h **** 
1126:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Pos                    28                                             /*!< MPU 
1127:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_XN_Msk                    (1UL << MPU_RASR_XN_Pos)                       /*!< MPU 
1128:../Drivers/CMSIS/Include/core_cm4.h **** 
1129:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Pos                    24                                             /*!< MPU 
1130:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_AP_Msk                    (0x7UL << MPU_RASR_AP_Pos)                     /*!< MPU 
1131:../Drivers/CMSIS/Include/core_cm4.h **** 
1132:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Pos                   19                                             /*!< MPU 
1133:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_TEX_Msk                   (0x7UL << MPU_RASR_TEX_Pos)                    /*!< MPU 
1134:../Drivers/CMSIS/Include/core_cm4.h **** 
1135:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Pos                     18                                             /*!< MPU 
1136:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_S_Msk                     (1UL << MPU_RASR_S_Pos)                        /*!< MPU 
1137:../Drivers/CMSIS/Include/core_cm4.h **** 
1138:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Pos                     17                                             /*!< MPU 
1139:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_C_Msk                     (1UL << MPU_RASR_C_Pos)                        /*!< MPU 
1140:../Drivers/CMSIS/Include/core_cm4.h **** 
1141:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Pos                     16                                             /*!< MPU 
1142:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_B_Msk                     (1UL << MPU_RASR_B_Pos)                        /*!< MPU 
1143:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 42


1144:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
1145:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
1146:../Drivers/CMSIS/Include/core_cm4.h **** 
1147:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
1148:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
1149:../Drivers/CMSIS/Include/core_cm4.h **** 
1150:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
1151:../Drivers/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
1152:../Drivers/CMSIS/Include/core_cm4.h **** 
1153:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
1154:../Drivers/CMSIS/Include/core_cm4.h **** #endif
1155:../Drivers/CMSIS/Include/core_cm4.h **** 
1156:../Drivers/CMSIS/Include/core_cm4.h **** 
1157:../Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1158:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1159:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU     Floating Point Unit (FPU)
1160:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Floating Point Unit (FPU)
1161:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1162:../Drivers/CMSIS/Include/core_cm4.h ****  */
1163:../Drivers/CMSIS/Include/core_cm4.h **** 
1164:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
1165:../Drivers/CMSIS/Include/core_cm4.h ****  */
1166:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1167:../Drivers/CMSIS/Include/core_cm4.h **** {
1168:../Drivers/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
1169:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
1170:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
1171:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
1172:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
1173:../Drivers/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
1174:../Drivers/CMSIS/Include/core_cm4.h **** } FPU_Type;
1175:../Drivers/CMSIS/Include/core_cm4.h **** 
1176:../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
1177:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
1178:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
1179:../Drivers/CMSIS/Include/core_cm4.h **** 
1180:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
1181:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
1182:../Drivers/CMSIS/Include/core_cm4.h **** 
1183:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
1184:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
1185:../Drivers/CMSIS/Include/core_cm4.h **** 
1186:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
1187:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
1188:../Drivers/CMSIS/Include/core_cm4.h **** 
1189:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
1190:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
1191:../Drivers/CMSIS/Include/core_cm4.h **** 
1192:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
1193:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
1194:../Drivers/CMSIS/Include/core_cm4.h **** 
1195:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
1196:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
1197:../Drivers/CMSIS/Include/core_cm4.h **** 
1198:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
1199:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
1200:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 43


1201:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
1202:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
1203:../Drivers/CMSIS/Include/core_cm4.h **** 
1204:../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
1205:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
1206:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
1207:../Drivers/CMSIS/Include/core_cm4.h **** 
1208:../Drivers/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
1209:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
1210:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
1211:../Drivers/CMSIS/Include/core_cm4.h **** 
1212:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
1213:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
1214:../Drivers/CMSIS/Include/core_cm4.h **** 
1215:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
1216:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
1217:../Drivers/CMSIS/Include/core_cm4.h **** 
1218:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
1219:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
1220:../Drivers/CMSIS/Include/core_cm4.h **** 
1221:../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
1222:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
1223:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
1224:../Drivers/CMSIS/Include/core_cm4.h **** 
1225:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
1226:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
1227:../Drivers/CMSIS/Include/core_cm4.h **** 
1228:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
1229:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
1230:../Drivers/CMSIS/Include/core_cm4.h **** 
1231:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
1232:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
1233:../Drivers/CMSIS/Include/core_cm4.h **** 
1234:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
1235:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
1236:../Drivers/CMSIS/Include/core_cm4.h **** 
1237:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
1238:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
1239:../Drivers/CMSIS/Include/core_cm4.h **** 
1240:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
1241:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
1242:../Drivers/CMSIS/Include/core_cm4.h **** 
1243:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
1244:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
1245:../Drivers/CMSIS/Include/core_cm4.h **** 
1246:../Drivers/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
1247:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
1248:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
1249:../Drivers/CMSIS/Include/core_cm4.h **** 
1250:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
1251:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
1252:../Drivers/CMSIS/Include/core_cm4.h **** 
1253:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
1254:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
1255:../Drivers/CMSIS/Include/core_cm4.h **** 
1256:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
1257:../Drivers/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
ARM GAS  /tmp/ccirveuY.s 			page 44


1258:../Drivers/CMSIS/Include/core_cm4.h **** 
1259:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
1260:../Drivers/CMSIS/Include/core_cm4.h **** #endif
1261:../Drivers/CMSIS/Include/core_cm4.h **** 
1262:../Drivers/CMSIS/Include/core_cm4.h **** 
1263:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
1264:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug       Core Debug Registers (CoreDebug)
1265:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Type definitions for the Core Debug Registers
1266:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1267:../Drivers/CMSIS/Include/core_cm4.h ****  */
1268:../Drivers/CMSIS/Include/core_cm4.h **** 
1269:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
1270:../Drivers/CMSIS/Include/core_cm4.h ****  */
1271:../Drivers/CMSIS/Include/core_cm4.h **** typedef struct
1272:../Drivers/CMSIS/Include/core_cm4.h **** {
1273:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
1274:../Drivers/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
1275:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
1276:../Drivers/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
1277:../Drivers/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
1278:../Drivers/CMSIS/Include/core_cm4.h **** 
1279:../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
1280:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
1281:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
1282:../Drivers/CMSIS/Include/core_cm4.h **** 
1283:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
1284:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
1285:../Drivers/CMSIS/Include/core_cm4.h **** 
1286:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
1287:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
1288:../Drivers/CMSIS/Include/core_cm4.h **** 
1289:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
1290:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
1291:../Drivers/CMSIS/Include/core_cm4.h **** 
1292:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
1293:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
1294:../Drivers/CMSIS/Include/core_cm4.h **** 
1295:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
1296:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
1297:../Drivers/CMSIS/Include/core_cm4.h **** 
1298:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
1299:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
1300:../Drivers/CMSIS/Include/core_cm4.h **** 
1301:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
1302:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
1303:../Drivers/CMSIS/Include/core_cm4.h **** 
1304:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
1305:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
1306:../Drivers/CMSIS/Include/core_cm4.h **** 
1307:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
1308:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
1309:../Drivers/CMSIS/Include/core_cm4.h **** 
1310:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
1311:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
1312:../Drivers/CMSIS/Include/core_cm4.h **** 
1313:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
1314:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
ARM GAS  /tmp/ccirveuY.s 			page 45


1315:../Drivers/CMSIS/Include/core_cm4.h **** 
1316:../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
1317:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
1318:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
1319:../Drivers/CMSIS/Include/core_cm4.h **** 
1320:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
1321:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
1322:../Drivers/CMSIS/Include/core_cm4.h **** 
1323:../Drivers/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
1324:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
1325:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
1326:../Drivers/CMSIS/Include/core_cm4.h **** 
1327:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
1328:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
1329:../Drivers/CMSIS/Include/core_cm4.h **** 
1330:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
1331:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
1332:../Drivers/CMSIS/Include/core_cm4.h **** 
1333:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
1334:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
1335:../Drivers/CMSIS/Include/core_cm4.h **** 
1336:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
1337:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
1338:../Drivers/CMSIS/Include/core_cm4.h **** 
1339:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
1340:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
1341:../Drivers/CMSIS/Include/core_cm4.h **** 
1342:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
1343:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
1344:../Drivers/CMSIS/Include/core_cm4.h **** 
1345:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
1346:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
1347:../Drivers/CMSIS/Include/core_cm4.h **** 
1348:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
1349:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
1350:../Drivers/CMSIS/Include/core_cm4.h **** 
1351:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
1352:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
1353:../Drivers/CMSIS/Include/core_cm4.h **** 
1354:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
1355:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
1356:../Drivers/CMSIS/Include/core_cm4.h **** 
1357:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
1358:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
1359:../Drivers/CMSIS/Include/core_cm4.h **** 
1360:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
1361:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
1362:../Drivers/CMSIS/Include/core_cm4.h **** 
1363:../Drivers/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
1364:../Drivers/CMSIS/Include/core_cm4.h **** 
1365:../Drivers/CMSIS/Include/core_cm4.h **** 
1366:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup    CMSIS_core_register
1367:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup   CMSIS_core_base     Core Definitions
1368:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Definitions for base addresses, unions, and structures.
1369:../Drivers/CMSIS/Include/core_cm4.h ****   @{
1370:../Drivers/CMSIS/Include/core_cm4.h ****  */
1371:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 46


1372:../Drivers/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
1373:../Drivers/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
1374:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
1375:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT_BASE            (0xE0001000UL)                            /*!< DWT Base Address        
1376:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI_BASE            (0xE0040000UL)                            /*!< TPI Base Address        
1377:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
1378:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
1379:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
1380:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
1381:../Drivers/CMSIS/Include/core_cm4.h **** 
1382:../Drivers/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
1383:../Drivers/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
1384:../Drivers/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
1385:../Drivers/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
1386:../Drivers/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
1387:../Drivers/CMSIS/Include/core_cm4.h **** #define DWT                 ((DWT_Type       *)     DWT_BASE      )   /*!< DWT configuration struct
1388:../Drivers/CMSIS/Include/core_cm4.h **** #define TPI                 ((TPI_Type       *)     TPI_BASE      )   /*!< TPI configuration struct
1389:../Drivers/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
1390:../Drivers/CMSIS/Include/core_cm4.h **** 
1391:../Drivers/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
1392:../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
1393:../Drivers/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
1394:../Drivers/CMSIS/Include/core_cm4.h **** #endif
1395:../Drivers/CMSIS/Include/core_cm4.h **** 
1396:../Drivers/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1397:../Drivers/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1398:../Drivers/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1399:../Drivers/CMSIS/Include/core_cm4.h **** #endif
1400:../Drivers/CMSIS/Include/core_cm4.h **** 
1401:../Drivers/CMSIS/Include/core_cm4.h **** /*@} */
1402:../Drivers/CMSIS/Include/core_cm4.h **** 
1403:../Drivers/CMSIS/Include/core_cm4.h **** 
1404:../Drivers/CMSIS/Include/core_cm4.h **** 
1405:../Drivers/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1406:../Drivers/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1407:../Drivers/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1408:../Drivers/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1409:../Drivers/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1410:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1411:../Drivers/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1412:../Drivers/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1413:../Drivers/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface Functions and Instructions Reference
1414:../Drivers/CMSIS/Include/core_cm4.h **** */
1415:../Drivers/CMSIS/Include/core_cm4.h **** 
1416:../Drivers/CMSIS/Include/core_cm4.h **** 
1417:../Drivers/CMSIS/Include/core_cm4.h **** 
1418:../Drivers/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1419:../Drivers/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1420:../Drivers/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions NVIC Functions
1421:../Drivers/CMSIS/Include/core_cm4.h ****     \brief      Functions that manage interrupts and exceptions via the NVIC.
1422:../Drivers/CMSIS/Include/core_cm4.h ****     @{
1423:../Drivers/CMSIS/Include/core_cm4.h ****  */
1424:../Drivers/CMSIS/Include/core_cm4.h **** 
1425:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1426:../Drivers/CMSIS/Include/core_cm4.h **** 
1427:../Drivers/CMSIS/Include/core_cm4.h ****   The function sets the priority grouping field using the required unlock sequence.
1428:../Drivers/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
ARM GAS  /tmp/ccirveuY.s 			page 47


1429:../Drivers/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1430:../Drivers/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1431:../Drivers/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
1432:../Drivers/CMSIS/Include/core_cm4.h **** 
1433:../Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field.
1434:../Drivers/CMSIS/Include/core_cm4.h ****  */
1435:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1436:../Drivers/CMSIS/Include/core_cm4.h **** {
1437:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1438:../Drivers/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1439:../Drivers/CMSIS/Include/core_cm4.h **** 
1440:../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1441:../Drivers/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1442:../Drivers/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1443:../Drivers/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1444:../Drivers/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1445:../Drivers/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1446:../Drivers/CMSIS/Include/core_cm4.h **** }
1447:../Drivers/CMSIS/Include/core_cm4.h **** 
1448:../Drivers/CMSIS/Include/core_cm4.h **** 
1449:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1450:../Drivers/CMSIS/Include/core_cm4.h **** 
1451:../Drivers/CMSIS/Include/core_cm4.h ****   The function reads the priority grouping field from the NVIC Interrupt Controller.
1452:../Drivers/CMSIS/Include/core_cm4.h **** 
1453:../Drivers/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
1454:../Drivers/CMSIS/Include/core_cm4.h ****  */
1455:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPriorityGrouping(void)
1456:../Drivers/CMSIS/Include/core_cm4.h **** {
1457:../Drivers/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1458:../Drivers/CMSIS/Include/core_cm4.h **** }
1459:../Drivers/CMSIS/Include/core_cm4.h **** 
1460:../Drivers/CMSIS/Include/core_cm4.h **** 
1461:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1462:../Drivers/CMSIS/Include/core_cm4.h **** 
1463:../Drivers/CMSIS/Include/core_cm4.h ****     The function enables a device-specific interrupt in the NVIC interrupt controller.
1464:../Drivers/CMSIS/Include/core_cm4.h **** 
1465:../Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1466:../Drivers/CMSIS/Include/core_cm4.h ****  */
1467:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1468:../Drivers/CMSIS/Include/core_cm4.h **** {
1469:../Drivers/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1470:../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1471:../Drivers/CMSIS/Include/core_cm4.h **** }
1472:../Drivers/CMSIS/Include/core_cm4.h **** 
1473:../Drivers/CMSIS/Include/core_cm4.h **** 
1474:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1475:../Drivers/CMSIS/Include/core_cm4.h **** 
1476:../Drivers/CMSIS/Include/core_cm4.h ****     The function disables a device-specific interrupt in the NVIC interrupt controller.
1477:../Drivers/CMSIS/Include/core_cm4.h **** 
1478:../Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1479:../Drivers/CMSIS/Include/core_cm4.h ****  */
1480:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1481:../Drivers/CMSIS/Include/core_cm4.h **** {
1482:../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1483:../Drivers/CMSIS/Include/core_cm4.h **** }
1484:../Drivers/CMSIS/Include/core_cm4.h **** 
1485:../Drivers/CMSIS/Include/core_cm4.h **** 
ARM GAS  /tmp/ccirveuY.s 			page 48


1486:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1487:../Drivers/CMSIS/Include/core_cm4.h **** 
1488:../Drivers/CMSIS/Include/core_cm4.h ****     The function reads the pending register in the NVIC and returns the pending bit
1489:../Drivers/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1490:../Drivers/CMSIS/Include/core_cm4.h **** 
1491:../Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number.
1492:../Drivers/CMSIS/Include/core_cm4.h **** 
1493:../Drivers/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending.
1494:../Drivers/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending.
1495:../Drivers/CMSIS/Include/core_cm4.h ****  */
1496:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1497:../Drivers/CMSIS/Include/core_cm4.h **** {
1498:../Drivers/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1499:../Drivers/CMSIS/Include/core_cm4.h **** }
1500:../Drivers/CMSIS/Include/core_cm4.h **** 
1501:../Drivers/CMSIS/Include/core_cm4.h **** 
1502:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1503:../Drivers/CMSIS/Include/core_cm4.h **** 
1504:../Drivers/CMSIS/Include/core_cm4.h ****     The function sets the pending bit of an external interrupt.
1505:../Drivers/CMSIS/Include/core_cm4.h **** 
1506:../Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Interrupt number. Value cannot be negative.
1507:../Drivers/CMSIS/Include/core_cm4.h ****  */
1508:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1509:../Drivers/CMSIS/Include/core_cm4.h **** {
1510:../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
1511:../Drivers/CMSIS/Include/core_cm4.h **** }
1512:../Drivers/CMSIS/Include/core_cm4.h **** 
1513:../Drivers/CMSIS/Include/core_cm4.h **** 
1514:../Drivers/CMSIS/Include/core_cm4.h **** /** \brief  Clear Pending Interrupt
1515:../Drivers/CMSIS/Include/core_cm4.h **** 
1516:../Drivers/CMSIS/Include/core_cm4.h ****     The function clears the pending bit of an external interrupt.
1517:../Drivers/CMSIS/Include/core_cm4.h **** 
1518:../Drivers/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  External interrupt number. Value cannot be negative.
1519:../Drivers/CMSIS/Include/core_cm4.h ****  */
1520:../Drivers/CMSIS/Include/core_cm4.h **** __STATIC_INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
1521:../Drivers/CMSIS/Include/core_cm4.h **** {
1522:../Drivers/CMSIS/Include/core_cm4.h ****   NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrup
 553              		.loc 2 1522 0
 554 0034 6309     		lsrs	r3, r4, #5
 555 0036 04F01F01 		and	r1, r4, #31
 556              	.LVL56:
 557 003a 0122     		movs	r2, #1
 558 003c 8A40     		lsls	r2, r2, r1
 559 003e 6033     		adds	r3, r3, #96
 560 0040 0E49     		ldr	r1, .L40+4
 561 0042 41F82320 		str	r2, [r1, r3, lsl #2]
 562              	.LVL57:
 563              	.LBE7:
 564              	.LBE6:
 364:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         /**
 565              		.loc 1 364 0
 566 0046 2046     		mov	r0, r4
 567              	.LVL58:
 568 0048 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 569              	.LVL59:
 570 004c 0020     		movs	r0, #0
 571 004e 38BD     		pop	{r3, r4, r5, pc}
ARM GAS  /tmp/ccirveuY.s 			page 49


 572              	.LVL60:
 573              	.L36:
 373:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(IntrPin);
 574              		.loc 1 373 0
 575 0050 2046     		mov	r0, r4
 576              	.LVL61:
 577 0052 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 578              	.LVL62:
 374:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         NVIC_ClearPendingIRQ(IntrNo);
 579              		.loc 1 374 0
 580 0056 084B     		ldr	r3, .L40
 581 0058 5D61     		str	r5, [r3, #20]
 582              	.LVL63:
 583              	.LBB8:
 584              	.LBB9:
 585              		.loc 2 1522 0
 586 005a 6309     		lsrs	r3, r4, #5
 587 005c 04F01F04 		and	r4, r4, #31
 588              	.LVL64:
 589 0060 0122     		movs	r2, #1
 590 0062 02FA04F4 		lsl	r4, r2, r4
 591 0066 6033     		adds	r3, r3, #96
 592 0068 044A     		ldr	r2, .L40+4
 593 006a 42F82340 		str	r4, [r2, r3, lsl #2]
 594 006e 0020     		movs	r0, #0
 595 0070 38BD     		pop	{r3, r4, r5, pc}
 596              	.LVL65:
 597              	.L37:
 598              	.LBE9:
 599              	.LBE8:
 357:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done;
 600              		.loc 1 357 0
 601 0072 4FF0FF30 		mov	r0, #-1
 602              	.LVL66:
 603              	.L31:
 381:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 604              		.loc 1 381 0
 605 0076 38BD     		pop	{r3, r4, r5, pc}
 606              	.L41:
 607              		.align	2
 608              	.L40:
 609 0078 003C0140 		.word	1073822720
 610 007c 00E100E0 		.word	-536813312
 611              		.cfi_endproc
 612              	.LFE114:
 614              		.section	.text.XNUCLEO53L0A1_Init,"ax",%progbits
 615              		.align	2
 616              		.global	XNUCLEO53L0A1_Init
 617              		.thumb
 618              		.thumb_func
 620              	XNUCLEO53L0A1_Init:
 621              	.LFB115:
 384:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 622              		.loc 1 384 0
 623              		.cfi_startproc
 624              		@ args = 0, pretend = 0, frame = 8
 625              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccirveuY.s 			page 50


 626 0000 00B5     		push	{lr}
 627              	.LCFI14:
 628              		.cfi_def_cfa_offset 4
 629              		.cfi_offset 14, -4
 630 0002 83B0     		sub	sp, sp, #12
 631              	.LCFI15:
 632              		.cfi_def_cfa_offset 16
 388:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 633              		.loc 1 388 0
 634 0004 FFF7FEFF 		bl	XNUCLEO53L0A1_I2C1Configure
 635              	.LVL67:
 390:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 636              		.loc 1 390 0
 637 0008 0223     		movs	r3, #2
 638 000a 01AA     		add	r2, sp, #4
 639 000c 0021     		movs	r1, #0
 640 000e 8620     		movs	r0, #134
 641 0010 FFF7FEFF 		bl	_ExpanderRd
 642              	.LVL68:
 391:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 643              		.loc 1 391 0
 644 0014 0346     		mov	r3, r0
 645 0016 0028     		cmp	r0, #0
 646 0018 3AD1     		bne	.L43
 391:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 647              		.loc 1 391 0 is_stmt 0 discriminator 1
 648 001a 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 649 001e BABB     		cbnz	r2, .L43
 391:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr0 );
 650              		.loc 1 391 0 discriminator 2
 651 0020 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 652 0024 162A     		cmp	r2, #22
 653 0026 33D1     		bne	.L43
 396:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status != 0 || ExpanderData[0] != 0x00 || ExpanderData[1] != 0x16) {
 654              		.loc 1 396 0 is_stmt 1
 655 0028 0223     		movs	r3, #2
 656 002a 01AA     		add	r2, sp, #4
 657 002c 0021     		movs	r1, #0
 658 002e 8420     		movs	r0, #132
 659              	.LVL69:
 660 0030 FFF7FEFF 		bl	_ExpanderRd
 661              	.LVL70:
 397:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 662              		.loc 1 397 0
 663 0034 0346     		mov	r3, r0
 664 0036 58BB     		cbnz	r0, .L43
 397:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 665              		.loc 1 397 0 is_stmt 0 discriminator 1
 666 0038 9DF80420 		ldrb	r2, [sp, #4]	@ zero_extendqisi2
 667 003c 42BB     		cbnz	r2, .L43
 397:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("I2C Expander @0x%02X not detected",(int)I2cExpAddr1);
 668              		.loc 1 397 0 discriminator 2
 669 003e 9DF80520 		ldrb	r2, [sp, #5]	@ zero_extendqisi2
 670 0042 162A     		cmp	r2, #22
 671 0044 24D1     		bne	.L43
 402:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /* setup expender   i/o direction  all output but exp1 bit 14*/
 672              		.loc 1 402 0 is_stmt 1
ARM GAS  /tmp/ccirveuY.s 			page 51


 673 0046 0022     		movs	r2, #0
 674 0048 134B     		ldr	r3, .L45
 675 004a 1A60     		str	r2, [r3]
 404:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     ExpanderData[1] = 0xFF;
 676              		.loc 1 404 0
 677 004c FF23     		movs	r3, #255
 678 004e 8DF80430 		strb	r3, [sp, #4]
 405:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderWR(I2cExpAddr0, GPDR, ExpanderData, 2);
 679              		.loc 1 405 0
 680 0052 8DF80530 		strb	r3, [sp, #5]
 406:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status) {
 681              		.loc 1 406 0
 682 0056 0223     		movs	r3, #2
 683 0058 01AA     		add	r2, sp, #4
 684 005a 1421     		movs	r1, #20
 685 005c 8620     		movs	r0, #134
 686              	.LVL71:
 687 005e FFF7FEFF 		bl	_ExpanderWR
 688              	.LVL72:
 407:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr0);
 689              		.loc 1 407 0
 690 0062 0346     		mov	r3, r0
 691 0064 A0B9     		cbnz	r0, .L43
 411:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     ExpanderData[1] = 0xBF; // all but bit 14-15 that is pb1 and xhurt
 692              		.loc 1 411 0
 693 0066 FF23     		movs	r3, #255
 694 0068 8DF80430 		strb	r3, [sp, #4]
 412:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpanderWR(I2cExpAddr1, GPDR, ExpanderData, 2);
 695              		.loc 1 412 0
 696 006c BF23     		movs	r3, #191
 697 006e 8DF80530 		strb	r3, [sp, #5]
 413:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if (status) {
 698              		.loc 1 413 0
 699 0072 0223     		movs	r3, #2
 700 0074 01AA     		add	r2, sp, #4
 701 0076 1421     		movs	r1, #20
 702 0078 8420     		movs	r0, #132
 703              	.LVL73:
 704 007a FFF7FEFF 		bl	_ExpanderWR
 705              	.LVL74:
 414:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Set Expander @0x%02X DR", I2cExpAddr1);
 706              		.loc 1 414 0
 707 007e 0346     		mov	r3, r0
 708 0080 30B9     		cbnz	r0, .L43
 419:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status= _ExpandersSetAllIO();
 709              		.loc 1 419 0
 710 0082 6FF0C022 		mvn	r2, #-1073692672
 711 0086 044B     		ldr	r3, .L45
 712 0088 1A60     		str	r2, [r3]
 420:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status ){
 713              		.loc 1 420 0
 714 008a FFF7FEFF 		bl	_ExpandersSetAllIO
 715              	.LVL75:
 716 008e 0346     		mov	r3, r0
 717              	.LVL76:
 718              	.L43:
 427:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
ARM GAS  /tmp/ccirveuY.s 			page 52


 719              		.loc 1 427 0
 720 0090 1846     		mov	r0, r3
 721 0092 03B0     		add	sp, sp, #12
 722              	.LCFI16:
 723              		.cfi_def_cfa_offset 4
 724              		@ sp needed
 725 0094 5DF804FB 		ldr	pc, [sp], #4
 726              	.L46:
 727              		.align	2
 728              	.L45:
 729 0098 00000000 		.word	.LANCHOR0
 730              		.cfi_endproc
 731              	.LFE115:
 733              		.section	.text.XNUCLEO53L0A1_GetPB1,"ax",%progbits
 734              		.align	2
 735              		.global	XNUCLEO53L0A1_GetPB1
 736              		.thumb
 737              		.thumb_func
 739              	XNUCLEO53L0A1_GetPB1:
 740              	.LFB116:
 430:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 741              		.loc 1 430 0
 742              		.cfi_startproc
 743              		@ args = 0, pretend = 0, frame = 8
 744              		@ frame_needed = 0, uses_anonymous_args = 0
 745              	.LVL77:
 746 0000 10B5     		push	{r4, lr}
 747              	.LCFI17:
 748              		.cfi_def_cfa_offset 8
 749              		.cfi_offset 4, -8
 750              		.cfi_offset 14, -4
 751 0002 82B0     		sub	sp, sp, #8
 752              	.LCFI18:
 753              		.cfi_def_cfa_offset 16
 754 0004 0446     		mov	r4, r0
 433:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status == 0){
 755              		.loc 1 433 0
 756 0006 0123     		movs	r3, #1
 757 0008 0DF10702 		add	r2, sp, #7
 758 000c 1121     		movs	r1, #17
 759 000e 8420     		movs	r0, #132
 760              	.LVL78:
 761 0010 FFF7FEFF 		bl	_ExpanderRd
 762              	.LVL79:
 434:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( PortValue&=0x40 )
 763              		.loc 1 434 0
 764 0014 0346     		mov	r3, r0
 765 0016 58B9     		cbnz	r0, .L48
 435:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             PortValue=1;
 766              		.loc 1 435 0
 767 0018 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 768 001c 12F0400F 		tst	r2, #64
 769 0020 03D0     		beq	.L49
 436:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         else
 770              		.loc 1 436 0
 771 0022 0122     		movs	r2, #1
 772 0024 8DF80720 		strb	r2, [sp, #7]
ARM GAS  /tmp/ccirveuY.s 			page 53


 773 0028 02E0     		b	.L48
 774              	.L49:
 438:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 775              		.loc 1 438 0
 776 002a 0022     		movs	r2, #0
 777 002c 8DF80720 		strb	r2, [sp, #7]
 778              	.L48:
 443:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 779              		.loc 1 443 0
 780 0030 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 781 0034 2260     		str	r2, [r4]
 445:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 782              		.loc 1 445 0
 783 0036 1846     		mov	r0, r3
 784              	.LVL80:
 785 0038 02B0     		add	sp, sp, #8
 786              	.LCFI19:
 787              		.cfi_def_cfa_offset 8
 788              		@ sp needed
 789 003a 10BD     		pop	{r4, pc}
 790              		.cfi_endproc
 791              	.LFE116:
 793              		.section	.text.XNUCLEO53L0A1_ResetId,"ax",%progbits
 794              		.align	2
 795              		.global	XNUCLEO53L0A1_ResetId
 796              		.thumb
 797              		.thumb_func
 799              	XNUCLEO53L0A1_ResetId:
 800              	.LFB117:
 447:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 801              		.loc 1 447 0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 0
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 805              	.LVL81:
 806 0000 08B5     		push	{r3, lr}
 807              	.LCFI20:
 808              		.cfi_def_cfa_offset 8
 809              		.cfi_offset 3, -8
 810              		.cfi_offset 14, -4
 449:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER :
 811              		.loc 1 449 0
 812 0002 0228     		cmp	r0, #2
 813 0004 2AD0     		beq	.L53
 814 0006 03DC     		bgt	.L54
 815 0008 C0B1     		cbz	r0, .L55
 816 000a 0128     		cmp	r0, #1
 817 000c 06D0     		beq	.L56
 818 000e 35E0     		b	.L60
 819              	.L54:
 820 0010 6C28     		cmp	r0, #108
 821 0012 13D0     		beq	.L55
 822 0014 7228     		cmp	r0, #114
 823 0016 21D0     		beq	.L53
 824 0018 6328     		cmp	r0, #99
 825 001a 2FD1     		bne	.L60
 826              	.L56:
ARM GAS  /tmp/ccirveuY.s 			page 54


 452:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( state )
 827              		.loc 1 452 0
 828 001c 194A     		ldr	r2, .L62
 829 001e D378     		ldrb	r3, [r2, #3]	@ zero_extendqisi2
 830 0020 03F07F03 		and	r3, r3, #127
 831 0024 D370     		strb	r3, [r2, #3]
 453:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             CurIOVal.bytes[3]|=0x80; /* bit 15 expender 1  => byte #3 */
 832              		.loc 1 453 0
 833 0026 11B1     		cbz	r1, .L57
 454:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status= _ExpanderWR(I2cExpAddr1, GPSR+1, &CurIOVal.bytes[3], 1);
 834              		.loc 1 454 0
 835 0028 63F07F03 		orn	r3, r3, #127
 836 002c D370     		strb	r3, [r2, #3]
 837              	.L57:
 455:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 838              		.loc 1 455 0
 839 002e 0123     		movs	r3, #1
 840 0030 154A     		ldr	r2, .L62+4
 841 0032 1321     		movs	r1, #19
 842              	.LVL82:
 843 0034 8420     		movs	r0, #132
 844              	.LVL83:
 845 0036 FFF7FEFF 		bl	_ExpanderWR
 846              	.LVL84:
 456:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_LEFT :
 847              		.loc 1 456 0
 848 003a 08BD     		pop	{r3, pc}
 849              	.LVL85:
 850              	.L55:
 459:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( state )
 851              		.loc 1 459 0
 852 003c 114A     		ldr	r2, .L62
 853 003e 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 854 0040 03F0BF03 		and	r3, r3, #191
 855 0044 5370     		strb	r3, [r2, #1]
 460:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             CurIOVal.bytes[1]|=0x40; /* bit 14 expender 0 => byte #1*/
 856              		.loc 1 460 0
 857 0046 11B1     		cbz	r1, .L58
 461:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 858              		.loc 1 461 0
 859 0048 43F04003 		orr	r3, r3, #64
 860 004c 5370     		strb	r3, [r2, #1]
 861              	.L58:
 462:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 862              		.loc 1 462 0
 863 004e 0123     		movs	r3, #1
 864 0050 0E4A     		ldr	r2, .L62+8
 865 0052 1321     		movs	r1, #19
 866              	.LVL86:
 867 0054 8620     		movs	r0, #134
 868              	.LVL87:
 869 0056 FFF7FEFF 		bl	_ExpanderWR
 870              	.LVL88:
 463:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case 'r' :
 871              		.loc 1 463 0
 872 005a 08BD     		pop	{r3, pc}
 873              	.LVL89:
ARM GAS  /tmp/ccirveuY.s 			page 55


 874              	.L53:
 466:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         if( state )
 875              		.loc 1 466 0
 876 005c 094A     		ldr	r2, .L62
 877 005e 5378     		ldrb	r3, [r2, #1]	@ zero_extendqisi2
 878 0060 03F07F03 		and	r3, r3, #127
 879 0064 5370     		strb	r3, [r2, #1]
 467:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****             CurIOVal.bytes[1]|=0x80; /* bit 15 expender 0 => byte #1*/
 880              		.loc 1 467 0
 881 0066 11B1     		cbz	r1, .L59
 468:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         status= _ExpanderWR(I2cExpAddr0, GPSR+1, &CurIOVal.bytes[1], 1);
 882              		.loc 1 468 0
 883 0068 63F07F03 		orn	r3, r3, #127
 884 006c 5370     		strb	r3, [r2, #1]
 885              	.L59:
 469:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 886              		.loc 1 469 0
 887 006e 0123     		movs	r3, #1
 888 0070 064A     		ldr	r2, .L62+8
 889 0072 1321     		movs	r1, #19
 890              	.LVL90:
 891 0074 8620     		movs	r0, #134
 892              	.LVL91:
 893 0076 FFF7FEFF 		bl	_ExpanderWR
 894              	.LVL92:
 470:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     default:
 895              		.loc 1 470 0
 896 007a 08BD     		pop	{r3, pc}
 897              	.LVL93:
 898              	.L60:
 473:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         goto done;
 899              		.loc 1 473 0
 900 007c 4FF0FF30 		mov	r0, #-1
 901              	.LVL94:
 902              	.L52:
 482:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 903              		.loc 1 482 0
 904 0080 08BD     		pop	{r3, pc}
 905              	.L63:
 906 0082 00BF     		.align	2
 907              	.L62:
 908 0084 00000000 		.word	.LANCHOR0
 909 0088 03000000 		.word	.LANCHOR0+3
 910 008c 01000000 		.word	.LANCHOR0+1
 911              		.cfi_endproc
 912              	.LFE117:
 914              		.section	.text.VL53L0A1_EXTI_IOConfigure,"ax",%progbits
 915              		.align	2
 916              		.global	VL53L0A1_EXTI_IOConfigure
 917              		.thumb
 918              		.thumb_func
 920              	VL53L0A1_EXTI_IOConfigure:
 921              	.LFB118:
 485:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitTypeDef GPIO_InitStruct;
 922              		.loc 1 485 0
 923              		.cfi_startproc
 924              		@ args = 0, pretend = 0, frame = 24
ARM GAS  /tmp/ccirveuY.s 			page 56


 925              		@ frame_needed = 0, uses_anonymous_args = 0
 926              	.LVL95:
 927 0000 F0B5     		push	{r4, r5, r6, r7, lr}
 928              	.LCFI21:
 929              		.cfi_def_cfa_offset 20
 930              		.cfi_offset 4, -20
 931              		.cfi_offset 5, -16
 932              		.cfi_offset 6, -12
 933              		.cfi_offset 7, -8
 934              		.cfi_offset 14, -4
 935 0002 87B0     		sub	sp, sp, #28
 936              	.LCFI22:
 937              		.cfi_def_cfa_offset 48
 938 0004 0C46     		mov	r4, r1
 939 0006 1546     		mov	r5, r2
 488:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     GPIO_InitStruct.Pull = VL53L0A1_INTR_PIN_PUPD;
 940              		.loc 1 488 0
 941 0008 2A4B     		ldr	r3, .L71
 942 000a 0293     		str	r3, [sp, #8]
 489:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 943              		.loc 1 489 0
 944 000c 0123     		movs	r3, #1
 945 000e 0393     		str	r3, [sp, #12]
 491:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER:
 946              		.loc 1 491 0
 947 0010 0228     		cmp	r0, #2
 948 0012 36D0     		beq	.L66
 949 0014 03DC     		bgt	.L67
 950 0016 F0B1     		cbz	r0, .L68
 951 0018 9842     		cmp	r0, r3
 952 001a 05D0     		beq	.L69
 953 001c 47E0     		b	.L64
 954              	.L67:
 955 001e 6328     		cmp	r0, #99
 956 0020 02D0     		beq	.L69
 957 0022 6C28     		cmp	r0, #108
 958 0024 17D0     		beq	.L68
 959 0026 42E0     		b	.L64
 960              	.L69:
 494:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         /*Configure GPIO pin : PA4 */
 961              		.loc 1 494 0
 962 0028 234A     		ldr	r2, .L71+4
 963              	.LVL96:
 964 002a 136B     		ldr	r3, [r2, #48]
 965 002c 43F00103 		orr	r3, r3, #1
 966 0030 1363     		str	r3, [r2, #48]
 496:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 967              		.loc 1 496 0
 968 0032 1027     		movs	r7, #16
 969 0034 06AE     		add	r6, sp, #24
 970 0036 46F8147D 		str	r7, [r6, #-20]!
 498:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(VL53L0A1_GPIO1_C_GPIO_PORT, &GPIO_InitStruct);
 971              		.loc 1 498 0
 972 003a 0121     		movs	r1, #1
 973              	.LVL97:
 974 003c 0020     		movs	r0, #0
 975              	.LVL98:
ARM GAS  /tmp/ccirveuY.s 			page 57


 976 003e FFF7FEFF 		bl	XNUCLEO53L0A1_SetIntrStateId
 977              	.LVL99:
 499:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_SetPriority((IRQn_Type)VL53L0A1_GPIO1_C_GPIO_PIN, IntPriority, SubPriority);
 978              		.loc 1 499 0
 979 0042 3146     		mov	r1, r6
 980 0044 1D48     		ldr	r0, .L71+8
 981 0046 FFF7FEFF 		bl	HAL_GPIO_Init
 982              	.LVL100:
 500:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 983              		.loc 1 500 0
 984 004a 2A46     		mov	r2, r5
 985 004c 2146     		mov	r1, r4
 986 004e 3846     		mov	r0, r7
 987 0050 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 988              	.LVL101:
 501:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 989              		.loc 1 501 0
 990 0054 2BE0     		b	.L64
 991              	.LVL102:
 992              	.L68:
 506:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_LEFT);
 993              		.loc 1 506 0
 994 0056 184A     		ldr	r2, .L71+4
 995              	.LVL103:
 996 0058 136B     		ldr	r3, [r2, #48]
 997 005a 43F00403 		orr	r3, r3, #4
 998 005e 1363     		str	r3, [r2, #48]
 507:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pin = VL53L0A1_GPIO1_L_GPIO_PIN;
 999              		.loc 1 507 0
 1000 0060 0021     		movs	r1, #0
 1001              	.LVL104:
 1002 0062 0846     		mov	r0, r1
 1003              	.LVL105:
 1004 0064 FFF7FEFF 		bl	XNUCLEO53L0A1_SetIntrStateId
 1005              	.LVL106:
 508:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(VL53L0A1_GPIO1_L_GPIO_PORT, &GPIO_InitStruct);
 1006              		.loc 1 508 0
 1007 0068 06A9     		add	r1, sp, #24
 1008 006a 8023     		movs	r3, #128
 1009 006c 41F8143D 		str	r3, [r1, #-20]!
 509:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_NVIC_SetPriority(VL53L0A1_GPIO1_L_INTx, IntPriority, SubPriority);
 1010              		.loc 1 509 0
 1011 0070 1348     		ldr	r0, .L71+12
 1012 0072 FFF7FEFF 		bl	HAL_GPIO_Init
 1013              	.LVL107:
 510:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 1014              		.loc 1 510 0
 1015 0076 2A46     		mov	r2, r5
 1016 0078 2146     		mov	r1, r4
 1017 007a 1720     		movs	r0, #23
 1018 007c FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1019              	.LVL108:
 511:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 1020              		.loc 1 511 0
 1021 0080 15E0     		b	.L64
 1022              	.LVL109:
 1023              	.L66:
ARM GAS  /tmp/ccirveuY.s 			page 58


 514:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_RIGHT);
 1024              		.loc 1 514 0
 1025 0082 0D4A     		ldr	r2, .L71+4
 1026              	.LVL110:
 1027 0084 136B     		ldr	r3, [r2, #48]
 1028 0086 43F00103 		orr	r3, r3, #1
 1029 008a 1363     		str	r3, [r2, #48]
 515:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         GPIO_InitStruct.Pin = VL53L0A1_GPIO1_R_GPIO_PIN;
 1030              		.loc 1 515 0
 1031 008c 0221     		movs	r1, #2
 1032              	.LVL111:
 1033 008e 0020     		movs	r0, #0
 1034              	.LVL112:
 1035 0090 FFF7FEFF 		bl	XNUCLEO53L0A1_SetIntrStateId
 1036              	.LVL113:
 516:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         HAL_GPIO_Init(VL53L0A1_GPIO1_R_GPIO_PORT, &GPIO_InitStruct);
 1037              		.loc 1 516 0
 1038 0094 06A9     		add	r1, sp, #24
 1039 0096 4FF48063 		mov	r3, #1024
 1040 009a 41F8143D 		str	r3, [r1, #-20]!
 517:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 1041              		.loc 1 517 0
 1042 009e 0748     		ldr	r0, .L71+8
 1043 00a0 FFF7FEFF 		bl	HAL_GPIO_Init
 1044              	.LVL114:
 520:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 1045              		.loc 1 520 0
 1046 00a4 2A46     		mov	r2, r5
 1047 00a6 2146     		mov	r1, r4
 1048 00a8 2820     		movs	r0, #40
 1049 00aa FFF7FEFF 		bl	HAL_NVIC_SetPriority
 1050              	.LVL115:
 1051              	.L64:
 524:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 1052              		.loc 1 524 0
 1053 00ae 07B0     		add	sp, sp, #28
 1054              	.LCFI23:
 1055              		.cfi_def_cfa_offset 20
 1056              		@ sp needed
 1057 00b0 F0BD     		pop	{r4, r5, r6, r7, pc}
 1058              	.LVL116:
 1059              	.L72:
 1060 00b2 00BF     		.align	2
 1061              	.L71:
 1062 00b4 00001110 		.word	269549568
 1063 00b8 00380240 		.word	1073887232
 1064 00bc 00000240 		.word	1073872896
 1065 00c0 00080240 		.word	1073874944
 1066              		.cfi_endproc
 1067              	.LFE118:
 1069              		.section	.text.VL53L0A1_EXTI_IOUnconfigure,"ax",%progbits
 1070              		.align	2
 1071              		.global	VL53L0A1_EXTI_IOUnconfigure
 1072              		.thumb
 1073              		.thumb_func
 1075              	VL53L0A1_EXTI_IOUnconfigure:
 1076              	.LFB119:
ARM GAS  /tmp/ccirveuY.s 			page 59


 526:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     switch (DevNo ) {
 1077              		.loc 1 526 0
 1078              		.cfi_startproc
 1079              		@ args = 0, pretend = 0, frame = 0
 1080              		@ frame_needed = 0, uses_anonymous_args = 0
 1081              	.LVL117:
 1082 0000 08B5     		push	{r3, lr}
 1083              	.LCFI24:
 1084              		.cfi_def_cfa_offset 8
 1085              		.cfi_offset 3, -8
 1086              		.cfi_offset 14, -4
 527:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     case XNUCLEO53L0A1_DEV_CENTER:
 1087              		.loc 1 527 0
 1088 0002 0228     		cmp	r0, #2
 1089 0004 1AD0     		beq	.L75
 1090 0006 03DC     		bgt	.L76
 1091 0008 80B1     		cbz	r0, .L77
 1092 000a 0128     		cmp	r0, #1
 1093 000c 06D0     		beq	.L78
 1094 000e 08BD     		pop	{r3, pc}
 1095              	.L76:
 1096 0010 6C28     		cmp	r0, #108
 1097 0012 0BD0     		beq	.L77
 1098 0014 7228     		cmp	r0, #114
 1099 0016 11D0     		beq	.L75
 1100 0018 6328     		cmp	r0, #99
 1101 001a 18D1     		bne	.L73
 1102              	.L78:
 531:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L0A1_GPIO1_C_GPIO_PIN);
 1103              		.loc 1 531 0
 1104 001c 1021     		movs	r1, #16
 1105 001e 0C48     		ldr	r0, .L80
 1106              	.LVL118:
 1107 0020 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1108              	.LVL119:
 532:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 1109              		.loc 1 532 0
 1110 0024 1022     		movs	r2, #16
 1111 0026 0B4B     		ldr	r3, .L80+4
 1112 0028 5A61     		str	r2, [r3, #20]
 533:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 1113              		.loc 1 533 0
 1114 002a 08BD     		pop	{r3, pc}
 1115              	.LVL120:
 1116              	.L77:
 539:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L0A1_GPIO1_L_GPIO_PIN);
 1117              		.loc 1 539 0
 1118 002c 8021     		movs	r1, #128
 1119 002e 0A48     		ldr	r0, .L80+8
 1120              	.LVL121:
 1121 0030 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1122              	.LVL122:
 540:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         break;
 1123              		.loc 1 540 0
 1124 0034 8022     		movs	r2, #128
 1125 0036 074B     		ldr	r3, .L80+4
 1126 0038 5A61     		str	r2, [r3, #20]
ARM GAS  /tmp/ccirveuY.s 			page 60


 541:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 1127              		.loc 1 541 0
 1128 003a 08BD     		pop	{r3, pc}
 1129              	.LVL123:
 1130              	.L75:
 545:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         __HAL_GPIO_EXTI_CLEAR_IT(VL53L0A1_GPIO1_R_GPIO_PIN);
 1131              		.loc 1 545 0
 1132 003c 4FF48061 		mov	r1, #1024
 1133 0040 0348     		ldr	r0, .L80
 1134              	.LVL124:
 1135 0042 FFF7FEFF 		bl	HAL_GPIO_DeInit
 1136              	.LVL125:
 546:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         //XNUCLEO53L0A1_SetIntrStateId(0,XNUCLEO53L0A1_DEV_RIGHT);
 1137              		.loc 1 546 0
 1138 0046 4FF48062 		mov	r2, #1024
 1139 004a 024B     		ldr	r3, .L80+4
 1140 004c 5A61     		str	r2, [r3, #20]
 1141              	.L73:
 1142 004e 08BD     		pop	{r3, pc}
 1143              	.L81:
 1144              		.align	2
 1145              	.L80:
 1146 0050 00000240 		.word	1073872896
 1147 0054 003C0140 		.word	1073822720
 1148 0058 00080240 		.word	1073874944
 1149              		.cfi_endproc
 1150              	.LFE119:
 1152              		.section	.text.XNUCLEO53L0A1_SetDisplayString,"ax",%progbits
 1153              		.align	2
 1154              		.global	XNUCLEO53L0A1_SetDisplayString
 1155              		.thumb
 1156              		.thumb_func
 1158              	XNUCLEO53L0A1_SetDisplayString:
 1159              	.LFB123:
 610:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 611:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 612:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 613:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @defgroup XNUCLEO53L0A1_7Segment 7 segment display
 614:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 615:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * macro use for human readable segment building
 616:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @code
 617:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  --s0--
 618:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  s    s
 619:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  5    1
 620:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  --s6--
 621:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  s    s
 622:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  4    2
 623:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *  --s3-- . s7 (dp)
 624:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @endcode
 625:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 626:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @{
 627:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 628:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** decimal point bit mapping*  */
 629:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define DP  (1<<7)
 630:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 631:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //VL6180 shield
 632:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S0 (1<<0)
ARM GAS  /tmp/ccirveuY.s 			page 61


 633:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S1 (1<<1)
 634:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S2 (1<<2)
 635:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S3 (1<<3)
 636:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S4 (1<<4)
 637:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S5 (1<<5)
 638:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** //#define S6 (1<<6)
 639:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 640:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s0 bit mapping*/
 641:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S0 (1<<3)
 642:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s1 bit mapping*/
 643:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S1 (1<<5)
 644:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s2 bit mapping*/
 645:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S2 (1<<6)
 646:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s3 bit mapping*/
 647:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S3 (1<<4)
 648:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s4 bit mapping*/
 649:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S4 (1<<0)
 650:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s5 bit mapping*/
 651:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S5 (1<<1)
 652:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** sgement s6 bit mapping*/
 653:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define S6 (1<<2)
 654:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 655:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 656:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * build a character by defining the non lighted segment (not one and no DP)
 657:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 658:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @param  ... literal sum and or combine of any macro to define any segment #S0 .. #S6
 659:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 660:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * example '9' is all segment on but S4
 661:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @code
 662:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *   ['9']=           NOT_7_NO_DP(S4),
 663:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * @endcode
 664:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 665:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #define NOT_7_NO_DP( ... ) (uint8_t) ~( __VA_ARGS__ + DP )
 666:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 667:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /**
 668:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Ascii to 7 segment  lookup table
 669:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  *
 670:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * Most common character are supported and follow http://www.twyman.org.uk/Fonts/
 671:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  * few extra special \@ ^~ ... etc are present for specific demo purpose
 672:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****  */
 673:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** static const uint8_t ascii_to_display_lut[256]={
 674:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       [' ']=           0,
 675:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['-']=           S6,
 676:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['_']=           S3,
 677:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['=']=           S3+S6,
 678:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['~']=           S0+S3+S6, /* 3 h bar */
 679:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['^']=           S0, /* use as top bar */
 680:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 681:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['?']=           NOT_7_NO_DP(S5+S3+S2),
 682:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['*']=           NOT_7_NO_DP(),
 683:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['[']=           S0+S3+S4+S5,
 684:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       [']']=           S0+S3+S2+S1,
 685:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['@']=           S0+S3,
 686:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 687:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['0']=           NOT_7_NO_DP(S6),
 688:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['1']=           S1+S2,
 689:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['2']=           S0+S1+S6+S4+S3,
ARM GAS  /tmp/ccirveuY.s 			page 62


 690:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['3']=           NOT_7_NO_DP(S4+S5),
 691:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['4']=           S5+S1+S6+S2,
 692:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['5']=           NOT_7_NO_DP(S1+S4),
 693:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['6']=           NOT_7_NO_DP(S1),
 694:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['7']=           S0+S1+S2,
 695:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['8']=           NOT_7_NO_DP(0),
 696:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['9']=           NOT_7_NO_DP(S4),
 697:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 698:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['a']=           S2+ S3+ S4+ S6 ,
 699:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['b']=           NOT_7_NO_DP(S0+S1),
 700:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['c']=           S6+S4+S3,
 701:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['d']=           NOT_7_NO_DP(S0+S5),
 702:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['e']=           NOT_7_NO_DP(S2),
 703:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['f']=           S6+S5+S4+S0, /* same as F */
 704:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['g']=           NOT_7_NO_DP(S4), /* same as 9 */
 705:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['h']=           S6+S5+S4+S2,
 706:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['i']=           S4,
 707:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['j']=           S1+S2+S3+S4,
 708:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['k']=           S6+S5+S4+S2, /* a h */
 709:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['l']=           S3+S4,
 710:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['m']=           S0+S4+S2, /* same as  */
 711:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['n']=           S2+S4+S6,
 712:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['o']=           S6+S4+S3+S2,
 713:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['p']=           NOT_7_NO_DP(S3+S2), // same as P
 714:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['q']=           S0+S1+S2+S5+S6,
 715:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['r']=           S4+S6,
 716:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['s']=           NOT_7_NO_DP(S1+S4),
 717:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['t']=           NOT_7_NO_DP(S0+S1+S2),
 718:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['u']=           S4+S3+S2+S5+S1, // U
 719:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['v']=           S4+S3+S2, // is u but u use U
 720:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['w']=           S1+S3+S5,
 721:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['x']=           NOT_7_NO_DP(S0+S3), // similar to H
 722:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['y']=           NOT_7_NO_DP(S0+S4),
 723:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['z']=           S0+S1+S6+S4+S3, // same as 2
 724:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 725:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['A']=           NOT_7_NO_DP(S3),
 726:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['B']=           NOT_7_NO_DP(S0+S1), /* as b  */
 727:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['C']=           S0+S3+S4+S5, // same as [
 728:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['E']=           NOT_7_NO_DP(S1+S2),
 729:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['F']=           S6+S5+S4+S0,
 730:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['G']=           NOT_7_NO_DP(S4), /* same as 9 */
 731:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['H']=           NOT_7_NO_DP(S0+S3),
 732:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['I']=           S1+S2,
 733:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['J']=           S1+S2+S3+S4,
 734:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['K']=           NOT_7_NO_DP(S0+S3), /* same as H */
 735:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['L']=           S3+S4+S5,
 736:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['M']=           S0+S4+S2, /* same as  m*/
 737:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['N']=           S2+S4+S6, /* same as n*/
 738:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['O']=           NOT_7_NO_DP(S6),
 739:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['P']=           NOT_7_NO_DP(S3+S2),
 740:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['Q']=           NOT_7_NO_DP(S3+S2),
 741:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['R']=           S4+S6,
 742:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['S']=           NOT_7_NO_DP(S1+S4), /* sasme as 5 */
 743:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['T']=           NOT_7_NO_DP(S0+S1+S2), /* sasme as t */
 744:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['U']=           NOT_7_NO_DP(S6+S0),
 745:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['V']=           S4+S3+S2, // is u but u use U
 746:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['W']=           S1+S3+S5,
ARM GAS  /tmp/ccirveuY.s 			page 63


 747:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['X']=           NOT_7_NO_DP(S0+S3), // similar to H
 748:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['Y']=           NOT_7_NO_DP(S0+S4),
 749:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****       ['Z']=           S0+S1+S6+S4+S3, // same as 2
 750:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** };
 751:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 752:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S0
 753:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S1
 754:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S2
 755:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S3
 756:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S4
 757:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S5
 758:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef S6
 759:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** #undef DP
 760:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 761:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** /** @} */
 762:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 763:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** int XNUCLEO53L0A1_SetDisplayString(const char *str) {
 1160              		.loc 1 763 0
 1161              		.cfi_startproc
 1162              		@ args = 0, pretend = 0, frame = 0
 1163              		@ frame_needed = 0, uses_anonymous_args = 0
 1164              	.LVL126:
 1165 0000 70B5     		push	{r4, r5, r6, lr}
 1166              	.LCFI25:
 1167              		.cfi_def_cfa_offset 16
 1168              		.cfi_offset 4, -16
 1169              		.cfi_offset 5, -12
 1170              		.cfi_offset 6, -8
 1171              		.cfi_offset 14, -4
 1172              	.LVL127:
 764:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int status;
 765:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     uint32_t Segments;
 766:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int BitPos;
 767:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     int i;
 768:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** 
 769:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     for( i=0; i<4 && str[i]!=0; i++){
 1173              		.loc 1 769 0
 1174 0002 0023     		movs	r3, #0
 1175 0004 13E0     		b	.L83
 1176              	.LVL128:
 1177              	.L85:
 770:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1178              		.loc 1 770 0 discriminator 4
 1179 0006 1449     		ldr	r1, .L88
 1180 0008 8A5C     		ldrb	r2, [r1, r2]	@ zero_extendqisi2
 1181              	.LVL129:
 771:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         Segments =(~Segments)&0x7F;
 1182              		.loc 1 771 0 discriminator 4
 1183 000a D243     		mvns	r2, r2
 1184              	.LVL130:
 1185 000c 02F07F01 		and	r1, r2, #127
 1186              	.LVL131:
 772:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         BitPos=DisplayBitPos[i];
 1187              		.loc 1 772 0 discriminator 4
 1188 0010 124A     		ldr	r2, .L88+4
 1189 0012 52F82320 		ldr	r2, [r2, r3, lsl #2]
 1190              	.LVL132:
ARM GAS  /tmp/ccirveuY.s 			page 64


 773:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         CurIOVal.u32 &=~(0x7F<<BitPos);
 1191              		.loc 1 773 0 discriminator 4
 1192 0016 7F24     		movs	r4, #127
 1193 0018 04FA02F5 		lsl	r5, r4, r2
 1194 001c 104E     		ldr	r6, .L88+8
 1195 001e 3468     		ldr	r4, [r6]
 1196 0020 24EA0504 		bic	r4, r4, r5
 774:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         CurIOVal.u32 |= Segments<<BitPos;
 1197              		.loc 1 774 0 discriminator 4
 1198 0024 01FA02F2 		lsl	r2, r1, r2
 1199              	.LVL133:
 1200 0028 2243     		orrs	r2, r2, r4
 1201 002a 3260     		str	r2, [r6]
 769:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1202              		.loc 1 769 0 discriminator 4
 1203 002c 0133     		adds	r3, r3, #1
 1204              	.LVL134:
 1205              	.L83:
 769:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1206              		.loc 1 769 0 is_stmt 0 discriminator 1
 1207 002e 032B     		cmp	r3, #3
 1208 0030 0DDC     		bgt	.L84
 769:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         Segments = (uint32_t)ascii_to_display_lut[(uint8_t)str[i]];
 1209              		.loc 1 769 0 discriminator 3
 1210 0032 C25C     		ldrb	r2, [r0, r3]	@ zero_extendqisi2
 1211 0034 002A     		cmp	r2, #0
 1212 0036 E6D1     		bne	.L85
 1213 0038 09E0     		b	.L84
 1214              	.LVL135:
 1215              	.L86:
 775:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 776:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     /* clear unused digit */
 777:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     for( ; i<4;i++){
 778:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         BitPos=DisplayBitPos[i];
 1216              		.loc 1 778 0 is_stmt 1 discriminator 2
 1217 003a 084A     		ldr	r2, .L88+4
 1218 003c 52F82310 		ldr	r1, [r2, r3, lsl #2]
 1219              	.LVL136:
 779:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         CurIOVal.u32 |=0x7F<<BitPos;
 1220              		.loc 1 779 0 discriminator 2
 1221 0040 7F22     		movs	r2, #127
 1222 0042 8A40     		lsls	r2, r2, r1
 1223 0044 0649     		ldr	r1, .L88+8
 1224              	.LVL137:
 1225 0046 0868     		ldr	r0, [r1]
 1226 0048 0243     		orrs	r2, r2, r0
 1227 004a 0A60     		str	r2, [r1]
 777:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         BitPos=DisplayBitPos[i];
 1228              		.loc 1 777 0 discriminator 2
 1229 004c 0133     		adds	r3, r3, #1
 1230              	.LVL138:
 1231              	.L84:
 777:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         BitPos=DisplayBitPos[i];
 1232              		.loc 1 777 0 is_stmt 0 discriminator 1
 1233 004e 032B     		cmp	r3, #3
 1234 0050 F3DD     		ble	.L86
 780:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
ARM GAS  /tmp/ccirveuY.s 			page 65


 781:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     status = _ExpandersSetAllIO();
 1235              		.loc 1 781 0 is_stmt 1
 1236 0052 FFF7FEFF 		bl	_ExpandersSetAllIO
 1237              	.LVL139:
 782:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     if( status ){
 783:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****         XNUCLEO53L0A1_ErrLog("Set i/o");
 784:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     }
 785:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c ****     return status;
 786:../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.c **** }
 1238              		.loc 1 786 0
 1239 0056 70BD     		pop	{r4, r5, r6, pc}
 1240              	.L89:
 1241              		.align	2
 1242              	.L88:
 1243 0058 00000000 		.word	.LANCHOR1
 1244 005c 00000000 		.word	.LANCHOR2
 1245 0060 00000000 		.word	.LANCHOR0
 1246              		.cfi_endproc
 1247              	.LFE123:
 1249              		.comm	XNUCLEO53L0A1_hi2c,56,4
 1250              		.section	.rodata.ascii_to_display_lut,"a",%progbits
 1251              		.align	2
 1252              		.set	.LANCHOR1,. + 0
 1255              	ascii_to_display_lut:
 1256 0000 00000000 		.space	32
 1256      00000000 
 1256      00000000 
 1256      00000000 
 1256      00000000 
 1257 0020 00       		.byte	0
 1258 0021 00000000 		.space	9
 1258      00000000 
 1258      00
 1259 002a 7F       		.byte	127
 1260 002b 0000     		.space	2
 1261 002d 04       		.byte	4
 1262 002e 0000     		.space	2
 1263 0030 7B       		.byte	123
 1264 0031 60       		.byte	96
 1265 0032 3D       		.byte	61
 1266 0033 7C       		.byte	124
 1267 0034 66       		.byte	102
 1268 0035 5E       		.byte	94
 1269 0036 5F       		.byte	95
 1270 0037 68       		.byte	104
 1271 0038 7F       		.byte	127
 1272 0039 7E       		.byte	126
 1273 003a 000000   		.space	3
 1274 003d 14       		.byte	20
 1275 003e 00       		.space	1
 1276 003f 2D       		.byte	45
 1277 0040 18       		.byte	24
 1278 0041 6F       		.byte	111
 1279 0042 57       		.byte	87
 1280 0043 1B       		.byte	27
 1281 0044 00       		.space	1
 1282 0045 1F       		.byte	31
ARM GAS  /tmp/ccirveuY.s 			page 66


 1283 0046 0F       		.byte	15
 1284 0047 7E       		.byte	126
 1285 0048 67       		.byte	103
 1286 0049 60       		.byte	96
 1287 004a 71       		.byte	113
 1288 004b 67       		.byte	103
 1289 004c 13       		.byte	19
 1290 004d 49       		.byte	73
 1291 004e 45       		.byte	69
 1292 004f 7B       		.byte	123
 1293 0050 2F       		.byte	47
 1294 0051 2F       		.byte	47
 1295 0052 05       		.byte	5
 1296 0053 5E       		.byte	94
 1297 0054 17       		.byte	23
 1298 0055 73       		.byte	115
 1299 0056 51       		.byte	81
 1300 0057 32       		.byte	50
 1301 0058 67       		.byte	103
 1302 0059 76       		.byte	118
 1303 005a 3D       		.byte	61
 1304 005b 1B       		.byte	27
 1305 005c 00       		.space	1
 1306 005d 78       		.byte	120
 1307 005e 08       		.byte	8
 1308 005f 10       		.byte	16
 1309 0060 00       		.space	1
 1310 0061 55       		.byte	85
 1311 0062 57       		.byte	87
 1312 0063 15       		.byte	21
 1313 0064 75       		.byte	117
 1314 0065 3F       		.byte	63
 1315 0066 0F       		.byte	15
 1316 0067 7E       		.byte	126
 1317 0068 47       		.byte	71
 1318 0069 01       		.byte	1
 1319 006a 71       		.byte	113
 1320 006b 47       		.byte	71
 1321 006c 11       		.byte	17
 1322 006d 49       		.byte	73
 1323 006e 45       		.byte	69
 1324 006f 55       		.byte	85
 1325 0070 2F       		.byte	47
 1326 0071 6E       		.byte	110
 1327 0072 05       		.byte	5
 1328 0073 5E       		.byte	94
 1329 0074 17       		.byte	23
 1330 0075 73       		.byte	115
 1331 0076 51       		.byte	81
 1332 0077 32       		.byte	50
 1333 0078 67       		.byte	103
 1334 0079 76       		.byte	118
 1335 007a 3D       		.byte	61
 1336 007b 000000   		.space	3
 1337 007e 1C       		.byte	28
 1338 007f 00000000 		.space	129
 1338      00000000 
ARM GAS  /tmp/ccirveuY.s 			page 67


 1338      00000000 
 1338      00000000 
 1338      00000000 
 1339              		.section	.bss.CurIOVal,"aw",%nobits
 1340              		.align	2
 1341              		.set	.LANCHOR0,. + 0
 1344              	CurIOVal:
 1345 0000 00000000 		.space	4
 1346              		.section	.rodata.DisplayBitPos,"a",%progbits
 1347              		.align	2
 1348              		.set	.LANCHOR2,. + 0
 1351              	DisplayBitPos:
 1352 0000 00000000 		.word	0
 1353 0004 07000000 		.word	7
 1354 0008 10000000 		.word	16
 1355 000c 17000000 		.word	23
 1356              		.text
 1357              	.Letext0:
 1358              		.file 3 "/usr/include/newlib/machine/_default_types.h"
 1359              		.file 4 "../Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xe.h"
 1360              		.file 5 "/usr/include/newlib/sys/_stdint.h"
 1361              		.file 6 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1362              		.file 7 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1363              		.file 8 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1364              		.file 9 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1365              		.file 10 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1366              		.file 11 "../Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1367              		.file 12 "../Drivers/BSP/X-NUCLEO-53L0A1/X-NUCLEO-53L0A1.h"
ARM GAS  /tmp/ccirveuY.s 			page 68


DEFINED SYMBOLS
                            *ABS*:00000000 X-NUCLEO-53L0A1.c
     /tmp/ccirveuY.s:22     .text._I2cFailRecover:00000000 $t
     /tmp/ccirveuY.s:26     .text._I2cFailRecover:00000000 _I2cFailRecover
     /tmp/ccirveuY.s:211    .text._I2cFailRecover:000000fc $d
     /tmp/ccirveuY.s:218    .text._ExpanderRd:00000000 $t
     /tmp/ccirveuY.s:222    .text._ExpanderRd:00000000 _ExpanderRd
     /tmp/ccirveuY.s:281    .text._ExpanderRd:00000038 $d
                            *COM*:00000038 XNUCLEO53L0A1_hi2c
     /tmp/ccirveuY.s:286    .text._ExpanderWR:00000000 $t
     /tmp/ccirveuY.s:290    .text._ExpanderWR:00000000 _ExpanderWR
     /tmp/ccirveuY.s:343    .text._ExpanderWR:00000034 $d
     /tmp/ccirveuY.s:348    .text._ExpandersSetAllIO:00000000 $t
     /tmp/ccirveuY.s:352    .text._ExpandersSetAllIO:00000000 _ExpandersSetAllIO
     /tmp/ccirveuY.s:390    .text._ExpandersSetAllIO:00000024 $d
     /tmp/ccirveuY.s:396    .text.XNUCLEO53L0A1_I2C1Configure:00000000 $t
     /tmp/ccirveuY.s:401    .text.XNUCLEO53L0A1_I2C1Configure:00000000 XNUCLEO53L0A1_I2C1Configure
     /tmp/ccirveuY.s:480    .text.XNUCLEO53L0A1_I2C1Configure:0000005c $d
     /tmp/ccirveuY.s:489    .text.XNUCLEO53L0A1_SetIntrStateId:00000000 $t
     /tmp/ccirveuY.s:494    .text.XNUCLEO53L0A1_SetIntrStateId:00000000 XNUCLEO53L0A1_SetIntrStateId
     /tmp/ccirveuY.s:609    .text.XNUCLEO53L0A1_SetIntrStateId:00000078 $d
     /tmp/ccirveuY.s:615    .text.XNUCLEO53L0A1_Init:00000000 $t
     /tmp/ccirveuY.s:620    .text.XNUCLEO53L0A1_Init:00000000 XNUCLEO53L0A1_Init
     /tmp/ccirveuY.s:729    .text.XNUCLEO53L0A1_Init:00000098 $d
     /tmp/ccirveuY.s:734    .text.XNUCLEO53L0A1_GetPB1:00000000 $t
     /tmp/ccirveuY.s:739    .text.XNUCLEO53L0A1_GetPB1:00000000 XNUCLEO53L0A1_GetPB1
     /tmp/ccirveuY.s:794    .text.XNUCLEO53L0A1_ResetId:00000000 $t
     /tmp/ccirveuY.s:799    .text.XNUCLEO53L0A1_ResetId:00000000 XNUCLEO53L0A1_ResetId
     /tmp/ccirveuY.s:908    .text.XNUCLEO53L0A1_ResetId:00000084 $d
     /tmp/ccirveuY.s:915    .text.VL53L0A1_EXTI_IOConfigure:00000000 $t
     /tmp/ccirveuY.s:920    .text.VL53L0A1_EXTI_IOConfigure:00000000 VL53L0A1_EXTI_IOConfigure
     /tmp/ccirveuY.s:1062   .text.VL53L0A1_EXTI_IOConfigure:000000b4 $d
     /tmp/ccirveuY.s:1070   .text.VL53L0A1_EXTI_IOUnconfigure:00000000 $t
     /tmp/ccirveuY.s:1075   .text.VL53L0A1_EXTI_IOUnconfigure:00000000 VL53L0A1_EXTI_IOUnconfigure
     /tmp/ccirveuY.s:1146   .text.VL53L0A1_EXTI_IOUnconfigure:00000050 $d
     /tmp/ccirveuY.s:1153   .text.XNUCLEO53L0A1_SetDisplayString:00000000 $t
     /tmp/ccirveuY.s:1158   .text.XNUCLEO53L0A1_SetDisplayString:00000000 XNUCLEO53L0A1_SetDisplayString
     /tmp/ccirveuY.s:1243   .text.XNUCLEO53L0A1_SetDisplayString:00000058 $d
     /tmp/ccirveuY.s:1251   .rodata.ascii_to_display_lut:00000000 $d
     /tmp/ccirveuY.s:1255   .rodata.ascii_to_display_lut:00000000 ascii_to_display_lut
     /tmp/ccirveuY.s:1340   .bss.CurIOVal:00000000 $d
     /tmp/ccirveuY.s:1344   .bss.CurIOVal:00000000 CurIOVal
     /tmp/ccirveuY.s:1347   .rodata.DisplayBitPos:00000000 $d
     /tmp/ccirveuY.s:1351   .rodata.DisplayBitPos:00000000 DisplayBitPos
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
HAL_GPIO_WritePin
HAL_GPIO_Init
HAL_Delay
HAL_GPIO_ReadPin
HAL_I2C_Master_Transmit
HAL_I2C_Master_Receive
memcpy
HAL_I2C_Init
HAL_NVIC_EnableIRQ
HAL_NVIC_DisableIRQ
ARM GAS  /tmp/ccirveuY.s 			page 69


HAL_NVIC_SetPriority
HAL_GPIO_DeInit
