/* bench 26492.3.0 891fc74bc73f */
/* bench 26492.3.1 e9e9414805ec */
/* bench 26492.3.2 43742770f02f */
/* bench 26492.3.3 6dc358c61014 */
/* bench 26492.3.4 3b67f30953b4 */
/* bench 26492.3.5 4c2c5f275235 */
/* bench 26492.3.6 baf0d7863a88 */
/* bench 26492.3.7 9f0ffa47fc8e */
/* bench 26492.3.8 6f43f304aadf */
/* bench 26492.3.9 fa3c363ca357 */
/*
 *  S390 version
 *
 *  Derived from "include/asm-i386/ucontext.h"
 */

#ifndef _ASM_S390_UCONTEXT_H
#define _ASM_S390_UCONTEXT_H

#define UC_GPRS_HIGH	1	/* uc_mcontext_ext has valid high gprs */
#define UC_VXRS		2	/* uc_mcontext_ext has valid vector regs */

/*
 * The struct ucontext_extended describes how the registers are stored
 * on a rt signal frame. Please note that the structure is not fixed,
 * if new CPU registers are added to the user state the size of the
 * struct ucontext_extended will increase.
 */
struct ucontext_extended {
	unsigned long	  uc_flags;
	struct ucontext  *uc_link;
	stack_t		  uc_stack;
	_sigregs	  uc_mcontext;
	sigset_t	  uc_sigmask;
	/* Allow for uc_sigmask growth.  Glibc uses a 1024-bit sigset_t.  */
	unsigned char	  __unused[128 - sizeof(sigset_t)];
	_sigregs_ext	  uc_mcontext_ext;
};

struct ucontext {
	unsigned long	  uc_flags;
	struct ucontext  *uc_link;
	stack_t		  uc_stack;
	_sigregs          uc_mcontext;
	sigset_t	  uc_sigmask;
	/* Allow for uc_sigmask growth.  Glibc uses a 1024-bit sigset_t.  */
	unsigned char	  __unused[128 - sizeof(sigset_t)];
};

#endif /* !_ASM_S390_UCONTEXT_H */
