
---------- Begin Simulation Statistics ----------
final_tick                               2000000000000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312395                       # Simulator instruction rate (inst/s)
host_mem_usage                              201486108                       # Number of bytes of host memory used
host_op_rate                                   352112                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  8939.74                       # Real time elapsed on the host
host_tick_rate                              118862431                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2792728670                       # Number of instructions simulated
sim_ops                                    3147794551                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.062600                       # Number of seconds simulated
sim_ticks                                1062599534918                       # Number of ticks simulated
system.cpu.committedInsts                           0                       # Number of instructions committed
system.cpu.committedOps                             0                       # Number of ops (including micro ops) committed
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                0                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                          0                       # Number of busy cycles
system.cpu.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                      0                       # Number of float alu accesses
system.cpu.num_fp_insts                             0                       # number of float instructions
system.cpu.num_fp_register_reads                    0                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_func_calls                           0                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu.num_int_insts                            0                       # number of integer instructions
system.cpu.num_int_register_reads                   0                       # number of times the integer registers were read
system.cpu.num_int_register_writes                  0                       # number of times the integer registers were written
system.cpu.num_load_insts                           0                       # Number of load instructions
system.cpu.num_mem_refs                             0                       # number of memory refs
system.cpu.num_store_insts                          0                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                     0                       # Class of executed instruction
system.cpu.op_class::IntAlu                         0                       # Class of executed instruction
system.cpu.op_class::IntMult                        0                       # Class of executed instruction
system.cpu.op_class::IntDiv                         0                       # Class of executed instruction
system.cpu.op_class::FloatAdd                       0                       # Class of executed instruction
system.cpu.op_class::FloatCmp                       0                       # Class of executed instruction
system.cpu.op_class::FloatCvt                       0                       # Class of executed instruction
system.cpu.op_class::FloatMult                      0                       # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0                       # Class of executed instruction
system.cpu.op_class::FloatDiv                       0                       # Class of executed instruction
system.cpu.op_class::FloatMisc                      0                       # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0                       # Class of executed instruction
system.cpu.op_class::SimdAdd                        0                       # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0                       # Class of executed instruction
system.cpu.op_class::SimdAlu                        0                       # Class of executed instruction
system.cpu.op_class::SimdCmp                        0                       # Class of executed instruction
system.cpu.op_class::SimdCvt                        0                       # Class of executed instruction
system.cpu.op_class::SimdMisc                       0                       # Class of executed instruction
system.cpu.op_class::SimdMult                       0                       # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0                       # Class of executed instruction
system.cpu.op_class::SimdShift                      0                       # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0                       # Class of executed instruction
system.cpu.op_class::SimdDiv                        0                       # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0                       # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0                       # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0                       # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0                       # Class of executed instruction
system.cpu.op_class::SimdAes                        0                       # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0                       # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0                       # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0                       # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0                       # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0                       # Class of executed instruction
system.cpu.op_class::MemRead                        0                       # Class of executed instruction
system.cpu.op_class::MemWrite                       0                       # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0                       # Class of executed instruction
system.cpu.op_class::FloatMemWrite                  0                       # Class of executed instruction
system.cpu.op_class::IprAccess                      0                       # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0                       # Class of executed instruction
system.cpu.op_class::total                          0                       # Class of executed instruction
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      1681704                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       3363366                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.switch_cpus.Branches                 156407115                       # Number of branches fetched
system.switch_cpus.committedInsts           792728669                       # Number of instructions committed
system.switch_cpus.committedOps             900037097                       # Number of ops (including micro ops) committed
system.switch_cpus.dtb.accesses                     0                       # DTB accesses
system.switch_cpus.dtb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.hits                         0                       # DTB hits
system.switch_cpus.dtb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.dtb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.dtb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.dtb.misses                       0                       # DTB misses
system.switch_cpus.dtb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.read_accesses                0                       # DTB read accesses
system.switch_cpus.dtb.read_hits                    0                       # DTB read hits
system.switch_cpus.dtb.read_misses                  0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.dtb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.dtb.write_accesses               0                       # DTB write accesses
system.switch_cpus.dtb.write_hits                   0                       # DTB write hits
system.switch_cpus.dtb.write_misses                 0                       # DTB write misses
system.switch_cpus.idle_fraction                    0                       # Percentage of idle cycles
system.switch_cpus.itb.accesses                     0                       # DTB accesses
system.switch_cpus.itb.align_faults                 0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.domain_faults                0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.flush_entries                0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.flush_tlb                    0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.flush_tlb_asid               0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.flush_tlb_mva                0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.hits                         0                       # DTB hits
system.switch_cpus.itb.inst_accesses                0                       # ITB inst accesses
system.switch_cpus.itb.inst_hits                    0                       # ITB inst hits
system.switch_cpus.itb.inst_misses                  0                       # ITB inst misses
system.switch_cpus.itb.misses                       0                       # DTB misses
system.switch_cpus.itb.perms_faults                 0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.prefetch_faults              0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.switch_cpus.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.switch_cpus.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.switch_cpus.itb.walker.walks                 0                       # Table walker walks requested
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                1                       # Percentage of non-idle cycles
system.switch_cpus.numCycles               2548200323                       # number of cpu cycles simulated
system.switch_cpus.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus.numWorkItemsStarted              0                       # number of work items this cpu started
system.switch_cpus.num_busy_cycles         2548200323                       # Number of busy cycles
system.switch_cpus.num_cc_register_reads    242376318                       # number of times the CC registers were read
system.switch_cpus.num_cc_register_writes    233552722                       # number of times the CC registers were written
system.switch_cpus.num_conditional_control_insts    125676933                       # number of instructions that are conditional controls
system.switch_cpus.num_fp_alu_accesses              0                       # Number of float alu accesses
system.switch_cpus.num_fp_insts                     0                       # number of float instructions
system.switch_cpus.num_fp_register_reads            0                       # number of times the floating registers were read
system.switch_cpus.num_fp_register_writes            0                       # number of times the floating registers were written
system.switch_cpus.num_func_calls            17723613                       # number of times a function call or return occured
system.switch_cpus.num_idle_cycles                  0                       # Number of idle cycles
system.switch_cpus.num_int_alu_accesses     727542987                       # Number of integer alu accesses
system.switch_cpus.num_int_insts            727542987                       # number of integer instructions
system.switch_cpus.num_int_register_reads   1229208665                       # number of times the integer registers were read
system.switch_cpus.num_int_register_writes    640812104                       # number of times the integer registers were written
system.switch_cpus.num_load_insts           177968638                       # Number of load instructions
system.switch_cpus.num_mem_refs             298781510                       # number of memory refs
system.switch_cpus.num_store_insts          120812872                       # Number of store instructions
system.switch_cpus.num_vec_alu_accesses     140513311                       # Number of vector alu accesses
system.switch_cpus.num_vec_insts            140513311                       # number of vector instructions
system.switch_cpus.num_vec_register_reads    188745399                       # number of times the vector registers were read
system.switch_cpus.num_vec_register_writes    112361588                       # number of times the vector registers were written
system.switch_cpus.op_class::No_OpClass             0      0.00%      0.00% # Class of executed instruction
system.switch_cpus.op_class::IntAlu         504838300     56.09%     56.09% # Class of executed instruction
system.switch_cpus.op_class::IntMult          3322243      0.37%     56.46% # Class of executed instruction
system.switch_cpus.op_class::IntDiv                 0      0.00%     56.46% # Class of executed instruction
system.switch_cpus.op_class::FloatAdd        18345688      2.04%     58.50% # Class of executed instruction
system.switch_cpus.op_class::FloatCmp        12132777      1.35%     59.85% # Class of executed instruction
system.switch_cpus.op_class::FloatCvt         4994070      0.55%     60.40% # Class of executed instruction
system.switch_cpus.op_class::FloatMult       16544540      1.84%     62.24% # Class of executed instruction
system.switch_cpus.op_class::FloatMultAcc     19911398      2.21%     64.45% # Class of executed instruction
system.switch_cpus.op_class::FloatDiv         2786770      0.31%     64.76% # Class of executed instruction
system.switch_cpus.op_class::FloatMisc       17276952      1.92%     66.68% # Class of executed instruction
system.switch_cpus.op_class::FloatSqrt              0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAdd                0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAddAcc             0      0.00%     66.68% # Class of executed instruction
system.switch_cpus.op_class::SimdAlu          1102916      0.12%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCmp                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdCvt                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMisc               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMult               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShift              0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShiftAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdDiv                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSqrt               0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatCvt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatDiv            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMisc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMult            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatMultAcc            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatSqrt            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceAdd            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdFloatReduceCmp            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAes                0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdAesMix             0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha1Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdSha256Hash2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma2            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdShaSigma3            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::SimdPredAlu            0      0.00%     66.80% # Class of executed instruction
system.switch_cpus.op_class::MemRead        177968638     19.77%     86.58% # Class of executed instruction
system.switch_cpus.op_class::MemWrite       120812872     13.42%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemRead            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::FloatMemWrite            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::IprAccess              0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::InstPrefetch            0      0.00%    100.00% # Class of executed instruction
system.switch_cpus.op_class::total          900037164                       # Class of executed instruction
system.tol2bus.snoop_filter.hit_multi_requests           42                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           42                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      1743947                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      1711728                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      3487894                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        1711770                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1680890                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       598521                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1083141                       # Transaction distribution
system.membus.trans_dist::ReadExReq               814                       # Transaction distribution
system.membus.trans_dist::ReadExResp              814                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1680890                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls0.port      2558537                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls1.port      2486533                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      5045070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                5045070                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls0.port    147726080                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls1.port    144142720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total    291868800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               291868800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1681704                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1681704    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1681704                       # Request fanout histogram
system.membus.reqLayer0.occupancy          4905856759                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.5                       # Layer utilization (%)
system.membus.reqLayer1.occupancy          4801239345                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               0.5                       # Layer utilization (%)
system.membus.respLayer1.occupancy        15926984234                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.switch_cpus.numPwrStateTransitions            1                       # Number of power state transitions
system.switch_cpus.pwrStateResidencyTicks::OFF 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.switch_cpus.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           1743105                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1256376                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         2811631                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq              842                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp             842                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      1743105                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      5231841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               5231841                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    307430656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              307430656                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         2324060                       # Total snoops (count)
system.tol2bus.snoopTraffic                  76610688                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          4068007                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.420809                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.493710                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                2356195     57.92%     57.92% # Request fanout histogram
system.tol2bus.snoop_fanout::1                1711770     42.08%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     42      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            4068007                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         2551753938                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        3636129495                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.3                       # Layer utilization (%)
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::.switch_cpus.data    109165184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total         109165184                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::.writebacks     38560896                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total       38560896                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::.switch_cpus.data       852853                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             852853                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::.writebacks       301257                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total            301257                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::.switch_cpus.data    102734078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            102734078                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::.writebacks      36289208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            36289208                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::.writebacks      36289208                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::.switch_cpus.data    102734078                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           139023287                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.avgPriority_.writebacks::samples    602492.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.avgPriority_.switch_cpus.data::samples   1685420.00                       # Average QoS priority value for accepted requests
system.mem_ctrls0.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls0.priorityMaxLatency     0.000610620968                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls0.numReadWriteTurnArounds        33732                       # Number of turnarounds from READ to WRITE
system.mem_ctrls0.numWriteReadTurnArounds        33732                       # Number of turnarounds from WRITE to READ
system.mem_ctrls0.numStayReadState            3098448                       # Number of times bus staying in READ state
system.mem_ctrls0.numStayWriteState            569203                       # Number of times bus staying in WRITE state
system.mem_ctrls0.readReqs                     852853                       # Number of read requests accepted
system.mem_ctrls0.writeReqs                    301257                       # Number of write requests accepted
system.mem_ctrls0.readBursts                  1705706                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                  602514                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.servicedByWrQ                 20286                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                   22                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            55115                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1            42149                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2            59954                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3            39703                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4            39835                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5            43690                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6           317223                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7           239490                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            40897                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9           129376                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10          212024                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11          192140                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12          103253                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           59551                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           51078                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15           59942                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0            27524                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1            16488                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2            18404                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3            18318                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4            19566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5            23734                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6            20566                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7            19895                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8            36200                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9           130959                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10           90801                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11           50916                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12           47742                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13           22858                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14           22016                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15           36474                       # Per bank write bursts
system.mem_ctrls0.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls0.totQLat                 33139971003                       # Total ticks spent queuing
system.mem_ctrls0.totBusLat                8427100000                       # Total ticks spent in databus transfers
system.mem_ctrls0.totMemAccLat            64741596003                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.avgQLat                    19662.74                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               38412.74                       # Average memory access latency per DRAM burst
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.readRowHits                 1007831                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                 379234                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                59.80                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               62.94                       # Row buffer hit rate for writes
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6              1705706                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6              602514                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                 843188                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                 842232                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                 30664                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                 31311                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                 33731                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                 33784                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                 33755                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                 33740                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                 33733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                 33734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                 33735                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                 33734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                 33733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                 33735                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                 33736                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                 33734                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                 33733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                 33733                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                 33732                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                 33732                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                   688                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       900815                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   162.546423                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean   147.108634                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev    94.460196                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        36583      4.06%      4.06% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255       697640     77.45%     81.51% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383       112196     12.45%     93.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511        35163      3.90%     97.86% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639        11839      1.31%     99.18% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767         4415      0.49%     99.67% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895         1816      0.20%     99.87% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          777      0.09%     99.96% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          386      0.04%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       900815                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples        33732                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean     49.963773                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    47.693187                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev    14.942709                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::8-15            43      0.13%      0.13% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::16-23          573      1.70%      1.83% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::24-31         2426      7.19%      9.02% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::32-39         5214     15.46%     24.48% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::40-47         6981     20.70%     45.17% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::48-55         6916     20.50%     65.67% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::56-63         5336     15.82%     81.49% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::64-71         3287      9.74%     91.24% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::72-79         1693      5.02%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::80-87          774      2.29%     98.55% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::88-95          325      0.96%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::96-103          116      0.34%     99.86% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::104-111           32      0.09%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::112-119           11      0.03%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::120-127            4      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::136-143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total        33732                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples        33732                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     17.860222                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    17.850963                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.559892                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16            2415      7.16%      7.16% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17             653      1.94%      9.10% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18           29971     88.85%     97.95% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19             619      1.84%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20              73      0.22%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::21               1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total        33732                       # Writes before turning the bus around for reads
system.mem_ctrls0.bytesReadDRAM             107866880                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                1298304                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten               38557504                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys              109165184                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys            38560896                       # Total written bytes from the system interface side
system.mem_ctrls0.avgRdBW                      101.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       36.29                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   102.73                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    36.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        1.08                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    0.79                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls0.totGap                 1062597902553                       # Total gap between requests
system.mem_ctrls0.avgGap                    920707.65                       # Average gap between requests
system.mem_ctrls0.masterReadBytes::.switch_cpus.data    107866880                       # Per-master bytes read from memory
system.mem_ctrls0.masterWriteBytes::.writebacks     38557504                       # Per-master bytes write to memory
system.mem_ctrls0.masterReadRate::.switch_cpus.data 101512259.751105576754                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls0.masterWriteRate::.writebacks 36286016.258209124207                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls0.masterReadAccesses::.switch_cpus.data      1705706                       # Per-master read serviced memory accesses
system.mem_ctrls0.masterWriteAccesses::.writebacks       602514                       # Per-master write serviced memory accesses
system.mem_ctrls0.masterReadTotalLat::.switch_cpus.data  64741596003                       # Per-master read total memory access latency
system.mem_ctrls0.masterWriteTotalLat::.writebacks 24562228116404                       # Per-master write total memory access latency
system.mem_ctrls0.masterReadAvgLat::.switch_cpus.data     37955.89                       # Per-master read average memory access latency
system.mem_ctrls0.masterWriteAvgLat::.writebacks  40766236.33                       # Per-master write average memory access latency
system.mem_ctrls0.pageHitRate                   60.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls0.rank1.actEnergy          3523975560                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank1.preEnergy          1873037430                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank1.readEnergy         6056583540                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank1.writeEnergy        2286182520                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank1.actBackEnergy    342889391520                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank1.preBackEnergy    119288829120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank1.totalEnergy      559798535130                       # Total energy per rank (pJ)
system.mem_ctrls0.rank1.averagePower       526.819857                       # Core power per rank (mW)
system.mem_ctrls0.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank1.memoryStateTime::IDLE 306974350622                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT 720142724296                       # Time in different power states
system.mem_ctrls0.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.actEnergy          2907850680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0.rank0.preEnergy          1545555495                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0.rank0.readEnergy         5977315260                       # Energy for read commands per rank (pJ)
system.mem_ctrls0.rank0.writeEnergy         858663900                       # Energy for write commands per rank (pJ)
system.mem_ctrls0.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0.rank0.actBackEnergy    348410729010                       # Energy for active background per rank (pJ)
system.mem_ctrls0.rank0.preBackEnergy    114639546720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0.rank0.totalEnergy      558220196505                       # Total energy per rank (pJ)
system.mem_ctrls0.rank0.averagePower       525.334501                       # Core power per rank (mW)
system.mem_ctrls0.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls0.rank0.memoryStateTime::IDLE 294834914521                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT 732282160397                       # Time in different power states
system.mem_ctrls0.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::.switch_cpus.data    106092928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total         106092928                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::.writebacks     38049792                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total       38049792                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::.switch_cpus.data       828851                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             828851                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::.writebacks       297264                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total            297264                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::.switch_cpus.data     99842814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total             99842814                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::.writebacks      35808214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            35808214                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::.writebacks      35808214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::.switch_cpus.data     99842814                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           135651029                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.avgPriority_.writebacks::samples    594512.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.avgPriority_.switch_cpus.data::samples   1639349.00                       # Average QoS priority value for accepted requests
system.mem_ctrls1.priorityMinLatency     0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls1.priorityMaxLatency     0.000698699616                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls1.numReadWriteTurnArounds        33279                       # Number of turnarounds from READ to WRITE
system.mem_ctrls1.numWriteReadTurnArounds        33279                       # Number of turnarounds from WRITE to READ
system.mem_ctrls1.numStayReadState            3025523                       # Number of times bus staying in READ state
system.mem_ctrls1.numStayWriteState            561671                       # Number of times bus staying in WRITE state
system.mem_ctrls1.readReqs                     828851                       # Number of read requests accepted
system.mem_ctrls1.writeReqs                    297264                       # Number of write requests accepted
system.mem_ctrls1.readBursts                  1657702                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                  594528                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.servicedByWrQ                 18353                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                   16                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0            55515                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1            42865                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2            41476                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3            39495                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4            40321                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5            44238                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6           305032                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7           228287                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            31026                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9           133328                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10          208041                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11          195427                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12          104707                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           59579                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           50700                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15           59312                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0            28267                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1            16848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2            17329                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3            18210                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4            20178                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5            24244                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6            20848                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7            19492                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8            21724                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9           137698                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10           89123                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11           51388                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12           48506                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13           22754                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14           22310                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15           35566                       # Per bank write bursts
system.mem_ctrls1.avgRdQLen                      2.00                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     25.09                       # Average write queue length when enqueuing
system.mem_ctrls1.totQLat                 32275019868                       # Total ticks spent queuing
system.mem_ctrls1.totBusLat                8196745000                       # Total ticks spent in databus transfers
system.mem_ctrls1.totMemAccLat            63012813618                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.avgQLat                    19687.71                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               38437.71                       # Average memory access latency per DRAM burst
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.readRowHits                  977509                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                 376837                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                59.63                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               63.39                       # Row buffer hit rate for writes
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6              1657702                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6              594528                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                 820096                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                 819253                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                      0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                 30295                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                 30949                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                 33279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                 33328                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                 33299                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                 33288                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                 33280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                 33280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                 33280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                 33280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                 33280                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                 33282                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                 33283                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                 33281                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                 33279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                 33279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                 33279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                 33279                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                   697                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       879487                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   162.555126                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean   146.966044                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev    95.854117                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        35638      4.05%      4.05% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255       682849     77.64%     81.69% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383       108256     12.31%     94.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511        33596      3.82%     97.82% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639        11328      1.29%     99.11% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         4441      0.50%     99.62% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895         1956      0.22%     99.84% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          891      0.10%     99.94% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          532      0.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       879487                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples        33279                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean     49.258481                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    47.016083                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev    14.781467                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::8-15            40      0.12%      0.12% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::16-23          616      1.85%      1.97% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::24-31         2531      7.61%      9.58% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::32-39         5407     16.25%     25.82% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::40-47         7119     21.39%     47.22% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::48-55         6811     20.47%     67.68% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::56-63         5082     15.27%     82.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::64-71         3022      9.08%     92.03% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::72-79         1539      4.62%     96.66% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::80-87          680      2.04%     98.70% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::88-95          281      0.84%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::96-103           98      0.29%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::104-111           37      0.11%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::112-119           12      0.04%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::120-127            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::128-135            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::144-151            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total        33279                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples        33279                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     17.863668                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    17.854532                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.556298                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16            2333      7.01%      7.01% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17             651      1.96%      8.97% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18           29590     88.91%     97.88% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19             632      1.90%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::20              71      0.21%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::21               2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total        33279                       # Writes before turning the bus around for reads
system.mem_ctrls1.bytesReadDRAM             104918336                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                1174592                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten               38047040                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys              106092928                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys            38049792                       # Total written bytes from the system interface side
system.mem_ctrls1.avgRdBW                       98.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       35.81                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                    99.84                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    35.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        1.05                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    0.77                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.28                       # Data bus utilization in percentage for writes
system.mem_ctrls1.totGap                 1062598206129                       # Total gap between requests
system.mem_ctrls1.avgGap                    943596.53                       # Average gap between requests
system.mem_ctrls1.masterReadBytes::.switch_cpus.data    104918336                       # Per-master bytes read from memory
system.mem_ctrls1.masterWriteBytes::.writebacks     38047040                       # Per-master bytes write to memory
system.mem_ctrls1.masterReadRate::.switch_cpus.data 98737419.462635532022                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls1.masterWriteRate::.writebacks 35805624.555384419858                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls1.masterReadAccesses::.switch_cpus.data      1657702                       # Per-master read serviced memory accesses
system.mem_ctrls1.masterWriteAccesses::.writebacks       594528                       # Per-master write serviced memory accesses
system.mem_ctrls1.masterReadTotalLat::.switch_cpus.data  63012813618                       # Per-master read total memory access latency
system.mem_ctrls1.masterWriteTotalLat::.writebacks 24545241917214                       # Per-master write total memory access latency
system.mem_ctrls1.masterReadAvgLat::.switch_cpus.data     38012.15                       # Per-master read average memory access latency
system.mem_ctrls1.masterWriteAvgLat::.writebacks  41285258.08                       # Per-master write average memory access latency
system.mem_ctrls1.pageHitRate                   60.63                       # Row buffer hit rate, read and write combined
system.mem_ctrls1.rank1.actEnergy          3455167380                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank1.preEnergy          1836465015                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank1.readEnergy         6012736800                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank1.writeEnergy        2239740180                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank1.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank1.actBackEnergy    342121327350                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank1.preBackEnergy    119934927360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank1.totalEnergy      559480899525                       # Total energy per rank (pJ)
system.mem_ctrls1.rank1.averagePower       526.520934                       # Core power per rank (mW)
system.mem_ctrls1.rank1.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank1.memoryStateTime::IDLE 308661323526                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT 718455751392                       # Time in different power states
system.mem_ctrls1.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.actEnergy          2824376940                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1.rank0.preEnergy          1501188150                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1.rank0.readEnergy         5692215060                       # Energy for read commands per rank (pJ)
system.mem_ctrls1.rank0.writeEnergy         863471520                       # Energy for write commands per rank (pJ)
system.mem_ctrls1.rank0.refreshEnergy    83880535440.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1.rank0.actBackEnergy    342684629280                       # Energy for active background per rank (pJ)
system.mem_ctrls1.rank0.preBackEnergy    119460817920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1.rank0.totalEnergy      556907234310                       # Total energy per rank (pJ)
system.mem_ctrls1.rank0.averagePower       524.098888                       # Core power per rank (mW)
system.mem_ctrls1.rank0.totalIdleTime               0                       # Total Idle time Per DRAM Rank
system.mem_ctrls1.rank0.memoryStateTime::IDLE 307404510311                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::REF  35482460000                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT 719712564607                       # Time in different power states
system.mem_ctrls1.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.switch_cpus.data        62243                       # number of demand (read+write) hits
system.l2.demand_hits::total                    62243                       # number of demand (read+write) hits
system.l2.overall_hits::.switch_cpus.data        62243                       # number of overall hits
system.l2.overall_hits::total                   62243                       # number of overall hits
system.l2.demand_misses::.switch_cpus.data      1681704                       # number of demand (read+write) misses
system.l2.demand_misses::total                1681704                       # number of demand (read+write) misses
system.l2.overall_misses::.switch_cpus.data      1681704                       # number of overall misses
system.l2.overall_misses::total               1681704                       # number of overall misses
system.l2.demand_miss_latency::.switch_cpus.data 149093308053                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     149093308053                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.switch_cpus.data 149093308053                       # number of overall miss cycles
system.l2.overall_miss_latency::total    149093308053                       # number of overall miss cycles
system.l2.demand_accesses::.switch_cpus.data      1743947                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              1743947                       # number of demand (read+write) accesses
system.l2.overall_accesses::.switch_cpus.data      1743947                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             1743947                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.switch_cpus.data     0.964309                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.964309                       # miss rate for demand accesses
system.l2.overall_miss_rate::.switch_cpus.data     0.964309                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.964309                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.switch_cpus.data 88656.094088                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 88656.094088                       # average overall miss latency
system.l2.overall_avg_miss_latency::.switch_cpus.data 88656.094088                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 88656.094088                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              598521                       # number of writebacks
system.l2.writebacks::total                    598521                       # number of writebacks
system.l2.demand_mshr_misses::.switch_cpus.data      1681704                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1681704                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.switch_cpus.data      1681704                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1681704                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.switch_cpus.data 134708116096                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 134708116096                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.switch_cpus.data 134708116096                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 134708116096                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.switch_cpus.data     0.964309                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.964309                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.switch_cpus.data     0.964309                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.964309                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.switch_cpus.data 80102.155966                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 80102.155966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.switch_cpus.data 80102.155966                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 80102.155966                       # average overall mshr miss latency
system.l2.replacements                        2324060                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       657855                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           657855                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       657855                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       657855                       # number of WritebackDirty accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks      1069372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total       1069372                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.switch_cpus.data           28                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    28                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.switch_cpus.data          814                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 814                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.switch_cpus.data     67333824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      67333824                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.switch_cpus.data          842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               842                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.switch_cpus.data     0.966746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.966746                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.switch_cpus.data 82719.685504                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 82719.685504                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.switch_cpus.data          814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            814                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.switch_cpus.data     60370611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     60370611                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.switch_cpus.data     0.966746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.966746                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.switch_cpus.data 74165.369779                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 74165.369779                       # average ReadExReq mshr miss latency
system.l2.ReadSharedReq_hits::.switch_cpus.data        62215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             62215                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.switch_cpus.data      1680890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1680890                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.switch_cpus.data 149025974229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 149025974229                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.switch_cpus.data      1743105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       1743105                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.switch_cpus.data     0.964308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.964308                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.switch_cpus.data 88658.968897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 88658.968897                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.switch_cpus.data      1680890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1680890                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.switch_cpus.data 134647745485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 134647745485                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.switch_cpus.data     0.964308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.964308                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.switch_cpus.data 80105.030957                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80105.030957                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                          128                       # Cycle average of tags in use
system.l2.tags.total_refs                     2418618                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   2324188                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.040629                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      37.138223                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data         0.002810                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.switch_cpus.data    90.858967                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.290142                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.000022                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.switch_cpus.data     0.709836                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024           128                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           18                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  58129692                       # Number of tag accesses
system.l2.tags.data_accesses                 58129692                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       417                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   2                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON    937400465082                       # Cumulative time (in ticks) in various power states
system.cpu.pwrStateResidencyTicks::OFF   1062599534918                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst   2000204426                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::.switch_cpus.inst    792728737                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       2792933163                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst   2000204426                       # number of overall hits
system.cpu.icache.overall_hits::.switch_cpus.inst    792728737                       # number of overall hits
system.cpu.icache.overall_hits::total      2792933163                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          868                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            868                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          868                       # number of overall misses
system.cpu.icache.overall_misses::total           868                       # number of overall misses
system.cpu.icache.demand_accesses::.cpu.inst   2000205294                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::.switch_cpus.inst    792728737                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   2792934031                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst   2000205294                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::.switch_cpus.inst    792728737                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   2792934031                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000000                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000000                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000000                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000000                       # miss rate for overall accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          244                       # number of writebacks
system.cpu.icache.writebacks::total               244                       # number of writebacks
system.cpu.icache.replacements                    244                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst   2000204426                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::.switch_cpus.inst    792728737                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      2792933163                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          868                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           868                       # number of ReadReq misses
system.cpu.icache.ReadReq_accesses::.cpu.inst   2000205294                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::.switch_cpus.inst    792728737                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   2792934031                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000000                       # miss rate for ReadReq accesses
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           623.917117                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          2792934031                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               868                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          3217665.934332                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   623.917117                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999867                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          624                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          624                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses      108924428077                       # Number of tag accesses
system.cpu.icache.tags.data_accesses     108924428077                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data    674383437                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::.switch_cpus.data    278287590                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        952671027                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data    674383437                       # number of overall hits
system.cpu.dcache.overall_hits::.switch_cpus.data    278287590                       # number of overall hits
system.cpu.dcache.overall_hits::total       952671027                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data      4697758                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::.switch_cpus.data      1743918                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        6441676                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data      4697758                       # number of overall misses
system.cpu.dcache.overall_misses::.switch_cpus.data      1743918                       # number of overall misses
system.cpu.dcache.overall_misses::total       6441676                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.switch_cpus.data 153272834835                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 153272834835                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.switch_cpus.data 153272834835                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 153272834835                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data    679081195                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::.switch_cpus.data    280031508                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    959112703                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data    679081195                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::.switch_cpus.data    280031508                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    959112703                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.006918                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::.switch_cpus.data     0.006228                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.006716                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.006918                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::.switch_cpus.data     0.006228                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.006716                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.switch_cpus.data 87889.932230                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 23793.937298                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.switch_cpus.data 87889.932230                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 23793.937298                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks      2894235                       # number of writebacks
system.cpu.dcache.writebacks::total           2894235                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.switch_cpus.data      1743918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      1743918                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.switch_cpus.data      1743918                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      1743918                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.switch_cpus.data 151818407223                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 151818407223                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.switch_cpus.data 151818407223                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 151818407223                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001818                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.switch_cpus.data     0.006228                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001818                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.switch_cpus.data 87055.932230                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 87055.932230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.switch_cpus.data 87055.932230                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 87055.932230                       # average overall mshr miss latency
system.cpu.dcache.replacements                6441548                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data    384340321                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::.switch_cpus.data    167402197                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       551742518                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data      3945485                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::.switch_cpus.data      1743076                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       5688561                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.switch_cpus.data 153203500245                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 153203500245                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data    388285806                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::.switch_cpus.data    169145273                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    557431079                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010161                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::.switch_cpus.data     0.010305                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010205                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.switch_cpus.data 87892.610675                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 26931.855041                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.switch_cpus.data      1743076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      1743076                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.switch_cpus.data 151749774861                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 151749774861                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.switch_cpus.data     0.010305                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.switch_cpus.data 87058.610675                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 87058.610675                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data    290043116                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::.switch_cpus.data    110885393                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total      400928509                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       752273                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::.switch_cpus.data          842                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       753115                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.switch_cpus.data     69334590                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     69334590                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data    290795389                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::.switch_cpus.data    110886235                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total    401681624                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.002587                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::.switch_cpus.data     0.000008                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001875                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.switch_cpus.data 82345.118765                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total    92.063749                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.switch_cpus.data          842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          842                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.switch_cpus.data     68632362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     68632362                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.switch_cpus.data     0.000008                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.switch_cpus.data 81511.118765                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 81511.118765                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data     22685143                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::.switch_cpus.data      9926608                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total     32611751                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data           99                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::.switch_cpus.data           29                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total          128                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.switch_cpus.data      1689684                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total      1689684                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data     22685242                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::.switch_cpus.data      9926637                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total     32611879                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::.switch_cpus.data     0.000003                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000004                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.switch_cpus.data 58264.965517                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total 13200.656250                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.switch_cpus.data           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total           29                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.switch_cpus.data      1665498                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total      1665498                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.switch_cpus.data     0.000003                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.switch_cpus.data 57430.965517                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total 57430.965517                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data     22685242                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::.switch_cpus.data      9926637                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total     32611879                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data     22685242                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::.switch_cpus.data      9926637                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total     32611879                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2000000000000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.999314                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs          1024336461                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           6441804                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            159.013913                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle              1668                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   149.744201                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.switch_cpus.data   106.255112                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.584938                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.switch_cpus.data     0.415059                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999997                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           70                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           62                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses       32785208556                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses      32785208556                       # Number of data accesses

---------- End Simulation Statistics   ----------
