

Implementation tool: Xilinx Vivado v.2017.2
Project:             GeneticAlgo
Solution:            solution1
Device target:       xc7z010clg400-1
Report date:         Thu Dec 13 12:14:02 +0100 2018

#=== Post-Implementation Resource usage ===
SLICE:          165
LUT:            411
FF:             346
DSP:              0
BRAM:             2
SRL:              0
#=== Final timing ===
CP required:    20.000
CP achieved post-synthesis:    7.095
CP achieved post-implementation:    NA
No Sequential Path
