-- WARNING: Do NOT edit the input and output ports in this file in a text
-- editor if you plan to continue editing the block that represents it in
-- the Block Editor! File corruption is VERY likely to occur.

-- Copyright (C) 2019  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and any partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details, at
-- https://fpgasoftware.intel.com/eula.


-- Generated by Quartus Prime Version 19.1 (Build Build 670 09/22/2019)
-- Created on Sat Oct 26 19:48:50 2024

FUNCTION ExternalMemory (CLOCK, RESETN, IO_WRITE, CS, MODE_EN, ADDR_EN, META_EN, CLEAR)
	RETURNS (IO_DATA[15..0], dbg_mem_in_data[31..0], dbg_mem_out_data[31..0], dbg_mem_addr[15..0], dbg_mem_out_data_permitted[31..0], dbg_cs, dbg_io_write, dbg_write_en, dbg_mem_clear, dbg_pop_en, dbg_pop_addr[31..0]);
