// Seed: 2997887484
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output supply0 id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  assign id_5 = -1;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output wire id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
endmodule
module module_2 #(
    parameter id_3 = 32'd87
) (
    input tri1 id_0,
    input supply1 id_1
);
  wire ["" : -1] _id_3;
  assign id_3 = id_3;
  wire [-1 : id_3] id_4;
  assign id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4
  );
  assign modCall_1.id_5 = 0;
  wire id_5;
  wire id_6;
endmodule
