---
modules:
  - identifier: TestModule
    parameters: []
    ports:
      - identifier: a
        direction: Inout
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: b
        direction: Inout
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: c
        direction: Inout
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: d
        direction: Inout
        datakind: Net
        datatype: Int
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: e
        direction: Inout
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: f
        direction: Inout
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: g
        direction: Inout
        datakind: Net
        datatype: String
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: h
        direction: Inout
        datakind: Net
        datatype: Logic
        classid: ~
        nettype: Wire
        signedness: Unsigned
      - identifier: i
        direction: Inout
        datakind: Net
        datatype: Integer
        classid: ~
        nettype: Tri
        signedness: Unsigned
    filepath: testcases/sv/ansi_port_inout_net_unsigned.sv
packages: []
