Simulator report for CPUsystem
Sun Nov 23 22:50:37 2014
Quartus II 32-bit Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Simulator Summary
  3. Simulator Settings
  4. Simulation Waveforms
  5. |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ALTSYNCRAM
  6. Coverage Summary
  7. Complete 1/0-Value Coverage
  8. Missing 1-Value Coverage
  9. Missing 0-Value Coverage
 10. Simulator INI Usage
 11. Simulator Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------+
; Simulator Summary                          ;
+-----------------------------+--------------+
; Type                        ; Value        ;
+-----------------------------+--------------+
; Simulation Start Time       ; 0 ps         ;
; Simulation End Time         ; 3.0 us       ;
; Simulation Netlist Size     ; 870 nodes    ;
; Simulation Coverage         ;      72.02 % ;
; Total Number of Transitions ; 11622        ;
; Simulation Breakpoints      ; 0            ;
; Family                      ; Cyclone II   ;
; Device                      ; EP2C35F672C6 ;
+-----------------------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Simulator Settings                                                                                                                 ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+
; Option                                                                                     ; Setting               ; Default Value ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+
; Simulation mode                                                                            ; Timing                ; Timing        ;
; Start time                                                                                 ; 0 ns                  ; 0 ns          ;
; Simulation results format                                                                  ; VWF                   ;               ;
; Vector input source                                                                        ; G:/CPU/Sys/simSYS.vwf ;               ;
; Add pins automatically to simulation output waveforms                                      ; On                    ; On            ;
; Check outputs                                                                              ; Off                   ; Off           ;
; Report simulation coverage                                                                 ; On                    ; On            ;
; Display complete 1/0 value coverage report                                                 ; On                    ; On            ;
; Display missing 1-value coverage report                                                    ; On                    ; On            ;
; Display missing 0-value coverage report                                                    ; On                    ; On            ;
; Detect setup and hold time violations                                                      ; Off                   ; Off           ;
; Detect glitches                                                                            ; Off                   ; Off           ;
; Disable timing delays in Timing Simulation                                                 ; Off                   ; Off           ;
; Generate Signal Activity File                                                              ; Off                   ; Off           ;
; Generate VCD File for PowerPlay Power Analyzer                                             ; Off                   ; Off           ;
; Group bus channels in simulation results                                                   ; Off                   ; Off           ;
; Preserve fewer signal transitions to reduce memory requirements                            ; On                    ; On            ;
; Trigger vector comparison with the specified mode                                          ; INPUT_EDGE            ; INPUT_EDGE    ;
; Disable setup and hold time violations detection in input registers of bi-directional pins ; Off                   ; Off           ;
; Overwrite Waveform Inputs With Simulation Outputs                                          ; Off                   ;               ;
; Perform Glitch Filtering in Timing Simulation                                              ; Auto                  ; Auto          ;
+--------------------------------------------------------------------------------------------+-----------------------+---------------+


+----------------------+
; Simulation Waveforms ;
+----------------------+
Waveform report data cannot be output to ASCII.
Please use Quartus II 32-bit to view the waveform report data.


+-------------------------------------------------------------------------------------+
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ALTSYNCRAM ;
+-------------------------------------------------------------------------------------+
Please refer to fitter text-based report (*.fit.rpt) to view logical memory report content in ASCII.


+--------------------------------------------------------------------+
; Coverage Summary                                                   ;
+-----------------------------------------------------+--------------+
; Type                                                ; Value        ;
+-----------------------------------------------------+--------------+
; Total coverage as a percentage                      ;      72.02 % ;
; Total nodes checked                                 ; 870          ;
; Total output ports checked                          ; 915          ;
; Total output ports with complete 1/0-value coverage ; 659          ;
; Total output ports with no 1/0-value coverage       ; 221          ;
; Total output ports with no 1-value coverage         ; 224          ;
; Total output ports with no 0-value coverage         ; 253          ;
+-----------------------------------------------------+--------------+


The following table displays output ports that toggle between 1 and 0 during simulation.
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Complete 1/0-Value Coverage                                                                                                                                                                        ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; Node Name                                                                              ; Output Port Name                                                                       ; Output Port Type ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]                      ; regout           ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a0  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a1  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a2  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a3  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a4  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a5  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a6  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a7  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a7  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a8  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9  ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a9  ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10 ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a10 ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a11 ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a11 ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a12 ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a12 ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13 ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a13 ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a14 ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a14 ; portbdataout0    ;
; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15 ; |system|dm:DataMemory|altsyncram:md_rtl_0|altsyncram_n1l1:auto_generated|ram_block1a15 ; portbdataout0    ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~1                                      ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~1                                      ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~16                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~16                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~16                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[0]~17                   ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~3                                      ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~3                                      ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~19                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~19                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~19                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[1]~20                   ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~4                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~4                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~4                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~5                                      ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~4                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~4                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~4                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~5                                      ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~21                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~21                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~21                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~22                   ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~6                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~6                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~6                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~7                                      ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~6                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~6                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~6                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~7                                      ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~23                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~23                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~23                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[3]~24                   ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~8                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~8                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~8                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~9                                      ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~8                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~8                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~8                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~9                                      ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~25                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~25                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~25                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[4]~26                   ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~10                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~10                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~10                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~11                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~10                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~10                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~10                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~11                                     ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~27                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~27                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~12                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~12                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~12                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~13                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~12                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~12                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~12                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~13                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~14                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~14                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~14                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~15                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~14                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~14                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~14                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~15                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~16                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~16                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~16                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~17                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~16                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~16                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~16                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~17                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~18                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~18                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~18                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~19                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~18                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~18                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~18                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~19                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~20                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~20                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~20                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~21                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~20                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~20                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~20                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~21                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~22                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~22                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~22                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~23                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~22                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~22                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~24                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~24                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~24                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~25                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~24                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~24                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~24                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~25                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~26                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~26                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~26                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~27                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~26                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~26                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~26                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~27                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~28                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~28                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~28                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~29                                     ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~28                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~28                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~30                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add1~30                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~30                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~30                                     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_1          ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_INPUT_2          ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|input_indicator          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|input_indicator          ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_1         ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_OUTPUT_2         ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|output_indicator         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|output_indicator         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]                 ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]                 ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]                 ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[0]~0                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[0]~0                     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[1]~1                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[1]~1                     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[2]~2                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[2]~2                     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[3]~3                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[3]~3                     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[4]~4                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[4]~4                     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[6]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[7]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~3                      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[8]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux31~4                      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1            ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_1            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2            ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_2            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3            ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_BEQ_3            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr5                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr5                  ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP             ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP             ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_a~0              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|mux_alu_a~0              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15~0                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[9]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]                     ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~3                      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[11]                     ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux15~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux15~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux30~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux14~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux14~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux29~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux13~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux13~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux28~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux12~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux12~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux27~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux11~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux11~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux10~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux25~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux9~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux9~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux8~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux8~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux7~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux7~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux22~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux6~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux5~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux5~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux20~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux4~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux3~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux3~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux2~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux2~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~1                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~1                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux17~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux1~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux1~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~0                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~0                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~2                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~2                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~3                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~3                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~4                      ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~4                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~0                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~0                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~1                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~1                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~2                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~2                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~3                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~3                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~4                       ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux0~4                       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux0~1                                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]                      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[3]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~2                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~2                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~3                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~3                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7~0                ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7~0                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI             ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_ADDI             ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7~1                ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7~1                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr6                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr6                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~0                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[0]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~1                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~2                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~2                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~4                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15~4                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15                                  ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux15                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~2                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~2                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~3                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~3                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[1]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~4                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14~4                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14                                  ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux14                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~2                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~2                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~3                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~3                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]                      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[2]                      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~4                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13~4                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13                                  ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux13                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~2                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~2                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~3                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~3                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~4                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12~4                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12                                  ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux12                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~2                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~2                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~3                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~3                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~4                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11~4                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11                                  ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux11                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~3                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~3                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~4                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~4                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~5                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~5                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~6                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~6                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr7                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~7                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10~7                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10                                  ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux10                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~7                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux8~7                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux7~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux6~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux5~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux4~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux3~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~6                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux2~6                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux1~5                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~2                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~2                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~3                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~3                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~4                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~4                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~5                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux0~5                                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[13]                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[13]                     ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[14]                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[14]                     ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.decodificar        ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.decodificar        ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[15]                     ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~0              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~0              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12]                     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12]                     ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~1              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~1              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_INPUT_2~0      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_INPUT_2~0      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector2~0              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector2~0              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_OUTPUT_2~0     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_OUTPUT_2~0     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux15~1                                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops           ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_RO_ops           ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8~0                ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8~0                ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|WideOr8                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~0                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~0                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux14~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux13~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux12~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux11~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10~0                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10~0                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10~1                                ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux10~1                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux9~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux8~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux7~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux6~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux5~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux4~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux3~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux2~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux1~1                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~0                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~1                                 ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_R|Mux0~1                                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector3~0              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector3~0              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~0                                      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[2]~1              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[2]~1              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux4~2                                      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar             ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.buscar             ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~18                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[2]~18                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~2              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector1~2              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_STORE_1~0      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_STORE_1~0      ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_LOAD_1~0       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_LOAD_1~0       ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux3~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux2~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux1~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux0~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux7~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux8~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~0                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~0                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~1                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~1                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~2                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux9~2                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux10~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux11~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux12~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux13~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux14~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux15~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux16~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~0                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~0                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~1                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~1                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~2                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux17~2                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~0                                    ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~0                                    ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~1                                    ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~1                                    ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~2                                    ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~2                                    ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~3                                    ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~3                                    ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~4                                    ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Equal0~4                                    ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~1                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~1                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~2                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~2                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~3                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~3                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~4                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~4                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~5                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~5                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~7                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~7                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_1~0        ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_1~0        ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_2~0        ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_BEQ_2~0        ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP~0         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP~0         ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP~1         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_JUMP~1         ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_ADDI~0         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_ADDI~0         ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_RO_ops~0       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_RO_ops~0       ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux0~0                   ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Mux0~0                   ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~0              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~0              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~1              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~1              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP_2           ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_JUMP_2           ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~2              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~2              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~3              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|Selector0~3              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux20~8                                     ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux20~8                                     ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux5~8                                      ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux5~8                                      ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]~0               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]~0               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]~1               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]~1               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]~2               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]~2               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]~3               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]~3               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]~4               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]~4               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]~5               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]~5               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]~6               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]~6               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]~7               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]~7               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]~8               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]~8               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]~9               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]~9               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]~10              ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]~10              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]~11              ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]~11              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[0]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[1]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[2]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[3]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[4]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[5]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[6]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[7]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[8]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]                                  ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[9]                                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[10]                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[11]                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[12]                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[13]                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[14]                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|out_aux[15]                                 ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_zero                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|ALUout_zero                                 ; combout          ;
; |system|input_indicator_sys                                                            ; |system|input_indicator_sys                                                            ; padio            ;
; |system|output_indicator_sys                                                           ; |system|output_indicator_sys                                                           ; padio            ;
; |system|system_output_bus[1]                                                           ; |system|system_output_bus[1]                                                           ; padio            ;
; |system|system_output_bus[2]                                                           ; |system|system_output_bus[2]                                                           ; padio            ;
; |system|show_addr_dm[0]                                                                ; |system|show_addr_dm[0]                                                                ; padio            ;
; |system|show_addr_dm[1]                                                                ; |system|show_addr_dm[1]                                                                ; padio            ;
; |system|show_addr_dm[2]                                                                ; |system|show_addr_dm[2]                                                                ; padio            ;
; |system|show_addr_dm[3]                                                                ; |system|show_addr_dm[3]                                                                ; padio            ;
; |system|show_addr_dm[4]                                                                ; |system|show_addr_dm[4]                                                                ; padio            ;
; |system|show_inst[0]                                                                   ; |system|show_inst[0]                                                                   ; padio            ;
; |system|show_inst[1]                                                                   ; |system|show_inst[1]                                                                   ; padio            ;
; |system|show_inst[2]                                                                   ; |system|show_inst[2]                                                                   ; padio            ;
; |system|show_inst[3]                                                                   ; |system|show_inst[3]                                                                   ; padio            ;
; |system|show_inst[4]                                                                   ; |system|show_inst[4]                                                                   ; padio            ;
; |system|show_inst[5]                                                                   ; |system|show_inst[5]                                                                   ; padio            ;
; |system|show_inst[6]                                                                   ; |system|show_inst[6]                                                                   ; padio            ;
; |system|show_inst[7]                                                                   ; |system|show_inst[7]                                                                   ; padio            ;
; |system|show_inst[8]                                                                   ; |system|show_inst[8]                                                                   ; padio            ;
; |system|show_inst[9]                                                                   ; |system|show_inst[9]                                                                   ; padio            ;
; |system|show_inst[10]                                                                  ; |system|show_inst[10]                                                                  ; padio            ;
; |system|show_inst[11]                                                                  ; |system|show_inst[11]                                                                  ; padio            ;
; |system|show_inst[12]                                                                  ; |system|show_inst[12]                                                                  ; padio            ;
; |system|show_inst[13]                                                                  ; |system|show_inst[13]                                                                  ; padio            ;
; |system|show_inst[14]                                                                  ; |system|show_inst[14]                                                                  ; padio            ;
; |system|show_inst[15]                                                                  ; |system|show_inst[15]                                                                  ; padio            ;
; |system|zero_ot                                                                        ; |system|zero_ot                                                                        ; padio            ;
; |system|ula_a_s[0]                                                                     ; |system|ula_a_s[0]                                                                     ; padio            ;
; |system|ula_a_s[1]                                                                     ; |system|ula_a_s[1]                                                                     ; padio            ;
; |system|ula_a_s[2]                                                                     ; |system|ula_a_s[2]                                                                     ; padio            ;
; |system|ula_a_s[3]                                                                     ; |system|ula_a_s[3]                                                                     ; padio            ;
; |system|ula_a_s[4]                                                                     ; |system|ula_a_s[4]                                                                     ; padio            ;
; |system|ula_a_s[6]                                                                     ; |system|ula_a_s[6]                                                                     ; padio            ;
; |system|ula_a_s[7]                                                                     ; |system|ula_a_s[7]                                                                     ; padio            ;
; |system|ula_a_s[8]                                                                     ; |system|ula_a_s[8]                                                                     ; padio            ;
; |system|ula_a_s[9]                                                                     ; |system|ula_a_s[9]                                                                     ; padio            ;
; |system|ula_a_s[10]                                                                    ; |system|ula_a_s[10]                                                                    ; padio            ;
; |system|ula_a_s[11]                                                                    ; |system|ula_a_s[11]                                                                    ; padio            ;
; |system|ula_a_s[12]                                                                    ; |system|ula_a_s[12]                                                                    ; padio            ;
; |system|ula_a_s[13]                                                                    ; |system|ula_a_s[13]                                                                    ; padio            ;
; |system|ula_a_s[14]                                                                    ; |system|ula_a_s[14]                                                                    ; padio            ;
; |system|ula_a_s[15]                                                                    ; |system|ula_a_s[15]                                                                    ; padio            ;
; |system|ula_b_s[0]                                                                     ; |system|ula_b_s[0]                                                                     ; padio            ;
; |system|ula_b_s[1]                                                                     ; |system|ula_b_s[1]                                                                     ; padio            ;
; |system|ula_b_s[2]                                                                     ; |system|ula_b_s[2]                                                                     ; padio            ;
; |system|ula_b_s[3]                                                                     ; |system|ula_b_s[3]                                                                     ; padio            ;
; |system|ula_b_s[4]                                                                     ; |system|ula_b_s[4]                                                                     ; padio            ;
; |system|ula_b_s[5]                                                                     ; |system|ula_b_s[5]                                                                     ; padio            ;
; |system|ula_b_s[6]                                                                     ; |system|ula_b_s[6]                                                                     ; padio            ;
; |system|ula_b_s[7]                                                                     ; |system|ula_b_s[7]                                                                     ; padio            ;
; |system|ula_b_s[8]                                                                     ; |system|ula_b_s[8]                                                                     ; padio            ;
; |system|ula_b_s[9]                                                                     ; |system|ula_b_s[9]                                                                     ; padio            ;
; |system|ula_b_s[10]                                                                    ; |system|ula_b_s[10]                                                                    ; padio            ;
; |system|ula_b_s[11]                                                                    ; |system|ula_b_s[11]                                                                    ; padio            ;
; |system|ula_b_s[12]                                                                    ; |system|ula_b_s[12]                                                                    ; padio            ;
; |system|ula_b_s[13]                                                                    ; |system|ula_b_s[13]                                                                    ; padio            ;
; |system|ula_b_s[14]                                                                    ; |system|ula_b_s[14]                                                                    ; padio            ;
; |system|ula_b_s[15]                                                                    ; |system|ula_b_s[15]                                                                    ; padio            ;
; |system|enter                                                                          ; |system|enter~corein                                                                   ; combout          ;
; |system|clock                                                                          ; |system|clock~corein                                                                   ; combout          ;
; |system|clock~clkctrl                                                                  ; |system|clock~clkctrl                                                                  ; outclk           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]~feeder               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[4]~feeder               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]~feeder               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[5]~feeder               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]~feeder              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[10]~feeder              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12]~feeder              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:RI|out_tmp[12]~feeder              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]~feeder          ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]~feeder          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]~feeder         ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]~feeder         ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]~feeder         ; combout          ;
+----------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 1 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 1-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~27               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~28               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~30               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~32               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~34               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~36               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~38              ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~22                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~23                                 ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~40              ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~42              ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~44              ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~28                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~29                                 ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~46              ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]~47              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]~47              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1       ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[5]~5                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[5]~5                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[6]~6                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[6]~6                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[7]~7                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[7]~7                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[8]~8                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[8]~8                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[9]~9                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[9]~9                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[10]~10               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[10]~10               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[11]~11               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[11]~11               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[12]~12               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[12]~12               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[13]~13               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[13]~13               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[14]~14               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[14]~14               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[15]~15               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[15]~15               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~4                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~4                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~0                            ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~0                            ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~1                            ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~1                            ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~1                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~1                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~1                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~1                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15]            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE         ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~1                             ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~1                             ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3       ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[1]~0          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[1]~0          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0                                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~6               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~6               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_MOVE~0     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_MOVE~0     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2       ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15]                            ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|comp_aux[15]                            ; combout          ;
; |system|system_output_bus[0]                                                       ; |system|system_output_bus[0]                                                       ; padio            ;
; |system|system_output_bus[3]                                                       ; |system|system_output_bus[3]                                                       ; padio            ;
; |system|system_output_bus[5]                                                       ; |system|system_output_bus[5]                                                       ; padio            ;
; |system|system_output_bus[6]                                                       ; |system|system_output_bus[6]                                                       ; padio            ;
; |system|system_output_bus[7]                                                       ; |system|system_output_bus[7]                                                       ; padio            ;
; |system|system_output_bus[8]                                                       ; |system|system_output_bus[8]                                                       ; padio            ;
; |system|system_output_bus[9]                                                       ; |system|system_output_bus[9]                                                       ; padio            ;
; |system|system_output_bus[10]                                                      ; |system|system_output_bus[10]                                                      ; padio            ;
; |system|system_output_bus[11]                                                      ; |system|system_output_bus[11]                                                      ; padio            ;
; |system|system_output_bus[12]                                                      ; |system|system_output_bus[12]                                                      ; padio            ;
; |system|system_output_bus[13]                                                      ; |system|system_output_bus[13]                                                      ; padio            ;
; |system|system_output_bus[14]                                                      ; |system|system_output_bus[14]                                                      ; padio            ;
; |system|system_output_bus[15]                                                      ; |system|system_output_bus[15]                                                      ; padio            ;
; |system|show_addr_dm[5]                                                            ; |system|show_addr_dm[5]                                                            ; padio            ;
; |system|show_addr_dm[6]                                                            ; |system|show_addr_dm[6]                                                            ; padio            ;
; |system|show_addr_dm[7]                                                            ; |system|show_addr_dm[7]                                                            ; padio            ;
; |system|show_addr_dm[8]                                                            ; |system|show_addr_dm[8]                                                            ; padio            ;
; |system|show_addr_dm[9]                                                            ; |system|show_addr_dm[9]                                                            ; padio            ;
; |system|show_addr_dm[10]                                                           ; |system|show_addr_dm[10]                                                           ; padio            ;
; |system|show_addr_dm[11]                                                           ; |system|show_addr_dm[11]                                                           ; padio            ;
; |system|show_addr_dm[12]                                                           ; |system|show_addr_dm[12]                                                           ; padio            ;
; |system|show_addr_dm[13]                                                           ; |system|show_addr_dm[13]                                                           ; padio            ;
; |system|show_addr_dm[14]                                                           ; |system|show_addr_dm[14]                                                           ; padio            ;
; |system|show_addr_dm[15]                                                           ; |system|show_addr_dm[15]                                                           ; padio            ;
; |system|ula_a_s[5]                                                                 ; |system|ula_a_s[5]                                                                 ; padio            ;
; |system|reset                                                                      ; |system|reset~corein                                                               ; combout          ;
; |system|system_input_bus[0]                                                        ; |system|system_input_bus[0]~corein                                                 ; combout          ;
; |system|system_input_bus[1]                                                        ; |system|system_input_bus[1]~corein                                                 ; combout          ;
; |system|system_input_bus[2]                                                        ; |system|system_input_bus[2]~corein                                                 ; combout          ;
; |system|system_input_bus[3]                                                        ; |system|system_input_bus[3]~corein                                                 ; combout          ;
; |system|system_input_bus[4]                                                        ; |system|system_input_bus[4]~corein                                                 ; combout          ;
; |system|system_input_bus[5]                                                        ; |system|system_input_bus[5]~corein                                                 ; combout          ;
; |system|system_input_bus[6]                                                        ; |system|system_input_bus[6]~corein                                                 ; combout          ;
; |system|system_input_bus[7]                                                        ; |system|system_input_bus[7]~corein                                                 ; combout          ;
; |system|system_input_bus[8]                                                        ; |system|system_input_bus[8]~corein                                                 ; combout          ;
; |system|system_input_bus[9]                                                        ; |system|system_input_bus[9]~corein                                                 ; combout          ;
; |system|system_input_bus[10]                                                       ; |system|system_input_bus[10]~corein                                                ; combout          ;
; |system|system_input_bus[11]                                                       ; |system|system_input_bus[11]~corein                                                ; combout          ;
; |system|system_input_bus[12]                                                       ; |system|system_input_bus[12]~corein                                                ; combout          ;
; |system|system_input_bus[13]                                                       ; |system|system_input_bus[13]~corein                                                ; combout          ;
; |system|system_input_bus[14]                                                       ; |system|system_input_bus[14]~corein                                                ; combout          ;
; |system|system_input_bus[15]                                                       ; |system|system_input_bus[15]~corein                                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0clkctrl                          ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0clkctrl                          ; outclk           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar~feeder ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar~feeder ; combout          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


The following table displays output ports that do not toggle to 0 during simulation.
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Missing 0-Value Coverage                                                                                                                                                                   ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; Node Name                                                                          ; Output Port Name                                                                   ; Output Port Type ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]                  ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]                  ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]                 ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~27               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[5]~28               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~29               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[6]~30               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~31               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[7]~32               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~33               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[8]~34               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~35               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[9]~36               ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~37              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[10]~38              ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~22                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~23                                 ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~39              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[11]~40              ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~41              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[12]~42              ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~43              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[13]~44              ; cout             ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~28                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Add0~29                                 ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45              ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~45              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[14]~46              ; cout             ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]~47              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|countReg:PC|Data_out[15]~47              ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][15]            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_1      ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_1       ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[5]~5                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[5]~5                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[6]~6                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[6]~6                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[7]~7                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[7]~7                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[8]~8                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[8]~8                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[9]~9                 ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[9]~9                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[10]~10               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[10]~10               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[11]~11               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[11]~11               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[12]~12               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[12]~12               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[13]~13               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[13]~13               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[14]~14               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[14]~14               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[15]~15               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|mux2X1:mux_1|MUXsai[15]~15               ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][2]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][3]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][4]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][5]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~4                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux26~4                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~0                            ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~0                            ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~1                            ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_a|Mux10~1                            ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][6]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux24~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][7]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux23~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][8]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]             ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][9]             ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~1                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux6~1                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux21~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][10]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][11]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~1                   ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux4~1                   ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux19~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][12]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux18~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][13]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][14]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~1                  ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Mux16~1                  ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[0][15]            ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15]            ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][15]            ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE         ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_MOVE         ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~1                             ; |system|fullCPU:CPU|Datapath2:dpth|mux4X1:mux_b|Mux9~1                             ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[0]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_3       ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[1]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[2]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[3]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[4]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[5]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[6]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[7]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[8]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]               ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[9]               ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[10]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[11]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[12]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[13]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[14]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]              ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|singleReg:DmReg|out_tmp[15]              ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[1]~0          ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|alu_op[1]~0          ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0                                 ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0                                 ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar        ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar        ; regout           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2      ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_STORE_2      ; regout           ;
; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~6               ; |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|Decoder0~6               ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_MOVE~0     ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|proximo.s_MOVE~0     ; combout          ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2       ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.s_LOAD_2       ; regout           ;
; |system|system_output_bus[3]                                                       ; |system|system_output_bus[3]                                                       ; padio            ;
; |system|system_output_bus[4]                                                       ; |system|system_output_bus[4]                                                       ; padio            ;
; |system|system_output_bus[5]                                                       ; |system|system_output_bus[5]                                                       ; padio            ;
; |system|system_output_bus[6]                                                       ; |system|system_output_bus[6]                                                       ; padio            ;
; |system|system_output_bus[7]                                                       ; |system|system_output_bus[7]                                                       ; padio            ;
; |system|system_output_bus[8]                                                       ; |system|system_output_bus[8]                                                       ; padio            ;
; |system|system_output_bus[9]                                                       ; |system|system_output_bus[9]                                                       ; padio            ;
; |system|system_output_bus[10]                                                      ; |system|system_output_bus[10]                                                      ; padio            ;
; |system|system_output_bus[11]                                                      ; |system|system_output_bus[11]                                                      ; padio            ;
; |system|system_output_bus[12]                                                      ; |system|system_output_bus[12]                                                      ; padio            ;
; |system|system_output_bus[13]                                                      ; |system|system_output_bus[13]                                                      ; padio            ;
; |system|system_output_bus[14]                                                      ; |system|system_output_bus[14]                                                      ; padio            ;
; |system|system_output_bus[15]                                                      ; |system|system_output_bus[15]                                                      ; padio            ;
; |system|show_addr_dm[5]                                                            ; |system|show_addr_dm[5]                                                            ; padio            ;
; |system|show_addr_dm[6]                                                            ; |system|show_addr_dm[6]                                                            ; padio            ;
; |system|show_addr_dm[7]                                                            ; |system|show_addr_dm[7]                                                            ; padio            ;
; |system|show_addr_dm[8]                                                            ; |system|show_addr_dm[8]                                                            ; padio            ;
; |system|show_addr_dm[9]                                                            ; |system|show_addr_dm[9]                                                            ; padio            ;
; |system|show_addr_dm[10]                                                           ; |system|show_addr_dm[10]                                                           ; padio            ;
; |system|show_addr_dm[11]                                                           ; |system|show_addr_dm[11]                                                           ; padio            ;
; |system|show_addr_dm[12]                                                           ; |system|show_addr_dm[12]                                                           ; padio            ;
; |system|show_addr_dm[13]                                                           ; |system|show_addr_dm[13]                                                           ; padio            ;
; |system|show_addr_dm[14]                                                           ; |system|show_addr_dm[14]                                                           ; padio            ;
; |system|show_addr_dm[15]                                                           ; |system|show_addr_dm[15]                                                           ; padio            ;
; |system|ula_a_s[5]                                                                 ; |system|ula_a_s[5]                                                                 ; padio            ;
; |system|system_input_bus[0]                                                        ; |system|system_input_bus[0]~corein                                                 ; combout          ;
; |system|system_input_bus[1]                                                        ; |system|system_input_bus[1]~corein                                                 ; combout          ;
; |system|system_input_bus[2]                                                        ; |system|system_input_bus[2]~corein                                                 ; combout          ;
; |system|system_input_bus[3]                                                        ; |system|system_input_bus[3]~corein                                                 ; combout          ;
; |system|system_input_bus[4]                                                        ; |system|system_input_bus[4]~corein                                                 ; combout          ;
; |system|system_input_bus[5]                                                        ; |system|system_input_bus[5]~corein                                                 ; combout          ;
; |system|system_input_bus[6]                                                        ; |system|system_input_bus[6]~corein                                                 ; combout          ;
; |system|system_input_bus[7]                                                        ; |system|system_input_bus[7]~corein                                                 ; combout          ;
; |system|system_input_bus[8]                                                        ; |system|system_input_bus[8]~corein                                                 ; combout          ;
; |system|system_input_bus[9]                                                        ; |system|system_input_bus[9]~corein                                                 ; combout          ;
; |system|system_input_bus[10]                                                       ; |system|system_input_bus[10]~corein                                                ; combout          ;
; |system|system_input_bus[11]                                                       ; |system|system_input_bus[11]~corein                                                ; combout          ;
; |system|system_input_bus[12]                                                       ; |system|system_input_bus[12]~corein                                                ; combout          ;
; |system|system_input_bus[13]                                                       ; |system|system_input_bus[13]~corein                                                ; combout          ;
; |system|system_input_bus[14]                                                       ; |system|system_input_bus[14]~corein                                                ; combout          ;
; |system|system_input_bus[15]                                                       ; |system|system_input_bus[15]~corein                                                ; combout          ;
; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0clkctrl                          ; |system|fullCPU:CPU|Datapath2:dpth|ula:alu|Mux18~0clkctrl                          ; outclk           ;
; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar~feeder ; |system|fullCPU:CPU|ControlBlock:ctrl_blk|controladora:ctrler|atual.iniciar~feeder ; combout          ;
+------------------------------------------------------------------------------------+------------------------------------------------------------------------------------+------------------+


+---------------------+
; Simulator INI Usage ;
+--------+------------+
; Option ; Usage      ;
+--------+------------+


+--------------------+
; Simulator Messages ;
+--------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit Simulator
    Info: Version 11.1 Build 259 01/25/2012 Service Pack 2 SJ Web Edition
    Info: Processing started: Sun Nov 23 22:50:36 2014
Info: Command: quartus_sim --simulation_results_format=VWF CPUsystem -c CPUsystem
Info (324025): Using vector source file "G:/CPU/Sys/simSYS.vwf"
Info (328054): Inverted registers were found during simulation
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][0]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][1]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[7][2]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][0]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[1][0]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][0]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][1]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[2][1]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[3][1]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[5][2]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[6][2]
    Info (328055): Register: |system|fullCPU:CPU|Datapath2:dpth|register_bank:reg_bank|BR_aux[4][2]
Info (310003): Option to preserve fewer signal transitions to reduce memory requirements is enabled
    Info (310004): Simulation has been partitioned into sub-simulations according to the maximum transition count determined by the engine. Transitions from memory will be flushed out to disk at the end of each sub-simulation to reduce memory requirements.
Info (310002): Simulation partitioned into 1 sub-simulations
Info (328053): Simulation coverage is      72.02 %
Info (328052): Number of transitions in simulation is 11622
Info (324045): Vector file CPUsystem.sim.vwf is saved in VWF text format. You can compress it into CVWF format in order to reduce file size. For more details please refer to the Quartus II Help.
Info: Quartus II 32-bit Simulator was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 299 megabytes
    Info: Processing ended: Sun Nov 23 22:50:37 2014
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


