#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun May 17 20:16:46 2020
# Process ID: 13776
# Current directory: C:/Users/user/Downloads/sinefull
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17348 C:\Users\user\Downloads\sinefull\sinefull.xpr
# Log file: C:/Users/user/Downloads/sinefull/vivado.log
# Journal file: C:/Users/user/Downloads/sinefull\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/user/Downloads/sinefull/sinefull.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:10 . Memory (MB): peak = 672.891 ; gain = 38.965
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fullsine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fullsine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/imports/Downloads/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/imports/Downloads/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sim_1/imports/Downloads/fullsine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsine_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
"xelab -wto 4b783e0146af474fb49fb03878aa1e1a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullsine_tb_behav xil_defaultlib.fullsine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4b783e0146af474fb49fb03878aa1e1a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullsine_tb_behav xil_defaultlib.fullsine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fullsine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fullsine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "fullsine_tb_behav -key {Behavioral:sim_1:Functional:fullsine_tb} -tclbatch {fullsine_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source fullsine_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fullsine_tb.DUT.BRAM_fullsine.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
xsim: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 783.914 ; gain = 18.777
INFO: [USF-XSim-96] XSim completed. Design snapshot 'fullsine_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 783.914 ; gain = 20.945
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fullsine_tb/DUT/ena}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fullsine_tb/DUT/addra}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fullsine_tb/DUT/douta}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fullsine_tb/DUT/PWM_in}} 
current_wave_config {Untitled 1}
Untitled 1
add_wave {{/fullsine_tb/DUT/counter}} 
run 10 ms
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:11 . Memory (MB): peak = 786.281 ; gain = 0.000
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.1/data/xsim/xsim.ini' copied to run dir:'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'fullsine_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim/blk_mem_gen_0.mif'
INFO: [SIM-utils-43] Exported 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim/LUT_sinefull.coe'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj fullsine_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/ip/blk_mem_gen_0/sim/blk_mem_gen_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module blk_mem_gen_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/imports/Downloads/PWM.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_module
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sources_1/imports/Downloads/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/user/Downloads/sinefull/sinefull.srcs/sim_1/imports/Downloads/fullsine_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fullsine_tb
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/user/Downloads/sinefull/sinefull.sim/sim_1/behav/xsim'
"xelab -wto 4b783e0146af474fb49fb03878aa1e1a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullsine_tb_behav xil_defaultlib.fullsine_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 4b783e0146af474fb49fb03878aa1e1a --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_3 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot fullsine_tb_behav xil_defaultlib.fullsine_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_output_stage(...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_softecc_outpu...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3_mem_module(C_...
Compiling module blk_mem_gen_v8_4_3.blk_mem_gen_v8_4_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.pwm_module
Compiling module xil_defaultlib.top
Compiling module xil_defaultlib.fullsine_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot fullsine_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
Vivado Simulator 2019.1
Time resolution is 1 ps
 Block Memory Generator module loading initial data...
 Block Memory Generator data initialization complete.
Block Memory Generator module fullsine_tb.DUT.BRAM_fullsine.inst.native_mem_module.blk_mem_gen_v8_4_3_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 802.609 ; gain = 0.000
run 10 ms
run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:15 . Memory (MB): peak = 802.609 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/user/Downloads/sinefull/sinefull.runs/synth_1

launch_runs synth_1 -jobs 2
[Sun May 17 20:41:34 2020] Launched synth_1...
Run output will be captured here: C:/Users/user/Downloads/sinefull/sinefull.runs/synth_1/runme.log
launch_runs impl_1 -jobs 2
[Sun May 17 20:46:44 2020] Launched impl_1...
Run output will be captured here: C:/Users/user/Downloads/sinefull/sinefull.runs/impl_1/runme.log
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2019.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.202 . Memory (MB): peak = 1686.035 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.203 . Memory (MB): peak = 1686.035 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1686.035 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 1815.902 ; gain = 1013.293
close_design
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_project
