/*
 * dts file for Hisilicon HiKey960 Development Board
 *
 * Copyright (C) 2016, Hisilicon Ltd.
 *
 */

/dts-v1/;

#include "hi3660.dtsi"
/*#include "hi3660-ion.dtsi"*/
#include "hikey960-pinctrl.dtsi"
#include "hi3660-gpu.dtsi"

/ {
	model = "HiKey960";
	compatible = "hisilicon,hi3660-hikey960", "hisilicon,hi3660";

	aliases {
		mshc1 = &dwmmc1;
		mshc2 = &dwmmc2;
		serial0 = &uart0;
		serial1 = &uart1;
		serial2 = &uart2;
		serial3 = &uart3;
		serial4 = &uart4;
		serial5 = &uart5;
		serial6 = &uart6;
	};

	chosen {};

	memory@0 {
		device_type = "memory";
		reg = <0x0 0x00400000 0x0 0xBFE00000>;
	};

	reserved-memory {
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		fastboot_cma: fastboot-cma-mem {
			reg = <0x0 0x16c00000 0x0 0x4000000>;
			compatible = "shared-dma-pool";
			hisi,cma-sec;
			reusable;
		};

		bl31: bl31 {
			reg = <0x0 0x20200000 0x0 0x200000>;
			no-map;
		};

		ramoops_ram: pstore-mem {
			reg = <0x0 0x20A00000 0x0 0x100000>;
			no-map;
		};

		lpmx_core: lpmx-core {
			reg = <0x0 0x89280000 0x0 0x100000>;
			no-map;
		};

		lpmcu: lpmcu {
			reg = <0x0 0x89380000 0x0 0x40000>;
			no-map;
		};
	};

	soc {
		uart5: serial@fdf05000 {
			status = "ok";
		};

		uart6: serial@fff32000 {
			status = "ok";
		};

		ufs: ufs@ff3b0000 {
			reset-gpio = <&gpio18 1 0>;
		};
	};
};
