                                        
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)
                                        
                 Version K-2015.06 for linux64 - May 28, 2015 
                                        
                    Copyright (c) 1988 - 2015 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/IC/.synopsys_dv_prefs.tcl
########################### Define Top Module ############################
set top_module SYS_TOP
SYS_TOP
##################### Define Working Library Directory ######################
define_design_lib work -path ./work
1
############################# Formality Setup File ##########################
set_svf $top_module.svf
1
################## Design Compiler Library Files #setup ######################
puts "###########################################"
###########################################
puts "#      #setting Design Libraries          #"
#      #setting Design Libraries          #
puts "###########################################"
###########################################
#Add the path of the libraries to the search_path variable
lappend search_path /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
. /opt/Synopsys/Synplify2015/libraries/syn /opt/Synopsys/Synplify2015/minpower/syn /opt/Synopsys/Synplify2015/dw/syn_ver /opt/Synopsys/Synplify2015/dw/sim_ver /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys
set SSLIB "scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db"
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
set TTLIB "scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db"
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
set FFLIB "scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db"
scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell libraries 
set target_library [list $SSLIB $TTLIB $FFLIB]
scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
## Standard Cell & Hard Macros libraries 
set link_library [list * $SSLIB $TTLIB $FFLIB]  
* scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db
######################## Reading RTL Files #################################
puts "###########################################"
###########################################
puts "#             Reading RTL Files           #"
#             Reading RTL Files           #
puts "###########################################"
###########################################
set file_format verilog
verilog
set fh [open system.lst r+]
file11
set rtl [read $fh]
/home/IC/Projects/System/RTL/ALU/ALU.v
/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v
/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v
/home/IC/Projects/System/RTL/data_sync/data_sync.v
/home/IC/Projects/System/RTL/RegFile/RegFile.v
/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v
/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v
/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v
/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/UART_RX.v
/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/UART_TX.v
/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v
/home/IC/Projects/System/RTL/UART/UART.v
/home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v

set designs ""
regsub -all "\n" $rtl " " designs
24
read_file -format $file_format $designs
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/gtech.db'
Loading db file '/opt/Synopsys/Synplify2015/libraries/syn/standard.sldb'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_tt_1p2v_25c'
  Loading link library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'
  Loading link library 'gtech'
Loading verilog files: '/home/IC/Projects/System/RTL/ALU/ALU.v' '/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v' '/home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v' '/home/IC/Projects/System/RTL/data_sync/data_sync.v' '/home/IC/Projects/System/RTL/RegFile/RegFile.v' '/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v' '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v' '/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v' '/home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/UART_RX.v' '/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v' '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v' '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v' '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v' '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/UART_TX.v' '/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v' '/home/IC/Projects/System/RTL/UART/UART.v' '/home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/IC/Projects/System/RTL/ALU/ALU.v
Compiling source file /home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v
Compiling source file /home/IC/Projects/System/RTL/Clock_Gating/CLK_GATE.v
Compiling source file /home/IC/Projects/System/RTL/data_sync/data_sync.v
Compiling source file /home/IC/Projects/System/RTL/RegFile/RegFile.v
Compiling source file /home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v
Warning:  /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v:29: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v
Warning:  /home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v:18: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Projects/System/RTL/SYS_CTRL/SYS_CTRL.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/UART_RX.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v
Warning:  /home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v:24: Parameter keyword used in local parameter declaration. (VER-329)
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/RTL/UART_TX.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v
Compiling source file /home/IC/Projects/System/RTL/UART/UART.v
Compiling source file /home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v
Warning:  /home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v:66: the undeclared symbol 'ref_scan_clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v:68: the undeclared symbol 'uart_scan_clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v:70: the undeclared symbol 'uart_tx_scan_clk' assumed to have the default net type, which is 'wire'. (VER-936)
Warning:  /home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP_dft.v:125: the undeclared symbol 'CLKDIV_EN' assumed to have the default net type, which is 'wire'. (VER-936)

Statistics for case statements in always block at line 34 in file
	'/home/IC/Projects/System/RTL/ALU/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            41            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine ALU line 20 in file
		'/home/IC/Projects/System/RTL/ALU/ALU.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     ALU_OUT_reg     | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|    OUT_VALID_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine ClkDiv line 27 in file
		'/home/IC/Projects/System/RTL/Clock_Divider/ClkDiv.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  odd_edge_tog_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     div_clk_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      count_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sync line 29 in file
		'/home/IC/Projects/System/RTL/data_sync/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sync line 46 in file
		'/home/IC/Projects/System/RTL/data_sync/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   enable_flop_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sync line 69 in file
		'/home/IC/Projects/System/RTL/data_sync/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_bus_reg     | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sync line 83 in file
		'/home/IC/Projects/System/RTL/data_sync/data_sync.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| enable_pulse_d_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine RegFile line 24 in file
		'/home/IC/Projects/System/RTL/RegFile/RegFile.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     regArr_reg      | Flip-flop |  125  |  Y  | N  | Y  | N  | N  | N  | N  |
|     regArr_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|   RdData_VLD_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     RdData_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
===========================================================
| block name/line  | Inputs | Outputs | # sel inputs | MB |
===========================================================
|    RegFile/46    |   16   |    8    |      4       | N  |
===========================================================

Inferred memory devices in process
	in routine RST_SYNC line 17 in file
		'/home/IC/Projects/System/RTL/RST_SYNC/RST_SYNC.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    sync_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    meta_flop_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 72 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            74            |    auto/auto     |
|            78            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 188 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           203            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_RX line 58 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 330 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   RF_ADDR_REG_reg   | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine CTRL_RX line 346 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
| UART_SEND_RF_DATA_reg | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine CTRL_RX line 362 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_RX.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| UART_SEND_ALU_DATA_reg | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
==================================================================================

Statistics for case statements in always block at line 42 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            44            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 90 in file
	'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            93            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine CTRL_TX line 28 in file
		'/home/IC/Projects/System/RTL/SYS_CTRL/CTRL_TX.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 57 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            67            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine data_sampling line 25 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     Samples_reg     | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine data_sampling line 57 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/data_sampling.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   sampled_bit_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine deserializer line 15 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/deserializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     P_DATA_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 16 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   edge_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine edge_bit_counter line 43 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/edge_bit_counter.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    bit_count_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 18 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            20            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine par_chk line 32 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/par_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     par_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine stp_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/stp_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     stp_err_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine strt_chk line 13 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/strt_chk.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   strt_glitch_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 50 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            52            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 137 in file
	'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           146            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_rx_fsm line 36 in file
		'/home/IC/Projects/System/RTL/UART/UART_RX/RTL/uart_rx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 17 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            19            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine mux line 37 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/mux.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       OUT_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 29 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            39            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine parity_calc line 16 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine parity_calc line 29 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/parity_calc.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     parity_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 18 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     DATA_V_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine Serializer line 36 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/Serializer.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    ser_count_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Statistics for case statements in always block at line 79 in file
	'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            81            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine uart_tx_fsm line 28 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  current_state_reg  | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine uart_tx_fsm line 121 in file
		'/home/IC/Projects/System/RTL/UART/UART_TX/RTL/uart_tx_fsm.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      busy_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/IC/Projects/System/RTL/SYS_TOP/ALU.db:ALU'
Loaded 24 designs.
Current design is 'ALU'.
ALU ClkDiv CLK_GATE data_sync RegFile RST_SYNC CTRL_RX CTRL_TX SYS_CTRL data_sampling deserializer edge_bit_counter par_chk stp_chk strt_chk UART_RX uart_rx_fsm mux parity_calc Serializer UART_TX uart_tx_fsm UART SYS_TOP
###################### Defining toplevel ###################################
current_design $top_module
Current design is 'SYS_TOP'.
{SYS_TOP}
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## Liniking All The Design Parts ########"
######## Liniking All The Design Parts ########
puts "###############################################"
###############################################
link 

  Linking design 'SYS_TOP'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (24 designs)              /home/IC/Projects/System/RTL/SYS_TOP/SYS_TOP.db, etc
  scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db
  scmetro_tsmc_cl013g_rvt_tt_1p2v_25c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db
  scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c (library) /home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db

1
#################### Liniking All The Design Parts #########################
puts "###############################################"
###############################################
puts "######## checking design consistency ##########"
######## checking design consistency ##########
puts "###############################################"
###############################################
check_design
 
****************************************
check_design summary:
Version:     K-2015.06
Date:        Sun May 15 17:36:42 2022
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Inputs/Outputs                                                      9
    Unconnected ports (LINT-28)                                     8
    Constant outputs (LINT-52)                                      1

Cells                                                              16
    Cells do not drive (LINT-1)                                    12
    Connected to power or ground (LINT-32)                          2
    Leaf pins connected to undriven nets (LINT-58)                  1
    Cells have undriven hier pins (LINT-59)                         1

Nets                                                                5
    Unloaded nets (LINT-2)                                          5
--------------------------------------------------------------------------------

Warning: In design 'ClkDiv', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C342' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C343' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C344' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C345' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C370' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C372' does not drive any nets. (LINT-1)
Warning: In design 'ALU', cell 'C374' does not drive any nets. (LINT-1)
Warning: In design 'Serializer', cell 'C96' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C90' does not drive any nets. (LINT-1)
Warning: In design 'edge_bit_counter', cell 'C97' does not drive any nets. (LINT-1)
Warning: In design 'data_sampling', cell 'C127' does not drive any nets. (LINT-1)
Warning: In design 'SYS_TOP', net 'UART_Config[7]' driven by pin 'U0_RegFile/REG2[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[4]' driven by pin 'U0_RegFile/REG3[4]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[5]' driven by pin 'U0_RegFile/REG3[5]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[6]' driven by pin 'U0_RegFile/REG3[6]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', net 'DIV_RATIO[7]' driven by pin 'U0_RegFile/REG3[7]' has no loads. (LINT-2)
Warning: In design 'SYS_TOP', port 'SCAN_IN[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_IN[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_IN[0]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_EN' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_OUT[2]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_OUT[1]' is not connected to any nets. (LINT-28)
Warning: In design 'SYS_TOP', port 'SCAN_OUT[0]' is not connected to any nets. (LINT-28)
Warning: In design 'data_sampling', port 'Prescale[0]' is not connected to any nets. (LINT-28)
Warning: In design 'UART_TX', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_0' is connected to logic 0. 
Warning: In design 'UART_TX', a pin on submodule 'U0_mux' is connected to logic 1 or logic 0. (LINT-32)
   Pin 'IN_3' is connected to logic 1. 
Warning: In design 'CTRL_RX', output port 'CLKDIV_EN' is connected directly to 'logic 1'. (LINT-52)
Warning: In design 'CLK_GATE', input pin 'B' of leaf cell 'C7' is connected to undriven net 'test_en'.  (LINT-58)
Warning: In design 'SYS_TOP', input pin 'test_en' of hierarchical cell 'U0_CLK_GATE' has one or more internal loads, but is not connected to any nets. 'Logic 0' is assumed. (LINT-59)
1
#################### Define Design Constraints #########################
puts "###############################################"
###############################################
puts "############ Design Constraints #### ##########"
############ Design Constraints #### ##########
puts "###############################################"
###############################################
source ./cons.tcl
Warning: Design rule attributes from the driving cell will be
	set on the port. (UID-401)
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c' found in library 'scmetro_tsmc_cl013g_rvt_ss_1p08v_125c'.
Using operating conditions 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c' found in library 'scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c'.
#################### Archirecture Scan Chains #########################
puts "###############################################"
###############################################
puts "############ Configure scan chains ############"
############ Configure scan chains ############
puts "###############################################"
###############################################
set_scan_configuration -clock_mixing no_mix                         -style multiplexed_flip_flop                        -replace true                        -max_length 100  
Accepted scan configuration for modes: all_dft
1
###################### Mapping and optimization ########################
puts "###############################################"
###############################################
puts "########## Mapping & Optimization #############"
########## Mapping & Optimization #############
puts "###############################################"
###############################################
#test_ready compile
compile -scan
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'CLK_GATE'
  Processing 'ALU'
  Processing 'RegFile'
  Processing 'CTRL_TX'
  Processing 'CTRL_RX'
  Processing 'SYS_CTRL'
  Processing 'stp_chk'
  Processing 'par_chk'
  Processing 'strt_chk'
  Processing 'deserializer'
  Processing 'data_sampling'
  Processing 'edge_bit_counter'
  Processing 'uart_rx_fsm'
  Processing 'UART_RX'
  Processing 'parity_calc'
  Processing 'mux'
  Processing 'Serializer'
  Processing 'uart_tx_fsm'
  Processing 'UART_TX'
  Processing 'UART'
  Processing 'ClkDiv'
  Processing 'data_sync_0'
  Processing 'RST_SYNC_0'
  Processing 'SYS_TOP'

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 254 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'ALU_DW_div_uns_0'
  Processing 'ALU_DW01_sub_0'
  Processing 'ALU_DW01_add_0'
  Processing 'ALU_DW01_cmp6_0'
  Processing 'ALU_DW02_mult_0'
  Processing 'ALU_DW01_add_1'
Information: There are 254 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
  Mapping Optimization (Phase 1)

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:05  647169.7      0.00       0.0     141.6                          
    0:00:06  647169.7      0.00       0.0     141.6                          
    0:00:06  647169.7      0.00       0.0     141.6                          
    0:00:06  647169.7      0.00       0.0     141.6                          
    0:00:06  647169.7      0.00       0.0     141.6                          
    0:00:07  627062.4     11.23      20.8     123.2                          
    0:00:07  628009.6      4.44       5.3     122.3                          
    0:00:07  627409.5      7.65      11.4     114.3                          
    0:00:08  627794.2      7.96      11.9     114.3                          
    0:00:08  627515.3      8.02      12.2     114.3                          
    0:00:08  627810.6      7.63      11.1     114.3                          
    0:00:08  628128.3      6.97       9.9     114.3                          
    0:00:08  627591.8      6.51       9.0     114.3                          
    0:00:08  627589.5      6.45       8.9     114.3                          
    0:00:08  627589.5      6.27       8.5     114.3                          
    0:00:08  628310.7      5.36       6.7     114.3                          
    0:00:08  628310.7      5.36       6.7     114.3                          
    0:00:08  628310.7      5.36       6.7     114.3                          
    0:00:08  628310.7      5.36       6.7     114.3                          
    0:00:08  630224.8      5.36       6.7     107.9                          
    0:00:08  630227.2      5.36       6.7     107.3                          
    0:00:08  630231.9      5.36       6.7     107.3                          
    0:00:08  630231.9      5.36       6.7     107.3                          
    0:00:08  630231.9      5.36       6.7     107.3                          
    0:00:08  630231.9      5.36       6.7     107.3                          
    0:00:09  632647.4      0.00       0.0     113.6                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:09  632647.4      0.00       0.0     113.6                          
    0:00:09  632647.4      0.00       0.0     113.6                          
    0:00:09  650285.1      0.00       0.0     115.1                          
    0:00:11  599716.6      0.00       0.0     148.6                          
    0:00:12  596040.2      0.00       0.0     146.7                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12  596040.2      0.00       0.0     146.7                          
    0:00:12  596596.7      0.00       0.0     116.1 U0_SYS_CTRL/U0_CTRL_TX/current_state[1]
    0:00:12  596879.0      0.00       0.0     112.6 U0_RegFile/REG2[6]       
    0:00:12  598475.5      0.00       0.0     107.3                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:12  598475.5      0.00       0.0     107.3                          
    0:00:12  598475.5      0.00       0.0     107.3                          
    0:00:12  593339.0      0.00       0.0     107.3                          
    0:00:12  592035.4      0.09       0.1     107.3                          
    0:00:13  591314.2      0.09       0.1     107.3                          
    0:00:13  590881.3      0.09       0.1     107.3                          
    0:00:13  590590.7      0.09       0.1     107.3                          
    0:00:13  590590.7      0.09       0.1     107.3                          
    0:00:13  590591.9      0.00       0.0     107.3                          
    0:00:13  589812.9      3.99       4.2     107.3                          
    0:00:13  589789.4      3.96       4.2     107.3                          
    0:00:13  589789.4      3.96       4.2     107.3                          
    0:00:13  589789.4      3.96       4.2     107.3                          
    0:00:13  589789.4      3.96       4.2     107.3                          
    0:00:13  589789.4      3.96       4.2     107.3                          
    0:00:13  589789.4      3.96       4.2     107.3                          
    0:00:13  591991.9      0.00       0.0     107.3                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
################################################################### 
# Setting Test Timing Variables
################################################################### 
# Preclock Measure Protocol (default protocol)
set test_default_period 100
100
set test_default_delay 0
0
set test_default_bidir_delay 0
0
set test_default_strobe 20
20
set test_default_strobe_width 0
0
########################## Define DFT Signals ##########################
set_dft_signal -port [get_ports SCAN_CLK]  -type ScanClock   -view existing_dft  -timing {30 60}
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SCAN_RST]  -type Reset       -view existing_dft  -active_state 0
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports TEST_MODE] -type Constant    -view existing_dft  -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports TEST_MODE] -type TestMode    -view spec          -active_state 1 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SCAN_EN]   -type ScanEnable  -view spec          -active_state 1   -usage scan
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SCAN_IN]   -type ScanDataIn  -view spec 
Accepted dft signal specification for modes: all_dft
1
set_dft_signal -port [get_ports SCAN_OUT]  -type ScanDataOut -view spec  
Accepted dft signal specification for modes: all_dft
1
############################# Create Test Protocol #######################
create_test_protocol
In mode: all_dft...

Information: Starting test protocol creation. (TEST-219)
  ...reading user specified clock signals...
Information: Identified system/test clock port SCAN_CLK (30.0,60.0). (TEST-265)
  ...reading user specified asynchronous signals...
Information: Identified active low asynchronous control port SCAN_RST. (TEST-266)
1
###################### Pre-DFT Design Rule Checking #######################
dft_drc -verbose
In mode: all_dft...
  Pre-DFT DRC enabled
Information: There are 254 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  	...checking for scan equivalents...
  ...checking vector rules...
  ...checking pre-dft rules...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 273 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 272 cells are valid scan cells
         U0_RST_SYNC/meta_flop_reg
         U0_RST_SYNC/sync_flop_reg
         U0_ref_sync/meta_flop_reg
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/sync_flop_reg
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[0]
         U0_ClkDiv/div_clk_reg
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[1]
         U0_ClkDiv/odd_edge_tog_reg
         U0_RegFile/regArr_reg[1][1]
         U0_RegFile/regArr_reg[2][3]
         U0_RegFile/regArr_reg[0][6]
         U0_RegFile/regArr_reg[0][7]
         U0_RegFile/regArr_reg[2][5]
         U0_RegFile/regArr_reg[2][0]
         U0_RegFile/regArr_reg[13][7]
         U0_RegFile/regArr_reg[13][6]
         U0_RegFile/regArr_reg[13][5]
         U0_RegFile/regArr_reg[13][4]
         U0_RegFile/regArr_reg[13][3]
         U0_RegFile/regArr_reg[13][2]
         U0_RegFile/regArr_reg[13][1]
         U0_RegFile/regArr_reg[12][7]
         U0_RegFile/regArr_reg[12][6]
         U0_RegFile/regArr_reg[12][5]
         U0_RegFile/regArr_reg[12][4]
         U0_RegFile/regArr_reg[12][3]
         U0_RegFile/regArr_reg[12][2]
         U0_RegFile/regArr_reg[12][1]
         U0_RegFile/regArr_reg[11][7]
         U0_RegFile/regArr_reg[11][6]
         U0_RegFile/regArr_reg[11][5]
         U0_RegFile/regArr_reg[11][4]
         U0_RegFile/regArr_reg[11][3]
         U0_RegFile/regArr_reg[11][2]
         U0_RegFile/regArr_reg[11][1]
         U0_RegFile/regArr_reg[10][7]
         U0_RegFile/regArr_reg[10][6]
         U0_RegFile/regArr_reg[10][5]
         U0_RegFile/regArr_reg[10][4]
         U0_RegFile/regArr_reg[10][3]
         U0_RegFile/regArr_reg[10][2]
         U0_RegFile/regArr_reg[10][1]
         U0_RegFile/regArr_reg[9][7]
         U0_RegFile/regArr_reg[9][6]
         U0_RegFile/regArr_reg[9][5]
         U0_RegFile/regArr_reg[9][4]
         U0_RegFile/regArr_reg[9][3]
         U0_RegFile/regArr_reg[9][2]
         U0_RegFile/regArr_reg[9][1]
         U0_RegFile/regArr_reg[8][7]
         U0_RegFile/regArr_reg[8][6]
         U0_RegFile/regArr_reg[8][5]
         U0_RegFile/regArr_reg[8][4]
         U0_RegFile/regArr_reg[8][3]
         U0_RegFile/regArr_reg[8][2]
         U0_RegFile/regArr_reg[8][1]
         U0_RegFile/regArr_reg[15][0]
         U0_RegFile/regArr_reg[14][0]
         U0_RegFile/regArr_reg[13][0]
         U0_RegFile/regArr_reg[12][0]
         U0_RegFile/regArr_reg[11][0]
         U0_RegFile/regArr_reg[10][0]
         U0_RegFile/regArr_reg[9][0]
         U0_RegFile/regArr_reg[8][0]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/regArr_reg[2][7]
         U0_RegFile/regArr_reg[2][2]
         U0_RegFile/regArr_reg[6][7]
         U0_RegFile/regArr_reg[6][6]
         U0_RegFile/regArr_reg[6][5]
         U0_RegFile/regArr_reg[6][4]
         U0_RegFile/regArr_reg[6][3]
         U0_RegFile/regArr_reg[6][2]
         U0_RegFile/regArr_reg[6][1]
         U0_RegFile/regArr_reg[4][7]
         U0_RegFile/regArr_reg[4][6]
         U0_RegFile/regArr_reg[4][5]
         U0_RegFile/regArr_reg[4][4]
         U0_RegFile/regArr_reg[4][3]
         U0_RegFile/regArr_reg[4][2]
         U0_RegFile/regArr_reg[4][1]
         U0_RegFile/regArr_reg[3][7]
         U0_RegFile/regArr_reg[3][6]
         U0_RegFile/regArr_reg[3][5]
         U0_RegFile/regArr_reg[3][4]
         U0_RegFile/regArr_reg[7][7]
         U0_RegFile/regArr_reg[7][6]
         U0_RegFile/regArr_reg[7][5]
         U0_RegFile/regArr_reg[7][4]
         U0_RegFile/regArr_reg[7][3]
         U0_RegFile/regArr_reg[7][2]
         U0_RegFile/regArr_reg[7][1]
         U0_RegFile/regArr_reg[5][7]
         U0_RegFile/regArr_reg[5][6]
         U0_RegFile/regArr_reg[5][5]
         U0_RegFile/regArr_reg[5][4]
         U0_RegFile/regArr_reg[5][3]
         U0_RegFile/regArr_reg[5][2]
         U0_RegFile/regArr_reg[5][1]
         U0_RegFile/regArr_reg[6][0]
         U0_RegFile/regArr_reg[4][0]
         U0_RegFile/regArr_reg[7][0]
         U0_RegFile/regArr_reg[5][0]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/regArr_reg[15][7]
         U0_RegFile/regArr_reg[15][6]
         U0_RegFile/regArr_reg[15][5]
         U0_RegFile/regArr_reg[15][4]
         U0_RegFile/regArr_reg[15][3]
         U0_RegFile/regArr_reg[15][2]
         U0_RegFile/regArr_reg[15][1]
         U0_RegFile/regArr_reg[14][7]
         U0_RegFile/regArr_reg[14][6]
         U0_RegFile/regArr_reg[14][5]
         U0_RegFile/regArr_reg[14][4]
         U0_RegFile/regArr_reg[14][3]
         U0_RegFile/regArr_reg[14][2]
         U0_RegFile/regArr_reg[14][1]
         U0_RegFile/regArr_reg[2][4]
         U0_RegFile/regArr_reg[3][2]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/regArr_reg[2][1]
         U0_RegFile/regArr_reg[3][0]
         U0_RegFile/regArr_reg[0][5]
         U0_RegFile/regArr_reg[0][4]
         U0_RegFile/regArr_reg[0][0]
         U0_RegFile/regArr_reg[3][1]
         U0_RegFile/regArr_reg[0][3]
         U0_RegFile/regArr_reg[0][2]
         U0_RegFile/regArr_reg[0][1]
         U0_RegFile/regArr_reg[2][6]
         U0_RegFile/regArr_reg[3][3]
         U0_RegFile/regArr_reg[1][5]
         U0_RegFile/regArr_reg[1][4]
         U0_RegFile/regArr_reg[1][3]
         U0_RegFile/regArr_reg[1][0]
         U0_RegFile/regArr_reg[1][6]
         U0_RegFile/regArr_reg[1][2]
         U0_RegFile/regArr_reg[1][7]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/U0_fsm/busy_reg
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_mux/OUT_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
         U1_uart_sync/sync_flop_reg
         U1_uart_sync/enable_flop_reg
         U1_uart_sync/enable_pulse_d_reg
         U1_uart_sync/meta_flop_reg
         U1_uart_sync/sync_bus_reg[6]
         U1_uart_sync/sync_bus_reg[5]
         U1_uart_sync/sync_bus_reg[4]
         U1_uart_sync/sync_bus_reg[3]
         U1_uart_sync/sync_bus_reg[2]
         U1_uart_sync/sync_bus_reg[1]
         U1_uart_sync/sync_bus_reg[0]
         U1_uart_sync/sync_bus_reg[7]
         U1_RST_SYNC/meta_flop_reg
         U1_RST_SYNC/sync_flop_reg

Information: Test design rule checking completed. (TEST-123)
1
############################# Preview DFT ##############################
preview_dft -show scan_summary
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains

****************************************
Preview_dft report
For    : 'Insert_dft' command
Design : SYS_TOP
Version: K-2015.06
Date   : Sun May 15 17:37:09 2022
****************************************

Number of chains: 3
Scan methodology: full_scan
Scan style: multiplexed_flip_flop
Clock domain: no_mix

Chain      Scan Ports (si --> so)        # of Cells   Inst/Chain               Clock (port, time, edge)
-----      ----------------------        ----------   ----------               ------------------------
S 1        SCAN_IN[2] -->  SCAN_OUT[2]           91   U0_ALU/ALU_OUT_reg[0]    (SCAN_CLK, 30.0, rising) 
S 2        SCAN_IN[1] -->  SCAN_OUT[1]           91   U0_RegFile/regArr_reg[7][2]
                            (SCAN_CLK, 30.0, rising) 
S 3        SCAN_IN[0] -->  SCAN_OUT[0]           90   U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]
                            (SCAN_CLK, 30.0, rising) 
1
############################# Insert DFT ##############################
insert_dft
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'
  Information: Using test design rule information from previous dft_drc run.
  Architecting Scan Chains
  Routing Scan Chains
  Routing Global Signals
  Mapping New Logic
Resetting current test mode
Information: There are 256 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
  Beginning Mapping Optimizations
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------


  Beginning Phase 1 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:29  666901.6      0.08       0.1     108.8 U0_RegFile/REG2[0]       
    0:00:29  667051.0      0.08       0.1     108.8 U0_ClkDiv/div_clk        
    0:00:29  667051.0      0.08       0.1     108.8 U0_ClkDiv/div_clk        
    0:00:29  667200.4      0.08       0.1     108.8 U0_UART/U0_UART_RX/U0_data_sampling/Samples[2]
    0:00:29  667200.4      0.08       0.1     108.8 U0_UART/U0_UART_RX/U0_data_sampling/Samples[2]
    0:00:29  667349.8      0.08       0.1     108.8 U0_ref_sync/sync_bus[7]  
    0:00:29  667499.3      0.08       0.1     108.8 U0_ref_sync/sync_bus[3]  
    0:00:29  667648.7      0.08       0.1     108.8 U0_ref_sync/sync_flop    
    0:00:29  667798.1      0.08       0.1     108.8 U0_RegFile/regArr[12][7] 
    0:00:29  667947.5      0.08       0.1     108.8 U0_RegFile/regArr[12][6] 
    0:00:29  668096.9      0.08       0.1     108.8 U0_RegFile/regArr[12][5] 
    0:00:29  668246.3      0.08       0.1     108.8 U0_RegFile/regArr[12][4] 
    0:00:29  668395.7      0.08       0.1     108.8 U0_RegFile/regArr[12][3] 
    0:00:29  668545.2      0.08       0.1     108.8 U0_RegFile/regArr[12][2] 
    0:00:29  668694.6      0.08       0.1     108.8 U0_RegFile/regArr[12][1] 
    0:00:29  668844.0      0.08       0.1     108.8 U0_RegFile/regArr[8][7]  
    0:00:29  668993.4      0.08       0.1     108.8 U0_RegFile/regArr[8][6]  
    0:00:29  669142.8      0.08       0.1     108.8 U0_RegFile/regArr[8][5]  
    0:00:29  669292.2      0.08       0.1     108.8 U0_RegFile/regArr[8][4]  
    0:00:29  669441.6      0.08       0.1     108.7 U0_RegFile/regArr[8][3]  
    0:00:29  669591.1      0.08       0.1     108.7 U0_RegFile/regArr[8][2]  
    0:00:29  669740.5      0.08       0.1     108.7 U0_RegFile/regArr[8][1]  
    0:00:29  669889.9      0.08       0.1     108.7 U0_RegFile/regArr[12][0] 
    0:00:29  670039.3      0.08       0.1     108.7 U0_RegFile/regArr[8][0]  
    0:00:29  670188.7      0.08       0.1     108.7 U0_RegFile/regArr[4][7]  
    0:00:29  670338.1      0.08       0.1     108.7 U0_RegFile/regArr[4][6]  
    0:00:29  670487.5      0.08       0.1     108.7 U0_RegFile/regArr[4][5]  
    0:00:29  670637.0      0.08       0.1     108.7 U0_RegFile/regArr[4][4]  
    0:00:29  670786.4      0.08       0.1     108.7 U0_RegFile/regArr[4][3]  
    0:00:29  670935.8      0.08       0.1     108.7 U0_RegFile/regArr[4][2]  
    0:00:29  671085.2      0.08       0.1     108.7 U0_RegFile/regArr[4][1]  
    0:00:29  671234.6      0.08       0.1     108.7 U0_RegFile/regArr[4][0]  
    0:00:29  671384.0      0.08       0.1     108.7 U0_RegFile/regArr[15][7] 
    0:00:29  671533.4      0.08       0.1     108.7 U0_RegFile/regArr[11][7] 
    0:00:29  671682.9      0.08       0.1     108.7 U0_RegFile/regArr[11][6] 
    0:00:29  671832.3      0.08       0.1     108.7 U0_RegFile/regArr[11][5] 
    0:00:29  671981.7      0.08       0.1     108.7 U0_RegFile/regArr[11][4] 
    0:00:29  672131.1      0.08       0.1     108.7 U0_RegFile/regArr[11][3] 
    0:00:29  672280.5      0.08       0.1     108.7 U0_RegFile/regArr[11][2] 
    0:00:29  672429.9      0.08       0.1     108.7 U0_RegFile/regArr[11][1] 
    0:00:29  672579.3      0.08       0.1     108.7 U0_RegFile/regArr[15][0] 
    0:00:29  672728.8      0.08       0.1     108.7 U0_RegFile/regArr[11][0] 
    0:00:29  672878.2      0.08       0.1     108.7 U0_RegFile/regArr[7][7]  
    0:00:29  673027.6      0.08       0.1     108.7 U0_RegFile/regArr[7][6]  
    0:00:29  673177.0      0.08       0.1     108.7 U0_RegFile/regArr[7][5]  
    0:00:29  673326.4      0.08       0.1     108.7 U0_RegFile/regArr[7][4]  
    0:00:29  673475.8      0.08       0.1     108.7 U0_RegFile/regArr[7][3]  
    0:00:29  673625.2      0.08       0.1     108.7 U0_RegFile/regArr[7][2]  
    0:00:29  673774.7      0.08       0.1     108.7 U0_RegFile/regArr[7][0]  
    0:00:29  673924.1      0.08       0.1     108.7 U0_RegFile/regArr[15][6] 
    0:00:29  674073.5      0.08       0.1     108.7 U0_RegFile/regArr[15][5] 
    0:00:29  674222.9      0.08       0.1     108.7 U0_RegFile/regArr[15][4] 
    0:00:29  674372.3      0.08       0.1     108.7 U0_RegFile/regArr[15][3] 
    0:00:29  674521.7      0.08       0.1     108.7 U0_RegFile/regArr[15][2] 
    0:00:29  674671.1      0.08       0.1     108.6 U0_RegFile/regArr[15][1] 
    0:00:29  674820.6      0.08       0.1     108.6 U0_RegFile/regArr[13][7] 
    0:00:29  674970.0      0.08       0.1     108.6 U0_RegFile/regArr[13][6] 
    0:00:29  675119.4      0.08       0.1     108.6 U0_RegFile/regArr[13][5] 
    0:00:29  675268.8      0.08       0.1     108.6 U0_RegFile/regArr[13][4] 
    0:00:29  675418.2      0.08       0.1     108.6 U0_RegFile/regArr[13][3] 
    0:00:29  675567.6      0.08       0.1     108.6 U0_RegFile/regArr[13][2] 
    0:00:29  675717.0      0.08       0.1     108.6 U0_RegFile/regArr[13][1] 
    0:00:29  675866.5      0.08       0.1     108.6 U0_RegFile/regArr[9][7]  
    0:00:29  676015.9      0.08       0.1     108.6 U0_RegFile/regArr[9][6]  
    0:00:29  676165.3      0.08       0.1     108.6 U0_RegFile/regArr[9][5]  
    0:00:29  676314.7      0.08       0.1     108.6 U0_RegFile/regArr[9][4]  
    0:00:29  676464.1      0.08       0.1     108.6 U0_RegFile/regArr[9][3]  
    0:00:29  676613.5      0.08       0.1     108.6 U0_RegFile/regArr[9][2]  
    0:00:29  676762.9      0.08       0.1     108.6 U0_RegFile/regArr[9][1]  
    0:00:29  676912.4      0.08       0.1     108.6 U0_RegFile/regArr[13][0] 
    0:00:29  677061.8      0.08       0.1     108.6 U0_RegFile/regArr[9][0]  
    0:00:29  677211.2      0.08       0.1     108.6 U0_RegFile/regArr[5][7]  
    0:00:29  677360.6      0.08       0.1     108.6 U0_RegFile/regArr[5][6]  
    0:00:29  677510.0      0.08       0.1     108.6 U0_RegFile/regArr[5][5]  
    0:00:29  677659.4      0.08       0.1     108.6 U0_RegFile/regArr[5][4]  
    0:00:29  677808.8      0.08       0.1     108.6 U0_RegFile/regArr[5][3]  
    0:00:29  677958.3      0.08       0.1     108.6 U0_RegFile/regArr[5][2]  
    0:00:29  678107.7      0.08       0.1     108.6 U0_RegFile/regArr[5][1]  
    0:00:30  678257.1      0.08       0.1     108.6 U0_RegFile/regArr[5][0]  
    0:00:30  678406.5      0.08       0.1     108.6 U0_RegFile/regArr[10][7] 
    0:00:30  678555.9      0.08       0.1     108.6 U0_RegFile/regArr[10][6] 
    0:00:30  678705.3      0.08       0.1     108.6 U0_RegFile/regArr[10][5] 
    0:00:30  678854.7      0.08       0.1     108.6 U0_RegFile/regArr[10][4] 
    0:00:30  679004.2      0.08       0.1     108.6 U0_RegFile/regArr[10][3] 
    0:00:30  679153.6      0.08       0.1     108.6 U0_RegFile/regArr[10][2] 
    0:00:30  679303.0      0.08       0.1     108.6 U0_RegFile/regArr[10][1] 
    0:00:30  679452.4      0.08       0.1     108.6 U0_RegFile/regArr[14][0] 
    0:00:30  679601.8      0.08       0.1     108.6 U0_RegFile/regArr[10][0] 
    0:00:30  679751.2      0.08       0.1     108.6 U0_RegFile/regArr[6][7]  
    0:00:30  679900.6      0.08       0.1     108.5 U0_RegFile/regArr[6][6]  
    0:00:30  680050.1      0.08       0.1     108.5 U0_RegFile/regArr[6][5]  
    0:00:30  680199.5      0.08       0.1     108.5 U0_RegFile/regArr[6][4]  
    0:00:30  680348.9      0.08       0.1     108.5 U0_RegFile/regArr[6][3]  
    0:00:30  680498.3      0.08       0.1     108.5 U0_RegFile/regArr[6][2]  
    0:00:30  680647.7      0.08       0.1     108.5 U0_RegFile/regArr[6][1]  
    0:00:30  680797.1      0.08       0.1     108.5 U0_RegFile/regArr[6][0]  
    0:00:30  680946.5      0.08       0.1     108.5 U0_RegFile/regArr[14][7] 
    0:00:30  681096.0      0.08       0.1     108.5 U0_RegFile/regArr[14][6] 
    0:00:30  681245.4      0.08       0.1     108.5 U0_RegFile/regArr[14][5] 
    0:00:30  681394.8      0.08       0.1     108.5 U0_RegFile/regArr[14][4] 
    0:00:30  681544.2      0.08       0.1     108.5 U0_RegFile/regArr[14][3] 
    0:00:30  681693.6      0.08       0.1     108.5 U0_RegFile/regArr[14][2] 
    0:00:30  681843.0      0.08       0.1     108.5 U0_RegFile/regArr[14][1] 
    0:00:30  681992.4      0.08       0.1     108.5 U1_uart_sync/sync_flop   
    0:00:30  682291.3      0.08       0.1     108.5 U0_UART/U0_UART_RX/U0_par_chk/par_err
    0:00:30  682291.3      0.08       0.1     108.5 U0_UART/U0_UART_RX/U0_par_chk/par_err
    0:00:30  682291.3      0.08       0.1     108.5 U0_UART/U0_UART_RX/U0_par_chk/par_err
    0:00:30  682590.1      0.08       0.1     108.5 U0_UART/U0_UART_RX/U0_stp_chk/stp_err
    0:00:30  682590.1      0.08       0.1     108.5 U0_UART/U0_UART_RX/U0_stp_chk/stp_err
    0:00:30  682590.1      0.08       0.1     108.5 U0_UART/U0_UART_RX/U0_stp_chk/stp_err
    0:00:30  682739.5      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[15]
    0:00:30  682739.5      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[15]
    0:00:30  682888.9      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[14]
    0:00:30  682888.9      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[14]
    0:00:30  683038.3      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[13]
    0:00:30  683038.3      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[13]
    0:00:30  683187.8      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[12]
    0:00:30  683187.8      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[12]
    0:00:30  683337.2      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[11]
    0:00:30  683337.2      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[11]
    0:00:30  683486.6      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[10]
    0:00:30  683486.6      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[10]
    0:00:30  683636.0      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[9]
    0:00:30  683636.0      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[9]
    0:00:30  683785.4      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[8]
    0:00:30  683785.4      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[8]
    0:00:30  683934.8      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[7]
    0:00:30  683934.8      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[7]
    0:00:30  684084.2      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[6]
    0:00:30  684084.2      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[6]
    0:00:30  684233.7      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[5]
    0:00:30  684233.7      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[5]
    0:00:30  684383.1      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[4]
    0:00:30  684383.1      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[4]
    0:00:30  684532.5      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[3]
    0:00:30  684532.5      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[3]
    0:00:30  684681.9      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[2]
    0:00:30  684681.9      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[2]
    0:00:30  684831.3      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[1]
    0:00:30  684831.3      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[1]
    0:00:30  684980.7      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[0]
    0:00:30  684980.7      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA[0]
    0:00:30  685130.1      0.08       0.1     108.5 U0_RegFile/REG3[7]       
    0:00:30  685279.6      0.08       0.1     108.5 U0_RegFile/REG3[6]       
    0:00:30  685429.0      0.08       0.1     108.5 U0_RegFile/REG3[5]       
    0:00:30  685578.4      0.08       0.1     108.5 U0_RegFile/REG3[4]       
    0:00:30  685727.8      0.08       0.1     108.5 U0_RegFile/regArr[7][1]  
    0:00:30  685877.2      0.08       0.1     108.5 U0_RegFile/REG2[7]       
    0:00:30  686026.6      0.08       0.1     108.5 U0_RegFile/REG2[2]       
    0:00:30  686176.0      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[7]
    0:00:30  686176.0      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[7]
    0:00:30  686325.5      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[6]
    0:00:30  686325.5      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[6]
    0:00:30  686474.9      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[5]
    0:00:30  686474.9      0.08       0.1     108.5 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[5]
    0:00:30  686624.3      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[4]
    0:00:30  686624.3      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[4]
    0:00:30  686773.7      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[3]
    0:00:30  686773.7      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[3]
    0:00:30  686923.1      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[2]
    0:00:30  686923.1      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[2]
    0:00:30  687072.5      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[1]
    0:00:30  687072.5      0.08       0.1     108.4 U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA[1]
    0:00:30  687221.9      0.08       0.1     108.4 U0_RegFile/RdData[7]     
    0:00:30  687221.9      0.08       0.1     108.4 U0_RegFile/RdData[7]     
    0:00:30  687371.4      0.08       0.1     108.4 U0_RegFile/RdData[6]     
    0:00:30  687371.4      0.08       0.1     108.4 U0_RegFile/RdData[6]     
    0:00:30  687520.8      0.08       0.1     108.4 U0_RegFile/RdData[5]     
    0:00:30  687520.8      0.08       0.1     108.4 U0_RegFile/RdData[5]     
    0:00:30  687670.2      0.08       0.1     108.4 U0_RegFile/RdData[1]     
    0:00:30  687670.2      0.08       0.1     108.4 U0_RegFile/RdData[1]     
    0:00:30  687819.6      0.08       0.1     108.4 U0_RegFile/RdData[0]     
    0:00:30  687819.6      0.08       0.1     108.4 U0_RegFile/RdData[0]     
    0:00:30  687969.0      0.08       0.1     108.4 U0_RegFile/RdData[4]     
    0:00:30  687969.0      0.08       0.1     108.4 U0_RegFile/RdData[4]     
    0:00:30  688118.4      0.08       0.1     108.4 U0_RegFile/RdData[3]     
    0:00:30  688118.4      0.08       0.1     108.4 U0_RegFile/RdData[3]     
    0:00:30  688267.8      0.08       0.1     108.4 U0_RegFile/RdData[2]     
    0:00:30  688267.8      0.08       0.1     108.4 U0_RegFile/RdData[2]     
    0:00:30  688411.4      0.08       0.1     108.2 U0_SYS_CTRL/U0_CTRL_RX/n144
    0:00:30  688411.4      0.08       0.1     108.2 U0_SYS_CTRL/U0_CTRL_RX/n144
    0:00:30  688560.8      0.00       0.0     108.1 U0_RegFile/REG1[3]       
    0:00:30  688710.2      0.00       0.0     108.1 U0_RegFile/REG1[2]       
    0:00:30  688859.6      0.00       0.0     108.0 U0_ref_sync/sync_bus[0]  
    0:00:30  688859.6      0.00       0.0     108.0 U0_ref_sync/sync_bus[0]  
    0:00:30  689009.0      0.00       0.0     107.8 U0_RegFile/REG2[4]       
    0:00:30  689152.6      0.00       0.0     107.8 U0_UART/U0_UART_RX/U0_uart_fsm/n27
    0:00:30  689152.6      0.00       0.0     107.8 U0_UART/U0_UART_RX/U0_uart_fsm/n27
    0:00:30  689302.0      0.00       0.0     107.7 U0_SYS_CTRL/U0_CTRL_TX/n30
    0:00:30  689302.0      0.00       0.0     107.7 U0_SYS_CTRL/U0_CTRL_TX/n30
    0:00:30  689451.4      0.00       0.0     107.7 U0_RegFile/REG3[2]       
    0:00:30  689600.8      0.00       0.0     107.6 U0_RegFile/RdData_VLD    
    0:00:30  689600.8      0.00       0.0     107.6 U0_RegFile/RdData_VLD    
    0:00:30  689750.2      0.00       0.0     107.6 U0_UART/U0_UART_TX/U0_fsm/current_state[0]
    0:00:30  689899.6      0.00       0.0     107.6 U0_RegFile/REG3[0]       
    0:00:30  690049.0      0.00       0.0     107.5 U0_RegFile/REG2[1]       
    0:00:30  690198.5      0.00       0.0     107.5 U0_SYS_CTRL/U0_CTRL_TX/n29
    0:00:30  690198.5      0.00       0.0     107.5 U0_SYS_CTRL/U0_CTRL_TX/n29
    0:00:30  690342.0      0.00       0.0     107.5 U0_SYS_CTRL/U0_CTRL_TX/n31
    0:00:30  690342.0      0.00       0.0     107.5 U0_SYS_CTRL/U0_CTRL_TX/n31
    0:00:30  690927.9      0.00       0.0     107.8 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:30  690927.9      0.00       0.0     107.8 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:30  690927.9      0.00       0.0     107.8 U0_ALU/ALU_OUT_reg[0]/D  
    0:00:30  691077.3      0.00       0.0     107.6 U0_UART/U0_UART_TX/parity_enable
    0:00:30  691226.7      0.00       0.0     107.5 U0_ALU/div_52/u_div/SumTmp[2][0]
    0:00:30  691376.1      0.00       0.0     107.3 U0_ALU/div_52/u_div/SumTmp[5][0]
    0:00:30  691973.8      0.00       0.0     107.3 U0_UART/U0_UART_RX/sampled_bit
    0:00:30  691973.8      0.00       0.0     107.3 U0_UART/U0_UART_RX/sampled_bit
    0:00:30  691973.8      0.00       0.0     107.3 U0_UART/U0_UART_RX/sampled_bit


  Beginning Phase 2 Design Rule Fixing  (max_transition)  (max_capacitance)
  ------------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------

1
compile -scan -incremental
Information: Choosing a test methodology will restrict the optimization of sequential cells. (UIO-12)

Information: There are 54 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition scmetro_tsmc_cl013g_rvt_ss_1p08v_125c set on design SYS_TOP has different process,
voltage and temperatures parameters than the parameters at which target library 
scmetro_tsmc_cl013g_rvt_tt_1p2v_25c is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------

  Updating timing information
Information: Updating design information... (UID-85)
Information: There are 256 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
Warning: Test logic has been inserted in ALU_DW_div_uns_0.
 	Skipping incremental implementation selection for that design. (SYNH-45)

  Beginning Mapping Optimizations  (Medium effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations
Warning: Test logic has been inserted in ALU_DW_div_uns_0.
 	Skipping incremental implementation selection for that design. (SYNH-45)

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03  691966.7      0.00       0.0     107.3                          
    0:00:03  691966.7      0.00       0.0     107.3                          
    0:00:06  691779.7      0.00       0.0     137.5                          
    0:00:07  689815.0      0.00       0.0     142.3                          


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:07  689815.0      0.00       0.0     142.3                          
    0:00:07  690972.6      0.00       0.0     112.2 U0_UART/U0_UART_RX/U0_uart_fsm/deser_en
    0:00:08  692138.5      0.00       0.0     107.3                          
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_tt_1p2v_25c.db'
Loading db file '/home/IC/tsmc_fb_cl013g_sc/aci/sc-m/synopsys/scmetro_tsmc_cl013g_rvt_ff_1p32v_m40c.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
###################### Design Rule Checking #######################
dft_drc -verbose -coverage_estimate
In mode: Internal_scan...
  Design has scan chains in this mode
  Design is scan routed
  Post-DFT DRC enabled

Information: Starting test design rule checking. (TEST-222)
  Loading test protocol
  ...basic checks...
  ...basic sequential cell checks...
  ...checking vector rules...
  ...checking clock rules...
  ...checking scan chain rules...
  ...checking scan compression rules...
  ...checking X-state rules...
  ...checking tristate rules...
  ...extracting scan details...

-----------------------------------------------------------------
Begin Other violations...

Warning: Cell U0_CLK_GATE/U0_TLATNCAX12M has constant 1 value. (TEST-505)

Other violations completed...
-----------------------------------------------------------------

-----------------------------------------------------------------
  DRC Report

  Total violations: 1

-----------------------------------------------------------------

1 OTHER VIOLATION
     1 Cell is constant 1 violation (TEST-505)


Warning: Violations occurred during test design rule checking. (TEST-124)

-----------------------------------------------------------------
  Sequential Cell Report

  1 out of 273 sequential cells have violations

-----------------------------------------------------------------

SEQUENTIAL CELLS WITH VIOLATIONS
      *   1 cell has constant 1 value
         U0_CLK_GATE/U0_TLATNCAX12M
SEQUENTIAL CELLS WITHOUT VIOLATIONS
      * 272 cells are valid scan cells
         U0_RST_SYNC/meta_flop_reg
         U0_RST_SYNC/sync_flop_reg
         U0_ref_sync/sync_bus_reg[0]
         U0_ref_sync/enable_flop_reg
         U0_ref_sync/meta_flop_reg
         U0_ref_sync/enable_pulse_d_reg
         U0_ref_sync/sync_bus_reg[7]
         U0_ref_sync/sync_bus_reg[3]
         U0_ref_sync/sync_bus_reg[1]
         U0_ref_sync/sync_bus_reg[2]
         U0_ref_sync/sync_bus_reg[4]
         U0_ref_sync/sync_bus_reg[5]
         U0_ref_sync/sync_bus_reg[6]
         U0_ref_sync/sync_flop_reg
         U1_uart_sync/sync_flop_reg
         U1_uart_sync/enable_flop_reg
         U1_uart_sync/enable_pulse_d_reg
         U1_uart_sync/meta_flop_reg
         U1_uart_sync/sync_bus_reg[6]
         U1_uart_sync/sync_bus_reg[5]
         U1_uart_sync/sync_bus_reg[4]
         U1_uart_sync/sync_bus_reg[3]
         U1_uart_sync/sync_bus_reg[2]
         U1_uart_sync/sync_bus_reg[1]
         U1_uart_sync/sync_bus_reg[0]
         U1_uart_sync/sync_bus_reg[7]
         U0_ClkDiv/odd_edge_tog_reg
         U0_ClkDiv/div_clk_reg
         U0_ClkDiv/count_reg[2]
         U0_ClkDiv/count_reg[0]
         U0_ClkDiv/count_reg[1]
         U0_RegFile/regArr_reg[1][1]
         U0_RegFile/regArr_reg[2][3]
         U0_RegFile/regArr_reg[0][6]
         U0_RegFile/regArr_reg[0][7]
         U0_RegFile/regArr_reg[2][5]
         U0_RegFile/regArr_reg[2][0]
         U0_RegFile/regArr_reg[13][5]
         U0_RegFile/regArr_reg[13][4]
         U0_RegFile/regArr_reg[13][3]
         U0_RegFile/regArr_reg[13][2]
         U0_RegFile/regArr_reg[13][1]
         U0_RegFile/regArr_reg[12][7]
         U0_RegFile/regArr_reg[12][6]
         U0_RegFile/regArr_reg[12][5]
         U0_RegFile/regArr_reg[12][4]
         U0_RegFile/regArr_reg[12][3]
         U0_RegFile/regArr_reg[12][2]
         U0_RegFile/regArr_reg[12][1]
         U0_RegFile/regArr_reg[11][7]
         U0_RegFile/regArr_reg[11][6]
         U0_RegFile/regArr_reg[11][5]
         U0_RegFile/regArr_reg[11][4]
         U0_RegFile/regArr_reg[11][3]
         U0_RegFile/regArr_reg[11][2]
         U0_RegFile/regArr_reg[11][1]
         U0_RegFile/regArr_reg[10][7]
         U0_RegFile/regArr_reg[10][6]
         U0_RegFile/regArr_reg[10][5]
         U0_RegFile/regArr_reg[10][4]
         U0_RegFile/regArr_reg[10][3]
         U0_RegFile/regArr_reg[10][2]
         U0_RegFile/regArr_reg[10][1]
         U0_RegFile/regArr_reg[9][7]
         U0_RegFile/regArr_reg[9][6]
         U0_RegFile/regArr_reg[9][5]
         U0_RegFile/regArr_reg[9][4]
         U0_RegFile/regArr_reg[9][3]
         U0_RegFile/regArr_reg[9][2]
         U0_RegFile/regArr_reg[9][1]
         U0_RegFile/regArr_reg[8][7]
         U0_RegFile/regArr_reg[8][6]
         U0_RegFile/regArr_reg[8][5]
         U0_RegFile/regArr_reg[8][4]
         U0_RegFile/regArr_reg[8][3]
         U0_RegFile/regArr_reg[8][2]
         U0_RegFile/regArr_reg[8][1]
         U0_RegFile/regArr_reg[15][0]
         U0_RegFile/regArr_reg[14][0]
         U0_RegFile/regArr_reg[13][0]
         U0_RegFile/regArr_reg[12][0]
         U0_RegFile/regArr_reg[11][0]
         U0_RegFile/regArr_reg[10][0]
         U0_RegFile/regArr_reg[9][0]
         U0_RegFile/regArr_reg[8][0]
         U0_RegFile/regArr_reg[2][7]
         U0_RegFile/regArr_reg[2][2]
         U0_RegFile/regArr_reg[6][7]
         U0_RegFile/regArr_reg[6][6]
         U0_RegFile/regArr_reg[6][5]
         U0_RegFile/regArr_reg[6][4]
         U0_RegFile/regArr_reg[6][3]
         U0_RegFile/regArr_reg[6][2]
         U0_RegFile/regArr_reg[6][1]
         U0_RegFile/regArr_reg[4][7]
         U0_RegFile/regArr_reg[4][6]
         U0_RegFile/regArr_reg[4][5]
         U0_RegFile/regArr_reg[4][4]
         U0_RegFile/regArr_reg[4][3]
         U0_RegFile/regArr_reg[4][2]
         U0_RegFile/regArr_reg[4][1]
         U0_RegFile/regArr_reg[3][7]
         U0_RegFile/regArr_reg[3][6]
         U0_RegFile/regArr_reg[3][5]
         U0_RegFile/regArr_reg[3][4]
         U0_RegFile/regArr_reg[7][7]
         U0_RegFile/regArr_reg[7][6]
         U0_RegFile/regArr_reg[7][5]
         U0_RegFile/regArr_reg[7][4]
         U0_RegFile/regArr_reg[7][3]
         U0_RegFile/regArr_reg[7][2]
         U0_RegFile/regArr_reg[7][1]
         U0_RegFile/regArr_reg[5][7]
         U0_RegFile/regArr_reg[5][6]
         U0_RegFile/regArr_reg[5][5]
         U0_RegFile/regArr_reg[5][4]
         U0_RegFile/regArr_reg[5][3]
         U0_RegFile/regArr_reg[5][2]
         U0_RegFile/regArr_reg[5][1]
         U0_RegFile/regArr_reg[6][0]
         U0_RegFile/regArr_reg[4][0]
         U0_RegFile/regArr_reg[7][0]
         U0_RegFile/regArr_reg[5][0]
         U0_RegFile/regArr_reg[2][4]
         U0_RegFile/regArr_reg[3][2]
         U0_RegFile/RdData_VLD_reg
         U0_RegFile/regArr_reg[2][1]
         U0_RegFile/regArr_reg[3][0]
         U0_RegFile/regArr_reg[0][5]
         U0_RegFile/regArr_reg[0][4]
         U0_RegFile/regArr_reg[0][0]
         U0_RegFile/regArr_reg[3][1]
         U0_RegFile/regArr_reg[0][3]
         U0_RegFile/regArr_reg[0][2]
         U0_RegFile/regArr_reg[0][1]
         U0_RegFile/regArr_reg[2][6]
         U0_RegFile/regArr_reg[3][3]
         U0_RegFile/regArr_reg[1][5]
         U0_RegFile/regArr_reg[1][4]
         U0_RegFile/regArr_reg[1][3]
         U0_RegFile/regArr_reg[1][0]
         U0_RegFile/regArr_reg[1][6]
         U0_RegFile/regArr_reg[1][2]
         U0_RegFile/regArr_reg[1][7]
         U0_RegFile/regArr_reg[15][1]
         U0_RegFile/regArr_reg[14][7]
         U0_RegFile/regArr_reg[14][6]
         U0_RegFile/regArr_reg[14][5]
         U0_RegFile/regArr_reg[14][4]
         U0_RegFile/regArr_reg[14][3]
         U0_RegFile/regArr_reg[14][2]
         U0_RegFile/regArr_reg[14][1]
         U0_RegFile/regArr_reg[13][7]
         U0_RegFile/regArr_reg[13][6]
         U0_RegFile/RdData_reg[0]
         U0_RegFile/RdData_reg[1]
         U0_RegFile/RdData_reg[7]
         U0_RegFile/RdData_reg[6]
         U0_RegFile/RdData_reg[5]
         U0_RegFile/RdData_reg[4]
         U0_RegFile/RdData_reg[3]
         U0_RegFile/RdData_reg[2]
         U0_RegFile/regArr_reg[15][7]
         U0_RegFile/regArr_reg[15][6]
         U0_RegFile/regArr_reg[15][5]
         U0_RegFile/regArr_reg[15][4]
         U0_RegFile/regArr_reg[15][3]
         U0_RegFile/regArr_reg[15][2]
         U0_ALU/ALU_OUT_reg[1]
         U0_ALU/OUT_VALID_reg
         U0_ALU/ALU_OUT_reg[4]
         U0_ALU/ALU_OUT_reg[3]
         U0_ALU/ALU_OUT_reg[5]
         U0_ALU/ALU_OUT_reg[6]
         U0_ALU/ALU_OUT_reg[7]
         U0_ALU/ALU_OUT_reg[9]
         U0_ALU/ALU_OUT_reg[8]
         U0_ALU/ALU_OUT_reg[10]
         U0_ALU/ALU_OUT_reg[2]
         U0_ALU/ALU_OUT_reg[11]
         U0_ALU/ALU_OUT_reg[12]
         U0_ALU/ALU_OUT_reg[13]
         U0_ALU/ALU_OUT_reg[14]
         U0_ALU/ALU_OUT_reg[15]
         U0_ALU/ALU_OUT_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/RF_ADDR_REG_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_RF_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[15]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[14]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[13]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[12]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[11]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[10]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[9]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[8]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[7]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[6]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[5]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[4]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[1]
         U0_SYS_CTRL/U0_CTRL_RX/UART_SEND_ALU_DATA_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[3]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[2]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_RX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[0]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[1]
         U0_SYS_CTRL/U0_CTRL_TX/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[0]
         U0_UART/U0_UART_TX/U0_fsm/busy_reg
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[1]
         U0_UART/U0_UART_TX/U0_fsm/current_state_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/ser_count_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[2]
         U0_UART/U0_UART_TX/U0_Serializer/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_mux/OUT_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[7]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[1]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[0]
         U0_UART/U0_UART_TX/U0_parity_calc/parity_reg
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[6]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[5]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[4]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[3]
         U0_UART/U0_UART_TX/U0_parity_calc/DATA_V_reg[2]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[0]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[1]
         U0_UART/U0_UART_RX/U0_uart_fsm/current_state_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[0]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/edge_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[1]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[2]
         U0_UART/U0_UART_RX/U0_edge_bit_counter/bit_count_reg[3]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[2]
         U0_UART/U0_UART_RX/U0_data_sampling/sampled_bit_reg
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[1]
         U0_UART/U0_UART_RX/U0_data_sampling/Samples_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[0]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[1]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[6]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[7]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[4]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[5]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[2]
         U0_UART/U0_UART_RX/U0_deserializer/P_DATA_reg[3]
         U0_UART/U0_UART_RX/U0_strt_chk/strt_glitch_reg
         U0_UART/U0_UART_RX/U0_par_chk/par_err_reg
         U0_UART/U0_UART_RX/U0_stp_chk/stp_err_reg
         U1_RST_SYNC/meta_flop_reg
         U1_RST_SYNC/sync_flop_reg

....Inferring feed-through connections....
Information: Test design rule checking completed. (TEST-123)
  Running test coverage estimation...
 13292 faults were added to fault list.
 ----------------------------------------------------------
 #patterns     #faults     #ATPG faults  test      process
 stored     detect/active  red/au/abort  coverage  CPU time
 ---------  -------------  ------------  --------  --------
 Begin deterministic ATPG: #uncollapsed_faults=10049, abort_limit=10...
 0            5959   4090         0/0/0    68.66%      0.01
 0            2008   2081         1/0/0    83.87%      0.01
 0             527   1552         2/0/0    87.88%      0.01
 0             447   1105         2/0/0    91.27%      0.01
 0             244    860         3/0/0    93.12%      0.02
 0             183    675         5/0/0    94.52%      0.02
 0             136    537         7/0/0    95.57%      0.02
 0             122    413         9/0/1    96.51%      0.02
 0             107    304        11/0/2    97.33%      0.03
 0              94    208        13/0/3    98.06%      0.03
 0              52    152        17/0/3    98.49%      0.03
 0              44    106        19/0/3    98.84%      0.03
 0              66     27        25/0/5    99.43%      0.03
 0              16     11        25/0/6    99.56%      0.03
 
            Pattern Summary Report
 -----------------------------------------------
 #internal patterns                           0
 -----------------------------------------------
 

     Uncollapsed Stuck Fault Summary Report
 -----------------------------------------------
 fault class                     code   #faults
 ------------------------------  ----  ---------
 Detected                         DT      13108
 Possibly detected                PT          1
 Undetectable                     UD        125
 ATPG untestable                  AU         48
 Not detected                     ND         10
 -----------------------------------------------
 total faults                             13292
 test coverage                            99.56%
 -----------------------------------------------
  Information: The test coverage above may be inferior
               than the real test coverage with customized
               protocol and test simulation library.
1
#############################################################################
# Write out files
#############################################################################
write_file -format verilog -hierarchy -output netlists/$top_module.ddc
Writing verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.ddc'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_file -format verilog -hierarchy -output netlists/$top_module.v
Writing verilog file '/home/IC/Projects/System/Backend/DFT/netlists/SYS_TOP.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 5 nets to module SYS_TOP using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write_sdf  sdf/$top_module.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/IC/Projects/System/Backend/DFT/sdf/SYS_TOP.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Information: There are 256 clock pins driven by multiple clocks, and some of them are driven by up-to 2 clocks. (TIM-099)
1
write_sdc  -nosplit sdc/$top_module.sdc
1
####################### reporting ##########################################
report_area -hierarchy > reports/area.rpt
report_power -hierarchy > reports/power.rpt
report_timing -delay_type min > reports/hold.rpt
report_timing -delay_type max > reports/setup.rpt
report_clock -attributes > reports/clocks.rpt
################# starting graphical user interface #######################
#gui_start
#exit
dc_shell> 