   1              		.syntax unified
   2              		.cpu cortex-m3
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 6
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.thumb
  14              		.file	"stm32f10x_tim.c"
  15              		.text
  16              	.Ltext0:
  17              		.cfi_sections	.debug_frame
  18              		.section	.text.TIM_DeInit,"ax",%progbits
  19              		.align	2
  20              		.global	TIM_DeInit
  21              		.thumb
  22              		.thumb_func
  24              	TIM_DeInit:
  25              	.LFB29:
  26              		.file 1 "../StdPeripheralDriver/src/stm32f10x_tim.c"
   1:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
   2:../StdPeripheralDriver/src/stm32f10x_tim.c ****   ******************************************************************************
   3:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   4:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @author  MCD Application Team
   5:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @version V3.5.0
   6:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @date    11-March-2011
   7:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   8:../StdPeripheralDriver/src/stm32f10x_tim.c ****   ******************************************************************************
   9:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @attention
  10:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *
  11:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *
  18:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../StdPeripheralDriver/src/stm32f10x_tim.c ****   ******************************************************************************
  20:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  21:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  22:../StdPeripheralDriver/src/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  23:../StdPeripheralDriver/src/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  24:../StdPeripheralDriver/src/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  25:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  26:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  28:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  29:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  30:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM 
  31:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief TIM driver modules
  32:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  33:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  34:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  35:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  36:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  37:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  38:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  39:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
  40:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
  41:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  42:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  43:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  44:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  45:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  46:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  47:../StdPeripheralDriver/src/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  48:../StdPeripheralDriver/src/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
  49:../StdPeripheralDriver/src/stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  50:../StdPeripheralDriver/src/stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)  
  51:../StdPeripheralDriver/src/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
  52:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  53:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
  54:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
  55:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  56:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  57:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  58:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  59:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  60:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  61:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
  62:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
  63:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  64:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  65:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  66:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  67:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  68:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  69:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
  70:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
  71:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  72:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  73:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
  74:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  75:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  76:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  77:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  78:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  79:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  80:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  81:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  82:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  83:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  84:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  85:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
  86:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
  87:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  88:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  89:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  90:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  91:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  92:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  93:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
  94:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
  95:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
  96:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
  97:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  98:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
  99:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 100:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 101:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 102:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
 103:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 104:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 105:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 106:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
 107:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 108:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 109:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 110:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @}
 111:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 112:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 113:../StdPeripheralDriver/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 114:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @{
 115:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 116:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 117:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 118:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 119:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 120:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 121:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 122:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 123:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
  27              		.loc 1 123 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31 0000 80B5     		push	{r7, lr}
  32              	.LCFI0:
  33              		.cfi_def_cfa_offset 8
  34              		.cfi_offset 7, -8
  35              		.cfi_offset 14, -4
  36 0002 82B0     		sub	sp, sp, #8
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 7860     		str	r0, [r7, #4]
 124:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 125:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 126:../StdPeripheralDriver/src/stm32f10x_tim.c ****  
 127:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIMx == TIM1)
  43              		.loc 1 127 0
  44 0008 7A68     		ldr	r2, [r7, #4]
  45 000a 4FF43053 		mov	r3, #11264
  46 000e C4F20103 		movt	r3, 16385
  47 0012 9A42     		cmp	r2, r3
  48 0014 0CD1     		bne	.L2
 128:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 129:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
  49              		.loc 1 129 0
  50 0016 4FF40060 		mov	r0, #2048
  51 001a 4FF00101 		mov	r1, #1
  52 001e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 130:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
  53              		.loc 1 130 0
  54 0022 4FF40060 		mov	r0, #2048
  55 0026 4FF00001 		mov	r1, #0
  56 002a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
  57 002e 3BE1     		b	.L1
  58              	.L2:
 131:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }     
 132:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM2)
  59              		.loc 1 132 0
  60 0030 7B68     		ldr	r3, [r7, #4]
  61 0032 B3F1804F 		cmp	r3, #1073741824
  62 0036 0CD1     		bne	.L4
 133:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 134:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
  63              		.loc 1 134 0
  64 0038 4FF00100 		mov	r0, #1
  65 003c 4FF00101 		mov	r1, #1
  66 0040 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 135:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
  67              		.loc 1 135 0
  68 0044 4FF00100 		mov	r0, #1
  69 0048 4FF00001 		mov	r1, #0
  70 004c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  71 0050 2AE1     		b	.L1
  72              	.L4:
 136:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 137:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM3)
  73              		.loc 1 137 0
  74 0052 7A68     		ldr	r2, [r7, #4]
  75 0054 4FF48063 		mov	r3, #1024
  76 0058 C4F20003 		movt	r3, 16384
  77 005c 9A42     		cmp	r2, r3
  78 005e 0CD1     		bne	.L5
 138:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 139:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
  79              		.loc 1 139 0
  80 0060 4FF00200 		mov	r0, #2
  81 0064 4FF00101 		mov	r1, #1
  82 0068 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 140:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
  83              		.loc 1 140 0
  84 006c 4FF00200 		mov	r0, #2
  85 0070 4FF00001 		mov	r1, #0
  86 0074 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
  87 0078 16E1     		b	.L1
  88              	.L5:
 141:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 142:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM4)
  89              		.loc 1 142 0
  90 007a 7A68     		ldr	r2, [r7, #4]
  91 007c 4FF40063 		mov	r3, #2048
  92 0080 C4F20003 		movt	r3, 16384
  93 0084 9A42     		cmp	r2, r3
  94 0086 0CD1     		bne	.L6
 143:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 144:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
  95              		.loc 1 144 0
  96 0088 4FF00400 		mov	r0, #4
  97 008c 4FF00101 		mov	r1, #1
  98 0090 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 145:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
  99              		.loc 1 145 0
 100 0094 4FF00400 		mov	r0, #4
 101 0098 4FF00001 		mov	r1, #0
 102 009c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 103 00a0 02E1     		b	.L1
 104              	.L6:
 146:../StdPeripheralDriver/src/stm32f10x_tim.c ****   } 
 147:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM5)
 105              		.loc 1 147 0
 106 00a2 7A68     		ldr	r2, [r7, #4]
 107 00a4 4FF44063 		mov	r3, #3072
 108 00a8 C4F20003 		movt	r3, 16384
 109 00ac 9A42     		cmp	r2, r3
 110 00ae 0CD1     		bne	.L7
 148:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 149:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 111              		.loc 1 149 0
 112 00b0 4FF00800 		mov	r0, #8
 113 00b4 4FF00101 		mov	r1, #1
 114 00b8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 150:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 115              		.loc 1 150 0
 116 00bc 4FF00800 		mov	r0, #8
 117 00c0 4FF00001 		mov	r1, #0
 118 00c4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 119 00c8 EEE0     		b	.L1
 120              	.L7:
 151:../StdPeripheralDriver/src/stm32f10x_tim.c ****   } 
 152:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM6)
 121              		.loc 1 152 0
 122 00ca 7A68     		ldr	r2, [r7, #4]
 123 00cc 4FF48053 		mov	r3, #4096
 124 00d0 C4F20003 		movt	r3, 16384
 125 00d4 9A42     		cmp	r2, r3
 126 00d6 0CD1     		bne	.L8
 153:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 154:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 127              		.loc 1 154 0
 128 00d8 4FF01000 		mov	r0, #16
 129 00dc 4FF00101 		mov	r1, #1
 130 00e0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 155:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 131              		.loc 1 155 0
 132 00e4 4FF01000 		mov	r0, #16
 133 00e8 4FF00001 		mov	r1, #0
 134 00ec FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 135 00f0 DAE0     		b	.L1
 136              	.L8:
 156:../StdPeripheralDriver/src/stm32f10x_tim.c ****   } 
 157:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM7)
 137              		.loc 1 157 0
 138 00f2 7A68     		ldr	r2, [r7, #4]
 139 00f4 4FF4A053 		mov	r3, #5120
 140 00f8 C4F20003 		movt	r3, 16384
 141 00fc 9A42     		cmp	r2, r3
 142 00fe 0CD1     		bne	.L9
 158:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 159:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 143              		.loc 1 159 0
 144 0100 4FF02000 		mov	r0, #32
 145 0104 4FF00101 		mov	r1, #1
 146 0108 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 160:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 147              		.loc 1 160 0
 148 010c 4FF02000 		mov	r0, #32
 149 0110 4FF00001 		mov	r1, #0
 150 0114 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 151 0118 C6E0     		b	.L1
 152              	.L9:
 161:../StdPeripheralDriver/src/stm32f10x_tim.c ****   } 
 162:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM8)
 153              		.loc 1 162 0
 154 011a 7A68     		ldr	r2, [r7, #4]
 155 011c 4FF45053 		mov	r3, #13312
 156 0120 C4F20103 		movt	r3, 16385
 157 0124 9A42     		cmp	r2, r3
 158 0126 0CD1     		bne	.L10
 163:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 164:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 159              		.loc 1 164 0
 160 0128 4FF40050 		mov	r0, #8192
 161 012c 4FF00101 		mov	r1, #1
 162 0130 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 165:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 163              		.loc 1 165 0
 164 0134 4FF40050 		mov	r0, #8192
 165 0138 4FF00001 		mov	r1, #0
 166 013c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 167 0140 B2E0     		b	.L1
 168              	.L10:
 166:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 167:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM9)
 169              		.loc 1 167 0
 170 0142 7A68     		ldr	r2, [r7, #4]
 171 0144 4FF49843 		mov	r3, #19456
 172 0148 C4F20103 		movt	r3, 16385
 173 014c 9A42     		cmp	r2, r3
 174 014e 0CD1     		bne	.L11
 168:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {      
 169:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 175              		.loc 1 169 0
 176 0150 4FF40020 		mov	r0, #524288
 177 0154 4FF00101 		mov	r1, #1
 178 0158 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 170:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 179              		.loc 1 170 0
 180 015c 4FF40020 		mov	r0, #524288
 181 0160 4FF00001 		mov	r1, #0
 182 0164 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 183 0168 9EE0     		b	.L1
 184              	.L11:
 171:../StdPeripheralDriver/src/stm32f10x_tim.c ****    }  
 172:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM10)
 185              		.loc 1 172 0
 186 016a 7A68     		ldr	r2, [r7, #4]
 187 016c 4FF4A043 		mov	r3, #20480
 188 0170 C4F20103 		movt	r3, 16385
 189 0174 9A42     		cmp	r2, r3
 190 0176 0CD1     		bne	.L12
 173:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {      
 174:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 191              		.loc 1 174 0
 192 0178 4FF48010 		mov	r0, #1048576
 193 017c 4FF00101 		mov	r1, #1
 194 0180 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 175:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 195              		.loc 1 175 0
 196 0184 4FF48010 		mov	r0, #1048576
 197 0188 4FF00001 		mov	r1, #0
 198 018c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 199 0190 8AE0     		b	.L1
 200              	.L12:
 176:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }  
 177:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM11) 
 201              		.loc 1 177 0
 202 0192 7A68     		ldr	r2, [r7, #4]
 203 0194 4FF4A843 		mov	r3, #21504
 204 0198 C4F20103 		movt	r3, 16385
 205 019c 9A42     		cmp	r2, r3
 206 019e 0CD1     		bne	.L13
 178:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {     
 179:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 207              		.loc 1 179 0
 208 01a0 4FF40010 		mov	r0, #2097152
 209 01a4 4FF00101 		mov	r1, #1
 210 01a8 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 180:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 211              		.loc 1 180 0
 212 01ac 4FF40010 		mov	r0, #2097152
 213 01b0 4FF00001 		mov	r1, #0
 214 01b4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 215 01b8 76E0     		b	.L1
 216              	.L13:
 181:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }  
 182:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM12)
 217              		.loc 1 182 0
 218 01ba 7A68     		ldr	r2, [r7, #4]
 219 01bc 4FF4C053 		mov	r3, #6144
 220 01c0 C4F20003 		movt	r3, 16384
 221 01c4 9A42     		cmp	r2, r3
 222 01c6 0CD1     		bne	.L14
 183:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {      
 184:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 223              		.loc 1 184 0
 224 01c8 4FF04000 		mov	r0, #64
 225 01cc 4FF00101 		mov	r1, #1
 226 01d0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 185:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 227              		.loc 1 185 0
 228 01d4 4FF04000 		mov	r0, #64
 229 01d8 4FF00001 		mov	r1, #0
 230 01dc FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 231 01e0 62E0     		b	.L1
 232              	.L14:
 186:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }  
 187:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM13) 
 233              		.loc 1 187 0
 234 01e2 7A68     		ldr	r2, [r7, #4]
 235 01e4 4FF4E053 		mov	r3, #7168
 236 01e8 C4F20003 		movt	r3, 16384
 237 01ec 9A42     		cmp	r2, r3
 238 01ee 0CD1     		bne	.L15
 188:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {       
 189:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 239              		.loc 1 189 0
 240 01f0 4FF08000 		mov	r0, #128
 241 01f4 4FF00101 		mov	r1, #1
 242 01f8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 190:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 243              		.loc 1 190 0
 244 01fc 4FF08000 		mov	r0, #128
 245 0200 4FF00001 		mov	r1, #0
 246 0204 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 247 0208 4EE0     		b	.L1
 248              	.L15:
 191:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 192:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM14) 
 249              		.loc 1 192 0
 250 020a 7A68     		ldr	r2, [r7, #4]
 251 020c 4FF40053 		mov	r3, #8192
 252 0210 C4F20003 		movt	r3, 16384
 253 0214 9A42     		cmp	r2, r3
 254 0216 0CD1     		bne	.L16
 193:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {       
 194:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 255              		.loc 1 194 0
 256 0218 4FF48070 		mov	r0, #256
 257 021c 4FF00101 		mov	r1, #1
 258 0220 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 195:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 259              		.loc 1 195 0
 260 0224 4FF48070 		mov	r0, #256
 261 0228 4FF00001 		mov	r1, #0
 262 022c FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 263 0230 3AE0     		b	.L1
 264              	.L16:
 196:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }        
 197:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM15)
 265              		.loc 1 197 0
 266 0232 7A68     		ldr	r2, [r7, #4]
 267 0234 4FF48043 		mov	r3, #16384
 268 0238 C4F20103 		movt	r3, 16385
 269 023c 9A42     		cmp	r2, r3
 270 023e 0CD1     		bne	.L17
 198:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 199:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 271              		.loc 1 199 0
 272 0240 4FF48030 		mov	r0, #65536
 273 0244 4FF00101 		mov	r1, #1
 274 0248 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 200:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 275              		.loc 1 200 0
 276 024c 4FF48030 		mov	r0, #65536
 277 0250 4FF00001 		mov	r1, #0
 278 0254 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 279 0258 26E0     		b	.L1
 280              	.L17:
 201:../StdPeripheralDriver/src/stm32f10x_tim.c ****   } 
 202:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIMx == TIM16)
 281              		.loc 1 202 0
 282 025a 7A68     		ldr	r2, [r7, #4]
 283 025c 4FF48843 		mov	r3, #17408
 284 0260 C4F20103 		movt	r3, 16385
 285 0264 9A42     		cmp	r2, r3
 286 0266 0CD1     		bne	.L18
 203:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 204:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 287              		.loc 1 204 0
 288 0268 4FF40030 		mov	r0, #131072
 289 026c 4FF00101 		mov	r1, #1
 290 0270 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 205:../StdPeripheralDriver/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 291              		.loc 1 205 0
 292 0274 4FF40030 		mov	r0, #131072
 293 0278 4FF00001 		mov	r1, #0
 294 027c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 295 0280 12E0     		b	.L1
 296              	.L18:
 206:../StdPeripheralDriver/src/stm32f10x_tim.c ****   } 
 207:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 208:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 209:../StdPeripheralDriver/src/stm32f10x_tim.c ****     if (TIMx == TIM17)
 297              		.loc 1 209 0
 298 0282 7A68     		ldr	r2, [r7, #4]
 299 0284 4FF49043 		mov	r3, #18432
 300 0288 C4F20103 		movt	r3, 16385
 301 028c 9A42     		cmp	r2, r3
 302 028e 0BD1     		bne	.L1
 210:../StdPeripheralDriver/src/stm32f10x_tim.c ****     {
 211:../StdPeripheralDriver/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 303              		.loc 1 211 0
 304 0290 4FF48020 		mov	r0, #262144
 305 0294 4FF00101 		mov	r1, #1
 306 0298 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 212:../StdPeripheralDriver/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 307              		.loc 1 212 0
 308 029c 4FF48020 		mov	r0, #262144
 309 02a0 4FF00001 		mov	r1, #0
 310 02a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 311              	.L1:
 213:../StdPeripheralDriver/src/stm32f10x_tim.c ****     }  
 214:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 215:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 312              		.loc 1 215 0
 313 02a8 07F10807 		add	r7, r7, #8
 314 02ac BD46     		mov	sp, r7
 315 02ae 80BD     		pop	{r7, pc}
 316              		.cfi_endproc
 317              	.LFE29:
 319              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 320              		.align	2
 321              		.global	TIM_TimeBaseInit
 322              		.thumb
 323              		.thumb_func
 325              	TIM_TimeBaseInit:
 326              	.LFB30:
 216:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 217:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 218:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 219:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 220:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 221:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 222:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         structure that contains the configuration information for the 
 223:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         specified TIM peripheral.
 224:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 225:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 226:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 227:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 327              		.loc 1 227 0
 328              		.cfi_startproc
 329              		@ args = 0, pretend = 0, frame = 16
 330              		@ frame_needed = 1, uses_anonymous_args = 0
 331              		@ link register save eliminated.
 332 0000 80B4     		push	{r7}
 333              	.LCFI3:
 334              		.cfi_def_cfa_offset 4
 335              		.cfi_offset 7, -4
 336 0002 85B0     		sub	sp, sp, #20
 337              	.LCFI4:
 338              		.cfi_def_cfa_offset 24
 339 0004 00AF     		add	r7, sp, #0
 340              	.LCFI5:
 341              		.cfi_def_cfa_register 7
 342 0006 7860     		str	r0, [r7, #4]
 343 0008 3960     		str	r1, [r7, #0]
 228:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 344              		.loc 1 228 0
 345 000a 4FF00003 		mov	r3, #0
 346 000e FB81     		strh	r3, [r7, #14]	@ movhi
 229:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 230:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 231:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 232:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 233:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 234:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 235:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;  
 347              		.loc 1 235 0
 348 0010 7B68     		ldr	r3, [r7, #4]
 349 0012 1B88     		ldrh	r3, [r3, #0]	@ movhi
 350 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 236:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 237:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 351              		.loc 1 237 0
 352 0016 7A68     		ldr	r2, [r7, #4]
 353 0018 4FF43053 		mov	r3, #11264
 354 001c C4F20103 		movt	r3, 16385
 355 0020 9A42     		cmp	r2, r3
 356 0022 1FD0     		beq	.L20
 357              		.loc 1 237 0 is_stmt 0 discriminator 1
 358 0024 7A68     		ldr	r2, [r7, #4]
 359 0026 4FF45053 		mov	r3, #13312
 360 002a C4F20103 		movt	r3, 16385
 361 002e 9A42     		cmp	r2, r3
 362 0030 18D0     		beq	.L20
 363 0032 7B68     		ldr	r3, [r7, #4]
 364 0034 B3F1804F 		cmp	r3, #1073741824
 365 0038 14D0     		beq	.L20
 366 003a 7A68     		ldr	r2, [r7, #4]
 367 003c 4FF48063 		mov	r3, #1024
 368 0040 C4F20003 		movt	r3, 16384
 369 0044 9A42     		cmp	r2, r3
 370 0046 0DD0     		beq	.L20
 371 0048 7A68     		ldr	r2, [r7, #4]
 372 004a 4FF40063 		mov	r3, #2048
 373 004e C4F20003 		movt	r3, 16384
 374 0052 9A42     		cmp	r2, r3
 375 0054 06D0     		beq	.L20
 238:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 376              		.loc 1 238 0 is_stmt 1
 377 0056 7A68     		ldr	r2, [r7, #4]
 378 0058 4FF44063 		mov	r3, #3072
 379 005c C4F20003 		movt	r3, 16384
 380 0060 9A42     		cmp	r2, r3
 381 0062 08D1     		bne	.L21
 382              	.L20:
 239:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 240:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Counter Mode */
 241:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 383              		.loc 1 241 0
 384 0064 FB89     		ldrh	r3, [r7, #14]	@ movhi
 385 0066 23F07003 		bic	r3, r3, #112
 386 006a FB81     		strh	r3, [r7, #14]	@ movhi
 242:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 387              		.loc 1 242 0
 388 006c 3B68     		ldr	r3, [r7, #0]
 389 006e 5A88     		ldrh	r2, [r3, #2]
 390 0070 FB89     		ldrh	r3, [r7, #14]	@ movhi
 391 0072 1343     		orrs	r3, r3, r2
 392 0074 FB81     		strh	r3, [r7, #14]	@ movhi
 393              	.L21:
 243:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 244:../StdPeripheralDriver/src/stm32f10x_tim.c ****  
 245:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 394              		.loc 1 245 0
 395 0076 7A68     		ldr	r2, [r7, #4]
 396 0078 4FF48053 		mov	r3, #4096
 397 007c C4F20003 		movt	r3, 16384
 398 0080 9A42     		cmp	r2, r3
 399 0082 0FD0     		beq	.L22
 400              		.loc 1 245 0 is_stmt 0 discriminator 1
 401 0084 7A68     		ldr	r2, [r7, #4]
 402 0086 4FF4A053 		mov	r3, #5120
 403 008a C4F20003 		movt	r3, 16384
 404 008e 9A42     		cmp	r2, r3
 405 0090 08D0     		beq	.L22
 246:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 247:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the clock division */
 248:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 406              		.loc 1 248 0 is_stmt 1
 407 0092 FB89     		ldrh	r3, [r7, #14]	@ movhi
 408 0094 23F44073 		bic	r3, r3, #768
 409 0098 FB81     		strh	r3, [r7, #14]	@ movhi
 249:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 410              		.loc 1 249 0
 411 009a 3B68     		ldr	r3, [r7, #0]
 412 009c DA88     		ldrh	r2, [r3, #6]
 413 009e FB89     		ldrh	r3, [r7, #14]	@ movhi
 414 00a0 1343     		orrs	r3, r3, r2
 415 00a2 FB81     		strh	r3, [r7, #14]	@ movhi
 416              	.L22:
 250:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 251:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 252:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 417              		.loc 1 252 0
 418 00a4 7B68     		ldr	r3, [r7, #4]
 419 00a6 FA89     		ldrh	r2, [r7, #14]	@ movhi
 420 00a8 1A80     		strh	r2, [r3, #0]	@ movhi
 253:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 254:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Autoreload value */
 255:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 421              		.loc 1 255 0
 422 00aa 3B68     		ldr	r3, [r7, #0]
 423 00ac 9A88     		ldrh	r2, [r3, #4]
 424 00ae 7B68     		ldr	r3, [r7, #4]
 425 00b0 9A85     		strh	r2, [r3, #44]	@ movhi
 256:../StdPeripheralDriver/src/stm32f10x_tim.c ****  
 257:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 258:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 426              		.loc 1 258 0
 427 00b2 3B68     		ldr	r3, [r7, #0]
 428 00b4 1A88     		ldrh	r2, [r3, #0]
 429 00b6 7B68     		ldr	r3, [r7, #4]
 430 00b8 1A85     		strh	r2, [r3, #40]	@ movhi
 259:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 260:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
 431              		.loc 1 260 0
 432 00ba 7A68     		ldr	r2, [r7, #4]
 433 00bc 4FF43053 		mov	r3, #11264
 434 00c0 C4F20103 		movt	r3, 16385
 435 00c4 9A42     		cmp	r2, r3
 436 00c6 1BD0     		beq	.L23
 437              		.loc 1 260 0 is_stmt 0 discriminator 1
 438 00c8 7A68     		ldr	r2, [r7, #4]
 439 00ca 4FF45053 		mov	r3, #13312
 440 00ce C4F20103 		movt	r3, 16385
 441 00d2 9A42     		cmp	r2, r3
 442 00d4 14D0     		beq	.L23
 443 00d6 7A68     		ldr	r2, [r7, #4]
 444 00d8 4FF48043 		mov	r3, #16384
 445 00dc C4F20103 		movt	r3, 16385
 446 00e0 9A42     		cmp	r2, r3
 447 00e2 0DD0     		beq	.L23
 448 00e4 7A68     		ldr	r2, [r7, #4]
 449 00e6 4FF48843 		mov	r3, #17408
 450 00ea C4F20103 		movt	r3, 16385
 451 00ee 9A42     		cmp	r2, r3
 452 00f0 06D0     		beq	.L23
 453 00f2 7A68     		ldr	r2, [r7, #4]
 454 00f4 4FF49043 		mov	r3, #18432
 455 00f8 C4F20103 		movt	r3, 16385
 456 00fc 9A42     		cmp	r2, r3
 457 00fe 04D1     		bne	.L24
 458              	.L23:
 261:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 262:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 263:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 459              		.loc 1 263 0 is_stmt 1
 460 0100 3B68     		ldr	r3, [r7, #0]
 461 0102 1B7A     		ldrb	r3, [r3, #8]	@ zero_extendqisi2
 462 0104 1A46     		mov	r2, r3
 463 0106 7B68     		ldr	r3, [r7, #4]
 464 0108 1A86     		strh	r2, [r3, #48]	@ movhi
 465              	.L24:
 264:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 265:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 266:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 267:../StdPeripheralDriver/src/stm32f10x_tim.c ****      values immediately */
 268:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 466              		.loc 1 268 0
 467 010a 7B68     		ldr	r3, [r7, #4]
 468 010c 4FF00102 		mov	r2, #1
 469 0110 9A82     		strh	r2, [r3, #20]	@ movhi
 269:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 470              		.loc 1 269 0
 471 0112 07F11407 		add	r7, r7, #20
 472 0116 BD46     		mov	sp, r7
 473 0118 80BC     		pop	{r7}
 474 011a 7047     		bx	lr
 475              		.cfi_endproc
 476              	.LFE30:
 478              		.section	.text.TIM_OC1Init,"ax",%progbits
 479              		.align	2
 480              		.global	TIM_OC1Init
 481              		.thumb
 482              		.thumb_func
 484              	TIM_OC1Init:
 485              	.LFB31:
 270:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 271:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 272:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 273:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 274:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 275:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 276:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 277:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 278:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 279:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 280:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 486              		.loc 1 280 0
 487              		.cfi_startproc
 488              		@ args = 0, pretend = 0, frame = 16
 489              		@ frame_needed = 1, uses_anonymous_args = 0
 490              		@ link register save eliminated.
 491 0000 80B4     		push	{r7}
 492              	.LCFI6:
 493              		.cfi_def_cfa_offset 4
 494              		.cfi_offset 7, -4
 495 0002 85B0     		sub	sp, sp, #20
 496              	.LCFI7:
 497              		.cfi_def_cfa_offset 24
 498 0004 00AF     		add	r7, sp, #0
 499              	.LCFI8:
 500              		.cfi_def_cfa_register 7
 501 0006 7860     		str	r0, [r7, #4]
 502 0008 3960     		str	r1, [r7, #0]
 281:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 503              		.loc 1 281 0
 504 000a 4FF00003 		mov	r3, #0
 505 000e 7B81     		strh	r3, [r7, #10]	@ movhi
 506 0010 4FF00003 		mov	r3, #0
 507 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 508 0016 4FF00003 		mov	r3, #0
 509 001a BB81     		strh	r3, [r7, #12]	@ movhi
 282:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
 283:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 284:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 285:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 286:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 287:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 288:../StdPeripheralDriver/src/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 289:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 510              		.loc 1 289 0
 511 001c 7B68     		ldr	r3, [r7, #4]
 512 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 513 0020 9BB2     		uxth	r3, r3
 514 0022 23F00103 		bic	r3, r3, #1
 515 0026 9AB2     		uxth	r2, r3
 516 0028 7B68     		ldr	r3, [r7, #4]
 517 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 290:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 291:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 518              		.loc 1 291 0
 519 002c 7B68     		ldr	r3, [r7, #4]
 520 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 521 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 292:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 293:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 522              		.loc 1 293 0
 523 0032 7B68     		ldr	r3, [r7, #4]
 524 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 525 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 294:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 295:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 296:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 526              		.loc 1 296 0
 527 0038 7B68     		ldr	r3, [r7, #4]
 528 003a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 529 003c 7B81     		strh	r3, [r7, #10]	@ movhi
 297:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 298:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 299:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 530              		.loc 1 299 0
 531 003e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 532 0040 23F07003 		bic	r3, r3, #112
 533 0044 7B81     		strh	r3, [r7, #10]	@ movhi
 300:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 534              		.loc 1 300 0
 535 0046 7B89     		ldrh	r3, [r7, #10]	@ movhi
 536 0048 23F00303 		bic	r3, r3, #3
 537 004c 7B81     		strh	r3, [r7, #10]	@ movhi
 301:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 302:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 303:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 538              		.loc 1 303 0
 539 004e 3B68     		ldr	r3, [r7, #0]
 540 0050 1A88     		ldrh	r2, [r3, #0]
 541 0052 7B89     		ldrh	r3, [r7, #10]	@ movhi
 542 0054 1343     		orrs	r3, r3, r2
 543 0056 7B81     		strh	r3, [r7, #10]	@ movhi
 304:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 305:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 306:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 544              		.loc 1 306 0
 545 0058 FB89     		ldrh	r3, [r7, #14]	@ movhi
 546 005a 23F00203 		bic	r3, r3, #2
 547 005e FB81     		strh	r3, [r7, #14]	@ movhi
 307:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 308:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 548              		.loc 1 308 0
 549 0060 3B68     		ldr	r3, [r7, #0]
 550 0062 1A89     		ldrh	r2, [r3, #8]
 551 0064 FB89     		ldrh	r3, [r7, #14]	@ movhi
 552 0066 1343     		orrs	r3, r3, r2
 553 0068 FB81     		strh	r3, [r7, #14]	@ movhi
 309:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 310:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output State */
 311:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 554              		.loc 1 311 0
 555 006a 3B68     		ldr	r3, [r7, #0]
 556 006c 5A88     		ldrh	r2, [r3, #2]
 557 006e FB89     		ldrh	r3, [r7, #14]	@ movhi
 558 0070 1343     		orrs	r3, r3, r2
 559 0072 FB81     		strh	r3, [r7, #14]	@ movhi
 312:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 313:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 560              		.loc 1 313 0
 561 0074 7A68     		ldr	r2, [r7, #4]
 562 0076 4FF43053 		mov	r3, #11264
 563 007a C4F20103 		movt	r3, 16385
 564 007e 9A42     		cmp	r2, r3
 565 0080 1BD0     		beq	.L26
 566              		.loc 1 313 0 is_stmt 0 discriminator 1
 567 0082 7A68     		ldr	r2, [r7, #4]
 568 0084 4FF45053 		mov	r3, #13312
 569 0088 C4F20103 		movt	r3, 16385
 570 008c 9A42     		cmp	r2, r3
 571 008e 14D0     		beq	.L26
 572 0090 7A68     		ldr	r2, [r7, #4]
 573 0092 4FF48043 		mov	r3, #16384
 574 0096 C4F20103 		movt	r3, 16385
 575 009a 9A42     		cmp	r2, r3
 576 009c 0DD0     		beq	.L26
 577 009e 7A68     		ldr	r2, [r7, #4]
 578 00a0 4FF48843 		mov	r3, #17408
 579 00a4 C4F20103 		movt	r3, 16385
 580 00a8 9A42     		cmp	r2, r3
 581 00aa 06D0     		beq	.L26
 314:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 582              		.loc 1 314 0 is_stmt 1
 583 00ac 7A68     		ldr	r2, [r7, #4]
 584 00ae 4FF49043 		mov	r3, #18432
 585 00b2 C4F20103 		movt	r3, 16385
 586 00b6 9A42     		cmp	r2, r3
 587 00b8 23D1     		bne	.L27
 588              	.L26:
 315:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 316:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 317:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 318:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 319:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 320:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 321:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 322:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 589              		.loc 1 322 0
 590 00ba FB89     		ldrh	r3, [r7, #14]	@ movhi
 591 00bc 23F00803 		bic	r3, r3, #8
 592 00c0 FB81     		strh	r3, [r7, #14]	@ movhi
 323:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 324:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 593              		.loc 1 324 0
 594 00c2 3B68     		ldr	r3, [r7, #0]
 595 00c4 5A89     		ldrh	r2, [r3, #10]
 596 00c6 FB89     		ldrh	r3, [r7, #14]	@ movhi
 597 00c8 1343     		orrs	r3, r3, r2
 598 00ca FB81     		strh	r3, [r7, #14]	@ movhi
 325:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 326:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 327:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 599              		.loc 1 327 0
 600 00cc FB89     		ldrh	r3, [r7, #14]	@ movhi
 601 00ce 23F00403 		bic	r3, r3, #4
 602 00d2 FB81     		strh	r3, [r7, #14]	@ movhi
 328:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N State */
 329:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 603              		.loc 1 329 0
 604 00d4 3B68     		ldr	r3, [r7, #0]
 605 00d6 9A88     		ldrh	r2, [r3, #4]
 606 00d8 FB89     		ldrh	r3, [r7, #14]	@ movhi
 607 00da 1343     		orrs	r3, r3, r2
 608 00dc FB81     		strh	r3, [r7, #14]	@ movhi
 330:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 331:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 332:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 609              		.loc 1 332 0
 610 00de BB89     		ldrh	r3, [r7, #12]	@ movhi
 611 00e0 23F48073 		bic	r3, r3, #256
 612 00e4 BB81     		strh	r3, [r7, #12]	@ movhi
 333:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 613              		.loc 1 333 0
 614 00e6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 615 00e8 23F40073 		bic	r3, r3, #512
 616 00ec BB81     		strh	r3, [r7, #12]	@ movhi
 334:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 335:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 336:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 617              		.loc 1 336 0
 618 00ee 3B68     		ldr	r3, [r7, #0]
 619 00f0 9A89     		ldrh	r2, [r3, #12]
 620 00f2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 621 00f4 1343     		orrs	r3, r3, r2
 622 00f6 BB81     		strh	r3, [r7, #12]	@ movhi
 337:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 338:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 623              		.loc 1 338 0
 624 00f8 3B68     		ldr	r3, [r7, #0]
 625 00fa DA89     		ldrh	r2, [r3, #14]
 626 00fc BB89     		ldrh	r3, [r7, #12]	@ movhi
 627 00fe 1343     		orrs	r3, r3, r2
 628 0100 BB81     		strh	r3, [r7, #12]	@ movhi
 629              	.L27:
 339:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 340:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 341:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 630              		.loc 1 341 0
 631 0102 7B68     		ldr	r3, [r7, #4]
 632 0104 BA89     		ldrh	r2, [r7, #12]	@ movhi
 633 0106 9A80     		strh	r2, [r3, #4]	@ movhi
 342:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 343:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 344:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 634              		.loc 1 344 0
 635 0108 7B68     		ldr	r3, [r7, #4]
 636 010a 7A89     		ldrh	r2, [r7, #10]	@ movhi
 637 010c 1A83     		strh	r2, [r3, #24]	@ movhi
 345:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 346:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 347:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 638              		.loc 1 347 0
 639 010e 3B68     		ldr	r3, [r7, #0]
 640 0110 DA88     		ldrh	r2, [r3, #6]
 641 0112 7B68     		ldr	r3, [r7, #4]
 642 0114 9A86     		strh	r2, [r3, #52]	@ movhi
 348:../StdPeripheralDriver/src/stm32f10x_tim.c ****  
 349:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 350:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 643              		.loc 1 350 0
 644 0116 7B68     		ldr	r3, [r7, #4]
 645 0118 FA89     		ldrh	r2, [r7, #14]	@ movhi
 646 011a 1A84     		strh	r2, [r3, #32]	@ movhi
 351:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 647              		.loc 1 351 0
 648 011c 07F11407 		add	r7, r7, #20
 649 0120 BD46     		mov	sp, r7
 650 0122 80BC     		pop	{r7}
 651 0124 7047     		bx	lr
 652              		.cfi_endproc
 653              	.LFE31:
 655 0126 00BF     		.section	.text.TIM_OC2Init,"ax",%progbits
 656              		.align	2
 657              		.global	TIM_OC2Init
 658              		.thumb
 659              		.thumb_func
 661              	TIM_OC2Init:
 662              	.LFB32:
 352:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 353:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 354:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 355:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 356:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
 357:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         the TIM peripheral.
 358:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 359:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 360:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 361:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 362:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 363:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 663              		.loc 1 363 0
 664              		.cfi_startproc
 665              		@ args = 0, pretend = 0, frame = 16
 666              		@ frame_needed = 1, uses_anonymous_args = 0
 667              		@ link register save eliminated.
 668 0000 80B4     		push	{r7}
 669              	.LCFI9:
 670              		.cfi_def_cfa_offset 4
 671              		.cfi_offset 7, -4
 672 0002 85B0     		sub	sp, sp, #20
 673              	.LCFI10:
 674              		.cfi_def_cfa_offset 24
 675 0004 00AF     		add	r7, sp, #0
 676              	.LCFI11:
 677              		.cfi_def_cfa_register 7
 678 0006 7860     		str	r0, [r7, #4]
 679 0008 3960     		str	r1, [r7, #0]
 364:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 680              		.loc 1 364 0
 681 000a 4FF00003 		mov	r3, #0
 682 000e 7B81     		strh	r3, [r7, #10]	@ movhi
 683 0010 4FF00003 		mov	r3, #0
 684 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 685 0016 4FF00003 		mov	r3, #0
 686 001a BB81     		strh	r3, [r7, #12]	@ movhi
 365:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
 366:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 367:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 368:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 369:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 370:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 371:../StdPeripheralDriver/src/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 372:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 687              		.loc 1 372 0
 688 001c 7B68     		ldr	r3, [r7, #4]
 689 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 690 0020 9BB2     		uxth	r3, r3
 691 0022 23F01003 		bic	r3, r3, #16
 692 0026 9AB2     		uxth	r2, r3
 693 0028 7B68     		ldr	r3, [r7, #4]
 694 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 373:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 374:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
 375:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 695              		.loc 1 375 0
 696 002c 7B68     		ldr	r3, [r7, #4]
 697 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 698 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 376:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 377:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 699              		.loc 1 377 0
 700 0032 7B68     		ldr	r3, [r7, #4]
 701 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 702 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 378:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 379:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 380:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 703              		.loc 1 380 0
 704 0038 7B68     		ldr	r3, [r7, #4]
 705 003a 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 706 003c 7B81     		strh	r3, [r7, #10]	@ movhi
 381:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 382:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 383:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 707              		.loc 1 383 0
 708 003e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 709 0040 23F4E043 		bic	r3, r3, #28672
 710 0044 7B81     		strh	r3, [r7, #10]	@ movhi
 384:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 711              		.loc 1 384 0
 712 0046 7B89     		ldrh	r3, [r7, #10]	@ movhi
 713 0048 23F44073 		bic	r3, r3, #768
 714 004c 7B81     		strh	r3, [r7, #10]	@ movhi
 385:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 386:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 387:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 715              		.loc 1 387 0
 716 004e 3B68     		ldr	r3, [r7, #0]
 717 0050 1B88     		ldrh	r3, [r3, #0]
 718 0052 4FEA0323 		lsl	r3, r3, #8
 719 0056 9AB2     		uxth	r2, r3
 720 0058 7B89     		ldrh	r3, [r7, #10]	@ movhi
 721 005a 1343     		orrs	r3, r3, r2
 722 005c 7B81     		strh	r3, [r7, #10]	@ movhi
 388:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 389:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 390:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 723              		.loc 1 390 0
 724 005e FB89     		ldrh	r3, [r7, #14]	@ movhi
 725 0060 23F02003 		bic	r3, r3, #32
 726 0064 FB81     		strh	r3, [r7, #14]	@ movhi
 391:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 392:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 727              		.loc 1 392 0
 728 0066 3B68     		ldr	r3, [r7, #0]
 729 0068 1B89     		ldrh	r3, [r3, #8]
 730 006a 4FEA0313 		lsl	r3, r3, #4
 731 006e 9AB2     		uxth	r2, r3
 732 0070 FB89     		ldrh	r3, [r7, #14]	@ movhi
 733 0072 1343     		orrs	r3, r3, r2
 734 0074 FB81     		strh	r3, [r7, #14]	@ movhi
 393:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 394:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output State */
 395:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 735              		.loc 1 395 0
 736 0076 3B68     		ldr	r3, [r7, #0]
 737 0078 5B88     		ldrh	r3, [r3, #2]
 738 007a 4FEA0313 		lsl	r3, r3, #4
 739 007e 9AB2     		uxth	r2, r3
 740 0080 FB89     		ldrh	r3, [r7, #14]	@ movhi
 741 0082 1343     		orrs	r3, r3, r2
 742 0084 FB81     		strh	r3, [r7, #14]	@ movhi
 396:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 397:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 743              		.loc 1 397 0
 744 0086 7A68     		ldr	r2, [r7, #4]
 745 0088 4FF43053 		mov	r3, #11264
 746 008c C4F20103 		movt	r3, 16385
 747 0090 9A42     		cmp	r2, r3
 748 0092 06D0     		beq	.L29
 749              		.loc 1 397 0 is_stmt 0 discriminator 1
 750 0094 7A68     		ldr	r2, [r7, #4]
 751 0096 4FF45053 		mov	r3, #13312
 752 009a C4F20103 		movt	r3, 16385
 753 009e 9A42     		cmp	r2, r3
 754 00a0 2FD1     		bne	.L30
 755              	.L29:
 398:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 399:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 400:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 401:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 402:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 403:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 404:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 405:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 756              		.loc 1 405 0 is_stmt 1
 757 00a2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 758 00a4 23F08003 		bic	r3, r3, #128
 759 00a8 FB81     		strh	r3, [r7, #14]	@ movhi
 406:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 407:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 760              		.loc 1 407 0
 761 00aa 3B68     		ldr	r3, [r7, #0]
 762 00ac 5B89     		ldrh	r3, [r3, #10]
 763 00ae 4FEA0313 		lsl	r3, r3, #4
 764 00b2 9AB2     		uxth	r2, r3
 765 00b4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 766 00b6 1343     		orrs	r3, r3, r2
 767 00b8 FB81     		strh	r3, [r7, #14]	@ movhi
 408:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 409:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 410:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 768              		.loc 1 410 0
 769 00ba FB89     		ldrh	r3, [r7, #14]	@ movhi
 770 00bc 23F04003 		bic	r3, r3, #64
 771 00c0 FB81     		strh	r3, [r7, #14]	@ movhi
 411:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N State */
 412:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 772              		.loc 1 412 0
 773 00c2 3B68     		ldr	r3, [r7, #0]
 774 00c4 9B88     		ldrh	r3, [r3, #4]
 775 00c6 4FEA0313 		lsl	r3, r3, #4
 776 00ca 9AB2     		uxth	r2, r3
 777 00cc FB89     		ldrh	r3, [r7, #14]	@ movhi
 778 00ce 1343     		orrs	r3, r3, r2
 779 00d0 FB81     		strh	r3, [r7, #14]	@ movhi
 413:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 414:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 415:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 780              		.loc 1 415 0
 781 00d2 BB89     		ldrh	r3, [r7, #12]	@ movhi
 782 00d4 23F48063 		bic	r3, r3, #1024
 783 00d8 BB81     		strh	r3, [r7, #12]	@ movhi
 416:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 784              		.loc 1 416 0
 785 00da BB89     		ldrh	r3, [r7, #12]	@ movhi
 786 00dc 23F40063 		bic	r3, r3, #2048
 787 00e0 BB81     		strh	r3, [r7, #12]	@ movhi
 417:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 418:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 419:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 788              		.loc 1 419 0
 789 00e2 3B68     		ldr	r3, [r7, #0]
 790 00e4 9B89     		ldrh	r3, [r3, #12]
 791 00e6 4FEA8303 		lsl	r3, r3, #2
 792 00ea 9AB2     		uxth	r2, r3
 793 00ec BB89     		ldrh	r3, [r7, #12]	@ movhi
 794 00ee 1343     		orrs	r3, r3, r2
 795 00f0 BB81     		strh	r3, [r7, #12]	@ movhi
 420:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 421:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 796              		.loc 1 421 0
 797 00f2 3B68     		ldr	r3, [r7, #0]
 798 00f4 DB89     		ldrh	r3, [r3, #14]
 799 00f6 4FEA8303 		lsl	r3, r3, #2
 800 00fa 9AB2     		uxth	r2, r3
 801 00fc BB89     		ldrh	r3, [r7, #12]	@ movhi
 802 00fe 1343     		orrs	r3, r3, r2
 803 0100 BB81     		strh	r3, [r7, #12]	@ movhi
 804              	.L30:
 422:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 423:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 424:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 805              		.loc 1 424 0
 806 0102 7B68     		ldr	r3, [r7, #4]
 807 0104 BA89     		ldrh	r2, [r7, #12]	@ movhi
 808 0106 9A80     		strh	r2, [r3, #4]	@ movhi
 425:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 426:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 427:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 809              		.loc 1 427 0
 810 0108 7B68     		ldr	r3, [r7, #4]
 811 010a 7A89     		ldrh	r2, [r7, #10]	@ movhi
 812 010c 1A83     		strh	r2, [r3, #24]	@ movhi
 428:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 429:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 430:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 813              		.loc 1 430 0
 814 010e 3B68     		ldr	r3, [r7, #0]
 815 0110 DA88     		ldrh	r2, [r3, #6]
 816 0112 7B68     		ldr	r3, [r7, #4]
 817 0114 1A87     		strh	r2, [r3, #56]	@ movhi
 431:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 432:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 433:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 818              		.loc 1 433 0
 819 0116 7B68     		ldr	r3, [r7, #4]
 820 0118 FA89     		ldrh	r2, [r7, #14]	@ movhi
 821 011a 1A84     		strh	r2, [r3, #32]	@ movhi
 434:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 822              		.loc 1 434 0
 823 011c 07F11407 		add	r7, r7, #20
 824 0120 BD46     		mov	sp, r7
 825 0122 80BC     		pop	{r7}
 826 0124 7047     		bx	lr
 827              		.cfi_endproc
 828              	.LFE32:
 830 0126 00BF     		.section	.text.TIM_OC3Init,"ax",%progbits
 831              		.align	2
 832              		.global	TIM_OC3Init
 833              		.thumb
 834              		.thumb_func
 836              	TIM_OC3Init:
 837              	.LFB33:
 435:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 436:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 437:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 438:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 439:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 440:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 441:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 442:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 443:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 444:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 445:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 838              		.loc 1 445 0
 839              		.cfi_startproc
 840              		@ args = 0, pretend = 0, frame = 16
 841              		@ frame_needed = 1, uses_anonymous_args = 0
 842              		@ link register save eliminated.
 843 0000 80B4     		push	{r7}
 844              	.LCFI12:
 845              		.cfi_def_cfa_offset 4
 846              		.cfi_offset 7, -4
 847 0002 85B0     		sub	sp, sp, #20
 848              	.LCFI13:
 849              		.cfi_def_cfa_offset 24
 850 0004 00AF     		add	r7, sp, #0
 851              	.LCFI14:
 852              		.cfi_def_cfa_register 7
 853 0006 7860     		str	r0, [r7, #4]
 854 0008 3960     		str	r1, [r7, #0]
 446:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 855              		.loc 1 446 0
 856 000a 4FF00003 		mov	r3, #0
 857 000e 7B81     		strh	r3, [r7, #10]	@ movhi
 858 0010 4FF00003 		mov	r3, #0
 859 0014 FB81     		strh	r3, [r7, #14]	@ movhi
 860 0016 4FF00003 		mov	r3, #0
 861 001a BB81     		strh	r3, [r7, #12]	@ movhi
 447:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
 448:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 449:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 450:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 451:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 452:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 453:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 454:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 862              		.loc 1 454 0
 863 001c 7B68     		ldr	r3, [r7, #4]
 864 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 865 0020 9BB2     		uxth	r3, r3
 866 0022 23F48073 		bic	r3, r3, #256
 867 0026 9AB2     		uxth	r2, r3
 868 0028 7B68     		ldr	r3, [r7, #4]
 869 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 455:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 456:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 457:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 870              		.loc 1 457 0
 871 002c 7B68     		ldr	r3, [r7, #4]
 872 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 873 0030 FB81     		strh	r3, [r7, #14]	@ movhi
 458:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 459:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 874              		.loc 1 459 0
 875 0032 7B68     		ldr	r3, [r7, #4]
 876 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 877 0036 BB81     		strh	r3, [r7, #12]	@ movhi
 460:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 461:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 462:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 878              		.loc 1 462 0
 879 0038 7B68     		ldr	r3, [r7, #4]
 880 003a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 881 003c 7B81     		strh	r3, [r7, #10]	@ movhi
 463:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 464:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 465:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 882              		.loc 1 465 0
 883 003e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 884 0040 23F07003 		bic	r3, r3, #112
 885 0044 7B81     		strh	r3, [r7, #10]	@ movhi
 466:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 886              		.loc 1 466 0
 887 0046 7B89     		ldrh	r3, [r7, #10]	@ movhi
 888 0048 23F00303 		bic	r3, r3, #3
 889 004c 7B81     		strh	r3, [r7, #10]	@ movhi
 467:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 468:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 890              		.loc 1 468 0
 891 004e 3B68     		ldr	r3, [r7, #0]
 892 0050 1A88     		ldrh	r2, [r3, #0]
 893 0052 7B89     		ldrh	r3, [r7, #10]	@ movhi
 894 0054 1343     		orrs	r3, r3, r2
 895 0056 7B81     		strh	r3, [r7, #10]	@ movhi
 469:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 470:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 471:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 896              		.loc 1 471 0
 897 0058 FB89     		ldrh	r3, [r7, #14]	@ movhi
 898 005a 23F40073 		bic	r3, r3, #512
 899 005e FB81     		strh	r3, [r7, #14]	@ movhi
 472:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 473:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 900              		.loc 1 473 0
 901 0060 3B68     		ldr	r3, [r7, #0]
 902 0062 1B89     		ldrh	r3, [r3, #8]
 903 0064 4FEA0323 		lsl	r3, r3, #8
 904 0068 9AB2     		uxth	r2, r3
 905 006a FB89     		ldrh	r3, [r7, #14]	@ movhi
 906 006c 1343     		orrs	r3, r3, r2
 907 006e FB81     		strh	r3, [r7, #14]	@ movhi
 474:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 475:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output State */
 476:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 908              		.loc 1 476 0
 909 0070 3B68     		ldr	r3, [r7, #0]
 910 0072 5B88     		ldrh	r3, [r3, #2]
 911 0074 4FEA0323 		lsl	r3, r3, #8
 912 0078 9AB2     		uxth	r2, r3
 913 007a FB89     		ldrh	r3, [r7, #14]	@ movhi
 914 007c 1343     		orrs	r3, r3, r2
 915 007e FB81     		strh	r3, [r7, #14]	@ movhi
 477:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 478:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 916              		.loc 1 478 0
 917 0080 7A68     		ldr	r2, [r7, #4]
 918 0082 4FF43053 		mov	r3, #11264
 919 0086 C4F20103 		movt	r3, 16385
 920 008a 9A42     		cmp	r2, r3
 921 008c 06D0     		beq	.L32
 922              		.loc 1 478 0 is_stmt 0 discriminator 1
 923 008e 7A68     		ldr	r2, [r7, #4]
 924 0090 4FF45053 		mov	r3, #13312
 925 0094 C4F20103 		movt	r3, 16385
 926 0098 9A42     		cmp	r2, r3
 927 009a 2FD1     		bne	.L33
 928              	.L32:
 479:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 480:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 481:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 482:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 483:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 484:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 485:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 486:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 929              		.loc 1 486 0 is_stmt 1
 930 009c FB89     		ldrh	r3, [r7, #14]	@ movhi
 931 009e 23F40063 		bic	r3, r3, #2048
 932 00a2 FB81     		strh	r3, [r7, #14]	@ movhi
 487:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 488:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
 933              		.loc 1 488 0
 934 00a4 3B68     		ldr	r3, [r7, #0]
 935 00a6 5B89     		ldrh	r3, [r3, #10]
 936 00a8 4FEA0323 		lsl	r3, r3, #8
 937 00ac 9AB2     		uxth	r2, r3
 938 00ae FB89     		ldrh	r3, [r7, #14]	@ movhi
 939 00b0 1343     		orrs	r3, r3, r2
 940 00b2 FB81     		strh	r3, [r7, #14]	@ movhi
 489:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 490:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 941              		.loc 1 490 0
 942 00b4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 943 00b6 23F48063 		bic	r3, r3, #1024
 944 00ba FB81     		strh	r3, [r7, #14]	@ movhi
 491:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 492:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N State */
 493:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 945              		.loc 1 493 0
 946 00bc 3B68     		ldr	r3, [r7, #0]
 947 00be 9B88     		ldrh	r3, [r3, #4]
 948 00c0 4FEA0323 		lsl	r3, r3, #8
 949 00c4 9AB2     		uxth	r2, r3
 950 00c6 FB89     		ldrh	r3, [r7, #14]	@ movhi
 951 00c8 1343     		orrs	r3, r3, r2
 952 00ca FB81     		strh	r3, [r7, #14]	@ movhi
 494:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 495:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 953              		.loc 1 495 0
 954 00cc BB89     		ldrh	r3, [r7, #12]	@ movhi
 955 00ce 23F48053 		bic	r3, r3, #4096
 956 00d2 BB81     		strh	r3, [r7, #12]	@ movhi
 496:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 957              		.loc 1 496 0
 958 00d4 BB89     		ldrh	r3, [r7, #12]	@ movhi
 959 00d6 23F40053 		bic	r3, r3, #8192
 960 00da BB81     		strh	r3, [r7, #12]	@ movhi
 497:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 498:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 961              		.loc 1 498 0
 962 00dc 3B68     		ldr	r3, [r7, #0]
 963 00de 9B89     		ldrh	r3, [r3, #12]
 964 00e0 4FEA0313 		lsl	r3, r3, #4
 965 00e4 9AB2     		uxth	r2, r3
 966 00e6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 967 00e8 1343     		orrs	r3, r3, r2
 968 00ea BB81     		strh	r3, [r7, #12]	@ movhi
 499:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 500:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 969              		.loc 1 500 0
 970 00ec 3B68     		ldr	r3, [r7, #0]
 971 00ee DB89     		ldrh	r3, [r3, #14]
 972 00f0 4FEA0313 		lsl	r3, r3, #4
 973 00f4 9AB2     		uxth	r2, r3
 974 00f6 BB89     		ldrh	r3, [r7, #12]	@ movhi
 975 00f8 1343     		orrs	r3, r3, r2
 976 00fa BB81     		strh	r3, [r7, #12]	@ movhi
 977              	.L33:
 501:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 502:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 503:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 978              		.loc 1 503 0
 979 00fc 7B68     		ldr	r3, [r7, #4]
 980 00fe BA89     		ldrh	r2, [r7, #12]	@ movhi
 981 0100 9A80     		strh	r2, [r3, #4]	@ movhi
 504:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 505:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 506:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 982              		.loc 1 506 0
 983 0102 7B68     		ldr	r3, [r7, #4]
 984 0104 7A89     		ldrh	r2, [r7, #10]	@ movhi
 985 0106 9A83     		strh	r2, [r3, #28]	@ movhi
 507:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 508:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 509:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 986              		.loc 1 509 0
 987 0108 3B68     		ldr	r3, [r7, #0]
 988 010a DA88     		ldrh	r2, [r3, #6]
 989 010c 7B68     		ldr	r3, [r7, #4]
 990 010e 9A87     		strh	r2, [r3, #60]	@ movhi
 510:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 511:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 512:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 991              		.loc 1 512 0
 992 0110 7B68     		ldr	r3, [r7, #4]
 993 0112 FA89     		ldrh	r2, [r7, #14]	@ movhi
 994 0114 1A84     		strh	r2, [r3, #32]	@ movhi
 513:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 995              		.loc 1 513 0
 996 0116 07F11407 		add	r7, r7, #20
 997 011a BD46     		mov	sp, r7
 998 011c 80BC     		pop	{r7}
 999 011e 7047     		bx	lr
 1000              		.cfi_endproc
 1001              	.LFE33:
 1003              		.section	.text.TIM_OC4Init,"ax",%progbits
 1004              		.align	2
 1005              		.global	TIM_OC4Init
 1006              		.thumb
 1007              		.thumb_func
 1009              	TIM_OC4Init:
 1010              	.LFB34:
 514:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 515:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 516:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 517:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 518:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 519:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 520:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 521:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 522:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 523:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 524:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1011              		.loc 1 524 0
 1012              		.cfi_startproc
 1013              		@ args = 0, pretend = 0, frame = 16
 1014              		@ frame_needed = 1, uses_anonymous_args = 0
 1015              		@ link register save eliminated.
 1016 0000 80B4     		push	{r7}
 1017              	.LCFI15:
 1018              		.cfi_def_cfa_offset 4
 1019              		.cfi_offset 7, -4
 1020 0002 85B0     		sub	sp, sp, #20
 1021              	.LCFI16:
 1022              		.cfi_def_cfa_offset 24
 1023 0004 00AF     		add	r7, sp, #0
 1024              	.LCFI17:
 1025              		.cfi_def_cfa_register 7
 1026 0006 7860     		str	r0, [r7, #4]
 1027 0008 3960     		str	r1, [r7, #0]
 525:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1028              		.loc 1 525 0
 1029 000a 4FF00003 		mov	r3, #0
 1030 000e BB81     		strh	r3, [r7, #12]	@ movhi
 1031 0010 4FF00003 		mov	r3, #0
 1032 0014 7B81     		strh	r3, [r7, #10]	@ movhi
 1033 0016 4FF00003 		mov	r3, #0
 1034 001a FB81     		strh	r3, [r7, #14]	@ movhi
 526:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
 527:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 528:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 529:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 530:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 531:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 532:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 533:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 1035              		.loc 1 533 0
 1036 001c 7B68     		ldr	r3, [r7, #4]
 1037 001e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1038 0020 9BB2     		uxth	r3, r3
 1039 0022 23F48053 		bic	r3, r3, #4096
 1040 0026 9AB2     		uxth	r2, r3
 1041 0028 7B68     		ldr	r3, [r7, #4]
 1042 002a 1A84     		strh	r2, [r3, #32]	@ movhi
 534:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 535:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 536:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 1043              		.loc 1 536 0
 1044 002c 7B68     		ldr	r3, [r7, #4]
 1045 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 1046 0030 7B81     		strh	r3, [r7, #10]	@ movhi
 537:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 538:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 1047              		.loc 1 538 0
 1048 0032 7B68     		ldr	r3, [r7, #4]
 1049 0034 9B88     		ldrh	r3, [r3, #4]	@ movhi
 1050 0036 FB81     		strh	r3, [r7, #14]	@ movhi
 539:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 540:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 541:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 1051              		.loc 1 541 0
 1052 0038 7B68     		ldr	r3, [r7, #4]
 1053 003a 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 1054 003c BB81     		strh	r3, [r7, #12]	@ movhi
 542:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 543:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 544:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 1055              		.loc 1 544 0
 1056 003e BB89     		ldrh	r3, [r7, #12]	@ movhi
 1057 0040 23F4E043 		bic	r3, r3, #28672
 1058 0044 BB81     		strh	r3, [r7, #12]	@ movhi
 545:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 1059              		.loc 1 545 0
 1060 0046 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1061 0048 23F44073 		bic	r3, r3, #768
 1062 004c BB81     		strh	r3, [r7, #12]	@ movhi
 546:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 547:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 548:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 1063              		.loc 1 548 0
 1064 004e 3B68     		ldr	r3, [r7, #0]
 1065 0050 1B88     		ldrh	r3, [r3, #0]
 1066 0052 4FEA0323 		lsl	r3, r3, #8
 1067 0056 9AB2     		uxth	r2, r3
 1068 0058 BB89     		ldrh	r3, [r7, #12]	@ movhi
 1069 005a 1343     		orrs	r3, r3, r2
 1070 005c BB81     		strh	r3, [r7, #12]	@ movhi
 549:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 550:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 551:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 1071              		.loc 1 551 0
 1072 005e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1073 0060 23F40053 		bic	r3, r3, #8192
 1074 0064 7B81     		strh	r3, [r7, #10]	@ movhi
 552:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 553:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 1075              		.loc 1 553 0
 1076 0066 3B68     		ldr	r3, [r7, #0]
 1077 0068 1B89     		ldrh	r3, [r3, #8]
 1078 006a 4FEA0333 		lsl	r3, r3, #12
 1079 006e 9AB2     		uxth	r2, r3
 1080 0070 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1081 0072 1343     		orrs	r3, r3, r2
 1082 0074 7B81     		strh	r3, [r7, #10]	@ movhi
 554:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 555:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Output State */
 556:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 1083              		.loc 1 556 0
 1084 0076 3B68     		ldr	r3, [r7, #0]
 1085 0078 5B88     		ldrh	r3, [r3, #2]
 1086 007a 4FEA0333 		lsl	r3, r3, #12
 1087 007e 9AB2     		uxth	r2, r3
 1088 0080 7B89     		ldrh	r3, [r7, #10]	@ movhi
 1089 0082 1343     		orrs	r3, r3, r2
 1090 0084 7B81     		strh	r3, [r7, #10]	@ movhi
 557:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
 558:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 1091              		.loc 1 558 0
 1092 0086 7A68     		ldr	r2, [r7, #4]
 1093 0088 4FF43053 		mov	r3, #11264
 1094 008c C4F20103 		movt	r3, 16385
 1095 0090 9A42     		cmp	r2, r3
 1096 0092 06D0     		beq	.L35
 1097              		.loc 1 558 0 is_stmt 0 discriminator 1
 1098 0094 7A68     		ldr	r2, [r7, #4]
 1099 0096 4FF45053 		mov	r3, #13312
 1100 009a C4F20103 		movt	r3, 16385
 1101 009e 9A42     		cmp	r2, r3
 1102 00a0 0BD1     		bne	.L36
 1103              	.L35:
 559:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 560:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 561:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Output Compare IDLE State */
 562:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 1104              		.loc 1 562 0 is_stmt 1
 1105 00a2 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1106 00a4 23F48043 		bic	r3, r3, #16384
 1107 00a8 FB81     		strh	r3, [r7, #14]	@ movhi
 563:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 564:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 1108              		.loc 1 564 0
 1109 00aa 3B68     		ldr	r3, [r7, #0]
 1110 00ac 9B89     		ldrh	r3, [r3, #12]
 1111 00ae 4FEA8313 		lsl	r3, r3, #6
 1112 00b2 9AB2     		uxth	r2, r3
 1113 00b4 FB89     		ldrh	r3, [r7, #14]	@ movhi
 1114 00b6 1343     		orrs	r3, r3, r2
 1115 00b8 FB81     		strh	r3, [r7, #14]	@ movhi
 1116              	.L36:
 565:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 566:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 567:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 1117              		.loc 1 567 0
 1118 00ba 7B68     		ldr	r3, [r7, #4]
 1119 00bc FA89     		ldrh	r2, [r7, #14]	@ movhi
 1120 00be 9A80     		strh	r2, [r3, #4]	@ movhi
 568:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 569:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 570:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 1121              		.loc 1 570 0
 1122 00c0 7B68     		ldr	r3, [r7, #4]
 1123 00c2 BA89     		ldrh	r2, [r7, #12]	@ movhi
 1124 00c4 9A83     		strh	r2, [r3, #28]	@ movhi
 571:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 572:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 573:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 1125              		.loc 1 573 0
 1126 00c6 3B68     		ldr	r3, [r7, #0]
 1127 00c8 DA88     		ldrh	r2, [r3, #6]
 1128 00ca 7B68     		ldr	r3, [r7, #4]
 1129 00cc A3F84020 		strh	r2, [r3, #64]	@ movhi
 574:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 575:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 576:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 1130              		.loc 1 576 0
 1131 00d0 7B68     		ldr	r3, [r7, #4]
 1132 00d2 7A89     		ldrh	r2, [r7, #10]	@ movhi
 1133 00d4 1A84     		strh	r2, [r3, #32]	@ movhi
 577:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1134              		.loc 1 577 0
 1135 00d6 07F11407 		add	r7, r7, #20
 1136 00da BD46     		mov	sp, r7
 1137 00dc 80BC     		pop	{r7}
 1138 00de 7047     		bx	lr
 1139              		.cfi_endproc
 1140              	.LFE34:
 1142              		.section	.text.TIM_ICInit,"ax",%progbits
 1143              		.align	2
 1144              		.global	TIM_ICInit
 1145              		.thumb
 1146              		.thumb_func
 1148              	TIM_ICInit:
 1149              	.LFB35:
 578:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 579:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 580:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 581:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct.
 582:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 583:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 584:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 585:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 586:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 587:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 588:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1150              		.loc 1 588 0
 1151              		.cfi_startproc
 1152              		@ args = 0, pretend = 0, frame = 8
 1153              		@ frame_needed = 1, uses_anonymous_args = 0
 1154 0000 80B5     		push	{r7, lr}
 1155              	.LCFI18:
 1156              		.cfi_def_cfa_offset 8
 1157              		.cfi_offset 7, -8
 1158              		.cfi_offset 14, -4
 1159 0002 82B0     		sub	sp, sp, #8
 1160              	.LCFI19:
 1161              		.cfi_def_cfa_offset 16
 1162 0004 00AF     		add	r7, sp, #0
 1163              	.LCFI20:
 1164              		.cfi_def_cfa_register 7
 1165 0006 7860     		str	r0, [r7, #4]
 1166 0008 3960     		str	r1, [r7, #0]
 589:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 590:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
 591:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 592:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 593:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 594:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 595:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 596:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 597:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 598:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 599:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 600:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 601:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 602:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
 603:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 604:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1167              		.loc 1 604 0
 1168 000a 3B68     		ldr	r3, [r7, #0]
 1169 000c 1B88     		ldrh	r3, [r3, #0]
 1170 000e 002B     		cmp	r3, #0
 1171 0010 0FD1     		bne	.L38
 605:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 606:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 607:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 608:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1172              		.loc 1 608 0
 1173 0012 3B68     		ldr	r3, [r7, #0]
 1174 0014 5988     		ldrh	r1, [r3, #2]
 609:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1175              		.loc 1 609 0
 1176 0016 3B68     		ldr	r3, [r7, #0]
 608:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1177              		.loc 1 608 0
 1178 0018 9A88     		ldrh	r2, [r3, #4]
 610:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1179              		.loc 1 610 0
 1180 001a 3B68     		ldr	r3, [r7, #0]
 608:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1181              		.loc 1 608 0
 1182 001c 1B89     		ldrh	r3, [r3, #8]
 1183 001e 7868     		ldr	r0, [r7, #4]
 1184 0020 FFF7FEFF 		bl	TI1_Config
 611:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 612:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1185              		.loc 1 612 0
 1186 0024 3B68     		ldr	r3, [r7, #0]
 1187 0026 DB88     		ldrh	r3, [r3, #6]
 1188 0028 7868     		ldr	r0, [r7, #4]
 1189 002a 1946     		mov	r1, r3
 1190 002c FFF7FEFF 		bl	TIM_SetIC1Prescaler
 1191 0030 36E0     		b	.L37
 1192              	.L38:
 613:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 614:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 1193              		.loc 1 614 0
 1194 0032 3B68     		ldr	r3, [r7, #0]
 1195 0034 1B88     		ldrh	r3, [r3, #0]
 1196 0036 042B     		cmp	r3, #4
 1197 0038 0FD1     		bne	.L40
 615:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 616:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 617:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 618:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1198              		.loc 1 618 0
 1199 003a 3B68     		ldr	r3, [r7, #0]
 1200 003c 5988     		ldrh	r1, [r3, #2]
 619:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1201              		.loc 1 619 0
 1202 003e 3B68     		ldr	r3, [r7, #0]
 618:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1203              		.loc 1 618 0
 1204 0040 9A88     		ldrh	r2, [r3, #4]
 620:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1205              		.loc 1 620 0
 1206 0042 3B68     		ldr	r3, [r7, #0]
 618:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1207              		.loc 1 618 0
 1208 0044 1B89     		ldrh	r3, [r3, #8]
 1209 0046 7868     		ldr	r0, [r7, #4]
 1210 0048 FFF7FEFF 		bl	TI2_Config
 621:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 622:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1211              		.loc 1 622 0
 1212 004c 3B68     		ldr	r3, [r7, #0]
 1213 004e DB88     		ldrh	r3, [r3, #6]
 1214 0050 7868     		ldr	r0, [r7, #4]
 1215 0052 1946     		mov	r1, r3
 1216 0054 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 1217 0058 22E0     		b	.L37
 1218              	.L40:
 623:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 624:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 1219              		.loc 1 624 0
 1220 005a 3B68     		ldr	r3, [r7, #0]
 1221 005c 1B88     		ldrh	r3, [r3, #0]
 1222 005e 082B     		cmp	r3, #8
 1223 0060 0FD1     		bne	.L41
 625:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 626:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 627:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI3 Configuration */
 628:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1224              		.loc 1 628 0
 1225 0062 3B68     		ldr	r3, [r7, #0]
 1226 0064 5988     		ldrh	r1, [r3, #2]
 629:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1227              		.loc 1 629 0
 1228 0066 3B68     		ldr	r3, [r7, #0]
 628:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1229              		.loc 1 628 0
 1230 0068 9A88     		ldrh	r2, [r3, #4]
 630:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1231              		.loc 1 630 0
 1232 006a 3B68     		ldr	r3, [r7, #0]
 628:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 1233              		.loc 1 628 0
 1234 006c 1B89     		ldrh	r3, [r3, #8]
 1235 006e 7868     		ldr	r0, [r7, #4]
 1236 0070 FFF7FEFF 		bl	TI3_Config
 631:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 632:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1237              		.loc 1 632 0
 1238 0074 3B68     		ldr	r3, [r7, #0]
 1239 0076 DB88     		ldrh	r3, [r3, #6]
 1240 0078 7868     		ldr	r0, [r7, #4]
 1241 007a 1946     		mov	r1, r3
 1242 007c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 1243 0080 0EE0     		b	.L37
 1244              	.L41:
 633:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 634:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 635:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 636:../StdPeripheralDriver/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 637:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI4 Configuration */
 638:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1245              		.loc 1 638 0
 1246 0082 3B68     		ldr	r3, [r7, #0]
 1247 0084 5988     		ldrh	r1, [r3, #2]
 639:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 1248              		.loc 1 639 0
 1249 0086 3B68     		ldr	r3, [r7, #0]
 638:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1250              		.loc 1 638 0
 1251 0088 9A88     		ldrh	r2, [r3, #4]
 640:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1252              		.loc 1 640 0
 1253 008a 3B68     		ldr	r3, [r7, #0]
 638:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 1254              		.loc 1 638 0
 1255 008c 1B89     		ldrh	r3, [r3, #8]
 1256 008e 7868     		ldr	r0, [r7, #4]
 1257 0090 FFF7FEFF 		bl	TI4_Config
 641:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 642:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1258              		.loc 1 642 0
 1259 0094 3B68     		ldr	r3, [r7, #0]
 1260 0096 DB88     		ldrh	r3, [r3, #6]
 1261 0098 7868     		ldr	r0, [r7, #4]
 1262 009a 1946     		mov	r1, r3
 1263 009c FFF7FEFF 		bl	TIM_SetIC4Prescaler
 1264              	.L37:
 643:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 644:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1265              		.loc 1 644 0
 1266 00a0 07F10807 		add	r7, r7, #8
 1267 00a4 BD46     		mov	sp, r7
 1268 00a6 80BD     		pop	{r7, pc}
 1269              		.cfi_endproc
 1270              	.LFE35:
 1272              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 1273              		.align	2
 1274              		.global	TIM_PWMIConfig
 1275              		.thumb
 1276              		.thumb_func
 1278              	TIM_PWMIConfig:
 1279              	.LFB36:
 645:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 646:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 647:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 648:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
 649:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
 650:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 651:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 652:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 653:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 654:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 655:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1280              		.loc 1 655 0
 1281              		.cfi_startproc
 1282              		@ args = 0, pretend = 0, frame = 16
 1283              		@ frame_needed = 1, uses_anonymous_args = 0
 1284 0000 80B5     		push	{r7, lr}
 1285              	.LCFI21:
 1286              		.cfi_def_cfa_offset 8
 1287              		.cfi_offset 7, -8
 1288              		.cfi_offset 14, -4
 1289 0002 84B0     		sub	sp, sp, #16
 1290              	.LCFI22:
 1291              		.cfi_def_cfa_offset 24
 1292 0004 00AF     		add	r7, sp, #0
 1293              	.LCFI23:
 1294              		.cfi_def_cfa_register 7
 1295 0006 7860     		str	r0, [r7, #4]
 1296 0008 3960     		str	r1, [r7, #0]
 656:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 1297              		.loc 1 656 0
 1298 000a 4FF00003 		mov	r3, #0
 1299 000e FB81     		strh	r3, [r7, #14]	@ movhi
 657:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 1300              		.loc 1 657 0
 1301 0010 4FF00103 		mov	r3, #1
 1302 0014 BB81     		strh	r3, [r7, #12]	@ movhi
 658:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 659:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 660:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 661:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 1303              		.loc 1 661 0
 1304 0016 3B68     		ldr	r3, [r7, #0]
 1305 0018 5B88     		ldrh	r3, [r3, #2]
 1306 001a 002B     		cmp	r3, #0
 1307 001c 03D1     		bne	.L43
 662:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 663:../StdPeripheralDriver/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 1308              		.loc 1 663 0
 1309 001e 4FF00203 		mov	r3, #2
 1310 0022 FB81     		strh	r3, [r7, #14]	@ movhi
 1311 0024 02E0     		b	.L44
 1312              	.L43:
 664:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 665:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 666:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 667:../StdPeripheralDriver/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 1313              		.loc 1 667 0
 1314 0026 4FF00003 		mov	r3, #0
 1315 002a FB81     		strh	r3, [r7, #14]	@ movhi
 1316              	.L44:
 668:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 669:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Opposite Input */
 670:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 1317              		.loc 1 670 0
 1318 002c 3B68     		ldr	r3, [r7, #0]
 1319 002e 9B88     		ldrh	r3, [r3, #4]
 1320 0030 012B     		cmp	r3, #1
 1321 0032 03D1     		bne	.L45
 671:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 672:../StdPeripheralDriver/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 1322              		.loc 1 672 0
 1323 0034 4FF00203 		mov	r3, #2
 1324 0038 BB81     		strh	r3, [r7, #12]	@ movhi
 1325 003a 02E0     		b	.L46
 1326              	.L45:
 673:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 674:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 675:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 676:../StdPeripheralDriver/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 1327              		.loc 1 676 0
 1328 003c 4FF00103 		mov	r3, #1
 1329 0040 BB81     		strh	r3, [r7, #12]	@ movhi
 1330              	.L46:
 677:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 678:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 1331              		.loc 1 678 0
 1332 0042 3B68     		ldr	r3, [r7, #0]
 1333 0044 1B88     		ldrh	r3, [r3, #0]
 1334 0046 002B     		cmp	r3, #0
 1335 0048 1CD1     		bne	.L47
 679:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 680:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 681:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1336              		.loc 1 681 0
 1337 004a 3B68     		ldr	r3, [r7, #0]
 1338 004c 5988     		ldrh	r1, [r3, #2]
 1339 004e 3B68     		ldr	r3, [r7, #0]
 1340 0050 9A88     		ldrh	r2, [r3, #4]
 682:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1341              		.loc 1 682 0
 1342 0052 3B68     		ldr	r3, [r7, #0]
 681:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1343              		.loc 1 681 0
 1344 0054 1B89     		ldrh	r3, [r3, #8]
 1345 0056 7868     		ldr	r0, [r7, #4]
 1346 0058 FFF7FEFF 		bl	TI1_Config
 683:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 684:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1347              		.loc 1 684 0
 1348 005c 3B68     		ldr	r3, [r7, #0]
 1349 005e DB88     		ldrh	r3, [r3, #6]
 1350 0060 7868     		ldr	r0, [r7, #4]
 1351 0062 1946     		mov	r1, r3
 1352 0064 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 685:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 686:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 1353              		.loc 1 686 0
 1354 0068 3B68     		ldr	r3, [r7, #0]
 1355 006a 1B89     		ldrh	r3, [r3, #8]
 1356 006c F989     		ldrh	r1, [r7, #14]
 1357 006e BA89     		ldrh	r2, [r7, #12]
 1358 0070 7868     		ldr	r0, [r7, #4]
 1359 0072 FFF7FEFF 		bl	TI2_Config
 687:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 688:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1360              		.loc 1 688 0
 1361 0076 3B68     		ldr	r3, [r7, #0]
 1362 0078 DB88     		ldrh	r3, [r3, #6]
 1363 007a 7868     		ldr	r0, [r7, #4]
 1364 007c 1946     		mov	r1, r3
 1365 007e FFF7FEFF 		bl	TIM_SetIC2Prescaler
 1366 0082 1BE0     		b	.L42
 1367              	.L47:
 689:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 690:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 691:../StdPeripheralDriver/src/stm32f10x_tim.c ****   { 
 692:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 693:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1368              		.loc 1 693 0
 1369 0084 3B68     		ldr	r3, [r7, #0]
 1370 0086 5988     		ldrh	r1, [r3, #2]
 1371 0088 3B68     		ldr	r3, [r7, #0]
 1372 008a 9A88     		ldrh	r2, [r3, #4]
 694:../StdPeripheralDriver/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 1373              		.loc 1 694 0
 1374 008c 3B68     		ldr	r3, [r7, #0]
 693:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 1375              		.loc 1 693 0
 1376 008e 1B89     		ldrh	r3, [r3, #8]
 1377 0090 7868     		ldr	r0, [r7, #4]
 1378 0092 FFF7FEFF 		bl	TI2_Config
 695:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 696:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1379              		.loc 1 696 0
 1380 0096 3B68     		ldr	r3, [r7, #0]
 1381 0098 DB88     		ldrh	r3, [r3, #6]
 1382 009a 7868     		ldr	r0, [r7, #4]
 1383 009c 1946     		mov	r1, r3
 1384 009e FFF7FEFF 		bl	TIM_SetIC2Prescaler
 697:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 698:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 1385              		.loc 1 698 0
 1386 00a2 3B68     		ldr	r3, [r7, #0]
 1387 00a4 1B89     		ldrh	r3, [r3, #8]
 1388 00a6 F989     		ldrh	r1, [r7, #14]
 1389 00a8 BA89     		ldrh	r2, [r7, #12]
 1390 00aa 7868     		ldr	r0, [r7, #4]
 1391 00ac FFF7FEFF 		bl	TI1_Config
 699:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 700:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 1392              		.loc 1 700 0
 1393 00b0 3B68     		ldr	r3, [r7, #0]
 1394 00b2 DB88     		ldrh	r3, [r3, #6]
 1395 00b4 7868     		ldr	r0, [r7, #4]
 1396 00b6 1946     		mov	r1, r3
 1397 00b8 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 1398              	.L42:
 701:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 702:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1399              		.loc 1 702 0
 1400 00bc 07F11007 		add	r7, r7, #16
 1401 00c0 BD46     		mov	sp, r7
 1402 00c2 80BD     		pop	{r7, pc}
 1403              		.cfi_endproc
 1404              	.LFE36:
 1406              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1407              		.align	2
 1408              		.global	TIM_BDTRConfig
 1409              		.thumb
 1410              		.thumb_func
 1412              	TIM_BDTRConfig:
 1413              	.LFB37:
 703:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 704:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 705:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 706:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 707:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 708:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 709:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
 710:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 711:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 712:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 713:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1414              		.loc 1 713 0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 8
 1417              		@ frame_needed = 1, uses_anonymous_args = 0
 1418              		@ link register save eliminated.
 1419 0000 80B4     		push	{r7}
 1420              	.LCFI24:
 1421              		.cfi_def_cfa_offset 4
 1422              		.cfi_offset 7, -4
 1423 0002 83B0     		sub	sp, sp, #12
 1424              	.LCFI25:
 1425              		.cfi_def_cfa_offset 16
 1426 0004 00AF     		add	r7, sp, #0
 1427              	.LCFI26:
 1428              		.cfi_def_cfa_register 7
 1429 0006 7860     		str	r0, [r7, #4]
 1430 0008 3960     		str	r1, [r7, #0]
 714:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 715:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 716:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 717:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 718:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 719:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 720:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 721:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 722:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 723:../StdPeripheralDriver/src/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 724:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1431              		.loc 1 724 0
 1432 000a 3B68     		ldr	r3, [r7, #0]
 1433 000c 1A88     		ldrh	r2, [r3, #0]
 1434 000e 3B68     		ldr	r3, [r7, #0]
 1435 0010 5B88     		ldrh	r3, [r3, #2]
 1436 0012 1343     		orrs	r3, r3, r2
 1437 0014 9AB2     		uxth	r2, r3
 725:../StdPeripheralDriver/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1438              		.loc 1 725 0
 1439 0016 3B68     		ldr	r3, [r7, #0]
 1440 0018 9B88     		ldrh	r3, [r3, #4]
 724:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1441              		.loc 1 724 0
 1442 001a 1343     		orrs	r3, r3, r2
 1443 001c 9AB2     		uxth	r2, r3
 1444              		.loc 1 725 0
 1445 001e 3B68     		ldr	r3, [r7, #0]
 1446 0020 DB88     		ldrh	r3, [r3, #6]
 724:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1447              		.loc 1 724 0
 1448 0022 1343     		orrs	r3, r3, r2
 1449 0024 9AB2     		uxth	r2, r3
 726:../StdPeripheralDriver/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1450              		.loc 1 726 0
 1451 0026 3B68     		ldr	r3, [r7, #0]
 1452 0028 1B89     		ldrh	r3, [r3, #8]
 724:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1453              		.loc 1 724 0
 1454 002a 1343     		orrs	r3, r3, r2
 1455 002c 9AB2     		uxth	r2, r3
 1456              		.loc 1 726 0
 1457 002e 3B68     		ldr	r3, [r7, #0]
 1458 0030 5B89     		ldrh	r3, [r3, #10]
 724:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1459              		.loc 1 724 0
 1460 0032 1343     		orrs	r3, r3, r2
 1461 0034 9AB2     		uxth	r2, r3
 727:../StdPeripheralDriver/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1462              		.loc 1 727 0
 1463 0036 3B68     		ldr	r3, [r7, #0]
 1464 0038 9B89     		ldrh	r3, [r3, #12]
 724:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 1465              		.loc 1 724 0
 1466 003a 1343     		orrs	r3, r3, r2
 1467 003c 9AB2     		uxth	r2, r3
 1468 003e 7B68     		ldr	r3, [r7, #4]
 1469 0040 A3F84420 		strh	r2, [r3, #68]	@ movhi
 728:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1470              		.loc 1 728 0
 1471 0044 07F10C07 		add	r7, r7, #12
 1472 0048 BD46     		mov	sp, r7
 1473 004a 80BC     		pop	{r7}
 1474 004c 7047     		bx	lr
 1475              		.cfi_endproc
 1476              	.LFE37:
 1478 004e 00BF     		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 1479              		.align	2
 1480              		.global	TIM_TimeBaseStructInit
 1481              		.thumb
 1482              		.thumb_func
 1484              	TIM_TimeBaseStructInit:
 1485              	.LFB38:
 729:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 730:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 731:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 732:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 733:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         structure which will be initialized.
 734:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 735:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 736:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 737:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1486              		.loc 1 737 0
 1487              		.cfi_startproc
 1488              		@ args = 0, pretend = 0, frame = 8
 1489              		@ frame_needed = 1, uses_anonymous_args = 0
 1490              		@ link register save eliminated.
 1491 0000 80B4     		push	{r7}
 1492              	.LCFI27:
 1493              		.cfi_def_cfa_offset 4
 1494              		.cfi_offset 7, -4
 1495 0002 83B0     		sub	sp, sp, #12
 1496              	.LCFI28:
 1497              		.cfi_def_cfa_offset 16
 1498 0004 00AF     		add	r7, sp, #0
 1499              	.LCFI29:
 1500              		.cfi_def_cfa_register 7
 1501 0006 7860     		str	r0, [r7, #4]
 738:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the default configuration */
 739:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 1502              		.loc 1 739 0
 1503 0008 7B68     		ldr	r3, [r7, #4]
 1504 000a 4FF6FF72 		movw	r2, #65535
 1505 000e 9A80     		strh	r2, [r3, #4]	@ movhi
 740:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1506              		.loc 1 740 0
 1507 0010 7B68     		ldr	r3, [r7, #4]
 1508 0012 4FF00002 		mov	r2, #0
 1509 0016 1A80     		strh	r2, [r3, #0]	@ movhi
 741:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1510              		.loc 1 741 0
 1511 0018 7B68     		ldr	r3, [r7, #4]
 1512 001a 4FF00002 		mov	r2, #0
 1513 001e DA80     		strh	r2, [r3, #6]	@ movhi
 742:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1514              		.loc 1 742 0
 1515 0020 7B68     		ldr	r3, [r7, #4]
 1516 0022 4FF00002 		mov	r2, #0
 1517 0026 5A80     		strh	r2, [r3, #2]	@ movhi
 743:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1518              		.loc 1 743 0
 1519 0028 7B68     		ldr	r3, [r7, #4]
 1520 002a 4FF00002 		mov	r2, #0
 1521 002e 1A72     		strb	r2, [r3, #8]
 744:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1522              		.loc 1 744 0
 1523 0030 07F10C07 		add	r7, r7, #12
 1524 0034 BD46     		mov	sp, r7
 1525 0036 80BC     		pop	{r7}
 1526 0038 7047     		bx	lr
 1527              		.cfi_endproc
 1528              	.LFE38:
 1530 003a 00BF     		.section	.text.TIM_OCStructInit,"ax",%progbits
 1531              		.align	2
 1532              		.global	TIM_OCStructInit
 1533              		.thumb
 1534              		.thumb_func
 1536              	TIM_OCStructInit:
 1537              	.LFB39:
 745:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 746:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 747:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 748:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 749:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         be initialized.
 750:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 751:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 752:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 753:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1538              		.loc 1 753 0
 1539              		.cfi_startproc
 1540              		@ args = 0, pretend = 0, frame = 8
 1541              		@ frame_needed = 1, uses_anonymous_args = 0
 1542              		@ link register save eliminated.
 1543 0000 80B4     		push	{r7}
 1544              	.LCFI30:
 1545              		.cfi_def_cfa_offset 4
 1546              		.cfi_offset 7, -4
 1547 0002 83B0     		sub	sp, sp, #12
 1548              	.LCFI31:
 1549              		.cfi_def_cfa_offset 16
 1550 0004 00AF     		add	r7, sp, #0
 1551              	.LCFI32:
 1552              		.cfi_def_cfa_register 7
 1553 0006 7860     		str	r0, [r7, #4]
 754:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the default configuration */
 755:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 1554              		.loc 1 755 0
 1555 0008 7B68     		ldr	r3, [r7, #4]
 1556 000a 4FF00002 		mov	r2, #0
 1557 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 756:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1558              		.loc 1 756 0
 1559 0010 7B68     		ldr	r3, [r7, #4]
 1560 0012 4FF00002 		mov	r2, #0
 1561 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 757:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1562              		.loc 1 757 0
 1563 0018 7B68     		ldr	r3, [r7, #4]
 1564 001a 4FF00002 		mov	r2, #0
 1565 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 758:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1566              		.loc 1 758 0
 1567 0020 7B68     		ldr	r3, [r7, #4]
 1568 0022 4FF00002 		mov	r2, #0
 1569 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 759:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1570              		.loc 1 759 0
 1571 0028 7B68     		ldr	r3, [r7, #4]
 1572 002a 4FF00002 		mov	r2, #0
 1573 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 760:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1574              		.loc 1 760 0
 1575 0030 7B68     		ldr	r3, [r7, #4]
 1576 0032 4FF00002 		mov	r2, #0
 1577 0036 5A81     		strh	r2, [r3, #10]	@ movhi
 761:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1578              		.loc 1 761 0
 1579 0038 7B68     		ldr	r3, [r7, #4]
 1580 003a 4FF00002 		mov	r2, #0
 1581 003e 9A81     		strh	r2, [r3, #12]	@ movhi
 762:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1582              		.loc 1 762 0
 1583 0040 7B68     		ldr	r3, [r7, #4]
 1584 0042 4FF00002 		mov	r2, #0
 1585 0046 DA81     		strh	r2, [r3, #14]	@ movhi
 763:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1586              		.loc 1 763 0
 1587 0048 07F10C07 		add	r7, r7, #12
 1588 004c BD46     		mov	sp, r7
 1589 004e 80BC     		pop	{r7}
 1590 0050 7047     		bx	lr
 1591              		.cfi_endproc
 1592              	.LFE39:
 1594 0052 00BF     		.section	.text.TIM_ICStructInit,"ax",%progbits
 1595              		.align	2
 1596              		.global	TIM_ICStructInit
 1597              		.thumb
 1598              		.thumb_func
 1600              	TIM_ICStructInit:
 1601              	.LFB40:
 764:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 765:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 766:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 767:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
 768:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         be initialized.
 769:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 770:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 771:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 772:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1602              		.loc 1 772 0
 1603              		.cfi_startproc
 1604              		@ args = 0, pretend = 0, frame = 8
 1605              		@ frame_needed = 1, uses_anonymous_args = 0
 1606              		@ link register save eliminated.
 1607 0000 80B4     		push	{r7}
 1608              	.LCFI33:
 1609              		.cfi_def_cfa_offset 4
 1610              		.cfi_offset 7, -4
 1611 0002 83B0     		sub	sp, sp, #12
 1612              	.LCFI34:
 1613              		.cfi_def_cfa_offset 16
 1614 0004 00AF     		add	r7, sp, #0
 1615              	.LCFI35:
 1616              		.cfi_def_cfa_register 7
 1617 0006 7860     		str	r0, [r7, #4]
 773:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the default configuration */
 774:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 1618              		.loc 1 774 0
 1619 0008 7B68     		ldr	r3, [r7, #4]
 1620 000a 4FF00002 		mov	r2, #0
 1621 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 775:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1622              		.loc 1 775 0
 1623 0010 7B68     		ldr	r3, [r7, #4]
 1624 0012 4FF00002 		mov	r2, #0
 1625 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 776:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1626              		.loc 1 776 0
 1627 0018 7B68     		ldr	r3, [r7, #4]
 1628 001a 4FF00102 		mov	r2, #1
 1629 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 777:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1630              		.loc 1 777 0
 1631 0020 7B68     		ldr	r3, [r7, #4]
 1632 0022 4FF00002 		mov	r2, #0
 1633 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 778:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1634              		.loc 1 778 0
 1635 0028 7B68     		ldr	r3, [r7, #4]
 1636 002a 4FF00002 		mov	r2, #0
 1637 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 779:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1638              		.loc 1 779 0
 1639 0030 07F10C07 		add	r7, r7, #12
 1640 0034 BD46     		mov	sp, r7
 1641 0036 80BC     		pop	{r7}
 1642 0038 7047     		bx	lr
 1643              		.cfi_endproc
 1644              	.LFE40:
 1646 003a 00BF     		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1647              		.align	2
 1648              		.global	TIM_BDTRStructInit
 1649              		.thumb
 1650              		.thumb_func
 1652              	TIM_BDTRStructInit:
 1653              	.LFB41:
 780:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 781:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 782:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 783:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 784:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         will be initialized.
 785:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 786:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 787:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 788:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1654              		.loc 1 788 0
 1655              		.cfi_startproc
 1656              		@ args = 0, pretend = 0, frame = 8
 1657              		@ frame_needed = 1, uses_anonymous_args = 0
 1658              		@ link register save eliminated.
 1659 0000 80B4     		push	{r7}
 1660              	.LCFI36:
 1661              		.cfi_def_cfa_offset 4
 1662              		.cfi_offset 7, -4
 1663 0002 83B0     		sub	sp, sp, #12
 1664              	.LCFI37:
 1665              		.cfi_def_cfa_offset 16
 1666 0004 00AF     		add	r7, sp, #0
 1667              	.LCFI38:
 1668              		.cfi_def_cfa_register 7
 1669 0006 7860     		str	r0, [r7, #4]
 789:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the default configuration */
 790:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 1670              		.loc 1 790 0
 1671 0008 7B68     		ldr	r3, [r7, #4]
 1672 000a 4FF00002 		mov	r2, #0
 1673 000e 1A80     		strh	r2, [r3, #0]	@ movhi
 791:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1674              		.loc 1 791 0
 1675 0010 7B68     		ldr	r3, [r7, #4]
 1676 0012 4FF00002 		mov	r2, #0
 1677 0016 5A80     		strh	r2, [r3, #2]	@ movhi
 792:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1678              		.loc 1 792 0
 1679 0018 7B68     		ldr	r3, [r7, #4]
 1680 001a 4FF00002 		mov	r2, #0
 1681 001e 9A80     		strh	r2, [r3, #4]	@ movhi
 793:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1682              		.loc 1 793 0
 1683 0020 7B68     		ldr	r3, [r7, #4]
 1684 0022 4FF00002 		mov	r2, #0
 1685 0026 DA80     		strh	r2, [r3, #6]	@ movhi
 794:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1686              		.loc 1 794 0
 1687 0028 7B68     		ldr	r3, [r7, #4]
 1688 002a 4FF00002 		mov	r2, #0
 1689 002e 1A81     		strh	r2, [r3, #8]	@ movhi
 795:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1690              		.loc 1 795 0
 1691 0030 7B68     		ldr	r3, [r7, #4]
 1692 0032 4FF00002 		mov	r2, #0
 1693 0036 5A81     		strh	r2, [r3, #10]	@ movhi
 796:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1694              		.loc 1 796 0
 1695 0038 7B68     		ldr	r3, [r7, #4]
 1696 003a 4FF00002 		mov	r2, #0
 1697 003e 9A81     		strh	r2, [r3, #12]	@ movhi
 797:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1698              		.loc 1 797 0
 1699 0040 07F10C07 		add	r7, r7, #12
 1700 0044 BD46     		mov	sp, r7
 1701 0046 80BC     		pop	{r7}
 1702 0048 7047     		bx	lr
 1703              		.cfi_endproc
 1704              	.LFE41:
 1706 004a 00BF     		.section	.text.TIM_Cmd,"ax",%progbits
 1707              		.align	2
 1708              		.global	TIM_Cmd
 1709              		.thumb
 1710              		.thumb_func
 1712              	TIM_Cmd:
 1713              	.LFB42:
 798:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 799:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 800:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 801:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 802:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 803:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 804:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 805:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 806:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 807:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1714              		.loc 1 807 0
 1715              		.cfi_startproc
 1716              		@ args = 0, pretend = 0, frame = 8
 1717              		@ frame_needed = 1, uses_anonymous_args = 0
 1718              		@ link register save eliminated.
 1719 0000 80B4     		push	{r7}
 1720              	.LCFI39:
 1721              		.cfi_def_cfa_offset 4
 1722              		.cfi_offset 7, -4
 1723 0002 83B0     		sub	sp, sp, #12
 1724              	.LCFI40:
 1725              		.cfi_def_cfa_offset 16
 1726 0004 00AF     		add	r7, sp, #0
 1727              	.LCFI41:
 1728              		.cfi_def_cfa_register 7
 1729 0006 7860     		str	r0, [r7, #4]
 1730 0008 0B46     		mov	r3, r1
 1731 000a FB70     		strb	r3, [r7, #3]
 808:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 809:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 810:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 811:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 812:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1732              		.loc 1 812 0
 1733 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1734 000e 002B     		cmp	r3, #0
 1735 0010 08D0     		beq	.L55
 813:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 814:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 815:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 1736              		.loc 1 815 0
 1737 0012 7B68     		ldr	r3, [r7, #4]
 1738 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1739 0016 9BB2     		uxth	r3, r3
 1740 0018 43F00103 		orr	r3, r3, #1
 1741 001c 9AB2     		uxth	r2, r3
 1742 001e 7B68     		ldr	r3, [r7, #4]
 1743 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 1744 0022 07E0     		b	.L54
 1745              	.L55:
 816:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 817:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 818:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 819:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 820:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 1746              		.loc 1 820 0
 1747 0024 7B68     		ldr	r3, [r7, #4]
 1748 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 1749 0028 9BB2     		uxth	r3, r3
 1750 002a 23F00103 		bic	r3, r3, #1
 1751 002e 9AB2     		uxth	r2, r3
 1752 0030 7B68     		ldr	r3, [r7, #4]
 1753 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 1754              	.L54:
 821:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 822:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1755              		.loc 1 822 0
 1756 0034 07F10C07 		add	r7, r7, #12
 1757 0038 BD46     		mov	sp, r7
 1758 003a 80BC     		pop	{r7}
 1759 003c 7047     		bx	lr
 1760              		.cfi_endproc
 1761              	.LFE42:
 1763 003e 00BF     		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1764              		.align	2
 1765              		.global	TIM_CtrlPWMOutputs
 1766              		.thumb
 1767              		.thumb_func
 1769              	TIM_CtrlPWMOutputs:
 1770              	.LFB43:
 823:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 824:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 825:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 826:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
 827:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 828:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 829:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 830:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 831:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 832:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1771              		.loc 1 832 0
 1772              		.cfi_startproc
 1773              		@ args = 0, pretend = 0, frame = 8
 1774              		@ frame_needed = 1, uses_anonymous_args = 0
 1775              		@ link register save eliminated.
 1776 0000 80B4     		push	{r7}
 1777              	.LCFI42:
 1778              		.cfi_def_cfa_offset 4
 1779              		.cfi_offset 7, -4
 1780 0002 83B0     		sub	sp, sp, #12
 1781              	.LCFI43:
 1782              		.cfi_def_cfa_offset 16
 1783 0004 00AF     		add	r7, sp, #0
 1784              	.LCFI44:
 1785              		.cfi_def_cfa_register 7
 1786 0006 7860     		str	r0, [r7, #4]
 1787 0008 0B46     		mov	r3, r1
 1788 000a FB70     		strb	r3, [r7, #3]
 833:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 834:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 835:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 836:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1789              		.loc 1 836 0
 1790 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 1791 000e 002B     		cmp	r3, #0
 1792 0010 0CD0     		beq	.L58
 837:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 838:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 839:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 1793              		.loc 1 839 0
 1794 0012 7B68     		ldr	r3, [r7, #4]
 1795 0014 B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 1796 0018 9BB2     		uxth	r3, r3
 1797 001a 6FEA4343 		mvn	r3, r3, lsl #17
 1798 001e 6FEA5343 		mvn	r3, r3, lsr #17
 1799 0022 9AB2     		uxth	r2, r3
 1800 0024 7B68     		ldr	r3, [r7, #4]
 1801 0026 A3F84420 		strh	r2, [r3, #68]	@ movhi
 1802 002a 0BE0     		b	.L57
 1803              	.L58:
 840:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 841:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 842:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 843:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 844:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 1804              		.loc 1 844 0
 1805 002c 7B68     		ldr	r3, [r7, #4]
 1806 002e B3F84430 		ldrh	r3, [r3, #68]	@ movhi
 1807 0032 9BB2     		uxth	r3, r3
 1808 0034 4FEA4343 		lsl	r3, r3, #17
 1809 0038 4FEA5343 		lsr	r3, r3, #17
 1810 003c 9AB2     		uxth	r2, r3
 1811 003e 7B68     		ldr	r3, [r7, #4]
 1812 0040 A3F84420 		strh	r2, [r3, #68]	@ movhi
 1813              	.L57:
 845:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }  
 846:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1814              		.loc 1 846 0
 1815 0044 07F10C07 		add	r7, r7, #12
 1816 0048 BD46     		mov	sp, r7
 1817 004a 80BC     		pop	{r7}
 1818 004c 7047     		bx	lr
 1819              		.cfi_endproc
 1820              	.LFE43:
 1822 004e 00BF     		.section	.text.TIM_ITConfig,"ax",%progbits
 1823              		.align	2
 1824              		.global	TIM_ITConfig
 1825              		.thumb
 1826              		.thumb_func
 1828              	TIM_ITConfig:
 1829              	.LFB44:
 847:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 848:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 849:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 850:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 851:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 852:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 853:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 854:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 855:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 856:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 857:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 858:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 859:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 860:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 861:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note 
 862:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt.
 863:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
 864:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
 865:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
 866:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
 867:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
 868:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 869:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 870:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 871:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 872:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 873:../StdPeripheralDriver/src/stm32f10x_tim.c **** {  
 1830              		.loc 1 873 0
 1831              		.cfi_startproc
 1832              		@ args = 0, pretend = 0, frame = 8
 1833              		@ frame_needed = 1, uses_anonymous_args = 0
 1834              		@ link register save eliminated.
 1835 0000 80B4     		push	{r7}
 1836              	.LCFI45:
 1837              		.cfi_def_cfa_offset 4
 1838              		.cfi_offset 7, -4
 1839 0002 83B0     		sub	sp, sp, #12
 1840              	.LCFI46:
 1841              		.cfi_def_cfa_offset 16
 1842 0004 00AF     		add	r7, sp, #0
 1843              	.LCFI47:
 1844              		.cfi_def_cfa_register 7
 1845 0006 7860     		str	r0, [r7, #4]
 1846 0008 1346     		mov	r3, r2
 1847 000a 0A46     		mov	r2, r1	@ movhi
 1848 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 1849 000e 7B70     		strb	r3, [r7, #1]
 874:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 875:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 876:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 877:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 878:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 879:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1850              		.loc 1 879 0
 1851 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1852 0012 002B     		cmp	r3, #0
 1853 0014 08D0     		beq	.L61
 880:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 881:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 882:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 1854              		.loc 1 882 0
 1855 0016 7B68     		ldr	r3, [r7, #4]
 1856 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1857 001a 9AB2     		uxth	r2, r3
 1858 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1859 001e 1343     		orrs	r3, r3, r2
 1860 0020 9AB2     		uxth	r2, r3
 1861 0022 7B68     		ldr	r3, [r7, #4]
 1862 0024 9A81     		strh	r2, [r3, #12]	@ movhi
 1863 0026 0AE0     		b	.L60
 1864              	.L61:
 883:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 884:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 885:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 886:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 887:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
 1865              		.loc 1 887 0
 1866 0028 7B68     		ldr	r3, [r7, #4]
 1867 002a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 1868 002c 9AB2     		uxth	r2, r3
 1869 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 1870 0030 6FEA0303 		mvn	r3, r3
 1871 0034 9BB2     		uxth	r3, r3
 1872 0036 1340     		ands	r3, r3, r2
 1873 0038 9AB2     		uxth	r2, r3
 1874 003a 7B68     		ldr	r3, [r7, #4]
 1875 003c 9A81     		strh	r2, [r3, #12]	@ movhi
 1876              	.L60:
 888:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 889:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1877              		.loc 1 889 0
 1878 003e 07F10C07 		add	r7, r7, #12
 1879 0042 BD46     		mov	sp, r7
 1880 0044 80BC     		pop	{r7}
 1881 0046 7047     		bx	lr
 1882              		.cfi_endproc
 1883              	.LFE44:
 1885              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 1886              		.align	2
 1887              		.global	TIM_GenerateEvent
 1888              		.thumb
 1889              		.thumb_func
 1891              	TIM_GenerateEvent:
 1892              	.LFB45:
 890:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 891:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 892:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 893:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 894:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 895:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 896:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 897:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 898:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 899:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 900:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 901:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 902:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 903:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 904:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note 
 905:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 906:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 907:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 908:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 909:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 910:../StdPeripheralDriver/src/stm32f10x_tim.c **** { 
 1893              		.loc 1 910 0
 1894              		.cfi_startproc
 1895              		@ args = 0, pretend = 0, frame = 8
 1896              		@ frame_needed = 1, uses_anonymous_args = 0
 1897              		@ link register save eliminated.
 1898 0000 80B4     		push	{r7}
 1899              	.LCFI48:
 1900              		.cfi_def_cfa_offset 4
 1901              		.cfi_offset 7, -4
 1902 0002 83B0     		sub	sp, sp, #12
 1903              	.LCFI49:
 1904              		.cfi_def_cfa_offset 16
 1905 0004 00AF     		add	r7, sp, #0
 1906              	.LCFI50:
 1907              		.cfi_def_cfa_register 7
 1908 0006 7860     		str	r0, [r7, #4]
 1909 0008 0B46     		mov	r3, r1
 1910 000a 7B80     		strh	r3, [r7, #2]	@ movhi
 911:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 912:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 913:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 914:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 915:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the event sources */
 916:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 1911              		.loc 1 916 0
 1912 000c 7B68     		ldr	r3, [r7, #4]
 1913 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1914 0010 9A82     		strh	r2, [r3, #20]	@ movhi
 917:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1915              		.loc 1 917 0
 1916 0012 07F10C07 		add	r7, r7, #12
 1917 0016 BD46     		mov	sp, r7
 1918 0018 80BC     		pop	{r7}
 1919 001a 7047     		bx	lr
 1920              		.cfi_endproc
 1921              	.LFE45:
 1923              		.section	.text.TIM_DMAConfig,"ax",%progbits
 1924              		.align	2
 1925              		.global	TIM_DMAConfig
 1926              		.thumb
 1927              		.thumb_func
 1929              	TIM_DMAConfig:
 1930              	.LFB46:
 918:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 919:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 920:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
 921:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
 922:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   the TIM peripheral.
 923:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 924:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 925:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 926:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *          TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 927:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *          TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 928:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *          TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 929:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *          TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 930:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *          TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 931:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *          TIM_DMABase_DCR.
 932:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 933:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one value between:
 934:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
 935:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 936:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 937:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 938:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 1931              		.loc 1 938 0
 1932              		.cfi_startproc
 1933              		@ args = 0, pretend = 0, frame = 8
 1934              		@ frame_needed = 1, uses_anonymous_args = 0
 1935              		@ link register save eliminated.
 1936 0000 80B4     		push	{r7}
 1937              	.LCFI51:
 1938              		.cfi_def_cfa_offset 4
 1939              		.cfi_offset 7, -4
 1940 0002 83B0     		sub	sp, sp, #12
 1941              	.LCFI52:
 1942              		.cfi_def_cfa_offset 16
 1943 0004 00AF     		add	r7, sp, #0
 1944              	.LCFI53:
 1945              		.cfi_def_cfa_register 7
 1946 0006 7860     		str	r0, [r7, #4]
 1947 0008 1346     		mov	r3, r2
 1948 000a 0A46     		mov	r2, r1	@ movhi
 1949 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 1950 000e 3B80     		strh	r3, [r7, #0]	@ movhi
 939:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 940:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
 941:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 942:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 943:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 944:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
 1951              		.loc 1 944 0
 1952 0010 7A88     		ldrh	r2, [r7, #2]	@ movhi
 1953 0012 3B88     		ldrh	r3, [r7, #0]	@ movhi
 1954 0014 1343     		orrs	r3, r3, r2
 1955 0016 9AB2     		uxth	r2, r3
 1956 0018 7B68     		ldr	r3, [r7, #4]
 1957 001a A3F84820 		strh	r2, [r3, #72]	@ movhi
 945:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 1958              		.loc 1 945 0
 1959 001e 07F10C07 		add	r7, r7, #12
 1960 0022 BD46     		mov	sp, r7
 1961 0024 80BC     		pop	{r7}
 1962 0026 7047     		bx	lr
 1963              		.cfi_endproc
 1964              	.LFE46:
 1966              		.section	.text.TIM_DMACmd,"ax",%progbits
 1967              		.align	2
 1968              		.global	TIM_DMACmd
 1969              		.thumb
 1970              		.thumb_func
 1972              	TIM_DMACmd:
 1973              	.LFB47:
 946:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 947:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 948:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
 949:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
 950:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   to select the TIM peripheral. 
 951:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 952:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 953:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 954:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 955:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 956:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 957:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 958:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 959:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 960:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 961:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 962:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 963:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 964:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 965:../StdPeripheralDriver/src/stm32f10x_tim.c **** { 
 1974              		.loc 1 965 0
 1975              		.cfi_startproc
 1976              		@ args = 0, pretend = 0, frame = 8
 1977              		@ frame_needed = 1, uses_anonymous_args = 0
 1978              		@ link register save eliminated.
 1979 0000 80B4     		push	{r7}
 1980              	.LCFI54:
 1981              		.cfi_def_cfa_offset 4
 1982              		.cfi_offset 7, -4
 1983 0002 83B0     		sub	sp, sp, #12
 1984              	.LCFI55:
 1985              		.cfi_def_cfa_offset 16
 1986 0004 00AF     		add	r7, sp, #0
 1987              	.LCFI56:
 1988              		.cfi_def_cfa_register 7
 1989 0006 7860     		str	r0, [r7, #4]
 1990 0008 1346     		mov	r3, r2
 1991 000a 0A46     		mov	r2, r1	@ movhi
 1992 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 1993 000e 7B70     		strb	r3, [r7, #1]
 966:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 967:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
 968:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 969:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 970:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
 971:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1994              		.loc 1 971 0
 1995 0010 7B78     		ldrb	r3, [r7, #1]	@ zero_extendqisi2
 1996 0012 002B     		cmp	r3, #0
 1997 0014 08D0     		beq	.L66
 972:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 973:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Enable the DMA sources */
 974:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 1998              		.loc 1 974 0
 1999 0016 7B68     		ldr	r3, [r7, #4]
 2000 0018 9B89     		ldrh	r3, [r3, #12]	@ movhi
 2001 001a 9AB2     		uxth	r2, r3
 2002 001c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2003 001e 1343     		orrs	r3, r3, r2
 2004 0020 9AB2     		uxth	r2, r3
 2005 0022 7B68     		ldr	r3, [r7, #4]
 2006 0024 9A81     		strh	r2, [r3, #12]	@ movhi
 2007 0026 0AE0     		b	.L65
 2008              	.L66:
 975:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 976:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
 977:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
 978:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Disable the DMA sources */
 979:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 2009              		.loc 1 979 0
 2010 0028 7B68     		ldr	r3, [r7, #4]
 2011 002a 9B89     		ldrh	r3, [r3, #12]	@ movhi
 2012 002c 9AB2     		uxth	r2, r3
 2013 002e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2014 0030 6FEA0303 		mvn	r3, r3
 2015 0034 9BB2     		uxth	r3, r3
 2016 0036 1340     		ands	r3, r3, r2
 2017 0038 9AB2     		uxth	r2, r3
 2018 003a 7B68     		ldr	r3, [r7, #4]
 2019 003c 9A81     		strh	r2, [r3, #12]	@ movhi
 2020              	.L65:
 980:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
 981:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2021              		.loc 1 981 0
 2022 003e 07F10C07 		add	r7, r7, #12
 2023 0042 BD46     		mov	sp, r7
 2024 0044 80BC     		pop	{r7}
 2025 0046 7047     		bx	lr
 2026              		.cfi_endproc
 2027              	.LFE47:
 2029              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 2030              		.align	2
 2031              		.global	TIM_InternalClockConfig
 2032              		.thumb
 2033              		.thumb_func
 2035              	TIM_InternalClockConfig:
 2036              	.LFB48:
 982:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 983:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 984:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx internal Clock
 985:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
 986:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         to select the TIM peripheral.
 987:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
 988:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
 989:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 990:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2037              		.loc 1 990 0
 2038              		.cfi_startproc
 2039              		@ args = 0, pretend = 0, frame = 8
 2040              		@ frame_needed = 1, uses_anonymous_args = 0
 2041              		@ link register save eliminated.
 2042 0000 80B4     		push	{r7}
 2043              	.LCFI57:
 2044              		.cfi_def_cfa_offset 4
 2045              		.cfi_offset 7, -4
 2046 0002 83B0     		sub	sp, sp, #12
 2047              	.LCFI58:
 2048              		.cfi_def_cfa_offset 16
 2049 0004 00AF     		add	r7, sp, #0
 2050              	.LCFI59:
 2051              		.cfi_def_cfa_register 7
 2052 0006 7860     		str	r0, [r7, #4]
 991:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
 992:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 993:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 994:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2053              		.loc 1 994 0
 2054 0008 7B68     		ldr	r3, [r7, #4]
 2055 000a 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2056 000c 9BB2     		uxth	r3, r3
 2057 000e 23F00703 		bic	r3, r3, #7
 2058 0012 9AB2     		uxth	r2, r3
 2059 0014 7B68     		ldr	r3, [r7, #4]
 2060 0016 1A81     		strh	r2, [r3, #8]	@ movhi
 995:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2061              		.loc 1 995 0
 2062 0018 07F10C07 		add	r7, r7, #12
 2063 001c BD46     		mov	sp, r7
 2064 001e 80BC     		pop	{r7}
 2065 0020 7047     		bx	lr
 2066              		.cfi_endproc
 2067              	.LFE48:
 2069 0022 00BF     		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 2070              		.align	2
 2071              		.global	TIM_ITRxExternalClockConfig
 2072              		.thumb
 2073              		.thumb_func
 2075              	TIM_ITRxExternalClockConfig:
 2076              	.LFB49:
 996:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
 997:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
 998:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
 999:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1000:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
1001:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1002:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
1003:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
1004:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
1005:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
1006:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1007:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1008:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1009:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2077              		.loc 1 1009 0
 2078              		.cfi_startproc
 2079              		@ args = 0, pretend = 0, frame = 8
 2080              		@ frame_needed = 1, uses_anonymous_args = 0
 2081 0000 80B5     		push	{r7, lr}
 2082              	.LCFI60:
 2083              		.cfi_def_cfa_offset 8
 2084              		.cfi_offset 7, -8
 2085              		.cfi_offset 14, -4
 2086 0002 82B0     		sub	sp, sp, #8
 2087              	.LCFI61:
 2088              		.cfi_def_cfa_offset 16
 2089 0004 00AF     		add	r7, sp, #0
 2090              	.LCFI62:
 2091              		.cfi_def_cfa_register 7
 2092 0006 7860     		str	r0, [r7, #4]
 2093 0008 0B46     		mov	r3, r1
 2094 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1010:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1011:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1012:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1013:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1014:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
 2095              		.loc 1 1014 0
 2096 000c 7B88     		ldrh	r3, [r7, #2]
 2097 000e 7868     		ldr	r0, [r7, #4]
 2098 0010 1946     		mov	r1, r3
 2099 0012 FFF7FEFF 		bl	TIM_SelectInputTrigger
1015:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1016:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 2100              		.loc 1 1016 0
 2101 0016 7B68     		ldr	r3, [r7, #4]
 2102 0018 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2103 001a 9BB2     		uxth	r3, r3
 2104 001c 43F00703 		orr	r3, r3, #7
 2105 0020 9AB2     		uxth	r2, r3
 2106 0022 7B68     		ldr	r3, [r7, #4]
 2107 0024 1A81     		strh	r2, [r3, #8]	@ movhi
1017:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2108              		.loc 1 1017 0
 2109 0026 07F10807 		add	r7, r7, #8
 2110 002a BD46     		mov	sp, r7
 2111 002c 80BD     		pop	{r7, pc}
 2112              		.cfi_endproc
 2113              	.LFE49:
 2115 002e 00BF     		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 2116              		.align	2
 2117              		.global	TIM_TIxExternalClockConfig
 2118              		.thumb
 2119              		.thumb_func
 2121              	TIM_TIxExternalClockConfig:
 2122              	.LFB50:
1018:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1019:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1020:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
1021:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1022:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
1023:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1024:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1025:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1026:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1027:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1028:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1029:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1030:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1031:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1032:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1033:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1034:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1035:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1036:../StdPeripheralDriver/src/stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1037:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2123              		.loc 1 1037 0
 2124              		.cfi_startproc
 2125              		@ args = 0, pretend = 0, frame = 16
 2126              		@ frame_needed = 1, uses_anonymous_args = 0
 2127 0000 80B5     		push	{r7, lr}
 2128              	.LCFI63:
 2129              		.cfi_def_cfa_offset 8
 2130              		.cfi_offset 7, -8
 2131              		.cfi_offset 14, -4
 2132 0002 84B0     		sub	sp, sp, #16
 2133              	.LCFI64:
 2134              		.cfi_def_cfa_offset 24
 2135 0004 00AF     		add	r7, sp, #0
 2136              	.LCFI65:
 2137              		.cfi_def_cfa_register 7
 2138 0006 F860     		str	r0, [r7, #12]
 2139 0008 7981     		strh	r1, [r7, #10]	@ movhi
 2140 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 2141 000c FB80     		strh	r3, [r7, #6]	@ movhi
1038:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1039:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1040:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1041:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1042:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1043:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1044:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
 2142              		.loc 1 1044 0
 2143 000e 7B89     		ldrh	r3, [r7, #10]
 2144 0010 602B     		cmp	r3, #96
 2145 0012 08D1     		bne	.L71
1045:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1046:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 2146              		.loc 1 1046 0
 2147 0014 3A89     		ldrh	r2, [r7, #8]
 2148 0016 FB88     		ldrh	r3, [r7, #6]
 2149 0018 F868     		ldr	r0, [r7, #12]
 2150 001a 1146     		mov	r1, r2
 2151 001c 4FF00102 		mov	r2, #1
 2152 0020 FFF7FEFF 		bl	TI2_Config
 2153 0024 07E0     		b	.L72
 2154              	.L71:
1047:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1048:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
1049:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1050:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
 2155              		.loc 1 1050 0
 2156 0026 3A89     		ldrh	r2, [r7, #8]
 2157 0028 FB88     		ldrh	r3, [r7, #6]
 2158 002a F868     		ldr	r0, [r7, #12]
 2159 002c 1146     		mov	r1, r2
 2160 002e 4FF00102 		mov	r2, #1
 2161 0032 FFF7FEFF 		bl	TI1_Config
 2162              	.L72:
1051:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1052:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Trigger source */
1053:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
 2163              		.loc 1 1053 0
 2164 0036 7B89     		ldrh	r3, [r7, #10]
 2165 0038 F868     		ldr	r0, [r7, #12]
 2166 003a 1946     		mov	r1, r3
 2167 003c FFF7FEFF 		bl	TIM_SelectInputTrigger
1054:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1055:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
 2168              		.loc 1 1055 0
 2169 0040 FB68     		ldr	r3, [r7, #12]
 2170 0042 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2171 0044 9BB2     		uxth	r3, r3
 2172 0046 43F00703 		orr	r3, r3, #7
 2173 004a 9AB2     		uxth	r2, r3
 2174 004c FB68     		ldr	r3, [r7, #12]
 2175 004e 1A81     		strh	r2, [r3, #8]	@ movhi
1056:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2176              		.loc 1 1056 0
 2177 0050 07F11007 		add	r7, r7, #16
 2178 0054 BD46     		mov	sp, r7
 2179 0056 80BD     		pop	{r7, pc}
 2180              		.cfi_endproc
 2181              	.LFE50:
 2183              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 2184              		.align	2
 2185              		.global	TIM_ETRClockMode1Config
 2186              		.thumb
 2187              		.thumb_func
 2189              	TIM_ETRClockMode1Config:
 2190              	.LFB51:
1057:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1058:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1059:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1060:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1061:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1062:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1063:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1064:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1065:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1066:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1067:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1068:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1069:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1070:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1071:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1072:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1073:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1074:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1075:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1076:../StdPeripheralDriver/src/stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1077:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2191              		.loc 1 1077 0
 2192              		.cfi_startproc
 2193              		@ args = 0, pretend = 0, frame = 24
 2194              		@ frame_needed = 1, uses_anonymous_args = 0
 2195 0000 80B5     		push	{r7, lr}
 2196              	.LCFI66:
 2197              		.cfi_def_cfa_offset 8
 2198              		.cfi_offset 7, -8
 2199              		.cfi_offset 14, -4
 2200 0002 86B0     		sub	sp, sp, #24
 2201              	.LCFI67:
 2202              		.cfi_def_cfa_offset 32
 2203 0004 00AF     		add	r7, sp, #0
 2204              	.LCFI68:
 2205              		.cfi_def_cfa_register 7
 2206 0006 F860     		str	r0, [r7, #12]
 2207 0008 7981     		strh	r1, [r7, #10]	@ movhi
 2208 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 2209 000c FB80     		strh	r3, [r7, #6]	@ movhi
1078:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2210              		.loc 1 1078 0
 2211 000e 4FF00003 		mov	r3, #0
 2212 0012 FB82     		strh	r3, [r7, #22]	@ movhi
1079:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1080:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1081:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1082:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1083:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1084:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1085:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 2213              		.loc 1 1085 0
 2214 0014 7989     		ldrh	r1, [r7, #10]
 2215 0016 3A89     		ldrh	r2, [r7, #8]
 2216 0018 FB88     		ldrh	r3, [r7, #6]
 2217 001a F868     		ldr	r0, [r7, #12]
 2218 001c FFF7FEFF 		bl	TIM_ETRConfig
1086:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1087:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1088:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2219              		.loc 1 1088 0
 2220 0020 FB68     		ldr	r3, [r7, #12]
 2221 0022 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2222 0024 FB82     		strh	r3, [r7, #22]	@ movhi
1089:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1090:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2223              		.loc 1 1090 0
 2224 0026 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2225 0028 23F00703 		bic	r3, r3, #7
 2226 002c FB82     		strh	r3, [r7, #22]	@ movhi
1091:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1092:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
 2227              		.loc 1 1092 0
 2228 002e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2229 0030 43F00703 		orr	r3, r3, #7
 2230 0034 FB82     		strh	r3, [r7, #22]	@ movhi
1093:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1094:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 2231              		.loc 1 1094 0
 2232 0036 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2233 0038 23F07003 		bic	r3, r3, #112
 2234 003c FB82     		strh	r3, [r7, #22]	@ movhi
1095:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 2235              		.loc 1 1095 0
 2236 003e FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2237 0040 43F07003 		orr	r3, r3, #112
 2238 0044 FB82     		strh	r3, [r7, #22]	@ movhi
1096:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1097:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2239              		.loc 1 1097 0
 2240 0046 FB68     		ldr	r3, [r7, #12]
 2241 0048 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2242 004a 1A81     		strh	r2, [r3, #8]	@ movhi
1098:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2243              		.loc 1 1098 0
 2244 004c 07F11807 		add	r7, r7, #24
 2245 0050 BD46     		mov	sp, r7
 2246 0052 80BD     		pop	{r7, pc}
 2247              		.cfi_endproc
 2248              	.LFE51:
 2250              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 2251              		.align	2
 2252              		.global	TIM_ETRClockMode2Config
 2253              		.thumb
 2254              		.thumb_func
 2256              	TIM_ETRClockMode2Config:
 2257              	.LFB52:
1099:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1100:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1101:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1102:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1103:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1104:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1105:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1106:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1107:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1108:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1109:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1110:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1111:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1112:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1113:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1114:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1115:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1116:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1117:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1118:../StdPeripheralDriver/src/stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1119:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2258              		.loc 1 1119 0
 2259              		.cfi_startproc
 2260              		@ args = 0, pretend = 0, frame = 16
 2261              		@ frame_needed = 1, uses_anonymous_args = 0
 2262 0000 80B5     		push	{r7, lr}
 2263              	.LCFI69:
 2264              		.cfi_def_cfa_offset 8
 2265              		.cfi_offset 7, -8
 2266              		.cfi_offset 14, -4
 2267 0002 84B0     		sub	sp, sp, #16
 2268              	.LCFI70:
 2269              		.cfi_def_cfa_offset 24
 2270 0004 00AF     		add	r7, sp, #0
 2271              	.LCFI71:
 2272              		.cfi_def_cfa_register 7
 2273 0006 F860     		str	r0, [r7, #12]
 2274 0008 7981     		strh	r1, [r7, #10]	@ movhi
 2275 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 2276 000c FB80     		strh	r3, [r7, #6]	@ movhi
1120:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1121:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1122:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1123:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1124:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1125:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1126:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
 2277              		.loc 1 1126 0
 2278 000e 7989     		ldrh	r1, [r7, #10]
 2279 0010 3A89     		ldrh	r2, [r7, #8]
 2280 0012 FB88     		ldrh	r3, [r7, #6]
 2281 0014 F868     		ldr	r0, [r7, #12]
 2282 0016 FFF7FEFF 		bl	TIM_ETRConfig
1127:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1128:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
 2283              		.loc 1 1128 0
 2284 001a FB68     		ldr	r3, [r7, #12]
 2285 001c 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2286 001e 9BB2     		uxth	r3, r3
 2287 0020 43F48043 		orr	r3, r3, #16384
 2288 0024 9AB2     		uxth	r2, r3
 2289 0026 FB68     		ldr	r3, [r7, #12]
 2290 0028 1A81     		strh	r2, [r3, #8]	@ movhi
1129:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2291              		.loc 1 1129 0
 2292 002a 07F11007 		add	r7, r7, #16
 2293 002e BD46     		mov	sp, r7
 2294 0030 80BD     		pop	{r7, pc}
 2295              		.cfi_endproc
 2296              	.LFE52:
 2298 0032 00BF     		.section	.text.TIM_ETRConfig,"ax",%progbits
 2299              		.align	2
 2300              		.global	TIM_ETRConfig
 2301              		.thumb
 2302              		.thumb_func
 2304              	TIM_ETRConfig:
 2305              	.LFB53:
1130:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1131:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1132:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1133:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1134:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1135:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1136:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1137:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1138:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1139:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1140:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1141:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1142:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1143:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1144:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1145:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1146:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1147:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1148:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1149:../StdPeripheralDriver/src/stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1150:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2306              		.loc 1 1150 0
 2307              		.cfi_startproc
 2308              		@ args = 0, pretend = 0, frame = 24
 2309              		@ frame_needed = 1, uses_anonymous_args = 0
 2310              		@ link register save eliminated.
 2311 0000 80B4     		push	{r7}
 2312              	.LCFI72:
 2313              		.cfi_def_cfa_offset 4
 2314              		.cfi_offset 7, -4
 2315 0002 87B0     		sub	sp, sp, #28
 2316              	.LCFI73:
 2317              		.cfi_def_cfa_offset 32
 2318 0004 00AF     		add	r7, sp, #0
 2319              	.LCFI74:
 2320              		.cfi_def_cfa_register 7
 2321 0006 F860     		str	r0, [r7, #12]
 2322 0008 7981     		strh	r1, [r7, #10]	@ movhi
 2323 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 2324 000c FB80     		strh	r3, [r7, #6]	@ movhi
1151:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2325              		.loc 1 1151 0
 2326 000e 4FF00003 		mov	r3, #0
 2327 0012 FB82     		strh	r3, [r7, #22]	@ movhi
1152:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1153:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1154:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1155:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1156:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1157:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2328              		.loc 1 1157 0
 2329 0014 FB68     		ldr	r3, [r7, #12]
 2330 0016 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2331 0018 FB82     		strh	r3, [r7, #22]	@ movhi
1158:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1159:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
 2332              		.loc 1 1159 0
 2333 001a FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2334 001c DBB2     		uxtb	r3, r3
 2335 001e FB82     		strh	r3, [r7, #22]	@ movhi
1160:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1161:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
 2336              		.loc 1 1161 0
 2337 0020 FB88     		ldrh	r3, [r7, #6]	@ movhi
 2338 0022 4FEA0323 		lsl	r3, r3, #8
 2339 0026 9AB2     		uxth	r2, r3
 2340 0028 3B89     		ldrh	r3, [r7, #8]	@ movhi
 2341 002a 1343     		orrs	r3, r3, r2
 2342 002c 9AB2     		uxth	r2, r3
 2343 002e 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2344 0030 1343     		orrs	r3, r3, r2
 2345 0032 9AB2     		uxth	r2, r3
 2346 0034 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2347 0036 1343     		orrs	r3, r3, r2
 2348 0038 FB82     		strh	r3, [r7, #22]	@ movhi
1162:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1163:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2349              		.loc 1 1163 0
 2350 003a FB68     		ldr	r3, [r7, #12]
 2351 003c FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2352 003e 1A81     		strh	r2, [r3, #8]	@ movhi
1164:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2353              		.loc 1 1164 0
 2354 0040 07F11C07 		add	r7, r7, #28
 2355 0044 BD46     		mov	sp, r7
 2356 0046 80BC     		pop	{r7}
 2357 0048 7047     		bx	lr
 2358              		.cfi_endproc
 2359              	.LFE53:
 2361 004a 00BF     		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 2362              		.align	2
 2363              		.global	TIM_PrescalerConfig
 2364              		.thumb
 2365              		.thumb_func
 2367              	TIM_PrescalerConfig:
 2368              	.LFB54:
1165:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1166:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1167:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1168:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
1169:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1170:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1171:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1172:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
1173:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
1174:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1175:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1176:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1177:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2369              		.loc 1 1177 0
 2370              		.cfi_startproc
 2371              		@ args = 0, pretend = 0, frame = 8
 2372              		@ frame_needed = 1, uses_anonymous_args = 0
 2373              		@ link register save eliminated.
 2374 0000 80B4     		push	{r7}
 2375              	.LCFI75:
 2376              		.cfi_def_cfa_offset 4
 2377              		.cfi_offset 7, -4
 2378 0002 83B0     		sub	sp, sp, #12
 2379              	.LCFI76:
 2380              		.cfi_def_cfa_offset 16
 2381 0004 00AF     		add	r7, sp, #0
 2382              	.LCFI77:
 2383              		.cfi_def_cfa_register 7
 2384 0006 7860     		str	r0, [r7, #4]
 2385 0008 1346     		mov	r3, r2
 2386 000a 0A46     		mov	r2, r1	@ movhi
 2387 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 2388 000e 3B80     		strh	r3, [r7, #0]	@ movhi
1178:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1179:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1180:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1181:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
1182:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
 2389              		.loc 1 1182 0
 2390 0010 7B68     		ldr	r3, [r7, #4]
 2391 0012 7A88     		ldrh	r2, [r7, #2]	@ movhi
 2392 0014 1A85     		strh	r2, [r3, #40]	@ movhi
1183:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1184:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
 2393              		.loc 1 1184 0
 2394 0016 7B68     		ldr	r3, [r7, #4]
 2395 0018 3A88     		ldrh	r2, [r7, #0]	@ movhi
 2396 001a 9A82     		strh	r2, [r3, #20]	@ movhi
1185:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2397              		.loc 1 1185 0
 2398 001c 07F10C07 		add	r7, r7, #12
 2399 0020 BD46     		mov	sp, r7
 2400 0022 80BC     		pop	{r7}
 2401 0024 7047     		bx	lr
 2402              		.cfi_endproc
 2403              	.LFE54:
 2405 0026 00BF     		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 2406              		.align	2
 2407              		.global	TIM_CounterModeConfig
 2408              		.thumb
 2409              		.thumb_func
 2411              	TIM_CounterModeConfig:
 2412              	.LFB55:
1186:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1187:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1188:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1189:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1190:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1191:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1192:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1193:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1194:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1195:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1196:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1197:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1198:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1199:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1200:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2413              		.loc 1 1200 0
 2414              		.cfi_startproc
 2415              		@ args = 0, pretend = 0, frame = 16
 2416              		@ frame_needed = 1, uses_anonymous_args = 0
 2417              		@ link register save eliminated.
 2418 0000 80B4     		push	{r7}
 2419              	.LCFI78:
 2420              		.cfi_def_cfa_offset 4
 2421              		.cfi_offset 7, -4
 2422 0002 85B0     		sub	sp, sp, #20
 2423              	.LCFI79:
 2424              		.cfi_def_cfa_offset 24
 2425 0004 00AF     		add	r7, sp, #0
 2426              	.LCFI80:
 2427              		.cfi_def_cfa_register 7
 2428 0006 7860     		str	r0, [r7, #4]
 2429 0008 0B46     		mov	r3, r1
 2430 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1201:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 2431              		.loc 1 1201 0
 2432 000c 4FF00003 		mov	r3, #0
 2433 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1202:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1203:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1204:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1205:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 2434              		.loc 1 1205 0
 2435 0012 7B68     		ldr	r3, [r7, #4]
 2436 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2437 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1206:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1207:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 2438              		.loc 1 1207 0
 2439 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2440 001a 23F07003 		bic	r3, r3, #112
 2441 001e FB81     		strh	r3, [r7, #14]	@ movhi
1208:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Counter Mode */
1209:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
 2442              		.loc 1 1209 0
 2443 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2444 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2445 0024 1343     		orrs	r3, r3, r2
 2446 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1210:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1211:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 2447              		.loc 1 1211 0
 2448 0028 7B68     		ldr	r3, [r7, #4]
 2449 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2450 002c 1A80     		strh	r2, [r3, #0]	@ movhi
1212:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2451              		.loc 1 1212 0
 2452 002e 07F11407 		add	r7, r7, #20
 2453 0032 BD46     		mov	sp, r7
 2454 0034 80BC     		pop	{r7}
 2455 0036 7047     		bx	lr
 2456              		.cfi_endproc
 2457              	.LFE55:
 2459              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 2460              		.align	2
 2461              		.global	TIM_SelectInputTrigger
 2462              		.thumb
 2463              		.thumb_func
 2465              	TIM_SelectInputTrigger:
 2466              	.LFB56:
1213:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1214:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1215:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1216:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1217:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1218:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1219:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1220:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1221:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1222:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1223:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1224:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1225:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1226:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1227:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1228:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1229:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1230:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2467              		.loc 1 1230 0
 2468              		.cfi_startproc
 2469              		@ args = 0, pretend = 0, frame = 16
 2470              		@ frame_needed = 1, uses_anonymous_args = 0
 2471              		@ link register save eliminated.
 2472 0000 80B4     		push	{r7}
 2473              	.LCFI81:
 2474              		.cfi_def_cfa_offset 4
 2475              		.cfi_offset 7, -4
 2476 0002 85B0     		sub	sp, sp, #20
 2477              	.LCFI82:
 2478              		.cfi_def_cfa_offset 24
 2479 0004 00AF     		add	r7, sp, #0
 2480              	.LCFI83:
 2481              		.cfi_def_cfa_register 7
 2482 0006 7860     		str	r0, [r7, #4]
 2483 0008 0B46     		mov	r3, r1
 2484 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1231:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2485              		.loc 1 1231 0
 2486 000c 4FF00003 		mov	r3, #0
 2487 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1232:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1233:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1234:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1235:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1236:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2488              		.loc 1 1236 0
 2489 0012 7B68     		ldr	r3, [r7, #4]
 2490 0014 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2491 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1237:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the TS Bits */
1238:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
 2492              		.loc 1 1238 0
 2493 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2494 001a 23F07003 		bic	r3, r3, #112
 2495 001e FB81     		strh	r3, [r7, #14]	@ movhi
1239:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1240:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
 2496              		.loc 1 1240 0
 2497 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2498 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2499 0024 1343     		orrs	r3, r3, r2
 2500 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1241:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1242:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2501              		.loc 1 1242 0
 2502 0028 7B68     		ldr	r3, [r7, #4]
 2503 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2504 002c 1A81     		strh	r2, [r3, #8]	@ movhi
1243:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2505              		.loc 1 1243 0
 2506 002e 07F11407 		add	r7, r7, #20
 2507 0032 BD46     		mov	sp, r7
 2508 0034 80BC     		pop	{r7}
 2509 0036 7047     		bx	lr
 2510              		.cfi_endproc
 2511              	.LFE56:
 2513              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 2514              		.align	2
 2515              		.global	TIM_EncoderInterfaceConfig
 2516              		.thumb
 2517              		.thumb_func
 2519              	TIM_EncoderInterfaceConfig:
 2520              	.LFB57:
1244:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1245:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1246:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1247:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1248:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1249:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1250:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1251:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1252:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1253:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *                                on the level of the other input.
1254:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1255:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1256:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1257:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1258:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1259:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1260:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1261:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1262:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1263:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1264:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1265:../StdPeripheralDriver/src/stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1266:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2521              		.loc 1 1266 0
 2522              		.cfi_startproc
 2523              		@ args = 0, pretend = 0, frame = 24
 2524              		@ frame_needed = 1, uses_anonymous_args = 0
 2525              		@ link register save eliminated.
 2526 0000 80B4     		push	{r7}
 2527              	.LCFI84:
 2528              		.cfi_def_cfa_offset 4
 2529              		.cfi_offset 7, -4
 2530 0002 87B0     		sub	sp, sp, #28
 2531              	.LCFI85:
 2532              		.cfi_def_cfa_offset 32
 2533 0004 00AF     		add	r7, sp, #0
 2534              	.LCFI86:
 2535              		.cfi_def_cfa_register 7
 2536 0006 F860     		str	r0, [r7, #12]
 2537 0008 7981     		strh	r1, [r7, #10]	@ movhi
 2538 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 2539 000c FB80     		strh	r3, [r7, #6]	@ movhi
1267:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2540              		.loc 1 1267 0
 2541 000e 4FF00003 		mov	r3, #0
 2542 0012 FB82     		strh	r3, [r7, #22]	@ movhi
1268:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2543              		.loc 1 1268 0
 2544 0014 4FF00003 		mov	r3, #0
 2545 0018 BB82     		strh	r3, [r7, #20]	@ movhi
1269:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2546              		.loc 1 1269 0
 2547 001a 4FF00003 		mov	r3, #0
 2548 001e 7B82     		strh	r3, [r7, #18]	@ movhi
1270:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
1271:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1272:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1273:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1274:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1275:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1276:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1277:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1278:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2549              		.loc 1 1278 0
 2550 0020 FB68     		ldr	r3, [r7, #12]
 2551 0022 1B89     		ldrh	r3, [r3, #8]	@ movhi
 2552 0024 FB82     		strh	r3, [r7, #22]	@ movhi
1279:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1280:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1281:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2553              		.loc 1 1281 0
 2554 0026 FB68     		ldr	r3, [r7, #12]
 2555 0028 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2556 002a BB82     		strh	r3, [r7, #20]	@ movhi
1282:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1283:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1284:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 2557              		.loc 1 1284 0
 2558 002c FB68     		ldr	r3, [r7, #12]
 2559 002e 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 2560 0030 7B82     		strh	r3, [r7, #18]	@ movhi
1285:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1286:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the encoder Mode */
1287:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 2561              		.loc 1 1287 0
 2562 0032 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 2563 0034 23F00703 		bic	r3, r3, #7
 2564 0038 FB82     		strh	r3, [r7, #22]	@ movhi
1288:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2565              		.loc 1 1288 0
 2566 003a FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2567 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 2568 003e 1343     		orrs	r3, r3, r2
 2569 0040 FB82     		strh	r3, [r7, #22]	@ movhi
1289:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1290:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1291:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
 2570              		.loc 1 1291 0
 2571 0042 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 2572 0044 23F44073 		bic	r3, r3, #768
 2573 0048 23F00303 		bic	r3, r3, #3
 2574 004c BB82     		strh	r3, [r7, #20]	@ movhi
1292:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2575              		.loc 1 1292 0
 2576 004e BB8A     		ldrh	r3, [r7, #20]	@ movhi
 2577 0050 43F48073 		orr	r3, r3, #256
 2578 0054 43F00103 		orr	r3, r3, #1
 2579 0058 BB82     		strh	r3, [r7, #20]	@ movhi
1293:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1294:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1295:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
 2580              		.loc 1 1295 0
 2581 005a 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2582 005c 23F02203 		bic	r3, r3, #34
 2583 0060 7B82     		strh	r3, [r7, #18]	@ movhi
1296:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 2584              		.loc 1 1296 0
 2585 0062 FB88     		ldrh	r3, [r7, #6]	@ movhi
 2586 0064 4FEA0313 		lsl	r3, r3, #4
 2587 0068 9AB2     		uxth	r2, r3
 2588 006a 3B89     		ldrh	r3, [r7, #8]	@ movhi
 2589 006c 1343     		orrs	r3, r3, r2
 2590 006e 9AB2     		uxth	r2, r3
 2591 0070 7B8A     		ldrh	r3, [r7, #18]	@ movhi
 2592 0072 1343     		orrs	r3, r3, r2
 2593 0074 7B82     		strh	r3, [r7, #18]	@ movhi
1297:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1298:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1299:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
 2594              		.loc 1 1299 0
 2595 0076 FB68     		ldr	r3, [r7, #12]
 2596 0078 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 2597 007a 1A81     		strh	r2, [r3, #8]	@ movhi
1300:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1301:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2598              		.loc 1 1301 0
 2599 007c FB68     		ldr	r3, [r7, #12]
 2600 007e BA8A     		ldrh	r2, [r7, #20]	@ movhi
 2601 0080 1A83     		strh	r2, [r3, #24]	@ movhi
1302:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1303:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 2602              		.loc 1 1303 0
 2603 0082 FB68     		ldr	r3, [r7, #12]
 2604 0084 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 2605 0086 1A84     		strh	r2, [r3, #32]	@ movhi
1304:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2606              		.loc 1 1304 0
 2607 0088 07F11C07 		add	r7, r7, #28
 2608 008c BD46     		mov	sp, r7
 2609 008e 80BC     		pop	{r7}
 2610 0090 7047     		bx	lr
 2611              		.cfi_endproc
 2612              	.LFE57:
 2614 0092 00BF     		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2615              		.align	2
 2616              		.global	TIM_ForcedOC1Config
 2617              		.thumb
 2618              		.thumb_func
 2620              	TIM_ForcedOC1Config:
 2621              	.LFB58:
1305:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1306:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1307:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1308:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1309:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1310:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1311:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1312:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1313:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1314:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1315:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1316:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2622              		.loc 1 1316 0
 2623              		.cfi_startproc
 2624              		@ args = 0, pretend = 0, frame = 16
 2625              		@ frame_needed = 1, uses_anonymous_args = 0
 2626              		@ link register save eliminated.
 2627 0000 80B4     		push	{r7}
 2628              	.LCFI87:
 2629              		.cfi_def_cfa_offset 4
 2630              		.cfi_offset 7, -4
 2631 0002 85B0     		sub	sp, sp, #20
 2632              	.LCFI88:
 2633              		.cfi_def_cfa_offset 24
 2634 0004 00AF     		add	r7, sp, #0
 2635              	.LCFI89:
 2636              		.cfi_def_cfa_register 7
 2637 0006 7860     		str	r0, [r7, #4]
 2638 0008 0B46     		mov	r3, r1
 2639 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1317:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2640              		.loc 1 1317 0
 2641 000c 4FF00003 		mov	r3, #0
 2642 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1318:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1319:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1320:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1321:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2643              		.loc 1 1321 0
 2644 0012 7B68     		ldr	r3, [r7, #4]
 2645 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2646 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1322:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1323:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
 2647              		.loc 1 1323 0
 2648 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2649 001a 23F07003 		bic	r3, r3, #112
 2650 001e FB81     		strh	r3, [r7, #14]	@ movhi
1324:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1325:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
 2651              		.loc 1 1325 0
 2652 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2653 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2654 0024 1343     		orrs	r3, r3, r2
 2655 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1326:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1327:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2656              		.loc 1 1327 0
 2657 0028 7B68     		ldr	r3, [r7, #4]
 2658 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2659 002c 1A83     		strh	r2, [r3, #24]	@ movhi
1328:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2660              		.loc 1 1328 0
 2661 002e 07F11407 		add	r7, r7, #20
 2662 0032 BD46     		mov	sp, r7
 2663 0034 80BC     		pop	{r7}
 2664 0036 7047     		bx	lr
 2665              		.cfi_endproc
 2666              	.LFE58:
 2668              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2669              		.align	2
 2670              		.global	TIM_ForcedOC2Config
 2671              		.thumb
 2672              		.thumb_func
 2674              	TIM_ForcedOC2Config:
 2675              	.LFB59:
1329:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1330:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1331:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1332:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1333:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1334:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1335:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1336:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1337:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1338:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1339:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1340:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2676              		.loc 1 1340 0
 2677              		.cfi_startproc
 2678              		@ args = 0, pretend = 0, frame = 16
 2679              		@ frame_needed = 1, uses_anonymous_args = 0
 2680              		@ link register save eliminated.
 2681 0000 80B4     		push	{r7}
 2682              	.LCFI90:
 2683              		.cfi_def_cfa_offset 4
 2684              		.cfi_offset 7, -4
 2685 0002 85B0     		sub	sp, sp, #20
 2686              	.LCFI91:
 2687              		.cfi_def_cfa_offset 24
 2688 0004 00AF     		add	r7, sp, #0
 2689              	.LCFI92:
 2690              		.cfi_def_cfa_register 7
 2691 0006 7860     		str	r0, [r7, #4]
 2692 0008 0B46     		mov	r3, r1
 2693 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1341:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2694              		.loc 1 1341 0
 2695 000c 4FF00003 		mov	r3, #0
 2696 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1342:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1343:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1344:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1345:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2697              		.loc 1 1345 0
 2698 0012 7B68     		ldr	r3, [r7, #4]
 2699 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 2700 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1346:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1347:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
 2701              		.loc 1 1347 0
 2702 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2703 001a 23F4E043 		bic	r3, r3, #28672
 2704 001e FB81     		strh	r3, [r7, #14]	@ movhi
1348:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1349:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
 2705              		.loc 1 1349 0
 2706 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2707 0022 4FEA0323 		lsl	r3, r3, #8
 2708 0026 9AB2     		uxth	r2, r3
 2709 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2710 002a 1343     		orrs	r3, r3, r2
 2711 002c FB81     		strh	r3, [r7, #14]	@ movhi
1350:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1351:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 2712              		.loc 1 1351 0
 2713 002e 7B68     		ldr	r3, [r7, #4]
 2714 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2715 0032 1A83     		strh	r2, [r3, #24]	@ movhi
1352:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2716              		.loc 1 1352 0
 2717 0034 07F11407 		add	r7, r7, #20
 2718 0038 BD46     		mov	sp, r7
 2719 003a 80BC     		pop	{r7}
 2720 003c 7047     		bx	lr
 2721              		.cfi_endproc
 2722              	.LFE59:
 2724 003e 00BF     		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2725              		.align	2
 2726              		.global	TIM_ForcedOC3Config
 2727              		.thumb
 2728              		.thumb_func
 2730              	TIM_ForcedOC3Config:
 2731              	.LFB60:
1353:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1354:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1355:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1356:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1357:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1358:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1359:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1360:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1361:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1362:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1363:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1364:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2732              		.loc 1 1364 0
 2733              		.cfi_startproc
 2734              		@ args = 0, pretend = 0, frame = 16
 2735              		@ frame_needed = 1, uses_anonymous_args = 0
 2736              		@ link register save eliminated.
 2737 0000 80B4     		push	{r7}
 2738              	.LCFI93:
 2739              		.cfi_def_cfa_offset 4
 2740              		.cfi_offset 7, -4
 2741 0002 85B0     		sub	sp, sp, #20
 2742              	.LCFI94:
 2743              		.cfi_def_cfa_offset 24
 2744 0004 00AF     		add	r7, sp, #0
 2745              	.LCFI95:
 2746              		.cfi_def_cfa_register 7
 2747 0006 7860     		str	r0, [r7, #4]
 2748 0008 0B46     		mov	r3, r1
 2749 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1365:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2750              		.loc 1 1365 0
 2751 000c 4FF00003 		mov	r3, #0
 2752 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1366:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1367:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1368:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1369:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2753              		.loc 1 1369 0
 2754 0012 7B68     		ldr	r3, [r7, #4]
 2755 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2756 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1370:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1371:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
 2757              		.loc 1 1371 0
 2758 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2759 001a 23F07003 		bic	r3, r3, #112
 2760 001e FB81     		strh	r3, [r7, #14]	@ movhi
1372:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1373:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
 2761              		.loc 1 1373 0
 2762 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2763 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2764 0024 1343     		orrs	r3, r3, r2
 2765 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1374:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1375:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2766              		.loc 1 1375 0
 2767 0028 7B68     		ldr	r3, [r7, #4]
 2768 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 2769 002c 9A83     		strh	r2, [r3, #28]	@ movhi
1376:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2770              		.loc 1 1376 0
 2771 002e 07F11407 		add	r7, r7, #20
 2772 0032 BD46     		mov	sp, r7
 2773 0034 80BC     		pop	{r7}
 2774 0036 7047     		bx	lr
 2775              		.cfi_endproc
 2776              	.LFE60:
 2778              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2779              		.align	2
 2780              		.global	TIM_ForcedOC4Config
 2781              		.thumb
 2782              		.thumb_func
 2784              	TIM_ForcedOC4Config:
 2785              	.LFB61:
1377:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1378:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1379:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1380:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1381:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1382:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1383:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1384:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1385:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1386:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1387:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1388:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2786              		.loc 1 1388 0
 2787              		.cfi_startproc
 2788              		@ args = 0, pretend = 0, frame = 16
 2789              		@ frame_needed = 1, uses_anonymous_args = 0
 2790              		@ link register save eliminated.
 2791 0000 80B4     		push	{r7}
 2792              	.LCFI96:
 2793              		.cfi_def_cfa_offset 4
 2794              		.cfi_offset 7, -4
 2795 0002 85B0     		sub	sp, sp, #20
 2796              	.LCFI97:
 2797              		.cfi_def_cfa_offset 24
 2798 0004 00AF     		add	r7, sp, #0
 2799              	.LCFI98:
 2800              		.cfi_def_cfa_register 7
 2801 0006 7860     		str	r0, [r7, #4]
 2802 0008 0B46     		mov	r3, r1
 2803 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1389:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2804              		.loc 1 1389 0
 2805 000c 4FF00003 		mov	r3, #0
 2806 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1390:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1391:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1392:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1393:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2807              		.loc 1 1393 0
 2808 0012 7B68     		ldr	r3, [r7, #4]
 2809 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 2810 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1394:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1395:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
 2811              		.loc 1 1395 0
 2812 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2813 001a 23F4E043 		bic	r3, r3, #28672
 2814 001e FB81     		strh	r3, [r7, #14]	@ movhi
1396:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1397:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
 2815              		.loc 1 1397 0
 2816 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 2817 0022 4FEA0323 		lsl	r3, r3, #8
 2818 0026 9AB2     		uxth	r2, r3
 2819 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 2820 002a 1343     		orrs	r3, r3, r2
 2821 002c FB81     		strh	r3, [r7, #14]	@ movhi
1398:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1399:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 2822              		.loc 1 1399 0
 2823 002e 7B68     		ldr	r3, [r7, #4]
 2824 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 2825 0032 9A83     		strh	r2, [r3, #28]	@ movhi
1400:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2826              		.loc 1 1400 0
 2827 0034 07F11407 		add	r7, r7, #20
 2828 0038 BD46     		mov	sp, r7
 2829 003a 80BC     		pop	{r7}
 2830 003c 7047     		bx	lr
 2831              		.cfi_endproc
 2832              	.LFE61:
 2834 003e 00BF     		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 2835              		.align	2
 2836              		.global	TIM_ARRPreloadConfig
 2837              		.thumb
 2838              		.thumb_func
 2840              	TIM_ARRPreloadConfig:
 2841              	.LFB62:
1401:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1402:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1403:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1404:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
1405:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1406:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1407:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1408:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1409:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1410:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2842              		.loc 1 1410 0
 2843              		.cfi_startproc
 2844              		@ args = 0, pretend = 0, frame = 8
 2845              		@ frame_needed = 1, uses_anonymous_args = 0
 2846              		@ link register save eliminated.
 2847 0000 80B4     		push	{r7}
 2848              	.LCFI99:
 2849              		.cfi_def_cfa_offset 4
 2850              		.cfi_offset 7, -4
 2851 0002 83B0     		sub	sp, sp, #12
 2852              	.LCFI100:
 2853              		.cfi_def_cfa_offset 16
 2854 0004 00AF     		add	r7, sp, #0
 2855              	.LCFI101:
 2856              		.cfi_def_cfa_register 7
 2857 0006 7860     		str	r0, [r7, #4]
 2858 0008 0B46     		mov	r3, r1
 2859 000a FB70     		strb	r3, [r7, #3]
1411:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1412:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1413:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2860              		.loc 1 1414 0
 2861 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2862 000e 002B     		cmp	r3, #0
 2863 0010 08D0     		beq	.L85
1415:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1416:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1417:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
 2864              		.loc 1 1417 0
 2865 0012 7B68     		ldr	r3, [r7, #4]
 2866 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2867 0016 9BB2     		uxth	r3, r3
 2868 0018 43F08003 		orr	r3, r3, #128
 2869 001c 9AB2     		uxth	r2, r3
 2870 001e 7B68     		ldr	r3, [r7, #4]
 2871 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 2872 0022 07E0     		b	.L84
 2873              	.L85:
1418:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1419:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
1420:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1421:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1422:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
 2874              		.loc 1 1422 0
 2875 0024 7B68     		ldr	r3, [r7, #4]
 2876 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 2877 0028 9BB2     		uxth	r3, r3
 2878 002a 23F08003 		bic	r3, r3, #128
 2879 002e 9AB2     		uxth	r2, r3
 2880 0030 7B68     		ldr	r3, [r7, #4]
 2881 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 2882              	.L84:
1423:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1424:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2883              		.loc 1 1424 0
 2884 0034 07F10C07 		add	r7, r7, #12
 2885 0038 BD46     		mov	sp, r7
 2886 003a 80BC     		pop	{r7}
 2887 003c 7047     		bx	lr
 2888              		.cfi_endproc
 2889              	.LFE62:
 2891 003e 00BF     		.section	.text.TIM_SelectCOM,"ax",%progbits
 2892              		.align	2
 2893              		.global	TIM_SelectCOM
 2894              		.thumb
 2895              		.thumb_func
 2897              	TIM_SelectCOM:
 2898              	.LFB63:
1425:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1426:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1427:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1428:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
1429:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1430:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1431:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1432:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1433:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1434:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2899              		.loc 1 1434 0
 2900              		.cfi_startproc
 2901              		@ args = 0, pretend = 0, frame = 8
 2902              		@ frame_needed = 1, uses_anonymous_args = 0
 2903              		@ link register save eliminated.
 2904 0000 80B4     		push	{r7}
 2905              	.LCFI102:
 2906              		.cfi_def_cfa_offset 4
 2907              		.cfi_offset 7, -4
 2908 0002 83B0     		sub	sp, sp, #12
 2909              	.LCFI103:
 2910              		.cfi_def_cfa_offset 16
 2911 0004 00AF     		add	r7, sp, #0
 2912              	.LCFI104:
 2913              		.cfi_def_cfa_register 7
 2914 0006 7860     		str	r0, [r7, #4]
 2915 0008 0B46     		mov	r3, r1
 2916 000a FB70     		strb	r3, [r7, #3]
1435:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1436:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1437:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1438:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2917              		.loc 1 1438 0
 2918 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2919 000e 002B     		cmp	r3, #0
 2920 0010 08D0     		beq	.L88
1439:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1440:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the COM Bit */
1441:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
 2921              		.loc 1 1441 0
 2922 0012 7B68     		ldr	r3, [r7, #4]
 2923 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2924 0016 9BB2     		uxth	r3, r3
 2925 0018 43F00403 		orr	r3, r3, #4
 2926 001c 9AB2     		uxth	r2, r3
 2927 001e 7B68     		ldr	r3, [r7, #4]
 2928 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 2929 0022 07E0     		b	.L87
 2930              	.L88:
1442:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1443:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
1444:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1445:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the COM Bit */
1446:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
 2931              		.loc 1 1446 0
 2932 0024 7B68     		ldr	r3, [r7, #4]
 2933 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2934 0028 9BB2     		uxth	r3, r3
 2935 002a 23F00403 		bic	r3, r3, #4
 2936 002e 9AB2     		uxth	r2, r3
 2937 0030 7B68     		ldr	r3, [r7, #4]
 2938 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 2939              	.L87:
1447:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1448:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2940              		.loc 1 1448 0
 2941 0034 07F10C07 		add	r7, r7, #12
 2942 0038 BD46     		mov	sp, r7
 2943 003a 80BC     		pop	{r7}
 2944 003c 7047     		bx	lr
 2945              		.cfi_endproc
 2946              	.LFE63:
 2948 003e 00BF     		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 2949              		.align	2
 2950              		.global	TIM_SelectCCDMA
 2951              		.thumb
 2952              		.thumb_func
 2954              	TIM_SelectCCDMA:
 2955              	.LFB64:
1449:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1450:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1451:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1452:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
1453:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1454:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1455:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1456:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1457:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1458:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1459:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 2956              		.loc 1 1459 0
 2957              		.cfi_startproc
 2958              		@ args = 0, pretend = 0, frame = 8
 2959              		@ frame_needed = 1, uses_anonymous_args = 0
 2960              		@ link register save eliminated.
 2961 0000 80B4     		push	{r7}
 2962              	.LCFI105:
 2963              		.cfi_def_cfa_offset 4
 2964              		.cfi_offset 7, -4
 2965 0002 83B0     		sub	sp, sp, #12
 2966              	.LCFI106:
 2967              		.cfi_def_cfa_offset 16
 2968 0004 00AF     		add	r7, sp, #0
 2969              	.LCFI107:
 2970              		.cfi_def_cfa_register 7
 2971 0006 7860     		str	r0, [r7, #4]
 2972 0008 0B46     		mov	r3, r1
 2973 000a FB70     		strb	r3, [r7, #3]
1460:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1461:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1462:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1463:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2974              		.loc 1 1463 0
 2975 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 2976 000e 002B     		cmp	r3, #0
 2977 0010 08D0     		beq	.L91
1464:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1465:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1466:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
 2978              		.loc 1 1466 0
 2979 0012 7B68     		ldr	r3, [r7, #4]
 2980 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2981 0016 9BB2     		uxth	r3, r3
 2982 0018 43F00803 		orr	r3, r3, #8
 2983 001c 9AB2     		uxth	r2, r3
 2984 001e 7B68     		ldr	r3, [r7, #4]
 2985 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 2986 0022 07E0     		b	.L90
 2987              	.L91:
1467:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1468:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
1469:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1470:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1471:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
 2988              		.loc 1 1471 0
 2989 0024 7B68     		ldr	r3, [r7, #4]
 2990 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 2991 0028 9BB2     		uxth	r3, r3
 2992 002a 23F00803 		bic	r3, r3, #8
 2993 002e 9AB2     		uxth	r2, r3
 2994 0030 7B68     		ldr	r3, [r7, #4]
 2995 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 2996              	.L90:
1472:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1473:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 2997              		.loc 1 1473 0
 2998 0034 07F10C07 		add	r7, r7, #12
 2999 0038 BD46     		mov	sp, r7
 3000 003a 80BC     		pop	{r7}
 3001 003c 7047     		bx	lr
 3002              		.cfi_endproc
 3003              	.LFE64:
 3005 003e 00BF     		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 3006              		.align	2
 3007              		.global	TIM_CCPreloadControl
 3008              		.thumb
 3009              		.thumb_func
 3011              	TIM_CCPreloadControl:
 3012              	.LFB65:
1474:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1475:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1476:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1477:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
1478:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         to select the TIMx peripheral
1479:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1480:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1481:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1482:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1483:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1484:../StdPeripheralDriver/src/stm32f10x_tim.c **** { 
 3013              		.loc 1 1484 0
 3014              		.cfi_startproc
 3015              		@ args = 0, pretend = 0, frame = 8
 3016              		@ frame_needed = 1, uses_anonymous_args = 0
 3017              		@ link register save eliminated.
 3018 0000 80B4     		push	{r7}
 3019              	.LCFI108:
 3020              		.cfi_def_cfa_offset 4
 3021              		.cfi_offset 7, -4
 3022 0002 83B0     		sub	sp, sp, #12
 3023              	.LCFI109:
 3024              		.cfi_def_cfa_offset 16
 3025 0004 00AF     		add	r7, sp, #0
 3026              	.LCFI110:
 3027              		.cfi_def_cfa_register 7
 3028 0006 7860     		str	r0, [r7, #4]
 3029 0008 0B46     		mov	r3, r1
 3030 000a FB70     		strb	r3, [r7, #3]
1485:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1486:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1487:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1488:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 3031              		.loc 1 1488 0
 3032 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 3033 000e 002B     		cmp	r3, #0
 3034 0010 08D0     		beq	.L94
1489:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1490:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1491:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
 3035              		.loc 1 1491 0
 3036 0012 7B68     		ldr	r3, [r7, #4]
 3037 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3038 0016 9BB2     		uxth	r3, r3
 3039 0018 43F00103 		orr	r3, r3, #1
 3040 001c 9AB2     		uxth	r2, r3
 3041 001e 7B68     		ldr	r3, [r7, #4]
 3042 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 3043 0022 07E0     		b	.L93
 3044              	.L94:
1492:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1493:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
1494:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
1495:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1496:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
 3045              		.loc 1 1496 0
 3046 0024 7B68     		ldr	r3, [r7, #4]
 3047 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 3048 0028 9BB2     		uxth	r3, r3
 3049 002a 23F00103 		bic	r3, r3, #1
 3050 002e 9AB2     		uxth	r2, r3
 3051 0030 7B68     		ldr	r3, [r7, #4]
 3052 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 3053              	.L93:
1497:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
1498:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3054              		.loc 1 1498 0
 3055 0034 07F10C07 		add	r7, r7, #12
 3056 0038 BD46     		mov	sp, r7
 3057 003a 80BC     		pop	{r7}
 3058 003c 7047     		bx	lr
 3059              		.cfi_endproc
 3060              	.LFE65:
 3062 003e 00BF     		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 3063              		.align	2
 3064              		.global	TIM_OC1PreloadConfig
 3065              		.thumb
 3066              		.thumb_func
 3068              	TIM_OC1PreloadConfig:
 3069              	.LFB66:
1499:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1500:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1501:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1502:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1503:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1504:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1505:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1506:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1507:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1508:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1509:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1510:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3070              		.loc 1 1510 0
 3071              		.cfi_startproc
 3072              		@ args = 0, pretend = 0, frame = 16
 3073              		@ frame_needed = 1, uses_anonymous_args = 0
 3074              		@ link register save eliminated.
 3075 0000 80B4     		push	{r7}
 3076              	.LCFI111:
 3077              		.cfi_def_cfa_offset 4
 3078              		.cfi_offset 7, -4
 3079 0002 85B0     		sub	sp, sp, #20
 3080              	.LCFI112:
 3081              		.cfi_def_cfa_offset 24
 3082 0004 00AF     		add	r7, sp, #0
 3083              	.LCFI113:
 3084              		.cfi_def_cfa_register 7
 3085 0006 7860     		str	r0, [r7, #4]
 3086 0008 0B46     		mov	r3, r1
 3087 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1511:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3088              		.loc 1 1511 0
 3089 000c 4FF00003 		mov	r3, #0
 3090 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1512:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1513:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1514:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1515:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3091              		.loc 1 1515 0
 3092 0012 7B68     		ldr	r3, [r7, #4]
 3093 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3094 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1516:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1517:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
 3095              		.loc 1 1517 0
 3096 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3097 001a 23F00803 		bic	r3, r3, #8
 3098 001e FB81     		strh	r3, [r7, #14]	@ movhi
1518:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1519:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
 3099              		.loc 1 1519 0
 3100 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3101 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3102 0024 1343     		orrs	r3, r3, r2
 3103 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1520:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1521:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3104              		.loc 1 1521 0
 3105 0028 7B68     		ldr	r3, [r7, #4]
 3106 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3107 002c 1A83     		strh	r2, [r3, #24]	@ movhi
1522:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3108              		.loc 1 1522 0
 3109 002e 07F11407 		add	r7, r7, #20
 3110 0032 BD46     		mov	sp, r7
 3111 0034 80BC     		pop	{r7}
 3112 0036 7047     		bx	lr
 3113              		.cfi_endproc
 3114              	.LFE66:
 3116              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 3117              		.align	2
 3118              		.global	TIM_OC2PreloadConfig
 3119              		.thumb
 3120              		.thumb_func
 3122              	TIM_OC2PreloadConfig:
 3123              	.LFB67:
1523:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1524:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1525:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1526:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1527:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1528:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1529:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1530:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1531:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1532:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1533:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1534:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1535:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3124              		.loc 1 1535 0
 3125              		.cfi_startproc
 3126              		@ args = 0, pretend = 0, frame = 16
 3127              		@ frame_needed = 1, uses_anonymous_args = 0
 3128              		@ link register save eliminated.
 3129 0000 80B4     		push	{r7}
 3130              	.LCFI114:
 3131              		.cfi_def_cfa_offset 4
 3132              		.cfi_offset 7, -4
 3133 0002 85B0     		sub	sp, sp, #20
 3134              	.LCFI115:
 3135              		.cfi_def_cfa_offset 24
 3136 0004 00AF     		add	r7, sp, #0
 3137              	.LCFI116:
 3138              		.cfi_def_cfa_register 7
 3139 0006 7860     		str	r0, [r7, #4]
 3140 0008 0B46     		mov	r3, r1
 3141 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1536:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3142              		.loc 1 1536 0
 3143 000c 4FF00003 		mov	r3, #0
 3144 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1537:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1538:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1539:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1540:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3145              		.loc 1 1540 0
 3146 0012 7B68     		ldr	r3, [r7, #4]
 3147 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3148 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1541:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1542:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
 3149              		.loc 1 1542 0
 3150 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3151 001a 23F40063 		bic	r3, r3, #2048
 3152 001e FB81     		strh	r3, [r7, #14]	@ movhi
1543:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1544:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
 3153              		.loc 1 1544 0
 3154 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3155 0022 4FEA0323 		lsl	r3, r3, #8
 3156 0026 9AB2     		uxth	r2, r3
 3157 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3158 002a 1343     		orrs	r3, r3, r2
 3159 002c FB81     		strh	r3, [r7, #14]	@ movhi
1545:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1546:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3160              		.loc 1 1546 0
 3161 002e 7B68     		ldr	r3, [r7, #4]
 3162 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3163 0032 1A83     		strh	r2, [r3, #24]	@ movhi
1547:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3164              		.loc 1 1547 0
 3165 0034 07F11407 		add	r7, r7, #20
 3166 0038 BD46     		mov	sp, r7
 3167 003a 80BC     		pop	{r7}
 3168 003c 7047     		bx	lr
 3169              		.cfi_endproc
 3170              	.LFE67:
 3172 003e 00BF     		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 3173              		.align	2
 3174              		.global	TIM_OC3PreloadConfig
 3175              		.thumb
 3176              		.thumb_func
 3178              	TIM_OC3PreloadConfig:
 3179              	.LFB68:
1548:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1549:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1550:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1551:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1552:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1553:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1554:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1555:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1556:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1557:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1558:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1559:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3180              		.loc 1 1559 0
 3181              		.cfi_startproc
 3182              		@ args = 0, pretend = 0, frame = 16
 3183              		@ frame_needed = 1, uses_anonymous_args = 0
 3184              		@ link register save eliminated.
 3185 0000 80B4     		push	{r7}
 3186              	.LCFI117:
 3187              		.cfi_def_cfa_offset 4
 3188              		.cfi_offset 7, -4
 3189 0002 85B0     		sub	sp, sp, #20
 3190              	.LCFI118:
 3191              		.cfi_def_cfa_offset 24
 3192 0004 00AF     		add	r7, sp, #0
 3193              	.LCFI119:
 3194              		.cfi_def_cfa_register 7
 3195 0006 7860     		str	r0, [r7, #4]
 3196 0008 0B46     		mov	r3, r1
 3197 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1560:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3198              		.loc 1 1560 0
 3199 000c 4FF00003 		mov	r3, #0
 3200 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1561:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1562:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1564:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3201              		.loc 1 1564 0
 3202 0012 7B68     		ldr	r3, [r7, #4]
 3203 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3204 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1565:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1566:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
 3205              		.loc 1 1566 0
 3206 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3207 001a 23F00803 		bic	r3, r3, #8
 3208 001e FB81     		strh	r3, [r7, #14]	@ movhi
1567:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1568:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
 3209              		.loc 1 1568 0
 3210 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3211 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3212 0024 1343     		orrs	r3, r3, r2
 3213 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1569:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1570:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3214              		.loc 1 1570 0
 3215 0028 7B68     		ldr	r3, [r7, #4]
 3216 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3217 002c 9A83     		strh	r2, [r3, #28]	@ movhi
1571:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3218              		.loc 1 1571 0
 3219 002e 07F11407 		add	r7, r7, #20
 3220 0032 BD46     		mov	sp, r7
 3221 0034 80BC     		pop	{r7}
 3222 0036 7047     		bx	lr
 3223              		.cfi_endproc
 3224              	.LFE68:
 3226              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 3227              		.align	2
 3228              		.global	TIM_OC4PreloadConfig
 3229              		.thumb
 3230              		.thumb_func
 3232              	TIM_OC4PreloadConfig:
 3233              	.LFB69:
1572:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1573:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1574:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1575:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1576:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1577:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1578:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1579:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1580:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1581:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1582:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1583:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3234              		.loc 1 1583 0
 3235              		.cfi_startproc
 3236              		@ args = 0, pretend = 0, frame = 16
 3237              		@ frame_needed = 1, uses_anonymous_args = 0
 3238              		@ link register save eliminated.
 3239 0000 80B4     		push	{r7}
 3240              	.LCFI120:
 3241              		.cfi_def_cfa_offset 4
 3242              		.cfi_offset 7, -4
 3243 0002 85B0     		sub	sp, sp, #20
 3244              	.LCFI121:
 3245              		.cfi_def_cfa_offset 24
 3246 0004 00AF     		add	r7, sp, #0
 3247              	.LCFI122:
 3248              		.cfi_def_cfa_register 7
 3249 0006 7860     		str	r0, [r7, #4]
 3250 0008 0B46     		mov	r3, r1
 3251 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1584:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3252              		.loc 1 1584 0
 3253 000c 4FF00003 		mov	r3, #0
 3254 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1585:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1586:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1587:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1588:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3255              		.loc 1 1588 0
 3256 0012 7B68     		ldr	r3, [r7, #4]
 3257 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3258 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1589:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1590:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
 3259              		.loc 1 1590 0
 3260 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3261 001a 23F40063 		bic	r3, r3, #2048
 3262 001e FB81     		strh	r3, [r7, #14]	@ movhi
1591:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1592:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
 3263              		.loc 1 1592 0
 3264 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3265 0022 4FEA0323 		lsl	r3, r3, #8
 3266 0026 9AB2     		uxth	r2, r3
 3267 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3268 002a 1343     		orrs	r3, r3, r2
 3269 002c FB81     		strh	r3, [r7, #14]	@ movhi
1593:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1594:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3270              		.loc 1 1594 0
 3271 002e 7B68     		ldr	r3, [r7, #4]
 3272 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3273 0032 9A83     		strh	r2, [r3, #28]	@ movhi
1595:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3274              		.loc 1 1595 0
 3275 0034 07F11407 		add	r7, r7, #20
 3276 0038 BD46     		mov	sp, r7
 3277 003a 80BC     		pop	{r7}
 3278 003c 7047     		bx	lr
 3279              		.cfi_endproc
 3280              	.LFE69:
 3282 003e 00BF     		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 3283              		.align	2
 3284              		.global	TIM_OC1FastConfig
 3285              		.thumb
 3286              		.thumb_func
 3288              	TIM_OC1FastConfig:
 3289              	.LFB70:
1596:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1597:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1598:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1599:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1600:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1601:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1602:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1603:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1604:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1605:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1606:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1607:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3290              		.loc 1 1607 0
 3291              		.cfi_startproc
 3292              		@ args = 0, pretend = 0, frame = 16
 3293              		@ frame_needed = 1, uses_anonymous_args = 0
 3294              		@ link register save eliminated.
 3295 0000 80B4     		push	{r7}
 3296              	.LCFI123:
 3297              		.cfi_def_cfa_offset 4
 3298              		.cfi_offset 7, -4
 3299 0002 85B0     		sub	sp, sp, #20
 3300              	.LCFI124:
 3301              		.cfi_def_cfa_offset 24
 3302 0004 00AF     		add	r7, sp, #0
 3303              	.LCFI125:
 3304              		.cfi_def_cfa_register 7
 3305 0006 7860     		str	r0, [r7, #4]
 3306 0008 0B46     		mov	r3, r1
 3307 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1608:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3308              		.loc 1 1608 0
 3309 000c 4FF00003 		mov	r3, #0
 3310 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1609:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1610:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1611:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1612:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1613:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3311              		.loc 1 1613 0
 3312 0012 7B68     		ldr	r3, [r7, #4]
 3313 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3314 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1614:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1615:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
 3315              		.loc 1 1615 0
 3316 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3317 001a 23F00403 		bic	r3, r3, #4
 3318 001e FB81     		strh	r3, [r7, #14]	@ movhi
1616:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1617:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
 3319              		.loc 1 1617 0
 3320 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3321 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3322 0024 1343     		orrs	r3, r3, r2
 3323 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1618:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1619:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3324              		.loc 1 1619 0
 3325 0028 7B68     		ldr	r3, [r7, #4]
 3326 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3327 002c 1A83     		strh	r2, [r3, #24]	@ movhi
1620:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3328              		.loc 1 1620 0
 3329 002e 07F11407 		add	r7, r7, #20
 3330 0032 BD46     		mov	sp, r7
 3331 0034 80BC     		pop	{r7}
 3332 0036 7047     		bx	lr
 3333              		.cfi_endproc
 3334              	.LFE70:
 3336              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 3337              		.align	2
 3338              		.global	TIM_OC2FastConfig
 3339              		.thumb
 3340              		.thumb_func
 3342              	TIM_OC2FastConfig:
 3343              	.LFB71:
1621:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1622:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1623:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1624:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1625:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1626:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1627:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1628:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1629:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1630:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1631:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1632:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1633:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3344              		.loc 1 1633 0
 3345              		.cfi_startproc
 3346              		@ args = 0, pretend = 0, frame = 16
 3347              		@ frame_needed = 1, uses_anonymous_args = 0
 3348              		@ link register save eliminated.
 3349 0000 80B4     		push	{r7}
 3350              	.LCFI126:
 3351              		.cfi_def_cfa_offset 4
 3352              		.cfi_offset 7, -4
 3353 0002 85B0     		sub	sp, sp, #20
 3354              	.LCFI127:
 3355              		.cfi_def_cfa_offset 24
 3356 0004 00AF     		add	r7, sp, #0
 3357              	.LCFI128:
 3358              		.cfi_def_cfa_register 7
 3359 0006 7860     		str	r0, [r7, #4]
 3360 0008 0B46     		mov	r3, r1
 3361 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1634:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3362              		.loc 1 1634 0
 3363 000c 4FF00003 		mov	r3, #0
 3364 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1635:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1636:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1637:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1638:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1639:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3365              		.loc 1 1639 0
 3366 0012 7B68     		ldr	r3, [r7, #4]
 3367 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3368 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1640:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1641:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
 3369              		.loc 1 1641 0
 3370 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3371 001a 23F48063 		bic	r3, r3, #1024
 3372 001e FB81     		strh	r3, [r7, #14]	@ movhi
1642:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1643:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
 3373              		.loc 1 1643 0
 3374 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3375 0022 4FEA0323 		lsl	r3, r3, #8
 3376 0026 9AB2     		uxth	r2, r3
 3377 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3378 002a 1343     		orrs	r3, r3, r2
 3379 002c FB81     		strh	r3, [r7, #14]	@ movhi
1644:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1645:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3380              		.loc 1 1645 0
 3381 002e 7B68     		ldr	r3, [r7, #4]
 3382 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3383 0032 1A83     		strh	r2, [r3, #24]	@ movhi
1646:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3384              		.loc 1 1646 0
 3385 0034 07F11407 		add	r7, r7, #20
 3386 0038 BD46     		mov	sp, r7
 3387 003a 80BC     		pop	{r7}
 3388 003c 7047     		bx	lr
 3389              		.cfi_endproc
 3390              	.LFE71:
 3392 003e 00BF     		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 3393              		.align	2
 3394              		.global	TIM_OC3FastConfig
 3395              		.thumb
 3396              		.thumb_func
 3398              	TIM_OC3FastConfig:
 3399              	.LFB72:
1647:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1648:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1649:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1650:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1651:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1652:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1653:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1654:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1655:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1656:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1657:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1658:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3400              		.loc 1 1658 0
 3401              		.cfi_startproc
 3402              		@ args = 0, pretend = 0, frame = 16
 3403              		@ frame_needed = 1, uses_anonymous_args = 0
 3404              		@ link register save eliminated.
 3405 0000 80B4     		push	{r7}
 3406              	.LCFI129:
 3407              		.cfi_def_cfa_offset 4
 3408              		.cfi_offset 7, -4
 3409 0002 85B0     		sub	sp, sp, #20
 3410              	.LCFI130:
 3411              		.cfi_def_cfa_offset 24
 3412 0004 00AF     		add	r7, sp, #0
 3413              	.LCFI131:
 3414              		.cfi_def_cfa_register 7
 3415 0006 7860     		str	r0, [r7, #4]
 3416 0008 0B46     		mov	r3, r1
 3417 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1659:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3418              		.loc 1 1659 0
 3419 000c 4FF00003 		mov	r3, #0
 3420 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1660:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1661:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1662:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1663:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1664:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3421              		.loc 1 1664 0
 3422 0012 7B68     		ldr	r3, [r7, #4]
 3423 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3424 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1665:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1666:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
 3425              		.loc 1 1666 0
 3426 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3427 001a 23F00403 		bic	r3, r3, #4
 3428 001e FB81     		strh	r3, [r7, #14]	@ movhi
1667:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1668:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
 3429              		.loc 1 1668 0
 3430 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3431 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3432 0024 1343     		orrs	r3, r3, r2
 3433 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1669:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1670:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3434              		.loc 1 1670 0
 3435 0028 7B68     		ldr	r3, [r7, #4]
 3436 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3437 002c 9A83     		strh	r2, [r3, #28]	@ movhi
1671:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3438              		.loc 1 1671 0
 3439 002e 07F11407 		add	r7, r7, #20
 3440 0032 BD46     		mov	sp, r7
 3441 0034 80BC     		pop	{r7}
 3442 0036 7047     		bx	lr
 3443              		.cfi_endproc
 3444              	.LFE72:
 3446              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 3447              		.align	2
 3448              		.global	TIM_OC4FastConfig
 3449              		.thumb
 3450              		.thumb_func
 3452              	TIM_OC4FastConfig:
 3453              	.LFB73:
1672:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1673:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1674:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1675:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1676:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1677:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1678:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1679:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1680:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1681:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1682:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1683:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3454              		.loc 1 1683 0
 3455              		.cfi_startproc
 3456              		@ args = 0, pretend = 0, frame = 16
 3457              		@ frame_needed = 1, uses_anonymous_args = 0
 3458              		@ link register save eliminated.
 3459 0000 80B4     		push	{r7}
 3460              	.LCFI132:
 3461              		.cfi_def_cfa_offset 4
 3462              		.cfi_offset 7, -4
 3463 0002 85B0     		sub	sp, sp, #20
 3464              	.LCFI133:
 3465              		.cfi_def_cfa_offset 24
 3466 0004 00AF     		add	r7, sp, #0
 3467              	.LCFI134:
 3468              		.cfi_def_cfa_register 7
 3469 0006 7860     		str	r0, [r7, #4]
 3470 0008 0B46     		mov	r3, r1
 3471 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1684:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3472              		.loc 1 1684 0
 3473 000c 4FF00003 		mov	r3, #0
 3474 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1685:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1686:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1687:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1688:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1689:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3475              		.loc 1 1689 0
 3476 0012 7B68     		ldr	r3, [r7, #4]
 3477 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3478 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1690:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1691:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
 3479              		.loc 1 1691 0
 3480 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3481 001a 23F48063 		bic	r3, r3, #1024
 3482 001e FB81     		strh	r3, [r7, #14]	@ movhi
1692:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1693:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
 3483              		.loc 1 1693 0
 3484 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3485 0022 4FEA0323 		lsl	r3, r3, #8
 3486 0026 9AB2     		uxth	r2, r3
 3487 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3488 002a 1343     		orrs	r3, r3, r2
 3489 002c FB81     		strh	r3, [r7, #14]	@ movhi
1694:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1695:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3490              		.loc 1 1695 0
 3491 002e 7B68     		ldr	r3, [r7, #4]
 3492 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3493 0032 9A83     		strh	r2, [r3, #28]	@ movhi
1696:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3494              		.loc 1 1696 0
 3495 0034 07F11407 		add	r7, r7, #20
 3496 0038 BD46     		mov	sp, r7
 3497 003a 80BC     		pop	{r7}
 3498 003c 7047     		bx	lr
 3499              		.cfi_endproc
 3500              	.LFE73:
 3502 003e 00BF     		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 3503              		.align	2
 3504              		.global	TIM_ClearOC1Ref
 3505              		.thumb
 3506              		.thumb_func
 3508              	TIM_ClearOC1Ref:
 3509              	.LFB74:
1697:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1698:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1699:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1700:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1701:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1702:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1703:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1704:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1705:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1706:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1707:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1708:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3510              		.loc 1 1708 0
 3511              		.cfi_startproc
 3512              		@ args = 0, pretend = 0, frame = 16
 3513              		@ frame_needed = 1, uses_anonymous_args = 0
 3514              		@ link register save eliminated.
 3515 0000 80B4     		push	{r7}
 3516              	.LCFI135:
 3517              		.cfi_def_cfa_offset 4
 3518              		.cfi_offset 7, -4
 3519 0002 85B0     		sub	sp, sp, #20
 3520              	.LCFI136:
 3521              		.cfi_def_cfa_offset 24
 3522 0004 00AF     		add	r7, sp, #0
 3523              	.LCFI137:
 3524              		.cfi_def_cfa_register 7
 3525 0006 7860     		str	r0, [r7, #4]
 3526 0008 0B46     		mov	r3, r1
 3527 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1709:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3528              		.loc 1 1709 0
 3529 000c 4FF00003 		mov	r3, #0
 3530 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1710:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1711:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1712:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1713:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1714:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3531              		.loc 1 1714 0
 3532 0012 7B68     		ldr	r3, [r7, #4]
 3533 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3534 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1715:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1716:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1717:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
 3535              		.loc 1 1717 0
 3536 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3537 001a 23F08003 		bic	r3, r3, #128
 3538 001e FB81     		strh	r3, [r7, #14]	@ movhi
1718:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1719:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
 3539              		.loc 1 1719 0
 3540 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3541 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3542 0024 1343     		orrs	r3, r3, r2
 3543 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1720:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1721:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3544              		.loc 1 1721 0
 3545 0028 7B68     		ldr	r3, [r7, #4]
 3546 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3547 002c 1A83     		strh	r2, [r3, #24]	@ movhi
1722:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3548              		.loc 1 1722 0
 3549 002e 07F11407 		add	r7, r7, #20
 3550 0032 BD46     		mov	sp, r7
 3551 0034 80BC     		pop	{r7}
 3552 0036 7047     		bx	lr
 3553              		.cfi_endproc
 3554              	.LFE74:
 3556              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 3557              		.align	2
 3558              		.global	TIM_ClearOC2Ref
 3559              		.thumb
 3560              		.thumb_func
 3562              	TIM_ClearOC2Ref:
 3563              	.LFB75:
1723:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1724:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1725:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1726:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1727:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1728:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1729:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1730:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1731:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1732:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1733:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1734:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3564              		.loc 1 1734 0
 3565              		.cfi_startproc
 3566              		@ args = 0, pretend = 0, frame = 16
 3567              		@ frame_needed = 1, uses_anonymous_args = 0
 3568              		@ link register save eliminated.
 3569 0000 80B4     		push	{r7}
 3570              	.LCFI138:
 3571              		.cfi_def_cfa_offset 4
 3572              		.cfi_offset 7, -4
 3573 0002 85B0     		sub	sp, sp, #20
 3574              	.LCFI139:
 3575              		.cfi_def_cfa_offset 24
 3576 0004 00AF     		add	r7, sp, #0
 3577              	.LCFI140:
 3578              		.cfi_def_cfa_register 7
 3579 0006 7860     		str	r0, [r7, #4]
 3580 0008 0B46     		mov	r3, r1
 3581 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1735:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3582              		.loc 1 1735 0
 3583 000c 4FF00003 		mov	r3, #0
 3584 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1736:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1737:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1738:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1739:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3585              		.loc 1 1739 0
 3586 0012 7B68     		ldr	r3, [r7, #4]
 3587 0014 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 3588 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1740:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1741:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
 3589              		.loc 1 1741 0
 3590 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3591 001a 4FEA4343 		lsl	r3, r3, #17
 3592 001e 4FEA5343 		lsr	r3, r3, #17
 3593 0022 FB81     		strh	r3, [r7, #14]	@ movhi
1742:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1743:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
 3594              		.loc 1 1743 0
 3595 0024 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3596 0026 4FEA0323 		lsl	r3, r3, #8
 3597 002a 9AB2     		uxth	r2, r3
 3598 002c FB89     		ldrh	r3, [r7, #14]	@ movhi
 3599 002e 1343     		orrs	r3, r3, r2
 3600 0030 FB81     		strh	r3, [r7, #14]	@ movhi
1744:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1745:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 3601              		.loc 1 1745 0
 3602 0032 7B68     		ldr	r3, [r7, #4]
 3603 0034 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3604 0036 1A83     		strh	r2, [r3, #24]	@ movhi
1746:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3605              		.loc 1 1746 0
 3606 0038 07F11407 		add	r7, r7, #20
 3607 003c BD46     		mov	sp, r7
 3608 003e 80BC     		pop	{r7}
 3609 0040 7047     		bx	lr
 3610              		.cfi_endproc
 3611              	.LFE75:
 3613 0042 00BF     		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 3614              		.align	2
 3615              		.global	TIM_ClearOC3Ref
 3616              		.thumb
 3617              		.thumb_func
 3619              	TIM_ClearOC3Ref:
 3620              	.LFB76:
1747:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1748:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1749:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1750:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1751:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1752:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1753:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1754:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1755:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1756:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1757:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1758:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3621              		.loc 1 1758 0
 3622              		.cfi_startproc
 3623              		@ args = 0, pretend = 0, frame = 16
 3624              		@ frame_needed = 1, uses_anonymous_args = 0
 3625              		@ link register save eliminated.
 3626 0000 80B4     		push	{r7}
 3627              	.LCFI141:
 3628              		.cfi_def_cfa_offset 4
 3629              		.cfi_offset 7, -4
 3630 0002 85B0     		sub	sp, sp, #20
 3631              	.LCFI142:
 3632              		.cfi_def_cfa_offset 24
 3633 0004 00AF     		add	r7, sp, #0
 3634              	.LCFI143:
 3635              		.cfi_def_cfa_register 7
 3636 0006 7860     		str	r0, [r7, #4]
 3637 0008 0B46     		mov	r3, r1
 3638 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1759:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3639              		.loc 1 1759 0
 3640 000c 4FF00003 		mov	r3, #0
 3641 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1760:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1761:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1762:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1763:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3642              		.loc 1 1763 0
 3643 0012 7B68     		ldr	r3, [r7, #4]
 3644 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3645 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1764:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1765:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
 3646              		.loc 1 1765 0
 3647 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3648 001a 23F08003 		bic	r3, r3, #128
 3649 001e FB81     		strh	r3, [r7, #14]	@ movhi
1766:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1767:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
 3650              		.loc 1 1767 0
 3651 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3652 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3653 0024 1343     		orrs	r3, r3, r2
 3654 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1768:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1769:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3655              		.loc 1 1769 0
 3656 0028 7B68     		ldr	r3, [r7, #4]
 3657 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3658 002c 9A83     		strh	r2, [r3, #28]	@ movhi
1770:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3659              		.loc 1 1770 0
 3660 002e 07F11407 		add	r7, r7, #20
 3661 0032 BD46     		mov	sp, r7
 3662 0034 80BC     		pop	{r7}
 3663 0036 7047     		bx	lr
 3664              		.cfi_endproc
 3665              	.LFE76:
 3667              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 3668              		.align	2
 3669              		.global	TIM_ClearOC4Ref
 3670              		.thumb
 3671              		.thumb_func
 3673              	TIM_ClearOC4Ref:
 3674              	.LFB77:
1771:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1772:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1773:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1774:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1775:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1776:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1777:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1778:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1779:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1780:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1781:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1782:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3675              		.loc 1 1782 0
 3676              		.cfi_startproc
 3677              		@ args = 0, pretend = 0, frame = 16
 3678              		@ frame_needed = 1, uses_anonymous_args = 0
 3679              		@ link register save eliminated.
 3680 0000 80B4     		push	{r7}
 3681              	.LCFI144:
 3682              		.cfi_def_cfa_offset 4
 3683              		.cfi_offset 7, -4
 3684 0002 85B0     		sub	sp, sp, #20
 3685              	.LCFI145:
 3686              		.cfi_def_cfa_offset 24
 3687 0004 00AF     		add	r7, sp, #0
 3688              	.LCFI146:
 3689              		.cfi_def_cfa_register 7
 3690 0006 7860     		str	r0, [r7, #4]
 3691 0008 0B46     		mov	r3, r1
 3692 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1783:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3693              		.loc 1 1783 0
 3694 000c 4FF00003 		mov	r3, #0
 3695 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1784:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1785:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1786:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1787:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3696              		.loc 1 1787 0
 3697 0012 7B68     		ldr	r3, [r7, #4]
 3698 0014 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 3699 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1788:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1789:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
 3700              		.loc 1 1789 0
 3701 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3702 001a 4FEA4343 		lsl	r3, r3, #17
 3703 001e 4FEA5343 		lsr	r3, r3, #17
 3704 0022 FB81     		strh	r3, [r7, #14]	@ movhi
1790:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1791:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
 3705              		.loc 1 1791 0
 3706 0024 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3707 0026 4FEA0323 		lsl	r3, r3, #8
 3708 002a 9AB2     		uxth	r2, r3
 3709 002c FB89     		ldrh	r3, [r7, #14]	@ movhi
 3710 002e 1343     		orrs	r3, r3, r2
 3711 0030 FB81     		strh	r3, [r7, #14]	@ movhi
1792:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1793:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 3712              		.loc 1 1793 0
 3713 0032 7B68     		ldr	r3, [r7, #4]
 3714 0034 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3715 0036 9A83     		strh	r2, [r3, #28]	@ movhi
1794:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3716              		.loc 1 1794 0
 3717 0038 07F11407 		add	r7, r7, #20
 3718 003c BD46     		mov	sp, r7
 3719 003e 80BC     		pop	{r7}
 3720 0040 7047     		bx	lr
 3721              		.cfi_endproc
 3722              	.LFE77:
 3724 0042 00BF     		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 3725              		.align	2
 3726              		.global	TIM_OC1PolarityConfig
 3727              		.thumb
 3728              		.thumb_func
 3730              	TIM_OC1PolarityConfig:
 3731              	.LFB78:
1795:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1796:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1797:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1798:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1799:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
1800:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1801:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1802:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1803:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1804:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1805:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1806:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3732              		.loc 1 1806 0
 3733              		.cfi_startproc
 3734              		@ args = 0, pretend = 0, frame = 16
 3735              		@ frame_needed = 1, uses_anonymous_args = 0
 3736              		@ link register save eliminated.
 3737 0000 80B4     		push	{r7}
 3738              	.LCFI147:
 3739              		.cfi_def_cfa_offset 4
 3740              		.cfi_offset 7, -4
 3741 0002 85B0     		sub	sp, sp, #20
 3742              	.LCFI148:
 3743              		.cfi_def_cfa_offset 24
 3744 0004 00AF     		add	r7, sp, #0
 3745              	.LCFI149:
 3746              		.cfi_def_cfa_register 7
 3747 0006 7860     		str	r0, [r7, #4]
 3748 0008 0B46     		mov	r3, r1
 3749 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1807:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3750              		.loc 1 1807 0
 3751 000c 4FF00003 		mov	r3, #0
 3752 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1808:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1809:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1810:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1811:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3753              		.loc 1 1811 0
 3754 0012 7B68     		ldr	r3, [r7, #4]
 3755 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3756 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1812:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1813:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
 3757              		.loc 1 1813 0
 3758 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3759 001a 23F00203 		bic	r3, r3, #2
 3760 001e FB81     		strh	r3, [r7, #14]	@ movhi
1814:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3761              		.loc 1 1814 0
 3762 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3763 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3764 0024 1343     		orrs	r3, r3, r2
 3765 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1815:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1816:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3766              		.loc 1 1816 0
 3767 0028 7B68     		ldr	r3, [r7, #4]
 3768 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3769 002c 1A84     		strh	r2, [r3, #32]	@ movhi
1817:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3770              		.loc 1 1817 0
 3771 002e 07F11407 		add	r7, r7, #20
 3772 0032 BD46     		mov	sp, r7
 3773 0034 80BC     		pop	{r7}
 3774 0036 7047     		bx	lr
 3775              		.cfi_endproc
 3776              	.LFE78:
 3778              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 3779              		.align	2
 3780              		.global	TIM_OC1NPolarityConfig
 3781              		.thumb
 3782              		.thumb_func
 3784              	TIM_OC1NPolarityConfig:
 3785              	.LFB79:
1818:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1819:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1820:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1821:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1822:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1823:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1824:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1825:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1826:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1827:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1828:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1829:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3786              		.loc 1 1829 0
 3787              		.cfi_startproc
 3788              		@ args = 0, pretend = 0, frame = 16
 3789              		@ frame_needed = 1, uses_anonymous_args = 0
 3790              		@ link register save eliminated.
 3791 0000 80B4     		push	{r7}
 3792              	.LCFI150:
 3793              		.cfi_def_cfa_offset 4
 3794              		.cfi_offset 7, -4
 3795 0002 85B0     		sub	sp, sp, #20
 3796              	.LCFI151:
 3797              		.cfi_def_cfa_offset 24
 3798 0004 00AF     		add	r7, sp, #0
 3799              	.LCFI152:
 3800              		.cfi_def_cfa_register 7
 3801 0006 7860     		str	r0, [r7, #4]
 3802 0008 0B46     		mov	r3, r1
 3803 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1830:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3804              		.loc 1 1830 0
 3805 000c 4FF00003 		mov	r3, #0
 3806 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1831:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1832:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1833:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1834:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
1835:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3807              		.loc 1 1835 0
 3808 0012 7B68     		ldr	r3, [r7, #4]
 3809 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3810 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1836:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1837:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
 3811              		.loc 1 1837 0
 3812 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3813 001a 23F00803 		bic	r3, r3, #8
 3814 001e FB81     		strh	r3, [r7, #14]	@ movhi
1838:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3815              		.loc 1 1838 0
 3816 0020 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3817 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3818 0024 1343     		orrs	r3, r3, r2
 3819 0026 FB81     		strh	r3, [r7, #14]	@ movhi
1839:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1840:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3820              		.loc 1 1840 0
 3821 0028 7B68     		ldr	r3, [r7, #4]
 3822 002a FA89     		ldrh	r2, [r7, #14]	@ movhi
 3823 002c 1A84     		strh	r2, [r3, #32]	@ movhi
1841:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3824              		.loc 1 1841 0
 3825 002e 07F11407 		add	r7, r7, #20
 3826 0032 BD46     		mov	sp, r7
 3827 0034 80BC     		pop	{r7}
 3828 0036 7047     		bx	lr
 3829              		.cfi_endproc
 3830              	.LFE79:
 3832              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 3833              		.align	2
 3834              		.global	TIM_OC2PolarityConfig
 3835              		.thumb
 3836              		.thumb_func
 3838              	TIM_OC2PolarityConfig:
 3839              	.LFB80:
1842:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1843:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1844:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1845:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1846:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1847:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1848:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1849:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1850:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1851:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1852:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1853:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3840              		.loc 1 1853 0
 3841              		.cfi_startproc
 3842              		@ args = 0, pretend = 0, frame = 16
 3843              		@ frame_needed = 1, uses_anonymous_args = 0
 3844              		@ link register save eliminated.
 3845 0000 80B4     		push	{r7}
 3846              	.LCFI153:
 3847              		.cfi_def_cfa_offset 4
 3848              		.cfi_offset 7, -4
 3849 0002 85B0     		sub	sp, sp, #20
 3850              	.LCFI154:
 3851              		.cfi_def_cfa_offset 24
 3852 0004 00AF     		add	r7, sp, #0
 3853              	.LCFI155:
 3854              		.cfi_def_cfa_register 7
 3855 0006 7860     		str	r0, [r7, #4]
 3856 0008 0B46     		mov	r3, r1
 3857 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1854:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3858              		.loc 1 1854 0
 3859 000c 4FF00003 		mov	r3, #0
 3860 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1855:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1856:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1857:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1858:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3861              		.loc 1 1858 0
 3862 0012 7B68     		ldr	r3, [r7, #4]
 3863 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3864 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1859:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1860:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
 3865              		.loc 1 1860 0
 3866 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3867 001a 23F02003 		bic	r3, r3, #32
 3868 001e FB81     		strh	r3, [r7, #14]	@ movhi
1861:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3869              		.loc 1 1861 0
 3870 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3871 0022 4FEA0313 		lsl	r3, r3, #4
 3872 0026 9AB2     		uxth	r2, r3
 3873 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3874 002a 1343     		orrs	r3, r3, r2
 3875 002c FB81     		strh	r3, [r7, #14]	@ movhi
1862:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1863:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3876              		.loc 1 1863 0
 3877 002e 7B68     		ldr	r3, [r7, #4]
 3878 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3879 0032 1A84     		strh	r2, [r3, #32]	@ movhi
1864:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3880              		.loc 1 1864 0
 3881 0034 07F11407 		add	r7, r7, #20
 3882 0038 BD46     		mov	sp, r7
 3883 003a 80BC     		pop	{r7}
 3884 003c 7047     		bx	lr
 3885              		.cfi_endproc
 3886              	.LFE80:
 3888 003e 00BF     		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 3889              		.align	2
 3890              		.global	TIM_OC2NPolarityConfig
 3891              		.thumb
 3892              		.thumb_func
 3894              	TIM_OC2NPolarityConfig:
 3895              	.LFB81:
1865:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1866:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1867:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1868:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1869:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1870:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1871:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1872:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1873:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1874:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1875:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1876:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3896              		.loc 1 1876 0
 3897              		.cfi_startproc
 3898              		@ args = 0, pretend = 0, frame = 16
 3899              		@ frame_needed = 1, uses_anonymous_args = 0
 3900              		@ link register save eliminated.
 3901 0000 80B4     		push	{r7}
 3902              	.LCFI156:
 3903              		.cfi_def_cfa_offset 4
 3904              		.cfi_offset 7, -4
 3905 0002 85B0     		sub	sp, sp, #20
 3906              	.LCFI157:
 3907              		.cfi_def_cfa_offset 24
 3908 0004 00AF     		add	r7, sp, #0
 3909              	.LCFI158:
 3910              		.cfi_def_cfa_register 7
 3911 0006 7860     		str	r0, [r7, #4]
 3912 0008 0B46     		mov	r3, r1
 3913 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1877:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3914              		.loc 1 1877 0
 3915 000c 4FF00003 		mov	r3, #0
 3916 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1878:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1879:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1880:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1881:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
1882:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3917              		.loc 1 1882 0
 3918 0012 7B68     		ldr	r3, [r7, #4]
 3919 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3920 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1883:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1884:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
 3921              		.loc 1 1884 0
 3922 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3923 001a 23F08003 		bic	r3, r3, #128
 3924 001e FB81     		strh	r3, [r7, #14]	@ movhi
1885:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3925              		.loc 1 1885 0
 3926 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3927 0022 4FEA0313 		lsl	r3, r3, #4
 3928 0026 9AB2     		uxth	r2, r3
 3929 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3930 002a 1343     		orrs	r3, r3, r2
 3931 002c FB81     		strh	r3, [r7, #14]	@ movhi
1886:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1887:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3932              		.loc 1 1887 0
 3933 002e 7B68     		ldr	r3, [r7, #4]
 3934 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3935 0032 1A84     		strh	r2, [r3, #32]	@ movhi
1888:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3936              		.loc 1 1888 0
 3937 0034 07F11407 		add	r7, r7, #20
 3938 0038 BD46     		mov	sp, r7
 3939 003a 80BC     		pop	{r7}
 3940 003c 7047     		bx	lr
 3941              		.cfi_endproc
 3942              	.LFE81:
 3944 003e 00BF     		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 3945              		.align	2
 3946              		.global	TIM_OC3PolarityConfig
 3947              		.thumb
 3948              		.thumb_func
 3950              	TIM_OC3PolarityConfig:
 3951              	.LFB82:
1889:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1890:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1891:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1892:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1893:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1894:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1895:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1896:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1897:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1898:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1899:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1900:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 3952              		.loc 1 1900 0
 3953              		.cfi_startproc
 3954              		@ args = 0, pretend = 0, frame = 16
 3955              		@ frame_needed = 1, uses_anonymous_args = 0
 3956              		@ link register save eliminated.
 3957 0000 80B4     		push	{r7}
 3958              	.LCFI159:
 3959              		.cfi_def_cfa_offset 4
 3960              		.cfi_offset 7, -4
 3961 0002 85B0     		sub	sp, sp, #20
 3962              	.LCFI160:
 3963              		.cfi_def_cfa_offset 24
 3964 0004 00AF     		add	r7, sp, #0
 3965              	.LCFI161:
 3966              		.cfi_def_cfa_register 7
 3967 0006 7860     		str	r0, [r7, #4]
 3968 0008 0B46     		mov	r3, r1
 3969 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1901:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3970              		.loc 1 1901 0
 3971 000c 4FF00003 		mov	r3, #0
 3972 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1902:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1903:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1904:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1905:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3973              		.loc 1 1905 0
 3974 0012 7B68     		ldr	r3, [r7, #4]
 3975 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 3976 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1906:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1907:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
 3977              		.loc 1 1907 0
 3978 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3979 001a 23F40073 		bic	r3, r3, #512
 3980 001e FB81     		strh	r3, [r7, #14]	@ movhi
1908:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3981              		.loc 1 1908 0
 3982 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 3983 0022 4FEA0323 		lsl	r3, r3, #8
 3984 0026 9AB2     		uxth	r2, r3
 3985 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 3986 002a 1343     		orrs	r3, r3, r2
 3987 002c FB81     		strh	r3, [r7, #14]	@ movhi
1909:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1910:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 3988              		.loc 1 1910 0
 3989 002e 7B68     		ldr	r3, [r7, #4]
 3990 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 3991 0032 1A84     		strh	r2, [r3, #32]	@ movhi
1911:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 3992              		.loc 1 1911 0
 3993 0034 07F11407 		add	r7, r7, #20
 3994 0038 BD46     		mov	sp, r7
 3995 003a 80BC     		pop	{r7}
 3996 003c 7047     		bx	lr
 3997              		.cfi_endproc
 3998              	.LFE82:
 4000 003e 00BF     		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 4001              		.align	2
 4002              		.global	TIM_OC3NPolarityConfig
 4003              		.thumb
 4004              		.thumb_func
 4006              	TIM_OC3NPolarityConfig:
 4007              	.LFB83:
1912:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1913:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1914:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1915:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1916:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1917:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1918:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1919:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1920:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1921:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1922:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1923:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4008              		.loc 1 1923 0
 4009              		.cfi_startproc
 4010              		@ args = 0, pretend = 0, frame = 16
 4011              		@ frame_needed = 1, uses_anonymous_args = 0
 4012              		@ link register save eliminated.
 4013 0000 80B4     		push	{r7}
 4014              	.LCFI162:
 4015              		.cfi_def_cfa_offset 4
 4016              		.cfi_offset 7, -4
 4017 0002 85B0     		sub	sp, sp, #20
 4018              	.LCFI163:
 4019              		.cfi_def_cfa_offset 24
 4020 0004 00AF     		add	r7, sp, #0
 4021              	.LCFI164:
 4022              		.cfi_def_cfa_register 7
 4023 0006 7860     		str	r0, [r7, #4]
 4024 0008 0B46     		mov	r3, r1
 4025 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1924:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4026              		.loc 1 1924 0
 4027 000c 4FF00003 		mov	r3, #0
 4028 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1925:../StdPeripheralDriver/src/stm32f10x_tim.c ****  
1926:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1927:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1928:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1929:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
1930:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4029              		.loc 1 1930 0
 4030 0012 7B68     		ldr	r3, [r7, #4]
 4031 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4032 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1931:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1932:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
 4033              		.loc 1 1932 0
 4034 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4035 001a 23F40063 		bic	r3, r3, #2048
 4036 001e FB81     		strh	r3, [r7, #14]	@ movhi
1933:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 4037              		.loc 1 1933 0
 4038 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4039 0022 4FEA0323 		lsl	r3, r3, #8
 4040 0026 9AB2     		uxth	r2, r3
 4041 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4042 002a 1343     		orrs	r3, r3, r2
 4043 002c FB81     		strh	r3, [r7, #14]	@ movhi
1934:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1935:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4044              		.loc 1 1935 0
 4045 002e 7B68     		ldr	r3, [r7, #4]
 4046 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 4047 0032 1A84     		strh	r2, [r3, #32]	@ movhi
1936:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4048              		.loc 1 1936 0
 4049 0034 07F11407 		add	r7, r7, #20
 4050 0038 BD46     		mov	sp, r7
 4051 003a 80BC     		pop	{r7}
 4052 003c 7047     		bx	lr
 4053              		.cfi_endproc
 4054              	.LFE83:
 4056 003e 00BF     		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 4057              		.align	2
 4058              		.global	TIM_OC4PolarityConfig
 4059              		.thumb
 4060              		.thumb_func
 4062              	TIM_OC4PolarityConfig:
 4063              	.LFB84:
1937:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1938:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1939:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1940:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1941:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1942:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1943:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1944:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1945:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1946:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1947:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1948:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4064              		.loc 1 1948 0
 4065              		.cfi_startproc
 4066              		@ args = 0, pretend = 0, frame = 16
 4067              		@ frame_needed = 1, uses_anonymous_args = 0
 4068              		@ link register save eliminated.
 4069 0000 80B4     		push	{r7}
 4070              	.LCFI165:
 4071              		.cfi_def_cfa_offset 4
 4072              		.cfi_offset 7, -4
 4073 0002 85B0     		sub	sp, sp, #20
 4074              	.LCFI166:
 4075              		.cfi_def_cfa_offset 24
 4076 0004 00AF     		add	r7, sp, #0
 4077              	.LCFI167:
 4078              		.cfi_def_cfa_register 7
 4079 0006 7860     		str	r0, [r7, #4]
 4080 0008 0B46     		mov	r3, r1
 4081 000a 7B80     		strh	r3, [r7, #2]	@ movhi
1949:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 4082              		.loc 1 1949 0
 4083 000c 4FF00003 		mov	r3, #0
 4084 0010 FB81     		strh	r3, [r7, #14]	@ movhi
1950:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1951:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1952:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1953:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 4085              		.loc 1 1953 0
 4086 0012 7B68     		ldr	r3, [r7, #4]
 4087 0014 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4088 0016 FB81     		strh	r3, [r7, #14]	@ movhi
1954:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1955:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
 4089              		.loc 1 1955 0
 4090 0018 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4091 001a 23F40053 		bic	r3, r3, #8192
 4092 001e FB81     		strh	r3, [r7, #14]	@ movhi
1956:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 4093              		.loc 1 1956 0
 4094 0020 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4095 0022 4FEA0333 		lsl	r3, r3, #12
 4096 0026 9AB2     		uxth	r2, r3
 4097 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4098 002a 1343     		orrs	r3, r3, r2
 4099 002c FB81     		strh	r3, [r7, #14]	@ movhi
1957:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1958:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 4100              		.loc 1 1958 0
 4101 002e 7B68     		ldr	r3, [r7, #4]
 4102 0030 FA89     		ldrh	r2, [r7, #14]	@ movhi
 4103 0032 1A84     		strh	r2, [r3, #32]	@ movhi
1959:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4104              		.loc 1 1959 0
 4105 0034 07F11407 		add	r7, r7, #20
 4106 0038 BD46     		mov	sp, r7
 4107 003a 80BC     		pop	{r7}
 4108 003c 7047     		bx	lr
 4109              		.cfi_endproc
 4110              	.LFE84:
 4112 003e 00BF     		.section	.text.TIM_CCxCmd,"ax",%progbits
 4113              		.align	2
 4114              		.global	TIM_CCxCmd
 4115              		.thumb
 4116              		.thumb_func
 4118              	TIM_CCxCmd:
 4119              	.LFB85:
1960:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1961:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1962:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1963:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1964:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1965:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1966:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1967:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1968:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1969:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1970:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
1971:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1972:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
1973:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
1974:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1975:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4120              		.loc 1 1975 0
 4121              		.cfi_startproc
 4122              		@ args = 0, pretend = 0, frame = 16
 4123              		@ frame_needed = 1, uses_anonymous_args = 0
 4124              		@ link register save eliminated.
 4125 0000 80B4     		push	{r7}
 4126              	.LCFI168:
 4127              		.cfi_def_cfa_offset 4
 4128              		.cfi_offset 7, -4
 4129 0002 85B0     		sub	sp, sp, #20
 4130              	.LCFI169:
 4131              		.cfi_def_cfa_offset 24
 4132 0004 00AF     		add	r7, sp, #0
 4133              	.LCFI170:
 4134              		.cfi_def_cfa_register 7
 4135 0006 7860     		str	r0, [r7, #4]
 4136 0008 1346     		mov	r3, r2
 4137 000a 0A46     		mov	r2, r1	@ movhi
 4138 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 4139 000e 3B80     		strh	r3, [r7, #0]	@ movhi
1976:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 4140              		.loc 1 1976 0
 4141 0010 4FF00003 		mov	r3, #0
 4142 0014 FB81     		strh	r3, [r7, #14]	@ movhi
1977:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1978:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
1979:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1980:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1981:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1982:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1983:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
 4143              		.loc 1 1983 0
 4144 0016 7B88     		ldrh	r3, [r7, #2]
 4145 0018 4FF00102 		mov	r2, #1
 4146 001c 02FA03F3 		lsl	r3, r2, r3
 4147 0020 FB81     		strh	r3, [r7, #14]	@ movhi
1984:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1985:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1986:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
 4148              		.loc 1 1986 0
 4149 0022 7B68     		ldr	r3, [r7, #4]
 4150 0024 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4151 0026 9AB2     		uxth	r2, r3
 4152 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4153 002a 6FEA0303 		mvn	r3, r3
 4154 002e 9BB2     		uxth	r3, r3
 4155 0030 1340     		ands	r3, r3, r2
 4156 0032 9AB2     		uxth	r2, r3
 4157 0034 7B68     		ldr	r3, [r7, #4]
 4158 0036 1A84     		strh	r2, [r3, #32]	@ movhi
1987:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1988:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1989:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
 4159              		.loc 1 1989 0
 4160 0038 7B68     		ldr	r3, [r7, #4]
 4161 003a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4162 003c 9AB2     		uxth	r2, r3
 4163 003e 3988     		ldrh	r1, [r7, #0]
 4164 0040 7B88     		ldrh	r3, [r7, #2]
 4165 0042 01FA03F3 		lsl	r3, r1, r3
 4166 0046 9BB2     		uxth	r3, r3
 4167 0048 1343     		orrs	r3, r3, r2
 4168 004a 9AB2     		uxth	r2, r3
 4169 004c 7B68     		ldr	r3, [r7, #4]
 4170 004e 1A84     		strh	r2, [r3, #32]	@ movhi
1990:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4171              		.loc 1 1990 0
 4172 0050 07F11407 		add	r7, r7, #20
 4173 0054 BD46     		mov	sp, r7
 4174 0056 80BC     		pop	{r7}
 4175 0058 7047     		bx	lr
 4176              		.cfi_endproc
 4177              	.LFE85:
 4179 005a 00BF     		.section	.text.TIM_CCxNCmd,"ax",%progbits
 4180              		.align	2
 4181              		.global	TIM_CCxNCmd
 4182              		.thumb
 4183              		.thumb_func
 4185              	TIM_CCxNCmd:
 4186              	.LFB86:
1991:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
1992:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
1993:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1994:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1995:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1996:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1997:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1998:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1999:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2000:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
2001:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2002:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2003:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2004:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2005:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4187              		.loc 1 2005 0
 4188              		.cfi_startproc
 4189              		@ args = 0, pretend = 0, frame = 16
 4190              		@ frame_needed = 1, uses_anonymous_args = 0
 4191              		@ link register save eliminated.
 4192 0000 80B4     		push	{r7}
 4193              	.LCFI171:
 4194              		.cfi_def_cfa_offset 4
 4195              		.cfi_offset 7, -4
 4196 0002 85B0     		sub	sp, sp, #20
 4197              	.LCFI172:
 4198              		.cfi_def_cfa_offset 24
 4199 0004 00AF     		add	r7, sp, #0
 4200              	.LCFI173:
 4201              		.cfi_def_cfa_register 7
 4202 0006 7860     		str	r0, [r7, #4]
 4203 0008 1346     		mov	r3, r2
 4204 000a 0A46     		mov	r2, r1	@ movhi
 4205 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 4206 000e 3B80     		strh	r3, [r7, #0]	@ movhi
2006:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 4207              		.loc 1 2006 0
 4208 0010 4FF00003 		mov	r3, #0
 4209 0014 FB81     		strh	r3, [r7, #14]	@ movhi
2007:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2008:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2009:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2010:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2011:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2012:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2013:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
 4210              		.loc 1 2013 0
 4211 0016 7B88     		ldrh	r3, [r7, #2]
 4212 0018 4FF00402 		mov	r2, #4
 4213 001c 02FA03F3 		lsl	r3, r2, r3
 4214 0020 FB81     		strh	r3, [r7, #14]	@ movhi
2014:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2015:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2016:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
 4215              		.loc 1 2016 0
 4216 0022 7B68     		ldr	r3, [r7, #4]
 4217 0024 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4218 0026 9AB2     		uxth	r2, r3
 4219 0028 FB89     		ldrh	r3, [r7, #14]	@ movhi
 4220 002a 6FEA0303 		mvn	r3, r3
 4221 002e 9BB2     		uxth	r3, r3
 4222 0030 1340     		ands	r3, r3, r2
 4223 0032 9AB2     		uxth	r2, r3
 4224 0034 7B68     		ldr	r3, [r7, #4]
 4225 0036 1A84     		strh	r2, [r3, #32]	@ movhi
2017:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2018:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2019:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
 4226              		.loc 1 2019 0
 4227 0038 7B68     		ldr	r3, [r7, #4]
 4228 003a 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4229 003c 9AB2     		uxth	r2, r3
 4230 003e 3988     		ldrh	r1, [r7, #0]
 4231 0040 7B88     		ldrh	r3, [r7, #2]
 4232 0042 01FA03F3 		lsl	r3, r1, r3
 4233 0046 9BB2     		uxth	r3, r3
 4234 0048 1343     		orrs	r3, r3, r2
 4235 004a 9AB2     		uxth	r2, r3
 4236 004c 7B68     		ldr	r3, [r7, #4]
 4237 004e 1A84     		strh	r2, [r3, #32]	@ movhi
2020:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4238              		.loc 1 2020 0
 4239 0050 07F11407 		add	r7, r7, #20
 4240 0054 BD46     		mov	sp, r7
 4241 0056 80BC     		pop	{r7}
 4242 0058 7047     		bx	lr
 4243              		.cfi_endproc
 4244              	.LFE86:
 4246 005a 00BF     		.section	.text.TIM_SelectOCxM,"ax",%progbits
 4247              		.align	2
 4248              		.global	TIM_SelectOCxM
 4249              		.thumb
 4250              		.thumb_func
 4252              	TIM_SelectOCxM:
 4253              	.LFB87:
2021:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2022:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2023:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
2024:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Output
2025:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         Compare Mode.
2026:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
2027:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2028:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2029:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2030:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2031:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2032:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2033:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2034:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2035:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2036:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2037:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2038:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2039:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2040:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2041:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2042:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2043:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2044:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2045:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2046:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4254              		.loc 1 2046 0
 4255              		.cfi_startproc
 4256              		@ args = 0, pretend = 0, frame = 16
 4257              		@ frame_needed = 1, uses_anonymous_args = 0
 4258              		@ link register save eliminated.
 4259 0000 80B4     		push	{r7}
 4260              	.LCFI174:
 4261              		.cfi_def_cfa_offset 4
 4262              		.cfi_offset 7, -4
 4263 0002 85B0     		sub	sp, sp, #20
 4264              	.LCFI175:
 4265              		.cfi_def_cfa_offset 24
 4266 0004 00AF     		add	r7, sp, #0
 4267              	.LCFI176:
 4268              		.cfi_def_cfa_register 7
 4269 0006 7860     		str	r0, [r7, #4]
 4270 0008 1346     		mov	r3, r2
 4271 000a 0A46     		mov	r2, r1	@ movhi
 4272 000c 7A80     		strh	r2, [r7, #2]	@ movhi
 4273 000e 3B80     		strh	r3, [r7, #0]	@ movhi
2047:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint32_t tmp = 0;
 4274              		.loc 1 2047 0
 4275 0010 4FF00003 		mov	r3, #0
 4276 0014 FB60     		str	r3, [r7, #12]
2048:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
 4277              		.loc 1 2048 0
 4278 0016 4FF00003 		mov	r3, #0
 4279 001a 7B81     		strh	r3, [r7, #10]	@ movhi
2049:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2050:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2051:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2052:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2053:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2054:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2055:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
 4280              		.loc 1 2055 0
 4281 001c 7B68     		ldr	r3, [r7, #4]
 4282 001e FB60     		str	r3, [r7, #12]
2056:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp += CCMR_Offset;
 4283              		.loc 1 2056 0
 4284 0020 FB68     		ldr	r3, [r7, #12]
 4285 0022 03F11803 		add	r3, r3, #24
 4286 0026 FB60     		str	r3, [r7, #12]
2057:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2058:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
 4287              		.loc 1 2058 0
 4288 0028 7B88     		ldrh	r3, [r7, #2]
 4289 002a 4FF00102 		mov	r2, #1
 4290 002e 02FA03F3 		lsl	r3, r2, r3
 4291 0032 7B81     		strh	r3, [r7, #10]	@ movhi
2059:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2060:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2061:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
 4292              		.loc 1 2061 0
 4293 0034 7B68     		ldr	r3, [r7, #4]
 4294 0036 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 4295 0038 9AB2     		uxth	r2, r3
 4296 003a 7B89     		ldrh	r3, [r7, #10]	@ movhi
 4297 003c 6FEA0303 		mvn	r3, r3
 4298 0040 9BB2     		uxth	r3, r3
 4299 0042 1340     		ands	r3, r3, r2
 4300 0044 9AB2     		uxth	r2, r3
 4301 0046 7B68     		ldr	r3, [r7, #4]
 4302 0048 1A84     		strh	r2, [r3, #32]	@ movhi
2062:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2063:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
 4303              		.loc 1 2063 0
 4304 004a 7B88     		ldrh	r3, [r7, #2]
 4305 004c 002B     		cmp	r3, #0
 4306 004e 02D0     		beq	.L118
 4307              		.loc 1 2063 0 is_stmt 0 discriminator 1
 4308 0050 7B88     		ldrh	r3, [r7, #2]
 4309 0052 082B     		cmp	r3, #8
 4310 0054 13D1     		bne	.L119
 4311              	.L118:
2064:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2065:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
 4312              		.loc 1 2065 0 is_stmt 1
 4313 0056 7B88     		ldrh	r3, [r7, #2]
 4314 0058 4FEA5303 		lsr	r3, r3, #1
 4315 005c 9BB2     		uxth	r3, r3
 4316 005e FA68     		ldr	r2, [r7, #12]
 4317 0060 D318     		adds	r3, r2, r3
 4318 0062 FB60     		str	r3, [r7, #12]
2066:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2067:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2068:../StdPeripheralDriver/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
 4319              		.loc 1 2068 0
 4320 0064 FB68     		ldr	r3, [r7, #12]
 4321 0066 FA68     		ldr	r2, [r7, #12]
 4322 0068 1268     		ldr	r2, [r2, #0]
 4323 006a 22F07002 		bic	r2, r2, #112
 4324 006e 1A60     		str	r2, [r3, #0]
2069:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
2070:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2071:../StdPeripheralDriver/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
 4325              		.loc 1 2071 0
 4326 0070 FB68     		ldr	r3, [r7, #12]
 4327 0072 FA68     		ldr	r2, [r7, #12]
 4328 0074 1168     		ldr	r1, [r2, #0]
 4329 0076 3A88     		ldrh	r2, [r7, #0]
 4330 0078 0A43     		orrs	r2, r2, r1
 4331 007a 1A60     		str	r2, [r3, #0]
 4332 007c 18E0     		b	.L117
 4333              	.L119:
2072:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2073:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2074:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2075:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
 4334              		.loc 1 2075 0
 4335 007e 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4336 0080 A3F10403 		sub	r3, r3, #4
 4337 0084 9BB2     		uxth	r3, r3
 4338 0086 4FEA5303 		lsr	r3, r3, #1
 4339 008a 9BB2     		uxth	r3, r3
 4340 008c FA68     		ldr	r2, [r7, #12]
 4341 008e D318     		adds	r3, r2, r3
 4342 0090 FB60     		str	r3, [r7, #12]
2076:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2077:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2078:../StdPeripheralDriver/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
 4343              		.loc 1 2078 0
 4344 0092 FB68     		ldr	r3, [r7, #12]
 4345 0094 FA68     		ldr	r2, [r7, #12]
 4346 0096 1268     		ldr	r2, [r2, #0]
 4347 0098 22F4E042 		bic	r2, r2, #28672
 4348 009c 1A60     		str	r2, [r3, #0]
2079:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
2080:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2081:../StdPeripheralDriver/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
 4349              		.loc 1 2081 0
 4350 009e FB68     		ldr	r3, [r7, #12]
 4351 00a0 FA68     		ldr	r2, [r7, #12]
 4352 00a2 1168     		ldr	r1, [r2, #0]
 4353 00a4 3A88     		ldrh	r2, [r7, #0]	@ movhi
 4354 00a6 4FEA0222 		lsl	r2, r2, #8
 4355 00aa 92B2     		uxth	r2, r2
 4356 00ac 0A43     		orrs	r2, r2, r1
 4357 00ae 1A60     		str	r2, [r3, #0]
 4358              	.L117:
2082:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2083:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4359              		.loc 1 2083 0
 4360 00b0 07F11407 		add	r7, r7, #20
 4361 00b4 BD46     		mov	sp, r7
 4362 00b6 80BC     		pop	{r7}
 4363 00b8 7047     		bx	lr
 4364              		.cfi_endproc
 4365              	.LFE87:
 4367 00ba 00BF     		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 4368              		.align	2
 4369              		.global	TIM_UpdateDisableConfig
 4370              		.thumb
 4371              		.thumb_func
 4373              	TIM_UpdateDisableConfig:
 4374              	.LFB88:
2084:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2085:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2086:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2087:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2088:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2089:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2090:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2091:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2092:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2093:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4375              		.loc 1 2093 0
 4376              		.cfi_startproc
 4377              		@ args = 0, pretend = 0, frame = 8
 4378              		@ frame_needed = 1, uses_anonymous_args = 0
 4379              		@ link register save eliminated.
 4380 0000 80B4     		push	{r7}
 4381              	.LCFI177:
 4382              		.cfi_def_cfa_offset 4
 4383              		.cfi_offset 7, -4
 4384 0002 83B0     		sub	sp, sp, #12
 4385              	.LCFI178:
 4386              		.cfi_def_cfa_offset 16
 4387 0004 00AF     		add	r7, sp, #0
 4388              	.LCFI179:
 4389              		.cfi_def_cfa_register 7
 4390 0006 7860     		str	r0, [r7, #4]
 4391 0008 0B46     		mov	r3, r1
 4392 000a FB70     		strb	r3, [r7, #3]
2094:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2095:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2096:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2097:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4393              		.loc 1 2097 0
 4394 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4395 000e 002B     		cmp	r3, #0
 4396 0010 08D0     		beq	.L122
2098:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2099:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2100:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
 4397              		.loc 1 2100 0
 4398 0012 7B68     		ldr	r3, [r7, #4]
 4399 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4400 0016 9BB2     		uxth	r3, r3
 4401 0018 43F00203 		orr	r3, r3, #2
 4402 001c 9AB2     		uxth	r2, r3
 4403 001e 7B68     		ldr	r3, [r7, #4]
 4404 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 4405 0022 07E0     		b	.L121
 4406              	.L122:
2101:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2102:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2103:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2104:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2105:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
 4407              		.loc 1 2105 0
 4408 0024 7B68     		ldr	r3, [r7, #4]
 4409 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4410 0028 9BB2     		uxth	r3, r3
 4411 002a 23F00203 		bic	r3, r3, #2
 4412 002e 9AB2     		uxth	r2, r3
 4413 0030 7B68     		ldr	r3, [r7, #4]
 4414 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 4415              	.L121:
2106:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2107:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4416              		.loc 1 2107 0
 4417 0034 07F10C07 		add	r7, r7, #12
 4418 0038 BD46     		mov	sp, r7
 4419 003a 80BC     		pop	{r7}
 4420 003c 7047     		bx	lr
 4421              		.cfi_endproc
 4422              	.LFE88:
 4424 003e 00BF     		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 4425              		.align	2
 4426              		.global	TIM_UpdateRequestConfig
 4427              		.thumb
 4428              		.thumb_func
 4430              	TIM_UpdateRequestConfig:
 4431              	.LFB89:
2108:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2109:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2110:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2111:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2112:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2113:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2114:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2115:../StdPeripheralDriver/src/stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2116:../StdPeripheralDriver/src/stm32f10x_tim.c ****                                        through the slave mode controller.
2117:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2118:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2119:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2120:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2121:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4432              		.loc 1 2121 0
 4433              		.cfi_startproc
 4434              		@ args = 0, pretend = 0, frame = 8
 4435              		@ frame_needed = 1, uses_anonymous_args = 0
 4436              		@ link register save eliminated.
 4437 0000 80B4     		push	{r7}
 4438              	.LCFI180:
 4439              		.cfi_def_cfa_offset 4
 4440              		.cfi_offset 7, -4
 4441 0002 83B0     		sub	sp, sp, #12
 4442              	.LCFI181:
 4443              		.cfi_def_cfa_offset 16
 4444 0004 00AF     		add	r7, sp, #0
 4445              	.LCFI182:
 4446              		.cfi_def_cfa_register 7
 4447 0006 7860     		str	r0, [r7, #4]
 4448 0008 0B46     		mov	r3, r1
 4449 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2122:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2123:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2124:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2125:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 4450              		.loc 1 2125 0
 4451 000c 7B88     		ldrh	r3, [r7, #2]
 4452 000e 002B     		cmp	r3, #0
 4453 0010 08D0     		beq	.L125
2126:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2127:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the URS Bit */
2128:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
 4454              		.loc 1 2128 0
 4455 0012 7B68     		ldr	r3, [r7, #4]
 4456 0014 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4457 0016 9BB2     		uxth	r3, r3
 4458 0018 43F00403 		orr	r3, r3, #4
 4459 001c 9AB2     		uxth	r2, r3
 4460 001e 7B68     		ldr	r3, [r7, #4]
 4461 0020 1A80     		strh	r2, [r3, #0]	@ movhi
 4462 0022 07E0     		b	.L124
 4463              	.L125:
2129:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2130:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2131:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2132:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the URS Bit */
2133:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
 4464              		.loc 1 2133 0
 4465 0024 7B68     		ldr	r3, [r7, #4]
 4466 0026 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4467 0028 9BB2     		uxth	r3, r3
 4468 002a 23F00403 		bic	r3, r3, #4
 4469 002e 9AB2     		uxth	r2, r3
 4470 0030 7B68     		ldr	r3, [r7, #4]
 4471 0032 1A80     		strh	r2, [r3, #0]	@ movhi
 4472              	.L124:
2134:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2135:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4473              		.loc 1 2135 0
 4474 0034 07F10C07 		add	r7, r7, #12
 4475 0038 BD46     		mov	sp, r7
 4476 003a 80BC     		pop	{r7}
 4477 003c 7047     		bx	lr
 4478              		.cfi_endproc
 4479              	.LFE89:
 4481 003e 00BF     		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 4482              		.align	2
 4483              		.global	TIM_SelectHallSensor
 4484              		.thumb
 4485              		.thumb_func
 4487              	TIM_SelectHallSensor:
 4488              	.LFB90:
2136:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2137:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2138:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
2139:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2140:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2141:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2142:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2143:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2144:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2145:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4489              		.loc 1 2145 0
 4490              		.cfi_startproc
 4491              		@ args = 0, pretend = 0, frame = 8
 4492              		@ frame_needed = 1, uses_anonymous_args = 0
 4493              		@ link register save eliminated.
 4494 0000 80B4     		push	{r7}
 4495              	.LCFI183:
 4496              		.cfi_def_cfa_offset 4
 4497              		.cfi_offset 7, -4
 4498 0002 83B0     		sub	sp, sp, #12
 4499              	.LCFI184:
 4500              		.cfi_def_cfa_offset 16
 4501 0004 00AF     		add	r7, sp, #0
 4502              	.LCFI185:
 4503              		.cfi_def_cfa_register 7
 4504 0006 7860     		str	r0, [r7, #4]
 4505 0008 0B46     		mov	r3, r1
 4506 000a FB70     		strb	r3, [r7, #3]
2146:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2147:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2148:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2149:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4507              		.loc 1 2149 0
 4508 000c FB78     		ldrb	r3, [r7, #3]	@ zero_extendqisi2
 4509 000e 002B     		cmp	r3, #0
 4510 0010 08D0     		beq	.L128
2150:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2151:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2152:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
 4511              		.loc 1 2152 0
 4512 0012 7B68     		ldr	r3, [r7, #4]
 4513 0014 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4514 0016 9BB2     		uxth	r3, r3
 4515 0018 43F08003 		orr	r3, r3, #128
 4516 001c 9AB2     		uxth	r2, r3
 4517 001e 7B68     		ldr	r3, [r7, #4]
 4518 0020 9A80     		strh	r2, [r3, #4]	@ movhi
 4519 0022 07E0     		b	.L127
 4520              	.L128:
2153:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2154:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2155:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2156:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2157:../StdPeripheralDriver/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
 4521              		.loc 1 2157 0
 4522 0024 7B68     		ldr	r3, [r7, #4]
 4523 0026 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4524 0028 9BB2     		uxth	r3, r3
 4525 002a 23F08003 		bic	r3, r3, #128
 4526 002e 9AB2     		uxth	r2, r3
 4527 0030 7B68     		ldr	r3, [r7, #4]
 4528 0032 9A80     		strh	r2, [r3, #4]	@ movhi
 4529              	.L127:
2158:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2159:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4530              		.loc 1 2159 0
 4531 0034 07F10C07 		add	r7, r7, #12
 4532 0038 BD46     		mov	sp, r7
 4533 003a 80BC     		pop	{r7}
 4534 003c 7047     		bx	lr
 4535              		.cfi_endproc
 4536              	.LFE90:
 4538 003e 00BF     		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 4539              		.align	2
 4540              		.global	TIM_SelectOnePulseMode
 4541              		.thumb
 4542              		.thumb_func
 4544              	TIM_SelectOnePulseMode:
 4545              	.LFB91:
2160:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2161:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2162:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
2163:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2164:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2165:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2166:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2167:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2168:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2169:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2170:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2171:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4546              		.loc 1 2171 0
 4547              		.cfi_startproc
 4548              		@ args = 0, pretend = 0, frame = 8
 4549              		@ frame_needed = 1, uses_anonymous_args = 0
 4550              		@ link register save eliminated.
 4551 0000 80B4     		push	{r7}
 4552              	.LCFI186:
 4553              		.cfi_def_cfa_offset 4
 4554              		.cfi_offset 7, -4
 4555 0002 83B0     		sub	sp, sp, #12
 4556              	.LCFI187:
 4557              		.cfi_def_cfa_offset 16
 4558 0004 00AF     		add	r7, sp, #0
 4559              	.LCFI188:
 4560              		.cfi_def_cfa_register 7
 4561 0006 7860     		str	r0, [r7, #4]
 4562 0008 0B46     		mov	r3, r1
 4563 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2172:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2173:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2174:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2175:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2176:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
 4564              		.loc 1 2176 0
 4565 000c 7B68     		ldr	r3, [r7, #4]
 4566 000e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4567 0010 9BB2     		uxth	r3, r3
 4568 0012 23F00803 		bic	r3, r3, #8
 4569 0016 9AB2     		uxth	r2, r3
 4570 0018 7B68     		ldr	r3, [r7, #4]
 4571 001a 1A80     		strh	r2, [r3, #0]	@ movhi
2177:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2178:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
 4572              		.loc 1 2178 0
 4573 001c 7B68     		ldr	r3, [r7, #4]
 4574 001e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 4575 0020 9AB2     		uxth	r2, r3
 4576 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4577 0024 1343     		orrs	r3, r3, r2
 4578 0026 9AB2     		uxth	r2, r3
 4579 0028 7B68     		ldr	r3, [r7, #4]
 4580 002a 1A80     		strh	r2, [r3, #0]	@ movhi
2179:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4581              		.loc 1 2179 0
 4582 002c 07F10C07 		add	r7, r7, #12
 4583 0030 BD46     		mov	sp, r7
 4584 0032 80BC     		pop	{r7}
 4585 0034 7047     		bx	lr
 4586              		.cfi_endproc
 4587              	.LFE91:
 4589 0036 00BF     		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4590              		.align	2
 4591              		.global	TIM_SelectOutputTrigger
 4592              		.thumb
 4593              		.thumb_func
 4595              	TIM_SelectOutputTrigger:
 4596              	.LFB92:
2180:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2181:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2182:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2183:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
2184:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2185:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2186:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *
2187:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *  - For all TIMx
2188:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2189:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2190:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2191:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *
2192:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2193:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2194:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2195:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2196:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2197:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2198:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
2199:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *
2200:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2201:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2202:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2203:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4597              		.loc 1 2203 0
 4598              		.cfi_startproc
 4599              		@ args = 0, pretend = 0, frame = 8
 4600              		@ frame_needed = 1, uses_anonymous_args = 0
 4601              		@ link register save eliminated.
 4602 0000 80B4     		push	{r7}
 4603              	.LCFI189:
 4604              		.cfi_def_cfa_offset 4
 4605              		.cfi_offset 7, -4
 4606 0002 83B0     		sub	sp, sp, #12
 4607              	.LCFI190:
 4608              		.cfi_def_cfa_offset 16
 4609 0004 00AF     		add	r7, sp, #0
 4610              	.LCFI191:
 4611              		.cfi_def_cfa_register 7
 4612 0006 7860     		str	r0, [r7, #4]
 4613 0008 0B46     		mov	r3, r1
 4614 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2204:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2205:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2206:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2207:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2208:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
 4615              		.loc 1 2208 0
 4616 000c 7B68     		ldr	r3, [r7, #4]
 4617 000e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4618 0010 9BB2     		uxth	r3, r3
 4619 0012 23F07003 		bic	r3, r3, #112
 4620 0016 9AB2     		uxth	r2, r3
 4621 0018 7B68     		ldr	r3, [r7, #4]
 4622 001a 9A80     		strh	r2, [r3, #4]	@ movhi
2209:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the TRGO source */
2210:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
 4623              		.loc 1 2210 0
 4624 001c 7B68     		ldr	r3, [r7, #4]
 4625 001e 9B88     		ldrh	r3, [r3, #4]	@ movhi
 4626 0020 9AB2     		uxth	r2, r3
 4627 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4628 0024 1343     		orrs	r3, r3, r2
 4629 0026 9AB2     		uxth	r2, r3
 4630 0028 7B68     		ldr	r3, [r7, #4]
 4631 002a 9A80     		strh	r2, [r3, #4]	@ movhi
2211:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4632              		.loc 1 2211 0
 4633 002c 07F10C07 		add	r7, r7, #12
 4634 0030 BD46     		mov	sp, r7
 4635 0032 80BC     		pop	{r7}
 4636 0034 7047     		bx	lr
 4637              		.cfi_endproc
 4638              	.LFE92:
 4640 0036 00BF     		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4641              		.align	2
 4642              		.global	TIM_SelectSlaveMode
 4643              		.thumb
 4644              		.thumb_func
 4646              	TIM_SelectSlaveMode:
 4647              	.LFB93:
2212:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2213:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2214:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2215:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2216:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2217:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2218:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2219:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2220:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2221:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2222:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2223:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2224:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2225:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2226:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4648              		.loc 1 2226 0
 4649              		.cfi_startproc
 4650              		@ args = 0, pretend = 0, frame = 8
 4651              		@ frame_needed = 1, uses_anonymous_args = 0
 4652              		@ link register save eliminated.
 4653 0000 80B4     		push	{r7}
 4654              	.LCFI192:
 4655              		.cfi_def_cfa_offset 4
 4656              		.cfi_offset 7, -4
 4657 0002 83B0     		sub	sp, sp, #12
 4658              	.LCFI193:
 4659              		.cfi_def_cfa_offset 16
 4660 0004 00AF     		add	r7, sp, #0
 4661              	.LCFI194:
 4662              		.cfi_def_cfa_register 7
 4663 0006 7860     		str	r0, [r7, #4]
 4664 0008 0B46     		mov	r3, r1
 4665 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2227:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2228:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2229:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2230:../StdPeripheralDriver/src/stm32f10x_tim.c ****  /* Reset the SMS Bits */
2231:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
 4666              		.loc 1 2231 0
 4667 000c 7B68     		ldr	r3, [r7, #4]
 4668 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4669 0010 9BB2     		uxth	r3, r3
 4670 0012 23F00703 		bic	r3, r3, #7
 4671 0016 9AB2     		uxth	r2, r3
 4672 0018 7B68     		ldr	r3, [r7, #4]
 4673 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2232:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Slave Mode */
2233:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
 4674              		.loc 1 2233 0
 4675 001c 7B68     		ldr	r3, [r7, #4]
 4676 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4677 0020 9AB2     		uxth	r2, r3
 4678 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4679 0024 1343     		orrs	r3, r3, r2
 4680 0026 9AB2     		uxth	r2, r3
 4681 0028 7B68     		ldr	r3, [r7, #4]
 4682 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2234:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4683              		.loc 1 2234 0
 4684 002c 07F10C07 		add	r7, r7, #12
 4685 0030 BD46     		mov	sp, r7
 4686 0032 80BC     		pop	{r7}
 4687 0034 7047     		bx	lr
 4688              		.cfi_endproc
 4689              	.LFE93:
 4691 0036 00BF     		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4692              		.align	2
 4693              		.global	TIM_SelectMasterSlaveMode
 4694              		.thumb
 4695              		.thumb_func
 4697              	TIM_SelectMasterSlaveMode:
 4698              	.LFB94:
2235:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2236:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2237:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2238:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2239:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2240:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2241:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2242:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2243:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2244:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2245:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2246:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2247:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4699              		.loc 1 2247 0
 4700              		.cfi_startproc
 4701              		@ args = 0, pretend = 0, frame = 8
 4702              		@ frame_needed = 1, uses_anonymous_args = 0
 4703              		@ link register save eliminated.
 4704 0000 80B4     		push	{r7}
 4705              	.LCFI195:
 4706              		.cfi_def_cfa_offset 4
 4707              		.cfi_offset 7, -4
 4708 0002 83B0     		sub	sp, sp, #12
 4709              	.LCFI196:
 4710              		.cfi_def_cfa_offset 16
 4711 0004 00AF     		add	r7, sp, #0
 4712              	.LCFI197:
 4713              		.cfi_def_cfa_register 7
 4714 0006 7860     		str	r0, [r7, #4]
 4715 0008 0B46     		mov	r3, r1
 4716 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2248:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2249:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2250:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2251:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2252:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
 4717              		.loc 1 2252 0
 4718 000c 7B68     		ldr	r3, [r7, #4]
 4719 000e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4720 0010 9BB2     		uxth	r3, r3
 4721 0012 23F08003 		bic	r3, r3, #128
 4722 0016 9AB2     		uxth	r2, r3
 4723 0018 7B68     		ldr	r3, [r7, #4]
 4724 001a 1A81     		strh	r2, [r3, #8]	@ movhi
2253:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2254:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2255:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
 4725              		.loc 1 2255 0
 4726 001c 7B68     		ldr	r3, [r7, #4]
 4727 001e 1B89     		ldrh	r3, [r3, #8]	@ movhi
 4728 0020 9AB2     		uxth	r2, r3
 4729 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 4730 0024 1343     		orrs	r3, r3, r2
 4731 0026 9AB2     		uxth	r2, r3
 4732 0028 7B68     		ldr	r3, [r7, #4]
 4733 002a 1A81     		strh	r2, [r3, #8]	@ movhi
2256:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4734              		.loc 1 2256 0
 4735 002c 07F10C07 		add	r7, r7, #12
 4736 0030 BD46     		mov	sp, r7
 4737 0032 80BC     		pop	{r7}
 4738 0034 7047     		bx	lr
 4739              		.cfi_endproc
 4740              	.LFE94:
 4742 0036 00BF     		.section	.text.TIM_SetCounter,"ax",%progbits
 4743              		.align	2
 4744              		.global	TIM_SetCounter
 4745              		.thumb
 4746              		.thumb_func
 4748              	TIM_SetCounter:
 4749              	.LFB95:
2257:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2258:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2259:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2260:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2261:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2262:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2263:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2264:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2265:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4750              		.loc 1 2265 0
 4751              		.cfi_startproc
 4752              		@ args = 0, pretend = 0, frame = 8
 4753              		@ frame_needed = 1, uses_anonymous_args = 0
 4754              		@ link register save eliminated.
 4755 0000 80B4     		push	{r7}
 4756              	.LCFI198:
 4757              		.cfi_def_cfa_offset 4
 4758              		.cfi_offset 7, -4
 4759 0002 83B0     		sub	sp, sp, #12
 4760              	.LCFI199:
 4761              		.cfi_def_cfa_offset 16
 4762 0004 00AF     		add	r7, sp, #0
 4763              	.LCFI200:
 4764              		.cfi_def_cfa_register 7
 4765 0006 7860     		str	r0, [r7, #4]
 4766 0008 0B46     		mov	r3, r1
 4767 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2266:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2267:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2268:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Counter Register value */
2269:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CNT = Counter;
 4768              		.loc 1 2269 0
 4769 000c 7B68     		ldr	r3, [r7, #4]
 4770 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4771 0010 9A84     		strh	r2, [r3, #36]	@ movhi
2270:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4772              		.loc 1 2270 0
 4773 0012 07F10C07 		add	r7, r7, #12
 4774 0016 BD46     		mov	sp, r7
 4775 0018 80BC     		pop	{r7}
 4776 001a 7047     		bx	lr
 4777              		.cfi_endproc
 4778              	.LFE95:
 4780              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 4781              		.align	2
 4782              		.global	TIM_SetAutoreload
 4783              		.thumb
 4784              		.thumb_func
 4786              	TIM_SetAutoreload:
 4787              	.LFB96:
2271:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2272:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2273:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2274:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2275:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2276:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2277:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2278:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2279:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4788              		.loc 1 2279 0
 4789              		.cfi_startproc
 4790              		@ args = 0, pretend = 0, frame = 8
 4791              		@ frame_needed = 1, uses_anonymous_args = 0
 4792              		@ link register save eliminated.
 4793 0000 80B4     		push	{r7}
 4794              	.LCFI201:
 4795              		.cfi_def_cfa_offset 4
 4796              		.cfi_offset 7, -4
 4797 0002 83B0     		sub	sp, sp, #12
 4798              	.LCFI202:
 4799              		.cfi_def_cfa_offset 16
 4800 0004 00AF     		add	r7, sp, #0
 4801              	.LCFI203:
 4802              		.cfi_def_cfa_register 7
 4803 0006 7860     		str	r0, [r7, #4]
 4804 0008 0B46     		mov	r3, r1
 4805 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2280:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2281:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2282:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2283:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
 4806              		.loc 1 2283 0
 4807 000c 7B68     		ldr	r3, [r7, #4]
 4808 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4809 0010 9A85     		strh	r2, [r3, #44]	@ movhi
2284:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4810              		.loc 1 2284 0
 4811 0012 07F10C07 		add	r7, r7, #12
 4812 0016 BD46     		mov	sp, r7
 4813 0018 80BC     		pop	{r7}
 4814 001a 7047     		bx	lr
 4815              		.cfi_endproc
 4816              	.LFE96:
 4818              		.section	.text.TIM_SetCompare1,"ax",%progbits
 4819              		.align	2
 4820              		.global	TIM_SetCompare1
 4821              		.thumb
 4822              		.thumb_func
 4824              	TIM_SetCompare1:
 4825              	.LFB97:
2285:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2286:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2287:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2288:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2289:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2290:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2291:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2292:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2293:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4826              		.loc 1 2293 0
 4827              		.cfi_startproc
 4828              		@ args = 0, pretend = 0, frame = 8
 4829              		@ frame_needed = 1, uses_anonymous_args = 0
 4830              		@ link register save eliminated.
 4831 0000 80B4     		push	{r7}
 4832              	.LCFI204:
 4833              		.cfi_def_cfa_offset 4
 4834              		.cfi_offset 7, -4
 4835 0002 83B0     		sub	sp, sp, #12
 4836              	.LCFI205:
 4837              		.cfi_def_cfa_offset 16
 4838 0004 00AF     		add	r7, sp, #0
 4839              	.LCFI206:
 4840              		.cfi_def_cfa_register 7
 4841 0006 7860     		str	r0, [r7, #4]
 4842 0008 0B46     		mov	r3, r1
 4843 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2294:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2295:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2296:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2297:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
 4844              		.loc 1 2297 0
 4845 000c 7B68     		ldr	r3, [r7, #4]
 4846 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4847 0010 9A86     		strh	r2, [r3, #52]	@ movhi
2298:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4848              		.loc 1 2298 0
 4849 0012 07F10C07 		add	r7, r7, #12
 4850 0016 BD46     		mov	sp, r7
 4851 0018 80BC     		pop	{r7}
 4852 001a 7047     		bx	lr
 4853              		.cfi_endproc
 4854              	.LFE97:
 4856              		.section	.text.TIM_SetCompare2,"ax",%progbits
 4857              		.align	2
 4858              		.global	TIM_SetCompare2
 4859              		.thumb
 4860              		.thumb_func
 4862              	TIM_SetCompare2:
 4863              	.LFB98:
2299:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2300:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2301:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2302:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2303:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2304:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2305:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2306:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2307:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4864              		.loc 1 2307 0
 4865              		.cfi_startproc
 4866              		@ args = 0, pretend = 0, frame = 8
 4867              		@ frame_needed = 1, uses_anonymous_args = 0
 4868              		@ link register save eliminated.
 4869 0000 80B4     		push	{r7}
 4870              	.LCFI207:
 4871              		.cfi_def_cfa_offset 4
 4872              		.cfi_offset 7, -4
 4873 0002 83B0     		sub	sp, sp, #12
 4874              	.LCFI208:
 4875              		.cfi_def_cfa_offset 16
 4876 0004 00AF     		add	r7, sp, #0
 4877              	.LCFI209:
 4878              		.cfi_def_cfa_register 7
 4879 0006 7860     		str	r0, [r7, #4]
 4880 0008 0B46     		mov	r3, r1
 4881 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2308:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2309:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2310:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2311:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
 4882              		.loc 1 2311 0
 4883 000c 7B68     		ldr	r3, [r7, #4]
 4884 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4885 0010 1A87     		strh	r2, [r3, #56]	@ movhi
2312:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4886              		.loc 1 2312 0
 4887 0012 07F10C07 		add	r7, r7, #12
 4888 0016 BD46     		mov	sp, r7
 4889 0018 80BC     		pop	{r7}
 4890 001a 7047     		bx	lr
 4891              		.cfi_endproc
 4892              	.LFE98:
 4894              		.section	.text.TIM_SetCompare3,"ax",%progbits
 4895              		.align	2
 4896              		.global	TIM_SetCompare3
 4897              		.thumb
 4898              		.thumb_func
 4900              	TIM_SetCompare3:
 4901              	.LFB99:
2313:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2314:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2315:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2316:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2317:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2318:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2319:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2320:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2321:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4902              		.loc 1 2321 0
 4903              		.cfi_startproc
 4904              		@ args = 0, pretend = 0, frame = 8
 4905              		@ frame_needed = 1, uses_anonymous_args = 0
 4906              		@ link register save eliminated.
 4907 0000 80B4     		push	{r7}
 4908              	.LCFI210:
 4909              		.cfi_def_cfa_offset 4
 4910              		.cfi_offset 7, -4
 4911 0002 83B0     		sub	sp, sp, #12
 4912              	.LCFI211:
 4913              		.cfi_def_cfa_offset 16
 4914 0004 00AF     		add	r7, sp, #0
 4915              	.LCFI212:
 4916              		.cfi_def_cfa_register 7
 4917 0006 7860     		str	r0, [r7, #4]
 4918 0008 0B46     		mov	r3, r1
 4919 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2322:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2323:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2324:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2325:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
 4920              		.loc 1 2325 0
 4921 000c 7B68     		ldr	r3, [r7, #4]
 4922 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4923 0010 9A87     		strh	r2, [r3, #60]	@ movhi
2326:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4924              		.loc 1 2326 0
 4925 0012 07F10C07 		add	r7, r7, #12
 4926 0016 BD46     		mov	sp, r7
 4927 0018 80BC     		pop	{r7}
 4928 001a 7047     		bx	lr
 4929              		.cfi_endproc
 4930              	.LFE99:
 4932              		.section	.text.TIM_SetCompare4,"ax",%progbits
 4933              		.align	2
 4934              		.global	TIM_SetCompare4
 4935              		.thumb
 4936              		.thumb_func
 4938              	TIM_SetCompare4:
 4939              	.LFB100:
2327:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2328:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2329:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2330:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2331:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2332:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2333:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2334:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2335:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4940              		.loc 1 2335 0
 4941              		.cfi_startproc
 4942              		@ args = 0, pretend = 0, frame = 8
 4943              		@ frame_needed = 1, uses_anonymous_args = 0
 4944              		@ link register save eliminated.
 4945 0000 80B4     		push	{r7}
 4946              	.LCFI213:
 4947              		.cfi_def_cfa_offset 4
 4948              		.cfi_offset 7, -4
 4949 0002 83B0     		sub	sp, sp, #12
 4950              	.LCFI214:
 4951              		.cfi_def_cfa_offset 16
 4952 0004 00AF     		add	r7, sp, #0
 4953              	.LCFI215:
 4954              		.cfi_def_cfa_register 7
 4955 0006 7860     		str	r0, [r7, #4]
 4956 0008 0B46     		mov	r3, r1
 4957 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2336:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2337:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2338:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2339:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
 4958              		.loc 1 2339 0
 4959 000c 7B68     		ldr	r3, [r7, #4]
 4960 000e 7A88     		ldrh	r2, [r7, #2]	@ movhi
 4961 0010 A3F84020 		strh	r2, [r3, #64]	@ movhi
2340:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 4962              		.loc 1 2340 0
 4963 0014 07F10C07 		add	r7, r7, #12
 4964 0018 BD46     		mov	sp, r7
 4965 001a 80BC     		pop	{r7}
 4966 001c 7047     		bx	lr
 4967              		.cfi_endproc
 4968              	.LFE100:
 4970 001e 00BF     		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 4971              		.align	2
 4972              		.global	TIM_SetIC1Prescaler
 4973              		.thumb
 4974              		.thumb_func
 4976              	TIM_SetIC1Prescaler:
 4977              	.LFB101:
2341:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2342:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2343:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2344:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2345:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2346:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2347:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2348:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2349:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2350:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2351:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2352:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2353:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2354:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 4978              		.loc 1 2354 0
 4979              		.cfi_startproc
 4980              		@ args = 0, pretend = 0, frame = 8
 4981              		@ frame_needed = 1, uses_anonymous_args = 0
 4982              		@ link register save eliminated.
 4983 0000 80B4     		push	{r7}
 4984              	.LCFI216:
 4985              		.cfi_def_cfa_offset 4
 4986              		.cfi_offset 7, -4
 4987 0002 83B0     		sub	sp, sp, #12
 4988              	.LCFI217:
 4989              		.cfi_def_cfa_offset 16
 4990 0004 00AF     		add	r7, sp, #0
 4991              	.LCFI218:
 4992              		.cfi_def_cfa_register 7
 4993 0006 7860     		str	r0, [r7, #4]
 4994 0008 0B46     		mov	r3, r1
 4995 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2355:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2356:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2357:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2358:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2359:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
 4996              		.loc 1 2359 0
 4997 000c 7B68     		ldr	r3, [r7, #4]
 4998 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 4999 0010 9BB2     		uxth	r3, r3
 5000 0012 23F00C03 		bic	r3, r3, #12
 5001 0016 9AB2     		uxth	r2, r3
 5002 0018 7B68     		ldr	r3, [r7, #4]
 5003 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2360:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2361:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
 5004              		.loc 1 2361 0
 5005 001c 7B68     		ldr	r3, [r7, #4]
 5006 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5007 0020 9AB2     		uxth	r2, r3
 5008 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5009 0024 1343     		orrs	r3, r3, r2
 5010 0026 9AB2     		uxth	r2, r3
 5011 0028 7B68     		ldr	r3, [r7, #4]
 5012 002a 1A83     		strh	r2, [r3, #24]	@ movhi
2362:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5013              		.loc 1 2362 0
 5014 002c 07F10C07 		add	r7, r7, #12
 5015 0030 BD46     		mov	sp, r7
 5016 0032 80BC     		pop	{r7}
 5017 0034 7047     		bx	lr
 5018              		.cfi_endproc
 5019              	.LFE101:
 5021 0036 00BF     		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 5022              		.align	2
 5023              		.global	TIM_SetIC2Prescaler
 5024              		.thumb
 5025              		.thumb_func
 5027              	TIM_SetIC2Prescaler:
 5028              	.LFB102:
2363:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2364:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2365:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2366:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2367:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2368:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2369:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2370:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2371:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2372:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2373:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2374:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2375:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2376:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5029              		.loc 1 2376 0
 5030              		.cfi_startproc
 5031              		@ args = 0, pretend = 0, frame = 8
 5032              		@ frame_needed = 1, uses_anonymous_args = 0
 5033              		@ link register save eliminated.
 5034 0000 80B4     		push	{r7}
 5035              	.LCFI219:
 5036              		.cfi_def_cfa_offset 4
 5037              		.cfi_offset 7, -4
 5038 0002 83B0     		sub	sp, sp, #12
 5039              	.LCFI220:
 5040              		.cfi_def_cfa_offset 16
 5041 0004 00AF     		add	r7, sp, #0
 5042              	.LCFI221:
 5043              		.cfi_def_cfa_register 7
 5044 0006 7860     		str	r0, [r7, #4]
 5045 0008 0B46     		mov	r3, r1
 5046 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2377:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2378:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2379:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2380:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2381:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
 5047              		.loc 1 2381 0
 5048 000c 7B68     		ldr	r3, [r7, #4]
 5049 000e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5050 0010 9BB2     		uxth	r3, r3
 5051 0012 23F44063 		bic	r3, r3, #3072
 5052 0016 9AB2     		uxth	r2, r3
 5053 0018 7B68     		ldr	r3, [r7, #4]
 5054 001a 1A83     		strh	r2, [r3, #24]	@ movhi
2382:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2383:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
 5055              		.loc 1 2383 0
 5056 001c 7B68     		ldr	r3, [r7, #4]
 5057 001e 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5058 0020 9AB2     		uxth	r2, r3
 5059 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5060 0024 4FEA0323 		lsl	r3, r3, #8
 5061 0028 9BB2     		uxth	r3, r3
 5062 002a 1343     		orrs	r3, r3, r2
 5063 002c 9AB2     		uxth	r2, r3
 5064 002e 7B68     		ldr	r3, [r7, #4]
 5065 0030 1A83     		strh	r2, [r3, #24]	@ movhi
2384:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5066              		.loc 1 2384 0
 5067 0032 07F10C07 		add	r7, r7, #12
 5068 0036 BD46     		mov	sp, r7
 5069 0038 80BC     		pop	{r7}
 5070 003a 7047     		bx	lr
 5071              		.cfi_endproc
 5072              	.LFE102:
 5074              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 5075              		.align	2
 5076              		.global	TIM_SetIC3Prescaler
 5077              		.thumb
 5078              		.thumb_func
 5080              	TIM_SetIC3Prescaler:
 5081              	.LFB103:
2385:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2386:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2387:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2388:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2389:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2390:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2391:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2392:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2393:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2394:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2395:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2396:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2397:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2398:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5082              		.loc 1 2398 0
 5083              		.cfi_startproc
 5084              		@ args = 0, pretend = 0, frame = 8
 5085              		@ frame_needed = 1, uses_anonymous_args = 0
 5086              		@ link register save eliminated.
 5087 0000 80B4     		push	{r7}
 5088              	.LCFI222:
 5089              		.cfi_def_cfa_offset 4
 5090              		.cfi_offset 7, -4
 5091 0002 83B0     		sub	sp, sp, #12
 5092              	.LCFI223:
 5093              		.cfi_def_cfa_offset 16
 5094 0004 00AF     		add	r7, sp, #0
 5095              	.LCFI224:
 5096              		.cfi_def_cfa_register 7
 5097 0006 7860     		str	r0, [r7, #4]
 5098 0008 0B46     		mov	r3, r1
 5099 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2399:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2400:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2401:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2402:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2403:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
 5100              		.loc 1 2403 0
 5101 000c 7B68     		ldr	r3, [r7, #4]
 5102 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5103 0010 9BB2     		uxth	r3, r3
 5104 0012 23F00C03 		bic	r3, r3, #12
 5105 0016 9AB2     		uxth	r2, r3
 5106 0018 7B68     		ldr	r3, [r7, #4]
 5107 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2404:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2405:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
 5108              		.loc 1 2405 0
 5109 001c 7B68     		ldr	r3, [r7, #4]
 5110 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5111 0020 9AB2     		uxth	r2, r3
 5112 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5113 0024 1343     		orrs	r3, r3, r2
 5114 0026 9AB2     		uxth	r2, r3
 5115 0028 7B68     		ldr	r3, [r7, #4]
 5116 002a 9A83     		strh	r2, [r3, #28]	@ movhi
2406:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5117              		.loc 1 2406 0
 5118 002c 07F10C07 		add	r7, r7, #12
 5119 0030 BD46     		mov	sp, r7
 5120 0032 80BC     		pop	{r7}
 5121 0034 7047     		bx	lr
 5122              		.cfi_endproc
 5123              	.LFE103:
 5125 0036 00BF     		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 5126              		.align	2
 5127              		.global	TIM_SetIC4Prescaler
 5128              		.thumb
 5129              		.thumb_func
 5131              	TIM_SetIC4Prescaler:
 5132              	.LFB104:
2407:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2408:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2409:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2410:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2411:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2412:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2413:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2414:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2415:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2416:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2417:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2418:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2419:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2420:../StdPeripheralDriver/src/stm32f10x_tim.c **** {  
 5133              		.loc 1 2420 0
 5134              		.cfi_startproc
 5135              		@ args = 0, pretend = 0, frame = 8
 5136              		@ frame_needed = 1, uses_anonymous_args = 0
 5137              		@ link register save eliminated.
 5138 0000 80B4     		push	{r7}
 5139              	.LCFI225:
 5140              		.cfi_def_cfa_offset 4
 5141              		.cfi_offset 7, -4
 5142 0002 83B0     		sub	sp, sp, #12
 5143              	.LCFI226:
 5144              		.cfi_def_cfa_offset 16
 5145 0004 00AF     		add	r7, sp, #0
 5146              	.LCFI227:
 5147              		.cfi_def_cfa_register 7
 5148 0006 7860     		str	r0, [r7, #4]
 5149 0008 0B46     		mov	r3, r1
 5150 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2421:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2422:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2423:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2424:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2425:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
 5151              		.loc 1 2425 0
 5152 000c 7B68     		ldr	r3, [r7, #4]
 5153 000e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5154 0010 9BB2     		uxth	r3, r3
 5155 0012 23F44063 		bic	r3, r3, #3072
 5156 0016 9AB2     		uxth	r2, r3
 5157 0018 7B68     		ldr	r3, [r7, #4]
 5158 001a 9A83     		strh	r2, [r3, #28]	@ movhi
2426:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
2427:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
 5159              		.loc 1 2427 0
 5160 001c 7B68     		ldr	r3, [r7, #4]
 5161 001e 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5162 0020 9AB2     		uxth	r2, r3
 5163 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5164 0024 4FEA0323 		lsl	r3, r3, #8
 5165 0028 9BB2     		uxth	r3, r3
 5166 002a 1343     		orrs	r3, r3, r2
 5167 002c 9AB2     		uxth	r2, r3
 5168 002e 7B68     		ldr	r3, [r7, #4]
 5169 0030 9A83     		strh	r2, [r3, #28]	@ movhi
2428:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5170              		.loc 1 2428 0
 5171 0032 07F10C07 		add	r7, r7, #12
 5172 0036 BD46     		mov	sp, r7
 5173 0038 80BC     		pop	{r7}
 5174 003a 7047     		bx	lr
 5175              		.cfi_endproc
 5176              	.LFE104:
 5178              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 5179              		.align	2
 5180              		.global	TIM_SetClockDivision
 5181              		.thumb
 5182              		.thumb_func
 5184              	TIM_SetClockDivision:
 5185              	.LFB105:
2429:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2430:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2431:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2432:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
2433:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   the TIM peripheral.
2434:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2435:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2436:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2437:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2438:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2439:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2440:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2441:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2442:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5186              		.loc 1 2442 0
 5187              		.cfi_startproc
 5188              		@ args = 0, pretend = 0, frame = 8
 5189              		@ frame_needed = 1, uses_anonymous_args = 0
 5190              		@ link register save eliminated.
 5191 0000 80B4     		push	{r7}
 5192              	.LCFI228:
 5193              		.cfi_def_cfa_offset 4
 5194              		.cfi_offset 7, -4
 5195 0002 83B0     		sub	sp, sp, #12
 5196              	.LCFI229:
 5197              		.cfi_def_cfa_offset 16
 5198 0004 00AF     		add	r7, sp, #0
 5199              	.LCFI230:
 5200              		.cfi_def_cfa_register 7
 5201 0006 7860     		str	r0, [r7, #4]
 5202 0008 0B46     		mov	r3, r1
 5203 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2443:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2444:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2445:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2446:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2447:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
 5204              		.loc 1 2447 0
 5205 000c 7B68     		ldr	r3, [r7, #4]
 5206 000e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 5207 0010 9BB2     		uxth	r3, r3
 5208 0012 23F44073 		bic	r3, r3, #768
 5209 0016 9AB2     		uxth	r2, r3
 5210 0018 7B68     		ldr	r3, [r7, #4]
 5211 001a 1A80     		strh	r2, [r3, #0]	@ movhi
2448:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Set the CKD value */
2449:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
 5212              		.loc 1 2449 0
 5213 001c 7B68     		ldr	r3, [r7, #4]
 5214 001e 1B88     		ldrh	r3, [r3, #0]	@ movhi
 5215 0020 9AB2     		uxth	r2, r3
 5216 0022 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5217 0024 1343     		orrs	r3, r3, r2
 5218 0026 9AB2     		uxth	r2, r3
 5219 0028 7B68     		ldr	r3, [r7, #4]
 5220 002a 1A80     		strh	r2, [r3, #0]	@ movhi
2450:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5221              		.loc 1 2450 0
 5222 002c 07F10C07 		add	r7, r7, #12
 5223 0030 BD46     		mov	sp, r7
 5224 0032 80BC     		pop	{r7}
 5225 0034 7047     		bx	lr
 5226              		.cfi_endproc
 5227              	.LFE105:
 5229 0036 00BF     		.section	.text.TIM_GetCapture1,"ax",%progbits
 5230              		.align	2
 5231              		.global	TIM_GetCapture1
 5232              		.thumb
 5233              		.thumb_func
 5235              	TIM_GetCapture1:
 5236              	.LFB106:
2451:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2452:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2453:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2454:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2455:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2456:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2457:../StdPeripheralDriver/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2458:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5237              		.loc 1 2458 0
 5238              		.cfi_startproc
 5239              		@ args = 0, pretend = 0, frame = 8
 5240              		@ frame_needed = 1, uses_anonymous_args = 0
 5241              		@ link register save eliminated.
 5242 0000 80B4     		push	{r7}
 5243              	.LCFI231:
 5244              		.cfi_def_cfa_offset 4
 5245              		.cfi_offset 7, -4
 5246 0002 83B0     		sub	sp, sp, #12
 5247              	.LCFI232:
 5248              		.cfi_def_cfa_offset 16
 5249 0004 00AF     		add	r7, sp, #0
 5250              	.LCFI233:
 5251              		.cfi_def_cfa_register 7
 5252 0006 7860     		str	r0, [r7, #4]
2459:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2460:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2461:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2462:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return TIMx->CCR1;
 5253              		.loc 1 2462 0
 5254 0008 7B68     		ldr	r3, [r7, #4]
 5255 000a 9B8E     		ldrh	r3, [r3, #52]	@ movhi
 5256 000c 9BB2     		uxth	r3, r3
2463:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5257              		.loc 1 2463 0
 5258 000e 1846     		mov	r0, r3
 5259 0010 07F10C07 		add	r7, r7, #12
 5260 0014 BD46     		mov	sp, r7
 5261 0016 80BC     		pop	{r7}
 5262 0018 7047     		bx	lr
 5263              		.cfi_endproc
 5264              	.LFE106:
 5266 001a 00BF     		.section	.text.TIM_GetCapture2,"ax",%progbits
 5267              		.align	2
 5268              		.global	TIM_GetCapture2
 5269              		.thumb
 5270              		.thumb_func
 5272              	TIM_GetCapture2:
 5273              	.LFB107:
2464:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2465:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2466:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2467:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2468:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2469:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2470:../StdPeripheralDriver/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2471:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5274              		.loc 1 2471 0
 5275              		.cfi_startproc
 5276              		@ args = 0, pretend = 0, frame = 8
 5277              		@ frame_needed = 1, uses_anonymous_args = 0
 5278              		@ link register save eliminated.
 5279 0000 80B4     		push	{r7}
 5280              	.LCFI234:
 5281              		.cfi_def_cfa_offset 4
 5282              		.cfi_offset 7, -4
 5283 0002 83B0     		sub	sp, sp, #12
 5284              	.LCFI235:
 5285              		.cfi_def_cfa_offset 16
 5286 0004 00AF     		add	r7, sp, #0
 5287              	.LCFI236:
 5288              		.cfi_def_cfa_register 7
 5289 0006 7860     		str	r0, [r7, #4]
2472:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2473:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2474:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2475:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return TIMx->CCR2;
 5290              		.loc 1 2475 0
 5291 0008 7B68     		ldr	r3, [r7, #4]
 5292 000a 1B8F     		ldrh	r3, [r3, #56]	@ movhi
 5293 000c 9BB2     		uxth	r3, r3
2476:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5294              		.loc 1 2476 0
 5295 000e 1846     		mov	r0, r3
 5296 0010 07F10C07 		add	r7, r7, #12
 5297 0014 BD46     		mov	sp, r7
 5298 0016 80BC     		pop	{r7}
 5299 0018 7047     		bx	lr
 5300              		.cfi_endproc
 5301              	.LFE107:
 5303 001a 00BF     		.section	.text.TIM_GetCapture3,"ax",%progbits
 5304              		.align	2
 5305              		.global	TIM_GetCapture3
 5306              		.thumb
 5307              		.thumb_func
 5309              	TIM_GetCapture3:
 5310              	.LFB108:
2477:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2478:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2479:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2480:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2481:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2482:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2483:../StdPeripheralDriver/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
2484:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5311              		.loc 1 2484 0
 5312              		.cfi_startproc
 5313              		@ args = 0, pretend = 0, frame = 8
 5314              		@ frame_needed = 1, uses_anonymous_args = 0
 5315              		@ link register save eliminated.
 5316 0000 80B4     		push	{r7}
 5317              	.LCFI237:
 5318              		.cfi_def_cfa_offset 4
 5319              		.cfi_offset 7, -4
 5320 0002 83B0     		sub	sp, sp, #12
 5321              	.LCFI238:
 5322              		.cfi_def_cfa_offset 16
 5323 0004 00AF     		add	r7, sp, #0
 5324              	.LCFI239:
 5325              		.cfi_def_cfa_register 7
 5326 0006 7860     		str	r0, [r7, #4]
2485:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2486:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2487:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2488:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return TIMx->CCR3;
 5327              		.loc 1 2488 0
 5328 0008 7B68     		ldr	r3, [r7, #4]
 5329 000a 9B8F     		ldrh	r3, [r3, #60]	@ movhi
 5330 000c 9BB2     		uxth	r3, r3
2489:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5331              		.loc 1 2489 0
 5332 000e 1846     		mov	r0, r3
 5333 0010 07F10C07 		add	r7, r7, #12
 5334 0014 BD46     		mov	sp, r7
 5335 0016 80BC     		pop	{r7}
 5336 0018 7047     		bx	lr
 5337              		.cfi_endproc
 5338              	.LFE108:
 5340 001a 00BF     		.section	.text.TIM_GetCapture4,"ax",%progbits
 5341              		.align	2
 5342              		.global	TIM_GetCapture4
 5343              		.thumb
 5344              		.thumb_func
 5346              	TIM_GetCapture4:
 5347              	.LFB109:
2490:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2491:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2492:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2493:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2494:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2495:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2496:../StdPeripheralDriver/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2497:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5348              		.loc 1 2497 0
 5349              		.cfi_startproc
 5350              		@ args = 0, pretend = 0, frame = 8
 5351              		@ frame_needed = 1, uses_anonymous_args = 0
 5352              		@ link register save eliminated.
 5353 0000 80B4     		push	{r7}
 5354              	.LCFI240:
 5355              		.cfi_def_cfa_offset 4
 5356              		.cfi_offset 7, -4
 5357 0002 83B0     		sub	sp, sp, #12
 5358              	.LCFI241:
 5359              		.cfi_def_cfa_offset 16
 5360 0004 00AF     		add	r7, sp, #0
 5361              	.LCFI242:
 5362              		.cfi_def_cfa_register 7
 5363 0006 7860     		str	r0, [r7, #4]
2498:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2499:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2500:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2501:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return TIMx->CCR4;
 5364              		.loc 1 2501 0
 5365 0008 7B68     		ldr	r3, [r7, #4]
 5366 000a B3F84030 		ldrh	r3, [r3, #64]	@ movhi
 5367 000e 9BB2     		uxth	r3, r3
2502:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5368              		.loc 1 2502 0
 5369 0010 1846     		mov	r0, r3
 5370 0012 07F10C07 		add	r7, r7, #12
 5371 0016 BD46     		mov	sp, r7
 5372 0018 80BC     		pop	{r7}
 5373 001a 7047     		bx	lr
 5374              		.cfi_endproc
 5375              	.LFE109:
 5377              		.section	.text.TIM_GetCounter,"ax",%progbits
 5378              		.align	2
 5379              		.global	TIM_GetCounter
 5380              		.thumb
 5381              		.thumb_func
 5383              	TIM_GetCounter:
 5384              	.LFB110:
2503:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2504:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2505:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2506:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2507:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval Counter Register value.
2508:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2509:../StdPeripheralDriver/src/stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2510:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5385              		.loc 1 2510 0
 5386              		.cfi_startproc
 5387              		@ args = 0, pretend = 0, frame = 8
 5388              		@ frame_needed = 1, uses_anonymous_args = 0
 5389              		@ link register save eliminated.
 5390 0000 80B4     		push	{r7}
 5391              	.LCFI243:
 5392              		.cfi_def_cfa_offset 4
 5393              		.cfi_offset 7, -4
 5394 0002 83B0     		sub	sp, sp, #12
 5395              	.LCFI244:
 5396              		.cfi_def_cfa_offset 16
 5397 0004 00AF     		add	r7, sp, #0
 5398              	.LCFI245:
 5399              		.cfi_def_cfa_register 7
 5400 0006 7860     		str	r0, [r7, #4]
2511:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2512:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2513:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the Counter Register value */
2514:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return TIMx->CNT;
 5401              		.loc 1 2514 0
 5402 0008 7B68     		ldr	r3, [r7, #4]
 5403 000a 9B8C     		ldrh	r3, [r3, #36]	@ movhi
 5404 000c 9BB2     		uxth	r3, r3
2515:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5405              		.loc 1 2515 0
 5406 000e 1846     		mov	r0, r3
 5407 0010 07F10C07 		add	r7, r7, #12
 5408 0014 BD46     		mov	sp, r7
 5409 0016 80BC     		pop	{r7}
 5410 0018 7047     		bx	lr
 5411              		.cfi_endproc
 5412              	.LFE110:
 5414 001a 00BF     		.section	.text.TIM_GetPrescaler,"ax",%progbits
 5415              		.align	2
 5416              		.global	TIM_GetPrescaler
 5417              		.thumb
 5418              		.thumb_func
 5420              	TIM_GetPrescaler:
 5421              	.LFB111:
2516:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2517:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2518:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2519:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2520:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval Prescaler Register value.
2521:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2522:../StdPeripheralDriver/src/stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2523:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5422              		.loc 1 2523 0
 5423              		.cfi_startproc
 5424              		@ args = 0, pretend = 0, frame = 8
 5425              		@ frame_needed = 1, uses_anonymous_args = 0
 5426              		@ link register save eliminated.
 5427 0000 80B4     		push	{r7}
 5428              	.LCFI246:
 5429              		.cfi_def_cfa_offset 4
 5430              		.cfi_offset 7, -4
 5431 0002 83B0     		sub	sp, sp, #12
 5432              	.LCFI247:
 5433              		.cfi_def_cfa_offset 16
 5434 0004 00AF     		add	r7, sp, #0
 5435              	.LCFI248:
 5436              		.cfi_def_cfa_register 7
 5437 0006 7860     		str	r0, [r7, #4]
2524:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2525:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2526:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2527:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return TIMx->PSC;
 5438              		.loc 1 2527 0
 5439 0008 7B68     		ldr	r3, [r7, #4]
 5440 000a 1B8D     		ldrh	r3, [r3, #40]	@ movhi
 5441 000c 9BB2     		uxth	r3, r3
2528:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5442              		.loc 1 2528 0
 5443 000e 1846     		mov	r0, r3
 5444 0010 07F10C07 		add	r7, r7, #12
 5445 0014 BD46     		mov	sp, r7
 5446 0016 80BC     		pop	{r7}
 5447 0018 7047     		bx	lr
 5448              		.cfi_endproc
 5449              	.LFE111:
 5451 001a 00BF     		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 5452              		.align	2
 5453              		.global	TIM_GetFlagStatus
 5454              		.thumb
 5455              		.thumb_func
 5457              	TIM_GetFlagStatus:
 5458              	.LFB112:
2529:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2530:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2531:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2532:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2533:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2534:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2535:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2536:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2537:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2538:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2539:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2540:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2541:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2542:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2543:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2544:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2545:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2546:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2547:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note
2548:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2549:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2550:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2551:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2552:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2553:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2554:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2555:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2556:../StdPeripheralDriver/src/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2557:../StdPeripheralDriver/src/stm32f10x_tim.c **** { 
 5459              		.loc 1 2557 0
 5460              		.cfi_startproc
 5461              		@ args = 0, pretend = 0, frame = 16
 5462              		@ frame_needed = 1, uses_anonymous_args = 0
 5463              		@ link register save eliminated.
 5464 0000 80B4     		push	{r7}
 5465              	.LCFI249:
 5466              		.cfi_def_cfa_offset 4
 5467              		.cfi_offset 7, -4
 5468 0002 85B0     		sub	sp, sp, #20
 5469              	.LCFI250:
 5470              		.cfi_def_cfa_offset 24
 5471 0004 00AF     		add	r7, sp, #0
 5472              	.LCFI251:
 5473              		.cfi_def_cfa_register 7
 5474 0006 7860     		str	r0, [r7, #4]
 5475 0008 0B46     		mov	r3, r1
 5476 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2558:../StdPeripheralDriver/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5477              		.loc 1 2558 0
 5478 000c 4FF00003 		mov	r3, #0
 5479 0010 FB73     		strb	r3, [r7, #15]
2559:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2560:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2561:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2562:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2563:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
 5480              		.loc 1 2563 0
 5481 0012 7B68     		ldr	r3, [r7, #4]
 5482 0014 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5483 0016 9AB2     		uxth	r2, r3
 5484 0018 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5485 001a 1340     		ands	r3, r3, r2
 5486 001c 9BB2     		uxth	r3, r3
 5487 001e 002B     		cmp	r3, #0
 5488 0020 03D0     		beq	.L158
2564:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2565:../StdPeripheralDriver/src/stm32f10x_tim.c ****     bitstatus = SET;
 5489              		.loc 1 2565 0
 5490 0022 4FF00103 		mov	r3, #1
 5491 0026 FB73     		strb	r3, [r7, #15]
 5492 0028 02E0     		b	.L159
 5493              	.L158:
2566:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2567:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2568:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2569:../StdPeripheralDriver/src/stm32f10x_tim.c ****     bitstatus = RESET;
 5494              		.loc 1 2569 0
 5495 002a 4FF00003 		mov	r3, #0
 5496 002e FB73     		strb	r3, [r7, #15]
 5497              	.L159:
2570:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2571:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return bitstatus;
 5498              		.loc 1 2571 0
 5499 0030 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2572:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5500              		.loc 1 2572 0
 5501 0032 1846     		mov	r0, r3
 5502 0034 07F11407 		add	r7, r7, #20
 5503 0038 BD46     		mov	sp, r7
 5504 003a 80BC     		pop	{r7}
 5505 003c 7047     		bx	lr
 5506              		.cfi_endproc
 5507              	.LFE112:
 5509 003e 00BF     		.section	.text.TIM_ClearFlag,"ax",%progbits
 5510              		.align	2
 5511              		.global	TIM_ClearFlag
 5512              		.thumb
 5513              		.thumb_func
 5515              	TIM_ClearFlag:
 5516              	.LFB113:
2573:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2574:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2575:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2576:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2577:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2578:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2579:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2580:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2581:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2582:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2583:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2584:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2585:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2586:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2587:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2588:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2589:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2590:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2591:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note
2592:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2593:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2594:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2595:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2596:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2597:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
2598:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2599:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2600:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2601:../StdPeripheralDriver/src/stm32f10x_tim.c **** {  
 5517              		.loc 1 2601 0
 5518              		.cfi_startproc
 5519              		@ args = 0, pretend = 0, frame = 8
 5520              		@ frame_needed = 1, uses_anonymous_args = 0
 5521              		@ link register save eliminated.
 5522 0000 80B4     		push	{r7}
 5523              	.LCFI252:
 5524              		.cfi_def_cfa_offset 4
 5525              		.cfi_offset 7, -4
 5526 0002 83B0     		sub	sp, sp, #12
 5527              	.LCFI253:
 5528              		.cfi_def_cfa_offset 16
 5529 0004 00AF     		add	r7, sp, #0
 5530              	.LCFI254:
 5531              		.cfi_def_cfa_register 7
 5532 0006 7860     		str	r0, [r7, #4]
 5533 0008 0B46     		mov	r3, r1
 5534 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2602:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2603:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2604:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2605:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
2606:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Clear the flags */
2607:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
 5535              		.loc 1 2607 0
 5536 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5537 000e 6FEA0303 		mvn	r3, r3
 5538 0012 9AB2     		uxth	r2, r3
 5539 0014 7B68     		ldr	r3, [r7, #4]
 5540 0016 1A82     		strh	r2, [r3, #16]	@ movhi
2608:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5541              		.loc 1 2608 0
 5542 0018 07F10C07 		add	r7, r7, #12
 5543 001c BD46     		mov	sp, r7
 5544 001e 80BC     		pop	{r7}
 5545 0020 7047     		bx	lr
 5546              		.cfi_endproc
 5547              	.LFE113:
 5549 0022 00BF     		.section	.text.TIM_GetITStatus,"ax",%progbits
 5550              		.align	2
 5551              		.global	TIM_GetITStatus
 5552              		.thumb
 5553              		.thumb_func
 5555              	TIM_GetITStatus:
 5556              	.LFB114:
2609:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2610:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2611:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2612:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2613:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2614:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2615:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2616:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2617:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2618:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2619:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2620:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2621:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2622:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2623:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note
2624:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2625:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2626:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2627:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2628:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2629:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
2630:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2631:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2632:../StdPeripheralDriver/src/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2633:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5557              		.loc 1 2633 0
 5558              		.cfi_startproc
 5559              		@ args = 0, pretend = 0, frame = 16
 5560              		@ frame_needed = 1, uses_anonymous_args = 0
 5561              		@ link register save eliminated.
 5562 0000 80B4     		push	{r7}
 5563              	.LCFI255:
 5564              		.cfi_def_cfa_offset 4
 5565              		.cfi_offset 7, -4
 5566 0002 85B0     		sub	sp, sp, #20
 5567              	.LCFI256:
 5568              		.cfi_def_cfa_offset 24
 5569 0004 00AF     		add	r7, sp, #0
 5570              	.LCFI257:
 5571              		.cfi_def_cfa_register 7
 5572 0006 7860     		str	r0, [r7, #4]
 5573 0008 0B46     		mov	r3, r1
 5574 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2634:../StdPeripheralDriver/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5575              		.loc 1 2634 0
 5576 000c 4FF00003 		mov	r3, #0
 5577 0010 FB73     		strb	r3, [r7, #15]
2635:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 5578              		.loc 1 2635 0
 5579 0012 4FF00003 		mov	r3, #0
 5580 0016 BB81     		strh	r3, [r7, #12]	@ movhi
 5581 0018 4FF00003 		mov	r3, #0
 5582 001c 7B81     		strh	r3, [r7, #10]	@ movhi
2636:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2637:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2638:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2639:../StdPeripheralDriver/src/stm32f10x_tim.c ****    
2640:../StdPeripheralDriver/src/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
 5583              		.loc 1 2640 0
 5584 001e 7B68     		ldr	r3, [r7, #4]
 5585 0020 1B8A     		ldrh	r3, [r3, #16]	@ movhi
 5586 0022 9AB2     		uxth	r2, r3
 5587 0024 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5588 0026 1340     		ands	r3, r3, r2
 5589 0028 BB81     		strh	r3, [r7, #12]	@ movhi
2641:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2642:../StdPeripheralDriver/src/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
 5590              		.loc 1 2642 0
 5591 002a 7B68     		ldr	r3, [r7, #4]
 5592 002c 9B89     		ldrh	r3, [r3, #12]	@ movhi
 5593 002e 9AB2     		uxth	r2, r3
 5594 0030 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5595 0032 1340     		ands	r3, r3, r2
 5596 0034 7B81     		strh	r3, [r7, #10]	@ movhi
2643:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5597              		.loc 1 2643 0
 5598 0036 BB89     		ldrh	r3, [r7, #12]
 5599 0038 002B     		cmp	r3, #0
 5600 003a 06D0     		beq	.L163
 5601              		.loc 1 2643 0 is_stmt 0 discriminator 1
 5602 003c 7B89     		ldrh	r3, [r7, #10]
 5603 003e 002B     		cmp	r3, #0
 5604 0040 03D0     		beq	.L163
2644:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2645:../StdPeripheralDriver/src/stm32f10x_tim.c ****     bitstatus = SET;
 5605              		.loc 1 2645 0 is_stmt 1
 5606 0042 4FF00103 		mov	r3, #1
 5607 0046 FB73     		strb	r3, [r7, #15]
 5608 0048 02E0     		b	.L164
 5609              	.L163:
2646:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2647:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2648:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2649:../StdPeripheralDriver/src/stm32f10x_tim.c ****     bitstatus = RESET;
 5610              		.loc 1 2649 0
 5611 004a 4FF00003 		mov	r3, #0
 5612 004e FB73     		strb	r3, [r7, #15]
 5613              	.L164:
2650:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2651:../StdPeripheralDriver/src/stm32f10x_tim.c ****   return bitstatus;
 5614              		.loc 1 2651 0
 5615 0050 FB7B     		ldrb	r3, [r7, #15]	@ zero_extendqisi2
2652:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5616              		.loc 1 2652 0
 5617 0052 1846     		mov	r0, r3
 5618 0054 07F11407 		add	r7, r7, #20
 5619 0058 BD46     		mov	sp, r7
 5620 005a 80BC     		pop	{r7}
 5621 005c 7047     		bx	lr
 5622              		.cfi_endproc
 5623              	.LFE114:
 5625 005e 00BF     		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 5626              		.align	2
 5627              		.global	TIM_ClearITPendingBit
 5628              		.thumb
 5629              		.thumb_func
 5631              	TIM_ClearITPendingBit:
 5632              	.LFB115:
2653:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2654:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2655:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2656:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2657:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2658:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2659:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2660:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2661:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2662:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2663:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2664:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2665:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2666:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2667:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @note
2668:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2669:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2670:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2671:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2672:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2673:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2674:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2675:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2676:../StdPeripheralDriver/src/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2677:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5633              		.loc 1 2677 0
 5634              		.cfi_startproc
 5635              		@ args = 0, pretend = 0, frame = 8
 5636              		@ frame_needed = 1, uses_anonymous_args = 0
 5637              		@ link register save eliminated.
 5638 0000 80B4     		push	{r7}
 5639              	.LCFI258:
 5640              		.cfi_def_cfa_offset 4
 5641              		.cfi_offset 7, -4
 5642 0002 83B0     		sub	sp, sp, #12
 5643              	.LCFI259:
 5644              		.cfi_def_cfa_offset 16
 5645 0004 00AF     		add	r7, sp, #0
 5646              	.LCFI260:
 5647              		.cfi_def_cfa_register 7
 5648 0006 7860     		str	r0, [r7, #4]
 5649 0008 0B46     		mov	r3, r1
 5650 000a 7B80     		strh	r3, [r7, #2]	@ movhi
2678:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Check the parameters */
2679:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2680:../StdPeripheralDriver/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2681:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2682:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
 5651              		.loc 1 2682 0
 5652 000c 7B88     		ldrh	r3, [r7, #2]	@ movhi
 5653 000e 6FEA0303 		mvn	r3, r3
 5654 0012 9AB2     		uxth	r2, r3
 5655 0014 7B68     		ldr	r3, [r7, #4]
 5656 0016 1A82     		strh	r2, [r3, #16]	@ movhi
2683:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5657              		.loc 1 2683 0
 5658 0018 07F10C07 		add	r7, r7, #12
 5659 001c BD46     		mov	sp, r7
 5660 001e 80BC     		pop	{r7}
 5661 0020 7047     		bx	lr
 5662              		.cfi_endproc
 5663              	.LFE115:
 5665 0022 00BF     		.section	.text.TI1_Config,"ax",%progbits
 5666              		.align	2
 5667              		.thumb
 5668              		.thumb_func
 5670              	TI1_Config:
 5671              	.LFB116:
2684:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2685:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2686:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2687:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2688:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2689:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2690:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2691:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2692:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2693:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2694:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2695:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2696:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2697:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2698:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2699:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2700:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2701:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2702:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2703:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5672              		.loc 1 2703 0
 5673              		.cfi_startproc
 5674              		@ args = 0, pretend = 0, frame = 24
 5675              		@ frame_needed = 1, uses_anonymous_args = 0
 5676              		@ link register save eliminated.
 5677 0000 80B4     		push	{r7}
 5678              	.LCFI261:
 5679              		.cfi_def_cfa_offset 4
 5680              		.cfi_offset 7, -4
 5681 0002 87B0     		sub	sp, sp, #28
 5682              	.LCFI262:
 5683              		.cfi_def_cfa_offset 32
 5684 0004 00AF     		add	r7, sp, #0
 5685              	.LCFI263:
 5686              		.cfi_def_cfa_register 7
 5687 0006 F860     		str	r0, [r7, #12]
 5688 0008 7981     		strh	r1, [r7, #10]	@ movhi
 5689 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 5690 000c FB80     		strh	r3, [r7, #6]	@ movhi
2704:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
 5691              		.loc 1 2704 0
 5692 000e 4FF00003 		mov	r3, #0
 5693 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 5694 0014 4FF00003 		mov	r3, #0
 5695 0018 FB82     		strh	r3, [r7, #22]	@ movhi
2705:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2706:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
 5696              		.loc 1 2706 0
 5697 001a FB68     		ldr	r3, [r7, #12]
 5698 001c 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5699 001e 9BB2     		uxth	r3, r3
 5700 0020 23F00103 		bic	r3, r3, #1
 5701 0024 9AB2     		uxth	r2, r3
 5702 0026 FB68     		ldr	r3, [r7, #12]
 5703 0028 1A84     		strh	r2, [r3, #32]	@ movhi
2707:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5704              		.loc 1 2707 0
 5705 002a FB68     		ldr	r3, [r7, #12]
 5706 002c 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5707 002e BB82     		strh	r3, [r7, #20]	@ movhi
2708:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5708              		.loc 1 2708 0
 5709 0030 FB68     		ldr	r3, [r7, #12]
 5710 0032 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5711 0034 FB82     		strh	r3, [r7, #22]	@ movhi
2709:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2710:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 5712              		.loc 1 2710 0
 5713 0036 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5714 0038 23F0F303 		bic	r3, r3, #243
 5715 003c BB82     		strh	r3, [r7, #20]	@ movhi
2711:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 5716              		.loc 1 2711 0
 5717 003e FB88     		ldrh	r3, [r7, #6]	@ movhi
 5718 0040 4FEA0313 		lsl	r3, r3, #4
 5719 0044 9AB2     		uxth	r2, r3
 5720 0046 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5721 0048 1343     		orrs	r3, r3, r2
 5722 004a 9AB2     		uxth	r2, r3
 5723 004c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5724 004e 1343     		orrs	r3, r3, r2
 5725 0050 BB82     		strh	r3, [r7, #20]	@ movhi
2712:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2713:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 5726              		.loc 1 2713 0
 5727 0052 FA68     		ldr	r2, [r7, #12]
 5728 0054 4FF43053 		mov	r3, #11264
 5729 0058 C4F20103 		movt	r3, 16385
 5730 005c 9A42     		cmp	r2, r3
 5731 005e 1FD0     		beq	.L168
 5732              		.loc 1 2713 0 is_stmt 0 discriminator 1
 5733 0060 FA68     		ldr	r2, [r7, #12]
 5734 0062 4FF45053 		mov	r3, #13312
 5735 0066 C4F20103 		movt	r3, 16385
 5736 006a 9A42     		cmp	r2, r3
 5737 006c 18D0     		beq	.L168
 5738 006e FB68     		ldr	r3, [r7, #12]
 5739 0070 B3F1804F 		cmp	r3, #1073741824
 5740 0074 14D0     		beq	.L168
 5741 0076 FA68     		ldr	r2, [r7, #12]
 5742 0078 4FF48063 		mov	r3, #1024
 5743 007c C4F20003 		movt	r3, 16384
 5744 0080 9A42     		cmp	r2, r3
 5745 0082 0DD0     		beq	.L168
 5746 0084 FA68     		ldr	r2, [r7, #12]
 5747 0086 4FF40063 		mov	r3, #2048
 5748 008a C4F20003 		movt	r3, 16384
 5749 008e 9A42     		cmp	r2, r3
 5750 0090 06D0     		beq	.L168
2714:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 5751              		.loc 1 2714 0 is_stmt 1
 5752 0092 FA68     		ldr	r2, [r7, #12]
 5753 0094 4FF44063 		mov	r3, #3072
 5754 0098 C4F20003 		movt	r3, 16384
 5755 009c 9A42     		cmp	r2, r3
 5756 009e 0BD1     		bne	.L169
 5757              	.L168:
2715:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2716:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2717:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
 5758              		.loc 1 2717 0
 5759 00a0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5760 00a2 23F00203 		bic	r3, r3, #2
 5761 00a6 FB82     		strh	r3, [r7, #22]	@ movhi
2718:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5762              		.loc 1 2718 0
 5763 00a8 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5764 00aa FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5765 00ac 1343     		orrs	r3, r3, r2
 5766 00ae 9BB2     		uxth	r3, r3
 5767 00b0 43F00103 		orr	r3, r3, #1
 5768 00b4 FB82     		strh	r3, [r7, #22]	@ movhi
 5769 00b6 0AE0     		b	.L170
 5770              	.L169:
2719:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2720:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2721:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2722:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2723:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
 5771              		.loc 1 2723 0
 5772 00b8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5773 00ba 23F00A03 		bic	r3, r3, #10
 5774 00be FB82     		strh	r3, [r7, #22]	@ movhi
2724:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 5775              		.loc 1 2724 0
 5776 00c0 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5777 00c2 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5778 00c4 1343     		orrs	r3, r3, r2
 5779 00c6 9BB2     		uxth	r3, r3
 5780 00c8 43F00103 		orr	r3, r3, #1
 5781 00cc FB82     		strh	r3, [r7, #22]	@ movhi
 5782              	.L170:
2725:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2726:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2727:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2728:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 5783              		.loc 1 2728 0
 5784 00ce FB68     		ldr	r3, [r7, #12]
 5785 00d0 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5786 00d2 1A83     		strh	r2, [r3, #24]	@ movhi
2729:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 5787              		.loc 1 2729 0
 5788 00d4 FB68     		ldr	r3, [r7, #12]
 5789 00d6 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5790 00d8 1A84     		strh	r2, [r3, #32]	@ movhi
2730:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5791              		.loc 1 2730 0
 5792 00da 07F11C07 		add	r7, r7, #28
 5793 00de BD46     		mov	sp, r7
 5794 00e0 80BC     		pop	{r7}
 5795 00e2 7047     		bx	lr
 5796              		.cfi_endproc
 5797              	.LFE116:
 5799              		.section	.text.TI2_Config,"ax",%progbits
 5800              		.align	2
 5801              		.thumb
 5802              		.thumb_func
 5804              	TI2_Config:
 5805              	.LFB117:
2731:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2732:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2733:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2734:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2735:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2736:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2737:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2738:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2739:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2740:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2741:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2742:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2743:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2744:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2745:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2746:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2747:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2748:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2749:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2750:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5806              		.loc 1 2750 0
 5807              		.cfi_startproc
 5808              		@ args = 0, pretend = 0, frame = 24
 5809              		@ frame_needed = 1, uses_anonymous_args = 0
 5810              		@ link register save eliminated.
 5811 0000 80B4     		push	{r7}
 5812              	.LCFI264:
 5813              		.cfi_def_cfa_offset 4
 5814              		.cfi_offset 7, -4
 5815 0002 87B0     		sub	sp, sp, #28
 5816              	.LCFI265:
 5817              		.cfi_def_cfa_offset 32
 5818 0004 00AF     		add	r7, sp, #0
 5819              	.LCFI266:
 5820              		.cfi_def_cfa_register 7
 5821 0006 F860     		str	r0, [r7, #12]
 5822 0008 7981     		strh	r1, [r7, #10]	@ movhi
 5823 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 5824 000c FB80     		strh	r3, [r7, #6]	@ movhi
2751:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 5825              		.loc 1 2751 0
 5826 000e 4FF00003 		mov	r3, #0
 5827 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 5828 0014 4FF00003 		mov	r3, #0
 5829 0018 FB82     		strh	r3, [r7, #22]	@ movhi
 5830 001a 4FF00003 		mov	r3, #0
 5831 001e 7B82     		strh	r3, [r7, #18]	@ movhi
2752:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2753:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 5832              		.loc 1 2753 0
 5833 0020 FB68     		ldr	r3, [r7, #12]
 5834 0022 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5835 0024 9BB2     		uxth	r3, r3
 5836 0026 23F01003 		bic	r3, r3, #16
 5837 002a 9AB2     		uxth	r2, r3
 5838 002c FB68     		ldr	r3, [r7, #12]
 5839 002e 1A84     		strh	r2, [r3, #32]	@ movhi
2754:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 5840              		.loc 1 2754 0
 5841 0030 FB68     		ldr	r3, [r7, #12]
 5842 0032 1B8B     		ldrh	r3, [r3, #24]	@ movhi
 5843 0034 BB82     		strh	r3, [r7, #20]	@ movhi
2755:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5844              		.loc 1 2755 0
 5845 0036 FB68     		ldr	r3, [r7, #12]
 5846 0038 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5847 003a FB82     		strh	r3, [r7, #22]	@ movhi
2756:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 5848              		.loc 1 2756 0
 5849 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5850 003e 4FEA0313 		lsl	r3, r3, #4
 5851 0042 7B82     		strh	r3, [r7, #18]	@ movhi
2757:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2758:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 5852              		.loc 1 2758 0
 5853 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5854 0046 23F44073 		bic	r3, r3, #768
 5855 004a 4FEA0353 		lsl	r3, r3, #20
 5856 004e 4FEA1353 		lsr	r3, r3, #20
 5857 0052 BB82     		strh	r3, [r7, #20]	@ movhi
2759:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 5858              		.loc 1 2759 0
 5859 0054 FB88     		ldrh	r3, [r7, #6]	@ movhi
 5860 0056 4FEA0333 		lsl	r3, r3, #12
 5861 005a 9AB2     		uxth	r2, r3
 5862 005c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5863 005e 1343     		orrs	r3, r3, r2
 5864 0060 BB82     		strh	r3, [r7, #20]	@ movhi
2760:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 5865              		.loc 1 2760 0
 5866 0062 3B89     		ldrh	r3, [r7, #8]	@ movhi
 5867 0064 4FEA0323 		lsl	r3, r3, #8
 5868 0068 9AB2     		uxth	r2, r3
 5869 006a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 5870 006c 1343     		orrs	r3, r3, r2
 5871 006e BB82     		strh	r3, [r7, #20]	@ movhi
2761:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2762:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 5872              		.loc 1 2762 0
 5873 0070 FA68     		ldr	r2, [r7, #12]
 5874 0072 4FF43053 		mov	r3, #11264
 5875 0076 C4F20103 		movt	r3, 16385
 5876 007a 9A42     		cmp	r2, r3
 5877 007c 1FD0     		beq	.L172
 5878              		.loc 1 2762 0 is_stmt 0 discriminator 1
 5879 007e FA68     		ldr	r2, [r7, #12]
 5880 0080 4FF45053 		mov	r3, #13312
 5881 0084 C4F20103 		movt	r3, 16385
 5882 0088 9A42     		cmp	r2, r3
 5883 008a 18D0     		beq	.L172
 5884 008c FB68     		ldr	r3, [r7, #12]
 5885 008e B3F1804F 		cmp	r3, #1073741824
 5886 0092 14D0     		beq	.L172
 5887 0094 FA68     		ldr	r2, [r7, #12]
 5888 0096 4FF48063 		mov	r3, #1024
 5889 009a C4F20003 		movt	r3, 16384
 5890 009e 9A42     		cmp	r2, r3
 5891 00a0 0DD0     		beq	.L172
 5892 00a2 FA68     		ldr	r2, [r7, #12]
 5893 00a4 4FF40063 		mov	r3, #2048
 5894 00a8 C4F20003 		movt	r3, 16384
 5895 00ac 9A42     		cmp	r2, r3
 5896 00ae 06D0     		beq	.L172
2763:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 5897              		.loc 1 2763 0 is_stmt 1
 5898 00b0 FA68     		ldr	r2, [r7, #12]
 5899 00b2 4FF44063 		mov	r3, #3072
 5900 00b6 C4F20003 		movt	r3, 16384
 5901 00ba 9A42     		cmp	r2, r3
 5902 00bc 0BD1     		bne	.L173
 5903              	.L172:
2764:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2765:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2766:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
 5904              		.loc 1 2766 0
 5905 00be FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5906 00c0 23F02003 		bic	r3, r3, #32
 5907 00c4 FB82     		strh	r3, [r7, #22]	@ movhi
2767:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 5908              		.loc 1 2767 0
 5909 00c6 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 5910 00c8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5911 00ca 1343     		orrs	r3, r3, r2
 5912 00cc 9BB2     		uxth	r3, r3
 5913 00ce 43F01003 		orr	r3, r3, #16
 5914 00d2 FB82     		strh	r3, [r7, #22]	@ movhi
 5915 00d4 0AE0     		b	.L174
 5916              	.L173:
2768:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2769:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2770:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2771:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2772:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 5917              		.loc 1 2772 0
 5918 00d6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5919 00d8 23F0A003 		bic	r3, r3, #160
 5920 00dc FB82     		strh	r3, [r7, #22]	@ movhi
2773:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 5921              		.loc 1 2773 0
 5922 00de 7A89     		ldrh	r2, [r7, #10]	@ movhi
 5923 00e0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 5924 00e2 1343     		orrs	r3, r3, r2
 5925 00e4 9BB2     		uxth	r3, r3
 5926 00e6 43F01003 		orr	r3, r3, #16
 5927 00ea FB82     		strh	r3, [r7, #22]	@ movhi
 5928              	.L174:
2774:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2775:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2776:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2777:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 5929              		.loc 1 2777 0
 5930 00ec FB68     		ldr	r3, [r7, #12]
 5931 00ee BA8A     		ldrh	r2, [r7, #20]	@ movhi
 5932 00f0 1A83     		strh	r2, [r3, #24]	@ movhi
2778:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 5933              		.loc 1 2778 0
 5934 00f2 FB68     		ldr	r3, [r7, #12]
 5935 00f4 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 5936 00f6 1A84     		strh	r2, [r3, #32]	@ movhi
2779:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 5937              		.loc 1 2779 0
 5938 00f8 07F11C07 		add	r7, r7, #28
 5939 00fc BD46     		mov	sp, r7
 5940 00fe 80BC     		pop	{r7}
 5941 0100 7047     		bx	lr
 5942              		.cfi_endproc
 5943              	.LFE117:
 5945 0102 00BF     		.section	.text.TI3_Config,"ax",%progbits
 5946              		.align	2
 5947              		.thumb
 5948              		.thumb_func
 5950              	TI3_Config:
 5951              	.LFB118:
2780:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2781:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2782:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2783:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2784:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2785:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2786:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2787:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2788:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2789:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2790:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2791:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
2792:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2793:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2794:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2795:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2796:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2797:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2798:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2799:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 5952              		.loc 1 2799 0
 5953              		.cfi_startproc
 5954              		@ args = 0, pretend = 0, frame = 24
 5955              		@ frame_needed = 1, uses_anonymous_args = 0
 5956              		@ link register save eliminated.
 5957 0000 80B4     		push	{r7}
 5958              	.LCFI267:
 5959              		.cfi_def_cfa_offset 4
 5960              		.cfi_offset 7, -4
 5961 0002 87B0     		sub	sp, sp, #28
 5962              	.LCFI268:
 5963              		.cfi_def_cfa_offset 32
 5964 0004 00AF     		add	r7, sp, #0
 5965              	.LCFI269:
 5966              		.cfi_def_cfa_register 7
 5967 0006 F860     		str	r0, [r7, #12]
 5968 0008 7981     		strh	r1, [r7, #10]	@ movhi
 5969 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 5970 000c FB80     		strh	r3, [r7, #6]	@ movhi
2800:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 5971              		.loc 1 2800 0
 5972 000e 4FF00003 		mov	r3, #0
 5973 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 5974 0014 4FF00003 		mov	r3, #0
 5975 0018 FB82     		strh	r3, [r7, #22]	@ movhi
 5976 001a 4FF00003 		mov	r3, #0
 5977 001e 7B82     		strh	r3, [r7, #18]	@ movhi
2801:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2802:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 5978              		.loc 1 2802 0
 5979 0020 FB68     		ldr	r3, [r7, #12]
 5980 0022 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5981 0024 9BB2     		uxth	r3, r3
 5982 0026 23F48073 		bic	r3, r3, #256
 5983 002a 9AB2     		uxth	r2, r3
 5984 002c FB68     		ldr	r3, [r7, #12]
 5985 002e 1A84     		strh	r2, [r3, #32]	@ movhi
2803:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 5986              		.loc 1 2803 0
 5987 0030 FB68     		ldr	r3, [r7, #12]
 5988 0032 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 5989 0034 BB82     		strh	r3, [r7, #20]	@ movhi
2804:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 5990              		.loc 1 2804 0
 5991 0036 FB68     		ldr	r3, [r7, #12]
 5992 0038 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 5993 003a FB82     		strh	r3, [r7, #22]	@ movhi
2805:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 5994              		.loc 1 2805 0
 5995 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 5996 003e 4FEA0323 		lsl	r3, r3, #8
 5997 0042 7B82     		strh	r3, [r7, #18]	@ movhi
2806:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2807:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 5998              		.loc 1 2807 0
 5999 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6000 0046 23F0F303 		bic	r3, r3, #243
 6001 004a BB82     		strh	r3, [r7, #20]	@ movhi
2808:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 6002              		.loc 1 2808 0
 6003 004c FB88     		ldrh	r3, [r7, #6]	@ movhi
 6004 004e 4FEA0313 		lsl	r3, r3, #4
 6005 0052 9AB2     		uxth	r2, r3
 6006 0054 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6007 0056 1343     		orrs	r3, r3, r2
 6008 0058 9AB2     		uxth	r2, r3
 6009 005a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6010 005c 1343     		orrs	r3, r3, r2
 6011 005e BB82     		strh	r3, [r7, #20]	@ movhi
2809:../StdPeripheralDriver/src/stm32f10x_tim.c ****     
2810:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 6012              		.loc 1 2810 0
 6013 0060 FA68     		ldr	r2, [r7, #12]
 6014 0062 4FF43053 		mov	r3, #11264
 6015 0066 C4F20103 		movt	r3, 16385
 6016 006a 9A42     		cmp	r2, r3
 6017 006c 1FD0     		beq	.L176
 6018              		.loc 1 2810 0 is_stmt 0 discriminator 1
 6019 006e FA68     		ldr	r2, [r7, #12]
 6020 0070 4FF45053 		mov	r3, #13312
 6021 0074 C4F20103 		movt	r3, 16385
 6022 0078 9A42     		cmp	r2, r3
 6023 007a 18D0     		beq	.L176
 6024 007c FB68     		ldr	r3, [r7, #12]
 6025 007e B3F1804F 		cmp	r3, #1073741824
 6026 0082 14D0     		beq	.L176
 6027 0084 FA68     		ldr	r2, [r7, #12]
 6028 0086 4FF48063 		mov	r3, #1024
 6029 008a C4F20003 		movt	r3, 16384
 6030 008e 9A42     		cmp	r2, r3
 6031 0090 0DD0     		beq	.L176
 6032 0092 FA68     		ldr	r2, [r7, #12]
 6033 0094 4FF40063 		mov	r3, #2048
 6034 0098 C4F20003 		movt	r3, 16384
 6035 009c 9A42     		cmp	r2, r3
 6036 009e 06D0     		beq	.L176
2811:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 6037              		.loc 1 2811 0 is_stmt 1
 6038 00a0 FA68     		ldr	r2, [r7, #12]
 6039 00a2 4FF44063 		mov	r3, #3072
 6040 00a6 C4F20003 		movt	r3, 16384
 6041 00aa 9A42     		cmp	r2, r3
 6042 00ac 0BD1     		bne	.L177
 6043              	.L176:
2812:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2813:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2814:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
 6044              		.loc 1 2814 0
 6045 00ae FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6046 00b0 23F40073 		bic	r3, r3, #512
 6047 00b4 FB82     		strh	r3, [r7, #22]	@ movhi
2815:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 6048              		.loc 1 2815 0
 6049 00b6 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6050 00b8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6051 00ba 1343     		orrs	r3, r3, r2
 6052 00bc 9BB2     		uxth	r3, r3
 6053 00be 43F48073 		orr	r3, r3, #256
 6054 00c2 FB82     		strh	r3, [r7, #22]	@ movhi
 6055 00c4 0AE0     		b	.L178
 6056              	.L177:
2816:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2817:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2818:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2819:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2820:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 6057              		.loc 1 2820 0
 6058 00c6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6059 00c8 23F42063 		bic	r3, r3, #2560
 6060 00cc FB82     		strh	r3, [r7, #22]	@ movhi
2821:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 6061              		.loc 1 2821 0
 6062 00ce 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6063 00d0 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6064 00d2 1343     		orrs	r3, r3, r2
 6065 00d4 9BB2     		uxth	r3, r3
 6066 00d6 43F48073 		orr	r3, r3, #256
 6067 00da FB82     		strh	r3, [r7, #22]	@ movhi
 6068              	.L178:
2822:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2823:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2824:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2825:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6069              		.loc 1 2825 0
 6070 00dc FB68     		ldr	r3, [r7, #12]
 6071 00de BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6072 00e0 9A83     		strh	r2, [r3, #28]	@ movhi
2826:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 6073              		.loc 1 2826 0
 6074 00e2 FB68     		ldr	r3, [r7, #12]
 6075 00e4 FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6076 00e6 1A84     		strh	r2, [r3, #32]	@ movhi
2827:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 6077              		.loc 1 2827 0
 6078 00e8 07F11C07 		add	r7, r7, #28
 6079 00ec BD46     		mov	sp, r7
 6080 00ee 80BC     		pop	{r7}
 6081 00f0 7047     		bx	lr
 6082              		.cfi_endproc
 6083              	.LFE118:
 6085 00f2 00BF     		.section	.text.TI4_Config,"ax",%progbits
 6086              		.align	2
 6087              		.thumb
 6088              		.thumb_func
 6090              	TI4_Config:
 6091              	.LFB119:
2828:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2829:../StdPeripheralDriver/src/stm32f10x_tim.c **** /**
2830:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @brief  Configure the TI4 as Input.
2831:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2832:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2833:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2834:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2835:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2836:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2837:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2838:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2839:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2840:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2841:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2842:../StdPeripheralDriver/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2843:../StdPeripheralDriver/src/stm32f10x_tim.c ****   * @retval None
2844:../StdPeripheralDriver/src/stm32f10x_tim.c ****   */
2845:../StdPeripheralDriver/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2846:../StdPeripheralDriver/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2847:../StdPeripheralDriver/src/stm32f10x_tim.c **** {
 6092              		.loc 1 2847 0
 6093              		.cfi_startproc
 6094              		@ args = 0, pretend = 0, frame = 24
 6095              		@ frame_needed = 1, uses_anonymous_args = 0
 6096              		@ link register save eliminated.
 6097 0000 80B4     		push	{r7}
 6098              	.LCFI270:
 6099              		.cfi_def_cfa_offset 4
 6100              		.cfi_offset 7, -4
 6101 0002 87B0     		sub	sp, sp, #28
 6102              	.LCFI271:
 6103              		.cfi_def_cfa_offset 32
 6104 0004 00AF     		add	r7, sp, #0
 6105              	.LCFI272:
 6106              		.cfi_def_cfa_register 7
 6107 0006 F860     		str	r0, [r7, #12]
 6108 0008 7981     		strh	r1, [r7, #10]	@ movhi
 6109 000a 3A81     		strh	r2, [r7, #8]	@ movhi
 6110 000c FB80     		strh	r3, [r7, #6]	@ movhi
2848:../StdPeripheralDriver/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 6111              		.loc 1 2848 0
 6112 000e 4FF00003 		mov	r3, #0
 6113 0012 BB82     		strh	r3, [r7, #20]	@ movhi
 6114 0014 4FF00003 		mov	r3, #0
 6115 0018 FB82     		strh	r3, [r7, #22]	@ movhi
 6116 001a 4FF00003 		mov	r3, #0
 6117 001e 7B82     		strh	r3, [r7, #18]	@ movhi
2849:../StdPeripheralDriver/src/stm32f10x_tim.c **** 
2850:../StdPeripheralDriver/src/stm32f10x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
2851:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 6118              		.loc 1 2851 0
 6119 0020 FB68     		ldr	r3, [r7, #12]
 6120 0022 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6121 0024 9BB2     		uxth	r3, r3
 6122 0026 23F48053 		bic	r3, r3, #4096
 6123 002a 9AB2     		uxth	r2, r3
 6124 002c FB68     		ldr	r3, [r7, #12]
 6125 002e 1A84     		strh	r2, [r3, #32]	@ movhi
2852:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 6126              		.loc 1 2852 0
 6127 0030 FB68     		ldr	r3, [r7, #12]
 6128 0032 9B8B     		ldrh	r3, [r3, #28]	@ movhi
 6129 0034 BB82     		strh	r3, [r7, #20]	@ movhi
2853:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 6130              		.loc 1 2853 0
 6131 0036 FB68     		ldr	r3, [r7, #12]
 6132 0038 1B8C     		ldrh	r3, [r3, #32]	@ movhi
 6133 003a FB82     		strh	r3, [r7, #22]	@ movhi
2854:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 6134              		.loc 1 2854 0
 6135 003c 7B89     		ldrh	r3, [r7, #10]	@ movhi
 6136 003e 4FEA0333 		lsl	r3, r3, #12
 6137 0042 7B82     		strh	r3, [r7, #18]	@ movhi
2855:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2856:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 6138              		.loc 1 2856 0
 6139 0044 BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6140 0046 23F44073 		bic	r3, r3, #768
 6141 004a 4FEA0353 		lsl	r3, r3, #20
 6142 004e 4FEA1353 		lsr	r3, r3, #20
 6143 0052 BB82     		strh	r3, [r7, #20]	@ movhi
2857:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 6144              		.loc 1 2857 0
 6145 0054 3B89     		ldrh	r3, [r7, #8]	@ movhi
 6146 0056 4FEA0323 		lsl	r3, r3, #8
 6147 005a 9AB2     		uxth	r2, r3
 6148 005c BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6149 005e 1343     		orrs	r3, r3, r2
 6150 0060 BB82     		strh	r3, [r7, #20]	@ movhi
2858:../StdPeripheralDriver/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 6151              		.loc 1 2858 0
 6152 0062 FB88     		ldrh	r3, [r7, #6]	@ movhi
 6153 0064 4FEA0333 		lsl	r3, r3, #12
 6154 0068 9AB2     		uxth	r2, r3
 6155 006a BB8A     		ldrh	r3, [r7, #20]	@ movhi
 6156 006c 1343     		orrs	r3, r3, r2
 6157 006e BB82     		strh	r3, [r7, #20]	@ movhi
2859:../StdPeripheralDriver/src/stm32f10x_tim.c ****   
2860:../StdPeripheralDriver/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 6158              		.loc 1 2860 0
 6159 0070 FA68     		ldr	r2, [r7, #12]
 6160 0072 4FF43053 		mov	r3, #11264
 6161 0076 C4F20103 		movt	r3, 16385
 6162 007a 9A42     		cmp	r2, r3
 6163 007c 1FD0     		beq	.L180
 6164              		.loc 1 2860 0 is_stmt 0 discriminator 1
 6165 007e FA68     		ldr	r2, [r7, #12]
 6166 0080 4FF45053 		mov	r3, #13312
 6167 0084 C4F20103 		movt	r3, 16385
 6168 0088 9A42     		cmp	r2, r3
 6169 008a 18D0     		beq	.L180
 6170 008c FB68     		ldr	r3, [r7, #12]
 6171 008e B3F1804F 		cmp	r3, #1073741824
 6172 0092 14D0     		beq	.L180
 6173 0094 FA68     		ldr	r2, [r7, #12]
 6174 0096 4FF48063 		mov	r3, #1024
 6175 009a C4F20003 		movt	r3, 16384
 6176 009e 9A42     		cmp	r2, r3
 6177 00a0 0DD0     		beq	.L180
 6178 00a2 FA68     		ldr	r2, [r7, #12]
 6179 00a4 4FF40063 		mov	r3, #2048
 6180 00a8 C4F20003 		movt	r3, 16384
 6181 00ac 9A42     		cmp	r2, r3
 6182 00ae 06D0     		beq	.L180
2861:../StdPeripheralDriver/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 6183              		.loc 1 2861 0 is_stmt 1
 6184 00b0 FA68     		ldr	r2, [r7, #12]
 6185 00b2 4FF44063 		mov	r3, #3072
 6186 00b6 C4F20003 		movt	r3, 16384
 6187 00ba 9A42     		cmp	r2, r3
 6188 00bc 0BD1     		bne	.L181
 6189              	.L180:
2862:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2863:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2864:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
 6190              		.loc 1 2864 0
 6191 00be FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6192 00c0 23F40053 		bic	r3, r3, #8192
 6193 00c4 FB82     		strh	r3, [r7, #22]	@ movhi
2865:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 6194              		.loc 1 2865 0
 6195 00c6 7A8A     		ldrh	r2, [r7, #18]	@ movhi
 6196 00c8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6197 00ca 1343     		orrs	r3, r3, r2
 6198 00cc 9BB2     		uxth	r3, r3
 6199 00ce 43F48053 		orr	r3, r3, #4096
 6200 00d2 FB82     		strh	r3, [r7, #22]	@ movhi
 6201 00d4 0EE0     		b	.L182
 6202              	.L181:
2866:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2867:../StdPeripheralDriver/src/stm32f10x_tim.c ****   else
2868:../StdPeripheralDriver/src/stm32f10x_tim.c ****   {
2869:../StdPeripheralDriver/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2870:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 6203              		.loc 1 2870 0
 6204 00d6 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6205 00d8 23F40073 		bic	r3, r3, #512
 6206 00dc 4FEA4343 		lsl	r3, r3, #17
 6207 00e0 4FEA5343 		lsr	r3, r3, #17
 6208 00e4 FB82     		strh	r3, [r7, #22]	@ movhi
2871:../StdPeripheralDriver/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 6209              		.loc 1 2871 0
 6210 00e6 7A89     		ldrh	r2, [r7, #10]	@ movhi
 6211 00e8 FB8A     		ldrh	r3, [r7, #22]	@ movhi
 6212 00ea 1343     		orrs	r3, r3, r2
 6213 00ec 9BB2     		uxth	r3, r3
 6214 00ee 43F48053 		orr	r3, r3, #4096
 6215 00f2 FB82     		strh	r3, [r7, #22]	@ movhi
 6216              	.L182:
2872:../StdPeripheralDriver/src/stm32f10x_tim.c ****   }
2873:../StdPeripheralDriver/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2874:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 6217              		.loc 1 2874 0
 6218 00f4 FB68     		ldr	r3, [r7, #12]
 6219 00f6 BA8A     		ldrh	r2, [r7, #20]	@ movhi
 6220 00f8 9A83     		strh	r2, [r3, #28]	@ movhi
2875:../StdPeripheralDriver/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 6221              		.loc 1 2875 0
 6222 00fa FB68     		ldr	r3, [r7, #12]
 6223 00fc FA8A     		ldrh	r2, [r7, #22]	@ movhi
 6224 00fe 1A84     		strh	r2, [r3, #32]	@ movhi
2876:../StdPeripheralDriver/src/stm32f10x_tim.c **** }
 6225              		.loc 1 2876 0
 6226 0100 07F11C07 		add	r7, r7, #28
 6227 0104 BD46     		mov	sp, r7
 6228 0106 80BC     		pop	{r7}
 6229 0108 7047     		bx	lr
 6230              		.cfi_endproc
 6231              	.LFE119:
 6233 010a 00BF     		.text
 6234              	.Letext0:
 6235              		.file 2 "/home/frolls/ARM/gcc-arm-none-eabi-4_7-2012q4/bin/../lib/gcc/arm-none-eabi/4.7.3/../../..
 6236              		.file 3 "/home/frolls/git/STM32_FreeRTOS_freeModBus/stm32vld_template/CMSIS/stm32f10x.h"
 6237              		.file 4 "/home/frolls/git/STM32_FreeRTOS_freeModBus/stm32vld_template/StdPeripheralDriver/inc/stm3
 6238              		.file 5 "/home/frolls/git/STM32_FreeRTOS_freeModBus/stm32vld_template/CMSIS/core_cm3.h"
DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
     /tmp/ccNZhQ90.s:19     .text.TIM_DeInit:00000000 $t
     /tmp/ccNZhQ90.s:24     .text.TIM_DeInit:00000000 TIM_DeInit
     /tmp/ccNZhQ90.s:320    .text.TIM_TimeBaseInit:00000000 $t
     /tmp/ccNZhQ90.s:325    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
     /tmp/ccNZhQ90.s:479    .text.TIM_OC1Init:00000000 $t
     /tmp/ccNZhQ90.s:484    .text.TIM_OC1Init:00000000 TIM_OC1Init
     /tmp/ccNZhQ90.s:656    .text.TIM_OC2Init:00000000 $t
     /tmp/ccNZhQ90.s:661    .text.TIM_OC2Init:00000000 TIM_OC2Init
     /tmp/ccNZhQ90.s:831    .text.TIM_OC3Init:00000000 $t
     /tmp/ccNZhQ90.s:836    .text.TIM_OC3Init:00000000 TIM_OC3Init
     /tmp/ccNZhQ90.s:1004   .text.TIM_OC4Init:00000000 $t
     /tmp/ccNZhQ90.s:1009   .text.TIM_OC4Init:00000000 TIM_OC4Init
     /tmp/ccNZhQ90.s:1143   .text.TIM_ICInit:00000000 $t
     /tmp/ccNZhQ90.s:1148   .text.TIM_ICInit:00000000 TIM_ICInit
     /tmp/ccNZhQ90.s:5670   .text.TI1_Config:00000000 TI1_Config
     /tmp/ccNZhQ90.s:4976   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
     /tmp/ccNZhQ90.s:5804   .text.TI2_Config:00000000 TI2_Config
     /tmp/ccNZhQ90.s:5027   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
     /tmp/ccNZhQ90.s:5950   .text.TI3_Config:00000000 TI3_Config
     /tmp/ccNZhQ90.s:5080   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
     /tmp/ccNZhQ90.s:6090   .text.TI4_Config:00000000 TI4_Config
     /tmp/ccNZhQ90.s:5131   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
     /tmp/ccNZhQ90.s:1273   .text.TIM_PWMIConfig:00000000 $t
     /tmp/ccNZhQ90.s:1278   .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
     /tmp/ccNZhQ90.s:1407   .text.TIM_BDTRConfig:00000000 $t
     /tmp/ccNZhQ90.s:1412   .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
     /tmp/ccNZhQ90.s:1479   .text.TIM_TimeBaseStructInit:00000000 $t
     /tmp/ccNZhQ90.s:1484   .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
     /tmp/ccNZhQ90.s:1531   .text.TIM_OCStructInit:00000000 $t
     /tmp/ccNZhQ90.s:1536   .text.TIM_OCStructInit:00000000 TIM_OCStructInit
     /tmp/ccNZhQ90.s:1595   .text.TIM_ICStructInit:00000000 $t
     /tmp/ccNZhQ90.s:1600   .text.TIM_ICStructInit:00000000 TIM_ICStructInit
     /tmp/ccNZhQ90.s:1647   .text.TIM_BDTRStructInit:00000000 $t
     /tmp/ccNZhQ90.s:1652   .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
     /tmp/ccNZhQ90.s:1707   .text.TIM_Cmd:00000000 $t
     /tmp/ccNZhQ90.s:1712   .text.TIM_Cmd:00000000 TIM_Cmd
     /tmp/ccNZhQ90.s:1764   .text.TIM_CtrlPWMOutputs:00000000 $t
     /tmp/ccNZhQ90.s:1769   .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
     /tmp/ccNZhQ90.s:1823   .text.TIM_ITConfig:00000000 $t
     /tmp/ccNZhQ90.s:1828   .text.TIM_ITConfig:00000000 TIM_ITConfig
     /tmp/ccNZhQ90.s:1886   .text.TIM_GenerateEvent:00000000 $t
     /tmp/ccNZhQ90.s:1891   .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
     /tmp/ccNZhQ90.s:1924   .text.TIM_DMAConfig:00000000 $t
     /tmp/ccNZhQ90.s:1929   .text.TIM_DMAConfig:00000000 TIM_DMAConfig
     /tmp/ccNZhQ90.s:1967   .text.TIM_DMACmd:00000000 $t
     /tmp/ccNZhQ90.s:1972   .text.TIM_DMACmd:00000000 TIM_DMACmd
     /tmp/ccNZhQ90.s:2030   .text.TIM_InternalClockConfig:00000000 $t
     /tmp/ccNZhQ90.s:2035   .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
     /tmp/ccNZhQ90.s:2070   .text.TIM_ITRxExternalClockConfig:00000000 $t
     /tmp/ccNZhQ90.s:2075   .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
     /tmp/ccNZhQ90.s:2465   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
     /tmp/ccNZhQ90.s:2116   .text.TIM_TIxExternalClockConfig:00000000 $t
     /tmp/ccNZhQ90.s:2121   .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
     /tmp/ccNZhQ90.s:2184   .text.TIM_ETRClockMode1Config:00000000 $t
     /tmp/ccNZhQ90.s:2189   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
     /tmp/ccNZhQ90.s:2304   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
     /tmp/ccNZhQ90.s:2251   .text.TIM_ETRClockMode2Config:00000000 $t
     /tmp/ccNZhQ90.s:2256   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
     /tmp/ccNZhQ90.s:2299   .text.TIM_ETRConfig:00000000 $t
     /tmp/ccNZhQ90.s:2362   .text.TIM_PrescalerConfig:00000000 $t
     /tmp/ccNZhQ90.s:2367   .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
     /tmp/ccNZhQ90.s:2406   .text.TIM_CounterModeConfig:00000000 $t
     /tmp/ccNZhQ90.s:2411   .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
     /tmp/ccNZhQ90.s:2460   .text.TIM_SelectInputTrigger:00000000 $t
     /tmp/ccNZhQ90.s:2514   .text.TIM_EncoderInterfaceConfig:00000000 $t
     /tmp/ccNZhQ90.s:2519   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
     /tmp/ccNZhQ90.s:2615   .text.TIM_ForcedOC1Config:00000000 $t
     /tmp/ccNZhQ90.s:2620   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
     /tmp/ccNZhQ90.s:2669   .text.TIM_ForcedOC2Config:00000000 $t
     /tmp/ccNZhQ90.s:2674   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
     /tmp/ccNZhQ90.s:2725   .text.TIM_ForcedOC3Config:00000000 $t
     /tmp/ccNZhQ90.s:2730   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
     /tmp/ccNZhQ90.s:2779   .text.TIM_ForcedOC4Config:00000000 $t
     /tmp/ccNZhQ90.s:2784   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
     /tmp/ccNZhQ90.s:2835   .text.TIM_ARRPreloadConfig:00000000 $t
     /tmp/ccNZhQ90.s:2840   .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
     /tmp/ccNZhQ90.s:2892   .text.TIM_SelectCOM:00000000 $t
     /tmp/ccNZhQ90.s:2897   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
     /tmp/ccNZhQ90.s:2949   .text.TIM_SelectCCDMA:00000000 $t
     /tmp/ccNZhQ90.s:2954   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
     /tmp/ccNZhQ90.s:3006   .text.TIM_CCPreloadControl:00000000 $t
     /tmp/ccNZhQ90.s:3011   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
     /tmp/ccNZhQ90.s:3063   .text.TIM_OC1PreloadConfig:00000000 $t
     /tmp/ccNZhQ90.s:3068   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
     /tmp/ccNZhQ90.s:3117   .text.TIM_OC2PreloadConfig:00000000 $t
     /tmp/ccNZhQ90.s:3122   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
     /tmp/ccNZhQ90.s:3173   .text.TIM_OC3PreloadConfig:00000000 $t
     /tmp/ccNZhQ90.s:3178   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
     /tmp/ccNZhQ90.s:3227   .text.TIM_OC4PreloadConfig:00000000 $t
     /tmp/ccNZhQ90.s:3232   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
     /tmp/ccNZhQ90.s:3283   .text.TIM_OC1FastConfig:00000000 $t
     /tmp/ccNZhQ90.s:3288   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
     /tmp/ccNZhQ90.s:3337   .text.TIM_OC2FastConfig:00000000 $t
     /tmp/ccNZhQ90.s:3342   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
     /tmp/ccNZhQ90.s:3393   .text.TIM_OC3FastConfig:00000000 $t
     /tmp/ccNZhQ90.s:3398   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
     /tmp/ccNZhQ90.s:3447   .text.TIM_OC4FastConfig:00000000 $t
     /tmp/ccNZhQ90.s:3452   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
     /tmp/ccNZhQ90.s:3503   .text.TIM_ClearOC1Ref:00000000 $t
     /tmp/ccNZhQ90.s:3508   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
     /tmp/ccNZhQ90.s:3557   .text.TIM_ClearOC2Ref:00000000 $t
     /tmp/ccNZhQ90.s:3562   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
     /tmp/ccNZhQ90.s:3614   .text.TIM_ClearOC3Ref:00000000 $t
     /tmp/ccNZhQ90.s:3619   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
     /tmp/ccNZhQ90.s:3668   .text.TIM_ClearOC4Ref:00000000 $t
     /tmp/ccNZhQ90.s:3673   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
     /tmp/ccNZhQ90.s:3725   .text.TIM_OC1PolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:3730   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
     /tmp/ccNZhQ90.s:3779   .text.TIM_OC1NPolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:3784   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
     /tmp/ccNZhQ90.s:3833   .text.TIM_OC2PolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:3838   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
     /tmp/ccNZhQ90.s:3889   .text.TIM_OC2NPolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:3894   .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
     /tmp/ccNZhQ90.s:3945   .text.TIM_OC3PolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:3950   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
     /tmp/ccNZhQ90.s:4001   .text.TIM_OC3NPolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:4006   .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
     /tmp/ccNZhQ90.s:4057   .text.TIM_OC4PolarityConfig:00000000 $t
     /tmp/ccNZhQ90.s:4062   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
     /tmp/ccNZhQ90.s:4113   .text.TIM_CCxCmd:00000000 $t
     /tmp/ccNZhQ90.s:4118   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
     /tmp/ccNZhQ90.s:4180   .text.TIM_CCxNCmd:00000000 $t
     /tmp/ccNZhQ90.s:4185   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
     /tmp/ccNZhQ90.s:4247   .text.TIM_SelectOCxM:00000000 $t
     /tmp/ccNZhQ90.s:4252   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
     /tmp/ccNZhQ90.s:4368   .text.TIM_UpdateDisableConfig:00000000 $t
     /tmp/ccNZhQ90.s:4373   .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
     /tmp/ccNZhQ90.s:4425   .text.TIM_UpdateRequestConfig:00000000 $t
     /tmp/ccNZhQ90.s:4430   .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
     /tmp/ccNZhQ90.s:4482   .text.TIM_SelectHallSensor:00000000 $t
     /tmp/ccNZhQ90.s:4487   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
     /tmp/ccNZhQ90.s:4539   .text.TIM_SelectOnePulseMode:00000000 $t
     /tmp/ccNZhQ90.s:4544   .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
     /tmp/ccNZhQ90.s:4590   .text.TIM_SelectOutputTrigger:00000000 $t
     /tmp/ccNZhQ90.s:4595   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
     /tmp/ccNZhQ90.s:4641   .text.TIM_SelectSlaveMode:00000000 $t
     /tmp/ccNZhQ90.s:4646   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
     /tmp/ccNZhQ90.s:4692   .text.TIM_SelectMasterSlaveMode:00000000 $t
     /tmp/ccNZhQ90.s:4697   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
     /tmp/ccNZhQ90.s:4743   .text.TIM_SetCounter:00000000 $t
     /tmp/ccNZhQ90.s:4748   .text.TIM_SetCounter:00000000 TIM_SetCounter
     /tmp/ccNZhQ90.s:4781   .text.TIM_SetAutoreload:00000000 $t
     /tmp/ccNZhQ90.s:4786   .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
     /tmp/ccNZhQ90.s:4819   .text.TIM_SetCompare1:00000000 $t
     /tmp/ccNZhQ90.s:4824   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
     /tmp/ccNZhQ90.s:4857   .text.TIM_SetCompare2:00000000 $t
     /tmp/ccNZhQ90.s:4862   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
     /tmp/ccNZhQ90.s:4895   .text.TIM_SetCompare3:00000000 $t
     /tmp/ccNZhQ90.s:4900   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
     /tmp/ccNZhQ90.s:4933   .text.TIM_SetCompare4:00000000 $t
     /tmp/ccNZhQ90.s:4938   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
     /tmp/ccNZhQ90.s:4971   .text.TIM_SetIC1Prescaler:00000000 $t
     /tmp/ccNZhQ90.s:5022   .text.TIM_SetIC2Prescaler:00000000 $t
     /tmp/ccNZhQ90.s:5075   .text.TIM_SetIC3Prescaler:00000000 $t
     /tmp/ccNZhQ90.s:5126   .text.TIM_SetIC4Prescaler:00000000 $t
     /tmp/ccNZhQ90.s:5179   .text.TIM_SetClockDivision:00000000 $t
     /tmp/ccNZhQ90.s:5184   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
     /tmp/ccNZhQ90.s:5230   .text.TIM_GetCapture1:00000000 $t
     /tmp/ccNZhQ90.s:5235   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
     /tmp/ccNZhQ90.s:5267   .text.TIM_GetCapture2:00000000 $t
     /tmp/ccNZhQ90.s:5272   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
     /tmp/ccNZhQ90.s:5304   .text.TIM_GetCapture3:00000000 $t
     /tmp/ccNZhQ90.s:5309   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
     /tmp/ccNZhQ90.s:5341   .text.TIM_GetCapture4:00000000 $t
     /tmp/ccNZhQ90.s:5346   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
     /tmp/ccNZhQ90.s:5378   .text.TIM_GetCounter:00000000 $t
     /tmp/ccNZhQ90.s:5383   .text.TIM_GetCounter:00000000 TIM_GetCounter
     /tmp/ccNZhQ90.s:5415   .text.TIM_GetPrescaler:00000000 $t
     /tmp/ccNZhQ90.s:5420   .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
     /tmp/ccNZhQ90.s:5452   .text.TIM_GetFlagStatus:00000000 $t
     /tmp/ccNZhQ90.s:5457   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
     /tmp/ccNZhQ90.s:5510   .text.TIM_ClearFlag:00000000 $t
     /tmp/ccNZhQ90.s:5515   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
     /tmp/ccNZhQ90.s:5550   .text.TIM_GetITStatus:00000000 $t
     /tmp/ccNZhQ90.s:5555   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
     /tmp/ccNZhQ90.s:5626   .text.TIM_ClearITPendingBit:00000000 $t
     /tmp/ccNZhQ90.s:5631   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit
     /tmp/ccNZhQ90.s:5666   .text.TI1_Config:00000000 $t
     /tmp/ccNZhQ90.s:5800   .text.TI2_Config:00000000 $t
     /tmp/ccNZhQ90.s:5946   .text.TI3_Config:00000000 $t
     /tmp/ccNZhQ90.s:6086   .text.TI4_Config:00000000 $t
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
