@W: MT529 :"d:\semestre 2-2020\dsd\ejercicios\contador sincrono des fun 2_7_4_1_2\cont_sinc_fun_27412.vhd":16:3:16:4|Found inferred clock cont|clk which controls 3 sequential elements including Qaux[2]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
