#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Dec 17 01:29:00 2023
# Process ID: 15484
# Current directory: E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent18604 E:\FYP\FPGA_XILINX 2\Full Adder Using VIVADO Build In IP\Full Adder Using VIVADO BUILD IN IP.xpr
# Log file: E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/vivado.log
# Journal file: E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/FYP/FPGA_XILINX 2/Full Adder Using VIVADO Build In IP/Full Adder Using VIVADO BUILD IN IP.xpr}
update_compile_order -fileset sources_1
launch_simulation
source upcounter_testbench.tcl
close_sim
