$date
	Sun Oct 15 18:48:49 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module dff_tb $end
$var wire 1 ! q $end
$var reg 1 " clk $end
$var reg 1 # d $end
$scope module yu $end
$var wire 1 " clk $end
$var wire 1 # d $end
$var reg 1 ! q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#2
1"
#4
1!
0"
1#
#6
0!
1"
0#
#8
1!
0"
1#
#10
1"
#12
0!
0"
0#
#14
1"
#16
1!
0"
1#
#18
0!
1"
0#
#20
1!
0"
1#
#22
1"
#24
0!
0"
0#
#26
1!
1"
1#
#28
0!
0"
0#
#30
1"
#32
1!
0"
1#
#34
0!
1"
0#
#36
1!
0"
1#
#38
0!
1"
0#
#40
1!
0"
1#
#42
1"
