"use strict";(self.webpackChunkrgbds_www_2=self.webpackChunkrgbds_www_2||[]).push([[6327],{3905:function(s,a,n){n.d(a,{Zo:function(){return i},kt:function(){return o}});var e=n(67294);function l(s,a,n){return a in s?Object.defineProperty(s,a,{value:n,enumerable:!0,configurable:!0,writable:!0}):s[a]=n,s}function c(s,a){var n=Object.keys(s);if(Object.getOwnPropertySymbols){var e=Object.getOwnPropertySymbols(s);a&&(e=e.filter((function(a){return Object.getOwnPropertyDescriptor(s,a).enumerable}))),n.push.apply(n,e)}return n}function d(s){for(var a=1;a<arguments.length;a++){var n=null!=arguments[a]?arguments[a]:{};a%2?c(Object(n),!0).forEach((function(a){l(s,a,n[a])})):Object.getOwnPropertyDescriptors?Object.defineProperties(s,Object.getOwnPropertyDescriptors(n)):c(Object(n)).forEach((function(a){Object.defineProperty(s,a,Object.getOwnPropertyDescriptor(n,a))}))}return s}function t(s,a){if(null==s)return{};var n,e,l=function(s,a){if(null==s)return{};var n,e,l={},c=Object.keys(s);for(e=0;e<c.length;e++)n=c[e],a.indexOf(n)>=0||(l[n]=s[n]);return l}(s,a);if(Object.getOwnPropertySymbols){var c=Object.getOwnPropertySymbols(s);for(e=0;e<c.length;e++)n=c[e],a.indexOf(n)>=0||Object.prototype.propertyIsEnumerable.call(s,n)&&(l[n]=s[n])}return l}var r=e.createContext({}),p=function(s){var a=e.useContext(r),n=a;return s&&(n="function"==typeof s?s(a):d(d({},a),s)),n},i=function(s){var a=p(s.components);return e.createElement(r.Provider,{value:a},s.children)},S={inlineCode:"code",wrapper:function(s){var a=s.children;return e.createElement(e.Fragment,{},a)}},h=e.forwardRef((function(s,a){var n=s.components,l=s.mdxType,c=s.originalType,r=s.parentName,i=t(s,["components","mdxType","originalType","parentName"]),h=p(n),o=l,f=h["".concat(r,".").concat(o)]||h[o]||S[o]||c;return n?e.createElement(f,d(d({ref:a},i),{},{components:n})):e.createElement(f,d({ref:a},i))}));function o(s,a){var n=arguments,l=a&&a.mdxType;if("string"==typeof s||l){var c=n.length,d=new Array(c);d[0]=h;var t={};for(var r in a)hasOwnProperty.call(a,r)&&(t[r]=a[r]);t.originalType=s,t.mdxType="string"==typeof s?s:l,d[1]=t;for(var p=2;p<c;p++)d[p]=n[p];return e.createElement.apply(null,d)}return e.createElement.apply(null,n)}h.displayName="MDXCreateElement"},80100:function(s,a,n){n.r(a),n.d(a,{assets:function(){return i},contentTitle:function(){return r},default:function(){return o},frontMatter:function(){return t},metadata:function(){return p},toc:function(){return S}});var e=n(83117),l=n(80102),c=(n(67294),n(3905)),d=["components"],t={},r="gbz80(7) \u2014 CPU opcode reference",p={unversionedId:"gbz80.7",id:"version-v0.4.0/gbz80.7",title:"gbz80(7) \u2014 CPU opcode reference",description:"",source:"@site/versioned_docs/version-v0.4.0/gbz80.7.md",sourceDirName:".",slug:"/gbz80.7",permalink:"/docs/v0.4.0/gbz80.7",draft:!1,editUrl:"https://github.com/gbdev/rgbds-www/edit/master/versioned_docs/version-v0.4.0/gbz80.7.md",tags:[],version:"v0.4.0",frontMatter:{},sidebar:"nav",previous:{title:"rgbasm(5) \u2014 language documentation",permalink:"/docs/v0.4.0/rgbasm.5"},next:{title:"rgblink(5) \u2014 linker script file format",permalink:"/docs/v0.4.0/rgblink.5"}},i={},S=[{value:"DESCRIPTION",id:"DESCRIPTION",level:2,children:[]},{value:"LEGEND",id:"LEGEND",level:2,children:[]},{value:"INSTRUCTION OVERVIEW",id:"INSTRUCTION_OVERVIEW",level:2,children:[{value:"8-bit Arithmetic and Logic Instructions",id:"8-bit_Arithmetic_and_Logic_Instructions",level:3,children:[]},{value:"16-bit Arithmetic Instructions",id:"16-bit_Arithmetic_Instructions",level:3,children:[]},{value:"Bit Operations Instructions",id:"Bit_Operations_Instructions",level:3,children:[]},{value:"Bit Shift Instructions",id:"Bit_Shift_Instructions",level:3,children:[]},{value:"Load Instructions",id:"Load_Instructions",level:3,children:[]},{value:"Jumps and Subroutines",id:"Jumps_and_Subroutines",level:3,children:[]},{value:"Stack Operations Instructions",id:"Stack_Operations_Instructions",level:3,children:[]},{value:"Miscellaneous Instructions",id:"Miscellaneous_Instructions",level:3,children:[]}]},{value:"INSTRUCTION REFERENCE",id:"INSTRUCTION_REFERENCE",level:2,children:[{value:"ADC A,r8",id:"ADC_A,r8",level:3,children:[]},{value:"ADC A,[HL]",id:"ADC_A,[HL]",level:3,children:[]},{value:"ADC A,n8",id:"ADC_A,n8",level:3,children:[]},{value:"ADD A,r8",id:"ADD_A,r8",level:3,children:[]},{value:"ADD A,[HL]",id:"ADD_A,[HL]",level:3,children:[]},{value:"ADD A,n8",id:"ADD_A,n8",level:3,children:[]},{value:"ADD HL,r16",id:"ADD_HL,r16",level:3,children:[]},{value:"ADD HL,SP",id:"ADD_HL,SP",level:3,children:[]},{value:"ADD SP,e8",id:"ADD_SP,e8",level:3,children:[]},{value:"AND A,r8",id:"AND_A,r8",level:3,children:[]},{value:"AND A,[HL]",id:"AND_A,[HL]",level:3,children:[]},{value:"AND A,n8",id:"AND_A,n8",level:3,children:[]},{value:"BIT u3,r8",id:"BIT_u3,r8",level:3,children:[]},{value:"BIT u3,[HL]",id:"BIT_u3,[HL]",level:3,children:[]},{value:"CALL n16",id:"CALL_n16",level:3,children:[]},{value:"CALL cc,n16",id:"CALL_cc,n16",level:3,children:[]},{value:"CCF",id:"CCF",level:3,children:[]},{value:"CP A,r8",id:"CP_A,r8",level:3,children:[]},{value:"CP A,[HL]",id:"CP_A,[HL]",level:3,children:[]},{value:"CP A,n8",id:"CP_A,n8",level:3,children:[]},{value:"CPL",id:"CPL",level:3,children:[]},{value:"DAA",id:"DAA",level:3,children:[]},{value:"DEC r8",id:"DEC_r8",level:3,children:[]},{value:"DEC [HL]",id:"DEC_[HL]",level:3,children:[]},{value:"DEC r16",id:"DEC_r16",level:3,children:[]},{value:"DEC SP",id:"DEC_SP",level:3,children:[]},{value:"DI",id:"DI",level:3,children:[]},{value:"EI",id:"EI",level:3,children:[]},{value:"HALT",id:"HALT",level:3,children:[]},{value:"INC r8",id:"INC_r8",level:3,children:[]},{value:"INC [HL]",id:"INC_[HL]",level:3,children:[]},{value:"INC r16",id:"INC_r16",level:3,children:[]},{value:"INC SP",id:"INC_SP",level:3,children:[]},{value:"JP n16",id:"JP_n16",level:3,children:[]},{value:"JP cc,n16",id:"JP_cc,n16",level:3,children:[]},{value:"JP HL",id:"JP_HL",level:3,children:[]},{value:"JR e8",id:"JR_e8",level:3,children:[]},{value:"JR cc,e8",id:"JR_cc,e8",level:3,children:[]},{value:"LD r8,r8",id:"LD_r8,r8",level:3,children:[]},{value:"LD r8,n8",id:"LD_r8,n8",level:3,children:[]},{value:"LD r16,n16",id:"LD_r16,n16",level:3,children:[]},{value:"LD [HL],r8",id:"LD_[HL],r8",level:3,children:[]},{value:"LD [HL],n8",id:"LD_[HL],n8",level:3,children:[]},{value:"LD r8,[HL]",id:"LD_r8,[HL]",level:3,children:[]},{value:"LD [r16],A",id:"LD_[r16],A",level:3,children:[]},{value:"LD [n16],A",id:"LD_[n16],A",level:3,children:[]},{value:"LDH [n16],A",id:"LDH_[n16],A",level:3,children:[]},{value:"LDH [C],A",id:"LDH_[C],A",level:3,children:[]},{value:"LD A,[r16]",id:"LD_A,[r16]",level:3,children:[]},{value:"LD A,[n16]",id:"LD_A,[n16]",level:3,children:[]},{value:"LDH A,[n16]",id:"LDH_A,[n16]",level:3,children:[]},{value:"LDH A,[C]",id:"LDH_A,[C]",level:3,children:[]},{value:"LD [HLI],A",id:"LD_[HLI],A",level:3,children:[]},{value:"LD [HLD],A",id:"LD_[HLD],A",level:3,children:[]},{value:"LD A,[HLD]",id:"LD_A,[HLD]",level:3,children:[]},{value:"LD A,[HLI]",id:"LD_A,[HLI]",level:3,children:[]},{value:"LD SP,n16",id:"LD_SP,n16",level:3,children:[]},{value:"LD [n16],SP",id:"LD_[n16],SP",level:3,children:[]},{value:"LD HL,SP+e8",id:"LD_HL,SP+e8",level:3,children:[]},{value:"LD SP,HL",id:"LD_SP,HL",level:3,children:[]},{value:"NOP",id:"NOP",level:3,children:[]},{value:"OR A,r8",id:"OR_A,r8",level:3,children:[]},{value:"OR A,[HL]",id:"OR_A,[HL]",level:3,children:[]},{value:"OR A,n8",id:"OR_A,n8",level:3,children:[]},{value:"POP AF",id:"POP_AF",level:3,children:[]},{value:"POP r16",id:"POP_r16",level:3,children:[]},{value:"PUSH AF",id:"PUSH_AF",level:3,children:[]},{value:"PUSH r16",id:"PUSH_r16",level:3,children:[]},{value:"RES u3,r8",id:"RES_u3,r8",level:3,children:[]},{value:"RES u3,[HL]",id:"RES_u3,[HL]",level:3,children:[]},{value:"RET",id:"RET",level:3,children:[]},{value:"RET cc",id:"RET_cc",level:3,children:[]},{value:"RETI",id:"RETI",level:3,children:[]},{value:"RL r8",id:"RL_r8",level:3,children:[]},{value:"RL [HL]",id:"RL_[HL]",level:3,children:[]},{value:"RLA",id:"RLA",level:3,children:[]},{value:"RLC r8",id:"RLC_r8",level:3,children:[]},{value:"RLC [HL]",id:"RLC_[HL]",level:3,children:[]},{value:"RLCA",id:"RLCA",level:3,children:[]},{value:"RR r8",id:"RR_r8",level:3,children:[]},{value:"RR [HL]",id:"RR_[HL]",level:3,children:[]},{value:"RRA",id:"RRA",level:3,children:[]},{value:"RRC r8",id:"RRC_r8",level:3,children:[]},{value:"RRC [HL]",id:"RRC_[HL]",level:3,children:[]},{value:"RRCA",id:"RRCA",level:3,children:[]},{value:"RST vec",id:"RST_vec",level:3,children:[]},{value:"SBC A,r8",id:"SBC_A,r8",level:3,children:[]},{value:"SBC A,[HL]",id:"SBC_A,[HL]",level:3,children:[]},{value:"SBC A,n8",id:"SBC_A,n8",level:3,children:[]},{value:"SCF",id:"SCF",level:3,children:[]},{value:"SET u3,r8",id:"SET_u3,r8",level:3,children:[]},{value:"SET u3,[HL]",id:"SET_u3,[HL]",level:3,children:[]},{value:"SLA r8",id:"SLA_r8",level:3,children:[]},{value:"SLA [HL]",id:"SLA_[HL]",level:3,children:[]},{value:"SRA r8",id:"SRA_r8",level:3,children:[]},{value:"SRA [HL]",id:"SRA_[HL]",level:3,children:[]},{value:"SRL r8",id:"SRL_r8",level:3,children:[]},{value:"SRL [HL]",id:"SRL_[HL]",level:3,children:[]},{value:"STOP",id:"STOP",level:3,children:[]},{value:"SUB A,r8",id:"SUB_A,r8",level:3,children:[]},{value:"SUB A,[HL]",id:"SUB_A,[HL]",level:3,children:[]},{value:"SUB A,n8",id:"SUB_A,n8",level:3,children:[]},{value:"SWAP r8",id:"SWAP_r8",level:3,children:[]},{value:"SWAP [HL]",id:"SWAP_[HL]",level:3,children:[]},{value:"XOR A,r8",id:"XOR_A,r8",level:3,children:[]},{value:"XOR A,[HL]",id:"XOR_A,[HL]",level:3,children:[]},{value:"XOR A,n8",id:"XOR_A,n8",level:3,children:[]}]},{value:"SEE ALSO",id:"SEE_ALSO",level:2,children:[]},{value:"HISTORY",id:"HISTORY",level:2,children:[]}],h={toc:S};function o(s){var a=s.components,n=(0,l.Z)(s,d);return(0,c.kt)("wrapper",(0,e.Z)({},h,n,{components:a,mdxType:"MDXLayout"}),(0,c.kt)("h1",{id:"gbz807--cpu-opcode-reference"},"gbz80(7) \u2014 CPU opcode reference"),(0,c.kt)("div",{className:"manual-text",dangerouslySetInnerHTML:{__html:'<section class="Sh">\n<h2 class="Sh" id="DESCRIPTION"><a class="permalink" href="#DESCRIPTION">DESCRIPTION</a></h2>\n<p class="Pp">This is the list of opcodes supported by\n    <a class="Xr" href="./rgbasm.1">rgbasm(1)</a>, including a short\n    description, the number of bytes needed to encode them and the number of CPU\n    cycles at 1MHz (or 2MHz in GBC dual speed mode) needed to complete them.</p>\n<p class="Pp">Note: All arithmetic/logic operations that use register\n    <b class="Sy">A</b> as destination can omit the destination as it is assumed\n    to be register <b class="Sy">A</b> by default. The following two lines have\n    the same effect:</p>\n<div class="Bd Pp Bd-indent Li">\n<pre>OR A,B\nOR B</pre>\n</div>\n</section>\n<section class="Sh">\n<h2 class="Sh" id="LEGEND"><a class="permalink" href="#LEGEND">LEGEND</a></h2>\n<p class="Pp">List of abbreviations used in this document.</p>\n<dl class="Bl-tag">\n  <dt id="B"><var class="Ar">r8</var></dt>\n  <dd>Any of the 8-bit registers (<b class="Sy">A</b>,\n      <a class="permalink" href="#B"><b class="Sy">B</b></a>,\n      <b class="Sy">C</b>,\n      <a class="permalink" href="#D"><b class="Sy" id="D">D</b></a>,\n      <a class="permalink" href="#E"><b class="Sy" id="E">E</b></a>,\n      <b class="Sy">H</b>,\n      <a class="permalink" href="#L"><b class="Sy" id="L">L</b></a>).</dd>\n  <dt id="BC"><var class="Ar">r16</var></dt>\n  <dd>Any of the general-purpose 16-bit registers\n      (<a class="permalink" href="#BC"><b class="Sy">BC</b></a>,\n      <a class="permalink" href="#DE"><b class="Sy" id="DE">DE</b></a>,\n      <b class="Sy">HL</b>).</dd>\n  <dt><var class="Ar">n8</var></dt>\n  <dd>8-bit integer constant.</dd>\n  <dt><var class="Ar">n16</var></dt>\n  <dd>16-bit integer constant.</dd>\n  <dt id="128"><var class="Ar">e8</var></dt>\n  <dd>8-bit offset (<a class="permalink" href="#128"><b class="Sy">-128</b></a>\n      to\n    <a class="permalink" href="#127"><b class="Sy" id="127">127</b></a>).</dd>\n  <dt id="0"><var class="Ar">u3</var></dt>\n  <dd>3-bit unsigned integer constant\n      (<a class="permalink" href="#0"><b class="Sy">0</b></a> to\n      <a class="permalink" href="#7"><b class="Sy" id="7">7</b></a>).</dd>\n  <dt><var class="Ar">cc</var></dt>\n  <dd>Condition codes:\n    <dl class="Bl-tag Bl-compact">\n      <dt id="Z"><a class="permalink" href="#Z"><b class="Sy">Z</b></a></dt>\n      <dd>Execute if Z is set.</dd>\n      <dt id="NZ"><a class="permalink" href="#NZ"><b class="Sy">NZ</b></a></dt>\n      <dd>Execute if Z is not set.</dd>\n      <dt id="C"><a class="permalink" href="#C"><b class="Sy">C</b></a></dt>\n      <dd>Execute if C is set.</dd>\n      <dt id="NC"><a class="permalink" href="#NC"><b class="Sy">NC</b></a></dt>\n      <dd>Execute if C is not set.</dd>\n    </dl>\n  </dd>\n  <dt id="RST"><var class="Ar">vec</var></dt>\n  <dd>One of the <a class="permalink" href="#RST"><b class="Sy">RST</b></a>\n      vectors\n      (<a class="permalink" href="#0x00"><b class="Sy" id="0x00">0x00</b></a>,\n      <a class="permalink" href="#0x08"><b class="Sy" id="0x08">0x08</b></a>,\n      <a class="permalink" href="#0x10"><b class="Sy" id="0x10">0x10</b></a>,\n      <a class="permalink" href="#0x18"><b class="Sy" id="0x18">0x18</b></a>,\n      <a class="permalink" href="#0x20"><b class="Sy" id="0x20">0x20</b></a>,\n      <a class="permalink" href="#0x28"><b class="Sy" id="0x28">0x28</b></a>,\n      <a class="permalink" href="#0x30"><b class="Sy" id="0x30">0x30</b></a> and\n      <a class="permalink" href="#0x38"><b class="Sy" id="0x38">0x38</b></a>).</dd>\n</dl>\n</section>\n<section class="Sh">\n<h2 class="Sh" id="INSTRUCTION_OVERVIEW"><a class="permalink" href="#INSTRUCTION_OVERVIEW">INSTRUCTION\n  OVERVIEW</a></h2>\n<section class="Ss">\n<h3 class="Ss" id="8-bit_Arithmetic_and_Logic_Instructions"><a class="permalink" href="#8-bit_Arithmetic_and_Logic_Instructions">8-bit\n  Arithmetic and Logic Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#ADC_A,r8">ADC A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#ADC_A,_HL_">ADC A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#ADC_A,n8">ADC A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#ADD_A,r8">ADD A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#ADD_A,_HL_">ADD A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#ADD_A,n8">ADD A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#AND_A,r8">AND A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#AND_A,_HL_">AND A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#AND_A,n8">AND A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#CP_A,r8">CP A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#CP_A,_HL_">CP A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#CP_A,n8">CP A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#DEC_r8">DEC r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#DEC__HL_">DEC [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#INC_r8">INC r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#INC__HL_">INC [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#OR_A,r8">OR A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#OR_A,_HL_">OR A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#OR_A,n8">OR A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SBC_A,r8">SBC A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SBC_A,_HL_">SBC A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SBC_A,n8">SBC A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SUB_A,r8">SUB A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SUB_A,_HL_">SUB A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SUB_A,n8">SUB A,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#XOR_A,r8">XOR A,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#XOR_A,_HL_">XOR A,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#XOR_A,n8">XOR A,n8</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="16-bit_Arithmetic_Instructions"><a class="permalink" href="#16-bit_Arithmetic_Instructions">16-bit\n  Arithmetic Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#ADD_HL,r16">ADD HL,r16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#DEC_r16">DEC r16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#INC_r16">INC r16</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="Bit_Operations_Instructions"><a class="permalink" href="#Bit_Operations_Instructions">Bit\n  Operations Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#BIT_u3,r8">BIT u3,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#BIT_u3,_HL_">BIT u3,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RES_u3,r8">RES u3,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RES_u3,_HL_">RES u3,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SET_u3,r8">SET u3,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SET_u3,_HL_">SET u3,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SWAP_r8">SWAP r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SWAP__HL_">SWAP [HL]</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="Bit_Shift_Instructions"><a class="permalink" href="#Bit_Shift_Instructions">Bit\n  Shift Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#RL_r8">RL r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RL__HL_">RL [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RLA">RLA</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RLC_r8">RLC r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RLC__HL_">RLC [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RLCA">RLCA</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RR_r8">RR r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RR__HL_">RR [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RRA">RRA</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RRC_r8">RRC r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RRC__HL_">RRC [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RRCA">RRCA</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SLA_r8">SLA r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SLA__HL_">SLA [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SRA_r8">SRA r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SRA__HL_">SRA [HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SRL_r8">SRL r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SRL__HL_">SRL [HL]</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="Load_Instructions"><a class="permalink" href="#Load_Instructions">Load\n  Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#LD_r8,r8">LD r8,r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_r8,n8">LD r8,n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_r16,n16">LD r16,n16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__HL_,r8">LD [HL],r8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__HL_,n8">LD [HL],n8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_r8,_HL_">LD r8,[HL]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__r16_,A">LD [r16],A</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__n16_,A">LD [n16],A</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LDH__n16_,A">LDH [n16],A</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LDH__C_,A">LDH [C],A</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_A,_r16_">LD A,[r16]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_A,_n16_">LD A,[n16]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LDH_A,_n16_">LDH A,[n16]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LDH_A,_C_">LDH A,[C]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__HLI_,A">LD [HLI],A</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__HLD_,A">LD [HLD],A</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_A,_HLI_">LD A,[HLI]</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_A,_HLD_">LD A,[HLD]</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="Jumps_and_Subroutines"><a class="permalink" href="#Jumps_and_Subroutines">Jumps\n  and Subroutines</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#CALL_n16">CALL n16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#CALL_cc,n16">CALL cc,n16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#JP_HL">JP HL</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#JP_n16">JP n16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#JP_cc,n16">JP cc,n16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#JR_e8">JR e8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#JR_cc,e8">JR cc,e8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RET_cc">RET cc</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RET">RET</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RETI">RETI</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#RST_vec">RST vec</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="Stack_Operations_Instructions"><a class="permalink" href="#Stack_Operations_Instructions">Stack\n  Operations Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#ADD_HL,SP">ADD HL,SP</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#ADD_SP,e8">ADD SP,e8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#DEC_SP">DEC SP</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#INC_SP">INC SP</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_SP,n16">LD SP,n16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD__n16_,SP">LD [n16],SP</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_HL,SP+e8">LD HL,SP+e8</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#LD_SP,HL">LD SP,HL</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#POP_AF">POP AF</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#POP_r16">POP r16</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#PUSH_AF">PUSH AF</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#PUSH_r16">PUSH r16</a></dt>\n  <dd></dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="Miscellaneous_Instructions"><a class="permalink" href="#Miscellaneous_Instructions">Miscellaneous\n  Instructions</a></h3>\n<dl class="Bl-inset Bl-compact">\n  <dt><a class="Sx" href="#CCF">CCF</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#CPL">CPL</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#DAA">DAA</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#DI">DI</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#EI">EI</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#HALT">HALT</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#NOP">NOP</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#SCF">SCF</a></dt>\n  <dd></dd>\n  <dt><a class="Sx" href="#STOP">STOP</a></dt>\n  <dd></dd>\n</dl>\n</section>\n</section>\n<section class="Sh">\n<h2 class="Sh" id="INSTRUCTION_REFERENCE"><a class="permalink" href="#INSTRUCTION_REFERENCE">INSTRUCTION\n  REFERENCE</a></h2>\n<section class="Ss">\n<h3 class="Ss" id="ADC_A,r8"><a class="permalink" href="#ADC_A,r8">ADC\n  A,r8</a></h3>\n<p class="Pp">Add the value in <var class="Ar">r8</var> plus the carry flag to\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~2"><a class="permalink" href="#Z~2"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N"><a class="permalink" href="#N"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H"><a class="permalink" href="#H"><b class="Sy">H</b></a></dt>\n  <dd>Set if overflow from bit 3.</dd>\n  <dt id="C~2"><a class="permalink" href="#C~2"><b class="Sy">C</b></a></dt>\n  <dd>Set if overflow from bit 7.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADC_A,_HL_"><a class="permalink" href="#ADC_A,_HL_">ADC\n  A,[HL]</a></h3>\n<p class="Pp">Add the byte pointed to by <b class="Sy">HL</b> plus the carry\n    flag to <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#ADC_A,r8">ADC A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADC_A,n8"><a class="permalink" href="#ADC_A,n8">ADC\n  A,n8</a></h3>\n<p class="Pp">Add the value <var class="Ar">n8</var> plus the carry flag to\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#ADC_A,r8">ADC A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADD_A,r8"><a class="permalink" href="#ADD_A,r8">ADD\n  A,r8</a></h3>\n<p class="Pp">Add the value in <var class="Ar">r8</var> to\n  <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~3"><a class="permalink" href="#Z~3"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~2"><a class="permalink" href="#N~2"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~2"><a class="permalink" href="#H~2"><b class="Sy">H</b></a></dt>\n  <dd>Set if overflow from bit 3.</dd>\n  <dt id="C~3"><a class="permalink" href="#C~3"><b class="Sy">C</b></a></dt>\n  <dd>Set if overflow from bit 7.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADD_A,_HL_"><a class="permalink" href="#ADD_A,_HL_">ADD\n  A,[HL]</a></h3>\n<p class="Pp">Add the byte pointed to by <b class="Sy">HL</b> to\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#ADD_A,r8">ADD A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADD_A,n8"><a class="permalink" href="#ADD_A,n8">ADD\n  A,n8</a></h3>\n<p class="Pp">Add the value <var class="Ar">n8</var> to <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#ADD_A,r8">ADD A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADD_HL,r16"><a class="permalink" href="#ADD_HL,r16">ADD\n  HL,r16</a></h3>\n<p class="Pp">Add the value in <var class="Ar">r16</var> to\n    <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="N~3"><a class="permalink" href="#N~3"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~3"><a class="permalink" href="#H~3"><b class="Sy">H</b></a></dt>\n  <dd>Set if overflow from bit 11.</dd>\n  <dt id="C~4"><a class="permalink" href="#C~4"><b class="Sy">C</b></a></dt>\n  <dd>Set if overflow from bit 15.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADD_HL,SP"><a class="permalink" href="#ADD_HL,SP">ADD\n  HL,SP</a></h3>\n<p class="Pp">Add the value in <b class="Sy">SP</b> to <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#ADD_HL,r16">ADD HL,r16</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="ADD_SP,e8"><a class="permalink" href="#ADD_SP,e8">ADD\n  SP,e8</a></h3>\n<p class="Pp">Add the signed value <var class="Ar">e8</var> to\n    <b class="Sy">SP</b>.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~4"><a class="permalink" href="#Z~4"><b class="Sy">Z</b></a></dt>\n  <dd>0</dd>\n  <dt id="N~4"><a class="permalink" href="#N~4"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~4"><a class="permalink" href="#H~4"><b class="Sy">H</b></a></dt>\n  <dd>Set if overflow from bit 3.</dd>\n  <dt id="C~5"><a class="permalink" href="#C~5"><b class="Sy">C</b></a></dt>\n  <dd>Set if overflow from bit 7.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="AND_A,r8"><a class="permalink" href="#AND_A,r8">AND\n  A,r8</a></h3>\n<p class="Pp">Bitwise AND between the value in <var class="Ar">r8</var> and\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~5"><a class="permalink" href="#Z~5"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~5"><a class="permalink" href="#N~5"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~5"><a class="permalink" href="#H~5"><b class="Sy">H</b></a></dt>\n  <dd>1</dd>\n  <dt id="C~6"><a class="permalink" href="#C~6"><b class="Sy">C</b></a></dt>\n  <dd>0</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="AND_A,_HL_"><a class="permalink" href="#AND_A,_HL_">AND\n  A,[HL]</a></h3>\n<p class="Pp">Bitwise AND between the byte pointed to by <b class="Sy">HL</b>\n    and <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#AND_A,r8">AND A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="AND_A,n8"><a class="permalink" href="#AND_A,n8">AND\n  A,n8</a></h3>\n<p class="Pp">Bitwise AND between the value in <var class="Ar">n8</var> and\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#AND_A,r8">AND A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="BIT_u3,r8"><a class="permalink" href="#BIT_u3,r8">BIT\n  u3,r8</a></h3>\n<p class="Pp">Test bit <var class="Ar">u3</var> in register\n    <var class="Ar">r8</var>, set the zero flag if bit not set.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~6"><a class="permalink" href="#Z~6"><b class="Sy">Z</b></a></dt>\n  <dd>Set if the selected bit is 0.</dd>\n  <dt id="N~6"><a class="permalink" href="#N~6"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~6"><a class="permalink" href="#H~6"><b class="Sy">H</b></a></dt>\n  <dd>1</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="BIT_u3,_HL_"><a class="permalink" href="#BIT_u3,_HL_">BIT\n  u3,[HL]</a></h3>\n<p class="Pp">Test bit <var class="Ar">u3</var> in the byte pointed by\n    <b class="Sy">HL</b>, set the zero flag if bit not set.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#BIT_u3,r8">BIT u3,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CALL_n16"><a class="permalink" href="#CALL_n16">CALL\n  n16</a></h3>\n<p class="Pp">Call address <var class="Ar">n16</var>. This pushes the address of\n    the instruction after the\n    <a class="permalink" href="#CALL"><b class="Sy" id="CALL">CALL</b></a> on\n    the stack, such that <a class="Sx" href="#RET">RET</a> can pop it later;\n    then, it executes an implicit <a class="Sx" href="#JP_n16">JP n16</a>.</p>\n<p class="Pp">Cycles: 6</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CALL_cc,n16"><a class="permalink" href="#CALL_cc,n16">CALL\n  cc,n16</a></h3>\n<p class="Pp">Call address <var class="Ar">n16</var> if condition\n    <var class="Ar">cc</var> is met.</p>\n<p class="Pp">Cycles: 6 taken / 3 untaken</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CCF"><a class="permalink" href="#CCF">CCF</a></h3>\n<p class="Pp">Complement Carry Flag.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="N~7"><a class="permalink" href="#N~7"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~7"><a class="permalink" href="#H~7"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~7"><a class="permalink" href="#C~7"><b class="Sy">C</b></a></dt>\n  <dd>Inverted.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CP_A,r8"><a class="permalink" href="#CP_A,r8">CP\n  A,r8</a></h3>\n<p class="Pp">Subtract the value in <var class="Ar">r8</var> from\n    <b class="Sy">A</b> and set flags accordingly, but don\'t store the result.\n    This is useful for ComParing values.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~7"><a class="permalink" href="#Z~7"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~8"><a class="permalink" href="#N~8"><b class="Sy">N</b></a></dt>\n  <dd>1</dd>\n  <dt id="H~8"><a class="permalink" href="#H~8"><b class="Sy">H</b></a></dt>\n  <dd>Set if borrow from bit 4.</dd>\n  <dt id="C~8"><a class="permalink" href="#C~8"><b class="Sy">C</b></a></dt>\n  <dd>Set if borrow (i.e. if <var class="Ar">r8</var> &gt;\n    <b class="Sy">A</b>).</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CP_A,_HL_"><a class="permalink" href="#CP_A,_HL_">CP\n  A,[HL]</a></h3>\n<p class="Pp">Subtract the byte pointed to by <b class="Sy">HL</b> from\n    <b class="Sy">A</b> and set flags accordingly, but don\'t store the\n  result.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#CP_A,r8">CP A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CP_A,n8"><a class="permalink" href="#CP_A,n8">CP\n  A,n8</a></h3>\n<p class="Pp">Subtract the value <var class="Ar">n8</var> from\n    <b class="Sy">A</b> and set flags accordingly, but don\'t store the\n  result.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#CP_A,r8">CP A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="CPL"><a class="permalink" href="#CPL">CPL</a></h3>\n<p class="Pp">ComPLement accumulator (<b class="Sy">A</b> =\n    <a class="permalink" href="#_A"><b class="Sy" id="_A">~A</b></a>).</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="N~9"><a class="permalink" href="#N~9"><b class="Sy">N</b></a></dt>\n  <dd>1</dd>\n  <dt id="H~9"><a class="permalink" href="#H~9"><b class="Sy">H</b></a></dt>\n  <dd>1</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="DAA"><a class="permalink" href="#DAA">DAA</a></h3>\n<p class="Pp">Decimal Adjust Accumulator to get a correct BCD representation\n    after an arithmetic instruction.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~8"><a class="permalink" href="#Z~8"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="H~10"><a class="permalink" href="#H~10"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~9"><a class="permalink" href="#C~9"><b class="Sy">C</b></a></dt>\n  <dd>Set or reset depending on the operation.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="DEC_r8"><a class="permalink" href="#DEC_r8">DEC r8</a></h3>\n<p class="Pp">Decrement value in register <var class="Ar">r8</var> by 1.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~9"><a class="permalink" href="#Z~9"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~10"><a class="permalink" href="#N~10"><b class="Sy">N</b></a></dt>\n  <dd>1</dd>\n  <dt id="H~11"><a class="permalink" href="#H~11"><b class="Sy">H</b></a></dt>\n  <dd>Set if borrow from bit 4.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="DEC__HL_"><a class="permalink" href="#DEC__HL_">DEC\n  [HL]</a></h3>\n<p class="Pp">Decrement the byte pointed to by <b class="Sy">HL</b> by 1.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#DEC_r8">DEC r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="DEC_r16"><a class="permalink" href="#DEC_r16">DEC\n  r16</a></h3>\n<p class="Pp">Decrement value in register <var class="Ar">r16</var> by 1.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="DEC_SP"><a class="permalink" href="#DEC_SP">DEC SP</a></h3>\n<p class="Pp">Decrement value in register <b class="Sy">SP</b> by 1.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="DI"><a class="permalink" href="#DI">DI</a></h3>\n<p class="Pp">Disable Interrupts by clearing the <b class="Sy">IME</b> flag.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="EI"><a class="permalink" href="#EI">EI</a></h3>\n<p class="Pp">Enable Interrupts by setting the <b class="Sy">IME</b> flag. The\n    flag is only set <i class="Em">after</i> the instruction following\n    <b class="Sy">EI</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="HALT"><a class="permalink" href="#HALT">HALT</a></h3>\n<p class="Pp">Enter CPU low-power consumption mode until an interrupt occurs.\n    The exact behavior of this instruction depends on the state of the\n    <b class="Sy">IME</b> flag.</p>\n<dl class="Bl-tag">\n  <dt id="IME"><a class="permalink" href="#IME"><b class="Sy">IME</b></a>\n    <span class="No">set</span></dt>\n  <dd>The CPU enters low-power mode until <i class="Em">after</i> an interrupt\n      is about to be serviced. The handler is executed normally, and the CPU\n      resumes execution after the <code class="Ic">HALT</code> when that\n      returns.</dd>\n  <dt id="IME~2"><a class="permalink" href="#IME~2"><b class="Sy">IME</b></a>\n    <span class="No">not set</span></dt>\n  <dd>The behavior depends on whether an interrupt is pending (i.e.\n      &#x2018;<code class="Li">[IE] &amp; [IF]</code>&#x2019; is non-zero).\n    <dl class="Bl-tag">\n      <dt id="not">None pending</dt>\n      <dd>As soon as an interrupt becomes pending, the CPU resumes execution.\n          This is like the above, except that the handler is\n          <a class="permalink" href="#not"><i class="Em">not</i></a>\n        called.</dd>\n      <dt>Some pending</dt>\n      <dd>The CPU continues execution after the <code class="Ic">HALT</code>,\n          but the byte after it is read twice in a row (<b class="Sy">PC</b> is\n          not incremented, due to a hardware bug).</dd>\n    </dl>\n  </dd>\n</dl>\n<p class="Pp">Cycles: -</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="INC_r8"><a class="permalink" href="#INC_r8">INC r8</a></h3>\n<p class="Pp">Increment value in register <var class="Ar">r8</var> by 1.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~10"><a class="permalink" href="#Z~10"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~11"><a class="permalink" href="#N~11"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~12"><a class="permalink" href="#H~12"><b class="Sy">H</b></a></dt>\n  <dd>Set if overflow from bit 3.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="INC__HL_"><a class="permalink" href="#INC__HL_">INC\n  [HL]</a></h3>\n<p class="Pp">Increment the byte pointed to by <b class="Sy">HL</b> by 1.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#INC_r8">INC r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="INC_r16"><a class="permalink" href="#INC_r16">INC\n  r16</a></h3>\n<p class="Pp">Increment value in register <var class="Ar">r16</var> by 1.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="INC_SP"><a class="permalink" href="#INC_SP">INC SP</a></h3>\n<p class="Pp">Increment value in register <b class="Sy">SP</b> by 1.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="JP_n16"><a class="permalink" href="#JP_n16">JP n16</a></h3>\n<p class="Pp">Jump to address <var class="Ar">n16</var>; effectively, store\n    <var class="Ar">n16</var> into <b class="Sy">PC</b>.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="JP_cc,n16"><a class="permalink" href="#JP_cc,n16">JP\n  cc,n16</a></h3>\n<p class="Pp">Jump to address <var class="Ar">n16</var> if condition\n    <var class="Ar">cc</var> is met.</p>\n<p class="Pp">Cycles: 4 taken / 3 untaken</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="JP_HL"><a class="permalink" href="#JP_HL">JP HL</a></h3>\n<p class="Pp">Jump to address in <b class="Sy">HL</b>; effectively, load\n    <b class="Sy">PC</b> with value in register <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="JR_e8"><a class="permalink" href="#JR_e8">JR e8</a></h3>\n<p class="Pp">Relative Jump by adding <var class="Ar">e8</var> to the address of\n    the instruction following the\n    <a class="permalink" href="#JR"><b class="Sy" id="JR">JR</b></a>. To\n    clarify, an operand of 0 is equivalent to no jumping.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="JR_cc,e8"><a class="permalink" href="#JR_cc,e8">JR\n  cc,e8</a></h3>\n<p class="Pp">Relative Jump by adding <var class="Ar">e8</var> to the current\n    address if condition <var class="Ar">cc</var> is met.</p>\n<p class="Pp">Cycles: 3 taken / 2 untaken</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_r8,r8"><a class="permalink" href="#LD_r8,r8">LD\n  r8,r8</a></h3>\n<p class="Pp">Load (copy) value in register on the right into register on the\n    left.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_r8,n8"><a class="permalink" href="#LD_r8,n8">LD\n  r8,n8</a></h3>\n<p class="Pp">Load value <var class="Ar">n8</var> into register\n    <var class="Ar">r8</var>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_r16,n16"><a class="permalink" href="#LD_r16,n16">LD\n  r16,n16</a></h3>\n<p class="Pp">Load value <var class="Ar">n16</var> into register\n    <var class="Ar">r16</var>.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__HL_,r8"><a class="permalink" href="#LD__HL_,r8">LD\n  [HL],r8</a></h3>\n<p class="Pp">Store value in register <var class="Ar">r8</var> into byte pointed\n    to by register <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__HL_,n8"><a class="permalink" href="#LD__HL_,n8">LD\n  [HL],n8</a></h3>\n<p class="Pp">Store value <var class="Ar">n8</var> into byte pointed to by\n    register <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_r8,_HL_"><a class="permalink" href="#LD_r8,_HL_">LD\n  r8,[HL]</a></h3>\n<p class="Pp">Load value into register <var class="Ar">r8</var> from byte\n    pointed to by register <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__r16_,A"><a class="permalink" href="#LD__r16_,A">LD\n  [r16],A</a></h3>\n<p class="Pp">Store value in register <b class="Sy">A</b> into byte pointed to\n    by register <var class="Ar">r16</var>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__n16_,A"><a class="permalink" href="#LD__n16_,A">LD\n  [n16],A</a></h3>\n<p class="Pp">Store value in register <b class="Sy">A</b> into byte at address\n    <var class="Ar">n16</var>.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LDH__n16_,A"><a class="permalink" href="#LDH__n16_,A">LDH\n  [n16],A</a></h3>\n<p class="Pp">Store value in register <b class="Sy">A</b> into byte at address\n    <var class="Ar">n16</var>, provided it is between\n    <span class="Ad">$FF00</span> and <span class="Ad">$FFFF</span>.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n<p class="Pp">This is sometimes written as &#x2018;<code class="Li">ldio [n16],\n    a</code>&#x2019;, or &#x2018;<code class="Li">ld [$ff00+n8],\n    a</code>&#x2019;.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LDH__C_,A"><a class="permalink" href="#LDH__C_,A">LDH\n  [C],A</a></h3>\n<p class="Pp">Store value in register <b class="Sy">A</b> into byte at address\n    <span class="Ad">$FF00+C</span>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n<p class="Pp">This is sometimes written as &#x2018;<code class="Li">ldio [c],\n    a</code>&#x2019;, or &#x2018;<code class="Li">ld [$ff00+c],\n    a</code>&#x2019;.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_A,_r16_"><a class="permalink" href="#LD_A,_r16_">LD\n  A,[r16]</a></h3>\n<p class="Pp">Load value in register <b class="Sy">A</b> from byte pointed to by\n    register <var class="Ar">r16</var>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_A,_n16_"><a class="permalink" href="#LD_A,_n16_">LD\n  A,[n16]</a></h3>\n<p class="Pp">Load value in register <b class="Sy">A</b> from byte at address\n    <var class="Ar">n16</var>.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LDH_A,_n16_"><a class="permalink" href="#LDH_A,_n16_">LDH\n  A,[n16]</a></h3>\n<p class="Pp">Load value in register <b class="Sy">A</b> from byte at address\n    <var class="Ar">n16</var>, provided it is between\n    <span class="Ad">$FF00</span> and <span class="Ad">$FFFF</span>.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n<p class="Pp">This is sometimes written as &#x2018;<code class="Li">ldio a,\n    [n16]</code>&#x2019;, or &#x2018;<code class="Li">ld a,\n    [$ff00+n8]</code>&#x2019;.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LDH_A,_C_"><a class="permalink" href="#LDH_A,_C_">LDH\n  A,[C]</a></h3>\n<p class="Pp">Load value in register <b class="Sy">A</b> from byte at address\n    <span class="Ad">$FF00+c</span>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n<p class="Pp">This is sometimes written as &#x2018;<code class="Li">ldio a,\n    [c]</code>&#x2019;, or &#x2018;<code class="Li">ld a,\n    [$ff00+c]</code>&#x2019;.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__HLI_,A"><a class="permalink" href="#LD__HLI_,A">LD\n  [HLI],A</a></h3>\n<p class="Pp">Store value in register <b class="Sy">A</b> into byte pointed by\n    <b class="Sy">HL</b> and increment <b class="Sy">HL</b> afterwards.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__HLD_,A"><a class="permalink" href="#LD__HLD_,A">LD\n  [HLD],A</a></h3>\n<p class="Pp">Store value in register <b class="Sy">A</b> into byte pointed by\n    <b class="Sy">HL</b> and decrement <b class="Sy">HL</b> afterwards.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_A,_HLD_"><a class="permalink" href="#LD_A,_HLD_">LD\n  A,[HLD]</a></h3>\n<p class="Pp">Load value into register <b class="Sy">A</b> from byte pointed by\n    <b class="Sy">HL</b> and decrement <b class="Sy">HL</b> afterwards.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_A,_HLI_"><a class="permalink" href="#LD_A,_HLI_">LD\n  A,[HLI]</a></h3>\n<p class="Pp">Load value into register <b class="Sy">A</b> from byte pointed by\n    <b class="Sy">HL</b> and increment <b class="Sy">HL</b> afterwards.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_SP,n16"><a class="permalink" href="#LD_SP,n16">LD\n  SP,n16</a></h3>\n<p class="Pp">Load value <var class="Ar">n16</var> into register\n    <b class="Sy">SP</b>.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD__n16_,SP"><a class="permalink" href="#LD__n16_,SP">LD\n  [n16],SP</a></h3>\n<p class="Pp">Store <b class="Sy">SP &amp; $FF</b> at address\n    <var class="Ar">n16</var> and <b class="Sy">SP &gt;&gt; 8</b> at address\n    <var class="Ar">n16</var> + 1.</p>\n<p class="Pp">Cycles: 5</p>\n<p class="Pp">Bytes: 3</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_HL,SP+e8"><a class="permalink" href="#LD_HL,SP+e8">LD\n  HL,SP+e8</a></h3>\n<p class="Pp">Add the signed value <var class="Ar">e8</var> to\n    <b class="Sy">SP</b> and store the result in <b class="Sy">HL</b>.</p>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~11"><a class="permalink" href="#Z~11"><b class="Sy">Z</b></a></dt>\n  <dd>0</dd>\n  <dt id="N~12"><a class="permalink" href="#N~12"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~13"><a class="permalink" href="#H~13"><b class="Sy">H</b></a></dt>\n  <dd>Set if overflow from bit 3.</dd>\n  <dt id="C~10"><a class="permalink" href="#C~10"><b class="Sy">C</b></a></dt>\n  <dd>Set if overflow from bit 7.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="LD_SP,HL"><a class="permalink" href="#LD_SP,HL">LD\n  SP,HL</a></h3>\n<p class="Pp">Load register <b class="Sy">HL</b> into register\n    <b class="Sy">SP</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="NOP"><a class="permalink" href="#NOP">NOP</a></h3>\n<p class="Pp">No OPeration.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="OR_A,r8"><a class="permalink" href="#OR_A,r8">OR\n  A,r8</a></h3>\n<p class="Pp">Store into <b class="Sy">A</b> the bitwise OR of the value in\n    <var class="Ar">r8</var> and <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~12"><a class="permalink" href="#Z~12"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~13"><a class="permalink" href="#N~13"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~14"><a class="permalink" href="#H~14"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~11"><a class="permalink" href="#C~11"><b class="Sy">C</b></a></dt>\n  <dd>0</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="OR_A,_HL_"><a class="permalink" href="#OR_A,_HL_">OR\n  A,[HL]</a></h3>\n<p class="Pp">Store into <b class="Sy">A</b> the bitwise OR of the byte pointed\n    to by <b class="Sy">HL</b> and <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#OR_A,r8">OR A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="OR_A,n8"><a class="permalink" href="#OR_A,n8">OR\n  A,n8</a></h3>\n<p class="Pp">Store into <b class="Sy">A</b> the bitwise OR of\n    <var class="Ar">n8</var> and <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#OR_A,r8">OR A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="POP_AF"><a class="permalink" href="#POP_AF">POP AF</a></h3>\n<p class="Pp">Pop register <b class="Sy">AF</b> from the stack. This is roughly\n    equivalent to the following <i class="Em">imaginary</i> instructions:</p>\n<div class="Bd Pp Bd-indent Li">\n<pre>inc sp\nld a, [sp]\ninc sp\nld f, [sp] ; See below for individual flags</pre>\n</div>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~13"><a class="permalink" href="#Z~13"><b class="Sy">Z</b></a></dt>\n  <dd>Set from bit 7 of the popped low byte.</dd>\n  <dt id="N~14"><a class="permalink" href="#N~14"><b class="Sy">N</b></a></dt>\n  <dd>Set from bit 6 of the popped low byte.</dd>\n  <dt id="H~15"><a class="permalink" href="#H~15"><b class="Sy">H</b></a></dt>\n  <dd>Set from bit 5 of the popped low byte.</dd>\n  <dt id="C~12"><a class="permalink" href="#C~12"><b class="Sy">C</b></a></dt>\n  <dd>Set from bit 4 of the popped low byte.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="POP_r16"><a class="permalink" href="#POP_r16">POP\n  r16</a></h3>\n<p class="Pp">Pop register <var class="Ar">r16</var> from the stack. This is\n    roughly equivalent to the following <i class="Em">imaginary</i>\n    instructions:</p>\n<div class="Bd Pp Bd-indent Li">\n<pre>ld LOW(r16), [sp] ; C, E or L\ninc sp\nld HIGH(r16), [sp] ; B, D or H\ninc sp</pre>\n</div>\n<p class="Pp">Cycles: 3</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="PUSH_AF"><a class="permalink" href="#PUSH_AF">PUSH\n  AF</a></h3>\n<p class="Pp">Push register <b class="Sy">AF</b> into the stack. This is roughly\n    equivalent to the following <i class="Em">imaginary</i> instructions:</p>\n<div class="Bd Pp Bd-indent Li">\n<pre>dec sp\nld [sp], a\ndec sp\nld [sp], flag_Z &lt;&lt; 7 | flag_N &lt;&lt; 6 | flag_H &lt;&lt; 5 | flag_C &lt;&lt; 4</pre>\n</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="PUSH_r16"><a class="permalink" href="#PUSH_r16">PUSH\n  r16</a></h3>\n<p class="Pp">Push register <var class="Ar">r16</var> into the stack. This is\n    roughly equivalent to the following <i class="Em">imaginary</i>\n    instructions:</p>\n<div class="Bd Pp Bd-indent Li">\n<pre>dec sp\nld [sp], HIGH(r16) ; B, D or H\ndec sp\nld [sp], LOW(r16) ; C, E or L</pre>\n</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RES_u3,r8"><a class="permalink" href="#RES_u3,r8">RES\n  u3,r8</a></h3>\n<p class="Pp">Set bit <var class="Ar">u3</var> in register\n    <var class="Ar">r8</var> to 0. Bit 0 is the rightmost one, bit 7 the\n    leftmost one.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RES_u3,_HL_"><a class="permalink" href="#RES_u3,_HL_">RES\n  u3,[HL]</a></h3>\n<p class="Pp">Set bit <var class="Ar">u3</var> in the byte pointed by\n    <b class="Sy">HL</b> to 0. Bit 0 is the rightmost one, bit 7 the leftmost\n    one.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RET"><a class="permalink" href="#RET">RET</a></h3>\n<p class="Pp">Return from subroutine. This is basically a <b class="Sy">POP\n    PC</b> (if such an instruction existed). See\n    <a class="Sx" href="#POP_r16">POP r16</a> for an explanation of how\n    <b class="Sy">POP</b> works.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RET_cc"><a class="permalink" href="#RET_cc">RET cc</a></h3>\n<p class="Pp">Return from subroutine if condition <var class="Ar">cc</var> is\n    met.</p>\n<p class="Pp">Cycles: 5 taken / 2 untaken</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RETI"><a class="permalink" href="#RETI">RETI</a></h3>\n<p class="Pp">Return from subroutine and enable interrupts. This is basically\n    equivalent to executing <a class="Sx" href="#EI">EI</a> then\n    <a class="Sx" href="#RET">RET</a>, meaning that <b class="Sy">IME</b> is set\n    right after this instruction.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RL_r8"><a class="permalink" href="#RL_r8">RL r8</a></h3>\n<p class="Pp">Rotate bits in register <var class="Ar">r8</var> left through\n    carry.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- C</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~14"><a class="permalink" href="#Z~14"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~15"><a class="permalink" href="#N~15"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~16"><a class="permalink" href="#H~16"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~13"><a class="permalink" href="#C~13"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RL__HL_"><a class="permalink" href="#RL__HL_">RL\n  [HL]</a></h3>\n<p class="Pp">Rotate byte pointed to by <b class="Sy">HL</b> left through\n  carry.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- C</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#RL_r8">RL r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RLA"><a class="permalink" href="#RLA">RLA</a></h3>\n<p class="Pp">Rotate register <b class="Sy">A</b> left through carry.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- C</div>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~15"><a class="permalink" href="#Z~15"><b class="Sy">Z</b></a></dt>\n  <dd>0</dd>\n  <dt id="N~16"><a class="permalink" href="#N~16"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~17"><a class="permalink" href="#H~17"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~14"><a class="permalink" href="#C~14"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RLC_r8"><a class="permalink" href="#RLC_r8">RLC r8</a></h3>\n<p class="Pp">Rotate register <var class="Ar">r8</var> left.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- [7]</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~16"><a class="permalink" href="#Z~16"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~17"><a class="permalink" href="#N~17"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~18"><a class="permalink" href="#H~18"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~15"><a class="permalink" href="#C~15"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RLC__HL_"><a class="permalink" href="#RLC__HL_">RLC\n  [HL]</a></h3>\n<p class="Pp">Rotate byte pointed to by <b class="Sy">HL</b> left.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- [7]</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#RLC_r8">RLC r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RLCA"><a class="permalink" href="#RLCA">RLCA</a></h3>\n<p class="Pp">Rotate register <b class="Sy">A</b> left.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- [7]</div>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~17"><a class="permalink" href="#Z~17"><b class="Sy">Z</b></a></dt>\n  <dd>0</dd>\n  <dt id="N~18"><a class="permalink" href="#N~18"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~19"><a class="permalink" href="#H~19"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~16"><a class="permalink" href="#C~16"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RR_r8"><a class="permalink" href="#RR_r8">RR r8</a></h3>\n<p class="Pp">Rotate register <var class="Ar">r8</var> right through carry.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~18"><a class="permalink" href="#Z~18"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~19"><a class="permalink" href="#N~19"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~20"><a class="permalink" href="#H~20"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~17"><a class="permalink" href="#C~17"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RR__HL_"><a class="permalink" href="#RR__HL_">RR\n  [HL]</a></h3>\n<p class="Pp">Rotate byte pointed to by <b class="Sy">HL</b> right through\n    carry.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#RR_r8">RR r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RRA"><a class="permalink" href="#RRA">RRA</a></h3>\n<p class="Pp">Rotate register <b class="Sy">A</b> right through carry.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~19"><a class="permalink" href="#Z~19"><b class="Sy">Z</b></a></dt>\n  <dd>0</dd>\n  <dt id="N~20"><a class="permalink" href="#N~20"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~21"><a class="permalink" href="#H~21"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~18"><a class="permalink" href="#C~18"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RRC_r8"><a class="permalink" href="#RRC_r8">RRC r8</a></h3>\n<p class="Pp">Rotate register <var class="Ar">r8</var> right.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">[0] -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~20"><a class="permalink" href="#Z~20"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~21"><a class="permalink" href="#N~21"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~22"><a class="permalink" href="#H~22"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~19"><a class="permalink" href="#C~19"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RRC__HL_"><a class="permalink" href="#RRC__HL_">RRC\n  [HL]</a></h3>\n<p class="Pp">Rotate byte pointed to by <b class="Sy">HL</b> right.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">[0] -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#RRC_r8">RRC r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RRCA"><a class="permalink" href="#RRCA">RRCA</a></h3>\n<p class="Pp">Rotate register <b class="Sy">A</b> right.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">[0] -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~21"><a class="permalink" href="#Z~21"><b class="Sy">Z</b></a></dt>\n  <dd>0</dd>\n  <dt id="N~22"><a class="permalink" href="#N~22"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~23"><a class="permalink" href="#H~23"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~20"><a class="permalink" href="#C~20"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="RST_vec"><a class="permalink" href="#RST_vec">RST\n  vec</a></h3>\n<p class="Pp">Call address <var class="Ar">vec</var>. This is a shorter and\n    faster equivalent to <a class="Sx" href="#CALL">CALL</a> for suitable values\n    of <var class="Ar">vec</var>.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SBC_A,r8"><a class="permalink" href="#SBC_A,r8">SBC\n  A,r8</a></h3>\n<p class="Pp">Subtract the value in <var class="Ar">r8</var> and the carry flag\n    from <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~22"><a class="permalink" href="#Z~22"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~23"><a class="permalink" href="#N~23"><b class="Sy">N</b></a></dt>\n  <dd>1</dd>\n  <dt id="H~24"><a class="permalink" href="#H~24"><b class="Sy">H</b></a></dt>\n  <dd>Set if borrow from bit 4.</dd>\n  <dt id="C~21"><a class="permalink" href="#C~21"><b class="Sy">C</b></a></dt>\n  <dd>Set if borrow (i.e. if (<var class="Ar">r8</var> + carry) &gt;\n      <b class="Sy">A</b>).</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SBC_A,_HL_"><a class="permalink" href="#SBC_A,_HL_">SBC\n  A,[HL]</a></h3>\n<p class="Pp">Subtract the byte pointed to by <b class="Sy">HL</b> and the carry\n    flag from <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SBC_A,r8">SBC A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SBC_A,n8"><a class="permalink" href="#SBC_A,n8">SBC\n  A,n8</a></h3>\n<p class="Pp">Subtract the value <var class="Ar">n8</var> and the carry flag\n    from <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SBC_A,r8">SBC A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SCF"><a class="permalink" href="#SCF">SCF</a></h3>\n<p class="Pp">Set Carry Flag.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="N~24"><a class="permalink" href="#N~24"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~25"><a class="permalink" href="#H~25"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~22"><a class="permalink" href="#C~22"><b class="Sy">C</b></a></dt>\n  <dd>1</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SET_u3,r8"><a class="permalink" href="#SET_u3,r8">SET\n  u3,r8</a></h3>\n<p class="Pp">Set bit <var class="Ar">u3</var> in register\n    <var class="Ar">r8</var> to 1. Bit 0 is the rightmost one, bit 7 the\n    leftmost one.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SET_u3,_HL_"><a class="permalink" href="#SET_u3,_HL_">SET\n  u3,[HL]</a></h3>\n<p class="Pp">Set bit <var class="Ar">u3</var> in the byte pointed by\n    <b class="Sy">HL</b> to 1. Bit 0 is the rightmost one, bit 7 the leftmost\n    one.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SLA_r8"><a class="permalink" href="#SLA_r8">SLA r8</a></h3>\n<p class="Pp">Shift Left Arithmetic register <var class="Ar">r8</var>.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- 0</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~23"><a class="permalink" href="#Z~23"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~25"><a class="permalink" href="#N~25"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~26"><a class="permalink" href="#H~26"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~23"><a class="permalink" href="#C~23"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SLA__HL_"><a class="permalink" href="#SLA__HL_">SLA\n  [HL]</a></h3>\n<p class="Pp">Shift Left Arithmetic byte pointed to by <b class="Sy">HL</b>.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">C &lt;- [7 &lt;- 0] &lt;- 0</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SLA_r8">SLA r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SRA_r8"><a class="permalink" href="#SRA_r8">SRA r8</a></h3>\n<p class="Pp">Shift Right Arithmetic register <var class="Ar">r8</var>.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">[7] -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~24"><a class="permalink" href="#Z~24"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~26"><a class="permalink" href="#N~26"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~27"><a class="permalink" href="#H~27"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~24"><a class="permalink" href="#C~24"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SRA__HL_"><a class="permalink" href="#SRA__HL_">SRA\n  [HL]</a></h3>\n<p class="Pp">Shift Right Arithmetic byte pointed to by\n  <b class="Sy">HL</b>.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">[7] -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SRA_r8">SRA r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SRL_r8"><a class="permalink" href="#SRL_r8">SRL r8</a></h3>\n<p class="Pp">Shift Right Logic register <var class="Ar">r8</var>.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">0 -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~25"><a class="permalink" href="#Z~25"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~27"><a class="permalink" href="#N~27"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~28"><a class="permalink" href="#H~28"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~25"><a class="permalink" href="#C~25"><b class="Sy">C</b></a></dt>\n  <dd>Set according to result.</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SRL__HL_"><a class="permalink" href="#SRL__HL_">SRL\n  [HL]</a></h3>\n<p class="Pp">Shift Right Logic byte pointed to by <b class="Sy">HL</b>.</p>\n<p class="Pp"></p>\n<div class="Bd Bd-indent">0 -&gt; [7 -&gt; 0] -&gt; C</div>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SRA_r8">SRA r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="STOP"><a class="permalink" href="#STOP">STOP</a></h3>\n<p class="Pp">Enter CPU very low power mode. Also used to switch between double\n    and normal speed CPU modes in GBC.</p>\n<p class="Pp">Cycles: -</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: None affected.</p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SUB_A,r8"><a class="permalink" href="#SUB_A,r8">SUB\n  A,r8</a></h3>\n<p class="Pp">Subtract the value in <var class="Ar">r8</var> from\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~26"><a class="permalink" href="#Z~26"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~28"><a class="permalink" href="#N~28"><b class="Sy">N</b></a></dt>\n  <dd>1</dd>\n  <dt id="H~29"><a class="permalink" href="#H~29"><b class="Sy">H</b></a></dt>\n  <dd>Set if borrow from bit 4.</dd>\n  <dt id="C~26"><a class="permalink" href="#C~26"><b class="Sy">C</b></a></dt>\n  <dd>Set if borrow (set if <var class="Ar">r8</var> &gt;\n    <b class="Sy">A</b>).</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SUB_A,_HL_"><a class="permalink" href="#SUB_A,_HL_">SUB\n  A,[HL]</a></h3>\n<p class="Pp">Subtract the byte pointed to by <b class="Sy">HL</b> from\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SUB_A,r8">SUB A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SUB_A,n8"><a class="permalink" href="#SUB_A,n8">SUB\n  A,n8</a></h3>\n<p class="Pp">Subtract the value <var class="Ar">n8</var> from\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SUB_A,r8">SUB A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SWAP_r8"><a class="permalink" href="#SWAP_r8">SWAP\n  r8</a></h3>\n<p class="Pp">Swap upper 4 bits in register <var class="Ar">r8</var> and the\n    lower 4 ones.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~27"><a class="permalink" href="#Z~27"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~29"><a class="permalink" href="#N~29"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~30"><a class="permalink" href="#H~30"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~27"><a class="permalink" href="#C~27"><b class="Sy">C</b></a></dt>\n  <dd>0</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="SWAP__HL_"><a class="permalink" href="#SWAP__HL_">SWAP\n  [HL]</a></h3>\n<p class="Pp">Swap upper 4 bits in the byte pointed by <b class="Sy">HL</b> and\n    the lower 4 ones.</p>\n<p class="Pp">Cycles: 4</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#SWAP_r8">SWAP r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="XOR_A,r8"><a class="permalink" href="#XOR_A,r8">XOR\n  A,r8</a></h3>\n<p class="Pp">Bitwise XOR between the value in <var class="Ar">r8</var> and\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 1</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags:</p>\n<dl class="Bl-hang Bl-compact">\n  <dt id="Z~28"><a class="permalink" href="#Z~28"><b class="Sy">Z</b></a></dt>\n  <dd>Set if result is 0.</dd>\n  <dt id="N~30"><a class="permalink" href="#N~30"><b class="Sy">N</b></a></dt>\n  <dd>0</dd>\n  <dt id="H~31"><a class="permalink" href="#H~31"><b class="Sy">H</b></a></dt>\n  <dd>0</dd>\n  <dt id="C~28"><a class="permalink" href="#C~28"><b class="Sy">C</b></a></dt>\n  <dd>0</dd>\n</dl>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="XOR_A,_HL_"><a class="permalink" href="#XOR_A,_HL_">XOR\n  A,[HL]</a></h3>\n<p class="Pp">Bitwise XOR between the byte pointed to by <b class="Sy">HL</b>\n    and <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 1</p>\n<p class="Pp">Flags: See <a class="Sx" href="#XOR_A,r8">XOR A,r8</a></p>\n</section>\n<section class="Ss">\n<h3 class="Ss" id="XOR_A,n8"><a class="permalink" href="#XOR_A,n8">XOR\n  A,n8</a></h3>\n<p class="Pp">Bitwise XOR between the value in <var class="Ar">n8</var> and\n    <b class="Sy">A</b>.</p>\n<p class="Pp">Cycles: 2</p>\n<p class="Pp">Bytes: 2</p>\n<p class="Pp">Flags: See <a class="Sx" href="#XOR_A,r8">XOR A,r8</a></p>\n</section>\n</section>\n<section class="Sh">\n<h2 class="Sh" id="SEE_ALSO"><a class="permalink" href="#SEE_ALSO">SEE\n  ALSO</a></h2>\n<p class="Pp"><a class="Xr" href="./rgbasm.1">rgbasm(1)</a>,\n    <a class="Xr" href="./rgbds.7">rgbds(7)</a></p>\n</section>\n<section class="Sh">\n<h2 class="Sh" id="HISTORY"><a class="permalink" href="#HISTORY">HISTORY</a></h2>\n<p class="Pp"><code class="Nm">rgbds</code> was originally written by Carsten\n    S&#x00F8;rensen as part of the ASMotor package, and was later packaged in\n    RGBDS by Justin Lloyd. It is now maintained by a number of contributors at\n    <a class="Lk" href="https://github.com/rednex/rgbds">https://github.com/rednex/rgbds</a>.</p>\n</section>\n'}}))}o.isMDXComponent=!0}}]);